Fitter report for dmb1test
Thu Nov 15 12:01:00 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. PLL Usage Summary
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Thu Nov 15 12:01:00 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; dmb1test                                    ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEFA7F23I7                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 2,425 / 56,480 ( 4 % )                      ;
; Total registers                 ; 5143                                        ;
; Total pins                      ; 59 / 240 ( 25 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,792,192 / 7,024,640 ( 40 % )              ;
; Total RAM Blocks                ; 372 / 686 ( 54 % )                          ;
; Total DSP Blocks                ; 0 / 156 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3 / 7 ( 43 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CEFA7F23I7                           ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.29        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.7%      ;
;     Processor 3            ;   9.8%      ;
;     Processor 4            ;   8.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; ADC_INIT:init_inst|cnt[1]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADC_INIT:init_inst|cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ADC_INIT:init_inst|cnt[6]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADC_INIT:init_inst|cnt[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ADC_INIT:init_inst|cnt[7]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADC_INIT:init_inst|cnt[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; ADC_INIT:init_inst|cnt[11]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADC_INIT:init_inst|cnt[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ADC_INIT:init_inst|cnt[13]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADC_INIT:init_inst|cnt[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ADC_INIT:init_inst|cnt[14]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADC_INIT:init_inst|cnt[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ADC_INIT:init_inst|int_cnt[2]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADC_INIT:init_inst|int_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; ADC_INIT:init_inst|int_cnt[20]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADC_INIT:init_inst|int_cnt[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a4                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a5                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a6                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a7                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a8                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a9                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a9~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a10                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a10~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a11                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a11~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a12                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a12~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a3                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a4                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a7                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a8                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a9                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a9~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a10                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a10~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; RS232C_TX:uart_tx_inst|clock_count[11]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RS232C_TX:uart_tx_inst|clock_count[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; RST_GEN:rst_inst|reset_cnt[0]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; RST_GEN:rst_inst|reset_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; SPI_COMMGEN:spi_gen_inst|addr_tmp[3]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPI_COMMGEN:spi_gen_inst|addr_tmp[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; SPI_COMMGEN:spi_gen_inst|ctrl_tmp                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPI_COMMGEN:spi_gen_inst|ctrl_tmp~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter7a[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter7a[1]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a1                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a2                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a3                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a4                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a5                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a9                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a9~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a11                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a11~DUPLICATE                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a2                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a6                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a7                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a8                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a9                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a9~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a11                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a11~DUPLICATE                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|rdptr_g[6]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|rdptr_g[6]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|rdptr_g[8]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|rdptr_g[8]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|rdptr_g[10]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|rdptr_g[10]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|rdptr_g[11]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|rdptr_g[11]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|wrptr_g[6]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|wrptr_g[6]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|wrptr_g[8]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|wrptr_g[8]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|wrptr_g[11]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|wrptr_g[11]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[4]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[4]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[7]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[7]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a0                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a1                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a4                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a5                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a6                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a7                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a8                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a8~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a1                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a2                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a3                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a4                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a5                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a5~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a6                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a8                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|rdptr_g[2]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|rdptr_g[2]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|rdptr_g[4]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|rdptr_g[4]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|rdptr_g[11]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|rdptr_g[11]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|wrptr_g[0]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|wrptr_g[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|wrptr_g[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|wrptr_g[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|wrptr_g[2]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|wrptr_g[2]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|wrptr_g[3]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|wrptr_g[3]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|jupdate~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|rst2~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bs_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bs_2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem[0][89]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][32]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem[0][35]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem[0][32]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][35]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][133]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][133]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][136]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][136]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][138]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][138]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][140]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][140]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][141]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][141]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][142]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][142]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][197]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][197]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testpad_1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testpad_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bs_1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bs_1_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bs_2_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bs_2_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dacctrl_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dacctrl_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dacctrl_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dacctrl_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exttrg_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exttrg_0_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|wait_latency_counter[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|wait_latency_counter[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|read_latency_shift_reg[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|wait_latency_counter[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|wait_latency_counter[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testpad_1_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testpad_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testpad_1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testpad_1_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_pio_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src1[3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src1[8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src1[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src2[11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src2[16]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[21]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[26]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_pc[26]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|R_ctrl_ld                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|R_ctrl_ld~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE                                                                                                 ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE                                                                                           ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~DUPLICATE                                                                                                    ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                                             ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                                             ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~DUPLICATE                                                                                                             ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~DUPLICATE                                                                                                            ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE                                                                                                            ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE                                                                                                            ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~DUPLICATE                                                                                                            ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~DUPLICATE                                                                                                            ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE                                                                                                            ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|waitrequest                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                            ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[1]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[2]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[15]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[24]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[25]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[25]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[28]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[28]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[29]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_alu_result[29]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_write~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_writedata[0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_writedata[1]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_writedata[3]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_writedata[8]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_writedata[10]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_writedata[10]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_writedata[11]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|d_writedata[11]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|i_read~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; addr_cnt[1]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; addr_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; addr_cnt[4]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; addr_cnt[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; addr_cnt[5]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; addr_cnt[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; addr_cnt[6]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; addr_cnt[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; addr_cnt[7]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; addr_cnt[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; addr_cnt[8]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; addr_cnt[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; addr_cnt[12]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; addr_cnt[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; addr_cnt[14]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; addr_cnt[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; addr_cnt[15]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; addr_cnt[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; addr_cnt[17]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; addr_cnt[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; baseline_mes2:bs_1|cnt[6]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; baseline_mes2:bs_1|cnt[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; baseline_mes2:bs_1|cnt[7]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; baseline_mes2:bs_1|cnt[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; baseline_mes2:bs_1|cnt[8]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; baseline_mes2:bs_1|cnt[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[0]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[1]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[2]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[3]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[4]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[5]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[6]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[7]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[8]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[9]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[10]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[12]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[13]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[14]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[17]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; dac_spi2:spi2_inst|init_cnt[22]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|init_cnt[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; dac_spi2:spi2_inst|sending                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|sending~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; dac_spi2:spi2_inst|sndcnt[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|sndcnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; dac_spi2:spi2_inst|sndcnt[4]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dac_spi2:spi2_inst|sndcnt[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8689 ) ; 0.00 % ( 0 / 8689 )        ; 0.00 % ( 0 / 8689 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8689 ) ; 0.00 % ( 0 / 8689 )        ; 0.00 % ( 0 / 8689 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8452 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 196 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 41 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/output_files/dmb1test.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,425 / 56,480        ; 4 %   ;
; ALMs needed [=A-B+C]                                        ; 2,425                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,433 / 56,480        ; 6 %   ;
;         [a] ALMs used for LUT logic and registers           ; 878                   ;       ;
;         [b] ALMs used for LUT logic                         ; 1,003                 ;       ;
;         [c] ALMs used for registers                         ; 1,552                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,031 / 56,480        ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 23 / 56,480           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 23                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 509 / 5,648           ; 9 %   ;
;     -- Logic LABs                                           ; 509                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 3,084                 ;       ;
;     -- 7 input functions                                    ; 30                    ;       ;
;     -- 6 input functions                                    ; 625                   ;       ;
;     -- 5 input functions                                    ; 582                   ;       ;
;     -- 4 input functions                                    ; 567                   ;       ;
;     -- <=3 input functions                                  ; 1,280                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 880                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 5,143                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 4,858 / 112,960       ; 4 %   ;
;         -- Secondary logic registers                        ; 285 / 112,960         ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 4,890                 ;       ;
;         -- Routing optimization registers                   ; 253                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 59 / 240              ; 25 %  ;
;     -- Clock pins                                           ; 3 / 9                 ; 33 %  ;
;     -- Dedicated input pins                                 ; 3 / 11                ; 27 %  ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 372 / 686             ; 54 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,792,192 / 7,024,640 ; 40 %  ;
; Total block memory implementation bits                      ; 3,809,280 / 7,024,640 ; 54 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 156               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 7                 ; 43 %  ;
; Global signals                                              ; 7                     ;       ;
;     -- Global clocks                                        ; 7 / 16                ; 44 %  ;
;     -- Quadrant clocks                                      ; 0 / 88                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 120               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 120               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 4.0% / 3.8% / 4.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 26.1% / 25.9% / 26.5% ;       ;
; Maximum fan-out                                             ; 2786                  ;       ;
; Highest non-global fan-out                                  ; 2786                  ;       ;
; Total fan-out                                               ; 37897                 ;       ;
; Average fan-out                                             ; 3.94                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                   ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2352 / 56480 ( 4 % )   ; 74 / 56480 ( < 1 % )  ; 0 / 56480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2352                   ; 74                    ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3353 / 56480 ( 6 % )   ; 81 / 56480 ( < 1 % )  ; 0 / 56480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 849                    ; 29                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 966                    ; 38                    ; 0                              ;
;         [c] ALMs used for registers                         ; 1538                   ; 14                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1024 / 56480 ( 2 % )   ; 7 / 56480 ( < 1 % )   ; 0 / 56480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 23 / 56480 ( < 1 % )   ; 0 / 56480 ( 0 % )     ; 0 / 56480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                      ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 23                     ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                   ; Low                            ;
;                                                             ;                        ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 497 / 5648 ( 9 % )     ; 17 / 5648 ( < 1 % )   ; 0 / 5648 ( 0 % )               ;
;     -- Logic LABs                                           ; 497                    ; 17                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 2973                   ; 111                   ; 0                              ;
;     -- 7 input functions                                    ; 28                     ; 2                     ; 0                              ;
;     -- 6 input functions                                    ; 602                    ; 23                    ; 0                              ;
;     -- 5 input functions                                    ; 557                    ; 25                    ; 0                              ;
;     -- 4 input functions                                    ; 554                    ; 13                    ; 0                              ;
;     -- <=3 input functions                                  ; 1232                   ; 48                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 871                    ; 9                     ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                     ; 0                              ;
;     -- By type:                                             ;                        ;                       ;                                ;
;         -- Primary logic registers                          ; 4773 / 112960 ( 4 % )  ; 85 / 112960 ( < 1 % ) ; 0 / 112960 ( 0 % )             ;
;         -- Secondary logic registers                        ; 282 / 112960 ( < 1 % ) ; 3 / 112960 ( < 1 % )  ; 0 / 112960 ( 0 % )             ;
;     -- By function:                                         ;                        ;                       ;                                ;
;         -- Design implementation registers                  ; 4805                   ; 85                    ; 0                              ;
;         -- Routing optimization registers                   ; 250                    ; 3                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
;                                                             ;                        ;                       ;                                ;
; Virtual pins                                                ; 0                      ; 0                     ; 0                              ;
; I/O pins                                                    ; 52                     ; 0                     ; 7                              ;
; I/O registers                                               ; 0                      ; 0                     ; 0                              ;
; Total block memory bits                                     ; 2792192                ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 3809280                ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 372 / 686 ( 54 % )     ; 0 / 686 ( 0 % )       ; 0 / 686 ( 0 % )                ;
; Clock enable block                                          ; 0 / 122 ( 0 % )        ; 0 / 122 ( 0 % )       ; 7 / 122 ( 5 % )                ;
; Fractional PLL                                              ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )         ; 3 / 7 ( 42 % )                 ;
; PLL Output Counter                                          ; 0 / 63 ( 0 % )         ; 0 / 63 ( 0 % )        ; 4 / 63 ( 6 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )         ; 3 / 7 ( 42 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )         ; 3 / 7 ( 42 % )                 ;
;                                                             ;                        ;                       ;                                ;
; Connections                                                 ;                        ;                       ;                                ;
;     -- Input Connections                                    ; 5600                   ; 132                   ; 1                              ;
;     -- Registered Input Connections                         ; 5119                   ; 96                    ; 0                              ;
;     -- Output Connections                                   ; 7                      ; 199                   ; 5527                           ;
;     -- Registered Output Connections                        ; 5                      ; 199                   ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Internal Connections                                        ;                        ;                       ;                                ;
;     -- Total Connections                                    ; 42736                  ; 922                   ; 5655                           ;
;     -- Registered Connections                               ; 22406                  ; 702                   ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; External Connections                                        ;                        ;                       ;                                ;
;     -- Top                                                  ; 0                      ; 204                   ; 5403                           ;
;     -- sld_hub:auto_hub                                     ; 204                    ; 2                     ; 125                            ;
;     -- hard_block:auto_generated_inst                       ; 5403                   ; 125                   ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Partition Interface                                         ;                        ;                       ;                                ;
;     -- Input Ports                                          ; 74                     ; 62                    ; 7                              ;
;     -- Output Ports                                         ; 23                     ; 79                    ; 15                             ;
;     -- Bidir Ports                                          ; 0                      ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Registered Ports                                            ;                        ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 3                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 40                    ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Port Connectivity                                           ;                        ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 2                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 47                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 52                    ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 59                    ; 0                              ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                 ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------------------+-------------+---------------------------+----------------------+-----------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard             ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------------------+-------------+---------------------------+----------------------+-----------+
; EXT_TRIG_IN1    ; R11   ; 3B       ; 38           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; Differential 1.35-V SSTL ; Off         ; --                        ; User                 ; no        ;
; EXT_TRIG_IN1(n) ; R10   ; 3B       ; 38           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; Differential 1.35-V SSTL ; Off         ; --                        ; Fitter               ; no        ;
; EXT_TRIG_IN2    ; N9    ; 3B       ; 40           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; Differential 1.35-V SSTL ; Off         ; --                        ; User                 ; no        ;
; EXT_TRIG_IN2(n) ; P9    ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; Differential 1.35-V SSTL ; Off         ; --                        ; Fitter               ; no        ;
; IF_RX           ; E21   ; 7A       ; 88           ; 81           ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_CKO1     ; F7    ; 8A       ; 26           ; 81           ; 74           ; 1                     ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_CKO2     ; A5    ; 8A       ; 34           ; 81           ; 74           ; 1                     ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D1[0]    ; H6    ; 8A       ; 26           ; 81           ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D1[10]   ; B7    ; 8A       ; 32           ; 81           ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D1[11]   ; B6    ; 8A       ; 32           ; 81           ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D1[12]   ; F9    ; 8A       ; 32           ; 81           ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D1[13]   ; E10   ; 8A       ; 32           ; 81           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D1[1]    ; G6    ; 8A       ; 26           ; 81           ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D1[2]    ; C8    ; 8A       ; 28           ; 81           ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D1[3]    ; D7    ; 8A       ; 28           ; 81           ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D1[4]    ; D9    ; 8A       ; 28           ; 81           ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D1[5]    ; E9    ; 8A       ; 28           ; 81           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D1[6]    ; D6    ; 8A       ; 30           ; 81           ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D1[7]    ; C6    ; 8A       ; 30           ; 81           ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D1[8]    ; A7    ; 8A       ; 30           ; 81           ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D1[9]    ; A8    ; 8A       ; 30           ; 81           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D2[0]    ; C9    ; 8A       ; 34           ; 81           ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D2[10]   ; K7    ; 8A       ; 40           ; 81           ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D2[11]   ; L7    ; 8A       ; 40           ; 81           ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D2[12]   ; F10   ; 8A       ; 40           ; 81           ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D2[13]   ; G10   ; 8A       ; 40           ; 81           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D2[1]    ; B10   ; 8A       ; 34           ; 81           ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D2[2]    ; A9    ; 8A       ; 36           ; 81           ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D2[3]    ; A10   ; 8A       ; 36           ; 81           ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D2[4]    ; H9    ; 8A       ; 36           ; 81           ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D2[5]    ; J9    ; 8A       ; 36           ; 81           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D2[6]    ; G8    ; 8A       ; 38           ; 81           ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D2[7]    ; H8    ; 8A       ; 38           ; 81           ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D2[8]    ; J8    ; 8A       ; 38           ; 81           ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_D2[9]    ; J7    ; 8A       ; 38           ; 81           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_SDOUT1   ; M20   ; 5B       ; 89           ; 37           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SAD_SDOUT2   ; K22   ; 5B       ; 89           ; 38           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; IF_SYS_CLK      ; F19   ; 7A       ; 76           ; 81           ; 0            ; 83                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V                    ; Off         ; --                        ; User                 ; no        ;
; SLO_DAC1_MISO   ; U7    ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS             ; Off         ; --                        ; User                 ; no        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; IF_IND_FPGA1   ; M7    ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IF_IND_FPGA2   ; M6    ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IF_SAD_CLK1    ; A20   ; 7A       ; 74           ; 81           ; 74           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IF_SAD_CLK1(n) ; A19   ; 7A       ; 74           ; 81           ; 91           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; IF_SAD_CLK2    ; B16   ; 7A       ; 72           ; 81           ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IF_SAD_CLK2(n) ; C16   ; 7A       ; 72           ; 81           ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; IF_SAD_RESET1  ; M22   ; 5B       ; 89           ; 36           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IF_SAD_RESET2  ; M21   ; 5B       ; 89           ; 37           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IF_SAD_SCLK1   ; L22   ; 5B       ; 89           ; 36           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IF_SAD_SCLK2   ; L19   ; 5B       ; 89           ; 38           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IF_SAD_SDAT1   ; K17   ; 5B       ; 89           ; 37           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IF_SAD_SDAT2   ; L18   ; 5B       ; 89           ; 38           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IF_SAD_SEN1    ; L17   ; 5B       ; 89           ; 37           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IF_SAD_SEN2    ; K21   ; 5B       ; 89           ; 38           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IF_TEST        ; E20   ; 7A       ; 76           ; 81           ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IF_TEST(n)     ; F20   ; 7A       ; 76           ; 81           ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; IF_TX          ; G21   ; 7A       ; 88           ; 81           ; 18           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SLO_DAC1_CS    ; R5    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SLO_DAC1_MOSI  ; U8    ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SLO_DAC1_SCLK  ; R6    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 6 / 16 ( 38 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 4 / 32 ( 13 % )  ; 1.35V         ; --           ; 2.5V          ;
; 4A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 10 / 16 ( 63 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 9 / 80 ( 11 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 30 / 32 ( 94 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+---------------------------------+--------+--------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard             ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 538        ; 9A       ; ^MSEL2                          ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;                          ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 540        ; 9A       ; ^nCONFIG                        ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 466        ; 8A       ; IF_SAD_CKO2                     ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 475        ; 8A       ; IF_SAD_D1[8]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A8       ; 473        ; 8A       ; IF_SAD_D1[9]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 464        ; 8A       ; IF_SAD_D2[2]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ; 462        ; 8A       ; IF_SAD_D2[3]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A11      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 444        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 432        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 420        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 418        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; A17      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 404        ; 7A       ; IF_SAD_CLK1(n)                  ; output ; LVDS                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A20      ; 402        ; 7A       ; IF_SAD_CLK1                     ; output ; LVDS                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; A22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA1      ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                          ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 108        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 115        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 113        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 131        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                          ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                          ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 107        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 110        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 124        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 126        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;                          ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 468        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 470        ; 8A       ; IF_SAD_D1[11]                   ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 472        ; 8A       ; IF_SAD_D1[10]                   ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;                          ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 465        ; 8A       ; IF_SAD_D2[1]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B11      ; 452        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 442        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 430        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 427        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 406        ; 7A       ; IF_SAD_CLK2                     ; output ; LVDS                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 384        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 382        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; B20      ; 380        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; C1       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 542        ; 9A       ; ^GND                            ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 474        ; 8A       ; IF_SAD_D1[7]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 480        ; 8A       ; IF_SAD_D1[2]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 467        ; 8A       ; IF_SAD_D2[0]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 450        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 443        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;                          ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 425        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 408        ; 7A       ; IF_SAD_CLK2(n)                  ; output ; LVDS                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C17      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; C18      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 378        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ; 385        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 476        ; 8A       ; IF_SAD_D1[6]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D7       ; 478        ; 8A       ; IF_SAD_D1[3]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 479        ; 8A       ; IF_SAD_D1[4]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 449        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 441        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 409        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 379        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 376        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; E1       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 539        ; 9A       ; ^MSEL3                          ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 484        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 477        ; 8A       ; IF_SAD_D1[5]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E10      ; 469        ; 8A       ; IF_SAD_D1[13]                   ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 451        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 433        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 417        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 411        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; E19      ; 377        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 398        ; 7A       ; IF_TEST                         ; output ; LVDS                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E21      ; 374        ; 7A       ; IF_RX                           ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; F1       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 541        ; 9A       ; ^MSEL4                          ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 482        ; 8A       ; IF_SAD_CKO1                     ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;                          ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 471        ; 8A       ; IF_SAD_D1[12]                   ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F10      ; 455        ; 8A       ; IF_SAD_D2[12]                   ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 440        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 435        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 428        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 419        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 372        ; 7A       ; ^GND                            ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 397        ; 7A       ; IF_SYS_CLK                      ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 400        ; 7A       ; IF_TEST(n)                      ; output ; LVDS                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; G1       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 537        ; 9A       ; ^nCE                            ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 481        ; 8A       ; IF_SAD_D1[1]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 460        ; 8A       ; IF_SAD_D2[6]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G9       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 453        ; 8A       ; IF_SAD_D2[13]                   ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 438        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 447        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 439        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 426        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 412        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 410        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 413        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; G20      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 375        ; 7A       ; IF_TX                           ; output ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 536        ; 9A       ; ^nSTATUS                        ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 483        ; 8A       ; IF_SAD_D1[0]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H7       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 458        ; 8A       ; IF_SAD_D2[7]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ; 463        ; 8A       ; IF_SAD_D2[4]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H10      ; 436        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 445        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 437        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 429        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 423        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 421        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 415        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ; 373        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; H22      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 535        ; 9A       ; ^MSEL1                          ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 457        ; 8A       ; IF_SAD_D2[9]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ; 459        ; 8A       ; IF_SAD_D2[8]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J9       ; 461        ; 8A       ; IF_SAD_D2[5]                    ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 434        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 431        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 422        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 416        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 414        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; J21      ; 381        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; J22      ; 383        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 534        ; 9A       ; ^CONF_DONE                      ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 456        ; 8A       ; IF_SAD_D2[10]                   ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 448        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 424        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 284        ; 5B       ; IF_SAD_SDAT1                    ; output ; 2.5 V                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 407        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 405        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 289        ; 5B       ; IF_SAD_SEN2                     ; output ; 2.5 V                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K22      ; 291        ; 5B       ; IF_SAD_SDOUT2                   ; input  ; 2.5 V                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L1       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 533        ; 9A       ; ^MSEL0                          ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 454        ; 8A       ; IF_SAD_D2[11]                   ; input  ; 2.5 V                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L8       ; 446        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 286        ; 5B       ; IF_SAD_SEN1                     ; output ; 2.5 V                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L18      ; 290        ; 5B       ; IF_SAD_SDAT2                    ; output ; 2.5 V                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L19      ; 288        ; 5B       ; IF_SAD_SCLK2                    ; output ; 2.5 V                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;                          ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 283        ; 5B       ; IF_SAD_SCLK1                    ; output ; 2.5 V                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M1       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 42         ; 3A       ; altera_reserved_tdo             ; output ; 3.3-V LVTTL              ;                     ; --           ; N               ; no       ; Off          ;
; M6       ; 64         ; 3A       ; IF_IND_FPGA2                    ; output ; 3.3-V LVCMOS             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M7       ; 66         ; 3A       ; IF_IND_FPGA1                    ; output ; 3.3-V LVCMOS             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M8       ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 114        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 278        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 282        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 285        ; 5B       ; IF_SAD_SDOUT1                   ; input  ; 2.5 V                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M21      ; 287        ; 5B       ; IF_SAD_RESET2                   ; output ; 2.5 V                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M22      ; 281        ; 5B       ; IF_SAD_RESET1                   ; output ; 2.5 V                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 106        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 130        ; 3B       ; EXT_TRIG_IN2                    ; input  ; Differential 1.35-V SSTL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N10      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 276        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 280        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 277        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 279        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 44         ; 3A       ; altera_reserved_tms             ; input  ; 3.3-V LVTTL              ;                     ; --           ; N               ; no       ; Off          ;
; P6       ; 56         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 128        ; 3B       ; EXT_TRIG_IN2(n)                 ; input  ; Differential 1.35-V SSTL ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P10      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 123        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;                          ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 225        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 227        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 226        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 224        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 222        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;                          ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 54         ; 3A       ; SLO_DAC1_CS                     ; output ; 3.3-V LVCMOS             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R6       ; 52         ; 3A       ; SLO_DAC1_SCLK                   ; output ; 3.3-V LVCMOS             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R7       ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;                          ; 1.35V               ; --           ;                 ; --       ; --           ;
; R9       ; 119        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 125        ; 3B       ; EXT_TRIG_IN1(n)                 ; input  ; Differential 1.35-V SSTL ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R11      ; 127        ; 3B       ; EXT_TRIG_IN1                    ; input  ; Differential 1.35-V SSTL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ; 121        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 219        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 221        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 223        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;                          ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;                          ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 220        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 218        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                          ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;                          ; 3.3V                ; --           ;                 ; --       ; --           ;
; T7       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 109        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 117        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;                          ; 1.35V               ; --           ;                 ; --       ; --           ;
; T12      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 217        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 215        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 213        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 212        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 214        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 216        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 53         ; 3A       ; SLO_DAC1_MISO                   ; input  ; 3.3-V LVCMOS             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U8       ; 55         ; 3A       ; SLO_DAC1_MOSI                   ; output ; 3.3-V LVCMOS             ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 111        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 120        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 122        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 50         ; 3A       ; ^DCLK                           ;        ;                          ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 46         ; 3A       ; altera_reserved_tck             ; input  ; 3.3-V LVTTL              ;                     ; --           ; N               ; no       ; Off          ;
; V6       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;                          ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ;          ; DNU                             ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 48         ; 3A       ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL              ;                     ; --           ; N               ; no       ; Off          ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;                          ; 3.3V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 57         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;                          ; 1.35V               ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;                          ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; NC                              ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; DNU                             ;        ;                          ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;                          ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;                          ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y9       ; 118        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 129        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;                          ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;                          ; 1.35V               ; --           ;                 ; --       ; --           ;
; Y14      ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;                          ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                          ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; IF_TX         ; Incomplete set of assignments        ;
; IF_SAD_RESET1 ; Missing drive strength and slew rate ;
; IF_SAD_SCLK1  ; Missing drive strength and slew rate ;
; IF_SAD_SDAT1  ; Missing drive strength and slew rate ;
; IF_SAD_SEN1   ; Missing drive strength and slew rate ;
; IF_SAD_RESET2 ; Missing drive strength and slew rate ;
; IF_SAD_SCLK2  ; Missing drive strength and slew rate ;
; IF_SAD_SDAT2  ; Missing drive strength and slew rate ;
; IF_SAD_SEN2   ; Missing drive strength and slew rate ;
; IF_IND_FPGA1  ; Missing drive strength and slew rate ;
; IF_IND_FPGA2  ; Missing drive strength and slew rate ;
; SLO_DAC1_CS   ; Missing drive strength and slew rate ;
; SLO_DAC1_SCLK ; Missing drive strength and slew rate ;
; SLO_DAC1_MOSI ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
;                                                                                                                  ;                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                      ;                                                                                                                                            ;
;     -- PLL Type                                                                                                  ; Integer PLL                                                                                                                                ;
;     -- PLL Location                                                                                              ; FRACTIONALPLL_X89_Y74_N0                                                                                                                   ;
;     -- PLL Feedback clock type                                                                                   ; none                                                                                                                                       ;
;     -- PLL Bandwidth                                                                                             ; Auto                                                                                                                                       ;
;         -- PLL Bandwidth Range                                                                                   ; 800000 to 400000 Hz                                                                                                                        ;
;     -- Reference Clock Frequency                                                                                 ; 20.0 MHz                                                                                                                                   ;
;     -- Reference Clock Sourced by                                                                                ; Dedicated Pin                                                                                                                              ;
;     -- PLL VCO Frequency                                                                                         ; 500.0 MHz                                                                                                                                  ;
;     -- PLL Operation Mode                                                                                        ; Direct                                                                                                                                     ;
;     -- PLL Freq Min Lock                                                                                         ; 12.000000 MHz                                                                                                                              ;
;     -- PLL Freq Max Lock                                                                                         ; 32.000000 MHz                                                                                                                              ;
;     -- PLL Enable                                                                                                ; On                                                                                                                                         ;
;     -- PLL Fractional Division                                                                                   ; N/A                                                                                                                                        ;
;     -- M Counter                                                                                                 ; 50                                                                                                                                         ;
;     -- N Counter                                                                                                 ; 2                                                                                                                                          ;
;     -- PLL Refclk Select                                                                                         ;                                                                                                                                            ;
;             -- PLL Refclk Select Location                                                                        ; PLLREFCLKSELECT_X89_Y80_N0                                                                                                                 ;
;             -- PLL Reference Clock Input 0 source                                                                ; core_ref_clk                                                                                                                               ;
;             -- PLL Reference Clock Input 1 source                                                                ; ref_clk1                                                                                                                                   ;
;             -- ADJPLLIN source                                                                                   ; N/A                                                                                                                                        ;
;             -- CORECLKIN source                                                                                  ; SYS_GCLK:A0|SYS_GCLK_altclkctrl_0:altclkctrl_0|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component|sd1                           ;
;             -- IQTXRXCLKIN source                                                                                ; N/A                                                                                                                                        ;
;             -- PLLIQCLKIN source                                                                                 ; N/A                                                                                                                                        ;
;             -- RXIQCLKIN source                                                                                  ; N/A                                                                                                                                        ;
;             -- CLKIN(0) source                                                                                   ; N/A                                                                                                                                        ;
;             -- CLKIN(1) source                                                                                   ; N/A                                                                                                                                        ;
;             -- CLKIN(2) source                                                                                   ; N/A                                                                                                                                        ;
;             -- CLKIN(3) source                                                                                   ; N/A                                                                                                                                        ;
;     -- PLL Output Counter                                                                                        ;                                                                                                                                            ;
;         -- SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER       ;                                                                                                                                            ;
;             -- Output Clock Frequency                                                                            ; 100.0 MHz                                                                                                                                  ;
;             -- Output Clock Location                                                                             ; PLLOUTPUTCOUNTER_X89_Y80_N1                                                                                                                ;
;             -- C Counter Odd Divider Even Duty Enable                                                            ; On                                                                                                                                         ;
;             -- Duty Cycle                                                                                        ; 50.0000                                                                                                                                    ;
;             -- Phase Shift                                                                                       ; 0.000000 degrees                                                                                                                           ;
;             -- C Counter                                                                                         ; 5                                                                                                                                          ;
;             -- C Counter PH Mux PRST                                                                             ; 0                                                                                                                                          ;
;             -- C Counter PRST                                                                                    ; 1                                                                                                                                          ;
;         -- SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER       ;                                                                                                                                            ;
;             -- Output Clock Frequency                                                                            ; 250.0 MHz                                                                                                                                  ;
;             -- Output Clock Location                                                                             ; PLLOUTPUTCOUNTER_X89_Y78_N1                                                                                                                ;
;             -- C Counter Odd Divider Even Duty Enable                                                            ; Off                                                                                                                                        ;
;             -- Duty Cycle                                                                                        ; 50.0000                                                                                                                                    ;
;             -- Phase Shift                                                                                       ; 0.000000 degrees                                                                                                                           ;
;             -- C Counter                                                                                         ; 2                                                                                                                                          ;
;             -- C Counter PH Mux PRST                                                                             ; 0                                                                                                                                          ;
;             -- C Counter PRST                                                                                    ; 1                                                                                                                                          ;
;                                                                                                                  ;                                                                                                                                            ;
; ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                                                                                                                                            ;
;     -- PLL Type                                                                                                  ; Integer PLL                                                                                                                                ;
;     -- PLL Location                                                                                              ; FRACTIONALPLL_X0_Y1_N0                                                                                                                     ;
;     -- PLL Feedback clock type                                                                                   ; none                                                                                                                                       ;
;     -- PLL Bandwidth                                                                                             ; Auto                                                                                                                                       ;
;         -- PLL Bandwidth Range                                                                                   ; 2000000 to 1500000 Hz                                                                                                                      ;
;     -- Reference Clock Frequency                                                                                 ; 250.0 MHz                                                                                                                                  ;
;     -- Reference Clock Sourced by                                                                                ; Dedicated Pin                                                                                                                              ;
;     -- PLL VCO Frequency                                                                                         ; 500.0 MHz                                                                                                                                  ;
;     -- PLL Operation Mode                                                                                        ; Direct                                                                                                                                     ;
;     -- PLL Freq Min Lock                                                                                         ; 150.000000 MHz                                                                                                                             ;
;     -- PLL Freq Max Lock                                                                                         ; 400.000000 MHz                                                                                                                             ;
;     -- PLL Enable                                                                                                ; On                                                                                                                                         ;
;     -- PLL Fractional Division                                                                                   ; N/A                                                                                                                                        ;
;     -- M Counter                                                                                                 ; 4                                                                                                                                          ;
;     -- N Counter                                                                                                 ; 2                                                                                                                                          ;
;     -- PLL Refclk Select                                                                                         ;                                                                                                                                            ;
;             -- PLL Refclk Select Location                                                                        ; PLLREFCLKSELECT_X0_Y7_N0                                                                                                                   ;
;             -- PLL Reference Clock Input 0 source                                                                ; core_ref_clk                                                                                                                               ;
;             -- PLL Reference Clock Input 1 source                                                                ; ref_clk1                                                                                                                                   ;
;             -- ADJPLLIN source                                                                                   ; N/A                                                                                                                                        ;
;             -- CORECLKIN source                                                                                  ; ADCINCLKCTRL:ADC1_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component|sd1 ;
;             -- IQTXRXCLKIN source                                                                                ; N/A                                                                                                                                        ;
;             -- PLLIQCLKIN source                                                                                 ; N/A                                                                                                                                        ;
;             -- RXIQCLKIN source                                                                                  ; N/A                                                                                                                                        ;
;             -- CLKIN(0) source                                                                                   ; N/A                                                                                                                                        ;
;             -- CLKIN(1) source                                                                                   ; N/A                                                                                                                                        ;
;             -- CLKIN(2) source                                                                                   ; N/A                                                                                                                                        ;
;             -- CLKIN(3) source                                                                                   ; N/A                                                                                                                                        ;
;     -- PLL Output Counter                                                                                        ;                                                                                                                                            ;
;         -- ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                                                                                                                                            ;
;             -- Output Clock Frequency                                                                            ; 250.0 MHz                                                                                                                                  ;
;             -- Output Clock Location                                                                             ; PLLOUTPUTCOUNTER_X0_Y6_N1                                                                                                                  ;
;             -- C Counter Odd Divider Even Duty Enable                                                            ; Off                                                                                                                                        ;
;             -- Duty Cycle                                                                                        ; 50.0000                                                                                                                                    ;
;             -- Phase Shift                                                                                       ; 0.000000 degrees                                                                                                                           ;
;             -- C Counter                                                                                         ; 2                                                                                                                                          ;
;             -- C Counter PH Mux PRST                                                                             ; 0                                                                                                                                          ;
;             -- C Counter PRST                                                                                    ; 1                                                                                                                                          ;
;                                                                                                                  ;                                                                                                                                            ;
; ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                                                                                                                                            ;
;     -- PLL Type                                                                                                  ; Integer PLL                                                                                                                                ;
;     -- PLL Location                                                                                              ; FRACTIONALPLL_X89_Y1_N0                                                                                                                    ;
;     -- PLL Feedback clock type                                                                                   ; none                                                                                                                                       ;
;     -- PLL Bandwidth                                                                                             ; Auto                                                                                                                                       ;
;         -- PLL Bandwidth Range                                                                                   ; 2000000 to 1500000 Hz                                                                                                                      ;
;     -- Reference Clock Frequency                                                                                 ; 250.0 MHz                                                                                                                                  ;
;     -- Reference Clock Sourced by                                                                                ; Dedicated Pin                                                                                                                              ;
;     -- PLL VCO Frequency                                                                                         ; 500.0 MHz                                                                                                                                  ;
;     -- PLL Operation Mode                                                                                        ; Direct                                                                                                                                     ;
;     -- PLL Freq Min Lock                                                                                         ; 150.000000 MHz                                                                                                                             ;
;     -- PLL Freq Max Lock                                                                                         ; 400.000000 MHz                                                                                                                             ;
;     -- PLL Enable                                                                                                ; On                                                                                                                                         ;
;     -- PLL Fractional Division                                                                                   ; N/A                                                                                                                                        ;
;     -- M Counter                                                                                                 ; 4                                                                                                                                          ;
;     -- N Counter                                                                                                 ; 2                                                                                                                                          ;
;     -- PLL Refclk Select                                                                                         ;                                                                                                                                            ;
;             -- PLL Refclk Select Location                                                                        ; PLLREFCLKSELECT_X89_Y7_N0                                                                                                                  ;
;             -- PLL Reference Clock Input 0 source                                                                ; core_ref_clk                                                                                                                               ;
;             -- PLL Reference Clock Input 1 source                                                                ; ref_clk1                                                                                                                                   ;
;             -- ADJPLLIN source                                                                                   ; N/A                                                                                                                                        ;
;             -- CORECLKIN source                                                                                  ; ADCINCLKCTRL:ADC2_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component|sd1 ;
;             -- IQTXRXCLKIN source                                                                                ; N/A                                                                                                                                        ;
;             -- PLLIQCLKIN source                                                                                 ; N/A                                                                                                                                        ;
;             -- RXIQCLKIN source                                                                                  ; N/A                                                                                                                                        ;
;             -- CLKIN(0) source                                                                                   ; N/A                                                                                                                                        ;
;             -- CLKIN(1) source                                                                                   ; N/A                                                                                                                                        ;
;             -- CLKIN(2) source                                                                                   ; N/A                                                                                                                                        ;
;             -- CLKIN(3) source                                                                                   ; N/A                                                                                                                                        ;
;     -- PLL Output Counter                                                                                        ;                                                                                                                                            ;
;         -- ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                                                                                                                                            ;
;             -- Output Clock Frequency                                                                            ; 250.0 MHz                                                                                                                                  ;
;             -- Output Clock Location                                                                             ; PLLOUTPUTCOUNTER_X89_Y2_N1                                                                                                                 ;
;             -- C Counter Odd Divider Even Duty Enable                                                            ; Off                                                                                                                                        ;
;             -- Duty Cycle                                                                                        ; 50.0000                                                                                                                                    ;
;             -- Phase Shift                                                                                       ; 0.000000 degrees                                                                                                                           ;
;             -- C Counter                                                                                         ; 2                                                                                                                                          ;
;             -- C Counter PH Mux PRST                                                                             ; 0                                                                                                                                          ;
;             -- C Counter PRST                                                                                    ; 1                                                                                                                                          ;
;                                                                                                                  ;                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |top                                                                                                                                    ; 2425.0 (32.5)        ; 3432.0 (49.6)                    ; 1030.0 (17.2)                                     ; 23.0 (0.0)                       ; 0.0 (0.0)            ; 3084 (61)           ; 5143 (101)                ; 0 (0)         ; 2792192           ; 372   ; 0          ; 59   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                                ; top                                            ; work         ;
;    |ADCINCLKCTRL:ADC1_CLKCTRL|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ADCINCLKCTRL:ADC1_CLKCTRL                                                                                                                                                                                                                                                                                                                                                                      ; ADCINCLKCTRL                                   ; ADCINCLKCTRL ;
;       |ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ADCINCLKCTRL:ADC1_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                                               ; ADCINCLKCTRL_altclkctrl_0                      ; ADCINCLKCTRL ;
;          |ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ADCINCLKCTRL:ADC1_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component                                                                                                                                                                                                                                                         ; ADCINCLKCTRL_altclkctrl_0_sub                  ; ADCINCLKCTRL ;
;    |ADCINCLKCTRL:ADC2_CLKCTRL|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ADCINCLKCTRL:ADC2_CLKCTRL                                                                                                                                                                                                                                                                                                                                                                      ; ADCINCLKCTRL                                   ; ADCINCLKCTRL ;
;       |ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ADCINCLKCTRL:ADC2_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                                               ; ADCINCLKCTRL_altclkctrl_0                      ; ADCINCLKCTRL ;
;          |ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ADCINCLKCTRL:ADC2_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component                                                                                                                                                                                                                                                         ; ADCINCLKCTRL_altclkctrl_0_sub                  ; ADCINCLKCTRL ;
;    |ADC_INIT:init_inst|                                                                                                                 ; 40.5 (40.5)          ; 42.5 (42.5)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ADC_INIT:init_inst                                                                                                                                                                                                                                                                                                                                                                             ; ADC_INIT                                       ; work         ;
;    |ADC_PLL:ADC_PLL1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ADC_PLL:ADC_PLL1                                                                                                                                                                                                                                                                                                                                                                               ; ADC_PLL                                        ; ADC_PLL      ;
;       |ADC_PLL_0002:adc_pll_inst|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst                                                                                                                                                                                                                                                                                                                                                     ; ADC_PLL_0002                                   ; ADC_PLL      ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                             ; altera_pll                                     ; work         ;
;    |ADC_PLL:ADC_PLL2|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ADC_PLL:ADC_PLL2                                                                                                                                                                                                                                                                                                                                                                               ; ADC_PLL                                        ; ADC_PLL      ;
;       |ADC_PLL_0002:adc_pll_inst|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst                                                                                                                                                                                                                                                                                                                                                     ; ADC_PLL_0002                                   ; ADC_PLL      ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                             ; altera_pll                                     ; work         ;
;    |DAT_FIFO:A1_3|                                                                                                                      ; 59.4 (0.0)           ; 69.9 (0.0)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 143 (0)                   ; 0 (0)         ; 57344             ; 7     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3                                                                                                                                                                                                                                                                                                                                                                                  ; DAT_FIFO                                       ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 59.4 (0.0)           ; 69.9 (0.0)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 143 (0)                   ; 0 (0)         ; 57344             ; 7     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                          ; dcfifo                                         ; work         ;
;          |dcfifo_98q1:auto_generated|                                                                                                   ; 59.4 (13.5)          ; 69.9 (16.3)                      ; 10.5 (2.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (8)              ; 143 (43)                  ; 0 (0)         ; 57344             ; 7     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated                                                                                                                                                                                                                                                                                                                               ; dcfifo_98q1                                    ; work         ;
;             |a_graycounter_mdc:wrptr_g1p|                                                                                               ; 12.6 (12.6)          ; 13.0 (13.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_mdc:wrptr_g1p                                                                                                                                                                                                                                                                                                   ; a_graycounter_mdc                              ; work         ;
;             |a_graycounter_qv6:rdptr_g1p|                                                                                               ; 11.5 (11.5)          ; 11.7 (11.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p                                                                                                                                                                                                                                                                                                   ; a_graycounter_qv6                              ; work         ;
;             |alt_synch_pipe_ipl:rs_dgwp|                                                                                                ; 4.1 (0.0)            ; 8.9 (0.0)                        ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|alt_synch_pipe_ipl:rs_dgwp                                                                                                                                                                                                                                                                                                    ; alt_synch_pipe_ipl                             ; work         ;
;                |dffpipe_5f9:dffpipe6|                                                                                                   ; 4.1 (4.1)            ; 8.9 (8.9)                        ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|alt_synch_pipe_ipl:rs_dgwp|dffpipe_5f9:dffpipe6                                                                                                                                                                                                                                                                               ; dffpipe_5f9                                    ; work         ;
;             |alt_synch_pipe_jpl:ws_dgrp|                                                                                                ; 7.6 (0.0)            ; 8.7 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|alt_synch_pipe_jpl:ws_dgrp                                                                                                                                                                                                                                                                                                    ; alt_synch_pipe_jpl                             ; work         ;
;                |dffpipe_6f9:dffpipe9|                                                                                                   ; 7.6 (7.6)            ; 8.7 (8.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_6f9:dffpipe9                                                                                                                                                                                                                                                                               ; dffpipe_6f9                                    ; work         ;
;             |altsyncram_p8d1:fifo_ram|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 57344             ; 7     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|altsyncram_p8d1:fifo_ram                                                                                                                                                                                                                                                                                                      ; altsyncram_p8d1                                ; work         ;
;             |dffpipe_3dc:rdaclr|                                                                                                        ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                                                                            ; dffpipe_3dc                                    ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                             ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                 ; mux_5r7                                        ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                             ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                 ; mux_5r7                                        ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                            ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                ; mux_5r7                                        ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                            ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                ; mux_5r7                                        ; work         ;
;    |DAT_FIFO:A2_3|                                                                                                                      ; 58.3 (0.0)           ; 72.0 (0.0)                       ; 13.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 140 (0)                   ; 0 (0)         ; 57344             ; 7     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3                                                                                                                                                                                                                                                                                                                                                                                  ; DAT_FIFO                                       ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 58.3 (0.0)           ; 72.0 (0.0)                       ; 13.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 140 (0)                   ; 0 (0)         ; 57344             ; 7     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                          ; dcfifo                                         ; work         ;
;          |dcfifo_98q1:auto_generated|                                                                                                   ; 58.3 (11.9)          ; 72.0 (17.4)                      ; 13.7 (5.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (8)              ; 140 (43)                  ; 0 (0)         ; 57344             ; 7     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated                                                                                                                                                                                                                                                                                                                               ; dcfifo_98q1                                    ; work         ;
;             |a_graycounter_mdc:wrptr_g1p|                                                                                               ; 12.8 (12.8)          ; 13.7 (13.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_mdc:wrptr_g1p                                                                                                                                                                                                                                                                                                   ; a_graycounter_mdc                              ; work         ;
;             |a_graycounter_qv6:rdptr_g1p|                                                                                               ; 11.0 (11.0)          ; 12.7 (12.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|a_graycounter_qv6:rdptr_g1p                                                                                                                                                                                                                                                                                                   ; a_graycounter_qv6                              ; work         ;
;             |alt_synch_pipe_ipl:rs_dgwp|                                                                                                ; 3.8 (0.0)            ; 7.5 (0.0)                        ; 3.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|alt_synch_pipe_ipl:rs_dgwp                                                                                                                                                                                                                                                                                                    ; alt_synch_pipe_ipl                             ; work         ;
;                |dffpipe_5f9:dffpipe6|                                                                                                   ; 3.8 (3.8)            ; 7.5 (7.5)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|alt_synch_pipe_ipl:rs_dgwp|dffpipe_5f9:dffpipe6                                                                                                                                                                                                                                                                               ; dffpipe_5f9                                    ; work         ;
;             |alt_synch_pipe_jpl:ws_dgrp|                                                                                                ; 7.0 (0.0)            ; 7.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|alt_synch_pipe_jpl:ws_dgrp                                                                                                                                                                                                                                                                                                    ; alt_synch_pipe_jpl                             ; work         ;
;                |dffpipe_6f9:dffpipe9|                                                                                                   ; 7.0 (7.0)            ; 7.5 (7.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|alt_synch_pipe_jpl:ws_dgrp|dffpipe_6f9:dffpipe9                                                                                                                                                                                                                                                                               ; dffpipe_6f9                                    ; work         ;
;             |altsyncram_p8d1:fifo_ram|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 57344             ; 7     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|altsyncram_p8d1:fifo_ram                                                                                                                                                                                                                                                                                                      ; altsyncram_p8d1                                ; work         ;
;             |dffpipe_3dc:rdaclr|                                                                                                        ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                                                                                            ; dffpipe_3dc                                    ; work         ;
;             |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                             ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                 ; mux_5r7                                        ; work         ;
;             |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                             ; 2.4 (2.4)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                 ; mux_5r7                                        ; work         ;
;             |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                            ; 3.5 (3.5)            ; 3.8 (3.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                ; mux_5r7                                        ; work         ;
;             |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                ; mux_5r7                                        ; work         ;
;    |RS232C_TX:uart_tx_inst|                                                                                                             ; 19.8 (19.8)          ; 20.2 (20.2)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|RS232C_TX:uart_tx_inst                                                                                                                                                                                                                                                                                                                                                                         ; RS232C_TX                                      ; work         ;
;    |RST_GEN:rst_inst|                                                                                                                   ; 12.0 (12.0)          ; 12.5 (12.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|RST_GEN:rst_inst                                                                                                                                                                                                                                                                                                                                                                               ; RST_GEN                                        ; work         ;
;    |SPI_COMMGEN:spi_gen_inst|                                                                                                           ; 23.8 (23.8)          ; 28.0 (28.0)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|SPI_COMMGEN:spi_gen_inst                                                                                                                                                                                                                                                                                                                                                                       ; SPI_COMMGEN                                    ; work         ;
;    |SYS_GCLK:A0|                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|SYS_GCLK:A0                                                                                                                                                                                                                                                                                                                                                                                    ; SYS_GCLK                                       ; SYS_GCLK     ;
;       |SYS_GCLK_altclkctrl_0:altclkctrl_0|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|SYS_GCLK:A0|SYS_GCLK_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                                                                                 ; SYS_GCLK_altclkctrl_0                          ; SYS_GCLK     ;
;          |SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|SYS_GCLK:A0|SYS_GCLK_altclkctrl_0:altclkctrl_0|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component                                                                                                                                                                                                                                                                                   ; SYS_GCLK_altclkctrl_0_sub                      ; SYS_GCLK     ;
;    |SYS_PLL:A1|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|SYS_PLL:A1                                                                                                                                                                                                                                                                                                                                                                                     ; SYS_PLL                                        ; SYS_PLL      ;
;       |SYS_PLL_0002:sys_pll_inst|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst                                                                                                                                                                                                                                                                                                                                                           ; SYS_PLL_0002                                   ; SYS_PLL      ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                   ; altera_pll                                     ; work         ;
;    |TX_FIFO:tx_fifo_1|                                                                                                                  ; 28.1 (0.0)           ; 32.6 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 59 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |top|TX_FIFO:tx_fifo_1                                                                                                                                                                                                                                                                                                                                                                              ; TX_FIFO                                        ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                               ; 28.1 (0.0)           ; 32.6 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 59 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |top|TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                                            ; dcfifo_mixed_widths                            ; work         ;
;          |dcfifo_gdm1:auto_generated|                                                                                                   ; 28.1 (2.4)           ; 32.6 (4.1)                       ; 4.5 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (3)              ; 59 (9)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |top|TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated                                                                                                                                                                                                                                                                                                 ; dcfifo_gdm1                                    ; work         ;
;             |a_graycounter_cg6:rdptr_g1p|                                                                                               ; 9.6 (9.6)            ; 10.8 (10.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|a_graycounter_cg6:rdptr_g1p                                                                                                                                                                                                                                                                     ; a_graycounter_cg6                              ; work         ;
;             |alt_synch_pipe_h9l:rs_dgwp|                                                                                                ; 6.7 (0.0)            ; 8.1 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|alt_synch_pipe_h9l:rs_dgwp                                                                                                                                                                                                                                                                      ; alt_synch_pipe_h9l                             ; work         ;
;                |dffpipe_2v8:dffpipe12|                                                                                                  ; 6.7 (6.7)            ; 8.1 (8.1)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12                                                                                                                                                                                                                                                ; dffpipe_2v8                                    ; work         ;
;             |alt_synch_pipe_i9l:ws_dgrp|                                                                                                ; 4.0 (0.0)            ; 5.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|alt_synch_pipe_i9l:ws_dgrp                                                                                                                                                                                                                                                                      ; alt_synch_pipe_i9l                             ; work         ;
;                |dffpipe_3v8:dffpipe15|                                                                                                  ; 4.0 (4.0)            ; 5.0 (5.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe15                                                                                                                                                                                                                                                ; dffpipe_3v8                                    ; work         ;
;             |altsyncram_a571:fifo_ram|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |top|TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|altsyncram_a571:fifo_ram                                                                                                                                                                                                                                                                        ; altsyncram_a571                                ; work         ;
;             |cmpr_1v5:rdempty_eq_comp|                                                                                                  ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|cmpr_1v5:rdempty_eq_comp                                                                                                                                                                                                                                                                        ; cmpr_1v5                                       ; work         ;
;             |cmpr_1v5:wrfull_eq_comp|                                                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|cmpr_1v5:wrfull_eq_comp                                                                                                                                                                                                                                                                         ; cmpr_1v5                                       ; work         ;
;             |cntr_aed:cntr_b|                                                                                                           ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|cntr_aed:cntr_b                                                                                                                                                                                                                                                                                 ; cntr_aed                                       ; work         ;
;    |TestRO:test_A1|                                                                                                                     ; 1524.8 (0.0)         ; 1810.5 (0.0)                     ; 308.7 (0.0)                                       ; 23.0 (0.0)                       ; 0.0 (0.0)            ; 2423 (0)            ; 2026 (0)                  ; 0 (0)         ; 2673408           ; 357   ; 0          ; 0    ; 0            ; |top|TestRO:test_A1                                                                                                                                                                                                                                                                                                                                                                                 ; TestRO                                         ; TestRO       ;
;       |TestRO_bs_1:bs_1|                                                                                                                ; 3.7 (3.7)            ; 5.3 (5.3)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_bs_1:bs_1                                                                                                                                                                                                                                                                                                                                                                ; TestRO_bs_1                                    ; TestRO       ;
;       |TestRO_bs_1:bs_2|                                                                                                                ; 2.8 (2.8)            ; 4.4 (4.4)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_bs_1:bs_2                                                                                                                                                                                                                                                                                                                                                                ; TestRO_bs_1                                    ; TestRO       ;
;       |TestRO_bs_1:testpad_1|                                                                                                           ; 3.8 (3.8)            ; 5.8 (5.8)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_bs_1:testpad_1                                                                                                                                                                                                                                                                                                                                                           ; TestRO_bs_1                                    ; TestRO       ;
;       |TestRO_dacctrl:dacctrl|                                                                                                          ; 6.7 (6.7)            ; 15.5 (15.5)                      ; 8.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_dacctrl:dacctrl                                                                                                                                                                                                                                                                                                                                                          ; TestRO_dacctrl                                 ; TestRO       ;
;       |TestRO_ext_rst:ext_rst|                                                                                                          ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_ext_rst:ext_rst                                                                                                                                                                                                                                                                                                                                                          ; TestRO_ext_rst                                 ; TestRO       ;
;       |TestRO_ext_rst:exttrg_0|                                                                                                         ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_ext_rst:exttrg_0                                                                                                                                                                                                                                                                                                                                                         ; TestRO_ext_rst                                 ; TestRO       ;
;       |TestRO_ext_rst:write_en_pio|                                                                                                     ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_ext_rst:write_en_pio                                                                                                                                                                                                                                                                                                                                                     ; TestRO_ext_rst                                 ; TestRO       ;
;       |TestRO_fifo_0:fifo_0|                                                                                                            ; 141.0 (0.0)          ; 186.9 (0.0)                      ; 46.3 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 237 (0)             ; 263 (0)                   ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0                                                                                                                                                                                                                                                                                                                                                            ; TestRO_fifo_0                                  ; TestRO       ;
;          |TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|                                                                  ; 141.0 (59.1)         ; 186.9 (64.2)                     ; 46.3 (5.6)                                        ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 237 (95)            ; 263 (62)                  ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                                ; TestRO_fifo_0_dcfifo_with_controls             ; TestRO       ;
;             |TestRO_fifo_0_dual_clock_fifo:the_dcfifo|                                                                                  ; 82.3 (2.3)           ; 120.5 (2.3)                      ; 38.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 141 (5)             ; 197 (0)                   ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo                                                                                                                                                                                                                                                       ; TestRO_fifo_0_dual_clock_fifo                  ; TestRO       ;
;                |dcfifo:dual_clock_fifo|                                                                                                 ; 79.2 (0.0)           ; 118.3 (0.0)                      ; 39.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (0)             ; 197 (0)                   ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                                                                                                ; dcfifo                                         ; work         ;
;                   |dcfifo_8f72:auto_generated|                                                                                          ; 79.2 (18.5)          ; 118.3 (30.6)                     ; 39.1 (12.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (31)            ; 197 (46)                  ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated                                                                                                                                                                                                     ; dcfifo_8f72                                    ; work         ;
;                      |a_gray2bin_rab:rdptr_g_gray2bin|                                                                                  ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin                                                                                                                                                                     ; a_gray2bin_rab                                 ; work         ;
;                      |a_gray2bin_rab:rs_dgwp_gray2bin|                                                                                  ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_gray2bin_rab:rs_dgwp_gray2bin                                                                                                                                                                     ; a_gray2bin_rab                                 ; work         ;
;                      |a_gray2bin_rab:wrptr_g_gray2bin|                                                                                  ; 2.8 (2.8)            ; 3.4 (3.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_gray2bin_rab:wrptr_g_gray2bin                                                                                                                                                                     ; a_gray2bin_rab                                 ; work         ;
;                      |a_gray2bin_rab:ws_dgrp_gray2bin|                                                                                  ; 3.0 (3.0)            ; 3.7 (3.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_gray2bin_rab:ws_dgrp_gray2bin                                                                                                                                                                     ; a_gray2bin_rab                                 ; work         ;
;                      |a_graycounter_mdc:wrptr_g1p|                                                                                      ; 11.6 (11.6)          ; 12.4 (12.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p                                                                                                                                                                         ; a_graycounter_mdc                              ; work         ;
;                      |a_graycounter_qv6:rdptr_g1p|                                                                                      ; 15.2 (15.2)          ; 18.5 (18.5)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p                                                                                                                                                                         ; a_graycounter_qv6                              ; work         ;
;                      |alt_synch_pipe_gpl:rs_dgwp|                                                                                       ; 2.2 (0.0)            ; 10.8 (0.0)                       ; 8.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|alt_synch_pipe_gpl:rs_dgwp                                                                                                                                                                          ; alt_synch_pipe_gpl                             ; work         ;
;                         |dffpipe_3f9:dffpipe13|                                                                                         ; 2.2 (2.2)            ; 10.8 (10.8)                      ; 8.6 (8.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_3f9:dffpipe13                                                                                                                                                    ; dffpipe_3f9                                    ; work         ;
;                      |alt_synch_pipe_hpl:ws_dgrp|                                                                                       ; 1.8 (0.0)            ; 8.8 (0.0)                        ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|alt_synch_pipe_hpl:ws_dgrp                                                                                                                                                                          ; alt_synch_pipe_hpl                             ; work         ;
;                         |dffpipe_4f9:dffpipe16|                                                                                         ; 1.8 (1.8)            ; 8.8 (8.8)                        ; 7.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_4f9:dffpipe16                                                                                                                                                    ; dffpipe_4f9                                    ; work         ;
;                      |altsyncram_o8d1:fifo_ram|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|altsyncram_o8d1:fifo_ram                                                                                                                                                                            ; altsyncram_o8d1                                ; work         ;
;                      |cmpr_c06:rdempty_eq_comp|                                                                                         ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|cmpr_c06:rdempty_eq_comp                                                                                                                                                                            ; cmpr_c06                                       ; work         ;
;                      |cmpr_c06:rdfull_eq_comp|                                                                                          ; 2.4 (2.4)            ; 3.8 (3.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|cmpr_c06:rdfull_eq_comp                                                                                                                                                                             ; cmpr_c06                                       ; work         ;
;                      |cmpr_c06:wrfull_eq_comp|                                                                                          ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|cmpr_c06:wrfull_eq_comp                                                                                                                                                                             ; cmpr_c06                                       ; work         ;
;                      |dffpipe_2f9:rs_brp|                                                                                               ; 3.0 (3.0)            ; 3.8 (3.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_2f9:rs_brp                                                                                                                                                                                  ; dffpipe_2f9                                    ; work         ;
;                      |dffpipe_2f9:rs_bwp|                                                                                               ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_2f9:rs_bwp                                                                                                                                                                                  ; dffpipe_2f9                                    ; work         ;
;                      |dffpipe_2f9:ws_brp|                                                                                               ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_2f9:ws_brp                                                                                                                                                                                  ; dffpipe_2f9                                    ; work         ;
;                      |dffpipe_2f9:ws_bwp|                                                                                               ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_2f9:ws_bwp                                                                                                                                                                                  ; dffpipe_2f9                                    ; work         ;
;                      |dffpipe_3dc:rdaclr|                                                                                               ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                  ; dffpipe_3dc                                    ; work         ;
;                      |dffpipe_3dc:wraclr|                                                                                               ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                  ; dffpipe_3dc                                    ; work         ;
;             |altera_std_synchronizer:wrdreq_sync_i|                                                                                     ; -0.4 (-0.4)          ; 2.2 (2.2)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i                                                                                                                                                                                                                                                          ; altera_std_synchronizer                        ; work         ;
;       |TestRO_fifo_0:fifo_1|                                                                                                            ; 138.6 (0.0)          ; 178.4 (0.0)                      ; 40.4 (0.0)                                        ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 225 (0)             ; 261 (0)                   ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1                                                                                                                                                                                                                                                                                                                                                            ; TestRO_fifo_0                                  ; TestRO       ;
;          |TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|                                                                  ; 138.6 (53.1)         ; 178.4 (56.8)                     ; 40.4 (4.4)                                        ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 225 (83)            ; 261 (59)                  ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                                                                                ; TestRO_fifo_0_dcfifo_with_controls             ; TestRO       ;
;             |TestRO_fifo_0_dual_clock_fifo:the_dcfifo|                                                                                  ; 84.3 (2.6)           ; 120.2 (2.6)                      ; 35.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 141 (5)             ; 198 (0)                   ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo                                                                                                                                                                                                                                                       ; TestRO_fifo_0_dual_clock_fifo                  ; TestRO       ;
;                |dcfifo:dual_clock_fifo|                                                                                                 ; 81.4 (0.0)           ; 117.6 (0.0)                      ; 36.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (0)             ; 198 (0)                   ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                                                                                                ; dcfifo                                         ; work         ;
;                   |dcfifo_8f72:auto_generated|                                                                                          ; 81.4 (19.8)          ; 117.6 (31.2)                     ; 36.2 (11.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 136 (31)            ; 198 (46)                  ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated                                                                                                                                                                                                     ; dcfifo_8f72                                    ; work         ;
;                      |a_gray2bin_rab:rdptr_g_gray2bin|                                                                                  ; 3.3 (3.3)            ; 3.9 (3.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin                                                                                                                                                                     ; a_gray2bin_rab                                 ; work         ;
;                      |a_gray2bin_rab:rs_dgwp_gray2bin|                                                                                  ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_gray2bin_rab:rs_dgwp_gray2bin                                                                                                                                                                     ; a_gray2bin_rab                                 ; work         ;
;                      |a_gray2bin_rab:wrptr_g_gray2bin|                                                                                  ; 2.8 (2.8)            ; 3.8 (3.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_gray2bin_rab:wrptr_g_gray2bin                                                                                                                                                                     ; a_gray2bin_rab                                 ; work         ;
;                      |a_gray2bin_rab:ws_dgrp_gray2bin|                                                                                  ; 3.1 (3.1)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_gray2bin_rab:ws_dgrp_gray2bin                                                                                                                                                                     ; a_gray2bin_rab                                 ; work         ;
;                      |a_graycounter_mdc:wrptr_g1p|                                                                                      ; 11.5 (11.5)          ; 12.4 (12.4)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_mdc:wrptr_g1p                                                                                                                                                                         ; a_graycounter_mdc                              ; work         ;
;                      |a_graycounter_qv6:rdptr_g1p|                                                                                      ; 13.7 (13.7)          ; 17.8 (17.8)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|a_graycounter_qv6:rdptr_g1p                                                                                                                                                                         ; a_graycounter_qv6                              ; work         ;
;                      |alt_synch_pipe_gpl:rs_dgwp|                                                                                       ; 3.3 (0.0)            ; 10.4 (0.0)                       ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|alt_synch_pipe_gpl:rs_dgwp                                                                                                                                                                          ; alt_synch_pipe_gpl                             ; work         ;
;                         |dffpipe_3f9:dffpipe13|                                                                                         ; 3.3 (3.3)            ; 10.4 (10.4)                      ; 7.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_3f9:dffpipe13                                                                                                                                                    ; dffpipe_3f9                                    ; work         ;
;                      |alt_synch_pipe_hpl:ws_dgrp|                                                                                       ; 2.5 (0.0)            ; 8.4 (0.0)                        ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|alt_synch_pipe_hpl:ws_dgrp                                                                                                                                                                          ; alt_synch_pipe_hpl                             ; work         ;
;                         |dffpipe_4f9:dffpipe16|                                                                                         ; 2.5 (2.5)            ; 8.4 (8.4)                        ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_4f9:dffpipe16                                                                                                                                                    ; dffpipe_4f9                                    ; work         ;
;                      |altsyncram_o8d1:fifo_ram|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|altsyncram_o8d1:fifo_ram                                                                                                                                                                            ; altsyncram_o8d1                                ; work         ;
;                      |cmpr_c06:rdempty_eq_comp|                                                                                         ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|cmpr_c06:rdempty_eq_comp                                                                                                                                                                            ; cmpr_c06                                       ; work         ;
;                      |cmpr_c06:rdfull_eq_comp|                                                                                          ; 2.8 (2.8)            ; 3.7 (3.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|cmpr_c06:rdfull_eq_comp                                                                                                                                                                             ; cmpr_c06                                       ; work         ;
;                      |cmpr_c06:wrfull_eq_comp|                                                                                          ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|cmpr_c06:wrfull_eq_comp                                                                                                                                                                             ; cmpr_c06                                       ; work         ;
;                      |dffpipe_2f9:rs_brp|                                                                                               ; 3.0 (3.0)            ; 3.6 (3.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_2f9:rs_brp                                                                                                                                                                                  ; dffpipe_2f9                                    ; work         ;
;                      |dffpipe_2f9:rs_bwp|                                                                                               ; 3.0 (3.0)            ; 3.7 (3.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_2f9:rs_bwp                                                                                                                                                                                  ; dffpipe_2f9                                    ; work         ;
;                      |dffpipe_2f9:ws_brp|                                                                                               ; 3.1 (3.1)            ; 3.4 (3.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_2f9:ws_brp                                                                                                                                                                                  ; dffpipe_2f9                                    ; work         ;
;                      |dffpipe_2f9:ws_bwp|                                                                                               ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_2f9:ws_bwp                                                                                                                                                                                  ; dffpipe_2f9                                    ; work         ;
;                      |dffpipe_3dc:rdaclr|                                                                                               ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                  ; dffpipe_3dc                                    ; work         ;
;                      |dffpipe_3dc:wraclr|                                                                                               ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                  ; dffpipe_3dc                                    ; work         ;
;             |altera_std_synchronizer:wrdreq_sync_i|                                                                                     ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i                                                                                                                                                                                                                                                          ; altera_std_synchronizer                        ; work         ;
;       |TestRO_jtag_uart_0:jtag_uart_0|                                                                                                  ; 66.7 (17.1)          ; 82.8 (19.4)                      ; 16.2 (2.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (35)            ; 115 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                  ; TestRO_jtag_uart_0                             ; TestRO       ;
;          |TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|                                                                  ; 13.8 (0.0)           ; 15.0 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                      ; TestRO_jtag_uart_0_scfifo_r                    ; TestRO       ;
;             |scfifo:rfifo|                                                                                                              ; 13.8 (0.0)           ; 15.0 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 13.8 (0.0)           ; 15.0 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                              ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 13.8 (0.0)           ; 15.0 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 7.8 (4.8)            ; 9.0 (6.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (7)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                            ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                 ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                   ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;          |TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|                                                                  ; 12.3 (0.0)           ; 12.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                      ; TestRO_jtag_uart_0_scfifo_w                    ; TestRO       ;
;             |scfifo:wfifo|                                                                                                              ; 12.3 (0.0)           ; 12.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.3 (0.0)           ; 12.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                              ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.3 (0.0)           ; 12.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.3 (3.3)            ; 6.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 13 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                            ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                 ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                   ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;          |alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 23.5 (23.5)          ; 35.8 (35.8)                      ; 12.3 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                              ; work         ;
;       |TestRO_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 610.8 (0.0)          ; 693.4 (0.0)                      ; 89.9 (0.0)                                        ; 7.3 (0.0)                        ; 0.0 (0.0)            ; 1006 (0)            ; 615 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                      ; TestRO_mm_interconnect_0                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 18.7 (18.7)          ; 22.2 (22.2)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_cmd_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 9.8 (9.8)            ; 11.2 (11.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                 ; TestRO_mm_interconnect_0_cmd_demux_001         ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                     ; 8.5 (6.2)            ; 9.7 (7.2)                        ; 1.2 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (14)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                             ; TestRO_mm_interconnect_0_cmd_mux               ; TestRO       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                 ; 18.4 (16.4)          ; 18.8 (16.4)                      ; 0.6 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 54 (50)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_cmd_mux               ; TestRO       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                 ; 6.5 (4.5)            ; 8.6 (6.3)                        ; 2.1 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (7)              ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_cmd_mux               ; TestRO       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                 ; 7.7 (5.7)            ; 8.8 (6.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (7)              ; 7 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_cmd_mux               ; TestRO       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                                 ; 9.2 (7.3)            ; 11.0 (9.3)                       ; 1.8 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (16)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_cmd_mux               ; TestRO       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                                 ; 9.6 (7.9)            ; 11.0 (9.2)                       ; 1.5 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 20 (16)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_cmd_mux               ; TestRO       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                                 ; 12.9 (10.5)          ; 15.3 (12.4)                      ; 2.5 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (21)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_cmd_mux               ; TestRO       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.9 (2.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; TestRO       ;
;          |TestRO_mm_interconnect_0_router:router|                                                                                       ; 19.8 (19.8)          ; 22.1 (22.1)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ; TestRO_mm_interconnect_0_router                ; TestRO       ;
;          |TestRO_mm_interconnect_0_router_001:router_001|                                                                               ; 13.0 (13.0)          ; 13.6 (13.6)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                       ; TestRO_mm_interconnect_0_router_001            ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                 ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                         ; TestRO_mm_interconnect_0_rsp_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                             ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                     ; TestRO_mm_interconnect_0_rsp_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                             ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                     ; TestRO_mm_interconnect_0_rsp_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                             ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                     ; TestRO_mm_interconnect_0_rsp_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                             ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                     ; TestRO_mm_interconnect_0_rsp_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                     ; TestRO_mm_interconnect_0_rsp_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                             ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                     ; TestRO_mm_interconnect_0_rsp_demux             ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 51.6 (51.6)          ; 61.5 (61.5)                      ; 11.6 (11.6)                                       ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 109 (109)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ; TestRO_mm_interconnect_0_rsp_mux               ; TestRO       ;
;          |TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                     ; TestRO_mm_interconnect_0_rsp_mux_001           ; TestRO       ;
;          |altera_avalon_sc_fifo:bs_1_s1_agent_rsp_fifo|                                                                                 ; 3.3 (3.3)            ; 5.2 (5.2)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bs_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:bs_2_s1_agent_rsp_fifo|                                                                                 ; 4.7 (4.7)            ; 4.9 (4.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bs_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|                                                                              ; 5.0 (5.0)            ; 5.8 (5.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|                                                                              ; 4.5 (4.5)            ; 5.5 (5.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|                                                                             ; 4.8 (4.8)            ; 5.3 (5.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|                                                                              ; 6.5 (6.5)            ; 7.9 (7.9)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|                                                                          ; 6.9 (6.9)            ; 9.6 (9.6)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|                                                                              ; 6.3 (6.3)            ; 9.8 (9.8)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|                                                                          ; 7.1 (7.1)            ; 7.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7.8 (7.8)            ; 8.0 (8.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 6.4 (6.4)            ; 7.3 (7.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 19.1 (19.1)          ; 22.0 (22.0)                      ; 3.0 (3.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 24 (24)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:testpad_1_s1_agent_rsp_fifo|                                                                            ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testpad_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|                                                                         ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|                                                                         ; 4.7 (4.7)            ; 4.9 (4.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                          ; TestRO       ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 13.7 (13.7)          ; 16.9 (16.9)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                     ; TestRO       ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 6.5 (6.5)            ; 7.5 (7.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                     ; TestRO       ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                ; TestRO       ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                           ; altera_merlin_master_translator                ; TestRO       ;
;          |altera_merlin_slave_agent:bs_1_s1_agent|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bs_1_s1_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_agent:bs_2_s1_agent|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bs_2_s1_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_agent:dacctrl_s1_agent|                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dacctrl_s1_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_agent:ext_rst_s1_agent|                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ext_rst_s1_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_agent:exttrg_0_s1_agent|                                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:exttrg_0_s1_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_agent:fifo_0_out_csr_agent|                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_agent:fifo_1_out_csr_agent|                                                                               ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_agent:testpad_1_s1_agent|                                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:testpad_1_s1_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_agent:version_info_s1_agent|                                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_info_s1_agent                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                      ; TestRO       ;
;          |altera_merlin_slave_translator:bs_1_s1_translator|                                                                            ; 6.7 (6.7)            ; 7.2 (7.2)                        ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bs_1_s1_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:bs_2_s1_translator|                                                                            ; 6.7 (6.7)            ; 7.3 (7.3)                        ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bs_2_s1_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:dacctrl_s1_translator|                                                                         ; 11.6 (11.6)          ; 12.8 (12.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dacctrl_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:ext_rst_s1_translator|                                                                         ; 3.4 (3.4)            ; 4.3 (4.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ext_rst_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:exttrg_0_s1_translator|                                                                        ; 2.6 (2.6)            ; 3.0 (3.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:exttrg_0_s1_translator                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:fifo_0_out_csr_translator|                                                                     ; 8.0 (8.0)            ; 8.9 (8.9)                        ; 1.6 (1.6)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 8 (8)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_csr_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:fifo_0_out_translator|                                                                         ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_0_out_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:fifo_1_out_csr_translator|                                                                     ; 6.9 (6.9)            ; 8.8 (8.8)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_csr_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:fifo_1_out_translator|                                                                         ; 0.7 (0.7)            ; 1.4 (1.4)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_1_out_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 7.9 (7.9)            ; 8.8 (8.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 9.7 (9.7)            ; 10.6 (10.6)                      ; 1.2 (1.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 0.8 (0.8)            ; 1.6 (1.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:testpad_1_s1_translator|                                                                       ; 7.0 (7.0)            ; 7.7 (7.7)                        ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:testpad_1_s1_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:version_info_s1_translator|                                                                    ; 3.3 (3.3)            ; 3.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_info_s1_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_slave_translator:write_en_pio_s1_translator|                                                                    ; 2.7 (2.7)            ; 3.3 (3.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_en_pio_s1_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                 ; TestRO       ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|                                                            ; 78.0 (78.0)          ; 79.8 (79.8)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 153 (153)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                    ; TestRO       ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|                                                            ; 132.2 (132.2)        ; 151.5 (151.5)                    ; 23.2 (23.2)                                       ; 3.8 (3.8)                        ; 0.0 (0.0)            ; 184 (184)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                    ; TestRO       ;
;       |TestRO_nios2_gen2_0:nios2_gen2_0|                                                                                                ; 536.6 (0.0)          ; 612.9 (0.0)                      ; 90.9 (0.0)                                        ; 14.6 (0.0)                       ; 0.0 (0.0)            ; 809 (0)             ; 660 (0)                   ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                ; TestRO_nios2_gen2_0                            ; TestRO       ;
;          |TestRO_nios2_gen2_0_cpu:cpu|                                                                                                  ; 536.6 (396.1)        ; 612.9 (430.0)                    ; 90.9 (47.5)                                       ; 14.6 (13.6)                      ; 0.0 (0.0)            ; 809 (646)           ; 660 (378)                 ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; TestRO_nios2_gen2_0_cpu                        ; TestRO       ;
;             |TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|                                                   ; 140.5 (30.3)         ; 182.8 (30.4)                     ; 43.3 (0.2)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 163 (5)             ; 282 (80)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                            ; TestRO_nios2_gen2_0_cpu_nios2_oci              ; TestRO       ;
;                |TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|                            ; 45.4 (0.0)           ; 75.2 (0.0)                       ; 30.7 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                ; TestRO_nios2_gen2_0_cpu_debug_slave_wrapper    ; TestRO       ;
;                   |TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|                           ; 13.2 (13.1)          ; 23.9 (22.4)                      ; 10.8 (9.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; TestRO_nios2_gen2_0_cpu_debug_slave_sysclk     ; TestRO       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; -0.5 (-0.5)          ; 0.8 (0.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                   |TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|                                 ; 30.5 (30.4)          ; 49.5 (48.0)                      ; 20.0 (18.6)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck                                                            ; TestRO_nios2_gen2_0_cpu_debug_slave_tck        ; TestRO       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                   |sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy|                                                      ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work         ;
;                |TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|                                  ; 4.1 (4.1)            ; 5.4 (5.4)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                      ; TestRO_nios2_gen2_0_cpu_nios2_avalon_reg       ; TestRO       ;
;                |TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break|                                    ; 7.2 (7.2)            ; 16.3 (16.3)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                        ; TestRO_nios2_gen2_0_cpu_nios2_oci_break        ; TestRO       ;
;                |TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug|                                    ; 4.4 (4.4)            ; 6.3 (5.3)                        ; 1.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                        ; TestRO_nios2_gen2_0_cpu_nios2_oci_debug        ; TestRO       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_debug:the_TestRO_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work         ;
;                |TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|                                          ; 49.1 (49.1)          ; 49.3 (49.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (77)             ; 59 (59)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                              ; TestRO_nios2_gen2_0_cpu_nios2_ocimem           ; TestRO       ;
;                   |TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module   ; TestRO       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                ; work         ;
;             |TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                             ; TestRO_nios2_gen2_0_cpu_register_bank_a_module ; TestRO       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                    ; altsyncram_msi1                                ; work         ;
;             |TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                             ; TestRO_nios2_gen2_0_cpu_register_bank_b_module ; TestRO       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                    ; altsyncram_msi1                                ; work         ;
;       |TestRO_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 3.0 (0.8)            ; 3.3 (0.8)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (2)               ; 2 (0)                     ; 0 (0)         ; 2400000           ; 320   ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                        ; TestRO_onchip_memory2_0                        ; TestRO       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 2.2 (0.0)            ; 2.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 2400000           ; 320   ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                              ; altsyncram                                     ; work         ;
;             |altsyncram_1gn1:auto_generated|                                                                                            ; 2.2 (0.7)            ; 2.5 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (2)                     ; 0 (0)         ; 2400000           ; 320   ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1gn1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_1gn1                                ; work         ;
;                |decode_7la:decode3|                                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1gn1:auto_generated|decode_7la:decode3                                                                                                                                                                                                                                                            ; decode_7la                                     ; work         ;
;       |TestRO_version_info:version_info|                                                                                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|TestRO_version_info:version_info                                                                                                                                                                                                                                                                                                                                                ; TestRO_version_info                            ; TestRO       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.0 (2.3)            ; 8.0 (5.0)                        ; 5.0 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                        ; TestRO       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; TestRO       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                      ; TestRO       ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3.3 (3.2)            ; 8.3 (5.4)                        ; 4.9 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                        ; TestRO       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.2 (0.2)            ; 1.3 (1.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                      ; TestRO       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|TestRO:test_A1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; TestRO       ;
;    |baseline_mes2:bs_1|                                                                                                                 ; 19.0 (19.0)          ; 22.0 (22.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|baseline_mes2:bs_1                                                                                                                                                                                                                                                                                                                                                                             ; baseline_mes2                                  ; work         ;
;    |baseline_mes2:bs_2|                                                                                                                 ; 19.0 (19.0)          ; 22.0 (22.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|baseline_mes2:bs_2                                                                                                                                                                                                                                                                                                                                                                             ; baseline_mes2                                  ; work         ;
;    |dac_spi2:spi2_inst|                                                                                                                 ; 50.3 (50.3)          ; 50.5 (50.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (79)             ; 90 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|dac_spi2:spi2_inst                                                                                                                                                                                                                                                                                                                                                                             ; dac_spi2                                       ; work         ;
;    |pline:pl_1|                                                                                                                         ; 193.5 (193.5)        ; 560.0 (560.0)                    ; 366.5 (366.5)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1120 (1120)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|pline:pl_1                                                                                                                                                                                                                                                                                                                                                                                     ; pline                                          ; work         ;
;    |pline:pl_2|                                                                                                                         ; 270.5 (270.5)        ; 559.7 (559.7)                    ; 289.2 (289.2)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1120 (1120)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|pline:pl_2                                                                                                                                                                                                                                                                                                                                                                                     ; pline                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 73.5 (0.5)           ; 80.0 (0.5)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (1)             ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 73.0 (0.0)           ; 79.5 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 73.0 (0.0)           ; 79.5 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                            ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 73.0 (2.2)           ; 79.5 (2.7)                       ; 6.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (1)             ; 88 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 70.8 (0.0)           ; 76.8 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (0)             ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 70.8 (47.3)          ; 76.8 (52.7)                      ; 6.0 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (74)            ; 82 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                               ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 12.3 (12.3)          ; 12.3 (12.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                       ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.2 (11.2)          ; 11.8 (11.8)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                     ; sld_shadow_jsm                                 ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name            ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; IF_RX           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_TX           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IF_SAD_CLK1     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IF_SAD_RESET1   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IF_SAD_SCLK1    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IF_SAD_SDAT1    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IF_SAD_SEN1     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IF_SAD_CLK2     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IF_SAD_RESET2   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IF_SAD_SCLK2    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IF_SAD_SDAT2    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IF_SAD_SEN2     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IF_IND_FPGA1    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IF_IND_FPGA2    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IF_TEST         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SLO_DAC1_CS     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SLO_DAC1_SCLK   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SLO_DAC1_MOSI   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SLO_DAC1_MISO   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_SDOUT1   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_SDOUT2   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SYS_CLK      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; EXT_TRIG_IN1    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; EXT_TRIG_IN2    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_CKO1     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_CKO2     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D1[1]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D2[1]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D1[8]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D2[8]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D1[2]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D2[2]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D1[5]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D2[5]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D2[13]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D1[13]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D1[6]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D2[6]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D1[7]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D2[7]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D2[10]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D1[10]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D1[3]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D2[3]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D2[11]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D1[11]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D1[4]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D2[4]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D2[12]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D1[12]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D2[9]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D1[9]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D1[0]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_D2[0]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IF_SAD_CLK1(n)  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; IF_SAD_CLK2(n)  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; IF_TEST(n)      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; EXT_TRIG_IN1(n) ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; EXT_TRIG_IN2(n) ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                               ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; IF_RX                                                                                                                                             ;                   ;         ;
; SLO_DAC1_MISO                                                                                                                                     ;                   ;         ;
; IF_SAD_SDOUT1                                                                                                                                     ;                   ;         ;
;      - IF_IND_FPGA1~output                                                                                                                        ; 1                 ; 0       ;
; IF_SAD_SDOUT2                                                                                                                                     ;                   ;         ;
;      - IF_TEST~output                                                                                                                             ; 1                 ; 0       ;
; IF_SYS_CLK                                                                                                                                        ;                   ;         ;
;      - SYS_GCLK:A0|SYS_GCLK_altclkctrl_0:altclkctrl_0|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component|sd1                           ; 1                 ; 0       ;
; EXT_TRIG_IN1                                                                                                                                      ;                   ;         ;
;      - ext_trig1                                                                                                                                  ; 0                 ; 0       ;
; EXT_TRIG_IN2                                                                                                                                      ;                   ;         ;
;      - ext_trig2                                                                                                                                  ; 1                 ; 0       ;
; IF_SAD_CKO1                                                                                                                                       ;                   ;         ;
;      - ADCINCLKCTRL:ADC1_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component|sd1 ; 1                 ; 0       ;
; IF_SAD_CKO2                                                                                                                                       ;                   ;         ;
;      - ADCINCLKCTRL:ADC2_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component|sd1 ; 0                 ; 0       ;
; IF_SAD_D1[1]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_1|Add1~1                                                                                                                  ; 1                 ; 0       ;
;      - pline:pl_1|ff[0][1]                                                                                                                        ; 1                 ; 0       ;
; IF_SAD_D2[1]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_2|Add1~1                                                                                                                  ; 1                 ; 0       ;
;      - pline:pl_2|ff[0][1]~feeder                                                                                                                 ; 1                 ; 0       ;
; IF_SAD_D1[8]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_1|Add1~5                                                                                                                  ; 1                 ; 0       ;
;      - pline:pl_1|ff[0][8]                                                                                                                        ; 1                 ; 0       ;
; IF_SAD_D2[8]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_2|Add1~5                                                                                                                  ; 0                 ; 0       ;
;      - pline:pl_2|ff[0][8]                                                                                                                        ; 0                 ; 0       ;
; IF_SAD_D1[2]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_1|Add1~9                                                                                                                  ; 1                 ; 0       ;
;      - pline:pl_1|ff[0][2]                                                                                                                        ; 1                 ; 0       ;
; IF_SAD_D2[2]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_2|Add1~9                                                                                                                  ; 0                 ; 0       ;
;      - pline:pl_2|ff[0][2]~feeder                                                                                                                 ; 0                 ; 0       ;
; IF_SAD_D1[5]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_1|Add1~13                                                                                                                 ; 0                 ; 0       ;
;      - pline:pl_1|ff[0][5]~feeder                                                                                                                 ; 0                 ; 0       ;
; IF_SAD_D2[5]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_2|Add1~13                                                                                                                 ; 0                 ; 0       ;
;      - pline:pl_2|ff[0][5]                                                                                                                        ; 0                 ; 0       ;
; IF_SAD_D2[13]                                                                                                                                     ;                   ;         ;
;      - baseline_mes2:bs_2|Add1~17                                                                                                                 ; 0                 ; 0       ;
;      - pline:pl_2|ff[0][13]                                                                                                                       ; 0                 ; 0       ;
; IF_SAD_D1[13]                                                                                                                                     ;                   ;         ;
;      - baseline_mes2:bs_1|Add1~17                                                                                                                 ; 0                 ; 0       ;
;      - pline:pl_1|ff[0][13]                                                                                                                       ; 0                 ; 0       ;
; IF_SAD_D1[6]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_1|Add1~21                                                                                                                 ; 0                 ; 0       ;
;      - pline:pl_1|ff[0][6]~feeder                                                                                                                 ; 0                 ; 0       ;
; IF_SAD_D2[6]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_2|Add1~21                                                                                                                 ; 0                 ; 0       ;
;      - pline:pl_2|ff[0][6]~feeder                                                                                                                 ; 0                 ; 0       ;
; IF_SAD_D1[7]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_1|Add1~29                                                                                                                 ; 0                 ; 0       ;
;      - pline:pl_1|ff[0][7]                                                                                                                        ; 0                 ; 0       ;
; IF_SAD_D2[7]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_2|Add1~29                                                                                                                 ; 1                 ; 0       ;
;      - pline:pl_2|ff[0][7]                                                                                                                        ; 1                 ; 0       ;
; IF_SAD_D2[10]                                                                                                                                     ;                   ;         ;
;      - baseline_mes2:bs_2|Add1~33                                                                                                                 ; 1                 ; 0       ;
;      - pline:pl_2|ff[0][10]                                                                                                                       ; 1                 ; 0       ;
; IF_SAD_D1[10]                                                                                                                                     ;                   ;         ;
;      - baseline_mes2:bs_1|Add1~33                                                                                                                 ; 1                 ; 0       ;
;      - pline:pl_1|ff[0][10]                                                                                                                       ; 1                 ; 0       ;
; IF_SAD_D1[3]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_1|Add1~37                                                                                                                 ; 0                 ; 0       ;
;      - pline:pl_1|ff[0][3]                                                                                                                        ; 0                 ; 0       ;
; IF_SAD_D2[3]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_2|Add1~37                                                                                                                 ; 0                 ; 0       ;
;      - pline:pl_2|ff[0][3]                                                                                                                        ; 0                 ; 0       ;
; IF_SAD_D2[11]                                                                                                                                     ;                   ;         ;
;      - baseline_mes2:bs_2|Add1~41                                                                                                                 ; 0                 ; 0       ;
;      - pline:pl_2|ff[0][11]~feeder                                                                                                                ; 0                 ; 0       ;
; IF_SAD_D1[11]                                                                                                                                     ;                   ;         ;
;      - baseline_mes2:bs_1|Add1~41                                                                                                                 ; 1                 ; 0       ;
;      - pline:pl_1|ff[0][11]                                                                                                                       ; 1                 ; 0       ;
; IF_SAD_D1[4]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_1|Add1~45                                                                                                                 ; 0                 ; 0       ;
;      - pline:pl_1|ff[0][4]~feeder                                                                                                                 ; 0                 ; 0       ;
; IF_SAD_D2[4]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_2|Add1~45                                                                                                                 ; 1                 ; 0       ;
;      - pline:pl_2|ff[0][4]                                                                                                                        ; 1                 ; 0       ;
; IF_SAD_D2[12]                                                                                                                                     ;                   ;         ;
;      - baseline_mes2:bs_2|Add1~49                                                                                                                 ; 0                 ; 0       ;
;      - pline:pl_2|ff[0][12]                                                                                                                       ; 0                 ; 0       ;
; IF_SAD_D1[12]                                                                                                                                     ;                   ;         ;
;      - baseline_mes2:bs_1|Add1~49                                                                                                                 ; 1                 ; 0       ;
;      - pline:pl_1|ff[0][12]                                                                                                                       ; 1                 ; 0       ;
; IF_SAD_D2[9]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_2|Add1~53                                                                                                                 ; 0                 ; 0       ;
;      - pline:pl_2|ff[0][9]~feeder                                                                                                                 ; 0                 ; 0       ;
; IF_SAD_D1[9]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_1|Add1~53                                                                                                                 ; 1                 ; 0       ;
;      - pline:pl_1|ff[0][9]                                                                                                                        ; 1                 ; 0       ;
; IF_SAD_D1[0]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_1|Add1~58                                                                                                                 ; 1                 ; 0       ;
;      - pline:pl_1|ff[0][0]                                                                                                                        ; 1                 ; 0       ;
; IF_SAD_D2[0]                                                                                                                                      ;                   ;         ;
;      - baseline_mes2:bs_2|Add1~58                                                                                                                 ; 1                 ; 0       ;
;      - pline:pl_2|ff[0][0]                                                                                                                        ; 1                 ; 0       ;
; EXT_TRIG_IN1(n)                                                                                                                                   ;                   ;         ;
;      - ext_trig1                                                                                                                                  ; 0                 ; 0       ;
; EXT_TRIG_IN2(n)                                                                                                                                   ;                   ;         ;
;      - ext_trig2                                                                                                                                  ; 1                 ; 0       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                             ; Location                    ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; ADC_INIT:init_inst|Equal0~4                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X52_Y62_N27        ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC_INIT:init_inst|sts                                                                                                                                                                                                                                                                                                                                           ; FF_X67_Y46_N32              ; 37      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y6_N1   ; 1245    ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y2_N1  ; 1241    ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|_~0                                                                                                                                                                                                                                                                                             ; LABCELL_X63_Y60_N12         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                                                                   ; FF_X65_Y60_N26              ; 78      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                   ; LABCELL_X64_Y59_N12         ; 27      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|_~0                                                                                                                                                                                                                                                                                             ; LABCELL_X62_Y63_N27         ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                                                                   ; FF_X62_Y61_N38              ; 75      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                   ; LABCELL_X63_Y62_N12         ; 25      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; IF_SYS_CLK                                                                                                                                                                                                                                                                                                                                                       ; PIN_F19                     ; 83      ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; RS232C_TX:uart_tx_inst|LessThan0~3                                                                                                                                                                                                                                                                                                                               ; LABCELL_X57_Y59_N6          ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; RS232C_TX:uart_tx_inst|buffer[2]~2                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X59_Y59_N12        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RS232C_TX:uart_tx_inst|serclk                                                                                                                                                                                                                                                                                                                                    ; FF_X57_Y59_N8               ; 67      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; RST_GEN:rst_inst|Equal0~3                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X52_Y65_N45        ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RST_GEN:rst_inst|reset_sig                                                                                                                                                                                                                                                                                                                                       ; FF_X52_Y65_N26              ; 2786    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SPI_COMMGEN:spi_gen_inst|cnt[1]~1                                                                                                                                                                                                                                                                                                                                ; LABCELL_X35_Y50_N45         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SPI_COMMGEN:spi_gen_inst|data_str[12]~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y50_N3          ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X89_Y80_N1 ; 2700    ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|_~0                                                                                                                                                                                                                                                               ; LABCELL_X55_Y59_N0          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|cmpr_1v5:wrfull_eq_comp|aneb_result_wire[0]                                                                                                                                                                                                                       ; LABCELL_X56_Y60_N27         ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                     ; LABCELL_X56_Y59_N15         ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_dacctrl:dacctrl|always0~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y47_N54         ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_ext_rst:ext_rst|Equal0~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X29_Y42_N33         ; 82      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                         ; FF_X11_Y52_N14              ; 110     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                                                                                                                         ; FF_X16_Y52_N14              ; 104     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|valid_rdreq~0                                                                                                                                                         ; LABCELL_X22_Y52_N15         ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|valid_wrreq                                                                                                                                                           ; LABCELL_X13_Y52_N3          ; 42      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|always4~0                                                                                                                                                                                                                                                        ; LABCELL_X23_Y49_N6          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|always5~0                                                                                                                                                                                                                                                        ; LABCELL_X23_Y49_N9          ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|always6~0                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y50_N3         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                         ; FF_X24_Y51_N50              ; 110     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                                                                                                                         ; FF_X25_Y58_N35              ; 105     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|valid_rdreq~0                                                                                                                                                         ; LABCELL_X24_Y52_N12         ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|valid_wrreq                                                                                                                                                           ; LABCELL_X23_Y59_N21         ; 43      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|always4~0                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y49_N42        ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|always5~0                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y49_N45        ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|always6~0                                                                                                                                                                                                                                                        ; LABCELL_X29_Y50_N57         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                               ; LABCELL_X17_Y40_N24         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                               ; LABCELL_X29_Y40_N27         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|ac~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y41_N0          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                     ; LABCELL_X13_Y30_N48         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                               ; LABCELL_X2_Y3_N12           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0                                                                                                                                                                                                                                                  ; LABCELL_X1_Y4_N9            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                             ; LABCELL_X1_Y4_N6            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y40_N48        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                            ; FF_X30_Y41_N56              ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y30_N15         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                             ; FF_X30_Y41_N29              ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y40_N39         ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                        ; LABCELL_X31_Y43_N54         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                            ; LABCELL_X31_Y43_N51         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                        ; MLABCELL_X25_Y48_N54        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                            ; MLABCELL_X25_Y48_N9         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                        ; LABCELL_X24_Y52_N3          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                            ; LABCELL_X24_Y52_N30         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                        ; LABCELL_X24_Y46_N45         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                            ; LABCELL_X24_Y46_N18         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                        ; MLABCELL_X28_Y45_N42        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                            ; MLABCELL_X28_Y45_N18        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                        ; LABCELL_X33_Y44_N54         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|src_payload[0]                                                                                                                                                                                                                                            ; LABCELL_X37_Y43_N12         ; 114     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                            ; LABCELL_X31_Y44_N57         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; MLABCELL_X28_Y43_N57        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|TestRO_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                ; MLABCELL_X28_Y43_N3         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bs_1_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                             ; LABCELL_X29_Y45_N45         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bs_2_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                             ; LABCELL_X29_Y48_N27         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dacctrl_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                          ; LABCELL_X29_Y47_N39         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_rst_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                          ; LABCELL_X29_Y45_N9          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:exttrg_0_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                         ; LABCELL_X27_Y47_N33         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                          ; LABCELL_X24_Y48_N6          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_0_out_csr_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                      ; LABCELL_X31_Y46_N42         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                          ; LABCELL_X30_Y48_N36         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_1_out_csr_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                      ; LABCELL_X29_Y49_N6          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                       ; LABCELL_X36_Y45_N33         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                        ; LABCELL_X31_Y45_N39         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                 ; MLABCELL_X28_Y43_N18        ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:testpad_1_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                        ; MLABCELL_X25_Y48_N45        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_info_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                     ; LABCELL_X30_Y46_N0          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:write_en_pio_s1_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                     ; LABCELL_X30_Y47_N30         ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_0_out_csr_agent|m0_read~0                                                                                                                                                                                                                                               ; LABCELL_X24_Y46_N54         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_1_out_csr_agent|m0_read~0                                                                                                                                                                                                                                               ; LABCELL_X29_Y49_N48         ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|always9~0                                                                                                                                                                                                                            ; LABCELL_X23_Y44_N42         ; 112     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y41_N27         ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                              ; FF_X39_Y41_N20              ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_alu_result~1                                                                                                                                                                                                                                                                       ; LABCELL_X27_Y41_N27         ; 73      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                           ; FF_X30_Y43_N59              ; 60      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_src2[9]~0                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y40_N0         ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y41_N54         ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                       ; FF_X24_Y44_N56              ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y45_N24        ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                     ; FF_X29_Y38_N32              ; 47      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|R_src2_hi~1                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y41_N48         ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                                                                       ; FF_X33_Y41_N32              ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X7_Y8_N37                ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LABCELL_X13_Y20_N48         ; 17      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LABCELL_X7_Y10_N48          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LABCELL_X9_Y10_N42          ; 41      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_sysclk:the_TestRO_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X8_Y6_N17                ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[32]~21                    ; MLABCELL_X6_Y6_N9           ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19                    ; MLABCELL_X6_Y6_N36          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~15                    ; MLABCELL_X6_Y6_N24          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10                     ; MLABCELL_X6_Y6_N51          ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9                      ; MLABCELL_X3_Y5_N45          ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:TestRO_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir                                 ; MLABCELL_X6_Y6_N54          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_avalon_reg:the_TestRO_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                        ; LABCELL_X19_Y22_N42         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~0                                                                                                       ; LABCELL_X7_Y10_N54          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_oci_break:the_TestRO_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1                                                                                                       ; LABCELL_X7_Y6_N6            ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                   ; LABCELL_X7_Y10_N24          ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~3                                                                                                                  ; LABCELL_X9_Y10_N27          ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                               ; MLABCELL_X15_Y24_N51        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                 ; LABCELL_X19_Y22_N3          ; 2       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                   ; FF_X23_Y36_N26              ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y38_N6          ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                                                                                                              ; FF_X24_Y44_N50              ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                  ; FF_X30_Y43_N23              ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]~0                                                                                                                                                                                                                                                                ; LABCELL_X40_Y41_N45         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                ; LABCELL_X40_Y41_N42         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y41_N12         ; 16      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|hbreak_req~0                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y39_N39         ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1gn1:auto_generated|decode_7la:decode3|w_anode3230w[2]                                                                                                                                                                                                              ; LABCELL_X29_Y44_N0          ; 128     ; Write enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1gn1:auto_generated|decode_7la:decode3|w_anode3243w[2]                                                                                                                                                                                                              ; LABCELL_X29_Y44_N6          ; 128     ; Write enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1gn1:auto_generated|decode_7la:decode3|w_anode3251w[2]~0                                                                                                                                                                                                            ; LABCELL_X30_Y44_N21         ; 64      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|wren~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y44_N18         ; 320     ; Read enable                ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y36_N51         ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                            ; FF_X40_Y40_N35              ; 322     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                             ; FF_X40_Y40_N29              ; 289     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; TestRO:test_A1|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                 ; FF_X27_Y36_N29              ; 1003    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; addr_cnt[31]                                                                                                                                                                                                                                                                                                                                                     ; FF_X39_Y57_N41              ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                     ; JTAG_X0_Y2_N3               ; 176     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                     ; JTAG_X0_Y2_N3               ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; baseline_mes2:bs_1|cnt[11]                                                                                                                                                                                                                                                                                                                                       ; FF_X33_Y61_N35              ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; baseline_mes2:bs_1|cnt[1]~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y61_N21        ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; baseline_mes2:bs_1|dinner~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y61_N24        ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; baseline_mes2:bs_1|dtmp[8]~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y61_N12        ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; baseline_mes2:bs_2|cnt[11]                                                                                                                                                                                                                                                                                                                                       ; FF_X37_Y65_N35              ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; baseline_mes2:bs_2|cnt[7]~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y65_N27         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; baseline_mes2:bs_2|dinner[5]~1                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y65_N30         ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; baseline_mes2:bs_2|dinner~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y65_N12         ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; dac_spi2:spi2_inst|WideAnd1                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y55_N12         ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; dac_spi2:spi2_inst|init_cnt[31]                                                                                                                                                                                                                                                                                                                                  ; FF_X40_Y54_N50              ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dac_spi2:spi2_inst|senddata[24]~1                                                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y54_N54         ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dac_spi2:spi2_inst|sending~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y54_N12         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dac_spi2:spi2_inst|starts~10                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y54_N36         ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                         ; FF_X2_Y2_N47                ; 62      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                            ; MLABCELL_X3_Y4_N12          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                              ; LABCELL_X9_Y2_N51           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                 ; LABCELL_X2_Y3_N42           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5                                 ; MLABCELL_X3_Y3_N15          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                   ; LABCELL_X1_Y3_N9            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                    ; MLABCELL_X3_Y4_N9           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                      ; MLABCELL_X3_Y3_N6           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                            ; MLABCELL_X3_Y3_N0           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                          ; LABCELL_X2_Y2_N30           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2            ; MLABCELL_X3_Y4_N15          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1       ; MLABCELL_X3_Y4_N6           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]              ; FF_X3_Y2_N56                ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]             ; FF_X6_Y2_N38                ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]              ; FF_X3_Y2_N41                ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]              ; FF_X2_Y2_N14                ; 55      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                       ; MLABCELL_X3_Y3_N3           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                             ; FF_X3_Y3_N32                ; 40      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                           ; LABCELL_X2_Y3_N3            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                   ; Location                    ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; ADCINCLKCTRL:ADC1_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component|wire_sd1_outclk ; CLKCTRL_G12                 ; 1       ; Global Clock         ; GCLK12           ; --                        ;
; ADCINCLKCTRL:ADC2_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component|wire_sd1_outclk ; CLKCTRL_G14                 ; 1       ; Global Clock         ; GCLK14           ; --                        ;
; ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                      ; PLLOUTPUTCOUNTER_X0_Y6_N1   ; 1245    ; Global Clock         ; GCLK5            ; --                        ;
; ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                      ; PLLOUTPUTCOUNTER_X89_Y2_N1  ; 1241    ; Global Clock         ; GCLK8            ; --                        ;
; SYS_GCLK:A0|SYS_GCLK_altclkctrl_0:altclkctrl_0|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component|wire_sd1_outclk                           ; CLKCTRL_G13                 ; 83      ; Global Clock         ; GCLK13           ; --                        ;
; SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                            ; PLLOUTPUTCOUNTER_X89_Y80_N1 ; 2700    ; Global Clock         ; GCLK9            ; --                        ;
; SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                            ; PLLOUTPUTCOUNTER_X89_Y78_N1 ; 2       ; Global Clock         ; GCLK10           ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                            ;
+------------------------------------------------------------------+---------+
; Name                                                             ; Fan-Out ;
+------------------------------------------------------------------+---------+
; RST_GEN:rst_inst|reset_sig                                       ; 2786    ;
; TestRO:test_A1|altera_reset_controller:rst_controller|r_sync_rst ; 1003    ;
+------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                         ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; DAT_FIFO:A1_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|altsyncram_p8d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 14           ; 4096         ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 57344   ; 4096                        ; 14                          ; 4096                        ; 14                          ; 57344               ; 7           ; 0     ; None                        ; M10K_X69_Y58_N0, M10K_X69_Y59_N0, M10K_X69_Y61_N0, M10K_X69_Y60_N0, M10K_X58_Y60_N0, M10K_X69_Y62_N0, M10K_X58_Y59_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; DAT_FIFO:A2_3|dcfifo:dcfifo_component|dcfifo_98q1:auto_generated|altsyncram_p8d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 14           ; 4096         ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 57344   ; 4096                        ; 14                          ; 4096                        ; 14                          ; 57344               ; 7           ; 0     ; None                        ; M10K_X69_Y63_N0, M10K_X58_Y64_N0, M10K_X69_Y64_N0, M10K_X58_Y65_N0, M10K_X58_Y62_N0, M10K_X69_Y65_N0, M10K_X58_Y63_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|altsyncram_a571:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096    ; 256                         ; 16                          ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None                        ; M10K_X58_Y61_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width          ;
; TestRO:test_A1|TestRO_fifo_0:fifo_0|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 131072  ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 16          ; 0     ; None                        ; M10K_X14_Y49_N0, M10K_X5_Y52_N0, M10K_X14_Y56_N0, M10K_X14_Y52_N0, M10K_X14_Y48_N0, M10K_X14_Y50_N0, M10K_X5_Y54_N0, M10K_X5_Y50_N0, M10K_X5_Y55_N0, M10K_X14_Y54_N0, M10K_X5_Y53_N0, M10K_X14_Y51_N0, M10K_X5_Y51_N0, M10K_X14_Y53_N0, M10K_X14_Y55_N0, M10K_X14_Y57_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; TestRO:test_A1|TestRO_fifo_0:fifo_1|TestRO_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|TestRO_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_8f72:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 131072  ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 16          ; 0     ; None                        ; M10K_X14_Y65_N0, M10K_X26_Y56_N0, M10K_X14_Y60_N0, M10K_X14_Y61_N0, M10K_X14_Y63_N0, M10K_X26_Y55_N0, M10K_X26_Y58_N0, M10K_X14_Y59_N0, M10K_X26_Y62_N0, M10K_X26_Y61_N0, M10K_X26_Y60_N0, M10K_X26_Y65_N0, M10K_X26_Y64_N0, M10K_X26_Y63_N0, M10K_X26_Y59_N0, M10K_X26_Y57_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_r:the_TestRO_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                        ; M10K_X26_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|TestRO_jtag_uart_0_scfifo_w:the_TestRO_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                        ; M10K_X14_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                        ; M10K_X14_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth    ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_a_module:TestRO_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                        ; M10K_X14_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_register_bank_b_module:TestRO_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                        ; M10K_X26_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; TestRO:test_A1|TestRO_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1gn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; AUTO ; Single Port      ; Single Clock ; 18750        ; 128          ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2400000 ; 18750                       ; 128                         ; --                          ; --                          ; 2400000             ; 320         ; 0     ; TestRO_onchip_memory2_0.hex ; M10K_X41_Y24_N0, M10K_X26_Y30_N0, M10K_X38_Y38_N0, M10K_X76_Y33_N0, M10K_X69_Y36_N0, M10K_X38_Y28_N0, M10K_X58_Y24_N0, M10K_X76_Y38_N0, M10K_X26_Y19_N0, M10K_X26_Y68_N0, M10K_X38_Y24_N0, M10K_X69_Y32_N0, M10K_X26_Y18_N0, M10K_X26_Y54_N0, M10K_X26_Y29_N0, M10K_X69_Y40_N0, M10K_X69_Y42_N0, M10K_X26_Y31_N0, M10K_X58_Y34_N0, M10K_X38_Y31_N0, M10K_X38_Y16_N0, M10K_X41_Y33_N0, M10K_X38_Y32_N0, M10K_X69_Y31_N0, M10K_X41_Y16_N0, M10K_X58_Y36_N0, M10K_X41_Y32_N0, M10K_X58_Y29_N0, M10K_X41_Y30_N0, M10K_X38_Y23_N0, M10K_X49_Y34_N0, M10K_X49_Y31_N0, M10K_X38_Y27_N0, M10K_X41_Y27_N0, M10K_X41_Y31_N0, M10K_X38_Y29_N0, M10K_X14_Y28_N0, M10K_X26_Y32_N0, M10K_X38_Y33_N0, M10K_X38_Y26_N0, M10K_X38_Y20_N0, M10K_X38_Y21_N0, M10K_X58_Y33_N0, M10K_X26_Y20_N0, M10K_X76_Y35_N0, M10K_X41_Y21_N0, M10K_X49_Y29_N0, M10K_X41_Y19_N0, M10K_X38_Y35_N0, M10K_X58_Y31_N0, M10K_X26_Y24_N0, M10K_X26_Y35_N0, M10K_X69_Y35_N0, M10K_X49_Y33_N0, M10K_X41_Y36_N0, M10K_X49_Y32_N0, M10K_X58_Y26_N0, M10K_X58_Y21_N0, M10K_X38_Y25_N0, M10K_X41_Y35_N0, M10K_X76_Y48_N0, M10K_X76_Y37_N0, M10K_X41_Y67_N0, M10K_X41_Y56_N0, M10K_X38_Y61_N0, M10K_X69_Y50_N0, M10K_X49_Y62_N0, M10K_X38_Y57_N0, M10K_X38_Y48_N0, M10K_X26_Y48_N0, M10K_X41_Y51_N0, M10K_X38_Y58_N0, M10K_X41_Y18_N0, M10K_X69_Y54_N0, M10K_X58_Y47_N0, M10K_X38_Y60_N0, M10K_X26_Y66_N0, M10K_X69_Y57_N0, M10K_X26_Y53_N0, M10K_X41_Y57_N0, M10K_X69_Y47_N0, M10K_X26_Y45_N0, M10K_X41_Y60_N0, M10K_X76_Y49_N0, M10K_X49_Y60_N0, M10K_X14_Y45_N0, M10K_X49_Y50_N0, M10K_X49_Y48_N0, M10K_X49_Y46_N0, M10K_X49_Y47_N0, M10K_X38_Y45_N0, M10K_X58_Y45_N0, M10K_X26_Y49_N0, M10K_X26_Y47_N0, M10K_X49_Y55_N0, M10K_X41_Y68_N0, M10K_X14_Y47_N0, M10K_X58_Y48_N0, M10K_X58_Y54_N0, M10K_X76_Y47_N0, M10K_X49_Y61_N0, M10K_X14_Y44_N0, M10K_X69_Y52_N0, M10K_X69_Y51_N0, M10K_X49_Y63_N0, M10K_X5_Y44_N0, M10K_X58_Y51_N0, M10K_X58_Y49_N0, M10K_X58_Y23_N0, M10K_X58_Y44_N0, M10K_X69_Y29_N0, M10K_X76_Y41_N0, M10K_X58_Y30_N0, M10K_X58_Y37_N0, M10K_X76_Y30_N0, M10K_X58_Y43_N0, M10K_X58_Y41_N0, M10K_X14_Y39_N0, M10K_X38_Y40_N0, M10K_X49_Y43_N0, M10K_X26_Y21_N0, M10K_X5_Y38_N0, M10K_X49_Y39_N0, M10K_X26_Y33_N0, M10K_X14_Y30_N0, M10K_X5_Y37_N0, M10K_X58_Y32_N0, M10K_X38_Y67_N0, M10K_X14_Y29_N0, M10K_X26_Y26_N0, M10K_X58_Y25_N0, M10K_X26_Y34_N0, M10K_X26_Y23_N0, M10K_X41_Y26_N0, M10K_X26_Y22_N0, M10K_X14_Y41_N0, M10K_X69_Y33_N0, M10K_X58_Y55_N0, M10K_X41_Y47_N0, M10K_X38_Y65_N0, M10K_X58_Y35_N0, M10K_X38_Y64_N0, M10K_X38_Y51_N0, M10K_X41_Y62_N0, M10K_X41_Y50_N0, M10K_X41_Y45_N0, M10K_X49_Y44_N0, M10K_X49_Y45_N0, M10K_X69_Y34_N0, M10K_X41_Y64_N0, M10K_X76_Y50_N0, M10K_X41_Y58_N0, M10K_X69_Y28_N0, M10K_X49_Y56_N0, M10K_X69_Y48_N0, M10K_X49_Y51_N0, M10K_X14_Y62_N0, M10K_X41_Y59_N0, M10K_X38_Y52_N0, M10K_X58_Y57_N0, M10K_X26_Y67_N0, M10K_X41_Y61_N0, M10K_X41_Y54_N0, M10K_X58_Y52_N0, M10K_X49_Y57_N0, M10K_X14_Y42_N0, M10K_X41_Y53_N0, M10K_X41_Y48_N0, M10K_X5_Y42_N0, M10K_X41_Y65_N0, M10K_X69_Y55_N0, M10K_X58_Y53_N0, M10K_X5_Y41_N0, M10K_X41_Y66_N0, M10K_X49_Y52_N0, M10K_X49_Y58_N0, M10K_X14_Y31_N0, M10K_X14_Y37_N0, M10K_X49_Y27_N0, M10K_X69_Y39_N0, M10K_X5_Y39_N0, M10K_X14_Y36_N0, M10K_X49_Y35_N0, M10K_X14_Y38_N0, M10K_X26_Y39_N0, M10K_X58_Y38_N0, M10K_X38_Y39_N0, M10K_X38_Y37_N0, M10K_X49_Y21_N0, M10K_X76_Y36_N0, M10K_X58_Y50_N0, M10K_X69_Y43_N0, M10K_X76_Y45_N0, M10K_X76_Y40_N0, M10K_X76_Y34_N0, M10K_X41_Y40_N0, M10K_X26_Y28_N0, M10K_X58_Y22_N0, M10K_X49_Y38_N0, M10K_X41_Y38_N0, M10K_X5_Y40_N0, M10K_X41_Y25_N0, M10K_X58_Y39_N0, M10K_X41_Y39_N0, M10K_X41_Y29_N0, M10K_X38_Y36_N0, M10K_X49_Y40_N0, M10K_X41_Y41_N0, M10K_X14_Y32_N0, M10K_X49_Y25_N0, M10K_X49_Y37_N0, M10K_X69_Y37_N0, M10K_X14_Y33_N0, M10K_X49_Y24_N0, M10K_X41_Y37_N0, M10K_X38_Y18_N0, M10K_X26_Y25_N0, M10K_X26_Y37_N0, M10K_X38_Y30_N0, M10K_X49_Y36_N0, M10K_X49_Y18_N0, M10K_X49_Y66_N0, M10K_X76_Y42_N0, M10K_X69_Y46_N0, M10K_X49_Y17_N0, M10K_X76_Y32_N0, M10K_X76_Y44_N0, M10K_X49_Y53_N0, M10K_X5_Y46_N0, M10K_X14_Y43_N0, M10K_X26_Y44_N0, M10K_X26_Y41_N0, M10K_X26_Y36_N0, M10K_X5_Y43_N0, M10K_X49_Y42_N0, M10K_X26_Y42_N0, M10K_X38_Y44_N0, M10K_X26_Y43_N0, M10K_X38_Y43_N0, M10K_X41_Y43_N0, M10K_X69_Y38_N0, M10K_X76_Y43_N0, M10K_X49_Y41_N0, M10K_X49_Y67_N0, M10K_X49_Y20_N0, M10K_X49_Y30_N0, M10K_X58_Y40_N0, M10K_X38_Y68_N0, M10K_X38_Y50_N0, M10K_X41_Y28_N0, M10K_X14_Y35_N0, M10K_X41_Y42_N0, M10K_X5_Y47_N0, M10K_X76_Y51_N0, M10K_X38_Y53_N0, M10K_X49_Y59_N0, M10K_X5_Y49_N0, M10K_X69_Y49_N0, M10K_X5_Y45_N0, M10K_X58_Y56_N0, M10K_X41_Y55_N0, M10K_X14_Y46_N0, M10K_X49_Y49_N0, M10K_X41_Y49_N0, M10K_X38_Y22_N0, M10K_X14_Y58_N0, M10K_X38_Y55_N0, M10K_X41_Y63_N0, M10K_X58_Y20_N0, M10K_X5_Y48_N0, M10K_X38_Y47_N0, M10K_X38_Y54_N0, M10K_X41_Y22_N0, M10K_X38_Y62_N0, M10K_X26_Y51_N0, M10K_X26_Y52_N0, M10K_X49_Y28_N0, M10K_X26_Y50_N0, M10K_X58_Y58_N0, M10K_X41_Y52_N0, M10K_X38_Y56_N0, M10K_X58_Y28_N0, M10K_X38_Y49_N0, M10K_X38_Y46_N0, M10K_X38_Y63_N0, M10K_X69_Y41_N0, M10K_X41_Y44_N0, M10K_X69_Y30_N0, M10K_X76_Y39_N0, M10K_X38_Y41_N0, M10K_X38_Y42_N0, M10K_X76_Y31_N0, M10K_X14_Y34_N0, M10K_X49_Y23_N0, M10K_X38_Y34_N0, M10K_X41_Y17_N0, M10K_X26_Y27_N0, M10K_X41_Y34_N0, M10K_X49_Y26_N0, M10K_X58_Y27_N0, M10K_X41_Y20_N0, M10K_X69_Y53_N0, M10K_X49_Y54_N0, M10K_X38_Y66_N0, M10K_X38_Y19_N0, M10K_X49_Y65_N0, M10K_X38_Y59_N0, M10K_X49_Y64_N0, M10K_X38_Y17_N0, M10K_X49_Y22_N0, M10K_X58_Y42_N0, M10K_X69_Y44_N0, M10K_X49_Y19_N0, M10K_X76_Y46_N0, M10K_X69_Y56_N0, M10K_X69_Y45_N0, M10K_X26_Y46_N0, M10K_X41_Y23_N0, M10K_X41_Y46_N0, M10K_X58_Y46_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 15,152 / 374,484 ( 4 % )  ;
; C12 interconnects            ; 1,003 / 16,664 ( 6 % )    ;
; C2 interconnects             ; 4,760 / 155,012 ( 3 % )   ;
; C4 interconnects             ; 3,332 / 72,600 ( 5 % )    ;
; DQS bus muxes                ; 0 / 30 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 30 ( 0 % )            ;
; DQS-9 I/O buses              ; 0 / 30 ( 0 % )            ;
; Direct links                 ; 1,081 / 374,484 ( < 1 % ) ;
; Global clocks                ; 7 / 16 ( 44 % )           ;
; Horizontal periphery clocks  ; 0 / 72 ( 0 % )            ;
; Local interconnects          ; 3,387 / 112,960 ( 3 % )   ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 1,266 / 15,868 ( 8 % )    ;
; R14/C12 interconnect drivers ; 1,853 / 27,256 ( 7 % )    ;
; R3 interconnects             ; 6,118 / 169,296 ( 4 % )   ;
; R6 interconnects             ; 9,485 / 330,800 ( 3 % )   ;
; Spine clocks                 ; 29 / 480 ( 6 % )          ;
; Wire stub REs                ; 0 / 20,834 ( 0 % )        ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 54           ; 0            ; 54           ; 0            ; 0            ; 63        ; 54           ; 0            ; 63        ; 63        ; 0            ; 9            ; 0            ; 0            ; 0            ; 0            ; 9            ; 0            ; 0            ; 0            ; 0            ; 9            ; 0            ; 0            ; 0            ; 0            ; 0            ; 25           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 9            ; 63           ; 9            ; 63           ; 63           ; 0         ; 9            ; 63           ; 0         ; 0         ; 63           ; 54           ; 63           ; 63           ; 63           ; 63           ; 54           ; 63           ; 63           ; 63           ; 63           ; 54           ; 63           ; 63           ; 63           ; 63           ; 63           ; 38           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; IF_RX               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_TX               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_SAD_CLK1         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_SAD_RESET1       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_SAD_SCLK1        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_SAD_SDAT1        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_SAD_SEN1         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_SAD_CLK2         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_SAD_RESET2       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_SAD_SCLK2        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_SAD_SDAT2        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_SAD_SEN2         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_IND_FPGA1        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_IND_FPGA2        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_TEST             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SLO_DAC1_CS         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SLO_DAC1_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SLO_DAC1_MOSI       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SLO_DAC1_MISO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_SDOUT1       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_SDOUT2       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SYS_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; EXT_TRIG_IN1        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; EXT_TRIG_IN2        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_SAD_CKO1         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_CKO2         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D1[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D2[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D1[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D2[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D1[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D2[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D1[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D2[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D2[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D1[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D1[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D2[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D1[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D2[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D2[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D1[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D1[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D2[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D2[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D1[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D1[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D2[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D2[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D1[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D2[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D1[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D1[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IF_SAD_D2[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_SAD_CLK1(n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_SAD_CLK2(n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IF_TEST(n)          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; EXT_TRIG_IN1(n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; EXT_TRIG_IN2(n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; lgcclk                  ; lgcclk               ; 220.3             ;
; altera_reserved_tck     ; altera_reserved_tck  ; 196.9             ;
; aclk2                   ; aclk2                ; 120.2             ;
; aclk1                   ; aclk1                ; 117.5             ;
; sysclk                  ; lgcclk               ; 97.1              ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 22.2              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                  ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; RST_GEN:rst_inst|reset_sig                                                                                                                                                                                                                                                                                                                                                                       ; baseline_mes2:bs_2|sttmp                                                                                                                                                                                                                                                                                                                                 ; 5.460             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.521             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 1.521             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 1.512             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.375             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.257             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 1.182             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 1.182             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 1.182             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 1.155             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 1.152             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[34]               ; 1.148             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                   ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                         ; 1.146             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                       ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                         ; 1.144             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.132             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 1.127             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 1.113             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 1.112             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.096             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.094             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.094             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.094             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.094             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.094             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                ; 1.056             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 1.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 1.054             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                             ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                         ; 1.051             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                 ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                         ; 1.051             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                    ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                         ; 1.051             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                   ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                         ; 1.051             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                              ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                         ; 1.051             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                                                                       ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                         ; 1.051             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                                                                       ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                         ; 1.051             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 1.051             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                 ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                         ; 1.046             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                 ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                         ; 1.046             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[10]               ; 1.040             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 1.039             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 1.039             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; 1.039             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                ; 1.038             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[30]               ; 1.034             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[18]               ; 1.033             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[27]               ; 1.033             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[29]               ; 1.033             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; 1.029             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                 ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                         ; 1.029             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[20]               ; 1.029             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.021             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                    ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                            ; 1.018             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.006             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 1.001             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[33]               ; 0.994             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.990             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                         ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 0.987             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 0.983             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 0.981             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                ; 0.972             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.968             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 0.965             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[16]               ; 0.960             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[12]               ; 0.956             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[28]               ; 0.954             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.953             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.953             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[22]               ; 0.952             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 0.952             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                ; 0.945             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[23]               ; 0.945             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.941             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.941             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 0.935             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                    ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                            ; 0.932             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 0.919             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[11]               ; 0.918             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                 ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                         ; 0.916             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[25]               ; 0.909             ;
; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[21]               ; 0.909             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                              ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[13]               ; 0.897             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 0.868             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; 0.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; 0.866             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; 0.854             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                ; 0.793             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; TestRO:test_A1|TestRO_nios2_gen2_0:nios2_gen2_0|TestRO_nios2_gen2_0_cpu:cpu|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci|TestRO_nios2_gen2_0_cpu_debug_slave_wrapper:the_TestRO_nios2_gen2_0_cpu_debug_slave_wrapper|TestRO_nios2_gen2_0_cpu_debug_slave_tck:the_TestRO_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                ; 0.793             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; 0.790             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                 ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                         ; 0.788             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; 0.780             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                                 ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                         ; 0.779             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                    ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                            ; 0.777             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                    ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                            ; 0.777             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; 0.775             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                 ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                         ; 0.773             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                    ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                            ; 0.762             ;
; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                    ; TestRO:test_A1|TestRO_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:TestRO_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                            ; 0.762             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.762             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.752             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CEFA7F23I7 for design "dmb1test"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (15400): WYSIWYG primitive "TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|altsyncram_a571:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_a571.tdf Line: 36
Warning (15400): WYSIWYG primitive "TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|altsyncram_a571:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_a571.tdf Line: 36
Warning (15400): WYSIWYG primitive "TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|altsyncram_a571:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_a571.tdf Line: 36
Warning (15400): WYSIWYG primitive "TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|altsyncram_a571:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_a571.tdf Line: 36
Warning (15400): WYSIWYG primitive "TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|altsyncram_a571:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_a571.tdf Line: 36
Warning (15400): WYSIWYG primitive "TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|altsyncram_a571:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_a571.tdf Line: 36
Warning (15400): WYSIWYG primitive "TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|altsyncram_a571:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_a571.tdf Line: 36
Warning (15400): WYSIWYG primitive "TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|altsyncram_a571:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/db/altsyncram_a571.tdf Line: 36
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184025): 5 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "IF_SAD_CLK1" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "IF_SAD_CLK1(n)". File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 16
    Info (184026): differential I/O pin "IF_SAD_CLK2" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "IF_SAD_CLK2(n)". File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 26
    Info (184026): differential I/O pin "IF_TEST" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "IF_TEST(n)". File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 38
    Info (184026): differential I/O pin "EXT_TRIG_IN1" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "EXT_TRIG_IN1(n)". File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 47
    Info (184026): differential I/O pin "EXT_TRIG_IN2" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "EXT_TRIG_IN2(n)". File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/top.v Line: 49
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 7 clocks (7 global)
    Info (11162): SYS_GCLK:A0|SYS_GCLK_altclkctrl_0:altclkctrl_0|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component|sd1 with 74 fanout uses global clock CLKCTRL_G13
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): ADCINCLKCTRL:ADC1_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component|sd1 with 1 fanout uses global clock CLKCTRL_G14
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): ADCINCLKCTRL:ADC2_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component|sd1 with 1 fanout uses global clock CLKCTRL_G12
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 2833 fanout uses global clock CLKCTRL_G9
    Info (11162): SYS_PLL:A1|SYS_PLL_0002:sys_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 2 fanout uses global clock CLKCTRL_G10
    Info (11162): ADC_PLL:ADC_PLL1|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1249 fanout uses global clock CLKCTRL_G5
    Info (11162): ADC_PLL:ADC_PLL2|ADC_PLL_0002:adc_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1248 fanout uses global clock CLKCTRL_G8
Warning (16406): 3 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver SYS_GCLK:A0|SYS_GCLK_altclkctrl_0:altclkctrl_0|SYS_GCLK_altclkctrl_0_sub:SYS_GCLK_altclkctrl_0_sub_component|sd1, placed at CLKCTRL_G13
        Info (179012): Refclk input I/O pad IF_SYS_CLK is placed onto PIN_F19
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver ADCINCLKCTRL:ADC1_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component|sd1, placed at CLKCTRL_G14
        Info (179012): Refclk input I/O pad IF_SAD_CKO1 is placed onto PIN_F7
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver ADCINCLKCTRL:ADC2_CLKCTRL|ADCINCLKCTRL_altclkctrl_0:altclkctrl_0|ADCINCLKCTRL_altclkctrl_0_sub:ADCINCLKCTRL_altclkctrl_0_sub_component|sd1, placed at CLKCTRL_G12
        Info (179012): Refclk input I/O pad IF_SAD_CKO2 is placed onto PIN_A5
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_8f72
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4f9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3f9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_98q1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_6f9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_5f9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_gdm1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'dmb1test.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at dmb1test.sdc(188): *ws_dgrp|dffpipe_re9:dffpipe17|dffe18a* could not be matched with a keeper File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc Line: 188
Warning (332049): Ignored set_false_path at dmb1test.sdc(188): Argument <to> is an empty collection File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc Line: 188
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_re9:dffpipe17|dffe18a*}] File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc Line: 188
Warning (332174): Ignored filter at dmb1test.sdc(189): *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* could not be matched with a keeper File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc Line: 189
Warning (332049): Ignored set_false_path at dmb1test.sdc(189): Argument <to> is an empty collection File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc Line: 189
    Info (332050): set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a*}] File: C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc Line: 189
Info (332104): Reading SDC File: 'TestRO/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'TestRO/synthesis/submodules/TestRO_fifo_0.sdc'
Warning (332060): Node: RS232C_TX:uart_tx_inst|serclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TX_FIFO:tx_fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gdm1:auto_generated|cntr_aed:cntr_b|counter_reg_bit0 is being clocked by RS232C_TX:uart_tx_inst|serclk
Warning (332060): Node: dac_spi2:spi2_inst|enbcnt[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dac_spi2:spi2_inst|sclksrc is being clocked by dac_spi2:spi2_inst|enbcnt[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: A1|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: A1|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: A1|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): Cell: A1|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: ADC_PLL1|adc_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: ADC_PLL1|adc_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: ADC_PLL1|adc_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): Cell: ADC_PLL2|adc_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: ADC_PLL2|adc_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: ADC_PLL2|adc_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: gaclk1 was found on node: ADC_PLL1|adc_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 2, found: 1), -divide_by (expected: 1, found: 1)
    Warning (332056): Clock: gaclk2 was found on node: ADC_PLL2|adc_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 2, found: 1), -divide_by (expected: 1, found: 1)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 11 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    4.000        aclk1
    Info (332111):    4.000        aclk2
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    4.000        fdclk
    Info (332111):    4.000       gaclk1
    Info (332111):    4.000       gaclk2
    Info (332111):    2.000      gsysclk
    Info (332111):    4.000     in_aclk1
    Info (332111):    4.000     in_aclk2
    Info (332111):   10.000       lgcclk
    Info (332111):   50.000       sysclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:10
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:15
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:11
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:41
Info (11888): Total time spent on timing analysis during the Fitter is 25.56 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:18
Info (144001): Generated suppressed messages file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/output_files/dmb1test.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 6984 megabytes
    Info: Processing ended: Thu Nov 15 12:01:03 2018
    Info: Elapsed time: 00:02:17
    Info: Total CPU time (on all processors): 00:05:17


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/output_files/dmb1test.fit.smsg.


