
Team2_DART_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000107a0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d60  08010a40  08010a40  00011a40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080127a0  080127a0  000137a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080127a8  080127a8  000137a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080127ac  080127ac  000137ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  080127b0  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000570  240001e0  0801298c  000141e0  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  24000750  0801298c  00014750  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000141dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001a3ae  00000000  00000000  0001420a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000317e  00000000  00000000  0002e5b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000013f8  00000000  00000000  00031738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000f93  00000000  00000000  00032b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000391df  00000000  00000000  00033ac3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001c5c8  00000000  00000000  0006cca2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016a005  00000000  00000000  0008926a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f326f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006ba8  00000000  00000000  001f32b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000089  00000000  00000000  001f9e5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001e0 	.word	0x240001e0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08010a28 	.word	0x08010a28

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e4 	.word	0x240001e4
 80002dc:	08010a28 	.word	0x08010a28

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9a2 	b.w	8000a64 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	460c      	mov	r4, r1
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d14e      	bne.n	8000852 <__udivmoddi4+0xaa>
 80007b4:	4694      	mov	ip, r2
 80007b6:	458c      	cmp	ip, r1
 80007b8:	4686      	mov	lr, r0
 80007ba:	fab2 f282 	clz	r2, r2
 80007be:	d962      	bls.n	8000886 <__udivmoddi4+0xde>
 80007c0:	b14a      	cbz	r2, 80007d6 <__udivmoddi4+0x2e>
 80007c2:	f1c2 0320 	rsb	r3, r2, #32
 80007c6:	4091      	lsls	r1, r2
 80007c8:	fa20 f303 	lsr.w	r3, r0, r3
 80007cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80007d0:	4319      	orrs	r1, r3
 80007d2:	fa00 fe02 	lsl.w	lr, r0, r2
 80007d6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007da:	fa1f f68c 	uxth.w	r6, ip
 80007de:	fbb1 f4f7 	udiv	r4, r1, r7
 80007e2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80007e6:	fb07 1114 	mls	r1, r7, r4, r1
 80007ea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007ee:	fb04 f106 	mul.w	r1, r4, r6
 80007f2:	4299      	cmp	r1, r3
 80007f4:	d90a      	bls.n	800080c <__udivmoddi4+0x64>
 80007f6:	eb1c 0303 	adds.w	r3, ip, r3
 80007fa:	f104 30ff 	add.w	r0, r4, #4294967295
 80007fe:	f080 8112 	bcs.w	8000a26 <__udivmoddi4+0x27e>
 8000802:	4299      	cmp	r1, r3
 8000804:	f240 810f 	bls.w	8000a26 <__udivmoddi4+0x27e>
 8000808:	3c02      	subs	r4, #2
 800080a:	4463      	add	r3, ip
 800080c:	1a59      	subs	r1, r3, r1
 800080e:	fa1f f38e 	uxth.w	r3, lr
 8000812:	fbb1 f0f7 	udiv	r0, r1, r7
 8000816:	fb07 1110 	mls	r1, r7, r0, r1
 800081a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800081e:	fb00 f606 	mul.w	r6, r0, r6
 8000822:	429e      	cmp	r6, r3
 8000824:	d90a      	bls.n	800083c <__udivmoddi4+0x94>
 8000826:	eb1c 0303 	adds.w	r3, ip, r3
 800082a:	f100 31ff 	add.w	r1, r0, #4294967295
 800082e:	f080 80fc 	bcs.w	8000a2a <__udivmoddi4+0x282>
 8000832:	429e      	cmp	r6, r3
 8000834:	f240 80f9 	bls.w	8000a2a <__udivmoddi4+0x282>
 8000838:	4463      	add	r3, ip
 800083a:	3802      	subs	r0, #2
 800083c:	1b9b      	subs	r3, r3, r6
 800083e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000842:	2100      	movs	r1, #0
 8000844:	b11d      	cbz	r5, 800084e <__udivmoddi4+0xa6>
 8000846:	40d3      	lsrs	r3, r2
 8000848:	2200      	movs	r2, #0
 800084a:	e9c5 3200 	strd	r3, r2, [r5]
 800084e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000852:	428b      	cmp	r3, r1
 8000854:	d905      	bls.n	8000862 <__udivmoddi4+0xba>
 8000856:	b10d      	cbz	r5, 800085c <__udivmoddi4+0xb4>
 8000858:	e9c5 0100 	strd	r0, r1, [r5]
 800085c:	2100      	movs	r1, #0
 800085e:	4608      	mov	r0, r1
 8000860:	e7f5      	b.n	800084e <__udivmoddi4+0xa6>
 8000862:	fab3 f183 	clz	r1, r3
 8000866:	2900      	cmp	r1, #0
 8000868:	d146      	bne.n	80008f8 <__udivmoddi4+0x150>
 800086a:	42a3      	cmp	r3, r4
 800086c:	d302      	bcc.n	8000874 <__udivmoddi4+0xcc>
 800086e:	4290      	cmp	r0, r2
 8000870:	f0c0 80f0 	bcc.w	8000a54 <__udivmoddi4+0x2ac>
 8000874:	1a86      	subs	r6, r0, r2
 8000876:	eb64 0303 	sbc.w	r3, r4, r3
 800087a:	2001      	movs	r0, #1
 800087c:	2d00      	cmp	r5, #0
 800087e:	d0e6      	beq.n	800084e <__udivmoddi4+0xa6>
 8000880:	e9c5 6300 	strd	r6, r3, [r5]
 8000884:	e7e3      	b.n	800084e <__udivmoddi4+0xa6>
 8000886:	2a00      	cmp	r2, #0
 8000888:	f040 8090 	bne.w	80009ac <__udivmoddi4+0x204>
 800088c:	eba1 040c 	sub.w	r4, r1, ip
 8000890:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000894:	fa1f f78c 	uxth.w	r7, ip
 8000898:	2101      	movs	r1, #1
 800089a:	fbb4 f6f8 	udiv	r6, r4, r8
 800089e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008a2:	fb08 4416 	mls	r4, r8, r6, r4
 80008a6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008aa:	fb07 f006 	mul.w	r0, r7, r6
 80008ae:	4298      	cmp	r0, r3
 80008b0:	d908      	bls.n	80008c4 <__udivmoddi4+0x11c>
 80008b2:	eb1c 0303 	adds.w	r3, ip, r3
 80008b6:	f106 34ff 	add.w	r4, r6, #4294967295
 80008ba:	d202      	bcs.n	80008c2 <__udivmoddi4+0x11a>
 80008bc:	4298      	cmp	r0, r3
 80008be:	f200 80cd 	bhi.w	8000a5c <__udivmoddi4+0x2b4>
 80008c2:	4626      	mov	r6, r4
 80008c4:	1a1c      	subs	r4, r3, r0
 80008c6:	fa1f f38e 	uxth.w	r3, lr
 80008ca:	fbb4 f0f8 	udiv	r0, r4, r8
 80008ce:	fb08 4410 	mls	r4, r8, r0, r4
 80008d2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008d6:	fb00 f707 	mul.w	r7, r0, r7
 80008da:	429f      	cmp	r7, r3
 80008dc:	d908      	bls.n	80008f0 <__udivmoddi4+0x148>
 80008de:	eb1c 0303 	adds.w	r3, ip, r3
 80008e2:	f100 34ff 	add.w	r4, r0, #4294967295
 80008e6:	d202      	bcs.n	80008ee <__udivmoddi4+0x146>
 80008e8:	429f      	cmp	r7, r3
 80008ea:	f200 80b0 	bhi.w	8000a4e <__udivmoddi4+0x2a6>
 80008ee:	4620      	mov	r0, r4
 80008f0:	1bdb      	subs	r3, r3, r7
 80008f2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80008f6:	e7a5      	b.n	8000844 <__udivmoddi4+0x9c>
 80008f8:	f1c1 0620 	rsb	r6, r1, #32
 80008fc:	408b      	lsls	r3, r1
 80008fe:	fa22 f706 	lsr.w	r7, r2, r6
 8000902:	431f      	orrs	r7, r3
 8000904:	fa20 fc06 	lsr.w	ip, r0, r6
 8000908:	fa04 f301 	lsl.w	r3, r4, r1
 800090c:	ea43 030c 	orr.w	r3, r3, ip
 8000910:	40f4      	lsrs	r4, r6
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	0c38      	lsrs	r0, r7, #16
 8000918:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800091c:	fbb4 fef0 	udiv	lr, r4, r0
 8000920:	fa1f fc87 	uxth.w	ip, r7
 8000924:	fb00 441e 	mls	r4, r0, lr, r4
 8000928:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800092c:	fb0e f90c 	mul.w	r9, lr, ip
 8000930:	45a1      	cmp	r9, r4
 8000932:	fa02 f201 	lsl.w	r2, r2, r1
 8000936:	d90a      	bls.n	800094e <__udivmoddi4+0x1a6>
 8000938:	193c      	adds	r4, r7, r4
 800093a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800093e:	f080 8084 	bcs.w	8000a4a <__udivmoddi4+0x2a2>
 8000942:	45a1      	cmp	r9, r4
 8000944:	f240 8081 	bls.w	8000a4a <__udivmoddi4+0x2a2>
 8000948:	f1ae 0e02 	sub.w	lr, lr, #2
 800094c:	443c      	add	r4, r7
 800094e:	eba4 0409 	sub.w	r4, r4, r9
 8000952:	fa1f f983 	uxth.w	r9, r3
 8000956:	fbb4 f3f0 	udiv	r3, r4, r0
 800095a:	fb00 4413 	mls	r4, r0, r3, r4
 800095e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000962:	fb03 fc0c 	mul.w	ip, r3, ip
 8000966:	45a4      	cmp	ip, r4
 8000968:	d907      	bls.n	800097a <__udivmoddi4+0x1d2>
 800096a:	193c      	adds	r4, r7, r4
 800096c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000970:	d267      	bcs.n	8000a42 <__udivmoddi4+0x29a>
 8000972:	45a4      	cmp	ip, r4
 8000974:	d965      	bls.n	8000a42 <__udivmoddi4+0x29a>
 8000976:	3b02      	subs	r3, #2
 8000978:	443c      	add	r4, r7
 800097a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800097e:	fba0 9302 	umull	r9, r3, r0, r2
 8000982:	eba4 040c 	sub.w	r4, r4, ip
 8000986:	429c      	cmp	r4, r3
 8000988:	46ce      	mov	lr, r9
 800098a:	469c      	mov	ip, r3
 800098c:	d351      	bcc.n	8000a32 <__udivmoddi4+0x28a>
 800098e:	d04e      	beq.n	8000a2e <__udivmoddi4+0x286>
 8000990:	b155      	cbz	r5, 80009a8 <__udivmoddi4+0x200>
 8000992:	ebb8 030e 	subs.w	r3, r8, lr
 8000996:	eb64 040c 	sbc.w	r4, r4, ip
 800099a:	fa04 f606 	lsl.w	r6, r4, r6
 800099e:	40cb      	lsrs	r3, r1
 80009a0:	431e      	orrs	r6, r3
 80009a2:	40cc      	lsrs	r4, r1
 80009a4:	e9c5 6400 	strd	r6, r4, [r5]
 80009a8:	2100      	movs	r1, #0
 80009aa:	e750      	b.n	800084e <__udivmoddi4+0xa6>
 80009ac:	f1c2 0320 	rsb	r3, r2, #32
 80009b0:	fa20 f103 	lsr.w	r1, r0, r3
 80009b4:	fa0c fc02 	lsl.w	ip, ip, r2
 80009b8:	fa24 f303 	lsr.w	r3, r4, r3
 80009bc:	4094      	lsls	r4, r2
 80009be:	430c      	orrs	r4, r1
 80009c0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009c4:	fa00 fe02 	lsl.w	lr, r0, r2
 80009c8:	fa1f f78c 	uxth.w	r7, ip
 80009cc:	fbb3 f0f8 	udiv	r0, r3, r8
 80009d0:	fb08 3110 	mls	r1, r8, r0, r3
 80009d4:	0c23      	lsrs	r3, r4, #16
 80009d6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80009da:	fb00 f107 	mul.w	r1, r0, r7
 80009de:	4299      	cmp	r1, r3
 80009e0:	d908      	bls.n	80009f4 <__udivmoddi4+0x24c>
 80009e2:	eb1c 0303 	adds.w	r3, ip, r3
 80009e6:	f100 36ff 	add.w	r6, r0, #4294967295
 80009ea:	d22c      	bcs.n	8000a46 <__udivmoddi4+0x29e>
 80009ec:	4299      	cmp	r1, r3
 80009ee:	d92a      	bls.n	8000a46 <__udivmoddi4+0x29e>
 80009f0:	3802      	subs	r0, #2
 80009f2:	4463      	add	r3, ip
 80009f4:	1a5b      	subs	r3, r3, r1
 80009f6:	b2a4      	uxth	r4, r4
 80009f8:	fbb3 f1f8 	udiv	r1, r3, r8
 80009fc:	fb08 3311 	mls	r3, r8, r1, r3
 8000a00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a04:	fb01 f307 	mul.w	r3, r1, r7
 8000a08:	42a3      	cmp	r3, r4
 8000a0a:	d908      	bls.n	8000a1e <__udivmoddi4+0x276>
 8000a0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a10:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a14:	d213      	bcs.n	8000a3e <__udivmoddi4+0x296>
 8000a16:	42a3      	cmp	r3, r4
 8000a18:	d911      	bls.n	8000a3e <__udivmoddi4+0x296>
 8000a1a:	3902      	subs	r1, #2
 8000a1c:	4464      	add	r4, ip
 8000a1e:	1ae4      	subs	r4, r4, r3
 8000a20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a24:	e739      	b.n	800089a <__udivmoddi4+0xf2>
 8000a26:	4604      	mov	r4, r0
 8000a28:	e6f0      	b.n	800080c <__udivmoddi4+0x64>
 8000a2a:	4608      	mov	r0, r1
 8000a2c:	e706      	b.n	800083c <__udivmoddi4+0x94>
 8000a2e:	45c8      	cmp	r8, r9
 8000a30:	d2ae      	bcs.n	8000990 <__udivmoddi4+0x1e8>
 8000a32:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a36:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a3a:	3801      	subs	r0, #1
 8000a3c:	e7a8      	b.n	8000990 <__udivmoddi4+0x1e8>
 8000a3e:	4631      	mov	r1, r6
 8000a40:	e7ed      	b.n	8000a1e <__udivmoddi4+0x276>
 8000a42:	4603      	mov	r3, r0
 8000a44:	e799      	b.n	800097a <__udivmoddi4+0x1d2>
 8000a46:	4630      	mov	r0, r6
 8000a48:	e7d4      	b.n	80009f4 <__udivmoddi4+0x24c>
 8000a4a:	46d6      	mov	lr, sl
 8000a4c:	e77f      	b.n	800094e <__udivmoddi4+0x1a6>
 8000a4e:	4463      	add	r3, ip
 8000a50:	3802      	subs	r0, #2
 8000a52:	e74d      	b.n	80008f0 <__udivmoddi4+0x148>
 8000a54:	4606      	mov	r6, r0
 8000a56:	4623      	mov	r3, r4
 8000a58:	4608      	mov	r0, r1
 8000a5a:	e70f      	b.n	800087c <__udivmoddi4+0xd4>
 8000a5c:	3e02      	subs	r6, #2
 8000a5e:	4463      	add	r3, ip
 8000a60:	e730      	b.n	80008c4 <__udivmoddi4+0x11c>
 8000a62:	bf00      	nop

08000a64 <__aeabi_idiv0>:
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <MahonyAHRSupdateIMU>:
}

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MahonyAHRSupdateIMU(float q[4], float gx, float gy, float gz, float ax, float ay, float az) {
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b092      	sub	sp, #72	@ 0x48
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	61f8      	str	r0, [r7, #28]
 8000a70:	ed87 0a06 	vstr	s0, [r7, #24]
 8000a74:	edc7 0a05 	vstr	s1, [r7, #20]
 8000a78:	ed87 1a04 	vstr	s2, [r7, #16]
 8000a7c:	edc7 1a03 	vstr	s3, [r7, #12]
 8000a80:	ed87 2a02 	vstr	s4, [r7, #8]
 8000a84:	edc7 2a01 	vstr	s5, [r7, #4]
	float halfvx, halfvy, halfvz;
	float halfex, halfey, halfez;
	float qa, qb, qc;

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8000a88:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a8c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a94:	d10e      	bne.n	8000ab4 <MahonyAHRSupdateIMU+0x4c>
 8000a96:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a9a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000aa2:	d107      	bne.n	8000ab4 <MahonyAHRSupdateIMU+0x4c>
 8000aa4:	edd7 7a01 	vldr	s15, [r7, #4]
 8000aa8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ab0:	f000 8136 	beq.w	8000d20 <MahonyAHRSupdateIMU+0x2b8>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8000ab4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ab8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000abc:	edd7 7a02 	vldr	s15, [r7, #8]
 8000ac0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000ac4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ac8:	edd7 7a01 	vldr	s15, [r7, #4]
 8000acc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000ad0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ad4:	eeb0 0a67 	vmov.f32	s0, s15
 8000ad8:	f000 fa3c 	bl	8000f54 <invSqrt>
 8000adc:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
		ax *= recipNorm;
 8000ae0:	ed97 7a03 	vldr	s14, [r7, #12]
 8000ae4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000ae8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000aec:	edc7 7a03 	vstr	s15, [r7, #12]
		ay *= recipNorm;
 8000af0:	ed97 7a02 	vldr	s14, [r7, #8]
 8000af4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000af8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000afc:	edc7 7a02 	vstr	s15, [r7, #8]
		az *= recipNorm;
 8000b00:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b04:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000b08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b0c:	edc7 7a01 	vstr	s15, [r7, #4]

		// Estimated direction of gravity and vector perpendicular to magnetic flux
		halfvx = q[1] * q[3] - q[0] * q[2];
 8000b10:	69fb      	ldr	r3, [r7, #28]
 8000b12:	3304      	adds	r3, #4
 8000b14:	ed93 7a00 	vldr	s14, [r3]
 8000b18:	69fb      	ldr	r3, [r7, #28]
 8000b1a:	330c      	adds	r3, #12
 8000b1c:	edd3 7a00 	vldr	s15, [r3]
 8000b20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b24:	69fb      	ldr	r3, [r7, #28]
 8000b26:	edd3 6a00 	vldr	s13, [r3]
 8000b2a:	69fb      	ldr	r3, [r7, #28]
 8000b2c:	3308      	adds	r3, #8
 8000b2e:	edd3 7a00 	vldr	s15, [r3]
 8000b32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b3a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		halfvy = q[0] * q[1] + q[2] * q[3];
 8000b3e:	69fb      	ldr	r3, [r7, #28]
 8000b40:	ed93 7a00 	vldr	s14, [r3]
 8000b44:	69fb      	ldr	r3, [r7, #28]
 8000b46:	3304      	adds	r3, #4
 8000b48:	edd3 7a00 	vldr	s15, [r3]
 8000b4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b50:	69fb      	ldr	r3, [r7, #28]
 8000b52:	3308      	adds	r3, #8
 8000b54:	edd3 6a00 	vldr	s13, [r3]
 8000b58:	69fb      	ldr	r3, [r7, #28]
 8000b5a:	330c      	adds	r3, #12
 8000b5c:	edd3 7a00 	vldr	s15, [r3]
 8000b60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b68:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		halfvz = q[0] * q[0] - 0.5f + q[3] * q[3];
 8000b6c:	69fb      	ldr	r3, [r7, #28]
 8000b6e:	ed93 7a00 	vldr	s14, [r3]
 8000b72:	69fb      	ldr	r3, [r7, #28]
 8000b74:	edd3 7a00 	vldr	s15, [r3]
 8000b78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b7c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000b80:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000b84:	69fb      	ldr	r3, [r7, #28]
 8000b86:	330c      	adds	r3, #12
 8000b88:	edd3 6a00 	vldr	s13, [r3]
 8000b8c:	69fb      	ldr	r3, [r7, #28]
 8000b8e:	330c      	adds	r3, #12
 8000b90:	edd3 7a00 	vldr	s15, [r3]
 8000b94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b9c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

		// Error is sum of cross product between estimated and measured direction of gravity
		halfex = (ay * halfvz - az * halfvy);
 8000ba0:	ed97 7a02 	vldr	s14, [r7, #8]
 8000ba4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000ba8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000bac:	edd7 6a01 	vldr	s13, [r7, #4]
 8000bb0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000bb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000bb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bbc:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		halfey = (az * halfvx - ax * halfvz);
 8000bc0:	ed97 7a01 	vldr	s14, [r7, #4]
 8000bc4:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000bc8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000bcc:	edd7 6a03 	vldr	s13, [r7, #12]
 8000bd0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000bd4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000bd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bdc:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		halfez = (ax * halfvy - ay * halfvx);
 8000be0:	ed97 7a03 	vldr	s14, [r7, #12]
 8000be4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000be8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000bec:	edd7 6a02 	vldr	s13, [r7, #8]
 8000bf0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000bf4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000bf8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bfc:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Compute and apply integral feedback if enabled
		if(twoKi > 0.0f) {
 8000c00:	4bcd      	ldr	r3, [pc, #820]	@ (8000f38 <MahonyAHRSupdateIMU+0x4d0>)
 8000c02:	edd3 7a00 	vldr	s15, [r3]
 8000c06:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c0e:	dd54      	ble.n	8000cba <MahonyAHRSupdateIMU+0x252>
			integralFBx += twoKi * halfex * (1.0f / sampleFreq);	// integral error scaled by Ki
 8000c10:	4bc9      	ldr	r3, [pc, #804]	@ (8000f38 <MahonyAHRSupdateIMU+0x4d0>)
 8000c12:	ed93 7a00 	vldr	s14, [r3]
 8000c16:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c1e:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8000f3c <MahonyAHRSupdateIMU+0x4d4>
 8000c22:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000c26:	4bc6      	ldr	r3, [pc, #792]	@ (8000f40 <MahonyAHRSupdateIMU+0x4d8>)
 8000c28:	edd3 7a00 	vldr	s15, [r3]
 8000c2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c30:	4bc3      	ldr	r3, [pc, #780]	@ (8000f40 <MahonyAHRSupdateIMU+0x4d8>)
 8000c32:	edc3 7a00 	vstr	s15, [r3]
			integralFBy += twoKi * halfey * (1.0f / sampleFreq);
 8000c36:	4bc0      	ldr	r3, [pc, #768]	@ (8000f38 <MahonyAHRSupdateIMU+0x4d0>)
 8000c38:	ed93 7a00 	vldr	s14, [r3]
 8000c3c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000c40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c44:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8000f3c <MahonyAHRSupdateIMU+0x4d4>
 8000c48:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000c4c:	4bbd      	ldr	r3, [pc, #756]	@ (8000f44 <MahonyAHRSupdateIMU+0x4dc>)
 8000c4e:	edd3 7a00 	vldr	s15, [r3]
 8000c52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c56:	4bbb      	ldr	r3, [pc, #748]	@ (8000f44 <MahonyAHRSupdateIMU+0x4dc>)
 8000c58:	edc3 7a00 	vstr	s15, [r3]
			integralFBz += twoKi * halfez * (1.0f / sampleFreq);
 8000c5c:	4bb6      	ldr	r3, [pc, #728]	@ (8000f38 <MahonyAHRSupdateIMU+0x4d0>)
 8000c5e:	ed93 7a00 	vldr	s14, [r3]
 8000c62:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000c66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c6a:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8000f3c <MahonyAHRSupdateIMU+0x4d4>
 8000c6e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000c72:	4bb5      	ldr	r3, [pc, #724]	@ (8000f48 <MahonyAHRSupdateIMU+0x4e0>)
 8000c74:	edd3 7a00 	vldr	s15, [r3]
 8000c78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c7c:	4bb2      	ldr	r3, [pc, #712]	@ (8000f48 <MahonyAHRSupdateIMU+0x4e0>)
 8000c7e:	edc3 7a00 	vstr	s15, [r3]
			gx += integralFBx;	// apply integral feedback
 8000c82:	4baf      	ldr	r3, [pc, #700]	@ (8000f40 <MahonyAHRSupdateIMU+0x4d8>)
 8000c84:	edd3 7a00 	vldr	s15, [r3]
 8000c88:	ed97 7a06 	vldr	s14, [r7, #24]
 8000c8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c90:	edc7 7a06 	vstr	s15, [r7, #24]
			gy += integralFBy;
 8000c94:	4bab      	ldr	r3, [pc, #684]	@ (8000f44 <MahonyAHRSupdateIMU+0x4dc>)
 8000c96:	edd3 7a00 	vldr	s15, [r3]
 8000c9a:	ed97 7a05 	vldr	s14, [r7, #20]
 8000c9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ca2:	edc7 7a05 	vstr	s15, [r7, #20]
			gz += integralFBz;
 8000ca6:	4ba8      	ldr	r3, [pc, #672]	@ (8000f48 <MahonyAHRSupdateIMU+0x4e0>)
 8000ca8:	edd3 7a00 	vldr	s15, [r3]
 8000cac:	ed97 7a04 	vldr	s14, [r7, #16]
 8000cb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cb4:	edc7 7a04 	vstr	s15, [r7, #16]
 8000cb8:	e00b      	b.n	8000cd2 <MahonyAHRSupdateIMU+0x26a>
		}
		else {
			integralFBx = 0.0f;	// prevent integral windup
 8000cba:	4ba1      	ldr	r3, [pc, #644]	@ (8000f40 <MahonyAHRSupdateIMU+0x4d8>)
 8000cbc:	f04f 0200 	mov.w	r2, #0
 8000cc0:	601a      	str	r2, [r3, #0]
			integralFBy = 0.0f;
 8000cc2:	4ba0      	ldr	r3, [pc, #640]	@ (8000f44 <MahonyAHRSupdateIMU+0x4dc>)
 8000cc4:	f04f 0200 	mov.w	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
			integralFBz = 0.0f;
 8000cca:	4b9f      	ldr	r3, [pc, #636]	@ (8000f48 <MahonyAHRSupdateIMU+0x4e0>)
 8000ccc:	f04f 0200 	mov.w	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
		}

		// Apply proportional feedback
		gx += twoKp * halfex;
 8000cd2:	4b9e      	ldr	r3, [pc, #632]	@ (8000f4c <MahonyAHRSupdateIMU+0x4e4>)
 8000cd4:	ed93 7a00 	vldr	s14, [r3]
 8000cd8:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000cdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ce0:	ed97 7a06 	vldr	s14, [r7, #24]
 8000ce4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ce8:	edc7 7a06 	vstr	s15, [r7, #24]
		gy += twoKp * halfey;
 8000cec:	4b97      	ldr	r3, [pc, #604]	@ (8000f4c <MahonyAHRSupdateIMU+0x4e4>)
 8000cee:	ed93 7a00 	vldr	s14, [r3]
 8000cf2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cfa:	ed97 7a05 	vldr	s14, [r7, #20]
 8000cfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d02:	edc7 7a05 	vstr	s15, [r7, #20]
		gz += twoKp * halfez;
 8000d06:	4b91      	ldr	r3, [pc, #580]	@ (8000f4c <MahonyAHRSupdateIMU+0x4e4>)
 8000d08:	ed93 7a00 	vldr	s14, [r3]
 8000d0c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000d10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d14:	ed97 7a04 	vldr	s14, [r7, #16]
 8000d18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d1c:	edc7 7a04 	vstr	s15, [r7, #16]
	}

	// Integrate rate of change of quaternion
	gx *= (0.5f * (1.0f / sampleFreq));		// pre-multiply common factors
 8000d20:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d24:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8000f50 <MahonyAHRSupdateIMU+0x4e8>
 8000d28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d2c:	edc7 7a06 	vstr	s15, [r7, #24]
	gy *= (0.5f * (1.0f / sampleFreq));
 8000d30:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d34:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8000f50 <MahonyAHRSupdateIMU+0x4e8>
 8000d38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d3c:	edc7 7a05 	vstr	s15, [r7, #20]
	gz *= (0.5f * (1.0f / sampleFreq));
 8000d40:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d44:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8000f50 <MahonyAHRSupdateIMU+0x4e8>
 8000d48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d4c:	edc7 7a04 	vstr	s15, [r7, #16]
	qa = q[0];
 8000d50:	69fb      	ldr	r3, [r7, #28]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	62bb      	str	r3, [r7, #40]	@ 0x28
	qb = q[1];
 8000d56:	69fb      	ldr	r3, [r7, #28]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	627b      	str	r3, [r7, #36]	@ 0x24
	qc = q[2];
 8000d5c:	69fb      	ldr	r3, [r7, #28]
 8000d5e:	689b      	ldr	r3, [r3, #8]
 8000d60:	623b      	str	r3, [r7, #32]
	q[0] += (-qb * gx - qc * gy - q[3] * gz);
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	ed93 7a00 	vldr	s14, [r3]
 8000d68:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000d6c:	eef1 6a67 	vneg.f32	s13, s15
 8000d70:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d74:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d78:	ed97 6a08 	vldr	s12, [r7, #32]
 8000d7c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d80:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d84:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000d88:	69fb      	ldr	r3, [r7, #28]
 8000d8a:	330c      	adds	r3, #12
 8000d8c:	ed93 6a00 	vldr	s12, [r3]
 8000d90:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d94:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d98:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000d9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000da0:	69fb      	ldr	r3, [r7, #28]
 8000da2:	edc3 7a00 	vstr	s15, [r3]
	q[1] += (qa * gx + qc * gz - q[3] * gy);
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	3304      	adds	r3, #4
 8000daa:	ed93 7a00 	vldr	s14, [r3]
 8000dae:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000db2:	edd7 7a06 	vldr	s15, [r7, #24]
 8000db6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000dba:	ed97 6a08 	vldr	s12, [r7, #32]
 8000dbe:	edd7 7a04 	vldr	s15, [r7, #16]
 8000dc2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000dc6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	330c      	adds	r3, #12
 8000dce:	ed93 6a00 	vldr	s12, [r3]
 8000dd2:	edd7 7a05 	vldr	s15, [r7, #20]
 8000dd6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000dda:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	3304      	adds	r3, #4
 8000de2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000de6:	edc3 7a00 	vstr	s15, [r3]
	q[2] += (qa * gy - qb * gz + q[3] * gx);
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	3308      	adds	r3, #8
 8000dee:	ed93 7a00 	vldr	s14, [r3]
 8000df2:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000df6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000dfa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000dfe:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8000e02:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e06:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000e0a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	330c      	adds	r3, #12
 8000e12:	ed93 6a00 	vldr	s12, [r3]
 8000e16:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e1a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000e1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	3308      	adds	r3, #8
 8000e26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e2a:	edc3 7a00 	vstr	s15, [r3]
	q[3] += (qa * gz + qb * gy - qc * gx);
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	330c      	adds	r3, #12
 8000e32:	ed93 7a00 	vldr	s14, [r3]
 8000e36:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000e3a:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e3e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000e42:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8000e46:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e4a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000e4e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000e52:	ed97 6a08 	vldr	s12, [r7, #32]
 8000e56:	edd7 7a06 	vldr	s15, [r7, #24]
 8000e5a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000e5e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	330c      	adds	r3, #12
 8000e66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e6a:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 8000e6e:	69fb      	ldr	r3, [r7, #28]
 8000e70:	ed93 7a00 	vldr	s14, [r3]
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	edd3 7a00 	vldr	s15, [r3]
 8000e7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	3304      	adds	r3, #4
 8000e82:	edd3 6a00 	vldr	s13, [r3]
 8000e86:	69fb      	ldr	r3, [r7, #28]
 8000e88:	3304      	adds	r3, #4
 8000e8a:	edd3 7a00 	vldr	s15, [r3]
 8000e8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e92:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	3308      	adds	r3, #8
 8000e9a:	edd3 6a00 	vldr	s13, [r3]
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	3308      	adds	r3, #8
 8000ea2:	edd3 7a00 	vldr	s15, [r3]
 8000ea6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000eaa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000eae:	69fb      	ldr	r3, [r7, #28]
 8000eb0:	330c      	adds	r3, #12
 8000eb2:	edd3 6a00 	vldr	s13, [r3]
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	330c      	adds	r3, #12
 8000eba:	edd3 7a00 	vldr	s15, [r3]
 8000ebe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ec2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ec6:	eeb0 0a67 	vmov.f32	s0, s15
 8000eca:	f000 f843 	bl	8000f54 <invSqrt>
 8000ece:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
	q[0] *= recipNorm;
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	ed93 7a00 	vldr	s14, [r3]
 8000ed8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000edc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ee0:	69fb      	ldr	r3, [r7, #28]
 8000ee2:	edc3 7a00 	vstr	s15, [r3]
	q[1] *= recipNorm;
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	3304      	adds	r3, #4
 8000eea:	ed93 7a00 	vldr	s14, [r3]
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	3304      	adds	r3, #4
 8000ef2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000ef6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000efa:	edc3 7a00 	vstr	s15, [r3]
	q[2] *= recipNorm;
 8000efe:	69fb      	ldr	r3, [r7, #28]
 8000f00:	3308      	adds	r3, #8
 8000f02:	ed93 7a00 	vldr	s14, [r3]
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	3308      	adds	r3, #8
 8000f0a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000f0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f12:	edc3 7a00 	vstr	s15, [r3]
	q[3] *= recipNorm;
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	330c      	adds	r3, #12
 8000f1a:	ed93 7a00 	vldr	s14, [r3]
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	330c      	adds	r3, #12
 8000f22:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f2a:	edc3 7a00 	vstr	s15, [r3]
}
 8000f2e:	bf00      	nop
 8000f30:	3748      	adds	r7, #72	@ 0x48
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	240001fc 	.word	0x240001fc
 8000f3c:	3b5a740e 	.word	0x3b5a740e
 8000f40:	24000200 	.word	0x24000200
 8000f44:	24000204 	.word	0x24000204
 8000f48:	24000208 	.word	0x24000208
 8000f4c:	24000000 	.word	0x24000000
 8000f50:	3ada740e 	.word	0x3ada740e

08000f54 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8000f54:	b480      	push	{r7}
 8000f56:	b087      	sub	sp, #28
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8000f5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f62:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000f66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f6a:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8000f72:	f107 0310 	add.w	r3, r7, #16
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	105a      	asrs	r2, r3, #1
 8000f7e:	4b12      	ldr	r3, [pc, #72]	@ (8000fc8 <invSqrt+0x74>)
 8000f80:	1a9b      	subs	r3, r3, r2
 8000f82:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8000f84:	f107 030c 	add.w	r3, r7, #12
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8000f8c:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f90:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f98:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fa0:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8000fa4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000fa8:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fb0:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	ee07 3a90 	vmov	s15, r3
}
 8000fba:	eeb0 0a67 	vmov.f32	s0, s15
 8000fbe:	371c      	adds	r7, #28
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	5f3759df 	.word	0x5f3759df
 8000fcc:	00000000 	.word	0x00000000

08000fd0 <bmp388_quantize_calibration>:
volatile double altitude;


// quantized values directly from the datasheet
void bmp388_quantize_calibration()
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  quantized_bmp388_calib.par_t1 = (double)bmp388_calib.par_t1 * (1 << 8);     // T1 scaling
 8000fd4:	4b7c      	ldr	r3, [pc, #496]	@ (80011c8 <bmp388_quantize_calibration+0x1f8>)
 8000fd6:	881b      	ldrh	r3, [r3, #0]
 8000fd8:	ee07 3a90 	vmov	s15, r3
 8000fdc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000fe0:	ed9f 6b63 	vldr	d6, [pc, #396]	@ 8001170 <bmp388_quantize_calibration+0x1a0>
 8000fe4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000fe8:	4b78      	ldr	r3, [pc, #480]	@ (80011cc <bmp388_quantize_calibration+0x1fc>)
 8000fea:	ed83 7b00 	vstr	d7, [r3]
  quantized_bmp388_calib.par_t2 = (double)bmp388_calib.par_t2 / (1 << 30);    // T2 scaling
 8000fee:	4b76      	ldr	r3, [pc, #472]	@ (80011c8 <bmp388_quantize_calibration+0x1f8>)
 8000ff0:	885b      	ldrh	r3, [r3, #2]
 8000ff2:	ee07 3a90 	vmov	s15, r3
 8000ff6:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000ffa:	ed9f 5b5f 	vldr	d5, [pc, #380]	@ 8001178 <bmp388_quantize_calibration+0x1a8>
 8000ffe:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001002:	4b72      	ldr	r3, [pc, #456]	@ (80011cc <bmp388_quantize_calibration+0x1fc>)
 8001004:	ed83 7b02 	vstr	d7, [r3, #8]
  quantized_bmp388_calib.par_t3 = (double)bmp388_calib.par_t3 / (1ULL << 48); // T3 scaling
 8001008:	4b6f      	ldr	r3, [pc, #444]	@ (80011c8 <bmp388_quantize_calibration+0x1f8>)
 800100a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800100e:	ee07 3a90 	vmov	s15, r3
 8001012:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001016:	ed9f 5b5a 	vldr	d5, [pc, #360]	@ 8001180 <bmp388_quantize_calibration+0x1b0>
 800101a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800101e:	4b6b      	ldr	r3, [pc, #428]	@ (80011cc <bmp388_quantize_calibration+0x1fc>)
 8001020:	ed83 7b04 	vstr	d7, [r3, #16]

  quantized_bmp388_calib.par_p1 = ((double)bmp388_calib.par_p1 - (1 << 14)) / (1 << 20); // P1 scaling
 8001024:	4b68      	ldr	r3, [pc, #416]	@ (80011c8 <bmp388_quantize_calibration+0x1f8>)
 8001026:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800102a:	ee07 3a90 	vmov	s15, r3
 800102e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001032:	ed9f 6b55 	vldr	d6, [pc, #340]	@ 8001188 <bmp388_quantize_calibration+0x1b8>
 8001036:	ee37 6b46 	vsub.f64	d6, d7, d6
 800103a:	ed9f 5b55 	vldr	d5, [pc, #340]	@ 8001190 <bmp388_quantize_calibration+0x1c0>
 800103e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001042:	4b62      	ldr	r3, [pc, #392]	@ (80011cc <bmp388_quantize_calibration+0x1fc>)
 8001044:	ed83 7b06 	vstr	d7, [r3, #24]
  quantized_bmp388_calib.par_p2 = ((double)bmp388_calib.par_p2 - (1 << 14)) / (1 << 29); // P2 scaling
 8001048:	4b5f      	ldr	r3, [pc, #380]	@ (80011c8 <bmp388_quantize_calibration+0x1f8>)
 800104a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800104e:	ee07 3a90 	vmov	s15, r3
 8001052:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001056:	ed9f 6b4c 	vldr	d6, [pc, #304]	@ 8001188 <bmp388_quantize_calibration+0x1b8>
 800105a:	ee37 6b46 	vsub.f64	d6, d7, d6
 800105e:	ed9f 5b4e 	vldr	d5, [pc, #312]	@ 8001198 <bmp388_quantize_calibration+0x1c8>
 8001062:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001066:	4b59      	ldr	r3, [pc, #356]	@ (80011cc <bmp388_quantize_calibration+0x1fc>)
 8001068:	ed83 7b08 	vstr	d7, [r3, #32]
  quantized_bmp388_calib.par_p3 = (double)bmp388_calib.par_p3 / (1ULL << 32);               // P3 scaling
 800106c:	4b56      	ldr	r3, [pc, #344]	@ (80011c8 <bmp388_quantize_calibration+0x1f8>)
 800106e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001072:	ee07 3a90 	vmov	s15, r3
 8001076:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800107a:	ed9f 5b49 	vldr	d5, [pc, #292]	@ 80011a0 <bmp388_quantize_calibration+0x1d0>
 800107e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001082:	4b52      	ldr	r3, [pc, #328]	@ (80011cc <bmp388_quantize_calibration+0x1fc>)
 8001084:	ed83 7b0a 	vstr	d7, [r3, #40]	@ 0x28
  quantized_bmp388_calib.par_p4 = (double)bmp388_calib.par_p4 / (1ULL << 37);            // P4 scaling
 8001088:	4b4f      	ldr	r3, [pc, #316]	@ (80011c8 <bmp388_quantize_calibration+0x1f8>)
 800108a:	f993 300b 	ldrsb.w	r3, [r3, #11]
 800108e:	ee07 3a90 	vmov	s15, r3
 8001092:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001096:	ed9f 5b44 	vldr	d5, [pc, #272]	@ 80011a8 <bmp388_quantize_calibration+0x1d8>
 800109a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800109e:	4b4b      	ldr	r3, [pc, #300]	@ (80011cc <bmp388_quantize_calibration+0x1fc>)
 80010a0:	ed83 7b0c 	vstr	d7, [r3, #48]	@ 0x30
  quantized_bmp388_calib.par_p5 = (double)bmp388_calib.par_p5 * (1 << 3);                // P5 scaling
 80010a4:	4b48      	ldr	r3, [pc, #288]	@ (80011c8 <bmp388_quantize_calibration+0x1f8>)
 80010a6:	899b      	ldrh	r3, [r3, #12]
 80010a8:	ee07 3a90 	vmov	s15, r3
 80010ac:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80010b0:	eeb2 6b00 	vmov.f64	d6, #32	@ 0x41000000  8.0
 80010b4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80010b8:	4b44      	ldr	r3, [pc, #272]	@ (80011cc <bmp388_quantize_calibration+0x1fc>)
 80010ba:	ed83 7b0e 	vstr	d7, [r3, #56]	@ 0x38
  quantized_bmp388_calib.par_p6 = (double)bmp388_calib.par_p6 / (1 << 6);                // P6 scaling
 80010be:	4b42      	ldr	r3, [pc, #264]	@ (80011c8 <bmp388_quantize_calibration+0x1f8>)
 80010c0:	89db      	ldrh	r3, [r3, #14]
 80010c2:	ee07 3a90 	vmov	s15, r3
 80010c6:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80010ca:	ed9f 5b39 	vldr	d5, [pc, #228]	@ 80011b0 <bmp388_quantize_calibration+0x1e0>
 80010ce:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80010d2:	4b3e      	ldr	r3, [pc, #248]	@ (80011cc <bmp388_quantize_calibration+0x1fc>)
 80010d4:	ed83 7b10 	vstr	d7, [r3, #64]	@ 0x40
  quantized_bmp388_calib.par_p7 = (double)bmp388_calib.par_p7 / (1 << 8);                // P7 scaling
 80010d8:	4b3b      	ldr	r3, [pc, #236]	@ (80011c8 <bmp388_quantize_calibration+0x1f8>)
 80010da:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80010de:	ee07 3a90 	vmov	s15, r3
 80010e2:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80010e6:	ed9f 5b22 	vldr	d5, [pc, #136]	@ 8001170 <bmp388_quantize_calibration+0x1a0>
 80010ea:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80010ee:	4b37      	ldr	r3, [pc, #220]	@ (80011cc <bmp388_quantize_calibration+0x1fc>)
 80010f0:	ed83 7b12 	vstr	d7, [r3, #72]	@ 0x48
  quantized_bmp388_calib.par_p8 = (double)bmp388_calib.par_p8 / (1 << 15);               // P8 scaling
 80010f4:	4b34      	ldr	r3, [pc, #208]	@ (80011c8 <bmp388_quantize_calibration+0x1f8>)
 80010f6:	f993 3011 	ldrsb.w	r3, [r3, #17]
 80010fa:	ee07 3a90 	vmov	s15, r3
 80010fe:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001102:	ed9f 5b2d 	vldr	d5, [pc, #180]	@ 80011b8 <bmp388_quantize_calibration+0x1e8>
 8001106:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800110a:	4b30      	ldr	r3, [pc, #192]	@ (80011cc <bmp388_quantize_calibration+0x1fc>)
 800110c:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50
  quantized_bmp388_calib.par_p9 = (double)bmp388_calib.par_p9 / (1ULL << 48);            // P9 scaling
 8001110:	4b2d      	ldr	r3, [pc, #180]	@ (80011c8 <bmp388_quantize_calibration+0x1f8>)
 8001112:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001116:	ee07 3a90 	vmov	s15, r3
 800111a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800111e:	ed9f 5b18 	vldr	d5, [pc, #96]	@ 8001180 <bmp388_quantize_calibration+0x1b0>
 8001122:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001126:	4b29      	ldr	r3, [pc, #164]	@ (80011cc <bmp388_quantize_calibration+0x1fc>)
 8001128:	ed83 7b16 	vstr	d7, [r3, #88]	@ 0x58
  quantized_bmp388_calib.par_p10 = (double)bmp388_calib.par_p10 / (1ULL << 48);          // P10 scaling
 800112c:	4b26      	ldr	r3, [pc, #152]	@ (80011c8 <bmp388_quantize_calibration+0x1f8>)
 800112e:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001132:	ee07 3a90 	vmov	s15, r3
 8001136:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800113a:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 8001180 <bmp388_quantize_calibration+0x1b0>
 800113e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001142:	4b22      	ldr	r3, [pc, #136]	@ (80011cc <bmp388_quantize_calibration+0x1fc>)
 8001144:	ed83 7b18 	vstr	d7, [r3, #96]	@ 0x60
  quantized_bmp388_calib.par_p11 = (double)bmp388_calib.par_p11 / 3.6893488147419103e19;          // P11 scaling 2^65
 8001148:	4b1f      	ldr	r3, [pc, #124]	@ (80011c8 <bmp388_quantize_calibration+0x1f8>)
 800114a:	f993 3015 	ldrsb.w	r3, [r3, #21]
 800114e:	ee07 3a90 	vmov	s15, r3
 8001152:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001156:	ed9f 5b1a 	vldr	d5, [pc, #104]	@ 80011c0 <bmp388_quantize_calibration+0x1f0>
 800115a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800115e:	4b1b      	ldr	r3, [pc, #108]	@ (80011cc <bmp388_quantize_calibration+0x1fc>)
 8001160:	ed83 7b1a 	vstr	d7, [r3, #104]	@ 0x68
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	00000000 	.word	0x00000000
 8001174:	40700000 	.word	0x40700000
 8001178:	00000000 	.word	0x00000000
 800117c:	41d00000 	.word	0x41d00000
 8001180:	00000000 	.word	0x00000000
 8001184:	42f00000 	.word	0x42f00000
 8001188:	00000000 	.word	0x00000000
 800118c:	40d00000 	.word	0x40d00000
 8001190:	00000000 	.word	0x00000000
 8001194:	41300000 	.word	0x41300000
 8001198:	00000000 	.word	0x00000000
 800119c:	41c00000 	.word	0x41c00000
 80011a0:	00000000 	.word	0x00000000
 80011a4:	41f00000 	.word	0x41f00000
 80011a8:	00000000 	.word	0x00000000
 80011ac:	42400000 	.word	0x42400000
 80011b0:	00000000 	.word	0x00000000
 80011b4:	40500000 	.word	0x40500000
 80011b8:	00000000 	.word	0x00000000
 80011bc:	40e00000 	.word	0x40e00000
 80011c0:	00000000 	.word	0x00000000
 80011c4:	44000000 	.word	0x44000000
 80011c8:	2400020c 	.word	0x2400020c
 80011cc:	24000228 	.word	0x24000228

080011d0 <bmp388_write_reg>:

void bmp388_write_reg(uint8_t reg, uint8_t data)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	460a      	mov	r2, r1
 80011da:	71fb      	strb	r3, [r7, #7]
 80011dc:	4613      	mov	r3, r2
 80011de:	71bb      	strb	r3, [r7, #6]
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 80011e0:	2200      	movs	r2, #0
 80011e2:	2140      	movs	r1, #64	@ 0x40
 80011e4:	480b      	ldr	r0, [pc, #44]	@ (8001214 <bmp388_write_reg+0x44>)
 80011e6:	f004 fa09 	bl	80055fc <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi2, &reg, 1, 100);
 80011ea:	1df9      	adds	r1, r7, #7
 80011ec:	2364      	movs	r3, #100	@ 0x64
 80011ee:	2201      	movs	r2, #1
 80011f0:	4809      	ldr	r0, [pc, #36]	@ (8001218 <bmp388_write_reg+0x48>)
 80011f2:	f007 f98d 	bl	8008510 <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi2, &data, 1, 100);
 80011f6:	1db9      	adds	r1, r7, #6
 80011f8:	2364      	movs	r3, #100	@ 0x64
 80011fa:	2201      	movs	r2, #1
 80011fc:	4806      	ldr	r0, [pc, #24]	@ (8001218 <bmp388_write_reg+0x48>)
 80011fe:	f007 f987 	bl	8008510 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001202:	2201      	movs	r2, #1
 8001204:	2140      	movs	r1, #64	@ 0x40
 8001206:	4803      	ldr	r0, [pc, #12]	@ (8001214 <bmp388_write_reg+0x44>)
 8001208:	f004 f9f8 	bl	80055fc <HAL_GPIO_WritePin>
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	58020000 	.word	0x58020000
 8001218:	24000348 	.word	0x24000348

0800121c <bmp388_read_reg>:

void bmp388_read_reg(uint8_t reg, uint8_t *data, uint8_t len)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	6039      	str	r1, [r7, #0]
 8001226:	71fb      	strb	r3, [r7, #7]
 8001228:	4613      	mov	r3, r2
 800122a:	71bb      	strb	r3, [r7, #6]
  uint8_t dummy;
  uint8_t temp_data = 0x80 | reg;
 800122c:	79fb      	ldrb	r3, [r7, #7]
 800122e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001232:	b2db      	uxtb	r3, r3
 8001234:	737b      	strb	r3, [r7, #13]
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8001236:	2200      	movs	r2, #0
 8001238:	2140      	movs	r1, #64	@ 0x40
 800123a:	4817      	ldr	r0, [pc, #92]	@ (8001298 <bmp388_read_reg+0x7c>)
 800123c:	f004 f9de 	bl	80055fc <HAL_GPIO_WritePin>
  HAL_StatusTypeDef ret = HAL_SPI_Transmit(&hspi2, &temp_data, 1, 100);
 8001240:	f107 010d 	add.w	r1, r7, #13
 8001244:	2364      	movs	r3, #100	@ 0x64
 8001246:	2201      	movs	r2, #1
 8001248:	4814      	ldr	r0, [pc, #80]	@ (800129c <bmp388_read_reg+0x80>)
 800124a:	f007 f961 	bl	8008510 <HAL_SPI_Transmit>
 800124e:	4603      	mov	r3, r0
 8001250:	73fb      	strb	r3, [r7, #15]
  if (ret != HAL_OK)
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <bmp388_read_reg+0x40>
    Error_Handler();
 8001258:	f000 fe54 	bl	8001f04 <Error_Handler>
  HAL_SPI_Receive(&hspi2, &dummy, 1, 100);
 800125c:	f107 010e 	add.w	r1, r7, #14
 8001260:	2364      	movs	r3, #100	@ 0x64
 8001262:	2201      	movs	r2, #1
 8001264:	480d      	ldr	r0, [pc, #52]	@ (800129c <bmp388_read_reg+0x80>)
 8001266:	f007 fb41 	bl	80088ec <HAL_SPI_Receive>
  ret = HAL_SPI_Receive(&hspi2, data, len, 100);
 800126a:	79bb      	ldrb	r3, [r7, #6]
 800126c:	b29a      	uxth	r2, r3
 800126e:	2364      	movs	r3, #100	@ 0x64
 8001270:	6839      	ldr	r1, [r7, #0]
 8001272:	480a      	ldr	r0, [pc, #40]	@ (800129c <bmp388_read_reg+0x80>)
 8001274:	f007 fb3a 	bl	80088ec <HAL_SPI_Receive>
 8001278:	4603      	mov	r3, r0
 800127a:	73fb      	strb	r3, [r7, #15]
  if (ret != HAL_OK)
 800127c:	7bfb      	ldrb	r3, [r7, #15]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <bmp388_read_reg+0x6a>
    Error_Handler();
 8001282:	f000 fe3f 	bl	8001f04 <Error_Handler>
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001286:	2201      	movs	r2, #1
 8001288:	2140      	movs	r1, #64	@ 0x40
 800128a:	4803      	ldr	r0, [pc, #12]	@ (8001298 <bmp388_read_reg+0x7c>)
 800128c:	f004 f9b6 	bl	80055fc <HAL_GPIO_WritePin>
}
 8001290:	bf00      	nop
 8001292:	3710      	adds	r7, #16
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	58020000 	.word	0x58020000
 800129c:	24000348 	.word	0x24000348

080012a0 <bmp388_setup>:
void bmp388_setup()
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af00      	add	r7, sp, #0
  bmp388_write_reg(0x7E, 0xB6); // Soft reset
 80012a6:	21b6      	movs	r1, #182	@ 0xb6
 80012a8:	207e      	movs	r0, #126	@ 0x7e
 80012aa:	f7ff ff91 	bl	80011d0 <bmp388_write_reg>
  HAL_Delay(10); // Wait for reset to complete
 80012ae:	200a      	movs	r0, #10
 80012b0:	f001 fd64 	bl	8002d7c <HAL_Delay>
  uint8_t calib_data[21];
  uint8_t chip[2];
  bmp388_read_reg(0x31, calib_data, 21);
 80012b4:	f107 0308 	add.w	r3, r7, #8
 80012b8:	2215      	movs	r2, #21
 80012ba:	4619      	mov	r1, r3
 80012bc:	2031      	movs	r0, #49	@ 0x31
 80012be:	f7ff ffad 	bl	800121c <bmp388_read_reg>
  bmp388_read_reg(0x00, chip, 2);
 80012c2:	1d3b      	adds	r3, r7, #4
 80012c4:	2202      	movs	r2, #2
 80012c6:	4619      	mov	r1, r3
 80012c8:	2000      	movs	r0, #0
 80012ca:	f7ff ffa7 	bl	800121c <bmp388_read_reg>
  // register of calibration data, starts from 0x31 to 0x45 all details in datasheet
  bmp388_calib.par_t1 = (uint16_t)calib_data[0] | ((uint16_t)calib_data[1] << 8);
 80012ce:	7a3b      	ldrb	r3, [r7, #8]
 80012d0:	b21a      	sxth	r2, r3
 80012d2:	7a7b      	ldrb	r3, [r7, #9]
 80012d4:	021b      	lsls	r3, r3, #8
 80012d6:	b21b      	sxth	r3, r3
 80012d8:	4313      	orrs	r3, r2
 80012da:	b21b      	sxth	r3, r3
 80012dc:	b29a      	uxth	r2, r3
 80012de:	4b38      	ldr	r3, [pc, #224]	@ (80013c0 <bmp388_setup+0x120>)
 80012e0:	801a      	strh	r2, [r3, #0]
  bmp388_calib.par_t2 = (uint16_t)(calib_data[2] | ((uint16_t)calib_data[3] << 8));
 80012e2:	7abb      	ldrb	r3, [r7, #10]
 80012e4:	b21a      	sxth	r2, r3
 80012e6:	7afb      	ldrb	r3, [r7, #11]
 80012e8:	021b      	lsls	r3, r3, #8
 80012ea:	b21b      	sxth	r3, r3
 80012ec:	4313      	orrs	r3, r2
 80012ee:	b21b      	sxth	r3, r3
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	4b33      	ldr	r3, [pc, #204]	@ (80013c0 <bmp388_setup+0x120>)
 80012f4:	805a      	strh	r2, [r3, #2]
  bmp388_calib.par_t3 = (int8_t)calib_data[4];
 80012f6:	7b3b      	ldrb	r3, [r7, #12]
 80012f8:	b25a      	sxtb	r2, r3
 80012fa:	4b31      	ldr	r3, [pc, #196]	@ (80013c0 <bmp388_setup+0x120>)
 80012fc:	711a      	strb	r2, [r3, #4]
  bmp388_calib.par_p1 = (int16_t)(calib_data[5] | ((uint16_t)calib_data[6] << 8));
 80012fe:	7b7b      	ldrb	r3, [r7, #13]
 8001300:	b21a      	sxth	r2, r3
 8001302:	7bbb      	ldrb	r3, [r7, #14]
 8001304:	021b      	lsls	r3, r3, #8
 8001306:	b21b      	sxth	r3, r3
 8001308:	4313      	orrs	r3, r2
 800130a:	b21a      	sxth	r2, r3
 800130c:	4b2c      	ldr	r3, [pc, #176]	@ (80013c0 <bmp388_setup+0x120>)
 800130e:	80da      	strh	r2, [r3, #6]
  bmp388_calib.par_p2 = (int16_t)(calib_data[7] | ((uint16_t)calib_data[8] << 8));
 8001310:	7bfb      	ldrb	r3, [r7, #15]
 8001312:	b21a      	sxth	r2, r3
 8001314:	7c3b      	ldrb	r3, [r7, #16]
 8001316:	021b      	lsls	r3, r3, #8
 8001318:	b21b      	sxth	r3, r3
 800131a:	4313      	orrs	r3, r2
 800131c:	b21a      	sxth	r2, r3
 800131e:	4b28      	ldr	r3, [pc, #160]	@ (80013c0 <bmp388_setup+0x120>)
 8001320:	811a      	strh	r2, [r3, #8]
  bmp388_calib.par_p3 = (int8_t)calib_data[9];
 8001322:	7c7b      	ldrb	r3, [r7, #17]
 8001324:	b25a      	sxtb	r2, r3
 8001326:	4b26      	ldr	r3, [pc, #152]	@ (80013c0 <bmp388_setup+0x120>)
 8001328:	729a      	strb	r2, [r3, #10]
  bmp388_calib.par_p4 = (int8_t)calib_data[10];
 800132a:	7cbb      	ldrb	r3, [r7, #18]
 800132c:	b25a      	sxtb	r2, r3
 800132e:	4b24      	ldr	r3, [pc, #144]	@ (80013c0 <bmp388_setup+0x120>)
 8001330:	72da      	strb	r2, [r3, #11]
  bmp388_calib.par_p5 = (uint16_t)calib_data[11] | ((uint16_t)calib_data[12] << 8);
 8001332:	7cfb      	ldrb	r3, [r7, #19]
 8001334:	b21a      	sxth	r2, r3
 8001336:	7d3b      	ldrb	r3, [r7, #20]
 8001338:	021b      	lsls	r3, r3, #8
 800133a:	b21b      	sxth	r3, r3
 800133c:	4313      	orrs	r3, r2
 800133e:	b21b      	sxth	r3, r3
 8001340:	b29a      	uxth	r2, r3
 8001342:	4b1f      	ldr	r3, [pc, #124]	@ (80013c0 <bmp388_setup+0x120>)
 8001344:	819a      	strh	r2, [r3, #12]
  bmp388_calib.par_p6 = (uint16_t)calib_data[13] | ((uint16_t)calib_data[14] << 8);
 8001346:	7d7b      	ldrb	r3, [r7, #21]
 8001348:	b21a      	sxth	r2, r3
 800134a:	7dbb      	ldrb	r3, [r7, #22]
 800134c:	021b      	lsls	r3, r3, #8
 800134e:	b21b      	sxth	r3, r3
 8001350:	4313      	orrs	r3, r2
 8001352:	b21b      	sxth	r3, r3
 8001354:	b29a      	uxth	r2, r3
 8001356:	4b1a      	ldr	r3, [pc, #104]	@ (80013c0 <bmp388_setup+0x120>)
 8001358:	81da      	strh	r2, [r3, #14]
  bmp388_calib.par_p7 = (int8_t)calib_data[15];
 800135a:	7dfb      	ldrb	r3, [r7, #23]
 800135c:	b25a      	sxtb	r2, r3
 800135e:	4b18      	ldr	r3, [pc, #96]	@ (80013c0 <bmp388_setup+0x120>)
 8001360:	741a      	strb	r2, [r3, #16]
  bmp388_calib.par_p8 = (int8_t)calib_data[16];
 8001362:	7e3b      	ldrb	r3, [r7, #24]
 8001364:	b25a      	sxtb	r2, r3
 8001366:	4b16      	ldr	r3, [pc, #88]	@ (80013c0 <bmp388_setup+0x120>)
 8001368:	745a      	strb	r2, [r3, #17]
  bmp388_calib.par_p9 = (int16_t)(calib_data[17] | ((uint16_t)calib_data[18] << 8));
 800136a:	7e7b      	ldrb	r3, [r7, #25]
 800136c:	b21a      	sxth	r2, r3
 800136e:	7ebb      	ldrb	r3, [r7, #26]
 8001370:	021b      	lsls	r3, r3, #8
 8001372:	b21b      	sxth	r3, r3
 8001374:	4313      	orrs	r3, r2
 8001376:	b21a      	sxth	r2, r3
 8001378:	4b11      	ldr	r3, [pc, #68]	@ (80013c0 <bmp388_setup+0x120>)
 800137a:	825a      	strh	r2, [r3, #18]
  bmp388_calib.par_p10 = (int8_t)calib_data[19];
 800137c:	7efb      	ldrb	r3, [r7, #27]
 800137e:	b25a      	sxtb	r2, r3
 8001380:	4b0f      	ldr	r3, [pc, #60]	@ (80013c0 <bmp388_setup+0x120>)
 8001382:	751a      	strb	r2, [r3, #20]
  bmp388_calib.par_p11 = (int8_t)calib_data[20];
 8001384:	7f3b      	ldrb	r3, [r7, #28]
 8001386:	b25a      	sxtb	r2, r3
 8001388:	4b0d      	ldr	r3, [pc, #52]	@ (80013c0 <bmp388_setup+0x120>)
 800138a:	755a      	strb	r2, [r3, #21]

  bmp388_quantize_calibration(); // get the quantized calibration values for easier math later
 800138c:	f7ff fe20 	bl	8000fd0 <bmp388_quantize_calibration>
  bmp388_write_reg(0x1A, 0x00);
 8001390:	2100      	movs	r1, #0
 8001392:	201a      	movs	r0, #26
 8001394:	f7ff ff1c 	bl	80011d0 <bmp388_write_reg>
  bmp388_write_reg(0x1B, 0x33);  // normal mode, temp pressure on by default with it
 8001398:	2133      	movs	r1, #51	@ 0x33
 800139a:	201b      	movs	r0, #27
 800139c:	f7ff ff18 	bl	80011d0 <bmp388_write_reg>
  bmp388_write_reg(0x1C, 0x03);  // bits 5-3 are temperature oversampling, and 2-0 are pressure oversampling
 80013a0:	2103      	movs	r1, #3
 80013a2:	201c      	movs	r0, #28
 80013a4:	f7ff ff14 	bl	80011d0 <bmp388_write_reg>
  bmp388_write_reg(0x1D, 0x02);  // ODR 50Hz, 20ms
 80013a8:	2102      	movs	r1, #2
 80013aa:	201d      	movs	r0, #29
 80013ac:	f7ff ff10 	bl	80011d0 <bmp388_write_reg>
  bmp388_write_reg(0x1F, 0x04);  // coefficient for IIR filter, ideally low value for the dart
 80013b0:	2104      	movs	r1, #4
 80013b2:	201f      	movs	r0, #31
 80013b4:	f7ff ff0c 	bl	80011d0 <bmp388_write_reg>
}
 80013b8:	bf00      	nop
 80013ba:	3720      	adds	r7, #32
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	2400020c 	.word	0x2400020c

080013c4 <bmp388_read_raw_data>:

void bmp388_read_raw_data()
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
  uint8_t data[6];
  bmp388_read_reg(0x04, data, 6); // 0x04-0x06 pressure, 0x07-0x09 temperature
 80013ca:	463b      	mov	r3, r7
 80013cc:	2206      	movs	r2, #6
 80013ce:	4619      	mov	r1, r3
 80013d0:	2004      	movs	r0, #4
 80013d2:	f7ff ff23 	bl	800121c <bmp388_read_reg>
  bmp388_rawData.pressure = (((int32_t)data[2] << 16) | ((int32_t)data[1] << 8) | ((int32_t)data[0]));
 80013d6:	78bb      	ldrb	r3, [r7, #2]
 80013d8:	041a      	lsls	r2, r3, #16
 80013da:	787b      	ldrb	r3, [r7, #1]
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	4313      	orrs	r3, r2
 80013e0:	783a      	ldrb	r2, [r7, #0]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	461a      	mov	r2, r3
 80013e6:	4b08      	ldr	r3, [pc, #32]	@ (8001408 <bmp388_read_raw_data+0x44>)
 80013e8:	605a      	str	r2, [r3, #4]
  bmp388_rawData.temperature = (((int32_t)data[5] << 16) | ((int32_t)data[4] << 8) | ((int32_t)data[3]));
 80013ea:	797b      	ldrb	r3, [r7, #5]
 80013ec:	041a      	lsls	r2, r3, #16
 80013ee:	793b      	ldrb	r3, [r7, #4]
 80013f0:	021b      	lsls	r3, r3, #8
 80013f2:	4313      	orrs	r3, r2
 80013f4:	78fa      	ldrb	r2, [r7, #3]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	461a      	mov	r2, r3
 80013fa:	4b03      	ldr	r3, [pc, #12]	@ (8001408 <bmp388_read_raw_data+0x44>)
 80013fc:	601a      	str	r2, [r3, #0]

}
 80013fe:	bf00      	nop
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	240002a0 	.word	0x240002a0

0800140c <bmp388_compensated_temperature>:

// the math performed in both functions are directly from the datasheet
static double bmp388_compensated_temperature(uint32_t raw_temp)
{
 800140c:	b480      	push	{r7}
 800140e:	b087      	sub	sp, #28
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  double partial_data1 = (double)(raw_temp)-quantized_bmp388_calib.par_t1;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	ee07 3a90 	vmov	s15, r3
 800141a:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 800141e:	4b16      	ldr	r3, [pc, #88]	@ (8001478 <bmp388_compensated_temperature+0x6c>)
 8001420:	ed93 7b00 	vldr	d7, [r3]
 8001424:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001428:	ed87 7b04 	vstr	d7, [r7, #16]
  double partial_data2 = partial_data1 * quantized_bmp388_calib.par_t2;
 800142c:	4b12      	ldr	r3, [pc, #72]	@ (8001478 <bmp388_compensated_temperature+0x6c>)
 800142e:	ed93 7b02 	vldr	d7, [r3, #8]
 8001432:	ed97 6b04 	vldr	d6, [r7, #16]
 8001436:	ee26 7b07 	vmul.f64	d7, d6, d7
 800143a:	ed87 7b02 	vstr	d7, [r7, #8]
  quantized_bmp388_calib.t_lin = partial_data2 + (partial_data1 * partial_data1) * quantized_bmp388_calib.par_t3;
 800143e:	ed97 7b04 	vldr	d7, [r7, #16]
 8001442:	ee27 6b07 	vmul.f64	d6, d7, d7
 8001446:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <bmp388_compensated_temperature+0x6c>)
 8001448:	ed93 7b04 	vldr	d7, [r3, #16]
 800144c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001450:	ed97 7b02 	vldr	d7, [r7, #8]
 8001454:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001458:	4b07      	ldr	r3, [pc, #28]	@ (8001478 <bmp388_compensated_temperature+0x6c>)
 800145a:	ed83 7b1c 	vstr	d7, [r3, #112]	@ 0x70
  return quantized_bmp388_calib.t_lin;
 800145e:	4b06      	ldr	r3, [pc, #24]	@ (8001478 <bmp388_compensated_temperature+0x6c>)
 8001460:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
 8001464:	ec43 2b17 	vmov	d7, r2, r3
}
 8001468:	eeb0 0b47 	vmov.f64	d0, d7
 800146c:	371c      	adds	r7, #28
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	24000228 	.word	0x24000228

0800147c <bmp388_compensated_pressure>:

static double bmp388_compensated_pressure(uint32_t raw_pressure)
{
 800147c:	b480      	push	{r7}
 800147e:	b091      	sub	sp, #68	@ 0x44
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  double pressure;
  double partial_data1, partial_data2, partial_data3, partial_data4;
  double partial_out1, partial_out2;

  partial_data1 = quantized_bmp388_calib.par_p6 * quantized_bmp388_calib.t_lin;
 8001484:	4b6e      	ldr	r3, [pc, #440]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 8001486:	ed93 6b10 	vldr	d6, [r3, #64]	@ 0x40
 800148a:	4b6d      	ldr	r3, [pc, #436]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 800148c:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 8001490:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001494:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
  partial_data2 = quantized_bmp388_calib.par_p7 * quantized_bmp388_calib.t_lin * quantized_bmp388_calib.t_lin;
 8001498:	4b69      	ldr	r3, [pc, #420]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 800149a:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 800149e:	4b68      	ldr	r3, [pc, #416]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 80014a0:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 80014a4:	ee26 6b07 	vmul.f64	d6, d6, d7
 80014a8:	4b65      	ldr	r3, [pc, #404]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 80014aa:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 80014ae:	ee26 7b07 	vmul.f64	d7, d6, d7
 80014b2:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
  partial_data3 = quantized_bmp388_calib.par_p8 * quantized_bmp388_calib.t_lin * quantized_bmp388_calib.t_lin * quantized_bmp388_calib.t_lin;
 80014b6:	4b62      	ldr	r3, [pc, #392]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 80014b8:	ed93 6b14 	vldr	d6, [r3, #80]	@ 0x50
 80014bc:	4b60      	ldr	r3, [pc, #384]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 80014be:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 80014c2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80014c6:	4b5e      	ldr	r3, [pc, #376]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 80014c8:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 80014cc:	ee26 6b07 	vmul.f64	d6, d6, d7
 80014d0:	4b5b      	ldr	r3, [pc, #364]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 80014d2:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 80014d6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80014da:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
  partial_out1 = quantized_bmp388_calib.par_p5 + partial_data1 + partial_data2 + partial_data3;
 80014de:	4b58      	ldr	r3, [pc, #352]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 80014e0:	ed93 6b0e 	vldr	d6, [r3, #56]	@ 0x38
 80014e4:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 80014e8:	ee36 6b07 	vadd.f64	d6, d6, d7
 80014ec:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80014f0:	ee36 7b07 	vadd.f64	d7, d6, d7
 80014f4:	ed97 6b0a 	vldr	d6, [r7, #40]	@ 0x28
 80014f8:	ee36 7b07 	vadd.f64	d7, d6, d7
 80014fc:	ed87 7b08 	vstr	d7, [r7, #32]

  partial_data1 = quantized_bmp388_calib.par_p2 * quantized_bmp388_calib.t_lin;
 8001500:	4b4f      	ldr	r3, [pc, #316]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 8001502:	ed93 6b08 	vldr	d6, [r3, #32]
 8001506:	4b4e      	ldr	r3, [pc, #312]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 8001508:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 800150c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001510:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
  partial_data2 = quantized_bmp388_calib.par_p3 * quantized_bmp388_calib.t_lin * quantized_bmp388_calib.t_lin;
 8001514:	4b4a      	ldr	r3, [pc, #296]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 8001516:	ed93 6b0a 	vldr	d6, [r3, #40]	@ 0x28
 800151a:	4b49      	ldr	r3, [pc, #292]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 800151c:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 8001520:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001524:	4b46      	ldr	r3, [pc, #280]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 8001526:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 800152a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800152e:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
  partial_data3 = quantized_bmp388_calib.par_p4 * quantized_bmp388_calib.t_lin * quantized_bmp388_calib.t_lin * quantized_bmp388_calib.t_lin;
 8001532:	4b43      	ldr	r3, [pc, #268]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 8001534:	ed93 6b0c 	vldr	d6, [r3, #48]	@ 0x30
 8001538:	4b41      	ldr	r3, [pc, #260]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 800153a:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 800153e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001542:	4b3f      	ldr	r3, [pc, #252]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 8001544:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 8001548:	ee26 6b07 	vmul.f64	d6, d6, d7
 800154c:	4b3c      	ldr	r3, [pc, #240]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 800154e:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 8001552:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001556:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
  partial_out2 = (double)raw_pressure * (quantized_bmp388_calib.par_p1 + partial_data1 + partial_data2 + partial_data3);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	ee07 3a90 	vmov	s15, r3
 8001560:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8001564:	4b36      	ldr	r3, [pc, #216]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 8001566:	ed93 5b06 	vldr	d5, [r3, #24]
 800156a:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 800156e:	ee35 5b07 	vadd.f64	d5, d5, d7
 8001572:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8001576:	ee35 5b07 	vadd.f64	d5, d5, d7
 800157a:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 800157e:	ee35 7b07 	vadd.f64	d7, d5, d7
 8001582:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001586:	ed87 7b06 	vstr	d7, [r7, #24]

  partial_data1 = (double)raw_pressure * (double)raw_pressure;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	ee07 3a90 	vmov	s15, r3
 8001590:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	ee07 3a90 	vmov	s15, r3
 800159a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800159e:	ee26 7b07 	vmul.f64	d7, d6, d7
 80015a2:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
  partial_data2 = quantized_bmp388_calib.par_p9 + quantized_bmp388_calib.par_p10 * quantized_bmp388_calib.t_lin;
 80015a6:	4b26      	ldr	r3, [pc, #152]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 80015a8:	ed93 6b16 	vldr	d6, [r3, #88]	@ 0x58
 80015ac:	4b24      	ldr	r3, [pc, #144]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 80015ae:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 80015b2:	4b23      	ldr	r3, [pc, #140]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 80015b4:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 80015b8:	ee25 7b07 	vmul.f64	d7, d5, d7
 80015bc:	ee36 7b07 	vadd.f64	d7, d6, d7
 80015c0:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
  partial_data3 = partial_data1 * partial_data2;
 80015c4:	ed97 6b0e 	vldr	d6, [r7, #56]	@ 0x38
 80015c8:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80015cc:	ee26 7b07 	vmul.f64	d7, d6, d7
 80015d0:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
  partial_data4 = partial_data3 + ((double)raw_pressure * (double)raw_pressure * (double)raw_pressure) * quantized_bmp388_calib.par_p11;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	ee07 3a90 	vmov	s15, r3
 80015da:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	ee07 3a90 	vmov	s15, r3
 80015e4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80015e8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	ee07 3a90 	vmov	s15, r3
 80015f2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80015f6:	ee26 6b07 	vmul.f64	d6, d6, d7
 80015fa:	4b11      	ldr	r3, [pc, #68]	@ (8001640 <bmp388_compensated_pressure+0x1c4>)
 80015fc:	ed93 7b1a 	vldr	d7, [r3, #104]	@ 0x68
 8001600:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001604:	ed97 6b0a 	vldr	d6, [r7, #40]	@ 0x28
 8001608:	ee36 7b07 	vadd.f64	d7, d6, d7
 800160c:	ed87 7b04 	vstr	d7, [r7, #16]

  pressure = partial_out1 + partial_out2 + partial_data4;
 8001610:	ed97 6b08 	vldr	d6, [r7, #32]
 8001614:	ed97 7b06 	vldr	d7, [r7, #24]
 8001618:	ee36 7b07 	vadd.f64	d7, d6, d7
 800161c:	ed97 6b04 	vldr	d6, [r7, #16]
 8001620:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001624:	ed87 7b02 	vstr	d7, [r7, #8]

  return pressure;
 8001628:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800162c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001630:	eeb0 0b47 	vmov.f64	d0, d7
 8001634:	3744      	adds	r7, #68	@ 0x44
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	24000228 	.word	0x24000228
 8001644:	00000000 	.word	0x00000000

08001648 <bmp388_getAltitude>:
double bmp388_getAltitude(double pressure)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	ed87 0b00 	vstr	d0, [r7]
	double altitude = 44330 * (1-pow(pressure/1019.0e2, 0.190294)); // pressure divided by pressure of sea level at austin
 8001652:	ed97 7b00 	vldr	d7, [r7]
 8001656:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 8001698 <bmp388_getAltitude+0x50>
 800165a:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800165e:	ed9f 1b10 	vldr	d1, [pc, #64]	@ 80016a0 <bmp388_getAltitude+0x58>
 8001662:	eeb0 0b46 	vmov.f64	d0, d6
 8001666:	f00e fcbf 	bl	800ffe8 <pow>
 800166a:	eeb0 7b40 	vmov.f64	d7, d0
 800166e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8001672:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001676:	ed9f 6b0c 	vldr	d6, [pc, #48]	@ 80016a8 <bmp388_getAltitude+0x60>
 800167a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800167e:	ed87 7b02 	vstr	d7, [r7, #8]
	return altitude;
 8001682:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001686:	ec43 2b17 	vmov	d7, r2, r3
}
 800168a:	eeb0 0b47 	vmov.f64	d0, d7
 800168e:	3710      	adds	r7, #16
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	f3af 8000 	nop.w
 8001698:	00000000 	.word	0x00000000
 800169c:	40f8e0c0 	.word	0x40f8e0c0
 80016a0:	c55000c9 	.word	0xc55000c9
 80016a4:	3fc85b8d 	.word	0x3fc85b8d
 80016a8:	00000000 	.word	0x00000000
 80016ac:	40e5a540 	.word	0x40e5a540

080016b0 <bmp388_getData>:

void bmp388_getData()
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  bmp388_read_raw_data();
 80016b4:	f7ff fe86 	bl	80013c4 <bmp388_read_raw_data>
  bmp388_processedData.temperature = bmp388_compensated_temperature(bmp388_rawData.temperature);
 80016b8:	4b10      	ldr	r3, [pc, #64]	@ (80016fc <bmp388_getData+0x4c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff fea5 	bl	800140c <bmp388_compensated_temperature>
 80016c2:	eeb0 7b40 	vmov.f64	d7, d0
 80016c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001700 <bmp388_getData+0x50>)
 80016c8:	ed83 7b00 	vstr	d7, [r3]
  bmp388_processedData.pressure = bmp388_compensated_pressure(bmp388_rawData.pressure);
 80016cc:	4b0b      	ldr	r3, [pc, #44]	@ (80016fc <bmp388_getData+0x4c>)
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff fed3 	bl	800147c <bmp388_compensated_pressure>
 80016d6:	eeb0 7b40 	vmov.f64	d7, d0
 80016da:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <bmp388_getData+0x50>)
 80016dc:	ed83 7b02 	vstr	d7, [r3, #8]
  altitude = bmp388_getAltitude(bmp388_processedData.pressure);
 80016e0:	4b07      	ldr	r3, [pc, #28]	@ (8001700 <bmp388_getData+0x50>)
 80016e2:	ed93 7b02 	vldr	d7, [r3, #8]
 80016e6:	eeb0 0b47 	vmov.f64	d0, d7
 80016ea:	f7ff ffad 	bl	8001648 <bmp388_getAltitude>
 80016ee:	eeb0 7b40 	vmov.f64	d7, d0
 80016f2:	4b04      	ldr	r3, [pc, #16]	@ (8001704 <bmp388_getData+0x54>)
 80016f4:	ed83 7b00 	vstr	d7, [r3]
}
 80016f8:	bf00      	nop
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	240002a0 	.word	0x240002a0
 8001700:	240002a8 	.word	0x240002a8
 8001704:	240002b8 	.word	0x240002b8

08001708 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001710:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001714:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001718:	f003 0301 	and.w	r3, r3, #1
 800171c:	2b00      	cmp	r3, #0
 800171e:	d013      	beq.n	8001748 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001720:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001724:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001728:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800172c:	2b00      	cmp	r3, #0
 800172e:	d00b      	beq.n	8001748 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001730:	e000      	b.n	8001734 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001732:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001734:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d0f9      	beq.n	8001732 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800173e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	b2d2      	uxtb	r2, r2
 8001746:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001748:	687b      	ldr	r3, [r7, #4]
}
 800174a:	4618      	mov	r0, r3
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
	...

08001758 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b08c      	sub	sp, #48	@ 0x30
 800175c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800175e:	f000 fba5 	bl	8001eac <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001762:	f001 fa79 	bl	8002c58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001766:	f000 f843 	bl	80017f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800176a:	f000 fa9d 	bl	8001ca8 <MX_GPIO_Init>
  MX_DMA_Init();
 800176e:	f000 fa7b 	bl	8001c68 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001772:	f000 fa2d 	bl	8001bd0 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001776:	f000 f8b7 	bl	80018e8 <MX_SPI1_Init>
  MX_TIM2_Init();
 800177a:	f000 f965 	bl	8001a48 <MX_TIM2_Init>
  MX_SPI2_Init();
 800177e:	f000 f90b 	bl	8001998 <MX_SPI2_Init>
  MX_TIM3_Init();
 8001782:	f000 f9af 	bl	8001ae4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);  // Enable TIM2 interrupt
 8001786:	4817      	ldr	r0, [pc, #92]	@ (80017e4 <main+0x8c>)
 8001788:	f007 fc62 	bl	8009050 <HAL_TIM_Base_Start_IT>
  char buffer[40] = {'\0'};
 800178c:	2300      	movs	r3, #0
 800178e:	607b      	str	r3, [r7, #4]
 8001790:	f107 0308 	add.w	r3, r7, #8
 8001794:	2224      	movs	r2, #36	@ 0x24
 8001796:	2100      	movs	r1, #0
 8001798:	4618      	mov	r0, r3
 800179a:	f00b f8a6 	bl	800c8ea <memset>
  mpu9250_setup();
 800179e:	f000 fc19 	bl	8001fd4 <mpu9250_setup>
  bmp388_setup();
 80017a2:	f7ff fd7d 	bl	80012a0 <bmp388_setup>

  // Example throttle value for both motors (range 0-2047)
  uint16_t throttle_value = 500;  // Adjust as needed
 80017a6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80017aa:	85fb      	strh	r3, [r7, #46]	@ 0x2e

  // Build the DShot packet for the given throttle and telemetry (0 = no telemetry)
  uint16_t dshotPacket = build_dshot_packet(throttle_value, 0);
 80017ac:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80017ae:	2100      	movs	r1, #0
 80017b0:	4618      	mov	r0, r3
 80017b2:	f000 facd 	bl	8001d50 <build_dshot_packet>
 80017b6:	4603      	mov	r3, r0
 80017b8:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  // Prepare both DMA buffers with the same packet. One motor will get an inverted PWM due to timer config.
  prepare_dshot_buffer(dshotPacket, dshotBufferMotor);
 80017ba:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80017bc:	490a      	ldr	r1, [pc, #40]	@ (80017e8 <main+0x90>)
 80017be:	4618      	mov	r0, r3
 80017c0:	f000 fb04 	bl	8001dcc <prepare_dshot_buffer>

  // Start the DMA-based PWM transmissions for both motors
  send_dshot_motor();
 80017c4:	f000 fb32 	bl	8001e2c <send_dshot_motor>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //process IMU data on timer interrupt
	  if(timer_flag)
 80017c8:	4b08      	ldr	r3, [pc, #32]	@ (80017ec <main+0x94>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d0fa      	beq.n	80017c8 <main+0x70>
	  {
		  timer_flag = 0;	//reset timer flag
 80017d2:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <main+0x94>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	701a      	strb	r2, [r3, #0]

		  mpu9250_getProcessedAngle();
 80017d8:	f000 fcda 	bl	8002190 <mpu9250_getProcessedAngle>
		  bmp388_getData();
 80017dc:	f7ff ff68 	bl	80016b0 <bmp388_getData>
	  if(timer_flag)
 80017e0:	e7f2      	b.n	80017c8 <main+0x70>
 80017e2:	bf00      	nop
 80017e4:	240003d0 	.word	0x240003d0
 80017e8:	24000578 	.word	0x24000578
 80017ec:	24000574 	.word	0x24000574

080017f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b09c      	sub	sp, #112	@ 0x70
 80017f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017fa:	224c      	movs	r2, #76	@ 0x4c
 80017fc:	2100      	movs	r1, #0
 80017fe:	4618      	mov	r0, r3
 8001800:	f00b f873 	bl	800c8ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	2220      	movs	r2, #32
 8001808:	2100      	movs	r1, #0
 800180a:	4618      	mov	r0, r3
 800180c:	f00b f86d 	bl	800c8ea <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001810:	2002      	movs	r0, #2
 8001812:	f003 ff0d 	bl	8005630 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001816:	2300      	movs	r3, #0
 8001818:	603b      	str	r3, [r7, #0]
 800181a:	4b31      	ldr	r3, [pc, #196]	@ (80018e0 <SystemClock_Config+0xf0>)
 800181c:	699b      	ldr	r3, [r3, #24]
 800181e:	4a30      	ldr	r2, [pc, #192]	@ (80018e0 <SystemClock_Config+0xf0>)
 8001820:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001824:	6193      	str	r3, [r2, #24]
 8001826:	4b2e      	ldr	r3, [pc, #184]	@ (80018e0 <SystemClock_Config+0xf0>)
 8001828:	699b      	ldr	r3, [r3, #24]
 800182a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800182e:	603b      	str	r3, [r7, #0]
 8001830:	4b2c      	ldr	r3, [pc, #176]	@ (80018e4 <SystemClock_Config+0xf4>)
 8001832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001834:	4a2b      	ldr	r2, [pc, #172]	@ (80018e4 <SystemClock_Config+0xf4>)
 8001836:	f043 0301 	orr.w	r3, r3, #1
 800183a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800183c:	4b29      	ldr	r3, [pc, #164]	@ (80018e4 <SystemClock_Config+0xf4>)
 800183e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001840:	f003 0301 	and.w	r3, r3, #1
 8001844:	603b      	str	r3, [r7, #0]
 8001846:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001848:	bf00      	nop
 800184a:	4b25      	ldr	r3, [pc, #148]	@ (80018e0 <SystemClock_Config+0xf0>)
 800184c:	699b      	ldr	r3, [r3, #24]
 800184e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001852:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001856:	d1f8      	bne.n	800184a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001858:	2302      	movs	r3, #2
 800185a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800185c:	2301      	movs	r3, #1
 800185e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001860:	2340      	movs	r3, #64	@ 0x40
 8001862:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001864:	2302      	movs	r3, #2
 8001866:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001868:	2300      	movs	r3, #0
 800186a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800186c:	2304      	movs	r3, #4
 800186e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001870:	233c      	movs	r3, #60	@ 0x3c
 8001872:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001874:	2302      	movs	r3, #2
 8001876:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001878:	2305      	movs	r3, #5
 800187a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800187c:	2302      	movs	r3, #2
 800187e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001880:	230c      	movs	r3, #12
 8001882:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001884:	2300      	movs	r3, #0
 8001886:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001888:	2300      	movs	r3, #0
 800188a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800188c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001890:	4618      	mov	r0, r3
 8001892:	f003 ff07 	bl	80056a4 <HAL_RCC_OscConfig>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 800189c:	f000 fb32 	bl	8001f04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018a0:	233f      	movs	r3, #63	@ 0x3f
 80018a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018a4:	2303      	movs	r3, #3
 80018a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80018a8:	2300      	movs	r3, #0
 80018aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80018ac:	2308      	movs	r3, #8
 80018ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80018b0:	2340      	movs	r3, #64	@ 0x40
 80018b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80018b4:	2340      	movs	r3, #64	@ 0x40
 80018b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80018b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018bc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80018be:	2340      	movs	r3, #64	@ 0x40
 80018c0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80018c2:	1d3b      	adds	r3, r7, #4
 80018c4:	2104      	movs	r1, #4
 80018c6:	4618      	mov	r0, r3
 80018c8:	f004 fb46 	bl	8005f58 <HAL_RCC_ClockConfig>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 80018d2:	f000 fb17 	bl	8001f04 <Error_Handler>
  }
}
 80018d6:	bf00      	nop
 80018d8:	3770      	adds	r7, #112	@ 0x70
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	58024800 	.word	0x58024800
 80018e4:	58000400 	.word	0x58000400

080018e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80018ec:	4b28      	ldr	r3, [pc, #160]	@ (8001990 <MX_SPI1_Init+0xa8>)
 80018ee:	4a29      	ldr	r2, [pc, #164]	@ (8001994 <MX_SPI1_Init+0xac>)
 80018f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018f2:	4b27      	ldr	r3, [pc, #156]	@ (8001990 <MX_SPI1_Init+0xa8>)
 80018f4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80018f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018fa:	4b25      	ldr	r3, [pc, #148]	@ (8001990 <MX_SPI1_Init+0xa8>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001900:	4b23      	ldr	r3, [pc, #140]	@ (8001990 <MX_SPI1_Init+0xa8>)
 8001902:	2207      	movs	r2, #7
 8001904:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001906:	4b22      	ldr	r3, [pc, #136]	@ (8001990 <MX_SPI1_Init+0xa8>)
 8001908:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800190c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800190e:	4b20      	ldr	r3, [pc, #128]	@ (8001990 <MX_SPI1_Init+0xa8>)
 8001910:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001914:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001916:	4b1e      	ldr	r3, [pc, #120]	@ (8001990 <MX_SPI1_Init+0xa8>)
 8001918:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800191c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800191e:	4b1c      	ldr	r3, [pc, #112]	@ (8001990 <MX_SPI1_Init+0xa8>)
 8001920:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001924:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001926:	4b1a      	ldr	r3, [pc, #104]	@ (8001990 <MX_SPI1_Init+0xa8>)
 8001928:	2200      	movs	r2, #0
 800192a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800192c:	4b18      	ldr	r3, [pc, #96]	@ (8001990 <MX_SPI1_Init+0xa8>)
 800192e:	2200      	movs	r2, #0
 8001930:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001932:	4b17      	ldr	r3, [pc, #92]	@ (8001990 <MX_SPI1_Init+0xa8>)
 8001934:	2200      	movs	r2, #0
 8001936:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001938:	4b15      	ldr	r3, [pc, #84]	@ (8001990 <MX_SPI1_Init+0xa8>)
 800193a:	2200      	movs	r2, #0
 800193c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800193e:	4b14      	ldr	r3, [pc, #80]	@ (8001990 <MX_SPI1_Init+0xa8>)
 8001940:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001944:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001946:	4b12      	ldr	r3, [pc, #72]	@ (8001990 <MX_SPI1_Init+0xa8>)
 8001948:	2200      	movs	r2, #0
 800194a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800194c:	4b10      	ldr	r3, [pc, #64]	@ (8001990 <MX_SPI1_Init+0xa8>)
 800194e:	2200      	movs	r2, #0
 8001950:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001952:	4b0f      	ldr	r3, [pc, #60]	@ (8001990 <MX_SPI1_Init+0xa8>)
 8001954:	2200      	movs	r2, #0
 8001956:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001958:	4b0d      	ldr	r3, [pc, #52]	@ (8001990 <MX_SPI1_Init+0xa8>)
 800195a:	2200      	movs	r2, #0
 800195c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800195e:	4b0c      	ldr	r3, [pc, #48]	@ (8001990 <MX_SPI1_Init+0xa8>)
 8001960:	2200      	movs	r2, #0
 8001962:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001964:	4b0a      	ldr	r3, [pc, #40]	@ (8001990 <MX_SPI1_Init+0xa8>)
 8001966:	2200      	movs	r2, #0
 8001968:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800196a:	4b09      	ldr	r3, [pc, #36]	@ (8001990 <MX_SPI1_Init+0xa8>)
 800196c:	2200      	movs	r2, #0
 800196e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001970:	4b07      	ldr	r3, [pc, #28]	@ (8001990 <MX_SPI1_Init+0xa8>)
 8001972:	2200      	movs	r2, #0
 8001974:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001976:	4b06      	ldr	r3, [pc, #24]	@ (8001990 <MX_SPI1_Init+0xa8>)
 8001978:	2200      	movs	r2, #0
 800197a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800197c:	4804      	ldr	r0, [pc, #16]	@ (8001990 <MX_SPI1_Init+0xa8>)
 800197e:	f006 fca3 	bl	80082c8 <HAL_SPI_Init>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_SPI1_Init+0xa4>
  {
    Error_Handler();
 8001988:	f000 fabc 	bl	8001f04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800198c:	bf00      	nop
 800198e:	bd80      	pop	{r7, pc}
 8001990:	240002c0 	.word	0x240002c0
 8001994:	40013000 	.word	0x40013000

08001998 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800199c:	4b28      	ldr	r3, [pc, #160]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 800199e:	4a29      	ldr	r2, [pc, #164]	@ (8001a44 <MX_SPI2_Init+0xac>)
 80019a0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80019a2:	4b27      	ldr	r3, [pc, #156]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 80019a4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80019a8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80019aa:	4b25      	ldr	r3, [pc, #148]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80019b0:	4b23      	ldr	r3, [pc, #140]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 80019b2:	2207      	movs	r2, #7
 80019b4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80019b6:	4b22      	ldr	r3, [pc, #136]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 80019b8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019bc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80019be:	4b20      	ldr	r3, [pc, #128]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 80019c0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80019c4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80019c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 80019c8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80019cc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80019ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 80019d0:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 80019d4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 80019d8:	2200      	movs	r2, #0
 80019da:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80019dc:	4b18      	ldr	r3, [pc, #96]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 80019de:	2200      	movs	r2, #0
 80019e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019e2:	4b17      	ldr	r3, [pc, #92]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80019e8:	4b15      	ldr	r3, [pc, #84]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80019ee:	4b14      	ldr	r3, [pc, #80]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 80019f0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019f4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80019f6:	4b12      	ldr	r3, [pc, #72]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80019fc:	4b10      	ldr	r3, [pc, #64]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001a02:	4b0f      	ldr	r3, [pc, #60]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001a08:	4b0d      	ldr	r3, [pc, #52]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001a14:	4b0a      	ldr	r3, [pc, #40]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001a1a:	4b09      	ldr	r3, [pc, #36]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001a20:	4b07      	ldr	r3, [pc, #28]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001a26:	4b06      	ldr	r3, [pc, #24]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001a2c:	4804      	ldr	r0, [pc, #16]	@ (8001a40 <MX_SPI2_Init+0xa8>)
 8001a2e:	f006 fc4b 	bl	80082c8 <HAL_SPI_Init>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 8001a38:	f000 fa64 	bl	8001f04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001a3c:	bf00      	nop
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	24000348 	.word	0x24000348
 8001a44:	40003800 	.word	0x40003800

08001a48 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b088      	sub	sp, #32
 8001a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a4e:	f107 0310 	add.w	r3, r7, #16
 8001a52:	2200      	movs	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	605a      	str	r2, [r3, #4]
 8001a58:	609a      	str	r2, [r3, #8]
 8001a5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a5c:	1d3b      	adds	r3, r7, #4
 8001a5e:	2200      	movs	r2, #0
 8001a60:	601a      	str	r2, [r3, #0]
 8001a62:	605a      	str	r2, [r3, #4]
 8001a64:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a66:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae0 <MX_TIM2_Init+0x98>)
 8001a68:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a6c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 8001a6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae0 <MX_TIM2_Init+0x98>)
 8001a70:	f240 321f 	movw	r2, #799	@ 0x31f
 8001a74:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a76:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae0 <MX_TIM2_Init+0x98>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001a7c:	4b18      	ldr	r3, [pc, #96]	@ (8001ae0 <MX_TIM2_Init+0x98>)
 8001a7e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a82:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a84:	4b16      	ldr	r3, [pc, #88]	@ (8001ae0 <MX_TIM2_Init+0x98>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a8a:	4b15      	ldr	r3, [pc, #84]	@ (8001ae0 <MX_TIM2_Init+0x98>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a90:	4813      	ldr	r0, [pc, #76]	@ (8001ae0 <MX_TIM2_Init+0x98>)
 8001a92:	f007 fa86 	bl	8008fa2 <HAL_TIM_Base_Init>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001a9c:	f000 fa32 	bl	8001f04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aa0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aa4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001aa6:	f107 0310 	add.w	r3, r7, #16
 8001aaa:	4619      	mov	r1, r3
 8001aac:	480c      	ldr	r0, [pc, #48]	@ (8001ae0 <MX_TIM2_Init+0x98>)
 8001aae:	f007 ffeb 	bl	8009a88 <HAL_TIM_ConfigClockSource>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001ab8:	f000 fa24 	bl	8001f04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001abc:	2300      	movs	r3, #0
 8001abe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ac4:	1d3b      	adds	r3, r7, #4
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	4805      	ldr	r0, [pc, #20]	@ (8001ae0 <MX_TIM2_Init+0x98>)
 8001aca:	f008 fe1d 	bl	800a708 <HAL_TIMEx_MasterConfigSynchronization>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001ad4:	f000 fa16 	bl	8001f04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ad8:	bf00      	nop
 8001ada:	3720      	adds	r7, #32
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	240003d0 	.word	0x240003d0

08001ae4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b08e      	sub	sp, #56	@ 0x38
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001aee:	2200      	movs	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	605a      	str	r2, [r3, #4]
 8001af4:	609a      	str	r2, [r3, #8]
 8001af6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001af8:	f107 031c 	add.w	r3, r7, #28
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b04:	463b      	mov	r3, r7
 8001b06:	2200      	movs	r2, #0
 8001b08:	601a      	str	r2, [r3, #0]
 8001b0a:	605a      	str	r2, [r3, #4]
 8001b0c:	609a      	str	r2, [r3, #8]
 8001b0e:	60da      	str	r2, [r3, #12]
 8001b10:	611a      	str	r2, [r3, #16]
 8001b12:	615a      	str	r2, [r3, #20]
 8001b14:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b16:	4b2c      	ldr	r3, [pc, #176]	@ (8001bc8 <MX_TIM3_Init+0xe4>)
 8001b18:	4a2c      	ldr	r2, [pc, #176]	@ (8001bcc <MX_TIM3_Init+0xe8>)
 8001b1a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b1c:	4b2a      	ldr	r3, [pc, #168]	@ (8001bc8 <MX_TIM3_Init+0xe4>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b22:	4b29      	ldr	r3, [pc, #164]	@ (8001bc8 <MX_TIM3_Init+0xe4>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001b28:	4b27      	ldr	r3, [pc, #156]	@ (8001bc8 <MX_TIM3_Init+0xe4>)
 8001b2a:	2263      	movs	r2, #99	@ 0x63
 8001b2c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b2e:	4b26      	ldr	r3, [pc, #152]	@ (8001bc8 <MX_TIM3_Init+0xe4>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b34:	4b24      	ldr	r3, [pc, #144]	@ (8001bc8 <MX_TIM3_Init+0xe4>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b3a:	4823      	ldr	r0, [pc, #140]	@ (8001bc8 <MX_TIM3_Init+0xe4>)
 8001b3c:	f007 fa31 	bl	8008fa2 <HAL_TIM_Base_Init>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001b46:	f000 f9dd 	bl	8001f04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b50:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b54:	4619      	mov	r1, r3
 8001b56:	481c      	ldr	r0, [pc, #112]	@ (8001bc8 <MX_TIM3_Init+0xe4>)
 8001b58:	f007 ff96 	bl	8009a88 <HAL_TIM_ConfigClockSource>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001b62:	f000 f9cf 	bl	8001f04 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b66:	4818      	ldr	r0, [pc, #96]	@ (8001bc8 <MX_TIM3_Init+0xe4>)
 8001b68:	f007 faea 	bl	8009140 <HAL_TIM_PWM_Init>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001b72:	f000 f9c7 	bl	8001f04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b7e:	f107 031c 	add.w	r3, r7, #28
 8001b82:	4619      	mov	r1, r3
 8001b84:	4810      	ldr	r0, [pc, #64]	@ (8001bc8 <MX_TIM3_Init+0xe4>)
 8001b86:	f008 fdbf 	bl	800a708 <HAL_TIMEx_MasterConfigSynchronization>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001b90:	f000 f9b8 	bl	8001f04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b94:	2360      	movs	r3, #96	@ 0x60
 8001b96:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ba4:	463b      	mov	r3, r7
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4807      	ldr	r0, [pc, #28]	@ (8001bc8 <MX_TIM3_Init+0xe4>)
 8001bac:	f007 fe58 	bl	8009860 <HAL_TIM_PWM_ConfigChannel>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001bb6:	f000 f9a5 	bl	8001f04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001bba:	4803      	ldr	r0, [pc, #12]	@ (8001bc8 <MX_TIM3_Init+0xe4>)
 8001bbc:	f000 fe0a 	bl	80027d4 <HAL_TIM_MspPostInit>

}
 8001bc0:	bf00      	nop
 8001bc2:	3738      	adds	r7, #56	@ 0x38
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	2400041c 	.word	0x2400041c
 8001bcc:	40000400 	.word	0x40000400

08001bd0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bd4:	4b22      	ldr	r3, [pc, #136]	@ (8001c60 <MX_USART2_UART_Init+0x90>)
 8001bd6:	4a23      	ldr	r2, [pc, #140]	@ (8001c64 <MX_USART2_UART_Init+0x94>)
 8001bd8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bda:	4b21      	ldr	r3, [pc, #132]	@ (8001c60 <MX_USART2_UART_Init+0x90>)
 8001bdc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001be0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001be2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c60 <MX_USART2_UART_Init+0x90>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001be8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c60 <MX_USART2_UART_Init+0x90>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bee:	4b1c      	ldr	r3, [pc, #112]	@ (8001c60 <MX_USART2_UART_Init+0x90>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bf4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c60 <MX_USART2_UART_Init+0x90>)
 8001bf6:	220c      	movs	r2, #12
 8001bf8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bfa:	4b19      	ldr	r3, [pc, #100]	@ (8001c60 <MX_USART2_UART_Init+0x90>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c00:	4b17      	ldr	r3, [pc, #92]	@ (8001c60 <MX_USART2_UART_Init+0x90>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c06:	4b16      	ldr	r3, [pc, #88]	@ (8001c60 <MX_USART2_UART_Init+0x90>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c0c:	4b14      	ldr	r3, [pc, #80]	@ (8001c60 <MX_USART2_UART_Init+0x90>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c12:	4b13      	ldr	r3, [pc, #76]	@ (8001c60 <MX_USART2_UART_Init+0x90>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c18:	4811      	ldr	r0, [pc, #68]	@ (8001c60 <MX_USART2_UART_Init+0x90>)
 8001c1a:	f008 fe21 	bl	800a860 <HAL_UART_Init>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001c24:	f000 f96e 	bl	8001f04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c28:	2100      	movs	r1, #0
 8001c2a:	480d      	ldr	r0, [pc, #52]	@ (8001c60 <MX_USART2_UART_Init+0x90>)
 8001c2c:	f009 fe29 	bl	800b882 <HAL_UARTEx_SetTxFifoThreshold>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001c36:	f000 f965 	bl	8001f04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	4808      	ldr	r0, [pc, #32]	@ (8001c60 <MX_USART2_UART_Init+0x90>)
 8001c3e:	f009 fe5e 	bl	800b8fe <HAL_UARTEx_SetRxFifoThreshold>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001c48:	f000 f95c 	bl	8001f04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001c4c:	4804      	ldr	r0, [pc, #16]	@ (8001c60 <MX_USART2_UART_Init+0x90>)
 8001c4e:	f009 fddf 	bl	800b810 <HAL_UARTEx_DisableFifoMode>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001c58:	f000 f954 	bl	8001f04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c5c:	bf00      	nop
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	240004e0 	.word	0x240004e0
 8001c64:	40004400 	.word	0x40004400

08001c68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ca4 <MX_DMA_Init+0x3c>)
 8001c70:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001c74:	4a0b      	ldr	r2, [pc, #44]	@ (8001ca4 <MX_DMA_Init+0x3c>)
 8001c76:	f043 0301 	orr.w	r3, r3, #1
 8001c7a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001c7e:	4b09      	ldr	r3, [pc, #36]	@ (8001ca4 <MX_DMA_Init+0x3c>)
 8001c80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001c84:	f003 0301 	and.w	r3, r3, #1
 8001c88:	607b      	str	r3, [r7, #4]
 8001c8a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	2100      	movs	r1, #0
 8001c90:	200b      	movs	r0, #11
 8001c92:	f001 f97e 	bl	8002f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001c96:	200b      	movs	r0, #11
 8001c98:	f001 f995 	bl	8002fc6 <HAL_NVIC_EnableIRQ>

}
 8001c9c:	bf00      	nop
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	58024400 	.word	0x58024400

08001ca8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b088      	sub	sp, #32
 8001cac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cae:	f107 030c 	add.w	r3, r7, #12
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	605a      	str	r2, [r3, #4]
 8001cb8:	609a      	str	r2, [r3, #8]
 8001cba:	60da      	str	r2, [r3, #12]
 8001cbc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cbe:	4b22      	ldr	r3, [pc, #136]	@ (8001d48 <MX_GPIO_Init+0xa0>)
 8001cc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cc4:	4a20      	ldr	r2, [pc, #128]	@ (8001d48 <MX_GPIO_Init+0xa0>)
 8001cc6:	f043 0301 	orr.w	r3, r3, #1
 8001cca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cce:	4b1e      	ldr	r3, [pc, #120]	@ (8001d48 <MX_GPIO_Init+0xa0>)
 8001cd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cd4:	f003 0301 	and.w	r3, r3, #1
 8001cd8:	60bb      	str	r3, [r7, #8]
 8001cda:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cdc:	4b1a      	ldr	r3, [pc, #104]	@ (8001d48 <MX_GPIO_Init+0xa0>)
 8001cde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ce2:	4a19      	ldr	r2, [pc, #100]	@ (8001d48 <MX_GPIO_Init+0xa0>)
 8001ce4:	f043 0302 	orr.w	r3, r3, #2
 8001ce8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cec:	4b16      	ldr	r3, [pc, #88]	@ (8001d48 <MX_GPIO_Init+0xa0>)
 8001cee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	607b      	str	r3, [r7, #4]
 8001cf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cfa:	4b13      	ldr	r3, [pc, #76]	@ (8001d48 <MX_GPIO_Init+0xa0>)
 8001cfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d00:	4a11      	ldr	r2, [pc, #68]	@ (8001d48 <MX_GPIO_Init+0xa0>)
 8001d02:	f043 0304 	orr.w	r3, r3, #4
 8001d06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d48 <MX_GPIO_Init+0xa0>)
 8001d0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d10:	f003 0304 	and.w	r3, r3, #4
 8001d14:	603b      	str	r3, [r7, #0]
 8001d16:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|SPI2_CS_Pin, GPIO_PIN_RESET);
 8001d18:	2200      	movs	r2, #0
 8001d1a:	2160      	movs	r1, #96	@ 0x60
 8001d1c:	480b      	ldr	r0, [pc, #44]	@ (8001d4c <MX_GPIO_Init+0xa4>)
 8001d1e:	f003 fc6d 	bl	80055fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI1_CS_Pin SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|SPI2_CS_Pin;
 8001d22:	2360      	movs	r3, #96	@ 0x60
 8001d24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d26:	2301      	movs	r3, #1
 8001d28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d32:	f107 030c 	add.w	r3, r7, #12
 8001d36:	4619      	mov	r1, r3
 8001d38:	4804      	ldr	r0, [pc, #16]	@ (8001d4c <MX_GPIO_Init+0xa4>)
 8001d3a:	f003 faaf 	bl	800529c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001d3e:	bf00      	nop
 8001d40:	3720      	adds	r7, #32
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	58024400 	.word	0x58024400
 8001d4c:	58020000 	.word	0x58020000

08001d50 <build_dshot_packet>:

/* USER CODE BEGIN 4 */

// Build a DShot packet given throttle (11 bits) and telemetry flag
uint16_t build_dshot_packet(uint16_t throttle, uint8_t telemetry) {
 8001d50:	b480      	push	{r7}
 8001d52:	b087      	sub	sp, #28
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	460a      	mov	r2, r1
 8001d5a:	80fb      	strh	r3, [r7, #6]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	717b      	strb	r3, [r7, #5]
    throttle &= 0x07FF;  // keep only 11 bits
 8001d60:	88fb      	ldrh	r3, [r7, #6]
 8001d62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d66:	80fb      	strh	r3, [r7, #6]
    uint16_t packet = (throttle << 1) | (telemetry & 0x01);
 8001d68:	88fb      	ldrh	r3, [r7, #6]
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	b21a      	sxth	r2, r3
 8001d6e:	797b      	ldrb	r3, [r7, #5]
 8001d70:	b21b      	sxth	r3, r3
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	b21b      	sxth	r3, r3
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	b21b      	sxth	r3, r3
 8001d7c:	81fb      	strh	r3, [r7, #14]

    // Calculate 4-bit CRC
    uint16_t csum = 0;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	82fb      	strh	r3, [r7, #22]
    uint16_t csum_data = packet;
 8001d82:	89fb      	ldrh	r3, [r7, #14]
 8001d84:	82bb      	strh	r3, [r7, #20]
    for (int i = 0; i < 3; i++) {
 8001d86:	2300      	movs	r3, #0
 8001d88:	613b      	str	r3, [r7, #16]
 8001d8a:	e009      	b.n	8001da0 <build_dshot_packet+0x50>
        csum ^= csum_data;
 8001d8c:	8afa      	ldrh	r2, [r7, #22]
 8001d8e:	8abb      	ldrh	r3, [r7, #20]
 8001d90:	4053      	eors	r3, r2
 8001d92:	82fb      	strh	r3, [r7, #22]
        csum_data >>= 4;
 8001d94:	8abb      	ldrh	r3, [r7, #20]
 8001d96:	091b      	lsrs	r3, r3, #4
 8001d98:	82bb      	strh	r3, [r7, #20]
    for (int i = 0; i < 3; i++) {
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	613b      	str	r3, [r7, #16]
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	ddf2      	ble.n	8001d8c <build_dshot_packet+0x3c>
    }
    csum &= 0xF;
 8001da6:	8afb      	ldrh	r3, [r7, #22]
 8001da8:	f003 030f 	and.w	r3, r3, #15
 8001dac:	82fb      	strh	r3, [r7, #22]
    packet = (packet << 4) | csum;
 8001dae:	89fb      	ldrh	r3, [r7, #14]
 8001db0:	011b      	lsls	r3, r3, #4
 8001db2:	b21a      	sxth	r2, r3
 8001db4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	b21b      	sxth	r3, r3
 8001dbc:	81fb      	strh	r3, [r7, #14]
    return packet;
 8001dbe:	89fb      	ldrh	r3, [r7, #14]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	371c      	adds	r7, #28
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <prepare_dshot_buffer>:

// Convert the 16-bit packet into a PWM duty-cycle buffer.
// Use 75% duty cycle for a logical '1' and 37.5% for a logical '0'.
void prepare_dshot_buffer(uint16_t packet, uint16_t* buffer) {
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	6039      	str	r1, [r7, #0]
 8001dd6:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < DSHOT_PACKET_SIZE; i++) {
 8001dd8:	2300      	movs	r3, #0
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	e019      	b.n	8001e12 <prepare_dshot_buffer+0x46>
        if (packet & (1 << (15 - i))) {
 8001dde:	88fa      	ldrh	r2, [r7, #6]
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f1c3 030f 	rsb	r3, r3, #15
 8001de6:	fa42 f303 	asr.w	r3, r2, r3
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d006      	beq.n	8001e00 <prepare_dshot_buffer+0x34>
            buffer[i] = (DSHOT_TIMER_ARR * 3) / 4;  // '1' bit (75%)
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	005b      	lsls	r3, r3, #1
 8001df6:	683a      	ldr	r2, [r7, #0]
 8001df8:	4413      	add	r3, r2
 8001dfa:	2295      	movs	r2, #149	@ 0x95
 8001dfc:	801a      	strh	r2, [r3, #0]
 8001dfe:	e005      	b.n	8001e0c <prepare_dshot_buffer+0x40>
        } else {
            buffer[i] = (DSHOT_TIMER_ARR * 3) / 8;  // '0' bit (37.5%)
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	683a      	ldr	r2, [r7, #0]
 8001e06:	4413      	add	r3, r2
 8001e08:	224a      	movs	r2, #74	@ 0x4a
 8001e0a:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < DSHOT_PACKET_SIZE; i++) {
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	60fb      	str	r3, [r7, #12]
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2b0f      	cmp	r3, #15
 8001e16:	dde2      	ble.n	8001dde <prepare_dshot_buffer+0x12>
        }
    }
    // The extra element is a pause (set to 0)
    buffer[DSHOT_PACKET_SIZE] = 0;
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	3320      	adds	r3, #32
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	801a      	strh	r2, [r3, #0]
}
 8001e20:	bf00      	nop
 8001e22:	3714      	adds	r7, #20
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <send_dshot_motor>:

// Function to start the DMA transmission for motor 1 (normal polarity)
void send_dshot_motor(void) {
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
    // htimX and TIM_CHANNEL_x are configured for motor 1 in CubeMX
    HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t*)dshotBufferMotor, DSHOT_BUFFER_SIZE);
 8001e30:	2311      	movs	r3, #17
 8001e32:	4a03      	ldr	r2, [pc, #12]	@ (8001e40 <send_dshot_motor+0x14>)
 8001e34:	2100      	movs	r1, #0
 8001e36:	4803      	ldr	r0, [pc, #12]	@ (8001e44 <send_dshot_motor+0x18>)
 8001e38:	f007 f9e4 	bl	8009204 <HAL_TIM_PWM_Start_DMA>
}
 8001e3c:	bf00      	nop
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	24000578 	.word	0x24000578
 8001e44:	2400041c 	.word	0x2400041c

08001e48 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4a06      	ldr	r2, [pc, #24]	@ (8001e6c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d102      	bne.n	8001e5e <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		timer_flag = 1;
 8001e58:	4b05      	ldr	r3, [pc, #20]	@ (8001e70 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	701a      	strb	r2, [r3, #0]
	}
}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	240003d0 	.word	0x240003d0
 8001e70:	24000574 	.word	0x24000574

08001e74 <_write>:
int _write(int file, char *ptr, int len)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	60b9      	str	r1, [r7, #8]
 8001e7e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e80:	2300      	movs	r3, #0
 8001e82:	617b      	str	r3, [r7, #20]
 8001e84:	e009      	b.n	8001e9a <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	1c5a      	adds	r2, r3, #1
 8001e8a:	60ba      	str	r2, [r7, #8]
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff fc3a 	bl	8001708 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	3301      	adds	r3, #1
 8001e98:	617b      	str	r3, [r7, #20]
 8001e9a:	697a      	ldr	r2, [r7, #20]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	dbf1      	blt.n	8001e86 <_write+0x12>
	}
	return len;
 8001ea2:	687b      	ldr	r3, [r7, #4]
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3718      	adds	r7, #24
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001eb2:	463b      	mov	r3, r7
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001ebe:	f001 f89d 	bl	8002ffc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001ece:	231f      	movs	r3, #31
 8001ed0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001ed2:	2387      	movs	r3, #135	@ 0x87
 8001ed4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001eda:	2300      	movs	r3, #0
 8001edc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001eea:	2300      	movs	r3, #0
 8001eec:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001eee:	463b      	mov	r3, r7
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f001 f8bb 	bl	800306c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001ef6:	2004      	movs	r0, #4
 8001ef8:	f001 f898 	bl	800302c <HAL_MPU_Enable>

}
 8001efc:	bf00      	nop
 8001efe:	3710      	adds	r7, #16
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f08:	b672      	cpsid	i
}
 8001f0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f0c:	bf00      	nop
 8001f0e:	e7fd      	b.n	8001f0c <Error_Handler+0x8>

08001f10 <mpu9250_write_reg>:
Mag_CalibData_t mag_calibration_data;

float quat[4];

void mpu9250_write_reg(uint8_t reg, uint8_t data)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	460a      	mov	r2, r1
 8001f1a:	71fb      	strb	r3, [r7, #7]
 8001f1c:	4613      	mov	r3, r2
 8001f1e:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001f20:	2200      	movs	r2, #0
 8001f22:	2120      	movs	r1, #32
 8001f24:	480b      	ldr	r0, [pc, #44]	@ (8001f54 <mpu9250_write_reg+0x44>)
 8001f26:	f003 fb69 	bl	80055fc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &reg, 1, 100);
 8001f2a:	1df9      	adds	r1, r7, #7
 8001f2c:	2364      	movs	r3, #100	@ 0x64
 8001f2e:	2201      	movs	r2, #1
 8001f30:	4809      	ldr	r0, [pc, #36]	@ (8001f58 <mpu9250_write_reg+0x48>)
 8001f32:	f006 faed 	bl	8008510 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, &data, 1, 100);
 8001f36:	1db9      	adds	r1, r7, #6
 8001f38:	2364      	movs	r3, #100	@ 0x64
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	4806      	ldr	r0, [pc, #24]	@ (8001f58 <mpu9250_write_reg+0x48>)
 8001f3e:	f006 fae7 	bl	8008510 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8001f42:	2201      	movs	r2, #1
 8001f44:	2120      	movs	r1, #32
 8001f46:	4803      	ldr	r0, [pc, #12]	@ (8001f54 <mpu9250_write_reg+0x44>)
 8001f48:	f003 fb58 	bl	80055fc <HAL_GPIO_WritePin>
}
 8001f4c:	bf00      	nop
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	58020000 	.word	0x58020000
 8001f58:	240002c0 	.word	0x240002c0

08001f5c <mpu9250_read_reg>:

void mpu9250_read_reg(uint8_t reg, uint8_t *data, uint8_t len)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	4603      	mov	r3, r0
 8001f64:	6039      	str	r1, [r7, #0]
 8001f66:	71fb      	strb	r3, [r7, #7]
 8001f68:	4613      	mov	r3, r2
 8001f6a:	71bb      	strb	r3, [r7, #6]
	uint8_t temp_data = 0x80|reg;
 8001f6c:	79fb      	ldrb	r3, [r7, #7]
 8001f6e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	73bb      	strb	r3, [r7, #14]
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001f76:	2200      	movs	r2, #0
 8001f78:	2120      	movs	r1, #32
 8001f7a:	4814      	ldr	r0, [pc, #80]	@ (8001fcc <mpu9250_read_reg+0x70>)
 8001f7c:	f003 fb3e 	bl	80055fc <HAL_GPIO_WritePin>
	HAL_StatusTypeDef ret = HAL_SPI_Transmit(&hspi1, &temp_data , 1, 100);
 8001f80:	f107 010e 	add.w	r1, r7, #14
 8001f84:	2364      	movs	r3, #100	@ 0x64
 8001f86:	2201      	movs	r2, #1
 8001f88:	4811      	ldr	r0, [pc, #68]	@ (8001fd0 <mpu9250_read_reg+0x74>)
 8001f8a:	f006 fac1 	bl	8008510 <HAL_SPI_Transmit>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	73fb      	strb	r3, [r7, #15]
	if(ret != HAL_OK)
 8001f92:	7bfb      	ldrb	r3, [r7, #15]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <mpu9250_read_reg+0x40>
		Error_Handler();
 8001f98:	f7ff ffb4 	bl	8001f04 <Error_Handler>
	ret = HAL_SPI_Receive(&hspi1, data, len, 100);
 8001f9c:	79bb      	ldrb	r3, [r7, #6]
 8001f9e:	b29a      	uxth	r2, r3
 8001fa0:	2364      	movs	r3, #100	@ 0x64
 8001fa2:	6839      	ldr	r1, [r7, #0]
 8001fa4:	480a      	ldr	r0, [pc, #40]	@ (8001fd0 <mpu9250_read_reg+0x74>)
 8001fa6:	f006 fca1 	bl	80088ec <HAL_SPI_Receive>
 8001faa:	4603      	mov	r3, r0
 8001fac:	73fb      	strb	r3, [r7, #15]
	if(ret != HAL_OK)
 8001fae:	7bfb      	ldrb	r3, [r7, #15]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <mpu9250_read_reg+0x5c>
		Error_Handler();
 8001fb4:	f7ff ffa6 	bl	8001f04 <Error_Handler>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8001fb8:	2201      	movs	r2, #1
 8001fba:	2120      	movs	r1, #32
 8001fbc:	4803      	ldr	r0, [pc, #12]	@ (8001fcc <mpu9250_read_reg+0x70>)
 8001fbe:	f003 fb1d 	bl	80055fc <HAL_GPIO_WritePin>
}
 8001fc2:	bf00      	nop
 8001fc4:	3710      	adds	r7, #16
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	58020000 	.word	0x58020000
 8001fd0:	240002c0 	.word	0x240002c0

08001fd4 <mpu9250_setup>:

void mpu9250_setup()
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
	mpu9250_write_reg(26, 0x05);		//enable digital low pass filter
 8001fd8:	2105      	movs	r1, #5
 8001fda:	201a      	movs	r0, #26
 8001fdc:	f7ff ff98 	bl	8001f10 <mpu9250_write_reg>
	mpu9250_write_reg(28, 0x10);		//set accelerometer full scale to +-8g
 8001fe0:	2110      	movs	r1, #16
 8001fe2:	201c      	movs	r0, #28
 8001fe4:	f7ff ff94 	bl	8001f10 <mpu9250_write_reg>
	mpu9250_write_reg(27, 0x08);		//set gyroscope full scale full scale to +-500deg
 8001fe8:	2108      	movs	r1, #8
 8001fea:	201b      	movs	r0, #27
 8001fec:	f7ff ff90 	bl	8001f10 <mpu9250_write_reg>
	mpu9250_calibrateGyro(1500);
 8001ff0:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001ff4:	f000 f814 	bl	8002020 <mpu9250_calibrateGyro>
	quat[0] = 1.0f;
 8001ff8:	4b08      	ldr	r3, [pc, #32]	@ (800201c <mpu9250_setup+0x48>)
 8001ffa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001ffe:	601a      	str	r2, [r3, #0]
	quat[1] = 0.0f;
 8002000:	4b06      	ldr	r3, [pc, #24]	@ (800201c <mpu9250_setup+0x48>)
 8002002:	f04f 0200 	mov.w	r2, #0
 8002006:	605a      	str	r2, [r3, #4]
	quat[2] = 0.0f;
 8002008:	4b04      	ldr	r3, [pc, #16]	@ (800201c <mpu9250_setup+0x48>)
 800200a:	f04f 0200 	mov.w	r2, #0
 800200e:	609a      	str	r2, [r3, #8]
	quat[3] = 0.0f;
 8002010:	4b02      	ldr	r3, [pc, #8]	@ (800201c <mpu9250_setup+0x48>)
 8002012:	f04f 0200 	mov.w	r2, #0
 8002016:	60da      	str	r2, [r3, #12]
//	// magnetometer setup
//	mpu9250_write_reg(0x6A, 0x20);
//	mpu9250_write_reg(0x24, 0x0D);
//	mpu9250_write_reg(0x25, 0x8C);
//	mpu9250_write_reg(0x26, 0x03);
}
 8002018:	bf00      	nop
 800201a:	bd80      	pop	{r7, pc}
 800201c:	240005ec 	.word	0x240005ec

08002020 <mpu9250_calibrateGyro>:
    mpu9250_write_reg(0x26, 0x03);                   // Start at HXL register
    mpu9250_write_reg(0x27, 0x87);                   // Enable reading 7 bytes (0x80 | 7)
}

void mpu9250_calibrateGyro(uint16_t numCalPoints)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	80fb      	strh	r3, [r7, #6]
    // Init
    int32_t x = 0;
 800202a:	2300      	movs	r3, #0
 800202c:	617b      	str	r3, [r7, #20]
    int32_t y = 0;
 800202e:	2300      	movs	r3, #0
 8002030:	613b      	str	r3, [r7, #16]
    int32_t z = 0;
 8002032:	2300      	movs	r3, #0
 8002034:	60fb      	str	r3, [r7, #12]

    // Zero guard
    if (numCalPoints == 0)
 8002036:	88fb      	ldrh	r3, [r7, #6]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d101      	bne.n	8002040 <mpu9250_calibrateGyro+0x20>
    {
        numCalPoints = 1;
 800203c:	2301      	movs	r3, #1
 800203e:	80fb      	strh	r3, [r7, #6]
    }

    // Save specified number of points
    for (uint16_t ii = 0; ii < numCalPoints; ii++)
 8002040:	2300      	movs	r3, #0
 8002042:	817b      	strh	r3, [r7, #10]
 8002044:	e01c      	b.n	8002080 <mpu9250_calibrateGyro+0x60>
    {
        mpu9250_getRawData();
 8002046:	f000 f855 	bl	80020f4 <mpu9250_getRawData>
        x += imu_raw_data.gyro_x;
 800204a:	4b28      	ldr	r3, [pc, #160]	@ (80020ec <mpu9250_calibrateGyro+0xcc>)
 800204c:	88db      	ldrh	r3, [r3, #6]
 800204e:	b21b      	sxth	r3, r3
 8002050:	461a      	mov	r2, r3
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	4413      	add	r3, r2
 8002056:	617b      	str	r3, [r7, #20]
        y += imu_raw_data.gyro_y;
 8002058:	4b24      	ldr	r3, [pc, #144]	@ (80020ec <mpu9250_calibrateGyro+0xcc>)
 800205a:	891b      	ldrh	r3, [r3, #8]
 800205c:	b21b      	sxth	r3, r3
 800205e:	461a      	mov	r2, r3
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	4413      	add	r3, r2
 8002064:	613b      	str	r3, [r7, #16]
        z += imu_raw_data.gyro_z;
 8002066:	4b21      	ldr	r3, [pc, #132]	@ (80020ec <mpu9250_calibrateGyro+0xcc>)
 8002068:	895b      	ldrh	r3, [r3, #10]
 800206a:	b21b      	sxth	r3, r3
 800206c:	461a      	mov	r2, r3
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	4413      	add	r3, r2
 8002072:	60fb      	str	r3, [r7, #12]
        HAL_Delay(3);
 8002074:	2003      	movs	r0, #3
 8002076:	f000 fe81 	bl	8002d7c <HAL_Delay>
    for (uint16_t ii = 0; ii < numCalPoints; ii++)
 800207a:	897b      	ldrh	r3, [r7, #10]
 800207c:	3301      	adds	r3, #1
 800207e:	817b      	strh	r3, [r7, #10]
 8002080:	897a      	ldrh	r2, [r7, #10]
 8002082:	88fb      	ldrh	r3, [r7, #6]
 8002084:	429a      	cmp	r2, r3
 8002086:	d3de      	bcc.n	8002046 <mpu9250_calibrateGyro+0x26>
    }

    // Average the saved data points to find the gyroscope offset
    imu_processed_data.gyro_offX = (float)x / (float)numCalPoints;
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	ee07 3a90 	vmov	s15, r3
 800208e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002092:	88fb      	ldrh	r3, [r7, #6]
 8002094:	ee07 3a90 	vmov	s15, r3
 8002098:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800209c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020a0:	4b13      	ldr	r3, [pc, #76]	@ (80020f0 <mpu9250_calibrateGyro+0xd0>)
 80020a2:	edc3 7a00 	vstr	s15, [r3]
    imu_processed_data.gyro_offY = (float)y / (float)numCalPoints;
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	ee07 3a90 	vmov	s15, r3
 80020ac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80020b0:	88fb      	ldrh	r3, [r7, #6]
 80020b2:	ee07 3a90 	vmov	s15, r3
 80020b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020be:	4b0c      	ldr	r3, [pc, #48]	@ (80020f0 <mpu9250_calibrateGyro+0xd0>)
 80020c0:	edc3 7a01 	vstr	s15, [r3, #4]
    imu_processed_data.gyro_offZ = (float)z / (float)numCalPoints;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	ee07 3a90 	vmov	s15, r3
 80020ca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80020ce:	88fb      	ldrh	r3, [r7, #6]
 80020d0:	ee07 3a90 	vmov	s15, r3
 80020d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020dc:	4b04      	ldr	r3, [pc, #16]	@ (80020f0 <mpu9250_calibrateGyro+0xd0>)
 80020de:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80020e2:	bf00      	nop
 80020e4:	3718      	adds	r7, #24
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	2400059c 	.word	0x2400059c
 80020f0:	240005b0 	.word	0x240005b0

080020f4 <mpu9250_getRawData>:



void mpu9250_getRawData()
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
	  uint8_t imu_data[6];

	  mpu9250_read_reg(59, imu_data, sizeof(imu_data));
 80020fa:	463b      	mov	r3, r7
 80020fc:	2206      	movs	r2, #6
 80020fe:	4619      	mov	r1, r3
 8002100:	203b      	movs	r0, #59	@ 0x3b
 8002102:	f7ff ff2b 	bl	8001f5c <mpu9250_read_reg>
	  imu_raw_data.accel_x = ((int16_t)imu_data[0]<<8) | imu_data[1];
 8002106:	783b      	ldrb	r3, [r7, #0]
 8002108:	021b      	lsls	r3, r3, #8
 800210a:	b21a      	sxth	r2, r3
 800210c:	787b      	ldrb	r3, [r7, #1]
 800210e:	b21b      	sxth	r3, r3
 8002110:	4313      	orrs	r3, r2
 8002112:	b21a      	sxth	r2, r3
 8002114:	4b1c      	ldr	r3, [pc, #112]	@ (8002188 <mpu9250_getRawData+0x94>)
 8002116:	801a      	strh	r2, [r3, #0]
	  imu_raw_data.accel_y = ((int16_t)imu_data[2]<<8) | imu_data[3];
 8002118:	78bb      	ldrb	r3, [r7, #2]
 800211a:	021b      	lsls	r3, r3, #8
 800211c:	b21a      	sxth	r2, r3
 800211e:	78fb      	ldrb	r3, [r7, #3]
 8002120:	b21b      	sxth	r3, r3
 8002122:	4313      	orrs	r3, r2
 8002124:	b21a      	sxth	r2, r3
 8002126:	4b18      	ldr	r3, [pc, #96]	@ (8002188 <mpu9250_getRawData+0x94>)
 8002128:	805a      	strh	r2, [r3, #2]
	  imu_raw_data.accel_z = ((int16_t)imu_data[4]<<8) | imu_data[5];
 800212a:	793b      	ldrb	r3, [r7, #4]
 800212c:	021b      	lsls	r3, r3, #8
 800212e:	b21a      	sxth	r2, r3
 8002130:	797b      	ldrb	r3, [r7, #5]
 8002132:	b21b      	sxth	r3, r3
 8002134:	4313      	orrs	r3, r2
 8002136:	b21a      	sxth	r2, r3
 8002138:	4b13      	ldr	r3, [pc, #76]	@ (8002188 <mpu9250_getRawData+0x94>)
 800213a:	809a      	strh	r2, [r3, #4]

	  mpu9250_read_reg(67, imu_data, sizeof(imu_data));
 800213c:	463b      	mov	r3, r7
 800213e:	2206      	movs	r2, #6
 8002140:	4619      	mov	r1, r3
 8002142:	2043      	movs	r0, #67	@ 0x43
 8002144:	f7ff ff0a 	bl	8001f5c <mpu9250_read_reg>
	  imu_raw_data.gyro_x = ((int16_t)imu_data[0]<<8) | imu_data[1];
 8002148:	783b      	ldrb	r3, [r7, #0]
 800214a:	021b      	lsls	r3, r3, #8
 800214c:	b21a      	sxth	r2, r3
 800214e:	787b      	ldrb	r3, [r7, #1]
 8002150:	b21b      	sxth	r3, r3
 8002152:	4313      	orrs	r3, r2
 8002154:	b21a      	sxth	r2, r3
 8002156:	4b0c      	ldr	r3, [pc, #48]	@ (8002188 <mpu9250_getRawData+0x94>)
 8002158:	80da      	strh	r2, [r3, #6]
	  imu_raw_data.gyro_y = ((int16_t)imu_data[2]<<8) | imu_data[3];
 800215a:	78bb      	ldrb	r3, [r7, #2]
 800215c:	021b      	lsls	r3, r3, #8
 800215e:	b21a      	sxth	r2, r3
 8002160:	78fb      	ldrb	r3, [r7, #3]
 8002162:	b21b      	sxth	r3, r3
 8002164:	4313      	orrs	r3, r2
 8002166:	b21a      	sxth	r2, r3
 8002168:	4b07      	ldr	r3, [pc, #28]	@ (8002188 <mpu9250_getRawData+0x94>)
 800216a:	811a      	strh	r2, [r3, #8]
	  imu_raw_data.gyro_z = ((int16_t)imu_data[4]<<8) | imu_data[5];
 800216c:	793b      	ldrb	r3, [r7, #4]
 800216e:	021b      	lsls	r3, r3, #8
 8002170:	b21a      	sxth	r2, r3
 8002172:	797b      	ldrb	r3, [r7, #5]
 8002174:	b21b      	sxth	r3, r3
 8002176:	4313      	orrs	r3, r2
 8002178:	b21a      	sxth	r2, r3
 800217a:	4b03      	ldr	r3, [pc, #12]	@ (8002188 <mpu9250_getRawData+0x94>)
 800217c:	815a      	strh	r2, [r3, #10]
}
 800217e:	bf00      	nop
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	2400059c 	.word	0x2400059c
 800218c:	00000000 	.word	0x00000000

08002190 <mpu9250_getProcessedAngle>:

void mpu9250_getProcessedAngle()
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
	  mpu9250_getRawData();
 8002196:	f7ff ffad 	bl	80020f4 <mpu9250_getRawData>

	  imu_processed_data.accel_x = ((float)imu_raw_data.accel_x/4096.0) * 9.81;
 800219a:	4bc3      	ldr	r3, [pc, #780]	@ (80024a8 <mpu9250_getProcessedAngle+0x318>)
 800219c:	881b      	ldrh	r3, [r3, #0]
 800219e:	b21b      	sxth	r3, r3
 80021a0:	ee07 3a90 	vmov	s15, r3
 80021a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021a8:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80021ac:	ed9f 5bb2 	vldr	d5, [pc, #712]	@ 8002478 <mpu9250_getProcessedAngle+0x2e8>
 80021b0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80021b4:	ed9f 6bb2 	vldr	d6, [pc, #712]	@ 8002480 <mpu9250_getProcessedAngle+0x2f0>
 80021b8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80021bc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80021c0:	4bba      	ldr	r3, [pc, #744]	@ (80024ac <mpu9250_getProcessedAngle+0x31c>)
 80021c2:	edc3 7a03 	vstr	s15, [r3, #12]
	  imu_processed_data.accel_y = ((float)imu_raw_data.accel_y/4096.0) * 9.81;
 80021c6:	4bb8      	ldr	r3, [pc, #736]	@ (80024a8 <mpu9250_getProcessedAngle+0x318>)
 80021c8:	885b      	ldrh	r3, [r3, #2]
 80021ca:	b21b      	sxth	r3, r3
 80021cc:	ee07 3a90 	vmov	s15, r3
 80021d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021d4:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80021d8:	ed9f 5ba7 	vldr	d5, [pc, #668]	@ 8002478 <mpu9250_getProcessedAngle+0x2e8>
 80021dc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80021e0:	ed9f 6ba7 	vldr	d6, [pc, #668]	@ 8002480 <mpu9250_getProcessedAngle+0x2f0>
 80021e4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80021e8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80021ec:	4baf      	ldr	r3, [pc, #700]	@ (80024ac <mpu9250_getProcessedAngle+0x31c>)
 80021ee:	edc3 7a04 	vstr	s15, [r3, #16]
	  imu_processed_data.accel_z = ((float)imu_raw_data.accel_z/4096.0) * 9.81;
 80021f2:	4bad      	ldr	r3, [pc, #692]	@ (80024a8 <mpu9250_getProcessedAngle+0x318>)
 80021f4:	889b      	ldrh	r3, [r3, #4]
 80021f6:	b21b      	sxth	r3, r3
 80021f8:	ee07 3a90 	vmov	s15, r3
 80021fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002200:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002204:	ed9f 5b9c 	vldr	d5, [pc, #624]	@ 8002478 <mpu9250_getProcessedAngle+0x2e8>
 8002208:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800220c:	ed9f 6b9c 	vldr	d6, [pc, #624]	@ 8002480 <mpu9250_getProcessedAngle+0x2f0>
 8002210:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002214:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002218:	4ba4      	ldr	r3, [pc, #656]	@ (80024ac <mpu9250_getProcessedAngle+0x31c>)
 800221a:	edc3 7a05 	vstr	s15, [r3, #20]
//	  imu_processed_data.accel_z -= 4;	//offset AccZ to be around 0

	  imu_processed_data.gyro_x = ((float)imu_raw_data.gyro_x - imu_processed_data.gyro_offX)/65.5 * M_PI/180.0f;
 800221e:	4ba2      	ldr	r3, [pc, #648]	@ (80024a8 <mpu9250_getProcessedAngle+0x318>)
 8002220:	88db      	ldrh	r3, [r3, #6]
 8002222:	b21b      	sxth	r3, r3
 8002224:	ee07 3a90 	vmov	s15, r3
 8002228:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800222c:	4b9f      	ldr	r3, [pc, #636]	@ (80024ac <mpu9250_getProcessedAngle+0x31c>)
 800222e:	edd3 7a00 	vldr	s15, [r3]
 8002232:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002236:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800223a:	ed9f 5b93 	vldr	d5, [pc, #588]	@ 8002488 <mpu9250_getProcessedAngle+0x2f8>
 800223e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002242:	ed9f 6b93 	vldr	d6, [pc, #588]	@ 8002490 <mpu9250_getProcessedAngle+0x300>
 8002246:	ee27 6b06 	vmul.f64	d6, d7, d6
 800224a:	ed9f 5b93 	vldr	d5, [pc, #588]	@ 8002498 <mpu9250_getProcessedAngle+0x308>
 800224e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002252:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002256:	4b95      	ldr	r3, [pc, #596]	@ (80024ac <mpu9250_getProcessedAngle+0x31c>)
 8002258:	edc3 7a06 	vstr	s15, [r3, #24]
	  imu_processed_data.gyro_y = ((float)imu_raw_data.gyro_y - imu_processed_data.gyro_offY)/65.5 * M_PI/180.0f;;
 800225c:	4b92      	ldr	r3, [pc, #584]	@ (80024a8 <mpu9250_getProcessedAngle+0x318>)
 800225e:	891b      	ldrh	r3, [r3, #8]
 8002260:	b21b      	sxth	r3, r3
 8002262:	ee07 3a90 	vmov	s15, r3
 8002266:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800226a:	4b90      	ldr	r3, [pc, #576]	@ (80024ac <mpu9250_getProcessedAngle+0x31c>)
 800226c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002270:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002274:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002278:	ed9f 5b83 	vldr	d5, [pc, #524]	@ 8002488 <mpu9250_getProcessedAngle+0x2f8>
 800227c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002280:	ed9f 6b83 	vldr	d6, [pc, #524]	@ 8002490 <mpu9250_getProcessedAngle+0x300>
 8002284:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002288:	ed9f 5b83 	vldr	d5, [pc, #524]	@ 8002498 <mpu9250_getProcessedAngle+0x308>
 800228c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002290:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002294:	4b85      	ldr	r3, [pc, #532]	@ (80024ac <mpu9250_getProcessedAngle+0x31c>)
 8002296:	edc3 7a07 	vstr	s15, [r3, #28]
	  imu_processed_data.gyro_z = ((float)imu_raw_data.gyro_z - imu_processed_data.gyro_offZ)/65.5 * M_PI/180.0f;;
 800229a:	4b83      	ldr	r3, [pc, #524]	@ (80024a8 <mpu9250_getProcessedAngle+0x318>)
 800229c:	895b      	ldrh	r3, [r3, #10]
 800229e:	b21b      	sxth	r3, r3
 80022a0:	ee07 3a90 	vmov	s15, r3
 80022a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022a8:	4b80      	ldr	r3, [pc, #512]	@ (80024ac <mpu9250_getProcessedAngle+0x31c>)
 80022aa:	edd3 7a02 	vldr	s15, [r3, #8]
 80022ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022b2:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80022b6:	ed9f 5b74 	vldr	d5, [pc, #464]	@ 8002488 <mpu9250_getProcessedAngle+0x2f8>
 80022ba:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80022be:	ed9f 6b74 	vldr	d6, [pc, #464]	@ 8002490 <mpu9250_getProcessedAngle+0x300>
 80022c2:	ee27 6b06 	vmul.f64	d6, d7, d6
 80022c6:	ed9f 5b74 	vldr	d5, [pc, #464]	@ 8002498 <mpu9250_getProcessedAngle+0x308>
 80022ca:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80022ce:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80022d2:	4b76      	ldr	r3, [pc, #472]	@ (80024ac <mpu9250_getProcessedAngle+0x31c>)
 80022d4:	edc3 7a08 	vstr	s15, [r3, #32]
//	  mpu9250_read_reg(0x49, imu_data, sizeof(imu_data));
//	  imu_raw_data.mag_x = ((int16_t)imu_data[0]<<8) | imu_data[1];
//	  imu_raw_data.mag_y = ((int16_t)imu_data[2]<<8) | imu_data[3];
//	  imu_raw_data.mag_z = ((int16_t)imu_data[4]<<8) | imu_data[5];

	  MahonyAHRSupdateIMU(quat, imu_processed_data.gyro_x, imu_processed_data.gyro_y, imu_processed_data.gyro_z, imu_processed_data.accel_x, imu_processed_data.accel_y ,imu_processed_data.accel_z);
 80022d8:	4b74      	ldr	r3, [pc, #464]	@ (80024ac <mpu9250_getProcessedAngle+0x31c>)
 80022da:	edd3 7a06 	vldr	s15, [r3, #24]
 80022de:	4b73      	ldr	r3, [pc, #460]	@ (80024ac <mpu9250_getProcessedAngle+0x31c>)
 80022e0:	ed93 7a07 	vldr	s14, [r3, #28]
 80022e4:	4b71      	ldr	r3, [pc, #452]	@ (80024ac <mpu9250_getProcessedAngle+0x31c>)
 80022e6:	edd3 6a08 	vldr	s13, [r3, #32]
 80022ea:	4b70      	ldr	r3, [pc, #448]	@ (80024ac <mpu9250_getProcessedAngle+0x31c>)
 80022ec:	ed93 6a03 	vldr	s12, [r3, #12]
 80022f0:	4b6e      	ldr	r3, [pc, #440]	@ (80024ac <mpu9250_getProcessedAngle+0x31c>)
 80022f2:	edd3 5a04 	vldr	s11, [r3, #16]
 80022f6:	4b6d      	ldr	r3, [pc, #436]	@ (80024ac <mpu9250_getProcessedAngle+0x31c>)
 80022f8:	ed93 5a05 	vldr	s10, [r3, #20]
 80022fc:	eef0 2a45 	vmov.f32	s5, s10
 8002300:	eeb0 2a65 	vmov.f32	s4, s11
 8002304:	eef0 1a46 	vmov.f32	s3, s12
 8002308:	eeb0 1a66 	vmov.f32	s2, s13
 800230c:	eef0 0a47 	vmov.f32	s1, s14
 8002310:	eeb0 0a67 	vmov.f32	s0, s15
 8002314:	4866      	ldr	r0, [pc, #408]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 8002316:	f7fe fba7 	bl	8000a68 <MahonyAHRSupdateIMU>

	    /* Quternion to Euler */
	  float radPitch = asinf(-2.0f * (quat[1] * quat[3] - quat[0] * quat[2]));
 800231a:	4b65      	ldr	r3, [pc, #404]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 800231c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002320:	4b63      	ldr	r3, [pc, #396]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 8002322:	edd3 7a03 	vldr	s15, [r3, #12]
 8002326:	ee27 7a27 	vmul.f32	s14, s14, s15
 800232a:	4b61      	ldr	r3, [pc, #388]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 800232c:	edd3 6a00 	vldr	s13, [r3]
 8002330:	4b5f      	ldr	r3, [pc, #380]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 8002332:	edd3 7a02 	vldr	s15, [r3, #8]
 8002336:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800233a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800233e:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8002342:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002346:	eeb0 0a67 	vmov.f32	s0, s15
 800234a:	f00d fde3 	bl	800ff14 <asinf>
 800234e:	ed87 0a03 	vstr	s0, [r7, #12]
	  float radRoll = atan2f(2.0f * (quat[0] * quat[1] + quat[2] * quat[3]), 2.0f * (quat[0] * quat[0] + quat[3] * quat[3]) - 1.0f);
 8002352:	4b57      	ldr	r3, [pc, #348]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 8002354:	ed93 7a00 	vldr	s14, [r3]
 8002358:	4b55      	ldr	r3, [pc, #340]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 800235a:	edd3 7a01 	vldr	s15, [r3, #4]
 800235e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002362:	4b53      	ldr	r3, [pc, #332]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 8002364:	edd3 6a02 	vldr	s13, [r3, #8]
 8002368:	4b51      	ldr	r3, [pc, #324]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 800236a:	edd3 7a03 	vldr	s15, [r3, #12]
 800236e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002372:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002376:	ee37 6aa7 	vadd.f32	s12, s15, s15
 800237a:	4b4d      	ldr	r3, [pc, #308]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 800237c:	ed93 7a00 	vldr	s14, [r3]
 8002380:	4b4b      	ldr	r3, [pc, #300]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 8002382:	edd3 7a00 	vldr	s15, [r3]
 8002386:	ee27 7a27 	vmul.f32	s14, s14, s15
 800238a:	4b49      	ldr	r3, [pc, #292]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 800238c:	edd3 6a03 	vldr	s13, [r3, #12]
 8002390:	4b47      	ldr	r3, [pc, #284]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 8002392:	edd3 7a03 	vldr	s15, [r3, #12]
 8002396:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800239a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800239e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80023a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80023aa:	eef0 0a67 	vmov.f32	s1, s15
 80023ae:	eeb0 0a46 	vmov.f32	s0, s12
 80023b2:	f00d fddb 	bl	800ff6c <atan2f>
 80023b6:	ed87 0a02 	vstr	s0, [r7, #8]
	  float radYaw =  atan2f(2.0f * (quat[0] * quat[3] + quat[1] * quat[2]), 2.0f * (quat[0] * quat[0] + quat[1] * quat[1]) - 1.0f);
 80023ba:	4b3d      	ldr	r3, [pc, #244]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 80023bc:	ed93 7a00 	vldr	s14, [r3]
 80023c0:	4b3b      	ldr	r3, [pc, #236]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 80023c2:	edd3 7a03 	vldr	s15, [r3, #12]
 80023c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023ca:	4b39      	ldr	r3, [pc, #228]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 80023cc:	edd3 6a01 	vldr	s13, [r3, #4]
 80023d0:	4b37      	ldr	r3, [pc, #220]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 80023d2:	edd3 7a02 	vldr	s15, [r3, #8]
 80023d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023de:	ee37 6aa7 	vadd.f32	s12, s15, s15
 80023e2:	4b33      	ldr	r3, [pc, #204]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 80023e4:	ed93 7a00 	vldr	s14, [r3]
 80023e8:	4b31      	ldr	r3, [pc, #196]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 80023ea:	edd3 7a00 	vldr	s15, [r3]
 80023ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023f2:	4b2f      	ldr	r3, [pc, #188]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 80023f4:	edd3 6a01 	vldr	s13, [r3, #4]
 80023f8:	4b2d      	ldr	r3, [pc, #180]	@ (80024b0 <mpu9250_getProcessedAngle+0x320>)
 80023fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80023fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002402:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002406:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800240a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800240e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002412:	eef0 0a67 	vmov.f32	s1, s15
 8002416:	eeb0 0a46 	vmov.f32	s0, s12
 800241a:	f00d fda7 	bl	800ff6c <atan2f>
 800241e:	ed87 0a01 	vstr	s0, [r7, #4]
	    /* Radian to Degree*/
	  imu_angles.pitch = radPitch * RAD_TO_DEG;
 8002422:	edd7 7a03 	vldr	s15, [r7, #12]
 8002426:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800242a:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 80024a0 <mpu9250_getProcessedAngle+0x310>
 800242e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002432:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002436:	4b1f      	ldr	r3, [pc, #124]	@ (80024b4 <mpu9250_getProcessedAngle+0x324>)
 8002438:	edc3 7a01 	vstr	s15, [r3, #4]
	  imu_angles.roll = radRoll * RAD_TO_DEG;
 800243c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002440:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002444:	ed9f 6b16 	vldr	d6, [pc, #88]	@ 80024a0 <mpu9250_getProcessedAngle+0x310>
 8002448:	ee27 7b06 	vmul.f64	d7, d7, d6
 800244c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002450:	4b18      	ldr	r3, [pc, #96]	@ (80024b4 <mpu9250_getProcessedAngle+0x324>)
 8002452:	edc3 7a00 	vstr	s15, [r3]
	  imu_angles.yaw = radYaw * RAD_TO_DEG;
 8002456:	edd7 7a01 	vldr	s15, [r7, #4]
 800245a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800245e:	ed9f 6b10 	vldr	d6, [pc, #64]	@ 80024a0 <mpu9250_getProcessedAngle+0x310>
 8002462:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002466:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800246a:	4b12      	ldr	r3, [pc, #72]	@ (80024b4 <mpu9250_getProcessedAngle+0x324>)
 800246c:	edc3 7a02 	vstr	s15, [r3, #8]

}
 8002470:	bf00      	nop
 8002472:	3710      	adds	r7, #16
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	00000000 	.word	0x00000000
 800247c:	40b00000 	.word	0x40b00000
 8002480:	51eb851f 	.word	0x51eb851f
 8002484:	40239eb8 	.word	0x40239eb8
 8002488:	00000000 	.word	0x00000000
 800248c:	40506000 	.word	0x40506000
 8002490:	54442d18 	.word	0x54442d18
 8002494:	400921fb 	.word	0x400921fb
 8002498:	00000000 	.word	0x00000000
 800249c:	40668000 	.word	0x40668000
 80024a0:	1a63c1f8 	.word	0x1a63c1f8
 80024a4:	404ca5dc 	.word	0x404ca5dc
 80024a8:	2400059c 	.word	0x2400059c
 80024ac:	240005b0 	.word	0x240005b0
 80024b0:	240005ec 	.word	0x240005ec
 80024b4:	240005e0 	.word	0x240005e0

080024b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024be:	4b0a      	ldr	r3, [pc, #40]	@ (80024e8 <HAL_MspInit+0x30>)
 80024c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80024c4:	4a08      	ldr	r2, [pc, #32]	@ (80024e8 <HAL_MspInit+0x30>)
 80024c6:	f043 0302 	orr.w	r3, r3, #2
 80024ca:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80024ce:	4b06      	ldr	r3, [pc, #24]	@ (80024e8 <HAL_MspInit+0x30>)
 80024d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80024d4:	f003 0302 	and.w	r3, r3, #2
 80024d8:	607b      	str	r3, [r7, #4]
 80024da:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr
 80024e8:	58024400 	.word	0x58024400

080024ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b0be      	sub	sp, #248	@ 0xf8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80024f8:	2200      	movs	r2, #0
 80024fa:	601a      	str	r2, [r3, #0]
 80024fc:	605a      	str	r2, [r3, #4]
 80024fe:	609a      	str	r2, [r3, #8]
 8002500:	60da      	str	r2, [r3, #12]
 8002502:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002504:	f107 0320 	add.w	r3, r7, #32
 8002508:	22c0      	movs	r2, #192	@ 0xc0
 800250a:	2100      	movs	r1, #0
 800250c:	4618      	mov	r0, r3
 800250e:	f00a f9ec 	bl	800c8ea <memset>
  if(hspi->Instance==SPI1)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a71      	ldr	r2, [pc, #452]	@ (80026dc <HAL_SPI_MspInit+0x1f0>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d16a      	bne.n	80025f2 <HAL_SPI_MspInit+0x106>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800251c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002520:	f04f 0300 	mov.w	r3, #0
 8002524:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002528:	2300      	movs	r3, #0
 800252a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800252e:	f107 0320 	add.w	r3, r7, #32
 8002532:	4618      	mov	r0, r3
 8002534:	f004 f89c 	bl	8006670 <HAL_RCCEx_PeriphCLKConfig>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 800253e:	f7ff fce1 	bl	8001f04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002542:	4b67      	ldr	r3, [pc, #412]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002544:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002548:	4a65      	ldr	r2, [pc, #404]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 800254a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800254e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002552:	4b63      	ldr	r3, [pc, #396]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002554:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002558:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800255c:	61fb      	str	r3, [r7, #28]
 800255e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002560:	4b5f      	ldr	r3, [pc, #380]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002562:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002566:	4a5e      	ldr	r2, [pc, #376]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002568:	f043 0301 	orr.w	r3, r3, #1
 800256c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002570:	4b5b      	ldr	r3, [pc, #364]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	61bb      	str	r3, [r7, #24]
 800257c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800257e:	4b58      	ldr	r3, [pc, #352]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002580:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002584:	4a56      	ldr	r2, [pc, #344]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002586:	f043 0302 	orr.w	r3, r3, #2
 800258a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800258e:	4b54      	ldr	r3, [pc, #336]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002590:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002594:	f003 0302 	and.w	r3, r3, #2
 8002598:	617b      	str	r3, [r7, #20]
 800259a:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA7     ------> SPI1_MOSI
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800259c:	2380      	movs	r3, #128	@ 0x80
 800259e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a2:	2302      	movs	r3, #2
 80025a4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a8:	2300      	movs	r3, #0
 80025aa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ae:	2300      	movs	r3, #0
 80025b0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025b4:	2305      	movs	r3, #5
 80025b6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ba:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80025be:	4619      	mov	r1, r3
 80025c0:	4848      	ldr	r0, [pc, #288]	@ (80026e4 <HAL_SPI_MspInit+0x1f8>)
 80025c2:	f002 fe6b 	bl	800529c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80025c6:	2318      	movs	r3, #24
 80025c8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025cc:	2302      	movs	r3, #2
 80025ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d2:	2300      	movs	r3, #0
 80025d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025d8:	2300      	movs	r3, #0
 80025da:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025de:	2305      	movs	r3, #5
 80025e0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025e4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80025e8:	4619      	mov	r1, r3
 80025ea:	483f      	ldr	r0, [pc, #252]	@ (80026e8 <HAL_SPI_MspInit+0x1fc>)
 80025ec:	f002 fe56 	bl	800529c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80025f0:	e070      	b.n	80026d4 <HAL_SPI_MspInit+0x1e8>
  else if(hspi->Instance==SPI2)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a3d      	ldr	r2, [pc, #244]	@ (80026ec <HAL_SPI_MspInit+0x200>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d16b      	bne.n	80026d4 <HAL_SPI_MspInit+0x1e8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80025fc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002600:	f04f 0300 	mov.w	r3, #0
 8002604:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002608:	2300      	movs	r3, #0
 800260a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800260e:	f107 0320 	add.w	r3, r7, #32
 8002612:	4618      	mov	r0, r3
 8002614:	f004 f82c 	bl	8006670 <HAL_RCCEx_PeriphCLKConfig>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <HAL_SPI_MspInit+0x136>
      Error_Handler();
 800261e:	f7ff fc71 	bl	8001f04 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002622:	4b2f      	ldr	r3, [pc, #188]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002624:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002628:	4a2d      	ldr	r2, [pc, #180]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 800262a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800262e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002632:	4b2b      	ldr	r3, [pc, #172]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002634:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002638:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800263c:	613b      	str	r3, [r7, #16]
 800263e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002640:	4b27      	ldr	r3, [pc, #156]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002642:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002646:	4a26      	ldr	r2, [pc, #152]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002648:	f043 0302 	orr.w	r3, r3, #2
 800264c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002650:	4b23      	ldr	r3, [pc, #140]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002652:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002656:	f003 0302 	and.w	r3, r3, #2
 800265a:	60fb      	str	r3, [r7, #12]
 800265c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800265e:	4b20      	ldr	r3, [pc, #128]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002660:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002664:	4a1e      	ldr	r2, [pc, #120]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002666:	f043 0301 	orr.w	r3, r3, #1
 800266a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800266e:	4b1c      	ldr	r3, [pc, #112]	@ (80026e0 <HAL_SPI_MspInit+0x1f4>)
 8002670:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002674:	f003 0301 	and.w	r3, r3, #1
 8002678:	60bb      	str	r3, [r7, #8]
 800267a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800267c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002680:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002684:	2302      	movs	r3, #2
 8002686:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268a:	2300      	movs	r3, #0
 800268c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002690:	2300      	movs	r3, #0
 8002692:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002696:	2305      	movs	r3, #5
 8002698:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800269c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80026a0:	4619      	mov	r1, r3
 80026a2:	4811      	ldr	r0, [pc, #68]	@ (80026e8 <HAL_SPI_MspInit+0x1fc>)
 80026a4:	f002 fdfa 	bl	800529c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80026a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026ac:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b0:	2302      	movs	r3, #2
 80026b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b6:	2300      	movs	r3, #0
 80026b8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026bc:	2300      	movs	r3, #0
 80026be:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80026c2:	2305      	movs	r3, #5
 80026c4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026c8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80026cc:	4619      	mov	r1, r3
 80026ce:	4805      	ldr	r0, [pc, #20]	@ (80026e4 <HAL_SPI_MspInit+0x1f8>)
 80026d0:	f002 fde4 	bl	800529c <HAL_GPIO_Init>
}
 80026d4:	bf00      	nop
 80026d6:	37f8      	adds	r7, #248	@ 0xf8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	40013000 	.word	0x40013000
 80026e0:	58024400 	.word	0x58024400
 80026e4:	58020000 	.word	0x58020000
 80026e8:	58020400 	.word	0x58020400
 80026ec:	40003800 	.word	0x40003800

080026f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002700:	d117      	bne.n	8002732 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002702:	4b30      	ldr	r3, [pc, #192]	@ (80027c4 <HAL_TIM_Base_MspInit+0xd4>)
 8002704:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002708:	4a2e      	ldr	r2, [pc, #184]	@ (80027c4 <HAL_TIM_Base_MspInit+0xd4>)
 800270a:	f043 0301 	orr.w	r3, r3, #1
 800270e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002712:	4b2c      	ldr	r3, [pc, #176]	@ (80027c4 <HAL_TIM_Base_MspInit+0xd4>)
 8002714:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002718:	f003 0301 	and.w	r3, r3, #1
 800271c:	60fb      	str	r3, [r7, #12]
 800271e:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002720:	2200      	movs	r2, #0
 8002722:	2100      	movs	r1, #0
 8002724:	201c      	movs	r0, #28
 8002726:	f000 fc34 	bl	8002f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800272a:	201c      	movs	r0, #28
 800272c:	f000 fc4b 	bl	8002fc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002730:	e044      	b.n	80027bc <HAL_TIM_Base_MspInit+0xcc>
  else if(htim_base->Instance==TIM3)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a24      	ldr	r2, [pc, #144]	@ (80027c8 <HAL_TIM_Base_MspInit+0xd8>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d13f      	bne.n	80027bc <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800273c:	4b21      	ldr	r3, [pc, #132]	@ (80027c4 <HAL_TIM_Base_MspInit+0xd4>)
 800273e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002742:	4a20      	ldr	r2, [pc, #128]	@ (80027c4 <HAL_TIM_Base_MspInit+0xd4>)
 8002744:	f043 0302 	orr.w	r3, r3, #2
 8002748:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800274c:	4b1d      	ldr	r3, [pc, #116]	@ (80027c4 <HAL_TIM_Base_MspInit+0xd4>)
 800274e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	60bb      	str	r3, [r7, #8]
 8002758:	68bb      	ldr	r3, [r7, #8]
    hdma_tim3_ch1.Instance = DMA1_Stream0;
 800275a:	4b1c      	ldr	r3, [pc, #112]	@ (80027cc <HAL_TIM_Base_MspInit+0xdc>)
 800275c:	4a1c      	ldr	r2, [pc, #112]	@ (80027d0 <HAL_TIM_Base_MspInit+0xe0>)
 800275e:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 8002760:	4b1a      	ldr	r3, [pc, #104]	@ (80027cc <HAL_TIM_Base_MspInit+0xdc>)
 8002762:	2217      	movs	r2, #23
 8002764:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002766:	4b19      	ldr	r3, [pc, #100]	@ (80027cc <HAL_TIM_Base_MspInit+0xdc>)
 8002768:	2240      	movs	r2, #64	@ 0x40
 800276a:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800276c:	4b17      	ldr	r3, [pc, #92]	@ (80027cc <HAL_TIM_Base_MspInit+0xdc>)
 800276e:	2200      	movs	r2, #0
 8002770:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002772:	4b16      	ldr	r3, [pc, #88]	@ (80027cc <HAL_TIM_Base_MspInit+0xdc>)
 8002774:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002778:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800277a:	4b14      	ldr	r3, [pc, #80]	@ (80027cc <HAL_TIM_Base_MspInit+0xdc>)
 800277c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002780:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002782:	4b12      	ldr	r3, [pc, #72]	@ (80027cc <HAL_TIM_Base_MspInit+0xdc>)
 8002784:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002788:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_CIRCULAR;
 800278a:	4b10      	ldr	r3, [pc, #64]	@ (80027cc <HAL_TIM_Base_MspInit+0xdc>)
 800278c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002790:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8002792:	4b0e      	ldr	r3, [pc, #56]	@ (80027cc <HAL_TIM_Base_MspInit+0xdc>)
 8002794:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002798:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800279a:	4b0c      	ldr	r3, [pc, #48]	@ (80027cc <HAL_TIM_Base_MspInit+0xdc>)
 800279c:	2200      	movs	r2, #0
 800279e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 80027a0:	480a      	ldr	r0, [pc, #40]	@ (80027cc <HAL_TIM_Base_MspInit+0xdc>)
 80027a2:	f000 fca3 	bl	80030ec <HAL_DMA_Init>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <HAL_TIM_Base_MspInit+0xc0>
      Error_Handler();
 80027ac:	f7ff fbaa 	bl	8001f04 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	4a06      	ldr	r2, [pc, #24]	@ (80027cc <HAL_TIM_Base_MspInit+0xdc>)
 80027b4:	625a      	str	r2, [r3, #36]	@ 0x24
 80027b6:	4a05      	ldr	r2, [pc, #20]	@ (80027cc <HAL_TIM_Base_MspInit+0xdc>)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80027bc:	bf00      	nop
 80027be:	3710      	adds	r7, #16
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	58024400 	.word	0x58024400
 80027c8:	40000400 	.word	0x40000400
 80027cc:	24000468 	.word	0x24000468
 80027d0:	40020010 	.word	0x40020010

080027d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b088      	sub	sp, #32
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027dc:	f107 030c 	add.w	r3, r7, #12
 80027e0:	2200      	movs	r2, #0
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	605a      	str	r2, [r3, #4]
 80027e6:	609a      	str	r2, [r3, #8]
 80027e8:	60da      	str	r2, [r3, #12]
 80027ea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a12      	ldr	r2, [pc, #72]	@ (800283c <HAL_TIM_MspPostInit+0x68>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d11e      	bne.n	8002834 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027f6:	4b12      	ldr	r3, [pc, #72]	@ (8002840 <HAL_TIM_MspPostInit+0x6c>)
 80027f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027fc:	4a10      	ldr	r2, [pc, #64]	@ (8002840 <HAL_TIM_MspPostInit+0x6c>)
 80027fe:	f043 0304 	orr.w	r3, r3, #4
 8002802:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002806:	4b0e      	ldr	r3, [pc, #56]	@ (8002840 <HAL_TIM_MspPostInit+0x6c>)
 8002808:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800280c:	f003 0304 	and.w	r3, r3, #4
 8002810:	60bb      	str	r3, [r7, #8]
 8002812:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002814:	2340      	movs	r3, #64	@ 0x40
 8002816:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002818:	2302      	movs	r3, #2
 800281a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281c:	2300      	movs	r3, #0
 800281e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002820:	2300      	movs	r3, #0
 8002822:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002824:	2302      	movs	r3, #2
 8002826:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002828:	f107 030c 	add.w	r3, r7, #12
 800282c:	4619      	mov	r1, r3
 800282e:	4805      	ldr	r0, [pc, #20]	@ (8002844 <HAL_TIM_MspPostInit+0x70>)
 8002830:	f002 fd34 	bl	800529c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002834:	bf00      	nop
 8002836:	3720      	adds	r7, #32
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	40000400 	.word	0x40000400
 8002840:	58024400 	.word	0x58024400
 8002844:	58020800 	.word	0x58020800

08002848 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b0ba      	sub	sp, #232	@ 0xe8
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002850:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002854:	2200      	movs	r2, #0
 8002856:	601a      	str	r2, [r3, #0]
 8002858:	605a      	str	r2, [r3, #4]
 800285a:	609a      	str	r2, [r3, #8]
 800285c:	60da      	str	r2, [r3, #12]
 800285e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002860:	f107 0310 	add.w	r3, r7, #16
 8002864:	22c0      	movs	r2, #192	@ 0xc0
 8002866:	2100      	movs	r1, #0
 8002868:	4618      	mov	r0, r3
 800286a:	f00a f83e 	bl	800c8ea <memset>
  if(huart->Instance==USART2)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a26      	ldr	r2, [pc, #152]	@ (800290c <HAL_UART_MspInit+0xc4>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d145      	bne.n	8002904 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002878:	f04f 0202 	mov.w	r2, #2
 800287c:	f04f 0300 	mov.w	r3, #0
 8002880:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002884:	2300      	movs	r3, #0
 8002886:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800288a:	f107 0310 	add.w	r3, r7, #16
 800288e:	4618      	mov	r0, r3
 8002890:	f003 feee 	bl	8006670 <HAL_RCCEx_PeriphCLKConfig>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800289a:	f7ff fb33 	bl	8001f04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800289e:	4b1c      	ldr	r3, [pc, #112]	@ (8002910 <HAL_UART_MspInit+0xc8>)
 80028a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028a4:	4a1a      	ldr	r2, [pc, #104]	@ (8002910 <HAL_UART_MspInit+0xc8>)
 80028a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028aa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80028ae:	4b18      	ldr	r3, [pc, #96]	@ (8002910 <HAL_UART_MspInit+0xc8>)
 80028b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028b8:	60fb      	str	r3, [r7, #12]
 80028ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028bc:	4b14      	ldr	r3, [pc, #80]	@ (8002910 <HAL_UART_MspInit+0xc8>)
 80028be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028c2:	4a13      	ldr	r2, [pc, #76]	@ (8002910 <HAL_UART_MspInit+0xc8>)
 80028c4:	f043 0301 	orr.w	r3, r3, #1
 80028c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028cc:	4b10      	ldr	r3, [pc, #64]	@ (8002910 <HAL_UART_MspInit+0xc8>)
 80028ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	60bb      	str	r3, [r7, #8]
 80028d8:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028da:	230c      	movs	r3, #12
 80028dc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e0:	2302      	movs	r3, #2
 80028e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e6:	2300      	movs	r3, #0
 80028e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ec:	2300      	movs	r3, #0
 80028ee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028f2:	2307      	movs	r3, #7
 80028f4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80028fc:	4619      	mov	r1, r3
 80028fe:	4805      	ldr	r0, [pc, #20]	@ (8002914 <HAL_UART_MspInit+0xcc>)
 8002900:	f002 fccc 	bl	800529c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002904:	bf00      	nop
 8002906:	37e8      	adds	r7, #232	@ 0xe8
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	40004400 	.word	0x40004400
 8002910:	58024400 	.word	0x58024400
 8002914:	58020000 	.word	0x58020000

08002918 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800291c:	bf00      	nop
 800291e:	e7fd      	b.n	800291c <NMI_Handler+0x4>

08002920 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002924:	bf00      	nop
 8002926:	e7fd      	b.n	8002924 <HardFault_Handler+0x4>

08002928 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800292c:	bf00      	nop
 800292e:	e7fd      	b.n	800292c <MemManage_Handler+0x4>

08002930 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002934:	bf00      	nop
 8002936:	e7fd      	b.n	8002934 <BusFault_Handler+0x4>

08002938 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800293c:	bf00      	nop
 800293e:	e7fd      	b.n	800293c <UsageFault_Handler+0x4>

08002940 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002944:	bf00      	nop
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr

0800294e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800294e:	b480      	push	{r7}
 8002950:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002952:	bf00      	nop
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr

0800296a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800296e:	f000 f9e5 	bl	8002d3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002972:	bf00      	nop
 8002974:	bd80      	pop	{r7, pc}
	...

08002978 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 800297c:	4802      	ldr	r0, [pc, #8]	@ (8002988 <DMA1_Stream0_IRQHandler+0x10>)
 800297e:	f001 f97b 	bl	8003c78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002982:	bf00      	nop
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	24000468 	.word	0x24000468

0800298c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002990:	4802      	ldr	r0, [pc, #8]	@ (800299c <TIM2_IRQHandler+0x10>)
 8002992:	f006 fe5d 	bl	8009650 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002996:	bf00      	nop
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	240003d0 	.word	0x240003d0

080029a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  return 1;
 80029a4:	2301      	movs	r3, #1
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <_kill>:

int _kill(int pid, int sig)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80029ba:	f009 ffe9 	bl	800c990 <__errno>
 80029be:	4603      	mov	r3, r0
 80029c0:	2216      	movs	r2, #22
 80029c2:	601a      	str	r2, [r3, #0]
  return -1;
 80029c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3708      	adds	r7, #8
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <_exit>:

void _exit (int status)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80029d8:	f04f 31ff 	mov.w	r1, #4294967295
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f7ff ffe7 	bl	80029b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80029e2:	bf00      	nop
 80029e4:	e7fd      	b.n	80029e2 <_exit+0x12>

080029e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029e6:	b580      	push	{r7, lr}
 80029e8:	b086      	sub	sp, #24
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	60f8      	str	r0, [r7, #12]
 80029ee:	60b9      	str	r1, [r7, #8]
 80029f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029f2:	2300      	movs	r3, #0
 80029f4:	617b      	str	r3, [r7, #20]
 80029f6:	e00a      	b.n	8002a0e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80029f8:	f3af 8000 	nop.w
 80029fc:	4601      	mov	r1, r0
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	1c5a      	adds	r2, r3, #1
 8002a02:	60ba      	str	r2, [r7, #8]
 8002a04:	b2ca      	uxtb	r2, r1
 8002a06:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	617b      	str	r3, [r7, #20]
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	dbf0      	blt.n	80029f8 <_read+0x12>
  }

  return len;
 8002a16:	687b      	ldr	r3, [r7, #4]
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3718      	adds	r7, #24
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a48:	605a      	str	r2, [r3, #4]
  return 0;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <_isatty>:

int _isatty(int file)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002a60:	2301      	movs	r3, #1
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	370c      	adds	r7, #12
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr

08002a6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b085      	sub	sp, #20
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	60f8      	str	r0, [r7, #12]
 8002a76:	60b9      	str	r1, [r7, #8]
 8002a78:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3714      	adds	r7, #20
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr

08002a88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a90:	4a14      	ldr	r2, [pc, #80]	@ (8002ae4 <_sbrk+0x5c>)
 8002a92:	4b15      	ldr	r3, [pc, #84]	@ (8002ae8 <_sbrk+0x60>)
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a9c:	4b13      	ldr	r3, [pc, #76]	@ (8002aec <_sbrk+0x64>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d102      	bne.n	8002aaa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002aa4:	4b11      	ldr	r3, [pc, #68]	@ (8002aec <_sbrk+0x64>)
 8002aa6:	4a12      	ldr	r2, [pc, #72]	@ (8002af0 <_sbrk+0x68>)
 8002aa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002aaa:	4b10      	ldr	r3, [pc, #64]	@ (8002aec <_sbrk+0x64>)
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	693a      	ldr	r2, [r7, #16]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d207      	bcs.n	8002ac8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ab8:	f009 ff6a 	bl	800c990 <__errno>
 8002abc:	4603      	mov	r3, r0
 8002abe:	220c      	movs	r2, #12
 8002ac0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ac6:	e009      	b.n	8002adc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ac8:	4b08      	ldr	r3, [pc, #32]	@ (8002aec <_sbrk+0x64>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ace:	4b07      	ldr	r3, [pc, #28]	@ (8002aec <_sbrk+0x64>)
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	4a05      	ldr	r2, [pc, #20]	@ (8002aec <_sbrk+0x64>)
 8002ad8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ada:	68fb      	ldr	r3, [r7, #12]
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3718      	adds	r7, #24
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	24080000 	.word	0x24080000
 8002ae8:	00000400 	.word	0x00000400
 8002aec:	240005fc 	.word	0x240005fc
 8002af0:	24000750 	.word	0x24000750

08002af4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002af8:	4b37      	ldr	r3, [pc, #220]	@ (8002bd8 <SystemInit+0xe4>)
 8002afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002afe:	4a36      	ldr	r2, [pc, #216]	@ (8002bd8 <SystemInit+0xe4>)
 8002b00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002b08:	4b34      	ldr	r3, [pc, #208]	@ (8002bdc <SystemInit+0xe8>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 030f 	and.w	r3, r3, #15
 8002b10:	2b06      	cmp	r3, #6
 8002b12:	d807      	bhi.n	8002b24 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002b14:	4b31      	ldr	r3, [pc, #196]	@ (8002bdc <SystemInit+0xe8>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f023 030f 	bic.w	r3, r3, #15
 8002b1c:	4a2f      	ldr	r2, [pc, #188]	@ (8002bdc <SystemInit+0xe8>)
 8002b1e:	f043 0307 	orr.w	r3, r3, #7
 8002b22:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002b24:	4b2e      	ldr	r3, [pc, #184]	@ (8002be0 <SystemInit+0xec>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a2d      	ldr	r2, [pc, #180]	@ (8002be0 <SystemInit+0xec>)
 8002b2a:	f043 0301 	orr.w	r3, r3, #1
 8002b2e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002b30:	4b2b      	ldr	r3, [pc, #172]	@ (8002be0 <SystemInit+0xec>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002b36:	4b2a      	ldr	r3, [pc, #168]	@ (8002be0 <SystemInit+0xec>)
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	4929      	ldr	r1, [pc, #164]	@ (8002be0 <SystemInit+0xec>)
 8002b3c:	4b29      	ldr	r3, [pc, #164]	@ (8002be4 <SystemInit+0xf0>)
 8002b3e:	4013      	ands	r3, r2
 8002b40:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002b42:	4b26      	ldr	r3, [pc, #152]	@ (8002bdc <SystemInit+0xe8>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0308 	and.w	r3, r3, #8
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d007      	beq.n	8002b5e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002b4e:	4b23      	ldr	r3, [pc, #140]	@ (8002bdc <SystemInit+0xe8>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f023 030f 	bic.w	r3, r3, #15
 8002b56:	4a21      	ldr	r2, [pc, #132]	@ (8002bdc <SystemInit+0xe8>)
 8002b58:	f043 0307 	orr.w	r3, r3, #7
 8002b5c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002b5e:	4b20      	ldr	r3, [pc, #128]	@ (8002be0 <SystemInit+0xec>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002b64:	4b1e      	ldr	r3, [pc, #120]	@ (8002be0 <SystemInit+0xec>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002b6a:	4b1d      	ldr	r3, [pc, #116]	@ (8002be0 <SystemInit+0xec>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002b70:	4b1b      	ldr	r3, [pc, #108]	@ (8002be0 <SystemInit+0xec>)
 8002b72:	4a1d      	ldr	r2, [pc, #116]	@ (8002be8 <SystemInit+0xf4>)
 8002b74:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002b76:	4b1a      	ldr	r3, [pc, #104]	@ (8002be0 <SystemInit+0xec>)
 8002b78:	4a1c      	ldr	r2, [pc, #112]	@ (8002bec <SystemInit+0xf8>)
 8002b7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002b7c:	4b18      	ldr	r3, [pc, #96]	@ (8002be0 <SystemInit+0xec>)
 8002b7e:	4a1c      	ldr	r2, [pc, #112]	@ (8002bf0 <SystemInit+0xfc>)
 8002b80:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002b82:	4b17      	ldr	r3, [pc, #92]	@ (8002be0 <SystemInit+0xec>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002b88:	4b15      	ldr	r3, [pc, #84]	@ (8002be0 <SystemInit+0xec>)
 8002b8a:	4a19      	ldr	r2, [pc, #100]	@ (8002bf0 <SystemInit+0xfc>)
 8002b8c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002b8e:	4b14      	ldr	r3, [pc, #80]	@ (8002be0 <SystemInit+0xec>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002b94:	4b12      	ldr	r3, [pc, #72]	@ (8002be0 <SystemInit+0xec>)
 8002b96:	4a16      	ldr	r2, [pc, #88]	@ (8002bf0 <SystemInit+0xfc>)
 8002b98:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002b9a:	4b11      	ldr	r3, [pc, #68]	@ (8002be0 <SystemInit+0xec>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002ba0:	4b0f      	ldr	r3, [pc, #60]	@ (8002be0 <SystemInit+0xec>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a0e      	ldr	r2, [pc, #56]	@ (8002be0 <SystemInit+0xec>)
 8002ba6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002baa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002bac:	4b0c      	ldr	r3, [pc, #48]	@ (8002be0 <SystemInit+0xec>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002bb2:	4b10      	ldr	r3, [pc, #64]	@ (8002bf4 <SystemInit+0x100>)
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	4b10      	ldr	r3, [pc, #64]	@ (8002bf8 <SystemInit+0x104>)
 8002bb8:	4013      	ands	r3, r2
 8002bba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002bbe:	d202      	bcs.n	8002bc6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002bc0:	4b0e      	ldr	r3, [pc, #56]	@ (8002bfc <SystemInit+0x108>)
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c00 <SystemInit+0x10c>)
 8002bc8:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002bcc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002bce:	bf00      	nop
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr
 8002bd8:	e000ed00 	.word	0xe000ed00
 8002bdc:	52002000 	.word	0x52002000
 8002be0:	58024400 	.word	0x58024400
 8002be4:	eaf6ed7f 	.word	0xeaf6ed7f
 8002be8:	02020200 	.word	0x02020200
 8002bec:	01ff0000 	.word	0x01ff0000
 8002bf0:	01010280 	.word	0x01010280
 8002bf4:	5c001000 	.word	0x5c001000
 8002bf8:	ffff0000 	.word	0xffff0000
 8002bfc:	51008108 	.word	0x51008108
 8002c00:	52004000 	.word	0x52004000

08002c04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002c04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c3c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002c08:	f7ff ff74 	bl	8002af4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c0c:	480c      	ldr	r0, [pc, #48]	@ (8002c40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c0e:	490d      	ldr	r1, [pc, #52]	@ (8002c44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c10:	4a0d      	ldr	r2, [pc, #52]	@ (8002c48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c14:	e002      	b.n	8002c1c <LoopCopyDataInit>

08002c16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c1a:	3304      	adds	r3, #4

08002c1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c20:	d3f9      	bcc.n	8002c16 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c22:	4a0a      	ldr	r2, [pc, #40]	@ (8002c4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c24:	4c0a      	ldr	r4, [pc, #40]	@ (8002c50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c28:	e001      	b.n	8002c2e <LoopFillZerobss>

08002c2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c2c:	3204      	adds	r2, #4

08002c2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c30:	d3fb      	bcc.n	8002c2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c32:	f009 feb3 	bl	800c99c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c36:	f7fe fd8f 	bl	8001758 <main>
  bx  lr
 8002c3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c3c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002c40:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002c44:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8002c48:	080127b0 	.word	0x080127b0
  ldr r2, =_sbss
 8002c4c:	240001e0 	.word	0x240001e0
  ldr r4, =_ebss
 8002c50:	24000750 	.word	0x24000750

08002c54 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c54:	e7fe      	b.n	8002c54 <ADC3_IRQHandler>
	...

08002c58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c5e:	2003      	movs	r0, #3
 8002c60:	f000 f98c 	bl	8002f7c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002c64:	f003 fb2e 	bl	80062c4 <HAL_RCC_GetSysClockFreq>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	4b15      	ldr	r3, [pc, #84]	@ (8002cc0 <HAL_Init+0x68>)
 8002c6c:	699b      	ldr	r3, [r3, #24]
 8002c6e:	0a1b      	lsrs	r3, r3, #8
 8002c70:	f003 030f 	and.w	r3, r3, #15
 8002c74:	4913      	ldr	r1, [pc, #76]	@ (8002cc4 <HAL_Init+0x6c>)
 8002c76:	5ccb      	ldrb	r3, [r1, r3]
 8002c78:	f003 031f 	and.w	r3, r3, #31
 8002c7c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c80:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c82:	4b0f      	ldr	r3, [pc, #60]	@ (8002cc0 <HAL_Init+0x68>)
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	f003 030f 	and.w	r3, r3, #15
 8002c8a:	4a0e      	ldr	r2, [pc, #56]	@ (8002cc4 <HAL_Init+0x6c>)
 8002c8c:	5cd3      	ldrb	r3, [r2, r3]
 8002c8e:	f003 031f 	and.w	r3, r3, #31
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	fa22 f303 	lsr.w	r3, r2, r3
 8002c98:	4a0b      	ldr	r2, [pc, #44]	@ (8002cc8 <HAL_Init+0x70>)
 8002c9a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002c9c:	4a0b      	ldr	r2, [pc, #44]	@ (8002ccc <HAL_Init+0x74>)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ca2:	200f      	movs	r0, #15
 8002ca4:	f000 f814 	bl	8002cd0 <HAL_InitTick>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e002      	b.n	8002cb8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002cb2:	f7ff fc01 	bl	80024b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3708      	adds	r7, #8
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	58024400 	.word	0x58024400
 8002cc4:	08010a40 	.word	0x08010a40
 8002cc8:	24000008 	.word	0x24000008
 8002ccc:	24000004 	.word	0x24000004

08002cd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002cd8:	4b15      	ldr	r3, [pc, #84]	@ (8002d30 <HAL_InitTick+0x60>)
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d101      	bne.n	8002ce4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e021      	b.n	8002d28 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002ce4:	4b13      	ldr	r3, [pc, #76]	@ (8002d34 <HAL_InitTick+0x64>)
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	4b11      	ldr	r3, [pc, #68]	@ (8002d30 <HAL_InitTick+0x60>)
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	4619      	mov	r1, r3
 8002cee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002cf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f000 f971 	bl	8002fe2 <HAL_SYSTICK_Config>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e00e      	b.n	8002d28 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2b0f      	cmp	r3, #15
 8002d0e:	d80a      	bhi.n	8002d26 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d10:	2200      	movs	r2, #0
 8002d12:	6879      	ldr	r1, [r7, #4]
 8002d14:	f04f 30ff 	mov.w	r0, #4294967295
 8002d18:	f000 f93b 	bl	8002f92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d1c:	4a06      	ldr	r2, [pc, #24]	@ (8002d38 <HAL_InitTick+0x68>)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d22:	2300      	movs	r3, #0
 8002d24:	e000      	b.n	8002d28 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3708      	adds	r7, #8
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	24000010 	.word	0x24000010
 8002d34:	24000004 	.word	0x24000004
 8002d38:	2400000c 	.word	0x2400000c

08002d3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002d40:	4b06      	ldr	r3, [pc, #24]	@ (8002d5c <HAL_IncTick+0x20>)
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	461a      	mov	r2, r3
 8002d46:	4b06      	ldr	r3, [pc, #24]	@ (8002d60 <HAL_IncTick+0x24>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4413      	add	r3, r2
 8002d4c:	4a04      	ldr	r2, [pc, #16]	@ (8002d60 <HAL_IncTick+0x24>)
 8002d4e:	6013      	str	r3, [r2, #0]
}
 8002d50:	bf00      	nop
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	24000010 	.word	0x24000010
 8002d60:	24000600 	.word	0x24000600

08002d64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d64:	b480      	push	{r7}
 8002d66:	af00      	add	r7, sp, #0
  return uwTick;
 8002d68:	4b03      	ldr	r3, [pc, #12]	@ (8002d78 <HAL_GetTick+0x14>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	24000600 	.word	0x24000600

08002d7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d84:	f7ff ffee 	bl	8002d64 <HAL_GetTick>
 8002d88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d94:	d005      	beq.n	8002da2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d96:	4b0a      	ldr	r3, [pc, #40]	@ (8002dc0 <HAL_Delay+0x44>)
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	4413      	add	r3, r2
 8002da0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002da2:	bf00      	nop
 8002da4:	f7ff ffde 	bl	8002d64 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	68fa      	ldr	r2, [r7, #12]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d8f7      	bhi.n	8002da4 <HAL_Delay+0x28>
  {
  }
}
 8002db4:	bf00      	nop
 8002db6:	bf00      	nop
 8002db8:	3710      	adds	r7, #16
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	24000010 	.word	0x24000010

08002dc4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002dc8:	4b03      	ldr	r3, [pc, #12]	@ (8002dd8 <HAL_GetREVID+0x14>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	0c1b      	lsrs	r3, r3, #16
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr
 8002dd8:	5c001000 	.word	0x5c001000

08002ddc <__NVIC_SetPriorityGrouping>:
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b085      	sub	sp, #20
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f003 0307 	and.w	r3, r3, #7
 8002dea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002dec:	4b0b      	ldr	r3, [pc, #44]	@ (8002e1c <__NVIC_SetPriorityGrouping+0x40>)
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002df2:	68ba      	ldr	r2, [r7, #8]
 8002df4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002df8:	4013      	ands	r3, r2
 8002dfa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002e04:	4b06      	ldr	r3, [pc, #24]	@ (8002e20 <__NVIC_SetPriorityGrouping+0x44>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e0a:	4a04      	ldr	r2, [pc, #16]	@ (8002e1c <__NVIC_SetPriorityGrouping+0x40>)
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	60d3      	str	r3, [r2, #12]
}
 8002e10:	bf00      	nop
 8002e12:	3714      	adds	r7, #20
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr
 8002e1c:	e000ed00 	.word	0xe000ed00
 8002e20:	05fa0000 	.word	0x05fa0000

08002e24 <__NVIC_GetPriorityGrouping>:
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e28:	4b04      	ldr	r3, [pc, #16]	@ (8002e3c <__NVIC_GetPriorityGrouping+0x18>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	0a1b      	lsrs	r3, r3, #8
 8002e2e:	f003 0307 	and.w	r3, r3, #7
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr
 8002e3c:	e000ed00 	.word	0xe000ed00

08002e40 <__NVIC_EnableIRQ>:
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002e4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	db0b      	blt.n	8002e6a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e52:	88fb      	ldrh	r3, [r7, #6]
 8002e54:	f003 021f 	and.w	r2, r3, #31
 8002e58:	4907      	ldr	r1, [pc, #28]	@ (8002e78 <__NVIC_EnableIRQ+0x38>)
 8002e5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e5e:	095b      	lsrs	r3, r3, #5
 8002e60:	2001      	movs	r0, #1
 8002e62:	fa00 f202 	lsl.w	r2, r0, r2
 8002e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002e6a:	bf00      	nop
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	e000e100 	.word	0xe000e100

08002e7c <__NVIC_SetPriority>:
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	4603      	mov	r3, r0
 8002e84:	6039      	str	r1, [r7, #0]
 8002e86:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002e88:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	db0a      	blt.n	8002ea6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	b2da      	uxtb	r2, r3
 8002e94:	490c      	ldr	r1, [pc, #48]	@ (8002ec8 <__NVIC_SetPriority+0x4c>)
 8002e96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e9a:	0112      	lsls	r2, r2, #4
 8002e9c:	b2d2      	uxtb	r2, r2
 8002e9e:	440b      	add	r3, r1
 8002ea0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002ea4:	e00a      	b.n	8002ebc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	b2da      	uxtb	r2, r3
 8002eaa:	4908      	ldr	r1, [pc, #32]	@ (8002ecc <__NVIC_SetPriority+0x50>)
 8002eac:	88fb      	ldrh	r3, [r7, #6]
 8002eae:	f003 030f 	and.w	r3, r3, #15
 8002eb2:	3b04      	subs	r3, #4
 8002eb4:	0112      	lsls	r2, r2, #4
 8002eb6:	b2d2      	uxtb	r2, r2
 8002eb8:	440b      	add	r3, r1
 8002eba:	761a      	strb	r2, [r3, #24]
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr
 8002ec8:	e000e100 	.word	0xe000e100
 8002ecc:	e000ed00 	.word	0xe000ed00

08002ed0 <NVIC_EncodePriority>:
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b089      	sub	sp, #36	@ 0x24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f003 0307 	and.w	r3, r3, #7
 8002ee2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	f1c3 0307 	rsb	r3, r3, #7
 8002eea:	2b04      	cmp	r3, #4
 8002eec:	bf28      	it	cs
 8002eee:	2304      	movcs	r3, #4
 8002ef0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	3304      	adds	r3, #4
 8002ef6:	2b06      	cmp	r3, #6
 8002ef8:	d902      	bls.n	8002f00 <NVIC_EncodePriority+0x30>
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	3b03      	subs	r3, #3
 8002efe:	e000      	b.n	8002f02 <NVIC_EncodePriority+0x32>
 8002f00:	2300      	movs	r3, #0
 8002f02:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f04:	f04f 32ff 	mov.w	r2, #4294967295
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0e:	43da      	mvns	r2, r3
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	401a      	ands	r2, r3
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f18:	f04f 31ff 	mov.w	r1, #4294967295
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f22:	43d9      	mvns	r1, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f28:	4313      	orrs	r3, r2
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3724      	adds	r7, #36	@ 0x24
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
	...

08002f38 <SysTick_Config>:
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3b01      	subs	r3, #1
 8002f44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f48:	d301      	bcc.n	8002f4e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e00f      	b.n	8002f6e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f4e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f78 <SysTick_Config+0x40>)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	3b01      	subs	r3, #1
 8002f54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f56:	210f      	movs	r1, #15
 8002f58:	f04f 30ff 	mov.w	r0, #4294967295
 8002f5c:	f7ff ff8e 	bl	8002e7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f60:	4b05      	ldr	r3, [pc, #20]	@ (8002f78 <SysTick_Config+0x40>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f66:	4b04      	ldr	r3, [pc, #16]	@ (8002f78 <SysTick_Config+0x40>)
 8002f68:	2207      	movs	r2, #7
 8002f6a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3708      	adds	r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	e000e010 	.word	0xe000e010

08002f7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f7ff ff29 	bl	8002ddc <__NVIC_SetPriorityGrouping>
}
 8002f8a:	bf00      	nop
 8002f8c:	3708      	adds	r7, #8
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}

08002f92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f92:	b580      	push	{r7, lr}
 8002f94:	b086      	sub	sp, #24
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	4603      	mov	r3, r0
 8002f9a:	60b9      	str	r1, [r7, #8]
 8002f9c:	607a      	str	r2, [r7, #4]
 8002f9e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002fa0:	f7ff ff40 	bl	8002e24 <__NVIC_GetPriorityGrouping>
 8002fa4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	68b9      	ldr	r1, [r7, #8]
 8002faa:	6978      	ldr	r0, [r7, #20]
 8002fac:	f7ff ff90 	bl	8002ed0 <NVIC_EncodePriority>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002fb6:	4611      	mov	r1, r2
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7ff ff5f 	bl	8002e7c <__NVIC_SetPriority>
}
 8002fbe:	bf00      	nop
 8002fc0:	3718      	adds	r7, #24
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}

08002fc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fc6:	b580      	push	{r7, lr}
 8002fc8:	b082      	sub	sp, #8
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	4603      	mov	r3, r0
 8002fce:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fd0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7ff ff33 	bl	8002e40 <__NVIC_EnableIRQ>
}
 8002fda:	bf00      	nop
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b082      	sub	sp, #8
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f7ff ffa4 	bl	8002f38 <SysTick_Config>
 8002ff0:	4603      	mov	r3, r0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
	...

08002ffc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003000:	f3bf 8f5f 	dmb	sy
}
 8003004:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003006:	4b07      	ldr	r3, [pc, #28]	@ (8003024 <HAL_MPU_Disable+0x28>)
 8003008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800300a:	4a06      	ldr	r2, [pc, #24]	@ (8003024 <HAL_MPU_Disable+0x28>)
 800300c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003010:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003012:	4b05      	ldr	r3, [pc, #20]	@ (8003028 <HAL_MPU_Disable+0x2c>)
 8003014:	2200      	movs	r2, #0
 8003016:	605a      	str	r2, [r3, #4]
}
 8003018:	bf00      	nop
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	e000ed00 	.word	0xe000ed00
 8003028:	e000ed90 	.word	0xe000ed90

0800302c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003034:	4a0b      	ldr	r2, [pc, #44]	@ (8003064 <HAL_MPU_Enable+0x38>)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f043 0301 	orr.w	r3, r3, #1
 800303c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800303e:	4b0a      	ldr	r3, [pc, #40]	@ (8003068 <HAL_MPU_Enable+0x3c>)
 8003040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003042:	4a09      	ldr	r2, [pc, #36]	@ (8003068 <HAL_MPU_Enable+0x3c>)
 8003044:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003048:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800304a:	f3bf 8f4f 	dsb	sy
}
 800304e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003050:	f3bf 8f6f 	isb	sy
}
 8003054:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	e000ed90 	.word	0xe000ed90
 8003068:	e000ed00 	.word	0xe000ed00

0800306c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	785a      	ldrb	r2, [r3, #1]
 8003078:	4b1b      	ldr	r3, [pc, #108]	@ (80030e8 <HAL_MPU_ConfigRegion+0x7c>)
 800307a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800307c:	4b1a      	ldr	r3, [pc, #104]	@ (80030e8 <HAL_MPU_ConfigRegion+0x7c>)
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	4a19      	ldr	r2, [pc, #100]	@ (80030e8 <HAL_MPU_ConfigRegion+0x7c>)
 8003082:	f023 0301 	bic.w	r3, r3, #1
 8003086:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003088:	4a17      	ldr	r2, [pc, #92]	@ (80030e8 <HAL_MPU_ConfigRegion+0x7c>)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	7b1b      	ldrb	r3, [r3, #12]
 8003094:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	7adb      	ldrb	r3, [r3, #11]
 800309a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800309c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	7a9b      	ldrb	r3, [r3, #10]
 80030a2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80030a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	7b5b      	ldrb	r3, [r3, #13]
 80030aa:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80030ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	7b9b      	ldrb	r3, [r3, #14]
 80030b2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80030b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	7bdb      	ldrb	r3, [r3, #15]
 80030ba:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80030bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	7a5b      	ldrb	r3, [r3, #9]
 80030c2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80030c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	7a1b      	ldrb	r3, [r3, #8]
 80030ca:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80030cc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	7812      	ldrb	r2, [r2, #0]
 80030d2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030d4:	4a04      	ldr	r2, [pc, #16]	@ (80030e8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80030d6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030d8:	6113      	str	r3, [r2, #16]
}
 80030da:	bf00      	nop
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	e000ed90 	.word	0xe000ed90

080030ec <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b086      	sub	sp, #24
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80030f4:	f7ff fe36 	bl	8002d64 <HAL_GetTick>
 80030f8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d101      	bne.n	8003104 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e316      	b.n	8003732 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a66      	ldr	r2, [pc, #408]	@ (80032a4 <HAL_DMA_Init+0x1b8>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d04a      	beq.n	80031a4 <HAL_DMA_Init+0xb8>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a65      	ldr	r2, [pc, #404]	@ (80032a8 <HAL_DMA_Init+0x1bc>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d045      	beq.n	80031a4 <HAL_DMA_Init+0xb8>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a63      	ldr	r2, [pc, #396]	@ (80032ac <HAL_DMA_Init+0x1c0>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d040      	beq.n	80031a4 <HAL_DMA_Init+0xb8>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a62      	ldr	r2, [pc, #392]	@ (80032b0 <HAL_DMA_Init+0x1c4>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d03b      	beq.n	80031a4 <HAL_DMA_Init+0xb8>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a60      	ldr	r2, [pc, #384]	@ (80032b4 <HAL_DMA_Init+0x1c8>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d036      	beq.n	80031a4 <HAL_DMA_Init+0xb8>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a5f      	ldr	r2, [pc, #380]	@ (80032b8 <HAL_DMA_Init+0x1cc>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d031      	beq.n	80031a4 <HAL_DMA_Init+0xb8>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a5d      	ldr	r2, [pc, #372]	@ (80032bc <HAL_DMA_Init+0x1d0>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d02c      	beq.n	80031a4 <HAL_DMA_Init+0xb8>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a5c      	ldr	r2, [pc, #368]	@ (80032c0 <HAL_DMA_Init+0x1d4>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d027      	beq.n	80031a4 <HAL_DMA_Init+0xb8>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a5a      	ldr	r2, [pc, #360]	@ (80032c4 <HAL_DMA_Init+0x1d8>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d022      	beq.n	80031a4 <HAL_DMA_Init+0xb8>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a59      	ldr	r2, [pc, #356]	@ (80032c8 <HAL_DMA_Init+0x1dc>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d01d      	beq.n	80031a4 <HAL_DMA_Init+0xb8>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a57      	ldr	r2, [pc, #348]	@ (80032cc <HAL_DMA_Init+0x1e0>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d018      	beq.n	80031a4 <HAL_DMA_Init+0xb8>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a56      	ldr	r2, [pc, #344]	@ (80032d0 <HAL_DMA_Init+0x1e4>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d013      	beq.n	80031a4 <HAL_DMA_Init+0xb8>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a54      	ldr	r2, [pc, #336]	@ (80032d4 <HAL_DMA_Init+0x1e8>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d00e      	beq.n	80031a4 <HAL_DMA_Init+0xb8>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a53      	ldr	r2, [pc, #332]	@ (80032d8 <HAL_DMA_Init+0x1ec>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d009      	beq.n	80031a4 <HAL_DMA_Init+0xb8>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a51      	ldr	r2, [pc, #324]	@ (80032dc <HAL_DMA_Init+0x1f0>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d004      	beq.n	80031a4 <HAL_DMA_Init+0xb8>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a50      	ldr	r2, [pc, #320]	@ (80032e0 <HAL_DMA_Init+0x1f4>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d101      	bne.n	80031a8 <HAL_DMA_Init+0xbc>
 80031a4:	2301      	movs	r3, #1
 80031a6:	e000      	b.n	80031aa <HAL_DMA_Init+0xbe>
 80031a8:	2300      	movs	r3, #0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	f000 813b 	beq.w	8003426 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2202      	movs	r2, #2
 80031b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a37      	ldr	r2, [pc, #220]	@ (80032a4 <HAL_DMA_Init+0x1b8>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d04a      	beq.n	8003260 <HAL_DMA_Init+0x174>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a36      	ldr	r2, [pc, #216]	@ (80032a8 <HAL_DMA_Init+0x1bc>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d045      	beq.n	8003260 <HAL_DMA_Init+0x174>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a34      	ldr	r2, [pc, #208]	@ (80032ac <HAL_DMA_Init+0x1c0>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d040      	beq.n	8003260 <HAL_DMA_Init+0x174>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a33      	ldr	r2, [pc, #204]	@ (80032b0 <HAL_DMA_Init+0x1c4>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d03b      	beq.n	8003260 <HAL_DMA_Init+0x174>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a31      	ldr	r2, [pc, #196]	@ (80032b4 <HAL_DMA_Init+0x1c8>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d036      	beq.n	8003260 <HAL_DMA_Init+0x174>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a30      	ldr	r2, [pc, #192]	@ (80032b8 <HAL_DMA_Init+0x1cc>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d031      	beq.n	8003260 <HAL_DMA_Init+0x174>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a2e      	ldr	r2, [pc, #184]	@ (80032bc <HAL_DMA_Init+0x1d0>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d02c      	beq.n	8003260 <HAL_DMA_Init+0x174>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a2d      	ldr	r2, [pc, #180]	@ (80032c0 <HAL_DMA_Init+0x1d4>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d027      	beq.n	8003260 <HAL_DMA_Init+0x174>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a2b      	ldr	r2, [pc, #172]	@ (80032c4 <HAL_DMA_Init+0x1d8>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d022      	beq.n	8003260 <HAL_DMA_Init+0x174>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a2a      	ldr	r2, [pc, #168]	@ (80032c8 <HAL_DMA_Init+0x1dc>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d01d      	beq.n	8003260 <HAL_DMA_Init+0x174>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a28      	ldr	r2, [pc, #160]	@ (80032cc <HAL_DMA_Init+0x1e0>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d018      	beq.n	8003260 <HAL_DMA_Init+0x174>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a27      	ldr	r2, [pc, #156]	@ (80032d0 <HAL_DMA_Init+0x1e4>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d013      	beq.n	8003260 <HAL_DMA_Init+0x174>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a25      	ldr	r2, [pc, #148]	@ (80032d4 <HAL_DMA_Init+0x1e8>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d00e      	beq.n	8003260 <HAL_DMA_Init+0x174>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a24      	ldr	r2, [pc, #144]	@ (80032d8 <HAL_DMA_Init+0x1ec>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d009      	beq.n	8003260 <HAL_DMA_Init+0x174>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a22      	ldr	r2, [pc, #136]	@ (80032dc <HAL_DMA_Init+0x1f0>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d004      	beq.n	8003260 <HAL_DMA_Init+0x174>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a21      	ldr	r2, [pc, #132]	@ (80032e0 <HAL_DMA_Init+0x1f4>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d108      	bne.n	8003272 <HAL_DMA_Init+0x186>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f022 0201 	bic.w	r2, r2, #1
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	e007      	b.n	8003282 <HAL_DMA_Init+0x196>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f022 0201 	bic.w	r2, r2, #1
 8003280:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003282:	e02f      	b.n	80032e4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003284:	f7ff fd6e 	bl	8002d64 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b05      	cmp	r3, #5
 8003290:	d928      	bls.n	80032e4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2220      	movs	r2, #32
 8003296:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2203      	movs	r2, #3
 800329c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e246      	b.n	8003732 <HAL_DMA_Init+0x646>
 80032a4:	40020010 	.word	0x40020010
 80032a8:	40020028 	.word	0x40020028
 80032ac:	40020040 	.word	0x40020040
 80032b0:	40020058 	.word	0x40020058
 80032b4:	40020070 	.word	0x40020070
 80032b8:	40020088 	.word	0x40020088
 80032bc:	400200a0 	.word	0x400200a0
 80032c0:	400200b8 	.word	0x400200b8
 80032c4:	40020410 	.word	0x40020410
 80032c8:	40020428 	.word	0x40020428
 80032cc:	40020440 	.word	0x40020440
 80032d0:	40020458 	.word	0x40020458
 80032d4:	40020470 	.word	0x40020470
 80032d8:	40020488 	.word	0x40020488
 80032dc:	400204a0 	.word	0x400204a0
 80032e0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1c8      	bne.n	8003284 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80032fa:	697a      	ldr	r2, [r7, #20]
 80032fc:	4b83      	ldr	r3, [pc, #524]	@ (800350c <HAL_DMA_Init+0x420>)
 80032fe:	4013      	ands	r3, r2
 8003300:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800330a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	691b      	ldr	r3, [r3, #16]
 8003310:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003316:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	699b      	ldr	r3, [r3, #24]
 800331c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003322:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a1b      	ldr	r3, [r3, #32]
 8003328:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800332a:	697a      	ldr	r2, [r7, #20]
 800332c:	4313      	orrs	r3, r2
 800332e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003334:	2b04      	cmp	r3, #4
 8003336:	d107      	bne.n	8003348 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003340:	4313      	orrs	r3, r2
 8003342:	697a      	ldr	r2, [r7, #20]
 8003344:	4313      	orrs	r3, r2
 8003346:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003348:	4b71      	ldr	r3, [pc, #452]	@ (8003510 <HAL_DMA_Init+0x424>)
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	4b71      	ldr	r3, [pc, #452]	@ (8003514 <HAL_DMA_Init+0x428>)
 800334e:	4013      	ands	r3, r2
 8003350:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003354:	d328      	bcc.n	80033a8 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	2b28      	cmp	r3, #40	@ 0x28
 800335c:	d903      	bls.n	8003366 <HAL_DMA_Init+0x27a>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	2b2e      	cmp	r3, #46	@ 0x2e
 8003364:	d917      	bls.n	8003396 <HAL_DMA_Init+0x2aa>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	2b3e      	cmp	r3, #62	@ 0x3e
 800336c:	d903      	bls.n	8003376 <HAL_DMA_Init+0x28a>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2b42      	cmp	r3, #66	@ 0x42
 8003374:	d90f      	bls.n	8003396 <HAL_DMA_Init+0x2aa>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	2b46      	cmp	r3, #70	@ 0x46
 800337c:	d903      	bls.n	8003386 <HAL_DMA_Init+0x29a>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	2b48      	cmp	r3, #72	@ 0x48
 8003384:	d907      	bls.n	8003396 <HAL_DMA_Init+0x2aa>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	2b4e      	cmp	r3, #78	@ 0x4e
 800338c:	d905      	bls.n	800339a <HAL_DMA_Init+0x2ae>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	2b52      	cmp	r3, #82	@ 0x52
 8003394:	d801      	bhi.n	800339a <HAL_DMA_Init+0x2ae>
 8003396:	2301      	movs	r3, #1
 8003398:	e000      	b.n	800339c <HAL_DMA_Init+0x2b0>
 800339a:	2300      	movs	r3, #0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d003      	beq.n	80033a8 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033a6:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	697a      	ldr	r2, [r7, #20]
 80033ae:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	695b      	ldr	r3, [r3, #20]
 80033b6:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	f023 0307 	bic.w	r3, r3, #7
 80033be:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c4:	697a      	ldr	r2, [r7, #20]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ce:	2b04      	cmp	r3, #4
 80033d0:	d117      	bne.n	8003402 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d6:	697a      	ldr	r2, [r7, #20]
 80033d8:	4313      	orrs	r3, r2
 80033da:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d00e      	beq.n	8003402 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f001 fdcf 	bl	8004f88 <DMA_CheckFifoParam>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d008      	beq.n	8003402 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2240      	movs	r2, #64	@ 0x40
 80033f4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e197      	b.n	8003732 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	697a      	ldr	r2, [r7, #20]
 8003408:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f001 fd0a 	bl	8004e24 <DMA_CalcBaseAndBitshift>
 8003410:	4603      	mov	r3, r0
 8003412:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003418:	f003 031f 	and.w	r3, r3, #31
 800341c:	223f      	movs	r2, #63	@ 0x3f
 800341e:	409a      	lsls	r2, r3
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	609a      	str	r2, [r3, #8]
 8003424:	e0cd      	b.n	80035c2 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a3b      	ldr	r2, [pc, #236]	@ (8003518 <HAL_DMA_Init+0x42c>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d022      	beq.n	8003476 <HAL_DMA_Init+0x38a>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a39      	ldr	r2, [pc, #228]	@ (800351c <HAL_DMA_Init+0x430>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d01d      	beq.n	8003476 <HAL_DMA_Init+0x38a>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a38      	ldr	r2, [pc, #224]	@ (8003520 <HAL_DMA_Init+0x434>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d018      	beq.n	8003476 <HAL_DMA_Init+0x38a>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a36      	ldr	r2, [pc, #216]	@ (8003524 <HAL_DMA_Init+0x438>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d013      	beq.n	8003476 <HAL_DMA_Init+0x38a>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a35      	ldr	r2, [pc, #212]	@ (8003528 <HAL_DMA_Init+0x43c>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d00e      	beq.n	8003476 <HAL_DMA_Init+0x38a>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a33      	ldr	r2, [pc, #204]	@ (800352c <HAL_DMA_Init+0x440>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d009      	beq.n	8003476 <HAL_DMA_Init+0x38a>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a32      	ldr	r2, [pc, #200]	@ (8003530 <HAL_DMA_Init+0x444>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d004      	beq.n	8003476 <HAL_DMA_Init+0x38a>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a30      	ldr	r2, [pc, #192]	@ (8003534 <HAL_DMA_Init+0x448>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d101      	bne.n	800347a <HAL_DMA_Init+0x38e>
 8003476:	2301      	movs	r3, #1
 8003478:	e000      	b.n	800347c <HAL_DMA_Init+0x390>
 800347a:	2300      	movs	r3, #0
 800347c:	2b00      	cmp	r3, #0
 800347e:	f000 8097 	beq.w	80035b0 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a24      	ldr	r2, [pc, #144]	@ (8003518 <HAL_DMA_Init+0x42c>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d021      	beq.n	80034d0 <HAL_DMA_Init+0x3e4>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a22      	ldr	r2, [pc, #136]	@ (800351c <HAL_DMA_Init+0x430>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d01c      	beq.n	80034d0 <HAL_DMA_Init+0x3e4>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a21      	ldr	r2, [pc, #132]	@ (8003520 <HAL_DMA_Init+0x434>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d017      	beq.n	80034d0 <HAL_DMA_Init+0x3e4>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003524 <HAL_DMA_Init+0x438>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d012      	beq.n	80034d0 <HAL_DMA_Init+0x3e4>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a1e      	ldr	r2, [pc, #120]	@ (8003528 <HAL_DMA_Init+0x43c>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d00d      	beq.n	80034d0 <HAL_DMA_Init+0x3e4>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a1c      	ldr	r2, [pc, #112]	@ (800352c <HAL_DMA_Init+0x440>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d008      	beq.n	80034d0 <HAL_DMA_Init+0x3e4>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a1b      	ldr	r2, [pc, #108]	@ (8003530 <HAL_DMA_Init+0x444>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d003      	beq.n	80034d0 <HAL_DMA_Init+0x3e4>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a19      	ldr	r2, [pc, #100]	@ (8003534 <HAL_DMA_Init+0x448>)
 80034ce:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2202      	movs	r2, #2
 80034d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	4b13      	ldr	r3, [pc, #76]	@ (8003538 <HAL_DMA_Init+0x44c>)
 80034ec:	4013      	ands	r3, r2
 80034ee:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	2b40      	cmp	r3, #64	@ 0x40
 80034f6:	d021      	beq.n	800353c <HAL_DMA_Init+0x450>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	2b80      	cmp	r3, #128	@ 0x80
 80034fe:	d102      	bne.n	8003506 <HAL_DMA_Init+0x41a>
 8003500:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003504:	e01b      	b.n	800353e <HAL_DMA_Init+0x452>
 8003506:	2300      	movs	r3, #0
 8003508:	e019      	b.n	800353e <HAL_DMA_Init+0x452>
 800350a:	bf00      	nop
 800350c:	fe10803f 	.word	0xfe10803f
 8003510:	5c001000 	.word	0x5c001000
 8003514:	ffff0000 	.word	0xffff0000
 8003518:	58025408 	.word	0x58025408
 800351c:	5802541c 	.word	0x5802541c
 8003520:	58025430 	.word	0x58025430
 8003524:	58025444 	.word	0x58025444
 8003528:	58025458 	.word	0x58025458
 800352c:	5802546c 	.word	0x5802546c
 8003530:	58025480 	.word	0x58025480
 8003534:	58025494 	.word	0x58025494
 8003538:	fffe000f 	.word	0xfffe000f
 800353c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	68d2      	ldr	r2, [r2, #12]
 8003542:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003544:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800354c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003554:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	699b      	ldr	r3, [r3, #24]
 800355a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800355c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	69db      	ldr	r3, [r3, #28]
 8003562:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003564:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a1b      	ldr	r3, [r3, #32]
 800356a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800356c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800356e:	697a      	ldr	r2, [r7, #20]
 8003570:	4313      	orrs	r3, r2
 8003572:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	697a      	ldr	r2, [r7, #20]
 800357a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	461a      	mov	r2, r3
 8003582:	4b6e      	ldr	r3, [pc, #440]	@ (800373c <HAL_DMA_Init+0x650>)
 8003584:	4413      	add	r3, r2
 8003586:	4a6e      	ldr	r2, [pc, #440]	@ (8003740 <HAL_DMA_Init+0x654>)
 8003588:	fba2 2303 	umull	r2, r3, r2, r3
 800358c:	091b      	lsrs	r3, r3, #4
 800358e:	009a      	lsls	r2, r3, #2
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f001 fc45 	bl	8004e24 <DMA_CalcBaseAndBitshift>
 800359a:	4603      	mov	r3, r0
 800359c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a2:	f003 031f 	and.w	r3, r3, #31
 80035a6:	2201      	movs	r2, #1
 80035a8:	409a      	lsls	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	605a      	str	r2, [r3, #4]
 80035ae:	e008      	b.n	80035c2 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2240      	movs	r2, #64	@ 0x40
 80035b4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2203      	movs	r2, #3
 80035ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e0b7      	b.n	8003732 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a5f      	ldr	r2, [pc, #380]	@ (8003744 <HAL_DMA_Init+0x658>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d072      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a5d      	ldr	r2, [pc, #372]	@ (8003748 <HAL_DMA_Init+0x65c>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d06d      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a5c      	ldr	r2, [pc, #368]	@ (800374c <HAL_DMA_Init+0x660>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d068      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a5a      	ldr	r2, [pc, #360]	@ (8003750 <HAL_DMA_Init+0x664>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d063      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a59      	ldr	r2, [pc, #356]	@ (8003754 <HAL_DMA_Init+0x668>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d05e      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a57      	ldr	r2, [pc, #348]	@ (8003758 <HAL_DMA_Init+0x66c>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d059      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a56      	ldr	r2, [pc, #344]	@ (800375c <HAL_DMA_Init+0x670>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d054      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a54      	ldr	r2, [pc, #336]	@ (8003760 <HAL_DMA_Init+0x674>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d04f      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a53      	ldr	r2, [pc, #332]	@ (8003764 <HAL_DMA_Init+0x678>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d04a      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a51      	ldr	r2, [pc, #324]	@ (8003768 <HAL_DMA_Init+0x67c>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d045      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a50      	ldr	r2, [pc, #320]	@ (800376c <HAL_DMA_Init+0x680>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d040      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a4e      	ldr	r2, [pc, #312]	@ (8003770 <HAL_DMA_Init+0x684>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d03b      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a4d      	ldr	r2, [pc, #308]	@ (8003774 <HAL_DMA_Init+0x688>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d036      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a4b      	ldr	r2, [pc, #300]	@ (8003778 <HAL_DMA_Init+0x68c>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d031      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a4a      	ldr	r2, [pc, #296]	@ (800377c <HAL_DMA_Init+0x690>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d02c      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a48      	ldr	r2, [pc, #288]	@ (8003780 <HAL_DMA_Init+0x694>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d027      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a47      	ldr	r2, [pc, #284]	@ (8003784 <HAL_DMA_Init+0x698>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d022      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a45      	ldr	r2, [pc, #276]	@ (8003788 <HAL_DMA_Init+0x69c>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d01d      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a44      	ldr	r2, [pc, #272]	@ (800378c <HAL_DMA_Init+0x6a0>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d018      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a42      	ldr	r2, [pc, #264]	@ (8003790 <HAL_DMA_Init+0x6a4>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d013      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a41      	ldr	r2, [pc, #260]	@ (8003794 <HAL_DMA_Init+0x6a8>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d00e      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a3f      	ldr	r2, [pc, #252]	@ (8003798 <HAL_DMA_Init+0x6ac>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d009      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a3e      	ldr	r2, [pc, #248]	@ (800379c <HAL_DMA_Init+0x6b0>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d004      	beq.n	80036b2 <HAL_DMA_Init+0x5c6>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a3c      	ldr	r2, [pc, #240]	@ (80037a0 <HAL_DMA_Init+0x6b4>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d101      	bne.n	80036b6 <HAL_DMA_Init+0x5ca>
 80036b2:	2301      	movs	r3, #1
 80036b4:	e000      	b.n	80036b8 <HAL_DMA_Init+0x5cc>
 80036b6:	2300      	movs	r3, #0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d032      	beq.n	8003722 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f001 fcdf 	bl	8005080 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	2b80      	cmp	r3, #128	@ 0x80
 80036c8:	d102      	bne.n	80036d0 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685a      	ldr	r2, [r3, #4]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036d8:	b2d2      	uxtb	r2, r2
 80036da:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036e0:	687a      	ldr	r2, [r7, #4]
 80036e2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80036e4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d010      	beq.n	8003710 <HAL_DMA_Init+0x624>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	2b08      	cmp	r3, #8
 80036f4:	d80c      	bhi.n	8003710 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f001 fd5c 	bl	80051b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003700:	2200      	movs	r2, #0
 8003702:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800370c:	605a      	str	r2, [r3, #4]
 800370e:	e008      	b.n	8003722 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003730:	2300      	movs	r3, #0
}
 8003732:	4618      	mov	r0, r3
 8003734:	3718      	adds	r7, #24
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	a7fdabf8 	.word	0xa7fdabf8
 8003740:	cccccccd 	.word	0xcccccccd
 8003744:	40020010 	.word	0x40020010
 8003748:	40020028 	.word	0x40020028
 800374c:	40020040 	.word	0x40020040
 8003750:	40020058 	.word	0x40020058
 8003754:	40020070 	.word	0x40020070
 8003758:	40020088 	.word	0x40020088
 800375c:	400200a0 	.word	0x400200a0
 8003760:	400200b8 	.word	0x400200b8
 8003764:	40020410 	.word	0x40020410
 8003768:	40020428 	.word	0x40020428
 800376c:	40020440 	.word	0x40020440
 8003770:	40020458 	.word	0x40020458
 8003774:	40020470 	.word	0x40020470
 8003778:	40020488 	.word	0x40020488
 800377c:	400204a0 	.word	0x400204a0
 8003780:	400204b8 	.word	0x400204b8
 8003784:	58025408 	.word	0x58025408
 8003788:	5802541c 	.word	0x5802541c
 800378c:	58025430 	.word	0x58025430
 8003790:	58025444 	.word	0x58025444
 8003794:	58025458 	.word	0x58025458
 8003798:	5802546c 	.word	0x5802546c
 800379c:	58025480 	.word	0x58025480
 80037a0:	58025494 	.word	0x58025494

080037a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b086      	sub	sp, #24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
 80037b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037b2:	2300      	movs	r3, #0
 80037b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d101      	bne.n	80037c0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e226      	b.n	8003c0e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d101      	bne.n	80037ce <HAL_DMA_Start_IT+0x2a>
 80037ca:	2302      	movs	r3, #2
 80037cc:	e21f      	b.n	8003c0e <HAL_DMA_Start_IT+0x46a>
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b01      	cmp	r3, #1
 80037e0:	f040 820a 	bne.w	8003bf8 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2202      	movs	r2, #2
 80037e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2200      	movs	r2, #0
 80037f0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a68      	ldr	r2, [pc, #416]	@ (8003998 <HAL_DMA_Start_IT+0x1f4>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d04a      	beq.n	8003892 <HAL_DMA_Start_IT+0xee>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a66      	ldr	r2, [pc, #408]	@ (800399c <HAL_DMA_Start_IT+0x1f8>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d045      	beq.n	8003892 <HAL_DMA_Start_IT+0xee>
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a65      	ldr	r2, [pc, #404]	@ (80039a0 <HAL_DMA_Start_IT+0x1fc>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d040      	beq.n	8003892 <HAL_DMA_Start_IT+0xee>
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a63      	ldr	r2, [pc, #396]	@ (80039a4 <HAL_DMA_Start_IT+0x200>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d03b      	beq.n	8003892 <HAL_DMA_Start_IT+0xee>
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a62      	ldr	r2, [pc, #392]	@ (80039a8 <HAL_DMA_Start_IT+0x204>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d036      	beq.n	8003892 <HAL_DMA_Start_IT+0xee>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a60      	ldr	r2, [pc, #384]	@ (80039ac <HAL_DMA_Start_IT+0x208>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d031      	beq.n	8003892 <HAL_DMA_Start_IT+0xee>
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a5f      	ldr	r2, [pc, #380]	@ (80039b0 <HAL_DMA_Start_IT+0x20c>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d02c      	beq.n	8003892 <HAL_DMA_Start_IT+0xee>
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a5d      	ldr	r2, [pc, #372]	@ (80039b4 <HAL_DMA_Start_IT+0x210>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d027      	beq.n	8003892 <HAL_DMA_Start_IT+0xee>
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a5c      	ldr	r2, [pc, #368]	@ (80039b8 <HAL_DMA_Start_IT+0x214>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d022      	beq.n	8003892 <HAL_DMA_Start_IT+0xee>
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a5a      	ldr	r2, [pc, #360]	@ (80039bc <HAL_DMA_Start_IT+0x218>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d01d      	beq.n	8003892 <HAL_DMA_Start_IT+0xee>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a59      	ldr	r2, [pc, #356]	@ (80039c0 <HAL_DMA_Start_IT+0x21c>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d018      	beq.n	8003892 <HAL_DMA_Start_IT+0xee>
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a57      	ldr	r2, [pc, #348]	@ (80039c4 <HAL_DMA_Start_IT+0x220>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d013      	beq.n	8003892 <HAL_DMA_Start_IT+0xee>
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a56      	ldr	r2, [pc, #344]	@ (80039c8 <HAL_DMA_Start_IT+0x224>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d00e      	beq.n	8003892 <HAL_DMA_Start_IT+0xee>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a54      	ldr	r2, [pc, #336]	@ (80039cc <HAL_DMA_Start_IT+0x228>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d009      	beq.n	8003892 <HAL_DMA_Start_IT+0xee>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a53      	ldr	r2, [pc, #332]	@ (80039d0 <HAL_DMA_Start_IT+0x22c>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d004      	beq.n	8003892 <HAL_DMA_Start_IT+0xee>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a51      	ldr	r2, [pc, #324]	@ (80039d4 <HAL_DMA_Start_IT+0x230>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d108      	bne.n	80038a4 <HAL_DMA_Start_IT+0x100>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0201 	bic.w	r2, r2, #1
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	e007      	b.n	80038b4 <HAL_DMA_Start_IT+0x110>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f022 0201 	bic.w	r2, r2, #1
 80038b2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	68b9      	ldr	r1, [r7, #8]
 80038ba:	68f8      	ldr	r0, [r7, #12]
 80038bc:	f001 f906 	bl	8004acc <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a34      	ldr	r2, [pc, #208]	@ (8003998 <HAL_DMA_Start_IT+0x1f4>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d04a      	beq.n	8003960 <HAL_DMA_Start_IT+0x1bc>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a33      	ldr	r2, [pc, #204]	@ (800399c <HAL_DMA_Start_IT+0x1f8>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d045      	beq.n	8003960 <HAL_DMA_Start_IT+0x1bc>
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a31      	ldr	r2, [pc, #196]	@ (80039a0 <HAL_DMA_Start_IT+0x1fc>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d040      	beq.n	8003960 <HAL_DMA_Start_IT+0x1bc>
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a30      	ldr	r2, [pc, #192]	@ (80039a4 <HAL_DMA_Start_IT+0x200>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d03b      	beq.n	8003960 <HAL_DMA_Start_IT+0x1bc>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a2e      	ldr	r2, [pc, #184]	@ (80039a8 <HAL_DMA_Start_IT+0x204>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d036      	beq.n	8003960 <HAL_DMA_Start_IT+0x1bc>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a2d      	ldr	r2, [pc, #180]	@ (80039ac <HAL_DMA_Start_IT+0x208>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d031      	beq.n	8003960 <HAL_DMA_Start_IT+0x1bc>
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a2b      	ldr	r2, [pc, #172]	@ (80039b0 <HAL_DMA_Start_IT+0x20c>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d02c      	beq.n	8003960 <HAL_DMA_Start_IT+0x1bc>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a2a      	ldr	r2, [pc, #168]	@ (80039b4 <HAL_DMA_Start_IT+0x210>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d027      	beq.n	8003960 <HAL_DMA_Start_IT+0x1bc>
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a28      	ldr	r2, [pc, #160]	@ (80039b8 <HAL_DMA_Start_IT+0x214>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d022      	beq.n	8003960 <HAL_DMA_Start_IT+0x1bc>
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a27      	ldr	r2, [pc, #156]	@ (80039bc <HAL_DMA_Start_IT+0x218>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d01d      	beq.n	8003960 <HAL_DMA_Start_IT+0x1bc>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a25      	ldr	r2, [pc, #148]	@ (80039c0 <HAL_DMA_Start_IT+0x21c>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d018      	beq.n	8003960 <HAL_DMA_Start_IT+0x1bc>
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a24      	ldr	r2, [pc, #144]	@ (80039c4 <HAL_DMA_Start_IT+0x220>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d013      	beq.n	8003960 <HAL_DMA_Start_IT+0x1bc>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a22      	ldr	r2, [pc, #136]	@ (80039c8 <HAL_DMA_Start_IT+0x224>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d00e      	beq.n	8003960 <HAL_DMA_Start_IT+0x1bc>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a21      	ldr	r2, [pc, #132]	@ (80039cc <HAL_DMA_Start_IT+0x228>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d009      	beq.n	8003960 <HAL_DMA_Start_IT+0x1bc>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a1f      	ldr	r2, [pc, #124]	@ (80039d0 <HAL_DMA_Start_IT+0x22c>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d004      	beq.n	8003960 <HAL_DMA_Start_IT+0x1bc>
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a1e      	ldr	r2, [pc, #120]	@ (80039d4 <HAL_DMA_Start_IT+0x230>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d101      	bne.n	8003964 <HAL_DMA_Start_IT+0x1c0>
 8003960:	2301      	movs	r3, #1
 8003962:	e000      	b.n	8003966 <HAL_DMA_Start_IT+0x1c2>
 8003964:	2300      	movs	r3, #0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d036      	beq.n	80039d8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f023 021e 	bic.w	r2, r3, #30
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f042 0216 	orr.w	r2, r2, #22
 800397c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003982:	2b00      	cmp	r3, #0
 8003984:	d03e      	beq.n	8003a04 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f042 0208 	orr.w	r2, r2, #8
 8003994:	601a      	str	r2, [r3, #0]
 8003996:	e035      	b.n	8003a04 <HAL_DMA_Start_IT+0x260>
 8003998:	40020010 	.word	0x40020010
 800399c:	40020028 	.word	0x40020028
 80039a0:	40020040 	.word	0x40020040
 80039a4:	40020058 	.word	0x40020058
 80039a8:	40020070 	.word	0x40020070
 80039ac:	40020088 	.word	0x40020088
 80039b0:	400200a0 	.word	0x400200a0
 80039b4:	400200b8 	.word	0x400200b8
 80039b8:	40020410 	.word	0x40020410
 80039bc:	40020428 	.word	0x40020428
 80039c0:	40020440 	.word	0x40020440
 80039c4:	40020458 	.word	0x40020458
 80039c8:	40020470 	.word	0x40020470
 80039cc:	40020488 	.word	0x40020488
 80039d0:	400204a0 	.word	0x400204a0
 80039d4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f023 020e 	bic.w	r2, r3, #14
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f042 020a 	orr.w	r2, r2, #10
 80039ea:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d007      	beq.n	8003a04 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f042 0204 	orr.w	r2, r2, #4
 8003a02:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a83      	ldr	r2, [pc, #524]	@ (8003c18 <HAL_DMA_Start_IT+0x474>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d072      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a82      	ldr	r2, [pc, #520]	@ (8003c1c <HAL_DMA_Start_IT+0x478>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d06d      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a80      	ldr	r2, [pc, #512]	@ (8003c20 <HAL_DMA_Start_IT+0x47c>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d068      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a7f      	ldr	r2, [pc, #508]	@ (8003c24 <HAL_DMA_Start_IT+0x480>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d063      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a7d      	ldr	r2, [pc, #500]	@ (8003c28 <HAL_DMA_Start_IT+0x484>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d05e      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a7c      	ldr	r2, [pc, #496]	@ (8003c2c <HAL_DMA_Start_IT+0x488>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d059      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a7a      	ldr	r2, [pc, #488]	@ (8003c30 <HAL_DMA_Start_IT+0x48c>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d054      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a79      	ldr	r2, [pc, #484]	@ (8003c34 <HAL_DMA_Start_IT+0x490>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d04f      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a77      	ldr	r2, [pc, #476]	@ (8003c38 <HAL_DMA_Start_IT+0x494>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d04a      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a76      	ldr	r2, [pc, #472]	@ (8003c3c <HAL_DMA_Start_IT+0x498>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d045      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a74      	ldr	r2, [pc, #464]	@ (8003c40 <HAL_DMA_Start_IT+0x49c>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d040      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a73      	ldr	r2, [pc, #460]	@ (8003c44 <HAL_DMA_Start_IT+0x4a0>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d03b      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a71      	ldr	r2, [pc, #452]	@ (8003c48 <HAL_DMA_Start_IT+0x4a4>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d036      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a70      	ldr	r2, [pc, #448]	@ (8003c4c <HAL_DMA_Start_IT+0x4a8>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d031      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a6e      	ldr	r2, [pc, #440]	@ (8003c50 <HAL_DMA_Start_IT+0x4ac>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d02c      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a6d      	ldr	r2, [pc, #436]	@ (8003c54 <HAL_DMA_Start_IT+0x4b0>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d027      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a6b      	ldr	r2, [pc, #428]	@ (8003c58 <HAL_DMA_Start_IT+0x4b4>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d022      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a6a      	ldr	r2, [pc, #424]	@ (8003c5c <HAL_DMA_Start_IT+0x4b8>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d01d      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a68      	ldr	r2, [pc, #416]	@ (8003c60 <HAL_DMA_Start_IT+0x4bc>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d018      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a67      	ldr	r2, [pc, #412]	@ (8003c64 <HAL_DMA_Start_IT+0x4c0>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d013      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a65      	ldr	r2, [pc, #404]	@ (8003c68 <HAL_DMA_Start_IT+0x4c4>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d00e      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a64      	ldr	r2, [pc, #400]	@ (8003c6c <HAL_DMA_Start_IT+0x4c8>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d009      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a62      	ldr	r2, [pc, #392]	@ (8003c70 <HAL_DMA_Start_IT+0x4cc>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d004      	beq.n	8003af4 <HAL_DMA_Start_IT+0x350>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a61      	ldr	r2, [pc, #388]	@ (8003c74 <HAL_DMA_Start_IT+0x4d0>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d101      	bne.n	8003af8 <HAL_DMA_Start_IT+0x354>
 8003af4:	2301      	movs	r3, #1
 8003af6:	e000      	b.n	8003afa <HAL_DMA_Start_IT+0x356>
 8003af8:	2300      	movs	r3, #0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d01a      	beq.n	8003b34 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d007      	beq.n	8003b1c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b1a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d007      	beq.n	8003b34 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b2e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b32:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a37      	ldr	r2, [pc, #220]	@ (8003c18 <HAL_DMA_Start_IT+0x474>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d04a      	beq.n	8003bd4 <HAL_DMA_Start_IT+0x430>
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a36      	ldr	r2, [pc, #216]	@ (8003c1c <HAL_DMA_Start_IT+0x478>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d045      	beq.n	8003bd4 <HAL_DMA_Start_IT+0x430>
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a34      	ldr	r2, [pc, #208]	@ (8003c20 <HAL_DMA_Start_IT+0x47c>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d040      	beq.n	8003bd4 <HAL_DMA_Start_IT+0x430>
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a33      	ldr	r2, [pc, #204]	@ (8003c24 <HAL_DMA_Start_IT+0x480>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d03b      	beq.n	8003bd4 <HAL_DMA_Start_IT+0x430>
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a31      	ldr	r2, [pc, #196]	@ (8003c28 <HAL_DMA_Start_IT+0x484>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d036      	beq.n	8003bd4 <HAL_DMA_Start_IT+0x430>
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a30      	ldr	r2, [pc, #192]	@ (8003c2c <HAL_DMA_Start_IT+0x488>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d031      	beq.n	8003bd4 <HAL_DMA_Start_IT+0x430>
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a2e      	ldr	r2, [pc, #184]	@ (8003c30 <HAL_DMA_Start_IT+0x48c>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d02c      	beq.n	8003bd4 <HAL_DMA_Start_IT+0x430>
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a2d      	ldr	r2, [pc, #180]	@ (8003c34 <HAL_DMA_Start_IT+0x490>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d027      	beq.n	8003bd4 <HAL_DMA_Start_IT+0x430>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a2b      	ldr	r2, [pc, #172]	@ (8003c38 <HAL_DMA_Start_IT+0x494>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d022      	beq.n	8003bd4 <HAL_DMA_Start_IT+0x430>
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a2a      	ldr	r2, [pc, #168]	@ (8003c3c <HAL_DMA_Start_IT+0x498>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d01d      	beq.n	8003bd4 <HAL_DMA_Start_IT+0x430>
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a28      	ldr	r2, [pc, #160]	@ (8003c40 <HAL_DMA_Start_IT+0x49c>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d018      	beq.n	8003bd4 <HAL_DMA_Start_IT+0x430>
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a27      	ldr	r2, [pc, #156]	@ (8003c44 <HAL_DMA_Start_IT+0x4a0>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d013      	beq.n	8003bd4 <HAL_DMA_Start_IT+0x430>
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a25      	ldr	r2, [pc, #148]	@ (8003c48 <HAL_DMA_Start_IT+0x4a4>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d00e      	beq.n	8003bd4 <HAL_DMA_Start_IT+0x430>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a24      	ldr	r2, [pc, #144]	@ (8003c4c <HAL_DMA_Start_IT+0x4a8>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d009      	beq.n	8003bd4 <HAL_DMA_Start_IT+0x430>
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a22      	ldr	r2, [pc, #136]	@ (8003c50 <HAL_DMA_Start_IT+0x4ac>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d004      	beq.n	8003bd4 <HAL_DMA_Start_IT+0x430>
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a21      	ldr	r2, [pc, #132]	@ (8003c54 <HAL_DMA_Start_IT+0x4b0>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d108      	bne.n	8003be6 <HAL_DMA_Start_IT+0x442>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f042 0201 	orr.w	r2, r2, #1
 8003be2:	601a      	str	r2, [r3, #0]
 8003be4:	e012      	b.n	8003c0c <HAL_DMA_Start_IT+0x468>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f042 0201 	orr.w	r2, r2, #1
 8003bf4:	601a      	str	r2, [r3, #0]
 8003bf6:	e009      	b.n	8003c0c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003bfe:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003c0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3718      	adds	r7, #24
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	40020010 	.word	0x40020010
 8003c1c:	40020028 	.word	0x40020028
 8003c20:	40020040 	.word	0x40020040
 8003c24:	40020058 	.word	0x40020058
 8003c28:	40020070 	.word	0x40020070
 8003c2c:	40020088 	.word	0x40020088
 8003c30:	400200a0 	.word	0x400200a0
 8003c34:	400200b8 	.word	0x400200b8
 8003c38:	40020410 	.word	0x40020410
 8003c3c:	40020428 	.word	0x40020428
 8003c40:	40020440 	.word	0x40020440
 8003c44:	40020458 	.word	0x40020458
 8003c48:	40020470 	.word	0x40020470
 8003c4c:	40020488 	.word	0x40020488
 8003c50:	400204a0 	.word	0x400204a0
 8003c54:	400204b8 	.word	0x400204b8
 8003c58:	58025408 	.word	0x58025408
 8003c5c:	5802541c 	.word	0x5802541c
 8003c60:	58025430 	.word	0x58025430
 8003c64:	58025444 	.word	0x58025444
 8003c68:	58025458 	.word	0x58025458
 8003c6c:	5802546c 	.word	0x5802546c
 8003c70:	58025480 	.word	0x58025480
 8003c74:	58025494 	.word	0x58025494

08003c78 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b08a      	sub	sp, #40	@ 0x28
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003c80:	2300      	movs	r3, #0
 8003c82:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c84:	4b67      	ldr	r3, [pc, #412]	@ (8003e24 <HAL_DMA_IRQHandler+0x1ac>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a67      	ldr	r2, [pc, #412]	@ (8003e28 <HAL_DMA_IRQHandler+0x1b0>)
 8003c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c8e:	0a9b      	lsrs	r3, r3, #10
 8003c90:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c96:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c9c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003c9e:	6a3b      	ldr	r3, [r7, #32]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003ca4:	69fb      	ldr	r3, [r7, #28]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a5f      	ldr	r2, [pc, #380]	@ (8003e2c <HAL_DMA_IRQHandler+0x1b4>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d04a      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xd2>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a5d      	ldr	r2, [pc, #372]	@ (8003e30 <HAL_DMA_IRQHandler+0x1b8>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d045      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xd2>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a5c      	ldr	r2, [pc, #368]	@ (8003e34 <HAL_DMA_IRQHandler+0x1bc>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d040      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xd2>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a5a      	ldr	r2, [pc, #360]	@ (8003e38 <HAL_DMA_IRQHandler+0x1c0>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d03b      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xd2>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a59      	ldr	r2, [pc, #356]	@ (8003e3c <HAL_DMA_IRQHandler+0x1c4>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d036      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xd2>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a57      	ldr	r2, [pc, #348]	@ (8003e40 <HAL_DMA_IRQHandler+0x1c8>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d031      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xd2>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a56      	ldr	r2, [pc, #344]	@ (8003e44 <HAL_DMA_IRQHandler+0x1cc>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d02c      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xd2>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a54      	ldr	r2, [pc, #336]	@ (8003e48 <HAL_DMA_IRQHandler+0x1d0>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d027      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xd2>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a53      	ldr	r2, [pc, #332]	@ (8003e4c <HAL_DMA_IRQHandler+0x1d4>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d022      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xd2>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a51      	ldr	r2, [pc, #324]	@ (8003e50 <HAL_DMA_IRQHandler+0x1d8>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d01d      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xd2>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a50      	ldr	r2, [pc, #320]	@ (8003e54 <HAL_DMA_IRQHandler+0x1dc>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d018      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xd2>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a4e      	ldr	r2, [pc, #312]	@ (8003e58 <HAL_DMA_IRQHandler+0x1e0>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d013      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xd2>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a4d      	ldr	r2, [pc, #308]	@ (8003e5c <HAL_DMA_IRQHandler+0x1e4>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d00e      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xd2>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a4b      	ldr	r2, [pc, #300]	@ (8003e60 <HAL_DMA_IRQHandler+0x1e8>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d009      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xd2>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a4a      	ldr	r2, [pc, #296]	@ (8003e64 <HAL_DMA_IRQHandler+0x1ec>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d004      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xd2>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a48      	ldr	r2, [pc, #288]	@ (8003e68 <HAL_DMA_IRQHandler+0x1f0>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d101      	bne.n	8003d4e <HAL_DMA_IRQHandler+0xd6>
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e000      	b.n	8003d50 <HAL_DMA_IRQHandler+0xd8>
 8003d4e:	2300      	movs	r3, #0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	f000 842b 	beq.w	80045ac <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d5a:	f003 031f 	and.w	r3, r3, #31
 8003d5e:	2208      	movs	r2, #8
 8003d60:	409a      	lsls	r2, r3
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	4013      	ands	r3, r2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f000 80a2 	beq.w	8003eb0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a2e      	ldr	r2, [pc, #184]	@ (8003e2c <HAL_DMA_IRQHandler+0x1b4>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d04a      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x194>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a2d      	ldr	r2, [pc, #180]	@ (8003e30 <HAL_DMA_IRQHandler+0x1b8>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d045      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x194>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a2b      	ldr	r2, [pc, #172]	@ (8003e34 <HAL_DMA_IRQHandler+0x1bc>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d040      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x194>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a2a      	ldr	r2, [pc, #168]	@ (8003e38 <HAL_DMA_IRQHandler+0x1c0>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d03b      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x194>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a28      	ldr	r2, [pc, #160]	@ (8003e3c <HAL_DMA_IRQHandler+0x1c4>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d036      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x194>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a27      	ldr	r2, [pc, #156]	@ (8003e40 <HAL_DMA_IRQHandler+0x1c8>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d031      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x194>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a25      	ldr	r2, [pc, #148]	@ (8003e44 <HAL_DMA_IRQHandler+0x1cc>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d02c      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x194>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a24      	ldr	r2, [pc, #144]	@ (8003e48 <HAL_DMA_IRQHandler+0x1d0>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d027      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x194>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a22      	ldr	r2, [pc, #136]	@ (8003e4c <HAL_DMA_IRQHandler+0x1d4>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d022      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x194>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a21      	ldr	r2, [pc, #132]	@ (8003e50 <HAL_DMA_IRQHandler+0x1d8>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d01d      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x194>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a1f      	ldr	r2, [pc, #124]	@ (8003e54 <HAL_DMA_IRQHandler+0x1dc>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d018      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x194>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a1e      	ldr	r2, [pc, #120]	@ (8003e58 <HAL_DMA_IRQHandler+0x1e0>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d013      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x194>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a1c      	ldr	r2, [pc, #112]	@ (8003e5c <HAL_DMA_IRQHandler+0x1e4>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d00e      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x194>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a1b      	ldr	r2, [pc, #108]	@ (8003e60 <HAL_DMA_IRQHandler+0x1e8>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d009      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x194>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a19      	ldr	r2, [pc, #100]	@ (8003e64 <HAL_DMA_IRQHandler+0x1ec>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d004      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x194>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a18      	ldr	r2, [pc, #96]	@ (8003e68 <HAL_DMA_IRQHandler+0x1f0>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d12f      	bne.n	8003e6c <HAL_DMA_IRQHandler+0x1f4>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0304 	and.w	r3, r3, #4
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	bf14      	ite	ne
 8003e1a:	2301      	movne	r3, #1
 8003e1c:	2300      	moveq	r3, #0
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	e02e      	b.n	8003e80 <HAL_DMA_IRQHandler+0x208>
 8003e22:	bf00      	nop
 8003e24:	24000004 	.word	0x24000004
 8003e28:	1b4e81b5 	.word	0x1b4e81b5
 8003e2c:	40020010 	.word	0x40020010
 8003e30:	40020028 	.word	0x40020028
 8003e34:	40020040 	.word	0x40020040
 8003e38:	40020058 	.word	0x40020058
 8003e3c:	40020070 	.word	0x40020070
 8003e40:	40020088 	.word	0x40020088
 8003e44:	400200a0 	.word	0x400200a0
 8003e48:	400200b8 	.word	0x400200b8
 8003e4c:	40020410 	.word	0x40020410
 8003e50:	40020428 	.word	0x40020428
 8003e54:	40020440 	.word	0x40020440
 8003e58:	40020458 	.word	0x40020458
 8003e5c:	40020470 	.word	0x40020470
 8003e60:	40020488 	.word	0x40020488
 8003e64:	400204a0 	.word	0x400204a0
 8003e68:	400204b8 	.word	0x400204b8
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0308 	and.w	r3, r3, #8
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	bf14      	ite	ne
 8003e7a:	2301      	movne	r3, #1
 8003e7c:	2300      	moveq	r3, #0
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d015      	beq.n	8003eb0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f022 0204 	bic.w	r2, r2, #4
 8003e92:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e98:	f003 031f 	and.w	r3, r3, #31
 8003e9c:	2208      	movs	r2, #8
 8003e9e:	409a      	lsls	r2, r3
 8003ea0:	6a3b      	ldr	r3, [r7, #32]
 8003ea2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ea8:	f043 0201 	orr.w	r2, r3, #1
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eb4:	f003 031f 	and.w	r3, r3, #31
 8003eb8:	69ba      	ldr	r2, [r7, #24]
 8003eba:	fa22 f303 	lsr.w	r3, r2, r3
 8003ebe:	f003 0301 	and.w	r3, r3, #1
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d06e      	beq.n	8003fa4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a69      	ldr	r2, [pc, #420]	@ (8004070 <HAL_DMA_IRQHandler+0x3f8>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d04a      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x2ee>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a67      	ldr	r2, [pc, #412]	@ (8004074 <HAL_DMA_IRQHandler+0x3fc>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d045      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x2ee>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a66      	ldr	r2, [pc, #408]	@ (8004078 <HAL_DMA_IRQHandler+0x400>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d040      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x2ee>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a64      	ldr	r2, [pc, #400]	@ (800407c <HAL_DMA_IRQHandler+0x404>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d03b      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x2ee>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a63      	ldr	r2, [pc, #396]	@ (8004080 <HAL_DMA_IRQHandler+0x408>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d036      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x2ee>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a61      	ldr	r2, [pc, #388]	@ (8004084 <HAL_DMA_IRQHandler+0x40c>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d031      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x2ee>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a60      	ldr	r2, [pc, #384]	@ (8004088 <HAL_DMA_IRQHandler+0x410>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d02c      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x2ee>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a5e      	ldr	r2, [pc, #376]	@ (800408c <HAL_DMA_IRQHandler+0x414>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d027      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x2ee>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a5d      	ldr	r2, [pc, #372]	@ (8004090 <HAL_DMA_IRQHandler+0x418>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d022      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x2ee>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a5b      	ldr	r2, [pc, #364]	@ (8004094 <HAL_DMA_IRQHandler+0x41c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d01d      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x2ee>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a5a      	ldr	r2, [pc, #360]	@ (8004098 <HAL_DMA_IRQHandler+0x420>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d018      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x2ee>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a58      	ldr	r2, [pc, #352]	@ (800409c <HAL_DMA_IRQHandler+0x424>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d013      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x2ee>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a57      	ldr	r2, [pc, #348]	@ (80040a0 <HAL_DMA_IRQHandler+0x428>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d00e      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x2ee>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a55      	ldr	r2, [pc, #340]	@ (80040a4 <HAL_DMA_IRQHandler+0x42c>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d009      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x2ee>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a54      	ldr	r2, [pc, #336]	@ (80040a8 <HAL_DMA_IRQHandler+0x430>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d004      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x2ee>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a52      	ldr	r2, [pc, #328]	@ (80040ac <HAL_DMA_IRQHandler+0x434>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d10a      	bne.n	8003f7c <HAL_DMA_IRQHandler+0x304>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695b      	ldr	r3, [r3, #20]
 8003f6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	bf14      	ite	ne
 8003f74:	2301      	movne	r3, #1
 8003f76:	2300      	moveq	r3, #0
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	e003      	b.n	8003f84 <HAL_DMA_IRQHandler+0x30c>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	2300      	movs	r3, #0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d00d      	beq.n	8003fa4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f8c:	f003 031f 	and.w	r3, r3, #31
 8003f90:	2201      	movs	r2, #1
 8003f92:	409a      	lsls	r2, r3
 8003f94:	6a3b      	ldr	r3, [r7, #32]
 8003f96:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f9c:	f043 0202 	orr.w	r2, r3, #2
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fa8:	f003 031f 	and.w	r3, r3, #31
 8003fac:	2204      	movs	r2, #4
 8003fae:	409a      	lsls	r2, r3
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	f000 808f 	beq.w	80040d8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a2c      	ldr	r2, [pc, #176]	@ (8004070 <HAL_DMA_IRQHandler+0x3f8>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d04a      	beq.n	800405a <HAL_DMA_IRQHandler+0x3e2>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a2a      	ldr	r2, [pc, #168]	@ (8004074 <HAL_DMA_IRQHandler+0x3fc>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d045      	beq.n	800405a <HAL_DMA_IRQHandler+0x3e2>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a29      	ldr	r2, [pc, #164]	@ (8004078 <HAL_DMA_IRQHandler+0x400>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d040      	beq.n	800405a <HAL_DMA_IRQHandler+0x3e2>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a27      	ldr	r2, [pc, #156]	@ (800407c <HAL_DMA_IRQHandler+0x404>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d03b      	beq.n	800405a <HAL_DMA_IRQHandler+0x3e2>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a26      	ldr	r2, [pc, #152]	@ (8004080 <HAL_DMA_IRQHandler+0x408>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d036      	beq.n	800405a <HAL_DMA_IRQHandler+0x3e2>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a24      	ldr	r2, [pc, #144]	@ (8004084 <HAL_DMA_IRQHandler+0x40c>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d031      	beq.n	800405a <HAL_DMA_IRQHandler+0x3e2>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a23      	ldr	r2, [pc, #140]	@ (8004088 <HAL_DMA_IRQHandler+0x410>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d02c      	beq.n	800405a <HAL_DMA_IRQHandler+0x3e2>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a21      	ldr	r2, [pc, #132]	@ (800408c <HAL_DMA_IRQHandler+0x414>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d027      	beq.n	800405a <HAL_DMA_IRQHandler+0x3e2>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a20      	ldr	r2, [pc, #128]	@ (8004090 <HAL_DMA_IRQHandler+0x418>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d022      	beq.n	800405a <HAL_DMA_IRQHandler+0x3e2>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a1e      	ldr	r2, [pc, #120]	@ (8004094 <HAL_DMA_IRQHandler+0x41c>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d01d      	beq.n	800405a <HAL_DMA_IRQHandler+0x3e2>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a1d      	ldr	r2, [pc, #116]	@ (8004098 <HAL_DMA_IRQHandler+0x420>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d018      	beq.n	800405a <HAL_DMA_IRQHandler+0x3e2>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a1b      	ldr	r2, [pc, #108]	@ (800409c <HAL_DMA_IRQHandler+0x424>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d013      	beq.n	800405a <HAL_DMA_IRQHandler+0x3e2>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a1a      	ldr	r2, [pc, #104]	@ (80040a0 <HAL_DMA_IRQHandler+0x428>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d00e      	beq.n	800405a <HAL_DMA_IRQHandler+0x3e2>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a18      	ldr	r2, [pc, #96]	@ (80040a4 <HAL_DMA_IRQHandler+0x42c>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d009      	beq.n	800405a <HAL_DMA_IRQHandler+0x3e2>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a17      	ldr	r2, [pc, #92]	@ (80040a8 <HAL_DMA_IRQHandler+0x430>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d004      	beq.n	800405a <HAL_DMA_IRQHandler+0x3e2>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a15      	ldr	r2, [pc, #84]	@ (80040ac <HAL_DMA_IRQHandler+0x434>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d12a      	bne.n	80040b0 <HAL_DMA_IRQHandler+0x438>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b00      	cmp	r3, #0
 8004066:	bf14      	ite	ne
 8004068:	2301      	movne	r3, #1
 800406a:	2300      	moveq	r3, #0
 800406c:	b2db      	uxtb	r3, r3
 800406e:	e023      	b.n	80040b8 <HAL_DMA_IRQHandler+0x440>
 8004070:	40020010 	.word	0x40020010
 8004074:	40020028 	.word	0x40020028
 8004078:	40020040 	.word	0x40020040
 800407c:	40020058 	.word	0x40020058
 8004080:	40020070 	.word	0x40020070
 8004084:	40020088 	.word	0x40020088
 8004088:	400200a0 	.word	0x400200a0
 800408c:	400200b8 	.word	0x400200b8
 8004090:	40020410 	.word	0x40020410
 8004094:	40020428 	.word	0x40020428
 8004098:	40020440 	.word	0x40020440
 800409c:	40020458 	.word	0x40020458
 80040a0:	40020470 	.word	0x40020470
 80040a4:	40020488 	.word	0x40020488
 80040a8:	400204a0 	.word	0x400204a0
 80040ac:	400204b8 	.word	0x400204b8
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2300      	movs	r3, #0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d00d      	beq.n	80040d8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040c0:	f003 031f 	and.w	r3, r3, #31
 80040c4:	2204      	movs	r2, #4
 80040c6:	409a      	lsls	r2, r3
 80040c8:	6a3b      	ldr	r3, [r7, #32]
 80040ca:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040d0:	f043 0204 	orr.w	r2, r3, #4
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040dc:	f003 031f 	and.w	r3, r3, #31
 80040e0:	2210      	movs	r2, #16
 80040e2:	409a      	lsls	r2, r3
 80040e4:	69bb      	ldr	r3, [r7, #24]
 80040e6:	4013      	ands	r3, r2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	f000 80a6 	beq.w	800423a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a85      	ldr	r2, [pc, #532]	@ (8004308 <HAL_DMA_IRQHandler+0x690>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d04a      	beq.n	800418e <HAL_DMA_IRQHandler+0x516>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a83      	ldr	r2, [pc, #524]	@ (800430c <HAL_DMA_IRQHandler+0x694>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d045      	beq.n	800418e <HAL_DMA_IRQHandler+0x516>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a82      	ldr	r2, [pc, #520]	@ (8004310 <HAL_DMA_IRQHandler+0x698>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d040      	beq.n	800418e <HAL_DMA_IRQHandler+0x516>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a80      	ldr	r2, [pc, #512]	@ (8004314 <HAL_DMA_IRQHandler+0x69c>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d03b      	beq.n	800418e <HAL_DMA_IRQHandler+0x516>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a7f      	ldr	r2, [pc, #508]	@ (8004318 <HAL_DMA_IRQHandler+0x6a0>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d036      	beq.n	800418e <HAL_DMA_IRQHandler+0x516>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a7d      	ldr	r2, [pc, #500]	@ (800431c <HAL_DMA_IRQHandler+0x6a4>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d031      	beq.n	800418e <HAL_DMA_IRQHandler+0x516>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a7c      	ldr	r2, [pc, #496]	@ (8004320 <HAL_DMA_IRQHandler+0x6a8>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d02c      	beq.n	800418e <HAL_DMA_IRQHandler+0x516>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a7a      	ldr	r2, [pc, #488]	@ (8004324 <HAL_DMA_IRQHandler+0x6ac>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d027      	beq.n	800418e <HAL_DMA_IRQHandler+0x516>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a79      	ldr	r2, [pc, #484]	@ (8004328 <HAL_DMA_IRQHandler+0x6b0>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d022      	beq.n	800418e <HAL_DMA_IRQHandler+0x516>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a77      	ldr	r2, [pc, #476]	@ (800432c <HAL_DMA_IRQHandler+0x6b4>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d01d      	beq.n	800418e <HAL_DMA_IRQHandler+0x516>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a76      	ldr	r2, [pc, #472]	@ (8004330 <HAL_DMA_IRQHandler+0x6b8>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d018      	beq.n	800418e <HAL_DMA_IRQHandler+0x516>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a74      	ldr	r2, [pc, #464]	@ (8004334 <HAL_DMA_IRQHandler+0x6bc>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d013      	beq.n	800418e <HAL_DMA_IRQHandler+0x516>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a73      	ldr	r2, [pc, #460]	@ (8004338 <HAL_DMA_IRQHandler+0x6c0>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d00e      	beq.n	800418e <HAL_DMA_IRQHandler+0x516>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a71      	ldr	r2, [pc, #452]	@ (800433c <HAL_DMA_IRQHandler+0x6c4>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d009      	beq.n	800418e <HAL_DMA_IRQHandler+0x516>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a70      	ldr	r2, [pc, #448]	@ (8004340 <HAL_DMA_IRQHandler+0x6c8>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d004      	beq.n	800418e <HAL_DMA_IRQHandler+0x516>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a6e      	ldr	r2, [pc, #440]	@ (8004344 <HAL_DMA_IRQHandler+0x6cc>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d10a      	bne.n	80041a4 <HAL_DMA_IRQHandler+0x52c>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 0308 	and.w	r3, r3, #8
 8004198:	2b00      	cmp	r3, #0
 800419a:	bf14      	ite	ne
 800419c:	2301      	movne	r3, #1
 800419e:	2300      	moveq	r3, #0
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	e009      	b.n	80041b8 <HAL_DMA_IRQHandler+0x540>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0304 	and.w	r3, r3, #4
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	bf14      	ite	ne
 80041b2:	2301      	movne	r3, #1
 80041b4:	2300      	moveq	r3, #0
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d03e      	beq.n	800423a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041c0:	f003 031f 	and.w	r3, r3, #31
 80041c4:	2210      	movs	r2, #16
 80041c6:	409a      	lsls	r2, r3
 80041c8:	6a3b      	ldr	r3, [r7, #32]
 80041ca:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d018      	beq.n	800420c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d108      	bne.n	80041fa <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d024      	beq.n	800423a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	4798      	blx	r3
 80041f8:	e01f      	b.n	800423a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d01b      	beq.n	800423a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	4798      	blx	r3
 800420a:	e016      	b.n	800423a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004216:	2b00      	cmp	r3, #0
 8004218:	d107      	bne.n	800422a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f022 0208 	bic.w	r2, r2, #8
 8004228:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800422e:	2b00      	cmp	r3, #0
 8004230:	d003      	beq.n	800423a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800423e:	f003 031f 	and.w	r3, r3, #31
 8004242:	2220      	movs	r2, #32
 8004244:	409a      	lsls	r2, r3
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	4013      	ands	r3, r2
 800424a:	2b00      	cmp	r3, #0
 800424c:	f000 8110 	beq.w	8004470 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a2c      	ldr	r2, [pc, #176]	@ (8004308 <HAL_DMA_IRQHandler+0x690>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d04a      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x678>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a2b      	ldr	r2, [pc, #172]	@ (800430c <HAL_DMA_IRQHandler+0x694>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d045      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x678>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a29      	ldr	r2, [pc, #164]	@ (8004310 <HAL_DMA_IRQHandler+0x698>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d040      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x678>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a28      	ldr	r2, [pc, #160]	@ (8004314 <HAL_DMA_IRQHandler+0x69c>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d03b      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x678>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a26      	ldr	r2, [pc, #152]	@ (8004318 <HAL_DMA_IRQHandler+0x6a0>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d036      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x678>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a25      	ldr	r2, [pc, #148]	@ (800431c <HAL_DMA_IRQHandler+0x6a4>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d031      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x678>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a23      	ldr	r2, [pc, #140]	@ (8004320 <HAL_DMA_IRQHandler+0x6a8>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d02c      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x678>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a22      	ldr	r2, [pc, #136]	@ (8004324 <HAL_DMA_IRQHandler+0x6ac>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d027      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x678>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a20      	ldr	r2, [pc, #128]	@ (8004328 <HAL_DMA_IRQHandler+0x6b0>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d022      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x678>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a1f      	ldr	r2, [pc, #124]	@ (800432c <HAL_DMA_IRQHandler+0x6b4>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d01d      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x678>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a1d      	ldr	r2, [pc, #116]	@ (8004330 <HAL_DMA_IRQHandler+0x6b8>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d018      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x678>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a1c      	ldr	r2, [pc, #112]	@ (8004334 <HAL_DMA_IRQHandler+0x6bc>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d013      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x678>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a1a      	ldr	r2, [pc, #104]	@ (8004338 <HAL_DMA_IRQHandler+0x6c0>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d00e      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x678>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a19      	ldr	r2, [pc, #100]	@ (800433c <HAL_DMA_IRQHandler+0x6c4>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d009      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x678>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a17      	ldr	r2, [pc, #92]	@ (8004340 <HAL_DMA_IRQHandler+0x6c8>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d004      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x678>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a16      	ldr	r2, [pc, #88]	@ (8004344 <HAL_DMA_IRQHandler+0x6cc>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d12b      	bne.n	8004348 <HAL_DMA_IRQHandler+0x6d0>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0310 	and.w	r3, r3, #16
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	bf14      	ite	ne
 80042fe:	2301      	movne	r3, #1
 8004300:	2300      	moveq	r3, #0
 8004302:	b2db      	uxtb	r3, r3
 8004304:	e02a      	b.n	800435c <HAL_DMA_IRQHandler+0x6e4>
 8004306:	bf00      	nop
 8004308:	40020010 	.word	0x40020010
 800430c:	40020028 	.word	0x40020028
 8004310:	40020040 	.word	0x40020040
 8004314:	40020058 	.word	0x40020058
 8004318:	40020070 	.word	0x40020070
 800431c:	40020088 	.word	0x40020088
 8004320:	400200a0 	.word	0x400200a0
 8004324:	400200b8 	.word	0x400200b8
 8004328:	40020410 	.word	0x40020410
 800432c:	40020428 	.word	0x40020428
 8004330:	40020440 	.word	0x40020440
 8004334:	40020458 	.word	0x40020458
 8004338:	40020470 	.word	0x40020470
 800433c:	40020488 	.word	0x40020488
 8004340:	400204a0 	.word	0x400204a0
 8004344:	400204b8 	.word	0x400204b8
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 0302 	and.w	r3, r3, #2
 8004352:	2b00      	cmp	r3, #0
 8004354:	bf14      	ite	ne
 8004356:	2301      	movne	r3, #1
 8004358:	2300      	moveq	r3, #0
 800435a:	b2db      	uxtb	r3, r3
 800435c:	2b00      	cmp	r3, #0
 800435e:	f000 8087 	beq.w	8004470 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004366:	f003 031f 	and.w	r3, r3, #31
 800436a:	2220      	movs	r2, #32
 800436c:	409a      	lsls	r2, r3
 800436e:	6a3b      	ldr	r3, [r7, #32]
 8004370:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004378:	b2db      	uxtb	r3, r3
 800437a:	2b04      	cmp	r3, #4
 800437c:	d139      	bne.n	80043f2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f022 0216 	bic.w	r2, r2, #22
 800438c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	695a      	ldr	r2, [r3, #20]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800439c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d103      	bne.n	80043ae <HAL_DMA_IRQHandler+0x736>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d007      	beq.n	80043be <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f022 0208 	bic.w	r2, r2, #8
 80043bc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c2:	f003 031f 	and.w	r3, r3, #31
 80043c6:	223f      	movs	r2, #63	@ 0x3f
 80043c8:	409a      	lsls	r2, r3
 80043ca:	6a3b      	ldr	r3, [r7, #32]
 80043cc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	f000 834a 	beq.w	8004a7c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	4798      	blx	r3
          }
          return;
 80043f0:	e344      	b.n	8004a7c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d018      	beq.n	8004432 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800440a:	2b00      	cmp	r3, #0
 800440c:	d108      	bne.n	8004420 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004412:	2b00      	cmp	r3, #0
 8004414:	d02c      	beq.n	8004470 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	4798      	blx	r3
 800441e:	e027      	b.n	8004470 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004424:	2b00      	cmp	r3, #0
 8004426:	d023      	beq.n	8004470 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	4798      	blx	r3
 8004430:	e01e      	b.n	8004470 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800443c:	2b00      	cmp	r3, #0
 800443e:	d10f      	bne.n	8004460 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f022 0210 	bic.w	r2, r2, #16
 800444e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004464:	2b00      	cmp	r3, #0
 8004466:	d003      	beq.n	8004470 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004474:	2b00      	cmp	r3, #0
 8004476:	f000 8306 	beq.w	8004a86 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b00      	cmp	r3, #0
 8004484:	f000 8088 	beq.w	8004598 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2204      	movs	r2, #4
 800448c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a7a      	ldr	r2, [pc, #488]	@ (8004680 <HAL_DMA_IRQHandler+0xa08>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d04a      	beq.n	8004530 <HAL_DMA_IRQHandler+0x8b8>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a79      	ldr	r2, [pc, #484]	@ (8004684 <HAL_DMA_IRQHandler+0xa0c>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d045      	beq.n	8004530 <HAL_DMA_IRQHandler+0x8b8>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a77      	ldr	r2, [pc, #476]	@ (8004688 <HAL_DMA_IRQHandler+0xa10>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d040      	beq.n	8004530 <HAL_DMA_IRQHandler+0x8b8>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a76      	ldr	r2, [pc, #472]	@ (800468c <HAL_DMA_IRQHandler+0xa14>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d03b      	beq.n	8004530 <HAL_DMA_IRQHandler+0x8b8>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a74      	ldr	r2, [pc, #464]	@ (8004690 <HAL_DMA_IRQHandler+0xa18>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d036      	beq.n	8004530 <HAL_DMA_IRQHandler+0x8b8>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a73      	ldr	r2, [pc, #460]	@ (8004694 <HAL_DMA_IRQHandler+0xa1c>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d031      	beq.n	8004530 <HAL_DMA_IRQHandler+0x8b8>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a71      	ldr	r2, [pc, #452]	@ (8004698 <HAL_DMA_IRQHandler+0xa20>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d02c      	beq.n	8004530 <HAL_DMA_IRQHandler+0x8b8>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a70      	ldr	r2, [pc, #448]	@ (800469c <HAL_DMA_IRQHandler+0xa24>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d027      	beq.n	8004530 <HAL_DMA_IRQHandler+0x8b8>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a6e      	ldr	r2, [pc, #440]	@ (80046a0 <HAL_DMA_IRQHandler+0xa28>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d022      	beq.n	8004530 <HAL_DMA_IRQHandler+0x8b8>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a6d      	ldr	r2, [pc, #436]	@ (80046a4 <HAL_DMA_IRQHandler+0xa2c>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d01d      	beq.n	8004530 <HAL_DMA_IRQHandler+0x8b8>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a6b      	ldr	r2, [pc, #428]	@ (80046a8 <HAL_DMA_IRQHandler+0xa30>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d018      	beq.n	8004530 <HAL_DMA_IRQHandler+0x8b8>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a6a      	ldr	r2, [pc, #424]	@ (80046ac <HAL_DMA_IRQHandler+0xa34>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d013      	beq.n	8004530 <HAL_DMA_IRQHandler+0x8b8>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a68      	ldr	r2, [pc, #416]	@ (80046b0 <HAL_DMA_IRQHandler+0xa38>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d00e      	beq.n	8004530 <HAL_DMA_IRQHandler+0x8b8>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a67      	ldr	r2, [pc, #412]	@ (80046b4 <HAL_DMA_IRQHandler+0xa3c>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d009      	beq.n	8004530 <HAL_DMA_IRQHandler+0x8b8>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a65      	ldr	r2, [pc, #404]	@ (80046b8 <HAL_DMA_IRQHandler+0xa40>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d004      	beq.n	8004530 <HAL_DMA_IRQHandler+0x8b8>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a64      	ldr	r2, [pc, #400]	@ (80046bc <HAL_DMA_IRQHandler+0xa44>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d108      	bne.n	8004542 <HAL_DMA_IRQHandler+0x8ca>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f022 0201 	bic.w	r2, r2, #1
 800453e:	601a      	str	r2, [r3, #0]
 8004540:	e007      	b.n	8004552 <HAL_DMA_IRQHandler+0x8da>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 0201 	bic.w	r2, r2, #1
 8004550:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	3301      	adds	r3, #1
 8004556:	60fb      	str	r3, [r7, #12]
 8004558:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800455a:	429a      	cmp	r2, r3
 800455c:	d307      	bcc.n	800456e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0301 	and.w	r3, r3, #1
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1f2      	bne.n	8004552 <HAL_DMA_IRQHandler+0x8da>
 800456c:	e000      	b.n	8004570 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800456e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0301 	and.w	r3, r3, #1
 800457a:	2b00      	cmp	r3, #0
 800457c:	d004      	beq.n	8004588 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2203      	movs	r2, #3
 8004582:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8004586:	e003      	b.n	8004590 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800459c:	2b00      	cmp	r3, #0
 800459e:	f000 8272 	beq.w	8004a86 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	4798      	blx	r3
 80045aa:	e26c      	b.n	8004a86 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a43      	ldr	r2, [pc, #268]	@ (80046c0 <HAL_DMA_IRQHandler+0xa48>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d022      	beq.n	80045fc <HAL_DMA_IRQHandler+0x984>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a42      	ldr	r2, [pc, #264]	@ (80046c4 <HAL_DMA_IRQHandler+0xa4c>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d01d      	beq.n	80045fc <HAL_DMA_IRQHandler+0x984>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a40      	ldr	r2, [pc, #256]	@ (80046c8 <HAL_DMA_IRQHandler+0xa50>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d018      	beq.n	80045fc <HAL_DMA_IRQHandler+0x984>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a3f      	ldr	r2, [pc, #252]	@ (80046cc <HAL_DMA_IRQHandler+0xa54>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d013      	beq.n	80045fc <HAL_DMA_IRQHandler+0x984>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a3d      	ldr	r2, [pc, #244]	@ (80046d0 <HAL_DMA_IRQHandler+0xa58>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d00e      	beq.n	80045fc <HAL_DMA_IRQHandler+0x984>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a3c      	ldr	r2, [pc, #240]	@ (80046d4 <HAL_DMA_IRQHandler+0xa5c>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d009      	beq.n	80045fc <HAL_DMA_IRQHandler+0x984>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a3a      	ldr	r2, [pc, #232]	@ (80046d8 <HAL_DMA_IRQHandler+0xa60>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d004      	beq.n	80045fc <HAL_DMA_IRQHandler+0x984>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a39      	ldr	r2, [pc, #228]	@ (80046dc <HAL_DMA_IRQHandler+0xa64>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d101      	bne.n	8004600 <HAL_DMA_IRQHandler+0x988>
 80045fc:	2301      	movs	r3, #1
 80045fe:	e000      	b.n	8004602 <HAL_DMA_IRQHandler+0x98a>
 8004600:	2300      	movs	r3, #0
 8004602:	2b00      	cmp	r3, #0
 8004604:	f000 823f 	beq.w	8004a86 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004614:	f003 031f 	and.w	r3, r3, #31
 8004618:	2204      	movs	r2, #4
 800461a:	409a      	lsls	r2, r3
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	4013      	ands	r3, r2
 8004620:	2b00      	cmp	r3, #0
 8004622:	f000 80cd 	beq.w	80047c0 <HAL_DMA_IRQHandler+0xb48>
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	f003 0304 	and.w	r3, r3, #4
 800462c:	2b00      	cmp	r3, #0
 800462e:	f000 80c7 	beq.w	80047c0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004636:	f003 031f 	and.w	r3, r3, #31
 800463a:	2204      	movs	r2, #4
 800463c:	409a      	lsls	r2, r3
 800463e:	69fb      	ldr	r3, [r7, #28]
 8004640:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004648:	2b00      	cmp	r3, #0
 800464a:	d049      	beq.n	80046e0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d109      	bne.n	800466a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800465a:	2b00      	cmp	r3, #0
 800465c:	f000 8210 	beq.w	8004a80 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004668:	e20a      	b.n	8004a80 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800466e:	2b00      	cmp	r3, #0
 8004670:	f000 8206 	beq.w	8004a80 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800467c:	e200      	b.n	8004a80 <HAL_DMA_IRQHandler+0xe08>
 800467e:	bf00      	nop
 8004680:	40020010 	.word	0x40020010
 8004684:	40020028 	.word	0x40020028
 8004688:	40020040 	.word	0x40020040
 800468c:	40020058 	.word	0x40020058
 8004690:	40020070 	.word	0x40020070
 8004694:	40020088 	.word	0x40020088
 8004698:	400200a0 	.word	0x400200a0
 800469c:	400200b8 	.word	0x400200b8
 80046a0:	40020410 	.word	0x40020410
 80046a4:	40020428 	.word	0x40020428
 80046a8:	40020440 	.word	0x40020440
 80046ac:	40020458 	.word	0x40020458
 80046b0:	40020470 	.word	0x40020470
 80046b4:	40020488 	.word	0x40020488
 80046b8:	400204a0 	.word	0x400204a0
 80046bc:	400204b8 	.word	0x400204b8
 80046c0:	58025408 	.word	0x58025408
 80046c4:	5802541c 	.word	0x5802541c
 80046c8:	58025430 	.word	0x58025430
 80046cc:	58025444 	.word	0x58025444
 80046d0:	58025458 	.word	0x58025458
 80046d4:	5802546c 	.word	0x5802546c
 80046d8:	58025480 	.word	0x58025480
 80046dc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	f003 0320 	and.w	r3, r3, #32
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d160      	bne.n	80047ac <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a7f      	ldr	r2, [pc, #508]	@ (80048ec <HAL_DMA_IRQHandler+0xc74>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d04a      	beq.n	800478a <HAL_DMA_IRQHandler+0xb12>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a7d      	ldr	r2, [pc, #500]	@ (80048f0 <HAL_DMA_IRQHandler+0xc78>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d045      	beq.n	800478a <HAL_DMA_IRQHandler+0xb12>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a7c      	ldr	r2, [pc, #496]	@ (80048f4 <HAL_DMA_IRQHandler+0xc7c>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d040      	beq.n	800478a <HAL_DMA_IRQHandler+0xb12>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a7a      	ldr	r2, [pc, #488]	@ (80048f8 <HAL_DMA_IRQHandler+0xc80>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d03b      	beq.n	800478a <HAL_DMA_IRQHandler+0xb12>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a79      	ldr	r2, [pc, #484]	@ (80048fc <HAL_DMA_IRQHandler+0xc84>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d036      	beq.n	800478a <HAL_DMA_IRQHandler+0xb12>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a77      	ldr	r2, [pc, #476]	@ (8004900 <HAL_DMA_IRQHandler+0xc88>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d031      	beq.n	800478a <HAL_DMA_IRQHandler+0xb12>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a76      	ldr	r2, [pc, #472]	@ (8004904 <HAL_DMA_IRQHandler+0xc8c>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d02c      	beq.n	800478a <HAL_DMA_IRQHandler+0xb12>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a74      	ldr	r2, [pc, #464]	@ (8004908 <HAL_DMA_IRQHandler+0xc90>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d027      	beq.n	800478a <HAL_DMA_IRQHandler+0xb12>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a73      	ldr	r2, [pc, #460]	@ (800490c <HAL_DMA_IRQHandler+0xc94>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d022      	beq.n	800478a <HAL_DMA_IRQHandler+0xb12>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a71      	ldr	r2, [pc, #452]	@ (8004910 <HAL_DMA_IRQHandler+0xc98>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d01d      	beq.n	800478a <HAL_DMA_IRQHandler+0xb12>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a70      	ldr	r2, [pc, #448]	@ (8004914 <HAL_DMA_IRQHandler+0xc9c>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d018      	beq.n	800478a <HAL_DMA_IRQHandler+0xb12>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a6e      	ldr	r2, [pc, #440]	@ (8004918 <HAL_DMA_IRQHandler+0xca0>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d013      	beq.n	800478a <HAL_DMA_IRQHandler+0xb12>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a6d      	ldr	r2, [pc, #436]	@ (800491c <HAL_DMA_IRQHandler+0xca4>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d00e      	beq.n	800478a <HAL_DMA_IRQHandler+0xb12>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a6b      	ldr	r2, [pc, #428]	@ (8004920 <HAL_DMA_IRQHandler+0xca8>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d009      	beq.n	800478a <HAL_DMA_IRQHandler+0xb12>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a6a      	ldr	r2, [pc, #424]	@ (8004924 <HAL_DMA_IRQHandler+0xcac>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d004      	beq.n	800478a <HAL_DMA_IRQHandler+0xb12>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a68      	ldr	r2, [pc, #416]	@ (8004928 <HAL_DMA_IRQHandler+0xcb0>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d108      	bne.n	800479c <HAL_DMA_IRQHandler+0xb24>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f022 0208 	bic.w	r2, r2, #8
 8004798:	601a      	str	r2, [r3, #0]
 800479a:	e007      	b.n	80047ac <HAL_DMA_IRQHandler+0xb34>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f022 0204 	bic.w	r2, r2, #4
 80047aa:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f000 8165 	beq.w	8004a80 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80047be:	e15f      	b.n	8004a80 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047c4:	f003 031f 	and.w	r3, r3, #31
 80047c8:	2202      	movs	r2, #2
 80047ca:	409a      	lsls	r2, r3
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	4013      	ands	r3, r2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	f000 80c5 	beq.w	8004960 <HAL_DMA_IRQHandler+0xce8>
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	f003 0302 	and.w	r3, r3, #2
 80047dc:	2b00      	cmp	r3, #0
 80047de:	f000 80bf 	beq.w	8004960 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047e6:	f003 031f 	and.w	r3, r3, #31
 80047ea:	2202      	movs	r2, #2
 80047ec:	409a      	lsls	r2, r3
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d018      	beq.n	800482e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d109      	bne.n	800481a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800480a:	2b00      	cmp	r3, #0
 800480c:	f000 813a 	beq.w	8004a84 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004818:	e134      	b.n	8004a84 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800481e:	2b00      	cmp	r3, #0
 8004820:	f000 8130 	beq.w	8004a84 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800482c:	e12a      	b.n	8004a84 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	f003 0320 	and.w	r3, r3, #32
 8004834:	2b00      	cmp	r3, #0
 8004836:	f040 8089 	bne.w	800494c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a2b      	ldr	r2, [pc, #172]	@ (80048ec <HAL_DMA_IRQHandler+0xc74>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d04a      	beq.n	80048da <HAL_DMA_IRQHandler+0xc62>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a29      	ldr	r2, [pc, #164]	@ (80048f0 <HAL_DMA_IRQHandler+0xc78>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d045      	beq.n	80048da <HAL_DMA_IRQHandler+0xc62>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a28      	ldr	r2, [pc, #160]	@ (80048f4 <HAL_DMA_IRQHandler+0xc7c>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d040      	beq.n	80048da <HAL_DMA_IRQHandler+0xc62>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a26      	ldr	r2, [pc, #152]	@ (80048f8 <HAL_DMA_IRQHandler+0xc80>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d03b      	beq.n	80048da <HAL_DMA_IRQHandler+0xc62>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a25      	ldr	r2, [pc, #148]	@ (80048fc <HAL_DMA_IRQHandler+0xc84>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d036      	beq.n	80048da <HAL_DMA_IRQHandler+0xc62>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a23      	ldr	r2, [pc, #140]	@ (8004900 <HAL_DMA_IRQHandler+0xc88>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d031      	beq.n	80048da <HAL_DMA_IRQHandler+0xc62>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a22      	ldr	r2, [pc, #136]	@ (8004904 <HAL_DMA_IRQHandler+0xc8c>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d02c      	beq.n	80048da <HAL_DMA_IRQHandler+0xc62>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a20      	ldr	r2, [pc, #128]	@ (8004908 <HAL_DMA_IRQHandler+0xc90>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d027      	beq.n	80048da <HAL_DMA_IRQHandler+0xc62>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a1f      	ldr	r2, [pc, #124]	@ (800490c <HAL_DMA_IRQHandler+0xc94>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d022      	beq.n	80048da <HAL_DMA_IRQHandler+0xc62>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a1d      	ldr	r2, [pc, #116]	@ (8004910 <HAL_DMA_IRQHandler+0xc98>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d01d      	beq.n	80048da <HAL_DMA_IRQHandler+0xc62>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a1c      	ldr	r2, [pc, #112]	@ (8004914 <HAL_DMA_IRQHandler+0xc9c>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d018      	beq.n	80048da <HAL_DMA_IRQHandler+0xc62>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a1a      	ldr	r2, [pc, #104]	@ (8004918 <HAL_DMA_IRQHandler+0xca0>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d013      	beq.n	80048da <HAL_DMA_IRQHandler+0xc62>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a19      	ldr	r2, [pc, #100]	@ (800491c <HAL_DMA_IRQHandler+0xca4>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d00e      	beq.n	80048da <HAL_DMA_IRQHandler+0xc62>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a17      	ldr	r2, [pc, #92]	@ (8004920 <HAL_DMA_IRQHandler+0xca8>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d009      	beq.n	80048da <HAL_DMA_IRQHandler+0xc62>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a16      	ldr	r2, [pc, #88]	@ (8004924 <HAL_DMA_IRQHandler+0xcac>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d004      	beq.n	80048da <HAL_DMA_IRQHandler+0xc62>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a14      	ldr	r2, [pc, #80]	@ (8004928 <HAL_DMA_IRQHandler+0xcb0>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d128      	bne.n	800492c <HAL_DMA_IRQHandler+0xcb4>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f022 0214 	bic.w	r2, r2, #20
 80048e8:	601a      	str	r2, [r3, #0]
 80048ea:	e027      	b.n	800493c <HAL_DMA_IRQHandler+0xcc4>
 80048ec:	40020010 	.word	0x40020010
 80048f0:	40020028 	.word	0x40020028
 80048f4:	40020040 	.word	0x40020040
 80048f8:	40020058 	.word	0x40020058
 80048fc:	40020070 	.word	0x40020070
 8004900:	40020088 	.word	0x40020088
 8004904:	400200a0 	.word	0x400200a0
 8004908:	400200b8 	.word	0x400200b8
 800490c:	40020410 	.word	0x40020410
 8004910:	40020428 	.word	0x40020428
 8004914:	40020440 	.word	0x40020440
 8004918:	40020458 	.word	0x40020458
 800491c:	40020470 	.word	0x40020470
 8004920:	40020488 	.word	0x40020488
 8004924:	400204a0 	.word	0x400204a0
 8004928:	400204b8 	.word	0x400204b8
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f022 020a 	bic.w	r2, r2, #10
 800493a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004950:	2b00      	cmp	r3, #0
 8004952:	f000 8097 	beq.w	8004a84 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800495e:	e091      	b.n	8004a84 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004964:	f003 031f 	and.w	r3, r3, #31
 8004968:	2208      	movs	r2, #8
 800496a:	409a      	lsls	r2, r3
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	4013      	ands	r3, r2
 8004970:	2b00      	cmp	r3, #0
 8004972:	f000 8088 	beq.w	8004a86 <HAL_DMA_IRQHandler+0xe0e>
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	f003 0308 	and.w	r3, r3, #8
 800497c:	2b00      	cmp	r3, #0
 800497e:	f000 8082 	beq.w	8004a86 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a41      	ldr	r2, [pc, #260]	@ (8004a8c <HAL_DMA_IRQHandler+0xe14>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d04a      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xdaa>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a3f      	ldr	r2, [pc, #252]	@ (8004a90 <HAL_DMA_IRQHandler+0xe18>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d045      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xdaa>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a3e      	ldr	r2, [pc, #248]	@ (8004a94 <HAL_DMA_IRQHandler+0xe1c>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d040      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xdaa>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a3c      	ldr	r2, [pc, #240]	@ (8004a98 <HAL_DMA_IRQHandler+0xe20>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d03b      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xdaa>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a3b      	ldr	r2, [pc, #236]	@ (8004a9c <HAL_DMA_IRQHandler+0xe24>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d036      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xdaa>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a39      	ldr	r2, [pc, #228]	@ (8004aa0 <HAL_DMA_IRQHandler+0xe28>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d031      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xdaa>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a38      	ldr	r2, [pc, #224]	@ (8004aa4 <HAL_DMA_IRQHandler+0xe2c>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d02c      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xdaa>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a36      	ldr	r2, [pc, #216]	@ (8004aa8 <HAL_DMA_IRQHandler+0xe30>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d027      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xdaa>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a35      	ldr	r2, [pc, #212]	@ (8004aac <HAL_DMA_IRQHandler+0xe34>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d022      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xdaa>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a33      	ldr	r2, [pc, #204]	@ (8004ab0 <HAL_DMA_IRQHandler+0xe38>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d01d      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xdaa>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a32      	ldr	r2, [pc, #200]	@ (8004ab4 <HAL_DMA_IRQHandler+0xe3c>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d018      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xdaa>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a30      	ldr	r2, [pc, #192]	@ (8004ab8 <HAL_DMA_IRQHandler+0xe40>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d013      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xdaa>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a2f      	ldr	r2, [pc, #188]	@ (8004abc <HAL_DMA_IRQHandler+0xe44>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d00e      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xdaa>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a2d      	ldr	r2, [pc, #180]	@ (8004ac0 <HAL_DMA_IRQHandler+0xe48>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d009      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xdaa>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a2c      	ldr	r2, [pc, #176]	@ (8004ac4 <HAL_DMA_IRQHandler+0xe4c>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d004      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xdaa>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a2a      	ldr	r2, [pc, #168]	@ (8004ac8 <HAL_DMA_IRQHandler+0xe50>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d108      	bne.n	8004a34 <HAL_DMA_IRQHandler+0xdbc>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f022 021c 	bic.w	r2, r2, #28
 8004a30:	601a      	str	r2, [r3, #0]
 8004a32:	e007      	b.n	8004a44 <HAL_DMA_IRQHandler+0xdcc>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f022 020e 	bic.w	r2, r2, #14
 8004a42:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a48:	f003 031f 	and.w	r3, r3, #31
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	409a      	lsls	r2, r3
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d009      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	4798      	blx	r3
 8004a7a:	e004      	b.n	8004a86 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004a7c:	bf00      	nop
 8004a7e:	e002      	b.n	8004a86 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004a80:	bf00      	nop
 8004a82:	e000      	b.n	8004a86 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004a84:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004a86:	3728      	adds	r7, #40	@ 0x28
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	40020010 	.word	0x40020010
 8004a90:	40020028 	.word	0x40020028
 8004a94:	40020040 	.word	0x40020040
 8004a98:	40020058 	.word	0x40020058
 8004a9c:	40020070 	.word	0x40020070
 8004aa0:	40020088 	.word	0x40020088
 8004aa4:	400200a0 	.word	0x400200a0
 8004aa8:	400200b8 	.word	0x400200b8
 8004aac:	40020410 	.word	0x40020410
 8004ab0:	40020428 	.word	0x40020428
 8004ab4:	40020440 	.word	0x40020440
 8004ab8:	40020458 	.word	0x40020458
 8004abc:	40020470 	.word	0x40020470
 8004ac0:	40020488 	.word	0x40020488
 8004ac4:	400204a0 	.word	0x400204a0
 8004ac8:	400204b8 	.word	0x400204b8

08004acc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b087      	sub	sp, #28
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	607a      	str	r2, [r7, #4]
 8004ad8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ade:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ae4:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a7f      	ldr	r2, [pc, #508]	@ (8004ce8 <DMA_SetConfig+0x21c>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d072      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a7d      	ldr	r2, [pc, #500]	@ (8004cec <DMA_SetConfig+0x220>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d06d      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a7c      	ldr	r2, [pc, #496]	@ (8004cf0 <DMA_SetConfig+0x224>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d068      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a7a      	ldr	r2, [pc, #488]	@ (8004cf4 <DMA_SetConfig+0x228>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d063      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a79      	ldr	r2, [pc, #484]	@ (8004cf8 <DMA_SetConfig+0x22c>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d05e      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a77      	ldr	r2, [pc, #476]	@ (8004cfc <DMA_SetConfig+0x230>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d059      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a76      	ldr	r2, [pc, #472]	@ (8004d00 <DMA_SetConfig+0x234>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d054      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a74      	ldr	r2, [pc, #464]	@ (8004d04 <DMA_SetConfig+0x238>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d04f      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a73      	ldr	r2, [pc, #460]	@ (8004d08 <DMA_SetConfig+0x23c>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d04a      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a71      	ldr	r2, [pc, #452]	@ (8004d0c <DMA_SetConfig+0x240>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d045      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a70      	ldr	r2, [pc, #448]	@ (8004d10 <DMA_SetConfig+0x244>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d040      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a6e      	ldr	r2, [pc, #440]	@ (8004d14 <DMA_SetConfig+0x248>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d03b      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a6d      	ldr	r2, [pc, #436]	@ (8004d18 <DMA_SetConfig+0x24c>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d036      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a6b      	ldr	r2, [pc, #428]	@ (8004d1c <DMA_SetConfig+0x250>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d031      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a6a      	ldr	r2, [pc, #424]	@ (8004d20 <DMA_SetConfig+0x254>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d02c      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a68      	ldr	r2, [pc, #416]	@ (8004d24 <DMA_SetConfig+0x258>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d027      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a67      	ldr	r2, [pc, #412]	@ (8004d28 <DMA_SetConfig+0x25c>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d022      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a65      	ldr	r2, [pc, #404]	@ (8004d2c <DMA_SetConfig+0x260>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d01d      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a64      	ldr	r2, [pc, #400]	@ (8004d30 <DMA_SetConfig+0x264>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d018      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a62      	ldr	r2, [pc, #392]	@ (8004d34 <DMA_SetConfig+0x268>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d013      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a61      	ldr	r2, [pc, #388]	@ (8004d38 <DMA_SetConfig+0x26c>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d00e      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a5f      	ldr	r2, [pc, #380]	@ (8004d3c <DMA_SetConfig+0x270>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d009      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a5e      	ldr	r2, [pc, #376]	@ (8004d40 <DMA_SetConfig+0x274>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d004      	beq.n	8004bd6 <DMA_SetConfig+0x10a>
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a5c      	ldr	r2, [pc, #368]	@ (8004d44 <DMA_SetConfig+0x278>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d101      	bne.n	8004bda <DMA_SetConfig+0x10e>
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e000      	b.n	8004bdc <DMA_SetConfig+0x110>
 8004bda:	2300      	movs	r3, #0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d00d      	beq.n	8004bfc <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004be8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d004      	beq.n	8004bfc <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bf6:	68fa      	ldr	r2, [r7, #12]
 8004bf8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004bfa:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a39      	ldr	r2, [pc, #228]	@ (8004ce8 <DMA_SetConfig+0x21c>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d04a      	beq.n	8004c9c <DMA_SetConfig+0x1d0>
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a38      	ldr	r2, [pc, #224]	@ (8004cec <DMA_SetConfig+0x220>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d045      	beq.n	8004c9c <DMA_SetConfig+0x1d0>
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a36      	ldr	r2, [pc, #216]	@ (8004cf0 <DMA_SetConfig+0x224>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d040      	beq.n	8004c9c <DMA_SetConfig+0x1d0>
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a35      	ldr	r2, [pc, #212]	@ (8004cf4 <DMA_SetConfig+0x228>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d03b      	beq.n	8004c9c <DMA_SetConfig+0x1d0>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a33      	ldr	r2, [pc, #204]	@ (8004cf8 <DMA_SetConfig+0x22c>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d036      	beq.n	8004c9c <DMA_SetConfig+0x1d0>
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a32      	ldr	r2, [pc, #200]	@ (8004cfc <DMA_SetConfig+0x230>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d031      	beq.n	8004c9c <DMA_SetConfig+0x1d0>
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a30      	ldr	r2, [pc, #192]	@ (8004d00 <DMA_SetConfig+0x234>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d02c      	beq.n	8004c9c <DMA_SetConfig+0x1d0>
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a2f      	ldr	r2, [pc, #188]	@ (8004d04 <DMA_SetConfig+0x238>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d027      	beq.n	8004c9c <DMA_SetConfig+0x1d0>
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a2d      	ldr	r2, [pc, #180]	@ (8004d08 <DMA_SetConfig+0x23c>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d022      	beq.n	8004c9c <DMA_SetConfig+0x1d0>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a2c      	ldr	r2, [pc, #176]	@ (8004d0c <DMA_SetConfig+0x240>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d01d      	beq.n	8004c9c <DMA_SetConfig+0x1d0>
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a2a      	ldr	r2, [pc, #168]	@ (8004d10 <DMA_SetConfig+0x244>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d018      	beq.n	8004c9c <DMA_SetConfig+0x1d0>
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a29      	ldr	r2, [pc, #164]	@ (8004d14 <DMA_SetConfig+0x248>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d013      	beq.n	8004c9c <DMA_SetConfig+0x1d0>
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a27      	ldr	r2, [pc, #156]	@ (8004d18 <DMA_SetConfig+0x24c>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d00e      	beq.n	8004c9c <DMA_SetConfig+0x1d0>
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a26      	ldr	r2, [pc, #152]	@ (8004d1c <DMA_SetConfig+0x250>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d009      	beq.n	8004c9c <DMA_SetConfig+0x1d0>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a24      	ldr	r2, [pc, #144]	@ (8004d20 <DMA_SetConfig+0x254>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d004      	beq.n	8004c9c <DMA_SetConfig+0x1d0>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a23      	ldr	r2, [pc, #140]	@ (8004d24 <DMA_SetConfig+0x258>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d101      	bne.n	8004ca0 <DMA_SetConfig+0x1d4>
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e000      	b.n	8004ca2 <DMA_SetConfig+0x1d6>
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d059      	beq.n	8004d5a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004caa:	f003 031f 	and.w	r3, r3, #31
 8004cae:	223f      	movs	r2, #63	@ 0x3f
 8004cb0:	409a      	lsls	r2, r3
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004cc4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	683a      	ldr	r2, [r7, #0]
 8004ccc:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	2b40      	cmp	r3, #64	@ 0x40
 8004cd4:	d138      	bne.n	8004d48 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	68ba      	ldr	r2, [r7, #8]
 8004ce4:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004ce6:	e086      	b.n	8004df6 <DMA_SetConfig+0x32a>
 8004ce8:	40020010 	.word	0x40020010
 8004cec:	40020028 	.word	0x40020028
 8004cf0:	40020040 	.word	0x40020040
 8004cf4:	40020058 	.word	0x40020058
 8004cf8:	40020070 	.word	0x40020070
 8004cfc:	40020088 	.word	0x40020088
 8004d00:	400200a0 	.word	0x400200a0
 8004d04:	400200b8 	.word	0x400200b8
 8004d08:	40020410 	.word	0x40020410
 8004d0c:	40020428 	.word	0x40020428
 8004d10:	40020440 	.word	0x40020440
 8004d14:	40020458 	.word	0x40020458
 8004d18:	40020470 	.word	0x40020470
 8004d1c:	40020488 	.word	0x40020488
 8004d20:	400204a0 	.word	0x400204a0
 8004d24:	400204b8 	.word	0x400204b8
 8004d28:	58025408 	.word	0x58025408
 8004d2c:	5802541c 	.word	0x5802541c
 8004d30:	58025430 	.word	0x58025430
 8004d34:	58025444 	.word	0x58025444
 8004d38:	58025458 	.word	0x58025458
 8004d3c:	5802546c 	.word	0x5802546c
 8004d40:	58025480 	.word	0x58025480
 8004d44:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68ba      	ldr	r2, [r7, #8]
 8004d4e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	687a      	ldr	r2, [r7, #4]
 8004d56:	60da      	str	r2, [r3, #12]
}
 8004d58:	e04d      	b.n	8004df6 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a29      	ldr	r2, [pc, #164]	@ (8004e04 <DMA_SetConfig+0x338>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d022      	beq.n	8004daa <DMA_SetConfig+0x2de>
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a27      	ldr	r2, [pc, #156]	@ (8004e08 <DMA_SetConfig+0x33c>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d01d      	beq.n	8004daa <DMA_SetConfig+0x2de>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a26      	ldr	r2, [pc, #152]	@ (8004e0c <DMA_SetConfig+0x340>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d018      	beq.n	8004daa <DMA_SetConfig+0x2de>
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a24      	ldr	r2, [pc, #144]	@ (8004e10 <DMA_SetConfig+0x344>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d013      	beq.n	8004daa <DMA_SetConfig+0x2de>
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a23      	ldr	r2, [pc, #140]	@ (8004e14 <DMA_SetConfig+0x348>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d00e      	beq.n	8004daa <DMA_SetConfig+0x2de>
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a21      	ldr	r2, [pc, #132]	@ (8004e18 <DMA_SetConfig+0x34c>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d009      	beq.n	8004daa <DMA_SetConfig+0x2de>
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a20      	ldr	r2, [pc, #128]	@ (8004e1c <DMA_SetConfig+0x350>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d004      	beq.n	8004daa <DMA_SetConfig+0x2de>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a1e      	ldr	r2, [pc, #120]	@ (8004e20 <DMA_SetConfig+0x354>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d101      	bne.n	8004dae <DMA_SetConfig+0x2e2>
 8004daa:	2301      	movs	r3, #1
 8004dac:	e000      	b.n	8004db0 <DMA_SetConfig+0x2e4>
 8004dae:	2300      	movs	r3, #0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d020      	beq.n	8004df6 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004db8:	f003 031f 	and.w	r3, r3, #31
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	409a      	lsls	r2, r3
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	683a      	ldr	r2, [r7, #0]
 8004dca:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	2b40      	cmp	r3, #64	@ 0x40
 8004dd2:	d108      	bne.n	8004de6 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	60da      	str	r2, [r3, #12]
}
 8004de4:	e007      	b.n	8004df6 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68ba      	ldr	r2, [r7, #8]
 8004dec:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	60da      	str	r2, [r3, #12]
}
 8004df6:	bf00      	nop
 8004df8:	371c      	adds	r7, #28
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	58025408 	.word	0x58025408
 8004e08:	5802541c 	.word	0x5802541c
 8004e0c:	58025430 	.word	0x58025430
 8004e10:	58025444 	.word	0x58025444
 8004e14:	58025458 	.word	0x58025458
 8004e18:	5802546c 	.word	0x5802546c
 8004e1c:	58025480 	.word	0x58025480
 8004e20:	58025494 	.word	0x58025494

08004e24 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b085      	sub	sp, #20
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a42      	ldr	r2, [pc, #264]	@ (8004f3c <DMA_CalcBaseAndBitshift+0x118>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d04a      	beq.n	8004ecc <DMA_CalcBaseAndBitshift+0xa8>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a41      	ldr	r2, [pc, #260]	@ (8004f40 <DMA_CalcBaseAndBitshift+0x11c>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d045      	beq.n	8004ecc <DMA_CalcBaseAndBitshift+0xa8>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a3f      	ldr	r2, [pc, #252]	@ (8004f44 <DMA_CalcBaseAndBitshift+0x120>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d040      	beq.n	8004ecc <DMA_CalcBaseAndBitshift+0xa8>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a3e      	ldr	r2, [pc, #248]	@ (8004f48 <DMA_CalcBaseAndBitshift+0x124>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d03b      	beq.n	8004ecc <DMA_CalcBaseAndBitshift+0xa8>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a3c      	ldr	r2, [pc, #240]	@ (8004f4c <DMA_CalcBaseAndBitshift+0x128>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d036      	beq.n	8004ecc <DMA_CalcBaseAndBitshift+0xa8>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a3b      	ldr	r2, [pc, #236]	@ (8004f50 <DMA_CalcBaseAndBitshift+0x12c>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d031      	beq.n	8004ecc <DMA_CalcBaseAndBitshift+0xa8>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a39      	ldr	r2, [pc, #228]	@ (8004f54 <DMA_CalcBaseAndBitshift+0x130>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d02c      	beq.n	8004ecc <DMA_CalcBaseAndBitshift+0xa8>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a38      	ldr	r2, [pc, #224]	@ (8004f58 <DMA_CalcBaseAndBitshift+0x134>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d027      	beq.n	8004ecc <DMA_CalcBaseAndBitshift+0xa8>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a36      	ldr	r2, [pc, #216]	@ (8004f5c <DMA_CalcBaseAndBitshift+0x138>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d022      	beq.n	8004ecc <DMA_CalcBaseAndBitshift+0xa8>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a35      	ldr	r2, [pc, #212]	@ (8004f60 <DMA_CalcBaseAndBitshift+0x13c>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d01d      	beq.n	8004ecc <DMA_CalcBaseAndBitshift+0xa8>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a33      	ldr	r2, [pc, #204]	@ (8004f64 <DMA_CalcBaseAndBitshift+0x140>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d018      	beq.n	8004ecc <DMA_CalcBaseAndBitshift+0xa8>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a32      	ldr	r2, [pc, #200]	@ (8004f68 <DMA_CalcBaseAndBitshift+0x144>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d013      	beq.n	8004ecc <DMA_CalcBaseAndBitshift+0xa8>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a30      	ldr	r2, [pc, #192]	@ (8004f6c <DMA_CalcBaseAndBitshift+0x148>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d00e      	beq.n	8004ecc <DMA_CalcBaseAndBitshift+0xa8>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a2f      	ldr	r2, [pc, #188]	@ (8004f70 <DMA_CalcBaseAndBitshift+0x14c>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d009      	beq.n	8004ecc <DMA_CalcBaseAndBitshift+0xa8>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a2d      	ldr	r2, [pc, #180]	@ (8004f74 <DMA_CalcBaseAndBitshift+0x150>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d004      	beq.n	8004ecc <DMA_CalcBaseAndBitshift+0xa8>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a2c      	ldr	r2, [pc, #176]	@ (8004f78 <DMA_CalcBaseAndBitshift+0x154>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d101      	bne.n	8004ed0 <DMA_CalcBaseAndBitshift+0xac>
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e000      	b.n	8004ed2 <DMA_CalcBaseAndBitshift+0xae>
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d024      	beq.n	8004f20 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	3b10      	subs	r3, #16
 8004ede:	4a27      	ldr	r2, [pc, #156]	@ (8004f7c <DMA_CalcBaseAndBitshift+0x158>)
 8004ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ee4:	091b      	lsrs	r3, r3, #4
 8004ee6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f003 0307 	and.w	r3, r3, #7
 8004eee:	4a24      	ldr	r2, [pc, #144]	@ (8004f80 <DMA_CalcBaseAndBitshift+0x15c>)
 8004ef0:	5cd3      	ldrb	r3, [r2, r3]
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2b03      	cmp	r3, #3
 8004efc:	d908      	bls.n	8004f10 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	461a      	mov	r2, r3
 8004f04:	4b1f      	ldr	r3, [pc, #124]	@ (8004f84 <DMA_CalcBaseAndBitshift+0x160>)
 8004f06:	4013      	ands	r3, r2
 8004f08:	1d1a      	adds	r2, r3, #4
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	659a      	str	r2, [r3, #88]	@ 0x58
 8004f0e:	e00d      	b.n	8004f2c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	461a      	mov	r2, r3
 8004f16:	4b1b      	ldr	r3, [pc, #108]	@ (8004f84 <DMA_CalcBaseAndBitshift+0x160>)
 8004f18:	4013      	ands	r3, r2
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f1e:	e005      	b.n	8004f2c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3714      	adds	r7, #20
 8004f34:	46bd      	mov	sp, r7
 8004f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3a:	4770      	bx	lr
 8004f3c:	40020010 	.word	0x40020010
 8004f40:	40020028 	.word	0x40020028
 8004f44:	40020040 	.word	0x40020040
 8004f48:	40020058 	.word	0x40020058
 8004f4c:	40020070 	.word	0x40020070
 8004f50:	40020088 	.word	0x40020088
 8004f54:	400200a0 	.word	0x400200a0
 8004f58:	400200b8 	.word	0x400200b8
 8004f5c:	40020410 	.word	0x40020410
 8004f60:	40020428 	.word	0x40020428
 8004f64:	40020440 	.word	0x40020440
 8004f68:	40020458 	.word	0x40020458
 8004f6c:	40020470 	.word	0x40020470
 8004f70:	40020488 	.word	0x40020488
 8004f74:	400204a0 	.word	0x400204a0
 8004f78:	400204b8 	.word	0x400204b8
 8004f7c:	aaaaaaab 	.word	0xaaaaaaab
 8004f80:	08010a50 	.word	0x08010a50
 8004f84:	fffffc00 	.word	0xfffffc00

08004f88 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b085      	sub	sp, #20
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f90:	2300      	movs	r3, #0
 8004f92:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	699b      	ldr	r3, [r3, #24]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d120      	bne.n	8004fde <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa0:	2b03      	cmp	r3, #3
 8004fa2:	d858      	bhi.n	8005056 <DMA_CheckFifoParam+0xce>
 8004fa4:	a201      	add	r2, pc, #4	@ (adr r2, 8004fac <DMA_CheckFifoParam+0x24>)
 8004fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004faa:	bf00      	nop
 8004fac:	08004fbd 	.word	0x08004fbd
 8004fb0:	08004fcf 	.word	0x08004fcf
 8004fb4:	08004fbd 	.word	0x08004fbd
 8004fb8:	08005057 	.word	0x08005057
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fc0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d048      	beq.n	800505a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004fcc:	e045      	b.n	800505a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fd2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004fd6:	d142      	bne.n	800505e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004fdc:	e03f      	b.n	800505e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	699b      	ldr	r3, [r3, #24]
 8004fe2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fe6:	d123      	bne.n	8005030 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fec:	2b03      	cmp	r3, #3
 8004fee:	d838      	bhi.n	8005062 <DMA_CheckFifoParam+0xda>
 8004ff0:	a201      	add	r2, pc, #4	@ (adr r2, 8004ff8 <DMA_CheckFifoParam+0x70>)
 8004ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff6:	bf00      	nop
 8004ff8:	08005009 	.word	0x08005009
 8004ffc:	0800500f 	.word	0x0800500f
 8005000:	08005009 	.word	0x08005009
 8005004:	08005021 	.word	0x08005021
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	73fb      	strb	r3, [r7, #15]
        break;
 800500c:	e030      	b.n	8005070 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005012:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005016:	2b00      	cmp	r3, #0
 8005018:	d025      	beq.n	8005066 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800501e:	e022      	b.n	8005066 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005024:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005028:	d11f      	bne.n	800506a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800502e:	e01c      	b.n	800506a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005034:	2b02      	cmp	r3, #2
 8005036:	d902      	bls.n	800503e <DMA_CheckFifoParam+0xb6>
 8005038:	2b03      	cmp	r3, #3
 800503a:	d003      	beq.n	8005044 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800503c:	e018      	b.n	8005070 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	73fb      	strb	r3, [r7, #15]
        break;
 8005042:	e015      	b.n	8005070 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005048:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800504c:	2b00      	cmp	r3, #0
 800504e:	d00e      	beq.n	800506e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	73fb      	strb	r3, [r7, #15]
    break;
 8005054:	e00b      	b.n	800506e <DMA_CheckFifoParam+0xe6>
        break;
 8005056:	bf00      	nop
 8005058:	e00a      	b.n	8005070 <DMA_CheckFifoParam+0xe8>
        break;
 800505a:	bf00      	nop
 800505c:	e008      	b.n	8005070 <DMA_CheckFifoParam+0xe8>
        break;
 800505e:	bf00      	nop
 8005060:	e006      	b.n	8005070 <DMA_CheckFifoParam+0xe8>
        break;
 8005062:	bf00      	nop
 8005064:	e004      	b.n	8005070 <DMA_CheckFifoParam+0xe8>
        break;
 8005066:	bf00      	nop
 8005068:	e002      	b.n	8005070 <DMA_CheckFifoParam+0xe8>
        break;
 800506a:	bf00      	nop
 800506c:	e000      	b.n	8005070 <DMA_CheckFifoParam+0xe8>
    break;
 800506e:	bf00      	nop
    }
  }

  return status;
 8005070:	7bfb      	ldrb	r3, [r7, #15]
}
 8005072:	4618      	mov	r0, r3
 8005074:	3714      	adds	r7, #20
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
 800507e:	bf00      	nop

08005080 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a38      	ldr	r2, [pc, #224]	@ (8005174 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d022      	beq.n	80050de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a36      	ldr	r2, [pc, #216]	@ (8005178 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d01d      	beq.n	80050de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a35      	ldr	r2, [pc, #212]	@ (800517c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d018      	beq.n	80050de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a33      	ldr	r2, [pc, #204]	@ (8005180 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d013      	beq.n	80050de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a32      	ldr	r2, [pc, #200]	@ (8005184 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d00e      	beq.n	80050de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a30      	ldr	r2, [pc, #192]	@ (8005188 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d009      	beq.n	80050de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a2f      	ldr	r2, [pc, #188]	@ (800518c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d004      	beq.n	80050de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a2d      	ldr	r2, [pc, #180]	@ (8005190 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d101      	bne.n	80050e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80050de:	2301      	movs	r3, #1
 80050e0:	e000      	b.n	80050e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80050e2:	2300      	movs	r3, #0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d01a      	beq.n	800511e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	3b08      	subs	r3, #8
 80050f0:	4a28      	ldr	r2, [pc, #160]	@ (8005194 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80050f2:	fba2 2303 	umull	r2, r3, r2, r3
 80050f6:	091b      	lsrs	r3, r3, #4
 80050f8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	4b26      	ldr	r3, [pc, #152]	@ (8005198 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80050fe:	4413      	add	r3, r2
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	461a      	mov	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a24      	ldr	r2, [pc, #144]	@ (800519c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800510c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	f003 031f 	and.w	r3, r3, #31
 8005114:	2201      	movs	r2, #1
 8005116:	409a      	lsls	r2, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800511c:	e024      	b.n	8005168 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	b2db      	uxtb	r3, r3
 8005124:	3b10      	subs	r3, #16
 8005126:	4a1e      	ldr	r2, [pc, #120]	@ (80051a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005128:	fba2 2303 	umull	r2, r3, r2, r3
 800512c:	091b      	lsrs	r3, r3, #4
 800512e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	4a1c      	ldr	r2, [pc, #112]	@ (80051a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d806      	bhi.n	8005146 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	4a1b      	ldr	r2, [pc, #108]	@ (80051a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d902      	bls.n	8005146 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	3308      	adds	r3, #8
 8005144:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	4b18      	ldr	r3, [pc, #96]	@ (80051ac <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800514a:	4413      	add	r3, r2
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	461a      	mov	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a16      	ldr	r2, [pc, #88]	@ (80051b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005158:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f003 031f 	and.w	r3, r3, #31
 8005160:	2201      	movs	r2, #1
 8005162:	409a      	lsls	r2, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005168:	bf00      	nop
 800516a:	3714      	adds	r7, #20
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr
 8005174:	58025408 	.word	0x58025408
 8005178:	5802541c 	.word	0x5802541c
 800517c:	58025430 	.word	0x58025430
 8005180:	58025444 	.word	0x58025444
 8005184:	58025458 	.word	0x58025458
 8005188:	5802546c 	.word	0x5802546c
 800518c:	58025480 	.word	0x58025480
 8005190:	58025494 	.word	0x58025494
 8005194:	cccccccd 	.word	0xcccccccd
 8005198:	16009600 	.word	0x16009600
 800519c:	58025880 	.word	0x58025880
 80051a0:	aaaaaaab 	.word	0xaaaaaaab
 80051a4:	400204b8 	.word	0x400204b8
 80051a8:	4002040f 	.word	0x4002040f
 80051ac:	10008200 	.word	0x10008200
 80051b0:	40020880 	.word	0x40020880

080051b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d04a      	beq.n	8005260 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2b08      	cmp	r3, #8
 80051ce:	d847      	bhi.n	8005260 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a25      	ldr	r2, [pc, #148]	@ (800526c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d022      	beq.n	8005220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a24      	ldr	r2, [pc, #144]	@ (8005270 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d01d      	beq.n	8005220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a22      	ldr	r2, [pc, #136]	@ (8005274 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d018      	beq.n	8005220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a21      	ldr	r2, [pc, #132]	@ (8005278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d013      	beq.n	8005220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a1f      	ldr	r2, [pc, #124]	@ (800527c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d00e      	beq.n	8005220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a1e      	ldr	r2, [pc, #120]	@ (8005280 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d009      	beq.n	8005220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a1c      	ldr	r2, [pc, #112]	@ (8005284 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d004      	beq.n	8005220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a1b      	ldr	r2, [pc, #108]	@ (8005288 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d101      	bne.n	8005224 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005220:	2301      	movs	r3, #1
 8005222:	e000      	b.n	8005226 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005224:	2300      	movs	r3, #0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d00a      	beq.n	8005240 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800522a:	68fa      	ldr	r2, [r7, #12]
 800522c:	4b17      	ldr	r3, [pc, #92]	@ (800528c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800522e:	4413      	add	r3, r2
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	461a      	mov	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	4a15      	ldr	r2, [pc, #84]	@ (8005290 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800523c:	671a      	str	r2, [r3, #112]	@ 0x70
 800523e:	e009      	b.n	8005254 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	4b14      	ldr	r3, [pc, #80]	@ (8005294 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005244:	4413      	add	r3, r2
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	461a      	mov	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a11      	ldr	r2, [pc, #68]	@ (8005298 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005252:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	3b01      	subs	r3, #1
 8005258:	2201      	movs	r2, #1
 800525a:	409a      	lsls	r2, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8005260:	bf00      	nop
 8005262:	3714      	adds	r7, #20
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr
 800526c:	58025408 	.word	0x58025408
 8005270:	5802541c 	.word	0x5802541c
 8005274:	58025430 	.word	0x58025430
 8005278:	58025444 	.word	0x58025444
 800527c:	58025458 	.word	0x58025458
 8005280:	5802546c 	.word	0x5802546c
 8005284:	58025480 	.word	0x58025480
 8005288:	58025494 	.word	0x58025494
 800528c:	1600963f 	.word	0x1600963f
 8005290:	58025940 	.word	0x58025940
 8005294:	1000823f 	.word	0x1000823f
 8005298:	40020940 	.word	0x40020940

0800529c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800529c:	b480      	push	{r7}
 800529e:	b089      	sub	sp, #36	@ 0x24
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80052a6:	2300      	movs	r3, #0
 80052a8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80052aa:	4b89      	ldr	r3, [pc, #548]	@ (80054d0 <HAL_GPIO_Init+0x234>)
 80052ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80052ae:	e194      	b.n	80055da <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	2101      	movs	r1, #1
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	fa01 f303 	lsl.w	r3, r1, r3
 80052bc:	4013      	ands	r3, r2
 80052be:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	f000 8186 	beq.w	80055d4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f003 0303 	and.w	r3, r3, #3
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d005      	beq.n	80052e0 <HAL_GPIO_Init+0x44>
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	f003 0303 	and.w	r3, r3, #3
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d130      	bne.n	8005342 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	005b      	lsls	r3, r3, #1
 80052ea:	2203      	movs	r2, #3
 80052ec:	fa02 f303 	lsl.w	r3, r2, r3
 80052f0:	43db      	mvns	r3, r3
 80052f2:	69ba      	ldr	r2, [r7, #24]
 80052f4:	4013      	ands	r3, r2
 80052f6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	68da      	ldr	r2, [r3, #12]
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	005b      	lsls	r3, r3, #1
 8005300:	fa02 f303 	lsl.w	r3, r2, r3
 8005304:	69ba      	ldr	r2, [r7, #24]
 8005306:	4313      	orrs	r3, r2
 8005308:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	69ba      	ldr	r2, [r7, #24]
 800530e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005316:	2201      	movs	r2, #1
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	fa02 f303 	lsl.w	r3, r2, r3
 800531e:	43db      	mvns	r3, r3
 8005320:	69ba      	ldr	r2, [r7, #24]
 8005322:	4013      	ands	r3, r2
 8005324:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	091b      	lsrs	r3, r3, #4
 800532c:	f003 0201 	and.w	r2, r3, #1
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	fa02 f303 	lsl.w	r3, r2, r3
 8005336:	69ba      	ldr	r2, [r7, #24]
 8005338:	4313      	orrs	r3, r2
 800533a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	69ba      	ldr	r2, [r7, #24]
 8005340:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	f003 0303 	and.w	r3, r3, #3
 800534a:	2b03      	cmp	r3, #3
 800534c:	d017      	beq.n	800537e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	005b      	lsls	r3, r3, #1
 8005358:	2203      	movs	r2, #3
 800535a:	fa02 f303 	lsl.w	r3, r2, r3
 800535e:	43db      	mvns	r3, r3
 8005360:	69ba      	ldr	r2, [r7, #24]
 8005362:	4013      	ands	r3, r2
 8005364:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	689a      	ldr	r2, [r3, #8]
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	005b      	lsls	r3, r3, #1
 800536e:	fa02 f303 	lsl.w	r3, r2, r3
 8005372:	69ba      	ldr	r2, [r7, #24]
 8005374:	4313      	orrs	r3, r2
 8005376:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	69ba      	ldr	r2, [r7, #24]
 800537c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	f003 0303 	and.w	r3, r3, #3
 8005386:	2b02      	cmp	r3, #2
 8005388:	d123      	bne.n	80053d2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	08da      	lsrs	r2, r3, #3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	3208      	adds	r2, #8
 8005392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005396:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	f003 0307 	and.w	r3, r3, #7
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	220f      	movs	r2, #15
 80053a2:	fa02 f303 	lsl.w	r3, r2, r3
 80053a6:	43db      	mvns	r3, r3
 80053a8:	69ba      	ldr	r2, [r7, #24]
 80053aa:	4013      	ands	r3, r2
 80053ac:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	691a      	ldr	r2, [r3, #16]
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	f003 0307 	and.w	r3, r3, #7
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	fa02 f303 	lsl.w	r3, r2, r3
 80053be:	69ba      	ldr	r2, [r7, #24]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80053c4:	69fb      	ldr	r3, [r7, #28]
 80053c6:	08da      	lsrs	r2, r3, #3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	3208      	adds	r2, #8
 80053cc:	69b9      	ldr	r1, [r7, #24]
 80053ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	005b      	lsls	r3, r3, #1
 80053dc:	2203      	movs	r2, #3
 80053de:	fa02 f303 	lsl.w	r3, r2, r3
 80053e2:	43db      	mvns	r3, r3
 80053e4:	69ba      	ldr	r2, [r7, #24]
 80053e6:	4013      	ands	r3, r2
 80053e8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	f003 0203 	and.w	r2, r3, #3
 80053f2:	69fb      	ldr	r3, [r7, #28]
 80053f4:	005b      	lsls	r3, r3, #1
 80053f6:	fa02 f303 	lsl.w	r3, r2, r3
 80053fa:	69ba      	ldr	r2, [r7, #24]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	69ba      	ldr	r2, [r7, #24]
 8005404:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800540e:	2b00      	cmp	r3, #0
 8005410:	f000 80e0 	beq.w	80055d4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005414:	4b2f      	ldr	r3, [pc, #188]	@ (80054d4 <HAL_GPIO_Init+0x238>)
 8005416:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800541a:	4a2e      	ldr	r2, [pc, #184]	@ (80054d4 <HAL_GPIO_Init+0x238>)
 800541c:	f043 0302 	orr.w	r3, r3, #2
 8005420:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005424:	4b2b      	ldr	r3, [pc, #172]	@ (80054d4 <HAL_GPIO_Init+0x238>)
 8005426:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800542a:	f003 0302 	and.w	r3, r3, #2
 800542e:	60fb      	str	r3, [r7, #12]
 8005430:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005432:	4a29      	ldr	r2, [pc, #164]	@ (80054d8 <HAL_GPIO_Init+0x23c>)
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	089b      	lsrs	r3, r3, #2
 8005438:	3302      	adds	r3, #2
 800543a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800543e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	f003 0303 	and.w	r3, r3, #3
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	220f      	movs	r2, #15
 800544a:	fa02 f303 	lsl.w	r3, r2, r3
 800544e:	43db      	mvns	r3, r3
 8005450:	69ba      	ldr	r2, [r7, #24]
 8005452:	4013      	ands	r3, r2
 8005454:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a20      	ldr	r2, [pc, #128]	@ (80054dc <HAL_GPIO_Init+0x240>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d052      	beq.n	8005504 <HAL_GPIO_Init+0x268>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a1f      	ldr	r2, [pc, #124]	@ (80054e0 <HAL_GPIO_Init+0x244>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d031      	beq.n	80054ca <HAL_GPIO_Init+0x22e>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a1e      	ldr	r2, [pc, #120]	@ (80054e4 <HAL_GPIO_Init+0x248>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d02b      	beq.n	80054c6 <HAL_GPIO_Init+0x22a>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a1d      	ldr	r2, [pc, #116]	@ (80054e8 <HAL_GPIO_Init+0x24c>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d025      	beq.n	80054c2 <HAL_GPIO_Init+0x226>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a1c      	ldr	r2, [pc, #112]	@ (80054ec <HAL_GPIO_Init+0x250>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d01f      	beq.n	80054be <HAL_GPIO_Init+0x222>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a1b      	ldr	r2, [pc, #108]	@ (80054f0 <HAL_GPIO_Init+0x254>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d019      	beq.n	80054ba <HAL_GPIO_Init+0x21e>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a1a      	ldr	r2, [pc, #104]	@ (80054f4 <HAL_GPIO_Init+0x258>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d013      	beq.n	80054b6 <HAL_GPIO_Init+0x21a>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a19      	ldr	r2, [pc, #100]	@ (80054f8 <HAL_GPIO_Init+0x25c>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d00d      	beq.n	80054b2 <HAL_GPIO_Init+0x216>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a18      	ldr	r2, [pc, #96]	@ (80054fc <HAL_GPIO_Init+0x260>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d007      	beq.n	80054ae <HAL_GPIO_Init+0x212>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a17      	ldr	r2, [pc, #92]	@ (8005500 <HAL_GPIO_Init+0x264>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d101      	bne.n	80054aa <HAL_GPIO_Init+0x20e>
 80054a6:	2309      	movs	r3, #9
 80054a8:	e02d      	b.n	8005506 <HAL_GPIO_Init+0x26a>
 80054aa:	230a      	movs	r3, #10
 80054ac:	e02b      	b.n	8005506 <HAL_GPIO_Init+0x26a>
 80054ae:	2308      	movs	r3, #8
 80054b0:	e029      	b.n	8005506 <HAL_GPIO_Init+0x26a>
 80054b2:	2307      	movs	r3, #7
 80054b4:	e027      	b.n	8005506 <HAL_GPIO_Init+0x26a>
 80054b6:	2306      	movs	r3, #6
 80054b8:	e025      	b.n	8005506 <HAL_GPIO_Init+0x26a>
 80054ba:	2305      	movs	r3, #5
 80054bc:	e023      	b.n	8005506 <HAL_GPIO_Init+0x26a>
 80054be:	2304      	movs	r3, #4
 80054c0:	e021      	b.n	8005506 <HAL_GPIO_Init+0x26a>
 80054c2:	2303      	movs	r3, #3
 80054c4:	e01f      	b.n	8005506 <HAL_GPIO_Init+0x26a>
 80054c6:	2302      	movs	r3, #2
 80054c8:	e01d      	b.n	8005506 <HAL_GPIO_Init+0x26a>
 80054ca:	2301      	movs	r3, #1
 80054cc:	e01b      	b.n	8005506 <HAL_GPIO_Init+0x26a>
 80054ce:	bf00      	nop
 80054d0:	58000080 	.word	0x58000080
 80054d4:	58024400 	.word	0x58024400
 80054d8:	58000400 	.word	0x58000400
 80054dc:	58020000 	.word	0x58020000
 80054e0:	58020400 	.word	0x58020400
 80054e4:	58020800 	.word	0x58020800
 80054e8:	58020c00 	.word	0x58020c00
 80054ec:	58021000 	.word	0x58021000
 80054f0:	58021400 	.word	0x58021400
 80054f4:	58021800 	.word	0x58021800
 80054f8:	58021c00 	.word	0x58021c00
 80054fc:	58022000 	.word	0x58022000
 8005500:	58022400 	.word	0x58022400
 8005504:	2300      	movs	r3, #0
 8005506:	69fa      	ldr	r2, [r7, #28]
 8005508:	f002 0203 	and.w	r2, r2, #3
 800550c:	0092      	lsls	r2, r2, #2
 800550e:	4093      	lsls	r3, r2
 8005510:	69ba      	ldr	r2, [r7, #24]
 8005512:	4313      	orrs	r3, r2
 8005514:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005516:	4938      	ldr	r1, [pc, #224]	@ (80055f8 <HAL_GPIO_Init+0x35c>)
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	089b      	lsrs	r3, r3, #2
 800551c:	3302      	adds	r3, #2
 800551e:	69ba      	ldr	r2, [r7, #24]
 8005520:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005524:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	43db      	mvns	r3, r3
 8005530:	69ba      	ldr	r2, [r7, #24]
 8005532:	4013      	ands	r3, r2
 8005534:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800553e:	2b00      	cmp	r3, #0
 8005540:	d003      	beq.n	800554a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005542:	69ba      	ldr	r2, [r7, #24]
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	4313      	orrs	r3, r2
 8005548:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800554a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800554e:	69bb      	ldr	r3, [r7, #24]
 8005550:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005552:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	43db      	mvns	r3, r3
 800555e:	69ba      	ldr	r2, [r7, #24]
 8005560:	4013      	ands	r3, r2
 8005562:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d003      	beq.n	8005578 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005570:	69ba      	ldr	r2, [r7, #24]
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	4313      	orrs	r3, r2
 8005576:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005578:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800557c:	69bb      	ldr	r3, [r7, #24]
 800557e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	43db      	mvns	r3, r3
 800558a:	69ba      	ldr	r2, [r7, #24]
 800558c:	4013      	ands	r3, r2
 800558e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005598:	2b00      	cmp	r3, #0
 800559a:	d003      	beq.n	80055a4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800559c:	69ba      	ldr	r2, [r7, #24]
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	69ba      	ldr	r2, [r7, #24]
 80055a8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	43db      	mvns	r3, r3
 80055b4:	69ba      	ldr	r2, [r7, #24]
 80055b6:	4013      	ands	r3, r2
 80055b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d003      	beq.n	80055ce <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80055c6:	69ba      	ldr	r2, [r7, #24]
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	69ba      	ldr	r2, [r7, #24]
 80055d2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	3301      	adds	r3, #1
 80055d8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	69fb      	ldr	r3, [r7, #28]
 80055e0:	fa22 f303 	lsr.w	r3, r2, r3
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	f47f ae63 	bne.w	80052b0 <HAL_GPIO_Init+0x14>
  }
}
 80055ea:	bf00      	nop
 80055ec:	bf00      	nop
 80055ee:	3724      	adds	r7, #36	@ 0x24
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr
 80055f8:	58000400 	.word	0x58000400

080055fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
 8005604:	460b      	mov	r3, r1
 8005606:	807b      	strh	r3, [r7, #2]
 8005608:	4613      	mov	r3, r2
 800560a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800560c:	787b      	ldrb	r3, [r7, #1]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d003      	beq.n	800561a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005612:	887a      	ldrh	r2, [r7, #2]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005618:	e003      	b.n	8005622 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800561a:	887b      	ldrh	r3, [r7, #2]
 800561c:	041a      	lsls	r2, r3, #16
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	619a      	str	r2, [r3, #24]
}
 8005622:	bf00      	nop
 8005624:	370c      	adds	r7, #12
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr
	...

08005630 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b084      	sub	sp, #16
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005638:	4b19      	ldr	r3, [pc, #100]	@ (80056a0 <HAL_PWREx_ConfigSupply+0x70>)
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	f003 0304 	and.w	r3, r3, #4
 8005640:	2b04      	cmp	r3, #4
 8005642:	d00a      	beq.n	800565a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005644:	4b16      	ldr	r3, [pc, #88]	@ (80056a0 <HAL_PWREx_ConfigSupply+0x70>)
 8005646:	68db      	ldr	r3, [r3, #12]
 8005648:	f003 0307 	and.w	r3, r3, #7
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	429a      	cmp	r2, r3
 8005650:	d001      	beq.n	8005656 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e01f      	b.n	8005696 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005656:	2300      	movs	r3, #0
 8005658:	e01d      	b.n	8005696 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800565a:	4b11      	ldr	r3, [pc, #68]	@ (80056a0 <HAL_PWREx_ConfigSupply+0x70>)
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	f023 0207 	bic.w	r2, r3, #7
 8005662:	490f      	ldr	r1, [pc, #60]	@ (80056a0 <HAL_PWREx_ConfigSupply+0x70>)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4313      	orrs	r3, r2
 8005668:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800566a:	f7fd fb7b 	bl	8002d64 <HAL_GetTick>
 800566e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005670:	e009      	b.n	8005686 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005672:	f7fd fb77 	bl	8002d64 <HAL_GetTick>
 8005676:	4602      	mov	r2, r0
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	1ad3      	subs	r3, r2, r3
 800567c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005680:	d901      	bls.n	8005686 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e007      	b.n	8005696 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005686:	4b06      	ldr	r3, [pc, #24]	@ (80056a0 <HAL_PWREx_ConfigSupply+0x70>)
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800568e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005692:	d1ee      	bne.n	8005672 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	3710      	adds	r7, #16
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}
 800569e:	bf00      	nop
 80056a0:	58024800 	.word	0x58024800

080056a4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b08c      	sub	sp, #48	@ 0x30
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d102      	bne.n	80056b8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	f000 bc48 	b.w	8005f48 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 0301 	and.w	r3, r3, #1
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f000 8088 	beq.w	80057d6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056c6:	4b99      	ldr	r3, [pc, #612]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 80056c8:	691b      	ldr	r3, [r3, #16]
 80056ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80056d0:	4b96      	ldr	r3, [pc, #600]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 80056d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80056d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056d8:	2b10      	cmp	r3, #16
 80056da:	d007      	beq.n	80056ec <HAL_RCC_OscConfig+0x48>
 80056dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056de:	2b18      	cmp	r3, #24
 80056e0:	d111      	bne.n	8005706 <HAL_RCC_OscConfig+0x62>
 80056e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e4:	f003 0303 	and.w	r3, r3, #3
 80056e8:	2b02      	cmp	r3, #2
 80056ea:	d10c      	bne.n	8005706 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056ec:	4b8f      	ldr	r3, [pc, #572]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d06d      	beq.n	80057d4 <HAL_RCC_OscConfig+0x130>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d169      	bne.n	80057d4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	f000 bc21 	b.w	8005f48 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800570e:	d106      	bne.n	800571e <HAL_RCC_OscConfig+0x7a>
 8005710:	4b86      	ldr	r3, [pc, #536]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a85      	ldr	r2, [pc, #532]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005716:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800571a:	6013      	str	r3, [r2, #0]
 800571c:	e02e      	b.n	800577c <HAL_RCC_OscConfig+0xd8>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d10c      	bne.n	8005740 <HAL_RCC_OscConfig+0x9c>
 8005726:	4b81      	ldr	r3, [pc, #516]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a80      	ldr	r2, [pc, #512]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 800572c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005730:	6013      	str	r3, [r2, #0]
 8005732:	4b7e      	ldr	r3, [pc, #504]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a7d      	ldr	r2, [pc, #500]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005738:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	e01d      	b.n	800577c <HAL_RCC_OscConfig+0xd8>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005748:	d10c      	bne.n	8005764 <HAL_RCC_OscConfig+0xc0>
 800574a:	4b78      	ldr	r3, [pc, #480]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a77      	ldr	r2, [pc, #476]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005750:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005754:	6013      	str	r3, [r2, #0]
 8005756:	4b75      	ldr	r3, [pc, #468]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a74      	ldr	r2, [pc, #464]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 800575c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005760:	6013      	str	r3, [r2, #0]
 8005762:	e00b      	b.n	800577c <HAL_RCC_OscConfig+0xd8>
 8005764:	4b71      	ldr	r3, [pc, #452]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a70      	ldr	r2, [pc, #448]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 800576a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800576e:	6013      	str	r3, [r2, #0]
 8005770:	4b6e      	ldr	r3, [pc, #440]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a6d      	ldr	r2, [pc, #436]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005776:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800577a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d013      	beq.n	80057ac <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005784:	f7fd faee 	bl	8002d64 <HAL_GetTick>
 8005788:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800578a:	e008      	b.n	800579e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800578c:	f7fd faea 	bl	8002d64 <HAL_GetTick>
 8005790:	4602      	mov	r2, r0
 8005792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	2b64      	cmp	r3, #100	@ 0x64
 8005798:	d901      	bls.n	800579e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800579a:	2303      	movs	r3, #3
 800579c:	e3d4      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800579e:	4b63      	ldr	r3, [pc, #396]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d0f0      	beq.n	800578c <HAL_RCC_OscConfig+0xe8>
 80057aa:	e014      	b.n	80057d6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ac:	f7fd fada 	bl	8002d64 <HAL_GetTick>
 80057b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80057b2:	e008      	b.n	80057c6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057b4:	f7fd fad6 	bl	8002d64 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b64      	cmp	r3, #100	@ 0x64
 80057c0:	d901      	bls.n	80057c6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e3c0      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80057c6:	4b59      	ldr	r3, [pc, #356]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d1f0      	bne.n	80057b4 <HAL_RCC_OscConfig+0x110>
 80057d2:	e000      	b.n	80057d6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 0302 	and.w	r3, r3, #2
 80057de:	2b00      	cmp	r3, #0
 80057e0:	f000 80ca 	beq.w	8005978 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057e4:	4b51      	ldr	r3, [pc, #324]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 80057e6:	691b      	ldr	r3, [r3, #16]
 80057e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80057ec:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80057ee:	4b4f      	ldr	r3, [pc, #316]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 80057f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057f2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80057f4:	6a3b      	ldr	r3, [r7, #32]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d007      	beq.n	800580a <HAL_RCC_OscConfig+0x166>
 80057fa:	6a3b      	ldr	r3, [r7, #32]
 80057fc:	2b18      	cmp	r3, #24
 80057fe:	d156      	bne.n	80058ae <HAL_RCC_OscConfig+0x20a>
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	f003 0303 	and.w	r3, r3, #3
 8005806:	2b00      	cmp	r3, #0
 8005808:	d151      	bne.n	80058ae <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800580a:	4b48      	ldr	r3, [pc, #288]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 0304 	and.w	r3, r3, #4
 8005812:	2b00      	cmp	r3, #0
 8005814:	d005      	beq.n	8005822 <HAL_RCC_OscConfig+0x17e>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	68db      	ldr	r3, [r3, #12]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d101      	bne.n	8005822 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e392      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005822:	4b42      	ldr	r3, [pc, #264]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f023 0219 	bic.w	r2, r3, #25
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	493f      	ldr	r1, [pc, #252]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005830:	4313      	orrs	r3, r2
 8005832:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005834:	f7fd fa96 	bl	8002d64 <HAL_GetTick>
 8005838:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800583a:	e008      	b.n	800584e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800583c:	f7fd fa92 	bl	8002d64 <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	2b02      	cmp	r3, #2
 8005848:	d901      	bls.n	800584e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e37c      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800584e:	4b37      	ldr	r3, [pc, #220]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 0304 	and.w	r3, r3, #4
 8005856:	2b00      	cmp	r3, #0
 8005858:	d0f0      	beq.n	800583c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800585a:	f7fd fab3 	bl	8002dc4 <HAL_GetREVID>
 800585e:	4603      	mov	r3, r0
 8005860:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005864:	4293      	cmp	r3, r2
 8005866:	d817      	bhi.n	8005898 <HAL_RCC_OscConfig+0x1f4>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	691b      	ldr	r3, [r3, #16]
 800586c:	2b40      	cmp	r3, #64	@ 0x40
 800586e:	d108      	bne.n	8005882 <HAL_RCC_OscConfig+0x1de>
 8005870:	4b2e      	ldr	r3, [pc, #184]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005878:	4a2c      	ldr	r2, [pc, #176]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 800587a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800587e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005880:	e07a      	b.n	8005978 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005882:	4b2a      	ldr	r3, [pc, #168]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	691b      	ldr	r3, [r3, #16]
 800588e:	031b      	lsls	r3, r3, #12
 8005890:	4926      	ldr	r1, [pc, #152]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005892:	4313      	orrs	r3, r2
 8005894:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005896:	e06f      	b.n	8005978 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005898:	4b24      	ldr	r3, [pc, #144]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	691b      	ldr	r3, [r3, #16]
 80058a4:	061b      	lsls	r3, r3, #24
 80058a6:	4921      	ldr	r1, [pc, #132]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 80058a8:	4313      	orrs	r3, r2
 80058aa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80058ac:	e064      	b.n	8005978 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d047      	beq.n	8005946 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80058b6:	4b1d      	ldr	r3, [pc, #116]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f023 0219 	bic.w	r2, r3, #25
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	491a      	ldr	r1, [pc, #104]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 80058c4:	4313      	orrs	r3, r2
 80058c6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058c8:	f7fd fa4c 	bl	8002d64 <HAL_GetTick>
 80058cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80058ce:	e008      	b.n	80058e2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058d0:	f7fd fa48 	bl	8002d64 <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d901      	bls.n	80058e2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80058de:	2303      	movs	r3, #3
 80058e0:	e332      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80058e2:	4b12      	ldr	r3, [pc, #72]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f003 0304 	and.w	r3, r3, #4
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d0f0      	beq.n	80058d0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058ee:	f7fd fa69 	bl	8002dc4 <HAL_GetREVID>
 80058f2:	4603      	mov	r3, r0
 80058f4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d819      	bhi.n	8005930 <HAL_RCC_OscConfig+0x28c>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	691b      	ldr	r3, [r3, #16]
 8005900:	2b40      	cmp	r3, #64	@ 0x40
 8005902:	d108      	bne.n	8005916 <HAL_RCC_OscConfig+0x272>
 8005904:	4b09      	ldr	r3, [pc, #36]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800590c:	4a07      	ldr	r2, [pc, #28]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 800590e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005912:	6053      	str	r3, [r2, #4]
 8005914:	e030      	b.n	8005978 <HAL_RCC_OscConfig+0x2d4>
 8005916:	4b05      	ldr	r3, [pc, #20]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	031b      	lsls	r3, r3, #12
 8005924:	4901      	ldr	r1, [pc, #4]	@ (800592c <HAL_RCC_OscConfig+0x288>)
 8005926:	4313      	orrs	r3, r2
 8005928:	604b      	str	r3, [r1, #4]
 800592a:	e025      	b.n	8005978 <HAL_RCC_OscConfig+0x2d4>
 800592c:	58024400 	.word	0x58024400
 8005930:	4b9a      	ldr	r3, [pc, #616]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	691b      	ldr	r3, [r3, #16]
 800593c:	061b      	lsls	r3, r3, #24
 800593e:	4997      	ldr	r1, [pc, #604]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005940:	4313      	orrs	r3, r2
 8005942:	604b      	str	r3, [r1, #4]
 8005944:	e018      	b.n	8005978 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005946:	4b95      	ldr	r3, [pc, #596]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a94      	ldr	r2, [pc, #592]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 800594c:	f023 0301 	bic.w	r3, r3, #1
 8005950:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005952:	f7fd fa07 	bl	8002d64 <HAL_GetTick>
 8005956:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005958:	e008      	b.n	800596c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800595a:	f7fd fa03 	bl	8002d64 <HAL_GetTick>
 800595e:	4602      	mov	r2, r0
 8005960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	2b02      	cmp	r3, #2
 8005966:	d901      	bls.n	800596c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005968:	2303      	movs	r3, #3
 800596a:	e2ed      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800596c:	4b8b      	ldr	r3, [pc, #556]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 0304 	and.w	r3, r3, #4
 8005974:	2b00      	cmp	r3, #0
 8005976:	d1f0      	bne.n	800595a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 0310 	and.w	r3, r3, #16
 8005980:	2b00      	cmp	r3, #0
 8005982:	f000 80a9 	beq.w	8005ad8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005986:	4b85      	ldr	r3, [pc, #532]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005988:	691b      	ldr	r3, [r3, #16]
 800598a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800598e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005990:	4b82      	ldr	r3, [pc, #520]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005994:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005996:	69bb      	ldr	r3, [r7, #24]
 8005998:	2b08      	cmp	r3, #8
 800599a:	d007      	beq.n	80059ac <HAL_RCC_OscConfig+0x308>
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	2b18      	cmp	r3, #24
 80059a0:	d13a      	bne.n	8005a18 <HAL_RCC_OscConfig+0x374>
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	f003 0303 	and.w	r3, r3, #3
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d135      	bne.n	8005a18 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80059ac:	4b7b      	ldr	r3, [pc, #492]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d005      	beq.n	80059c4 <HAL_RCC_OscConfig+0x320>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	69db      	ldr	r3, [r3, #28]
 80059bc:	2b80      	cmp	r3, #128	@ 0x80
 80059be:	d001      	beq.n	80059c4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	e2c1      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80059c4:	f7fd f9fe 	bl	8002dc4 <HAL_GetREVID>
 80059c8:	4603      	mov	r3, r0
 80059ca:	f241 0203 	movw	r2, #4099	@ 0x1003
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d817      	bhi.n	8005a02 <HAL_RCC_OscConfig+0x35e>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a1b      	ldr	r3, [r3, #32]
 80059d6:	2b20      	cmp	r3, #32
 80059d8:	d108      	bne.n	80059ec <HAL_RCC_OscConfig+0x348>
 80059da:	4b70      	ldr	r3, [pc, #448]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80059e2:	4a6e      	ldr	r2, [pc, #440]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 80059e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80059e8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80059ea:	e075      	b.n	8005ad8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80059ec:	4b6b      	ldr	r3, [pc, #428]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6a1b      	ldr	r3, [r3, #32]
 80059f8:	069b      	lsls	r3, r3, #26
 80059fa:	4968      	ldr	r1, [pc, #416]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 80059fc:	4313      	orrs	r3, r2
 80059fe:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005a00:	e06a      	b.n	8005ad8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005a02:	4b66      	ldr	r3, [pc, #408]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6a1b      	ldr	r3, [r3, #32]
 8005a0e:	061b      	lsls	r3, r3, #24
 8005a10:	4962      	ldr	r1, [pc, #392]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005a12:	4313      	orrs	r3, r2
 8005a14:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005a16:	e05f      	b.n	8005ad8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	69db      	ldr	r3, [r3, #28]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d042      	beq.n	8005aa6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005a20:	4b5e      	ldr	r3, [pc, #376]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a5d      	ldr	r2, [pc, #372]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005a26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a2c:	f7fd f99a 	bl	8002d64 <HAL_GetTick>
 8005a30:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005a32:	e008      	b.n	8005a46 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005a34:	f7fd f996 	bl	8002d64 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d901      	bls.n	8005a46 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e280      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005a46:	4b55      	ldr	r3, [pc, #340]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d0f0      	beq.n	8005a34 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005a52:	f7fd f9b7 	bl	8002dc4 <HAL_GetREVID>
 8005a56:	4603      	mov	r3, r0
 8005a58:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d817      	bhi.n	8005a90 <HAL_RCC_OscConfig+0x3ec>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a1b      	ldr	r3, [r3, #32]
 8005a64:	2b20      	cmp	r3, #32
 8005a66:	d108      	bne.n	8005a7a <HAL_RCC_OscConfig+0x3d6>
 8005a68:	4b4c      	ldr	r3, [pc, #304]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005a70:	4a4a      	ldr	r2, [pc, #296]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005a72:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005a76:	6053      	str	r3, [r2, #4]
 8005a78:	e02e      	b.n	8005ad8 <HAL_RCC_OscConfig+0x434>
 8005a7a:	4b48      	ldr	r3, [pc, #288]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a1b      	ldr	r3, [r3, #32]
 8005a86:	069b      	lsls	r3, r3, #26
 8005a88:	4944      	ldr	r1, [pc, #272]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	604b      	str	r3, [r1, #4]
 8005a8e:	e023      	b.n	8005ad8 <HAL_RCC_OscConfig+0x434>
 8005a90:	4b42      	ldr	r3, [pc, #264]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a1b      	ldr	r3, [r3, #32]
 8005a9c:	061b      	lsls	r3, r3, #24
 8005a9e:	493f      	ldr	r1, [pc, #252]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	60cb      	str	r3, [r1, #12]
 8005aa4:	e018      	b.n	8005ad8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005aa6:	4b3d      	ldr	r3, [pc, #244]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a3c      	ldr	r2, [pc, #240]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005aac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ab0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab2:	f7fd f957 	bl	8002d64 <HAL_GetTick>
 8005ab6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005ab8:	e008      	b.n	8005acc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005aba:	f7fd f953 	bl	8002d64 <HAL_GetTick>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	2b02      	cmp	r3, #2
 8005ac6:	d901      	bls.n	8005acc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005ac8:	2303      	movs	r3, #3
 8005aca:	e23d      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005acc:	4b33      	ldr	r3, [pc, #204]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d1f0      	bne.n	8005aba <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f003 0308 	and.w	r3, r3, #8
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d036      	beq.n	8005b52 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	695b      	ldr	r3, [r3, #20]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d019      	beq.n	8005b20 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005aec:	4b2b      	ldr	r3, [pc, #172]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005aee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005af0:	4a2a      	ldr	r2, [pc, #168]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005af2:	f043 0301 	orr.w	r3, r3, #1
 8005af6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005af8:	f7fd f934 	bl	8002d64 <HAL_GetTick>
 8005afc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005afe:	e008      	b.n	8005b12 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b00:	f7fd f930 	bl	8002d64 <HAL_GetTick>
 8005b04:	4602      	mov	r2, r0
 8005b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	2b02      	cmp	r3, #2
 8005b0c:	d901      	bls.n	8005b12 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8005b0e:	2303      	movs	r3, #3
 8005b10:	e21a      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005b12:	4b22      	ldr	r3, [pc, #136]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005b14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b16:	f003 0302 	and.w	r3, r3, #2
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d0f0      	beq.n	8005b00 <HAL_RCC_OscConfig+0x45c>
 8005b1e:	e018      	b.n	8005b52 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b20:	4b1e      	ldr	r3, [pc, #120]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005b22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b24:	4a1d      	ldr	r2, [pc, #116]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005b26:	f023 0301 	bic.w	r3, r3, #1
 8005b2a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b2c:	f7fd f91a 	bl	8002d64 <HAL_GetTick>
 8005b30:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005b32:	e008      	b.n	8005b46 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b34:	f7fd f916 	bl	8002d64 <HAL_GetTick>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b3c:	1ad3      	subs	r3, r2, r3
 8005b3e:	2b02      	cmp	r3, #2
 8005b40:	d901      	bls.n	8005b46 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e200      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005b46:	4b15      	ldr	r3, [pc, #84]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005b48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b4a:	f003 0302 	and.w	r3, r3, #2
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d1f0      	bne.n	8005b34 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0320 	and.w	r3, r3, #32
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d039      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	699b      	ldr	r3, [r3, #24]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d01c      	beq.n	8005ba0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005b66:	4b0d      	ldr	r3, [pc, #52]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a0c      	ldr	r2, [pc, #48]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005b6c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005b70:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005b72:	f7fd f8f7 	bl	8002d64 <HAL_GetTick>
 8005b76:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005b78:	e008      	b.n	8005b8c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b7a:	f7fd f8f3 	bl	8002d64 <HAL_GetTick>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d901      	bls.n	8005b8c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e1dd      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005b8c:	4b03      	ldr	r3, [pc, #12]	@ (8005b9c <HAL_RCC_OscConfig+0x4f8>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d0f0      	beq.n	8005b7a <HAL_RCC_OscConfig+0x4d6>
 8005b98:	e01b      	b.n	8005bd2 <HAL_RCC_OscConfig+0x52e>
 8005b9a:	bf00      	nop
 8005b9c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005ba0:	4b9b      	ldr	r3, [pc, #620]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a9a      	ldr	r2, [pc, #616]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005ba6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005baa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005bac:	f7fd f8da 	bl	8002d64 <HAL_GetTick>
 8005bb0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005bb2:	e008      	b.n	8005bc6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005bb4:	f7fd f8d6 	bl	8002d64 <HAL_GetTick>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	2b02      	cmp	r3, #2
 8005bc0:	d901      	bls.n	8005bc6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005bc2:	2303      	movs	r3, #3
 8005bc4:	e1c0      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005bc6:	4b92      	ldr	r3, [pc, #584]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1f0      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0304 	and.w	r3, r3, #4
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	f000 8081 	beq.w	8005ce2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005be0:	4b8c      	ldr	r3, [pc, #560]	@ (8005e14 <HAL_RCC_OscConfig+0x770>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a8b      	ldr	r2, [pc, #556]	@ (8005e14 <HAL_RCC_OscConfig+0x770>)
 8005be6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005bec:	f7fd f8ba 	bl	8002d64 <HAL_GetTick>
 8005bf0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005bf2:	e008      	b.n	8005c06 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bf4:	f7fd f8b6 	bl	8002d64 <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	2b64      	cmp	r3, #100	@ 0x64
 8005c00:	d901      	bls.n	8005c06 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8005c02:	2303      	movs	r3, #3
 8005c04:	e1a0      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c06:	4b83      	ldr	r3, [pc, #524]	@ (8005e14 <HAL_RCC_OscConfig+0x770>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d0f0      	beq.n	8005bf4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d106      	bne.n	8005c28 <HAL_RCC_OscConfig+0x584>
 8005c1a:	4b7d      	ldr	r3, [pc, #500]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005c1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c1e:	4a7c      	ldr	r2, [pc, #496]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005c20:	f043 0301 	orr.w	r3, r3, #1
 8005c24:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c26:	e02d      	b.n	8005c84 <HAL_RCC_OscConfig+0x5e0>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d10c      	bne.n	8005c4a <HAL_RCC_OscConfig+0x5a6>
 8005c30:	4b77      	ldr	r3, [pc, #476]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005c32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c34:	4a76      	ldr	r2, [pc, #472]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005c36:	f023 0301 	bic.w	r3, r3, #1
 8005c3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c3c:	4b74      	ldr	r3, [pc, #464]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005c3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c40:	4a73      	ldr	r2, [pc, #460]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005c42:	f023 0304 	bic.w	r3, r3, #4
 8005c46:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c48:	e01c      	b.n	8005c84 <HAL_RCC_OscConfig+0x5e0>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	2b05      	cmp	r3, #5
 8005c50:	d10c      	bne.n	8005c6c <HAL_RCC_OscConfig+0x5c8>
 8005c52:	4b6f      	ldr	r3, [pc, #444]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c56:	4a6e      	ldr	r2, [pc, #440]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005c58:	f043 0304 	orr.w	r3, r3, #4
 8005c5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c5e:	4b6c      	ldr	r3, [pc, #432]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c62:	4a6b      	ldr	r2, [pc, #428]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005c64:	f043 0301 	orr.w	r3, r3, #1
 8005c68:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c6a:	e00b      	b.n	8005c84 <HAL_RCC_OscConfig+0x5e0>
 8005c6c:	4b68      	ldr	r3, [pc, #416]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005c6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c70:	4a67      	ldr	r2, [pc, #412]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005c72:	f023 0301 	bic.w	r3, r3, #1
 8005c76:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c78:	4b65      	ldr	r3, [pc, #404]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005c7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c7c:	4a64      	ldr	r2, [pc, #400]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005c7e:	f023 0304 	bic.w	r3, r3, #4
 8005c82:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d015      	beq.n	8005cb8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c8c:	f7fd f86a 	bl	8002d64 <HAL_GetTick>
 8005c90:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c92:	e00a      	b.n	8005caa <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c94:	f7fd f866 	bl	8002d64 <HAL_GetTick>
 8005c98:	4602      	mov	r2, r0
 8005c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c9c:	1ad3      	subs	r3, r2, r3
 8005c9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d901      	bls.n	8005caa <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005ca6:	2303      	movs	r3, #3
 8005ca8:	e14e      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005caa:	4b59      	ldr	r3, [pc, #356]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005cac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cae:	f003 0302 	and.w	r3, r3, #2
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d0ee      	beq.n	8005c94 <HAL_RCC_OscConfig+0x5f0>
 8005cb6:	e014      	b.n	8005ce2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cb8:	f7fd f854 	bl	8002d64 <HAL_GetTick>
 8005cbc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005cbe:	e00a      	b.n	8005cd6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cc0:	f7fd f850 	bl	8002d64 <HAL_GetTick>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc8:	1ad3      	subs	r3, r2, r3
 8005cca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d901      	bls.n	8005cd6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e138      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005cd6:	4b4e      	ldr	r3, [pc, #312]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005cd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cda:	f003 0302 	and.w	r3, r3, #2
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d1ee      	bne.n	8005cc0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	f000 812d 	beq.w	8005f46 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005cec:	4b48      	ldr	r3, [pc, #288]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005cee:	691b      	ldr	r3, [r3, #16]
 8005cf0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005cf4:	2b18      	cmp	r3, #24
 8005cf6:	f000 80bd 	beq.w	8005e74 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfe:	2b02      	cmp	r3, #2
 8005d00:	f040 809e 	bne.w	8005e40 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d04:	4b42      	ldr	r3, [pc, #264]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a41      	ldr	r2, [pc, #260]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005d0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d10:	f7fd f828 	bl	8002d64 <HAL_GetTick>
 8005d14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005d16:	e008      	b.n	8005d2a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d18:	f7fd f824 	bl	8002d64 <HAL_GetTick>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d901      	bls.n	8005d2a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e10e      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005d2a:	4b39      	ldr	r3, [pc, #228]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d1f0      	bne.n	8005d18 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d36:	4b36      	ldr	r3, [pc, #216]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005d38:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d3a:	4b37      	ldr	r3, [pc, #220]	@ (8005e18 <HAL_RCC_OscConfig+0x774>)
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005d42:	687a      	ldr	r2, [r7, #4]
 8005d44:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005d46:	0112      	lsls	r2, r2, #4
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	4931      	ldr	r1, [pc, #196]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d54:	3b01      	subs	r3, #1
 8005d56:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	025b      	lsls	r3, r3, #9
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	431a      	orrs	r2, r3
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d6a:	3b01      	subs	r3, #1
 8005d6c:	041b      	lsls	r3, r3, #16
 8005d6e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005d72:	431a      	orrs	r2, r3
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d78:	3b01      	subs	r3, #1
 8005d7a:	061b      	lsls	r3, r3, #24
 8005d7c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005d80:	4923      	ldr	r1, [pc, #140]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005d86:	4b22      	ldr	r3, [pc, #136]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8a:	4a21      	ldr	r2, [pc, #132]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005d8c:	f023 0301 	bic.w	r3, r3, #1
 8005d90:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005d92:	4b1f      	ldr	r3, [pc, #124]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005d94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d96:	4b21      	ldr	r3, [pc, #132]	@ (8005e1c <HAL_RCC_OscConfig+0x778>)
 8005d98:	4013      	ands	r3, r2
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005d9e:	00d2      	lsls	r2, r2, #3
 8005da0:	491b      	ldr	r1, [pc, #108]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005da2:	4313      	orrs	r3, r2
 8005da4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005da6:	4b1a      	ldr	r3, [pc, #104]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005daa:	f023 020c 	bic.w	r2, r3, #12
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db2:	4917      	ldr	r1, [pc, #92]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005db4:	4313      	orrs	r3, r2
 8005db6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005db8:	4b15      	ldr	r3, [pc, #84]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dbc:	f023 0202 	bic.w	r2, r3, #2
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dc4:	4912      	ldr	r1, [pc, #72]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005dca:	4b11      	ldr	r3, [pc, #68]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dce:	4a10      	ldr	r2, [pc, #64]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005dd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005dd6:	4b0e      	ldr	r3, [pc, #56]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dda:	4a0d      	ldr	r2, [pc, #52]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005ddc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005de0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005de2:	4b0b      	ldr	r3, [pc, #44]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de6:	4a0a      	ldr	r2, [pc, #40]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005de8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005dec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005dee:	4b08      	ldr	r3, [pc, #32]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005df2:	4a07      	ldr	r2, [pc, #28]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005df4:	f043 0301 	orr.w	r3, r3, #1
 8005df8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005dfa:	4b05      	ldr	r3, [pc, #20]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a04      	ldr	r2, [pc, #16]	@ (8005e10 <HAL_RCC_OscConfig+0x76c>)
 8005e00:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e06:	f7fc ffad 	bl	8002d64 <HAL_GetTick>
 8005e0a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005e0c:	e011      	b.n	8005e32 <HAL_RCC_OscConfig+0x78e>
 8005e0e:	bf00      	nop
 8005e10:	58024400 	.word	0x58024400
 8005e14:	58024800 	.word	0x58024800
 8005e18:	fffffc0c 	.word	0xfffffc0c
 8005e1c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e20:	f7fc ffa0 	bl	8002d64 <HAL_GetTick>
 8005e24:	4602      	mov	r2, r0
 8005e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e28:	1ad3      	subs	r3, r2, r3
 8005e2a:	2b02      	cmp	r3, #2
 8005e2c:	d901      	bls.n	8005e32 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005e2e:	2303      	movs	r3, #3
 8005e30:	e08a      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005e32:	4b47      	ldr	r3, [pc, #284]	@ (8005f50 <HAL_RCC_OscConfig+0x8ac>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d0f0      	beq.n	8005e20 <HAL_RCC_OscConfig+0x77c>
 8005e3e:	e082      	b.n	8005f46 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e40:	4b43      	ldr	r3, [pc, #268]	@ (8005f50 <HAL_RCC_OscConfig+0x8ac>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a42      	ldr	r2, [pc, #264]	@ (8005f50 <HAL_RCC_OscConfig+0x8ac>)
 8005e46:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e4c:	f7fc ff8a 	bl	8002d64 <HAL_GetTick>
 8005e50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005e52:	e008      	b.n	8005e66 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e54:	f7fc ff86 	bl	8002d64 <HAL_GetTick>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e5c:	1ad3      	subs	r3, r2, r3
 8005e5e:	2b02      	cmp	r3, #2
 8005e60:	d901      	bls.n	8005e66 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005e62:	2303      	movs	r3, #3
 8005e64:	e070      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005e66:	4b3a      	ldr	r3, [pc, #232]	@ (8005f50 <HAL_RCC_OscConfig+0x8ac>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d1f0      	bne.n	8005e54 <HAL_RCC_OscConfig+0x7b0>
 8005e72:	e068      	b.n	8005f46 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005e74:	4b36      	ldr	r3, [pc, #216]	@ (8005f50 <HAL_RCC_OscConfig+0x8ac>)
 8005e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e78:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005e7a:	4b35      	ldr	r3, [pc, #212]	@ (8005f50 <HAL_RCC_OscConfig+0x8ac>)
 8005e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e7e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d031      	beq.n	8005eec <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	f003 0203 	and.w	r2, r3, #3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d12a      	bne.n	8005eec <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	091b      	lsrs	r3, r3, #4
 8005e9a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d122      	bne.n	8005eec <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eb0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d11a      	bne.n	8005eec <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	0a5b      	lsrs	r3, r3, #9
 8005eba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ec2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d111      	bne.n	8005eec <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	0c1b      	lsrs	r3, r3, #16
 8005ecc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d108      	bne.n	8005eec <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	0e1b      	lsrs	r3, r3, #24
 8005ede:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ee6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d001      	beq.n	8005ef0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e02b      	b.n	8005f48 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005ef0:	4b17      	ldr	r3, [pc, #92]	@ (8005f50 <HAL_RCC_OscConfig+0x8ac>)
 8005ef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ef4:	08db      	lsrs	r3, r3, #3
 8005ef6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005efa:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d01f      	beq.n	8005f46 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005f06:	4b12      	ldr	r3, [pc, #72]	@ (8005f50 <HAL_RCC_OscConfig+0x8ac>)
 8005f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f0a:	4a11      	ldr	r2, [pc, #68]	@ (8005f50 <HAL_RCC_OscConfig+0x8ac>)
 8005f0c:	f023 0301 	bic.w	r3, r3, #1
 8005f10:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005f12:	f7fc ff27 	bl	8002d64 <HAL_GetTick>
 8005f16:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005f18:	bf00      	nop
 8005f1a:	f7fc ff23 	bl	8002d64 <HAL_GetTick>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d0f9      	beq.n	8005f1a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005f26:	4b0a      	ldr	r3, [pc, #40]	@ (8005f50 <HAL_RCC_OscConfig+0x8ac>)
 8005f28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8005f54 <HAL_RCC_OscConfig+0x8b0>)
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005f32:	00d2      	lsls	r2, r2, #3
 8005f34:	4906      	ldr	r1, [pc, #24]	@ (8005f50 <HAL_RCC_OscConfig+0x8ac>)
 8005f36:	4313      	orrs	r3, r2
 8005f38:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005f3a:	4b05      	ldr	r3, [pc, #20]	@ (8005f50 <HAL_RCC_OscConfig+0x8ac>)
 8005f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f3e:	4a04      	ldr	r2, [pc, #16]	@ (8005f50 <HAL_RCC_OscConfig+0x8ac>)
 8005f40:	f043 0301 	orr.w	r3, r3, #1
 8005f44:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005f46:	2300      	movs	r3, #0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3730      	adds	r7, #48	@ 0x30
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}
 8005f50:	58024400 	.word	0x58024400
 8005f54:	ffff0007 	.word	0xffff0007

08005f58 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b086      	sub	sp, #24
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d101      	bne.n	8005f6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	e19c      	b.n	80062a6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f6c:	4b8a      	ldr	r3, [pc, #552]	@ (8006198 <HAL_RCC_ClockConfig+0x240>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 030f 	and.w	r3, r3, #15
 8005f74:	683a      	ldr	r2, [r7, #0]
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d910      	bls.n	8005f9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f7a:	4b87      	ldr	r3, [pc, #540]	@ (8006198 <HAL_RCC_ClockConfig+0x240>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f023 020f 	bic.w	r2, r3, #15
 8005f82:	4985      	ldr	r1, [pc, #532]	@ (8006198 <HAL_RCC_ClockConfig+0x240>)
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f8a:	4b83      	ldr	r3, [pc, #524]	@ (8006198 <HAL_RCC_ClockConfig+0x240>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 030f 	and.w	r3, r3, #15
 8005f92:	683a      	ldr	r2, [r7, #0]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d001      	beq.n	8005f9c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e184      	b.n	80062a6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0304 	and.w	r3, r3, #4
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d010      	beq.n	8005fca <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	691a      	ldr	r2, [r3, #16]
 8005fac:	4b7b      	ldr	r3, [pc, #492]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8005fae:	699b      	ldr	r3, [r3, #24]
 8005fb0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d908      	bls.n	8005fca <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005fb8:	4b78      	ldr	r3, [pc, #480]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8005fba:	699b      	ldr	r3, [r3, #24]
 8005fbc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	691b      	ldr	r3, [r3, #16]
 8005fc4:	4975      	ldr	r1, [pc, #468]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f003 0308 	and.w	r3, r3, #8
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d010      	beq.n	8005ff8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	695a      	ldr	r2, [r3, #20]
 8005fda:	4b70      	ldr	r3, [pc, #448]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8005fdc:	69db      	ldr	r3, [r3, #28]
 8005fde:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d908      	bls.n	8005ff8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005fe6:	4b6d      	ldr	r3, [pc, #436]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8005fe8:	69db      	ldr	r3, [r3, #28]
 8005fea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	496a      	ldr	r1, [pc, #424]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0310 	and.w	r3, r3, #16
 8006000:	2b00      	cmp	r3, #0
 8006002:	d010      	beq.n	8006026 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	699a      	ldr	r2, [r3, #24]
 8006008:	4b64      	ldr	r3, [pc, #400]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 800600a:	69db      	ldr	r3, [r3, #28]
 800600c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006010:	429a      	cmp	r2, r3
 8006012:	d908      	bls.n	8006026 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006014:	4b61      	ldr	r3, [pc, #388]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8006016:	69db      	ldr	r3, [r3, #28]
 8006018:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	699b      	ldr	r3, [r3, #24]
 8006020:	495e      	ldr	r1, [pc, #376]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8006022:	4313      	orrs	r3, r2
 8006024:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 0320 	and.w	r3, r3, #32
 800602e:	2b00      	cmp	r3, #0
 8006030:	d010      	beq.n	8006054 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	69da      	ldr	r2, [r3, #28]
 8006036:	4b59      	ldr	r3, [pc, #356]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800603e:	429a      	cmp	r2, r3
 8006040:	d908      	bls.n	8006054 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006042:	4b56      	ldr	r3, [pc, #344]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8006044:	6a1b      	ldr	r3, [r3, #32]
 8006046:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	69db      	ldr	r3, [r3, #28]
 800604e:	4953      	ldr	r1, [pc, #332]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8006050:	4313      	orrs	r3, r2
 8006052:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f003 0302 	and.w	r3, r3, #2
 800605c:	2b00      	cmp	r3, #0
 800605e:	d010      	beq.n	8006082 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	68da      	ldr	r2, [r3, #12]
 8006064:	4b4d      	ldr	r3, [pc, #308]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	f003 030f 	and.w	r3, r3, #15
 800606c:	429a      	cmp	r2, r3
 800606e:	d908      	bls.n	8006082 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006070:	4b4a      	ldr	r3, [pc, #296]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8006072:	699b      	ldr	r3, [r3, #24]
 8006074:	f023 020f 	bic.w	r2, r3, #15
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	68db      	ldr	r3, [r3, #12]
 800607c:	4947      	ldr	r1, [pc, #284]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 800607e:	4313      	orrs	r3, r2
 8006080:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 0301 	and.w	r3, r3, #1
 800608a:	2b00      	cmp	r3, #0
 800608c:	d055      	beq.n	800613a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800608e:	4b43      	ldr	r3, [pc, #268]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8006090:	699b      	ldr	r3, [r3, #24]
 8006092:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	4940      	ldr	r1, [pc, #256]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 800609c:	4313      	orrs	r3, r2
 800609e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d107      	bne.n	80060b8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80060a8:	4b3c      	ldr	r3, [pc, #240]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d121      	bne.n	80060f8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e0f6      	b.n	80062a6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	2b03      	cmp	r3, #3
 80060be:	d107      	bne.n	80060d0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80060c0:	4b36      	ldr	r3, [pc, #216]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d115      	bne.n	80060f8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e0ea      	b.n	80062a6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d107      	bne.n	80060e8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80060d8:	4b30      	ldr	r3, [pc, #192]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d109      	bne.n	80060f8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	e0de      	b.n	80062a6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80060e8:	4b2c      	ldr	r3, [pc, #176]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f003 0304 	and.w	r3, r3, #4
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d101      	bne.n	80060f8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80060f4:	2301      	movs	r3, #1
 80060f6:	e0d6      	b.n	80062a6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80060f8:	4b28      	ldr	r3, [pc, #160]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 80060fa:	691b      	ldr	r3, [r3, #16]
 80060fc:	f023 0207 	bic.w	r2, r3, #7
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	4925      	ldr	r1, [pc, #148]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8006106:	4313      	orrs	r3, r2
 8006108:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800610a:	f7fc fe2b 	bl	8002d64 <HAL_GetTick>
 800610e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006110:	e00a      	b.n	8006128 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006112:	f7fc fe27 	bl	8002d64 <HAL_GetTick>
 8006116:	4602      	mov	r2, r0
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	1ad3      	subs	r3, r2, r3
 800611c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006120:	4293      	cmp	r3, r2
 8006122:	d901      	bls.n	8006128 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006124:	2303      	movs	r3, #3
 8006126:	e0be      	b.n	80062a6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006128:	4b1c      	ldr	r3, [pc, #112]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	00db      	lsls	r3, r3, #3
 8006136:	429a      	cmp	r2, r3
 8006138:	d1eb      	bne.n	8006112 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f003 0302 	and.w	r3, r3, #2
 8006142:	2b00      	cmp	r3, #0
 8006144:	d010      	beq.n	8006168 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	68da      	ldr	r2, [r3, #12]
 800614a:	4b14      	ldr	r3, [pc, #80]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 800614c:	699b      	ldr	r3, [r3, #24]
 800614e:	f003 030f 	and.w	r3, r3, #15
 8006152:	429a      	cmp	r2, r3
 8006154:	d208      	bcs.n	8006168 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006156:	4b11      	ldr	r3, [pc, #68]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8006158:	699b      	ldr	r3, [r3, #24]
 800615a:	f023 020f 	bic.w	r2, r3, #15
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	490e      	ldr	r1, [pc, #56]	@ (800619c <HAL_RCC_ClockConfig+0x244>)
 8006164:	4313      	orrs	r3, r2
 8006166:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006168:	4b0b      	ldr	r3, [pc, #44]	@ (8006198 <HAL_RCC_ClockConfig+0x240>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 030f 	and.w	r3, r3, #15
 8006170:	683a      	ldr	r2, [r7, #0]
 8006172:	429a      	cmp	r2, r3
 8006174:	d214      	bcs.n	80061a0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006176:	4b08      	ldr	r3, [pc, #32]	@ (8006198 <HAL_RCC_ClockConfig+0x240>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f023 020f 	bic.w	r2, r3, #15
 800617e:	4906      	ldr	r1, [pc, #24]	@ (8006198 <HAL_RCC_ClockConfig+0x240>)
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	4313      	orrs	r3, r2
 8006184:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006186:	4b04      	ldr	r3, [pc, #16]	@ (8006198 <HAL_RCC_ClockConfig+0x240>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f003 030f 	and.w	r3, r3, #15
 800618e:	683a      	ldr	r2, [r7, #0]
 8006190:	429a      	cmp	r2, r3
 8006192:	d005      	beq.n	80061a0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006194:	2301      	movs	r3, #1
 8006196:	e086      	b.n	80062a6 <HAL_RCC_ClockConfig+0x34e>
 8006198:	52002000 	.word	0x52002000
 800619c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f003 0304 	and.w	r3, r3, #4
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d010      	beq.n	80061ce <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	691a      	ldr	r2, [r3, #16]
 80061b0:	4b3f      	ldr	r3, [pc, #252]	@ (80062b0 <HAL_RCC_ClockConfig+0x358>)
 80061b2:	699b      	ldr	r3, [r3, #24]
 80061b4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d208      	bcs.n	80061ce <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80061bc:	4b3c      	ldr	r3, [pc, #240]	@ (80062b0 <HAL_RCC_ClockConfig+0x358>)
 80061be:	699b      	ldr	r3, [r3, #24]
 80061c0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	691b      	ldr	r3, [r3, #16]
 80061c8:	4939      	ldr	r1, [pc, #228]	@ (80062b0 <HAL_RCC_ClockConfig+0x358>)
 80061ca:	4313      	orrs	r3, r2
 80061cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 0308 	and.w	r3, r3, #8
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d010      	beq.n	80061fc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	695a      	ldr	r2, [r3, #20]
 80061de:	4b34      	ldr	r3, [pc, #208]	@ (80062b0 <HAL_RCC_ClockConfig+0x358>)
 80061e0:	69db      	ldr	r3, [r3, #28]
 80061e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d208      	bcs.n	80061fc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80061ea:	4b31      	ldr	r3, [pc, #196]	@ (80062b0 <HAL_RCC_ClockConfig+0x358>)
 80061ec:	69db      	ldr	r3, [r3, #28]
 80061ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	695b      	ldr	r3, [r3, #20]
 80061f6:	492e      	ldr	r1, [pc, #184]	@ (80062b0 <HAL_RCC_ClockConfig+0x358>)
 80061f8:	4313      	orrs	r3, r2
 80061fa:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f003 0310 	and.w	r3, r3, #16
 8006204:	2b00      	cmp	r3, #0
 8006206:	d010      	beq.n	800622a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	699a      	ldr	r2, [r3, #24]
 800620c:	4b28      	ldr	r3, [pc, #160]	@ (80062b0 <HAL_RCC_ClockConfig+0x358>)
 800620e:	69db      	ldr	r3, [r3, #28]
 8006210:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006214:	429a      	cmp	r2, r3
 8006216:	d208      	bcs.n	800622a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006218:	4b25      	ldr	r3, [pc, #148]	@ (80062b0 <HAL_RCC_ClockConfig+0x358>)
 800621a:	69db      	ldr	r3, [r3, #28]
 800621c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	699b      	ldr	r3, [r3, #24]
 8006224:	4922      	ldr	r1, [pc, #136]	@ (80062b0 <HAL_RCC_ClockConfig+0x358>)
 8006226:	4313      	orrs	r3, r2
 8006228:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0320 	and.w	r3, r3, #32
 8006232:	2b00      	cmp	r3, #0
 8006234:	d010      	beq.n	8006258 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	69da      	ldr	r2, [r3, #28]
 800623a:	4b1d      	ldr	r3, [pc, #116]	@ (80062b0 <HAL_RCC_ClockConfig+0x358>)
 800623c:	6a1b      	ldr	r3, [r3, #32]
 800623e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006242:	429a      	cmp	r2, r3
 8006244:	d208      	bcs.n	8006258 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006246:	4b1a      	ldr	r3, [pc, #104]	@ (80062b0 <HAL_RCC_ClockConfig+0x358>)
 8006248:	6a1b      	ldr	r3, [r3, #32]
 800624a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	69db      	ldr	r3, [r3, #28]
 8006252:	4917      	ldr	r1, [pc, #92]	@ (80062b0 <HAL_RCC_ClockConfig+0x358>)
 8006254:	4313      	orrs	r3, r2
 8006256:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006258:	f000 f834 	bl	80062c4 <HAL_RCC_GetSysClockFreq>
 800625c:	4602      	mov	r2, r0
 800625e:	4b14      	ldr	r3, [pc, #80]	@ (80062b0 <HAL_RCC_ClockConfig+0x358>)
 8006260:	699b      	ldr	r3, [r3, #24]
 8006262:	0a1b      	lsrs	r3, r3, #8
 8006264:	f003 030f 	and.w	r3, r3, #15
 8006268:	4912      	ldr	r1, [pc, #72]	@ (80062b4 <HAL_RCC_ClockConfig+0x35c>)
 800626a:	5ccb      	ldrb	r3, [r1, r3]
 800626c:	f003 031f 	and.w	r3, r3, #31
 8006270:	fa22 f303 	lsr.w	r3, r2, r3
 8006274:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006276:	4b0e      	ldr	r3, [pc, #56]	@ (80062b0 <HAL_RCC_ClockConfig+0x358>)
 8006278:	699b      	ldr	r3, [r3, #24]
 800627a:	f003 030f 	and.w	r3, r3, #15
 800627e:	4a0d      	ldr	r2, [pc, #52]	@ (80062b4 <HAL_RCC_ClockConfig+0x35c>)
 8006280:	5cd3      	ldrb	r3, [r2, r3]
 8006282:	f003 031f 	and.w	r3, r3, #31
 8006286:	693a      	ldr	r2, [r7, #16]
 8006288:	fa22 f303 	lsr.w	r3, r2, r3
 800628c:	4a0a      	ldr	r2, [pc, #40]	@ (80062b8 <HAL_RCC_ClockConfig+0x360>)
 800628e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006290:	4a0a      	ldr	r2, [pc, #40]	@ (80062bc <HAL_RCC_ClockConfig+0x364>)
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006296:	4b0a      	ldr	r3, [pc, #40]	@ (80062c0 <HAL_RCC_ClockConfig+0x368>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4618      	mov	r0, r3
 800629c:	f7fc fd18 	bl	8002cd0 <HAL_InitTick>
 80062a0:	4603      	mov	r3, r0
 80062a2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80062a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3718      	adds	r7, #24
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	58024400 	.word	0x58024400
 80062b4:	08010a40 	.word	0x08010a40
 80062b8:	24000008 	.word	0x24000008
 80062bc:	24000004 	.word	0x24000004
 80062c0:	2400000c 	.word	0x2400000c

080062c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b089      	sub	sp, #36	@ 0x24
 80062c8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80062ca:	4bb3      	ldr	r3, [pc, #716]	@ (8006598 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062cc:	691b      	ldr	r3, [r3, #16]
 80062ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80062d2:	2b18      	cmp	r3, #24
 80062d4:	f200 8155 	bhi.w	8006582 <HAL_RCC_GetSysClockFreq+0x2be>
 80062d8:	a201      	add	r2, pc, #4	@ (adr r2, 80062e0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80062da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062de:	bf00      	nop
 80062e0:	08006345 	.word	0x08006345
 80062e4:	08006583 	.word	0x08006583
 80062e8:	08006583 	.word	0x08006583
 80062ec:	08006583 	.word	0x08006583
 80062f0:	08006583 	.word	0x08006583
 80062f4:	08006583 	.word	0x08006583
 80062f8:	08006583 	.word	0x08006583
 80062fc:	08006583 	.word	0x08006583
 8006300:	0800636b 	.word	0x0800636b
 8006304:	08006583 	.word	0x08006583
 8006308:	08006583 	.word	0x08006583
 800630c:	08006583 	.word	0x08006583
 8006310:	08006583 	.word	0x08006583
 8006314:	08006583 	.word	0x08006583
 8006318:	08006583 	.word	0x08006583
 800631c:	08006583 	.word	0x08006583
 8006320:	08006371 	.word	0x08006371
 8006324:	08006583 	.word	0x08006583
 8006328:	08006583 	.word	0x08006583
 800632c:	08006583 	.word	0x08006583
 8006330:	08006583 	.word	0x08006583
 8006334:	08006583 	.word	0x08006583
 8006338:	08006583 	.word	0x08006583
 800633c:	08006583 	.word	0x08006583
 8006340:	08006377 	.word	0x08006377
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006344:	4b94      	ldr	r3, [pc, #592]	@ (8006598 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 0320 	and.w	r3, r3, #32
 800634c:	2b00      	cmp	r3, #0
 800634e:	d009      	beq.n	8006364 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006350:	4b91      	ldr	r3, [pc, #580]	@ (8006598 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	08db      	lsrs	r3, r3, #3
 8006356:	f003 0303 	and.w	r3, r3, #3
 800635a:	4a90      	ldr	r2, [pc, #576]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800635c:	fa22 f303 	lsr.w	r3, r2, r3
 8006360:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006362:	e111      	b.n	8006588 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006364:	4b8d      	ldr	r3, [pc, #564]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006366:	61bb      	str	r3, [r7, #24]
      break;
 8006368:	e10e      	b.n	8006588 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800636a:	4b8d      	ldr	r3, [pc, #564]	@ (80065a0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800636c:	61bb      	str	r3, [r7, #24]
      break;
 800636e:	e10b      	b.n	8006588 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006370:	4b8c      	ldr	r3, [pc, #560]	@ (80065a4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006372:	61bb      	str	r3, [r7, #24]
      break;
 8006374:	e108      	b.n	8006588 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006376:	4b88      	ldr	r3, [pc, #544]	@ (8006598 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800637a:	f003 0303 	and.w	r3, r3, #3
 800637e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006380:	4b85      	ldr	r3, [pc, #532]	@ (8006598 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006384:	091b      	lsrs	r3, r3, #4
 8006386:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800638a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800638c:	4b82      	ldr	r3, [pc, #520]	@ (8006598 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800638e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006390:	f003 0301 	and.w	r3, r3, #1
 8006394:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006396:	4b80      	ldr	r3, [pc, #512]	@ (8006598 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006398:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800639a:	08db      	lsrs	r3, r3, #3
 800639c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80063a0:	68fa      	ldr	r2, [r7, #12]
 80063a2:	fb02 f303 	mul.w	r3, r2, r3
 80063a6:	ee07 3a90 	vmov	s15, r3
 80063aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063ae:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	f000 80e1 	beq.w	800657c <HAL_RCC_GetSysClockFreq+0x2b8>
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	2b02      	cmp	r3, #2
 80063be:	f000 8083 	beq.w	80064c8 <HAL_RCC_GetSysClockFreq+0x204>
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	2b02      	cmp	r3, #2
 80063c6:	f200 80a1 	bhi.w	800650c <HAL_RCC_GetSysClockFreq+0x248>
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d003      	beq.n	80063d8 <HAL_RCC_GetSysClockFreq+0x114>
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d056      	beq.n	8006484 <HAL_RCC_GetSysClockFreq+0x1c0>
 80063d6:	e099      	b.n	800650c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063d8:	4b6f      	ldr	r3, [pc, #444]	@ (8006598 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 0320 	and.w	r3, r3, #32
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d02d      	beq.n	8006440 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80063e4:	4b6c      	ldr	r3, [pc, #432]	@ (8006598 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	08db      	lsrs	r3, r3, #3
 80063ea:	f003 0303 	and.w	r3, r3, #3
 80063ee:	4a6b      	ldr	r2, [pc, #428]	@ (800659c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80063f0:	fa22 f303 	lsr.w	r3, r2, r3
 80063f4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	ee07 3a90 	vmov	s15, r3
 80063fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	ee07 3a90 	vmov	s15, r3
 8006406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800640a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800640e:	4b62      	ldr	r3, [pc, #392]	@ (8006598 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006412:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006416:	ee07 3a90 	vmov	s15, r3
 800641a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800641e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006422:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80065a8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006426:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800642a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800642e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006432:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800643a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800643e:	e087      	b.n	8006550 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	ee07 3a90 	vmov	s15, r3
 8006446:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800644a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80065ac <HAL_RCC_GetSysClockFreq+0x2e8>
 800644e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006452:	4b51      	ldr	r3, [pc, #324]	@ (8006598 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006456:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800645a:	ee07 3a90 	vmov	s15, r3
 800645e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006462:	ed97 6a02 	vldr	s12, [r7, #8]
 8006466:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80065a8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800646a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800646e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006472:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006476:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800647a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800647e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006482:	e065      	b.n	8006550 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	ee07 3a90 	vmov	s15, r3
 800648a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800648e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80065b0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006492:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006496:	4b40      	ldr	r3, [pc, #256]	@ (8006598 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800649a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800649e:	ee07 3a90 	vmov	s15, r3
 80064a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80064aa:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80065a8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80064ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80064c6:	e043      	b.n	8006550 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	ee07 3a90 	vmov	s15, r3
 80064ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064d2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80065b4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80064d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064da:	4b2f      	ldr	r3, [pc, #188]	@ (8006598 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064e2:	ee07 3a90 	vmov	s15, r3
 80064e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80064ee:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80065a8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80064f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006502:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006506:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800650a:	e021      	b.n	8006550 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	ee07 3a90 	vmov	s15, r3
 8006512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006516:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80065b0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800651a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800651e:	4b1e      	ldr	r3, [pc, #120]	@ (8006598 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006526:	ee07 3a90 	vmov	s15, r3
 800652a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800652e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006532:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80065a8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800653a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800653e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800654a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800654e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006550:	4b11      	ldr	r3, [pc, #68]	@ (8006598 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006554:	0a5b      	lsrs	r3, r3, #9
 8006556:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800655a:	3301      	adds	r3, #1
 800655c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	ee07 3a90 	vmov	s15, r3
 8006564:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006568:	edd7 6a07 	vldr	s13, [r7, #28]
 800656c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006570:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006574:	ee17 3a90 	vmov	r3, s15
 8006578:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800657a:	e005      	b.n	8006588 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800657c:	2300      	movs	r3, #0
 800657e:	61bb      	str	r3, [r7, #24]
      break;
 8006580:	e002      	b.n	8006588 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006582:	4b07      	ldr	r3, [pc, #28]	@ (80065a0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006584:	61bb      	str	r3, [r7, #24]
      break;
 8006586:	bf00      	nop
  }

  return sysclockfreq;
 8006588:	69bb      	ldr	r3, [r7, #24]
}
 800658a:	4618      	mov	r0, r3
 800658c:	3724      	adds	r7, #36	@ 0x24
 800658e:	46bd      	mov	sp, r7
 8006590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006594:	4770      	bx	lr
 8006596:	bf00      	nop
 8006598:	58024400 	.word	0x58024400
 800659c:	03d09000 	.word	0x03d09000
 80065a0:	003d0900 	.word	0x003d0900
 80065a4:	017d7840 	.word	0x017d7840
 80065a8:	46000000 	.word	0x46000000
 80065ac:	4c742400 	.word	0x4c742400
 80065b0:	4a742400 	.word	0x4a742400
 80065b4:	4bbebc20 	.word	0x4bbebc20

080065b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80065be:	f7ff fe81 	bl	80062c4 <HAL_RCC_GetSysClockFreq>
 80065c2:	4602      	mov	r2, r0
 80065c4:	4b10      	ldr	r3, [pc, #64]	@ (8006608 <HAL_RCC_GetHCLKFreq+0x50>)
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	0a1b      	lsrs	r3, r3, #8
 80065ca:	f003 030f 	and.w	r3, r3, #15
 80065ce:	490f      	ldr	r1, [pc, #60]	@ (800660c <HAL_RCC_GetHCLKFreq+0x54>)
 80065d0:	5ccb      	ldrb	r3, [r1, r3]
 80065d2:	f003 031f 	and.w	r3, r3, #31
 80065d6:	fa22 f303 	lsr.w	r3, r2, r3
 80065da:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80065dc:	4b0a      	ldr	r3, [pc, #40]	@ (8006608 <HAL_RCC_GetHCLKFreq+0x50>)
 80065de:	699b      	ldr	r3, [r3, #24]
 80065e0:	f003 030f 	and.w	r3, r3, #15
 80065e4:	4a09      	ldr	r2, [pc, #36]	@ (800660c <HAL_RCC_GetHCLKFreq+0x54>)
 80065e6:	5cd3      	ldrb	r3, [r2, r3]
 80065e8:	f003 031f 	and.w	r3, r3, #31
 80065ec:	687a      	ldr	r2, [r7, #4]
 80065ee:	fa22 f303 	lsr.w	r3, r2, r3
 80065f2:	4a07      	ldr	r2, [pc, #28]	@ (8006610 <HAL_RCC_GetHCLKFreq+0x58>)
 80065f4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80065f6:	4a07      	ldr	r2, [pc, #28]	@ (8006614 <HAL_RCC_GetHCLKFreq+0x5c>)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80065fc:	4b04      	ldr	r3, [pc, #16]	@ (8006610 <HAL_RCC_GetHCLKFreq+0x58>)
 80065fe:	681b      	ldr	r3, [r3, #0]
}
 8006600:	4618      	mov	r0, r3
 8006602:	3708      	adds	r7, #8
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}
 8006608:	58024400 	.word	0x58024400
 800660c:	08010a40 	.word	0x08010a40
 8006610:	24000008 	.word	0x24000008
 8006614:	24000004 	.word	0x24000004

08006618 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800661c:	f7ff ffcc 	bl	80065b8 <HAL_RCC_GetHCLKFreq>
 8006620:	4602      	mov	r2, r0
 8006622:	4b06      	ldr	r3, [pc, #24]	@ (800663c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006624:	69db      	ldr	r3, [r3, #28]
 8006626:	091b      	lsrs	r3, r3, #4
 8006628:	f003 0307 	and.w	r3, r3, #7
 800662c:	4904      	ldr	r1, [pc, #16]	@ (8006640 <HAL_RCC_GetPCLK1Freq+0x28>)
 800662e:	5ccb      	ldrb	r3, [r1, r3]
 8006630:	f003 031f 	and.w	r3, r3, #31
 8006634:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006638:	4618      	mov	r0, r3
 800663a:	bd80      	pop	{r7, pc}
 800663c:	58024400 	.word	0x58024400
 8006640:	08010a40 	.word	0x08010a40

08006644 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006648:	f7ff ffb6 	bl	80065b8 <HAL_RCC_GetHCLKFreq>
 800664c:	4602      	mov	r2, r0
 800664e:	4b06      	ldr	r3, [pc, #24]	@ (8006668 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006650:	69db      	ldr	r3, [r3, #28]
 8006652:	0a1b      	lsrs	r3, r3, #8
 8006654:	f003 0307 	and.w	r3, r3, #7
 8006658:	4904      	ldr	r1, [pc, #16]	@ (800666c <HAL_RCC_GetPCLK2Freq+0x28>)
 800665a:	5ccb      	ldrb	r3, [r1, r3]
 800665c:	f003 031f 	and.w	r3, r3, #31
 8006660:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006664:	4618      	mov	r0, r3
 8006666:	bd80      	pop	{r7, pc}
 8006668:	58024400 	.word	0x58024400
 800666c:	08010a40 	.word	0x08010a40

08006670 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006670:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006674:	b0ca      	sub	sp, #296	@ 0x128
 8006676:	af00      	add	r7, sp, #0
 8006678:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800667c:	2300      	movs	r3, #0
 800667e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006682:	2300      	movs	r3, #0
 8006684:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006688:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800668c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006690:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006694:	2500      	movs	r5, #0
 8006696:	ea54 0305 	orrs.w	r3, r4, r5
 800669a:	d049      	beq.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800669c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80066a2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80066a6:	d02f      	beq.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80066a8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80066ac:	d828      	bhi.n	8006700 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80066ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80066b2:	d01a      	beq.n	80066ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80066b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80066b8:	d822      	bhi.n	8006700 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d003      	beq.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80066be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80066c2:	d007      	beq.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80066c4:	e01c      	b.n	8006700 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066c6:	4bb8      	ldr	r3, [pc, #736]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80066c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ca:	4ab7      	ldr	r2, [pc, #732]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80066cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80066d2:	e01a      	b.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80066d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066d8:	3308      	adds	r3, #8
 80066da:	2102      	movs	r1, #2
 80066dc:	4618      	mov	r0, r3
 80066de:	f001 fc8f 	bl	8008000 <RCCEx_PLL2_Config>
 80066e2:	4603      	mov	r3, r0
 80066e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80066e8:	e00f      	b.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80066ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066ee:	3328      	adds	r3, #40	@ 0x28
 80066f0:	2102      	movs	r1, #2
 80066f2:	4618      	mov	r0, r3
 80066f4:	f001 fd36 	bl	8008164 <RCCEx_PLL3_Config>
 80066f8:	4603      	mov	r3, r0
 80066fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80066fe:	e004      	b.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006700:	2301      	movs	r3, #1
 8006702:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006706:	e000      	b.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006708:	bf00      	nop
    }

    if (ret == HAL_OK)
 800670a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800670e:	2b00      	cmp	r3, #0
 8006710:	d10a      	bne.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006712:	4ba5      	ldr	r3, [pc, #660]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006714:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006716:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800671a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800671e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006720:	4aa1      	ldr	r2, [pc, #644]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006722:	430b      	orrs	r3, r1
 8006724:	6513      	str	r3, [r2, #80]	@ 0x50
 8006726:	e003      	b.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006728:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800672c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006738:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800673c:	f04f 0900 	mov.w	r9, #0
 8006740:	ea58 0309 	orrs.w	r3, r8, r9
 8006744:	d047      	beq.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800674a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800674c:	2b04      	cmp	r3, #4
 800674e:	d82a      	bhi.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006750:	a201      	add	r2, pc, #4	@ (adr r2, 8006758 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006756:	bf00      	nop
 8006758:	0800676d 	.word	0x0800676d
 800675c:	0800677b 	.word	0x0800677b
 8006760:	08006791 	.word	0x08006791
 8006764:	080067af 	.word	0x080067af
 8006768:	080067af 	.word	0x080067af
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800676c:	4b8e      	ldr	r3, [pc, #568]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800676e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006770:	4a8d      	ldr	r2, [pc, #564]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006772:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006776:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006778:	e01a      	b.n	80067b0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800677a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800677e:	3308      	adds	r3, #8
 8006780:	2100      	movs	r1, #0
 8006782:	4618      	mov	r0, r3
 8006784:	f001 fc3c 	bl	8008000 <RCCEx_PLL2_Config>
 8006788:	4603      	mov	r3, r0
 800678a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800678e:	e00f      	b.n	80067b0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006790:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006794:	3328      	adds	r3, #40	@ 0x28
 8006796:	2100      	movs	r1, #0
 8006798:	4618      	mov	r0, r3
 800679a:	f001 fce3 	bl	8008164 <RCCEx_PLL3_Config>
 800679e:	4603      	mov	r3, r0
 80067a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80067a4:	e004      	b.n	80067b0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067ac:	e000      	b.n	80067b0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80067ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d10a      	bne.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80067b8:	4b7b      	ldr	r3, [pc, #492]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067bc:	f023 0107 	bic.w	r1, r3, #7
 80067c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067c6:	4a78      	ldr	r2, [pc, #480]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067c8:	430b      	orrs	r3, r1
 80067ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80067cc:	e003      	b.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80067d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067de:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80067e2:	f04f 0b00 	mov.w	fp, #0
 80067e6:	ea5a 030b 	orrs.w	r3, sl, fp
 80067ea:	d04c      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80067ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067f6:	d030      	beq.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80067f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067fc:	d829      	bhi.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80067fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8006800:	d02d      	beq.n	800685e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006802:	2bc0      	cmp	r3, #192	@ 0xc0
 8006804:	d825      	bhi.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006806:	2b80      	cmp	r3, #128	@ 0x80
 8006808:	d018      	beq.n	800683c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800680a:	2b80      	cmp	r3, #128	@ 0x80
 800680c:	d821      	bhi.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800680e:	2b00      	cmp	r3, #0
 8006810:	d002      	beq.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8006812:	2b40      	cmp	r3, #64	@ 0x40
 8006814:	d007      	beq.n	8006826 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006816:	e01c      	b.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006818:	4b63      	ldr	r3, [pc, #396]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800681a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800681c:	4a62      	ldr	r2, [pc, #392]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800681e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006822:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006824:	e01c      	b.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006826:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800682a:	3308      	adds	r3, #8
 800682c:	2100      	movs	r1, #0
 800682e:	4618      	mov	r0, r3
 8006830:	f001 fbe6 	bl	8008000 <RCCEx_PLL2_Config>
 8006834:	4603      	mov	r3, r0
 8006836:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800683a:	e011      	b.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800683c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006840:	3328      	adds	r3, #40	@ 0x28
 8006842:	2100      	movs	r1, #0
 8006844:	4618      	mov	r0, r3
 8006846:	f001 fc8d 	bl	8008164 <RCCEx_PLL3_Config>
 800684a:	4603      	mov	r3, r0
 800684c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006850:	e006      	b.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006858:	e002      	b.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800685a:	bf00      	nop
 800685c:	e000      	b.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800685e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006860:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006864:	2b00      	cmp	r3, #0
 8006866:	d10a      	bne.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006868:	4b4f      	ldr	r3, [pc, #316]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800686a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800686c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006874:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006876:	4a4c      	ldr	r2, [pc, #304]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006878:	430b      	orrs	r3, r1
 800687a:	6513      	str	r3, [r2, #80]	@ 0x50
 800687c:	e003      	b.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800687e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006882:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800688a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800688e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006892:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006896:	2300      	movs	r3, #0
 8006898:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800689c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80068a0:	460b      	mov	r3, r1
 80068a2:	4313      	orrs	r3, r2
 80068a4:	d053      	beq.n	800694e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80068a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068aa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80068ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80068b2:	d035      	beq.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80068b4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80068b8:	d82e      	bhi.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80068ba:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80068be:	d031      	beq.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80068c0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80068c4:	d828      	bhi.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80068c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80068ca:	d01a      	beq.n	8006902 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80068cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80068d0:	d822      	bhi.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d003      	beq.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80068d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80068da:	d007      	beq.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80068dc:	e01c      	b.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068de:	4b32      	ldr	r3, [pc, #200]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80068e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e2:	4a31      	ldr	r2, [pc, #196]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80068e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80068ea:	e01c      	b.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80068ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068f0:	3308      	adds	r3, #8
 80068f2:	2100      	movs	r1, #0
 80068f4:	4618      	mov	r0, r3
 80068f6:	f001 fb83 	bl	8008000 <RCCEx_PLL2_Config>
 80068fa:	4603      	mov	r3, r0
 80068fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006900:	e011      	b.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006906:	3328      	adds	r3, #40	@ 0x28
 8006908:	2100      	movs	r1, #0
 800690a:	4618      	mov	r0, r3
 800690c:	f001 fc2a 	bl	8008164 <RCCEx_PLL3_Config>
 8006910:	4603      	mov	r3, r0
 8006912:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006916:	e006      	b.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800691e:	e002      	b.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006920:	bf00      	nop
 8006922:	e000      	b.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006924:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006926:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800692a:	2b00      	cmp	r3, #0
 800692c:	d10b      	bne.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800692e:	4b1e      	ldr	r3, [pc, #120]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006932:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800693a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800693e:	4a1a      	ldr	r2, [pc, #104]	@ (80069a8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006940:	430b      	orrs	r3, r1
 8006942:	6593      	str	r3, [r2, #88]	@ 0x58
 8006944:	e003      	b.n	800694e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006946:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800694a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800694e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006956:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800695a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800695e:	2300      	movs	r3, #0
 8006960:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006964:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006968:	460b      	mov	r3, r1
 800696a:	4313      	orrs	r3, r2
 800696c:	d056      	beq.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800696e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006972:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006976:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800697a:	d038      	beq.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800697c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006980:	d831      	bhi.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006982:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006986:	d034      	beq.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006988:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800698c:	d82b      	bhi.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800698e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006992:	d01d      	beq.n	80069d0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006994:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006998:	d825      	bhi.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800699a:	2b00      	cmp	r3, #0
 800699c:	d006      	beq.n	80069ac <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800699e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80069a2:	d00a      	beq.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80069a4:	e01f      	b.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80069a6:	bf00      	nop
 80069a8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069ac:	4ba2      	ldr	r3, [pc, #648]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80069ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069b0:	4aa1      	ldr	r2, [pc, #644]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80069b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80069b8:	e01c      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80069ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069be:	3308      	adds	r3, #8
 80069c0:	2100      	movs	r1, #0
 80069c2:	4618      	mov	r0, r3
 80069c4:	f001 fb1c 	bl	8008000 <RCCEx_PLL2_Config>
 80069c8:	4603      	mov	r3, r0
 80069ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80069ce:	e011      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80069d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069d4:	3328      	adds	r3, #40	@ 0x28
 80069d6:	2100      	movs	r1, #0
 80069d8:	4618      	mov	r0, r3
 80069da:	f001 fbc3 	bl	8008164 <RCCEx_PLL3_Config>
 80069de:	4603      	mov	r3, r0
 80069e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80069e4:	e006      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80069ec:	e002      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80069ee:	bf00      	nop
 80069f0:	e000      	b.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80069f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10b      	bne.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80069fc:	4b8e      	ldr	r3, [pc, #568]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80069fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a00:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006a04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a08:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006a0c:	4a8a      	ldr	r2, [pc, #552]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a0e:	430b      	orrs	r3, r1
 8006a10:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a12:	e003      	b.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a24:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006a28:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006a32:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006a36:	460b      	mov	r3, r1
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	d03a      	beq.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a42:	2b30      	cmp	r3, #48	@ 0x30
 8006a44:	d01f      	beq.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006a46:	2b30      	cmp	r3, #48	@ 0x30
 8006a48:	d819      	bhi.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006a4a:	2b20      	cmp	r3, #32
 8006a4c:	d00c      	beq.n	8006a68 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006a4e:	2b20      	cmp	r3, #32
 8006a50:	d815      	bhi.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d019      	beq.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006a56:	2b10      	cmp	r3, #16
 8006a58:	d111      	bne.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a5a:	4b77      	ldr	r3, [pc, #476]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a5e:	4a76      	ldr	r2, [pc, #472]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006a66:	e011      	b.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006a68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a6c:	3308      	adds	r3, #8
 8006a6e:	2102      	movs	r1, #2
 8006a70:	4618      	mov	r0, r3
 8006a72:	f001 fac5 	bl	8008000 <RCCEx_PLL2_Config>
 8006a76:	4603      	mov	r3, r0
 8006a78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006a7c:	e006      	b.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a84:	e002      	b.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006a86:	bf00      	nop
 8006a88:	e000      	b.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006a8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d10a      	bne.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006a94:	4b68      	ldr	r3, [pc, #416]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a98:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006aa2:	4a65      	ldr	r2, [pc, #404]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006aa4:	430b      	orrs	r3, r1
 8006aa6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006aa8:	e003      	b.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006aae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aba:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006abe:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006ac8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006acc:	460b      	mov	r3, r1
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	d051      	beq.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ad6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ad8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006adc:	d035      	beq.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006ade:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ae2:	d82e      	bhi.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006ae4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006ae8:	d031      	beq.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006aea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006aee:	d828      	bhi.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006af0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006af4:	d01a      	beq.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006af6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006afa:	d822      	bhi.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d003      	beq.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006b00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b04:	d007      	beq.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006b06:	e01c      	b.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b08:	4b4b      	ldr	r3, [pc, #300]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b0c:	4a4a      	ldr	r2, [pc, #296]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006b14:	e01c      	b.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b1a:	3308      	adds	r3, #8
 8006b1c:	2100      	movs	r1, #0
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f001 fa6e 	bl	8008000 <RCCEx_PLL2_Config>
 8006b24:	4603      	mov	r3, r0
 8006b26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006b2a:	e011      	b.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b30:	3328      	adds	r3, #40	@ 0x28
 8006b32:	2100      	movs	r1, #0
 8006b34:	4618      	mov	r0, r3
 8006b36:	f001 fb15 	bl	8008164 <RCCEx_PLL3_Config>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006b40:	e006      	b.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b48:	e002      	b.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006b4a:	bf00      	nop
 8006b4c:	e000      	b.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006b4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d10a      	bne.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006b58:	4b37      	ldr	r3, [pc, #220]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b5c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b66:	4a34      	ldr	r2, [pc, #208]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b68:	430b      	orrs	r3, r1
 8006b6a:	6513      	str	r3, [r2, #80]	@ 0x50
 8006b6c:	e003      	b.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006b76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b7e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006b82:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006b86:	2300      	movs	r3, #0
 8006b88:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006b8c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006b90:	460b      	mov	r3, r1
 8006b92:	4313      	orrs	r3, r2
 8006b94:	d056      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ba0:	d033      	beq.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006ba2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ba6:	d82c      	bhi.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006ba8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006bac:	d02f      	beq.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006bae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006bb2:	d826      	bhi.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006bb4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006bb8:	d02b      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006bba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006bbe:	d820      	bhi.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006bc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006bc4:	d012      	beq.n	8006bec <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006bc6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006bca:	d81a      	bhi.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d022      	beq.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006bd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bd4:	d115      	bne.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bda:	3308      	adds	r3, #8
 8006bdc:	2101      	movs	r1, #1
 8006bde:	4618      	mov	r0, r3
 8006be0:	f001 fa0e 	bl	8008000 <RCCEx_PLL2_Config>
 8006be4:	4603      	mov	r3, r0
 8006be6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006bea:	e015      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006bec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bf0:	3328      	adds	r3, #40	@ 0x28
 8006bf2:	2101      	movs	r1, #1
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f001 fab5 	bl	8008164 <RCCEx_PLL3_Config>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006c00:	e00a      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c08:	e006      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006c0a:	bf00      	nop
 8006c0c:	e004      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006c0e:	bf00      	nop
 8006c10:	e002      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006c12:	bf00      	nop
 8006c14:	e000      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006c16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d10d      	bne.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006c20:	4b05      	ldr	r3, [pc, #20]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c24:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006c28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c2e:	4a02      	ldr	r2, [pc, #8]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c30:	430b      	orrs	r3, r1
 8006c32:	6513      	str	r3, [r2, #80]	@ 0x50
 8006c34:	e006      	b.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006c36:	bf00      	nop
 8006c38:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c4c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006c50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006c54:	2300      	movs	r3, #0
 8006c56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006c5a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006c5e:	460b      	mov	r3, r1
 8006c60:	4313      	orrs	r3, r2
 8006c62:	d055      	beq.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c68:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006c6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006c70:	d033      	beq.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006c72:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006c76:	d82c      	bhi.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006c78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c7c:	d02f      	beq.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c82:	d826      	bhi.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006c84:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006c88:	d02b      	beq.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006c8a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006c8e:	d820      	bhi.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006c90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c94:	d012      	beq.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006c96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c9a:	d81a      	bhi.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d022      	beq.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006ca0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ca4:	d115      	bne.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006caa:	3308      	adds	r3, #8
 8006cac:	2101      	movs	r1, #1
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f001 f9a6 	bl	8008000 <RCCEx_PLL2_Config>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006cba:	e015      	b.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006cbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cc0:	3328      	adds	r3, #40	@ 0x28
 8006cc2:	2101      	movs	r1, #1
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f001 fa4d 	bl	8008164 <RCCEx_PLL3_Config>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006cd0:	e00a      	b.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006cd8:	e006      	b.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006cda:	bf00      	nop
 8006cdc:	e004      	b.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006cde:	bf00      	nop
 8006ce0:	e002      	b.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006ce2:	bf00      	nop
 8006ce4:	e000      	b.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006ce6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ce8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d10b      	bne.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006cf0:	4ba3      	ldr	r3, [pc, #652]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006cf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cf4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cfc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006d00:	4a9f      	ldr	r2, [pc, #636]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d02:	430b      	orrs	r3, r1
 8006d04:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d06:	e003      	b.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d18:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006d1c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d20:	2300      	movs	r3, #0
 8006d22:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006d26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d2a:	460b      	mov	r3, r1
 8006d2c:	4313      	orrs	r3, r2
 8006d2e:	d037      	beq.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d3a:	d00e      	beq.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006d3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d40:	d816      	bhi.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d018      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006d46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d4a:	d111      	bne.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d4c:	4b8c      	ldr	r3, [pc, #560]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d50:	4a8b      	ldr	r2, [pc, #556]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006d58:	e00f      	b.n	8006d7a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d5e:	3308      	adds	r3, #8
 8006d60:	2101      	movs	r1, #1
 8006d62:	4618      	mov	r0, r3
 8006d64:	f001 f94c 	bl	8008000 <RCCEx_PLL2_Config>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006d6e:	e004      	b.n	8006d7a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d70:	2301      	movs	r3, #1
 8006d72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d76:	e000      	b.n	8006d7a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8006d78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d10a      	bne.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006d82:	4b7f      	ldr	r3, [pc, #508]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d86:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d90:	4a7b      	ldr	r2, [pc, #492]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d92:	430b      	orrs	r3, r1
 8006d94:	6513      	str	r3, [r2, #80]	@ 0x50
 8006d96:	e003      	b.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006dac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006db0:	2300      	movs	r3, #0
 8006db2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006db6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006dba:	460b      	mov	r3, r1
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	d039      	beq.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006dc6:	2b03      	cmp	r3, #3
 8006dc8:	d81c      	bhi.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8006dca:	a201      	add	r2, pc, #4	@ (adr r2, 8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dd0:	08006e0d 	.word	0x08006e0d
 8006dd4:	08006de1 	.word	0x08006de1
 8006dd8:	08006def 	.word	0x08006def
 8006ddc:	08006e0d 	.word	0x08006e0d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006de0:	4b67      	ldr	r3, [pc, #412]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de4:	4a66      	ldr	r2, [pc, #408]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006de6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006dea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006dec:	e00f      	b.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006dee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006df2:	3308      	adds	r3, #8
 8006df4:	2102      	movs	r1, #2
 8006df6:	4618      	mov	r0, r3
 8006df8:	f001 f902 	bl	8008000 <RCCEx_PLL2_Config>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006e02:	e004      	b.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e0a:	e000      	b.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006e0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d10a      	bne.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006e16:	4b5a      	ldr	r3, [pc, #360]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e1a:	f023 0103 	bic.w	r1, r3, #3
 8006e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e24:	4a56      	ldr	r2, [pc, #344]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e26:	430b      	orrs	r3, r1
 8006e28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006e2a:	e003      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006e34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006e40:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e44:	2300      	movs	r3, #0
 8006e46:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006e4a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006e4e:	460b      	mov	r3, r1
 8006e50:	4313      	orrs	r3, r2
 8006e52:	f000 809f 	beq.w	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006e56:	4b4b      	ldr	r3, [pc, #300]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a4a      	ldr	r2, [pc, #296]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006e5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e60:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006e62:	f7fb ff7f 	bl	8002d64 <HAL_GetTick>
 8006e66:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006e6a:	e00b      	b.n	8006e84 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e6c:	f7fb ff7a 	bl	8002d64 <HAL_GetTick>
 8006e70:	4602      	mov	r2, r0
 8006e72:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006e76:	1ad3      	subs	r3, r2, r3
 8006e78:	2b64      	cmp	r3, #100	@ 0x64
 8006e7a:	d903      	bls.n	8006e84 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006e7c:	2303      	movs	r3, #3
 8006e7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e82:	e005      	b.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006e84:	4b3f      	ldr	r3, [pc, #252]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d0ed      	beq.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006e90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d179      	bne.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006e98:	4b39      	ldr	r3, [pc, #228]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e9a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ea0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006ea4:	4053      	eors	r3, r2
 8006ea6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d015      	beq.n	8006eda <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006eae:	4b34      	ldr	r3, [pc, #208]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006eb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006eb6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006eba:	4b31      	ldr	r3, [pc, #196]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ebc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ebe:	4a30      	ldr	r2, [pc, #192]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ec0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ec4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006ec6:	4b2e      	ldr	r3, [pc, #184]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006eca:	4a2d      	ldr	r2, [pc, #180]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ecc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ed0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006ed2:	4a2b      	ldr	r2, [pc, #172]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ed4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006ed8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ede:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006ee2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ee6:	d118      	bne.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ee8:	f7fb ff3c 	bl	8002d64 <HAL_GetTick>
 8006eec:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006ef0:	e00d      	b.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ef2:	f7fb ff37 	bl	8002d64 <HAL_GetTick>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006efc:	1ad2      	subs	r2, r2, r3
 8006efe:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d903      	bls.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8006f06:	2303      	movs	r3, #3
 8006f08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006f0c:	e005      	b.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f12:	f003 0302 	and.w	r3, r3, #2
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d0eb      	beq.n	8006ef2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8006f1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d129      	bne.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f26:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006f2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f32:	d10e      	bne.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006f34:	4b12      	ldr	r3, [pc, #72]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f36:	691b      	ldr	r3, [r3, #16]
 8006f38:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f40:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006f44:	091a      	lsrs	r2, r3, #4
 8006f46:	4b10      	ldr	r3, [pc, #64]	@ (8006f88 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006f48:	4013      	ands	r3, r2
 8006f4a:	4a0d      	ldr	r2, [pc, #52]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f4c:	430b      	orrs	r3, r1
 8006f4e:	6113      	str	r3, [r2, #16]
 8006f50:	e005      	b.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006f52:	4b0b      	ldr	r3, [pc, #44]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	4a0a      	ldr	r2, [pc, #40]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f58:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006f5c:	6113      	str	r3, [r2, #16]
 8006f5e:	4b08      	ldr	r3, [pc, #32]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f60:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f66:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006f6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f6e:	4a04      	ldr	r2, [pc, #16]	@ (8006f80 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f70:	430b      	orrs	r3, r1
 8006f72:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f74:	e00e      	b.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006f76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8006f7e:	e009      	b.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006f80:	58024400 	.word	0x58024400
 8006f84:	58024800 	.word	0x58024800
 8006f88:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f9c:	f002 0301 	and.w	r3, r2, #1
 8006fa0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006faa:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006fae:	460b      	mov	r3, r1
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	f000 8089 	beq.w	80070c8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fbc:	2b28      	cmp	r3, #40	@ 0x28
 8006fbe:	d86b      	bhi.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8006fc0:	a201      	add	r2, pc, #4	@ (adr r2, 8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fc6:	bf00      	nop
 8006fc8:	080070a1 	.word	0x080070a1
 8006fcc:	08007099 	.word	0x08007099
 8006fd0:	08007099 	.word	0x08007099
 8006fd4:	08007099 	.word	0x08007099
 8006fd8:	08007099 	.word	0x08007099
 8006fdc:	08007099 	.word	0x08007099
 8006fe0:	08007099 	.word	0x08007099
 8006fe4:	08007099 	.word	0x08007099
 8006fe8:	0800706d 	.word	0x0800706d
 8006fec:	08007099 	.word	0x08007099
 8006ff0:	08007099 	.word	0x08007099
 8006ff4:	08007099 	.word	0x08007099
 8006ff8:	08007099 	.word	0x08007099
 8006ffc:	08007099 	.word	0x08007099
 8007000:	08007099 	.word	0x08007099
 8007004:	08007099 	.word	0x08007099
 8007008:	08007083 	.word	0x08007083
 800700c:	08007099 	.word	0x08007099
 8007010:	08007099 	.word	0x08007099
 8007014:	08007099 	.word	0x08007099
 8007018:	08007099 	.word	0x08007099
 800701c:	08007099 	.word	0x08007099
 8007020:	08007099 	.word	0x08007099
 8007024:	08007099 	.word	0x08007099
 8007028:	080070a1 	.word	0x080070a1
 800702c:	08007099 	.word	0x08007099
 8007030:	08007099 	.word	0x08007099
 8007034:	08007099 	.word	0x08007099
 8007038:	08007099 	.word	0x08007099
 800703c:	08007099 	.word	0x08007099
 8007040:	08007099 	.word	0x08007099
 8007044:	08007099 	.word	0x08007099
 8007048:	080070a1 	.word	0x080070a1
 800704c:	08007099 	.word	0x08007099
 8007050:	08007099 	.word	0x08007099
 8007054:	08007099 	.word	0x08007099
 8007058:	08007099 	.word	0x08007099
 800705c:	08007099 	.word	0x08007099
 8007060:	08007099 	.word	0x08007099
 8007064:	08007099 	.word	0x08007099
 8007068:	080070a1 	.word	0x080070a1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800706c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007070:	3308      	adds	r3, #8
 8007072:	2101      	movs	r1, #1
 8007074:	4618      	mov	r0, r3
 8007076:	f000 ffc3 	bl	8008000 <RCCEx_PLL2_Config>
 800707a:	4603      	mov	r3, r0
 800707c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007080:	e00f      	b.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007082:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007086:	3328      	adds	r3, #40	@ 0x28
 8007088:	2101      	movs	r1, #1
 800708a:	4618      	mov	r0, r3
 800708c:	f001 f86a 	bl	8008164 <RCCEx_PLL3_Config>
 8007090:	4603      	mov	r3, r0
 8007092:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007096:	e004      	b.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007098:	2301      	movs	r3, #1
 800709a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800709e:	e000      	b.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80070a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d10a      	bne.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80070aa:	4bbf      	ldr	r3, [pc, #764]	@ (80073a8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80070ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070ae:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80070b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070b8:	4abb      	ldr	r2, [pc, #748]	@ (80073a8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80070ba:	430b      	orrs	r3, r1
 80070bc:	6553      	str	r3, [r2, #84]	@ 0x54
 80070be:	e003      	b.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80070c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d0:	f002 0302 	and.w	r3, r2, #2
 80070d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80070d8:	2300      	movs	r3, #0
 80070da:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80070de:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80070e2:	460b      	mov	r3, r1
 80070e4:	4313      	orrs	r3, r2
 80070e6:	d041      	beq.n	800716c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80070e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80070ee:	2b05      	cmp	r3, #5
 80070f0:	d824      	bhi.n	800713c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80070f2:	a201      	add	r2, pc, #4	@ (adr r2, 80070f8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80070f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070f8:	08007145 	.word	0x08007145
 80070fc:	08007111 	.word	0x08007111
 8007100:	08007127 	.word	0x08007127
 8007104:	08007145 	.word	0x08007145
 8007108:	08007145 	.word	0x08007145
 800710c:	08007145 	.word	0x08007145
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007110:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007114:	3308      	adds	r3, #8
 8007116:	2101      	movs	r1, #1
 8007118:	4618      	mov	r0, r3
 800711a:	f000 ff71 	bl	8008000 <RCCEx_PLL2_Config>
 800711e:	4603      	mov	r3, r0
 8007120:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007124:	e00f      	b.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800712a:	3328      	adds	r3, #40	@ 0x28
 800712c:	2101      	movs	r1, #1
 800712e:	4618      	mov	r0, r3
 8007130:	f001 f818 	bl	8008164 <RCCEx_PLL3_Config>
 8007134:	4603      	mov	r3, r0
 8007136:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800713a:	e004      	b.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800713c:	2301      	movs	r3, #1
 800713e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007142:	e000      	b.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007144:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007146:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800714a:	2b00      	cmp	r3, #0
 800714c:	d10a      	bne.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800714e:	4b96      	ldr	r3, [pc, #600]	@ (80073a8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007152:	f023 0107 	bic.w	r1, r3, #7
 8007156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800715a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800715c:	4a92      	ldr	r2, [pc, #584]	@ (80073a8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800715e:	430b      	orrs	r3, r1
 8007160:	6553      	str	r3, [r2, #84]	@ 0x54
 8007162:	e003      	b.n	800716c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007164:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007168:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800716c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007174:	f002 0304 	and.w	r3, r2, #4
 8007178:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800717c:	2300      	movs	r3, #0
 800717e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007182:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007186:	460b      	mov	r3, r1
 8007188:	4313      	orrs	r3, r2
 800718a:	d044      	beq.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800718c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007190:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007194:	2b05      	cmp	r3, #5
 8007196:	d825      	bhi.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007198:	a201      	add	r2, pc, #4	@ (adr r2, 80071a0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800719a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800719e:	bf00      	nop
 80071a0:	080071ed 	.word	0x080071ed
 80071a4:	080071b9 	.word	0x080071b9
 80071a8:	080071cf 	.word	0x080071cf
 80071ac:	080071ed 	.word	0x080071ed
 80071b0:	080071ed 	.word	0x080071ed
 80071b4:	080071ed 	.word	0x080071ed
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80071b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071bc:	3308      	adds	r3, #8
 80071be:	2101      	movs	r1, #1
 80071c0:	4618      	mov	r0, r3
 80071c2:	f000 ff1d 	bl	8008000 <RCCEx_PLL2_Config>
 80071c6:	4603      	mov	r3, r0
 80071c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80071cc:	e00f      	b.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80071ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071d2:	3328      	adds	r3, #40	@ 0x28
 80071d4:	2101      	movs	r1, #1
 80071d6:	4618      	mov	r0, r3
 80071d8:	f000 ffc4 	bl	8008164 <RCCEx_PLL3_Config>
 80071dc:	4603      	mov	r3, r0
 80071de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80071e2:	e004      	b.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80071ea:	e000      	b.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80071ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d10b      	bne.n	800720e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80071f6:	4b6c      	ldr	r3, [pc, #432]	@ (80073a8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80071f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071fa:	f023 0107 	bic.w	r1, r3, #7
 80071fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007202:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007206:	4a68      	ldr	r2, [pc, #416]	@ (80073a8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007208:	430b      	orrs	r3, r1
 800720a:	6593      	str	r3, [r2, #88]	@ 0x58
 800720c:	e003      	b.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800720e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007212:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800721a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800721e:	f002 0320 	and.w	r3, r2, #32
 8007222:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007226:	2300      	movs	r3, #0
 8007228:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800722c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007230:	460b      	mov	r3, r1
 8007232:	4313      	orrs	r3, r2
 8007234:	d055      	beq.n	80072e2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800723a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800723e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007242:	d033      	beq.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007244:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007248:	d82c      	bhi.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800724a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800724e:	d02f      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007250:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007254:	d826      	bhi.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007256:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800725a:	d02b      	beq.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800725c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007260:	d820      	bhi.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007262:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007266:	d012      	beq.n	800728e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007268:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800726c:	d81a      	bhi.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800726e:	2b00      	cmp	r3, #0
 8007270:	d022      	beq.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007272:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007276:	d115      	bne.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800727c:	3308      	adds	r3, #8
 800727e:	2100      	movs	r1, #0
 8007280:	4618      	mov	r0, r3
 8007282:	f000 febd 	bl	8008000 <RCCEx_PLL2_Config>
 8007286:	4603      	mov	r3, r0
 8007288:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800728c:	e015      	b.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800728e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007292:	3328      	adds	r3, #40	@ 0x28
 8007294:	2102      	movs	r1, #2
 8007296:	4618      	mov	r0, r3
 8007298:	f000 ff64 	bl	8008164 <RCCEx_PLL3_Config>
 800729c:	4603      	mov	r3, r0
 800729e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80072a2:	e00a      	b.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072a4:	2301      	movs	r3, #1
 80072a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072aa:	e006      	b.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80072ac:	bf00      	nop
 80072ae:	e004      	b.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80072b0:	bf00      	nop
 80072b2:	e002      	b.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80072b4:	bf00      	nop
 80072b6:	e000      	b.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80072b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d10b      	bne.n	80072da <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80072c2:	4b39      	ldr	r3, [pc, #228]	@ (80073a8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80072c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072c6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80072ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072d2:	4a35      	ldr	r2, [pc, #212]	@ (80073a8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80072d4:	430b      	orrs	r3, r1
 80072d6:	6553      	str	r3, [r2, #84]	@ 0x54
 80072d8:	e003      	b.n	80072e2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80072e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ea:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80072ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80072f2:	2300      	movs	r3, #0
 80072f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80072f8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80072fc:	460b      	mov	r3, r1
 80072fe:	4313      	orrs	r3, r2
 8007300:	d058      	beq.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007306:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800730a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800730e:	d033      	beq.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007310:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007314:	d82c      	bhi.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007316:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800731a:	d02f      	beq.n	800737c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800731c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007320:	d826      	bhi.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007322:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007326:	d02b      	beq.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007328:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800732c:	d820      	bhi.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800732e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007332:	d012      	beq.n	800735a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007334:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007338:	d81a      	bhi.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800733a:	2b00      	cmp	r3, #0
 800733c:	d022      	beq.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800733e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007342:	d115      	bne.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007344:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007348:	3308      	adds	r3, #8
 800734a:	2100      	movs	r1, #0
 800734c:	4618      	mov	r0, r3
 800734e:	f000 fe57 	bl	8008000 <RCCEx_PLL2_Config>
 8007352:	4603      	mov	r3, r0
 8007354:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007358:	e015      	b.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800735a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800735e:	3328      	adds	r3, #40	@ 0x28
 8007360:	2102      	movs	r1, #2
 8007362:	4618      	mov	r0, r3
 8007364:	f000 fefe 	bl	8008164 <RCCEx_PLL3_Config>
 8007368:	4603      	mov	r3, r0
 800736a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800736e:	e00a      	b.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007376:	e006      	b.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007378:	bf00      	nop
 800737a:	e004      	b.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800737c:	bf00      	nop
 800737e:	e002      	b.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007380:	bf00      	nop
 8007382:	e000      	b.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007384:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007386:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800738a:	2b00      	cmp	r3, #0
 800738c:	d10e      	bne.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800738e:	4b06      	ldr	r3, [pc, #24]	@ (80073a8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007392:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007396:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800739a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800739e:	4a02      	ldr	r2, [pc, #8]	@ (80073a8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80073a0:	430b      	orrs	r3, r1
 80073a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80073a4:	e006      	b.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80073a6:	bf00      	nop
 80073a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80073b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073bc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80073c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80073c4:	2300      	movs	r3, #0
 80073c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80073ca:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80073ce:	460b      	mov	r3, r1
 80073d0:	4313      	orrs	r3, r2
 80073d2:	d055      	beq.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80073d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073d8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80073dc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80073e0:	d033      	beq.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80073e2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80073e6:	d82c      	bhi.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80073e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073ec:	d02f      	beq.n	800744e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80073ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073f2:	d826      	bhi.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80073f4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80073f8:	d02b      	beq.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80073fa:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80073fe:	d820      	bhi.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007400:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007404:	d012      	beq.n	800742c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007406:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800740a:	d81a      	bhi.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800740c:	2b00      	cmp	r3, #0
 800740e:	d022      	beq.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007410:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007414:	d115      	bne.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800741a:	3308      	adds	r3, #8
 800741c:	2100      	movs	r1, #0
 800741e:	4618      	mov	r0, r3
 8007420:	f000 fdee 	bl	8008000 <RCCEx_PLL2_Config>
 8007424:	4603      	mov	r3, r0
 8007426:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800742a:	e015      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800742c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007430:	3328      	adds	r3, #40	@ 0x28
 8007432:	2102      	movs	r1, #2
 8007434:	4618      	mov	r0, r3
 8007436:	f000 fe95 	bl	8008164 <RCCEx_PLL3_Config>
 800743a:	4603      	mov	r3, r0
 800743c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007440:	e00a      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007448:	e006      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800744a:	bf00      	nop
 800744c:	e004      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800744e:	bf00      	nop
 8007450:	e002      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007452:	bf00      	nop
 8007454:	e000      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007456:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007458:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800745c:	2b00      	cmp	r3, #0
 800745e:	d10b      	bne.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007460:	4ba1      	ldr	r3, [pc, #644]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007464:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800746c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007470:	4a9d      	ldr	r2, [pc, #628]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007472:	430b      	orrs	r3, r1
 8007474:	6593      	str	r3, [r2, #88]	@ 0x58
 8007476:	e003      	b.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007478:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800747c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007488:	f002 0308 	and.w	r3, r2, #8
 800748c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007490:	2300      	movs	r3, #0
 8007492:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007496:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800749a:	460b      	mov	r3, r1
 800749c:	4313      	orrs	r3, r2
 800749e:	d01e      	beq.n	80074de <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80074a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074ac:	d10c      	bne.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80074ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074b2:	3328      	adds	r3, #40	@ 0x28
 80074b4:	2102      	movs	r1, #2
 80074b6:	4618      	mov	r0, r3
 80074b8:	f000 fe54 	bl	8008164 <RCCEx_PLL3_Config>
 80074bc:	4603      	mov	r3, r0
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d002      	beq.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80074c8:	4b87      	ldr	r3, [pc, #540]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80074ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074cc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80074d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074d8:	4a83      	ldr	r2, [pc, #524]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80074da:	430b      	orrs	r3, r1
 80074dc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80074de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e6:	f002 0310 	and.w	r3, r2, #16
 80074ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80074ee:	2300      	movs	r3, #0
 80074f0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80074f4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80074f8:	460b      	mov	r3, r1
 80074fa:	4313      	orrs	r3, r2
 80074fc:	d01e      	beq.n	800753c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80074fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007502:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007506:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800750a:	d10c      	bne.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800750c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007510:	3328      	adds	r3, #40	@ 0x28
 8007512:	2102      	movs	r1, #2
 8007514:	4618      	mov	r0, r3
 8007516:	f000 fe25 	bl	8008164 <RCCEx_PLL3_Config>
 800751a:	4603      	mov	r3, r0
 800751c:	2b00      	cmp	r3, #0
 800751e:	d002      	beq.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007520:	2301      	movs	r3, #1
 8007522:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007526:	4b70      	ldr	r3, [pc, #448]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800752a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800752e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007532:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007536:	4a6c      	ldr	r2, [pc, #432]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007538:	430b      	orrs	r3, r1
 800753a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800753c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007544:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007548:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800754c:	2300      	movs	r3, #0
 800754e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007552:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007556:	460b      	mov	r3, r1
 8007558:	4313      	orrs	r3, r2
 800755a:	d03e      	beq.n	80075da <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800755c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007560:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007564:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007568:	d022      	beq.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800756a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800756e:	d81b      	bhi.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007570:	2b00      	cmp	r3, #0
 8007572:	d003      	beq.n	800757c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007574:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007578:	d00b      	beq.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800757a:	e015      	b.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800757c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007580:	3308      	adds	r3, #8
 8007582:	2100      	movs	r1, #0
 8007584:	4618      	mov	r0, r3
 8007586:	f000 fd3b 	bl	8008000 <RCCEx_PLL2_Config>
 800758a:	4603      	mov	r3, r0
 800758c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007590:	e00f      	b.n	80075b2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007596:	3328      	adds	r3, #40	@ 0x28
 8007598:	2102      	movs	r1, #2
 800759a:	4618      	mov	r0, r3
 800759c:	f000 fde2 	bl	8008164 <RCCEx_PLL3_Config>
 80075a0:	4603      	mov	r3, r0
 80075a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80075a6:	e004      	b.n	80075b2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80075ae:	e000      	b.n	80075b2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80075b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d10b      	bne.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80075ba:	4b4b      	ldr	r3, [pc, #300]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80075bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075be:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80075c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80075ca:	4a47      	ldr	r2, [pc, #284]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80075cc:	430b      	orrs	r3, r1
 80075ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80075d0:	e003      	b.n	80075da <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80075da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80075e6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80075e8:	2300      	movs	r3, #0
 80075ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80075ec:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80075f0:	460b      	mov	r3, r1
 80075f2:	4313      	orrs	r3, r2
 80075f4:	d03b      	beq.n	800766e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80075f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075fe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007602:	d01f      	beq.n	8007644 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007604:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007608:	d818      	bhi.n	800763c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800760a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800760e:	d003      	beq.n	8007618 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007610:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007614:	d007      	beq.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007616:	e011      	b.n	800763c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007618:	4b33      	ldr	r3, [pc, #204]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800761a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800761c:	4a32      	ldr	r2, [pc, #200]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800761e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007622:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007624:	e00f      	b.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800762a:	3328      	adds	r3, #40	@ 0x28
 800762c:	2101      	movs	r1, #1
 800762e:	4618      	mov	r0, r3
 8007630:	f000 fd98 	bl	8008164 <RCCEx_PLL3_Config>
 8007634:	4603      	mov	r3, r0
 8007636:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800763a:	e004      	b.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007642:	e000      	b.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007644:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007646:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800764a:	2b00      	cmp	r3, #0
 800764c:	d10b      	bne.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800764e:	4b26      	ldr	r3, [pc, #152]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007652:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800765a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800765e:	4a22      	ldr	r2, [pc, #136]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007660:	430b      	orrs	r3, r1
 8007662:	6553      	str	r3, [r2, #84]	@ 0x54
 8007664:	e003      	b.n	800766e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007666:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800766a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800766e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007676:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800767a:	673b      	str	r3, [r7, #112]	@ 0x70
 800767c:	2300      	movs	r3, #0
 800767e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007680:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007684:	460b      	mov	r3, r1
 8007686:	4313      	orrs	r3, r2
 8007688:	d034      	beq.n	80076f4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800768a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800768e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007690:	2b00      	cmp	r3, #0
 8007692:	d003      	beq.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007694:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007698:	d007      	beq.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800769a:	e011      	b.n	80076c0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800769c:	4b12      	ldr	r3, [pc, #72]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800769e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076a0:	4a11      	ldr	r2, [pc, #68]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80076a8:	e00e      	b.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80076aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ae:	3308      	adds	r3, #8
 80076b0:	2102      	movs	r1, #2
 80076b2:	4618      	mov	r0, r3
 80076b4:	f000 fca4 	bl	8008000 <RCCEx_PLL2_Config>
 80076b8:	4603      	mov	r3, r0
 80076ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80076be:	e003      	b.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80076c0:	2301      	movs	r3, #1
 80076c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80076c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d10d      	bne.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80076d0:	4b05      	ldr	r3, [pc, #20]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076d4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80076d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076de:	4a02      	ldr	r2, [pc, #8]	@ (80076e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076e0:	430b      	orrs	r3, r1
 80076e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80076e4:	e006      	b.n	80076f4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80076e6:	bf00      	nop
 80076e8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80076f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007700:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007702:	2300      	movs	r3, #0
 8007704:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007706:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800770a:	460b      	mov	r3, r1
 800770c:	4313      	orrs	r3, r2
 800770e:	d00c      	beq.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007714:	3328      	adds	r3, #40	@ 0x28
 8007716:	2102      	movs	r1, #2
 8007718:	4618      	mov	r0, r3
 800771a:	f000 fd23 	bl	8008164 <RCCEx_PLL3_Config>
 800771e:	4603      	mov	r3, r0
 8007720:	2b00      	cmp	r3, #0
 8007722:	d002      	beq.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800772a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800772e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007732:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007736:	663b      	str	r3, [r7, #96]	@ 0x60
 8007738:	2300      	movs	r3, #0
 800773a:	667b      	str	r3, [r7, #100]	@ 0x64
 800773c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007740:	460b      	mov	r3, r1
 8007742:	4313      	orrs	r3, r2
 8007744:	d038      	beq.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800774a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800774e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007752:	d018      	beq.n	8007786 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007754:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007758:	d811      	bhi.n	800777e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800775a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800775e:	d014      	beq.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007760:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007764:	d80b      	bhi.n	800777e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007766:	2b00      	cmp	r3, #0
 8007768:	d011      	beq.n	800778e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800776a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800776e:	d106      	bne.n	800777e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007770:	4bc3      	ldr	r3, [pc, #780]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007774:	4ac2      	ldr	r2, [pc, #776]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007776:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800777a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800777c:	e008      	b.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800777e:	2301      	movs	r3, #1
 8007780:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007784:	e004      	b.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007786:	bf00      	nop
 8007788:	e002      	b.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800778a:	bf00      	nop
 800778c:	e000      	b.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800778e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007790:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007794:	2b00      	cmp	r3, #0
 8007796:	d10b      	bne.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007798:	4bb9      	ldr	r3, [pc, #740]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800779a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800779c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80077a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077a8:	4ab5      	ldr	r2, [pc, #724]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80077aa:	430b      	orrs	r3, r1
 80077ac:	6553      	str	r3, [r2, #84]	@ 0x54
 80077ae:	e003      	b.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80077b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80077c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80077c6:	2300      	movs	r3, #0
 80077c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80077ca:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80077ce:	460b      	mov	r3, r1
 80077d0:	4313      	orrs	r3, r2
 80077d2:	d009      	beq.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80077d4:	4baa      	ldr	r3, [pc, #680]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80077d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077d8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80077dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077e2:	4aa7      	ldr	r2, [pc, #668]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80077e4:	430b      	orrs	r3, r1
 80077e6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80077e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80077f4:	653b      	str	r3, [r7, #80]	@ 0x50
 80077f6:	2300      	movs	r3, #0
 80077f8:	657b      	str	r3, [r7, #84]	@ 0x54
 80077fa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80077fe:	460b      	mov	r3, r1
 8007800:	4313      	orrs	r3, r2
 8007802:	d00a      	beq.n	800781a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007804:	4b9e      	ldr	r3, [pc, #632]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007806:	691b      	ldr	r3, [r3, #16]
 8007808:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800780c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007810:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007814:	4a9a      	ldr	r2, [pc, #616]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007816:	430b      	orrs	r3, r1
 8007818:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800781a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800781e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007822:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007826:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007828:	2300      	movs	r3, #0
 800782a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800782c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007830:	460b      	mov	r3, r1
 8007832:	4313      	orrs	r3, r2
 8007834:	d009      	beq.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007836:	4b92      	ldr	r3, [pc, #584]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007838:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800783a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800783e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007842:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007844:	4a8e      	ldr	r2, [pc, #568]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007846:	430b      	orrs	r3, r1
 8007848:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800784a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800784e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007852:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007856:	643b      	str	r3, [r7, #64]	@ 0x40
 8007858:	2300      	movs	r3, #0
 800785a:	647b      	str	r3, [r7, #68]	@ 0x44
 800785c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007860:	460b      	mov	r3, r1
 8007862:	4313      	orrs	r3, r2
 8007864:	d00e      	beq.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007866:	4b86      	ldr	r3, [pc, #536]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007868:	691b      	ldr	r3, [r3, #16]
 800786a:	4a85      	ldr	r2, [pc, #532]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800786c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007870:	6113      	str	r3, [r2, #16]
 8007872:	4b83      	ldr	r3, [pc, #524]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007874:	6919      	ldr	r1, [r3, #16]
 8007876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800787a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800787e:	4a80      	ldr	r2, [pc, #512]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007880:	430b      	orrs	r3, r1
 8007882:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007890:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007892:	2300      	movs	r3, #0
 8007894:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007896:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800789a:	460b      	mov	r3, r1
 800789c:	4313      	orrs	r3, r2
 800789e:	d009      	beq.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80078a0:	4b77      	ldr	r3, [pc, #476]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078a4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80078a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078ae:	4a74      	ldr	r2, [pc, #464]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078b0:	430b      	orrs	r3, r1
 80078b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80078b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078bc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80078c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80078c2:	2300      	movs	r3, #0
 80078c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80078c6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80078ca:	460b      	mov	r3, r1
 80078cc:	4313      	orrs	r3, r2
 80078ce:	d00a      	beq.n	80078e6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80078d0:	4b6b      	ldr	r3, [pc, #428]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078d4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80078d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078e0:	4a67      	ldr	r2, [pc, #412]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078e2:	430b      	orrs	r3, r1
 80078e4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80078e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ee:	2100      	movs	r1, #0
 80078f0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80078f2:	f003 0301 	and.w	r3, r3, #1
 80078f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80078f8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80078fc:	460b      	mov	r3, r1
 80078fe:	4313      	orrs	r3, r2
 8007900:	d011      	beq.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007906:	3308      	adds	r3, #8
 8007908:	2100      	movs	r1, #0
 800790a:	4618      	mov	r0, r3
 800790c:	f000 fb78 	bl	8008000 <RCCEx_PLL2_Config>
 8007910:	4603      	mov	r3, r0
 8007912:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007916:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800791a:	2b00      	cmp	r3, #0
 800791c:	d003      	beq.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800791e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007922:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800792a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800792e:	2100      	movs	r1, #0
 8007930:	6239      	str	r1, [r7, #32]
 8007932:	f003 0302 	and.w	r3, r3, #2
 8007936:	627b      	str	r3, [r7, #36]	@ 0x24
 8007938:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800793c:	460b      	mov	r3, r1
 800793e:	4313      	orrs	r3, r2
 8007940:	d011      	beq.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007946:	3308      	adds	r3, #8
 8007948:	2101      	movs	r1, #1
 800794a:	4618      	mov	r0, r3
 800794c:	f000 fb58 	bl	8008000 <RCCEx_PLL2_Config>
 8007950:	4603      	mov	r3, r0
 8007952:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007956:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800795a:	2b00      	cmp	r3, #0
 800795c:	d003      	beq.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800795e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007962:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800796a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796e:	2100      	movs	r1, #0
 8007970:	61b9      	str	r1, [r7, #24]
 8007972:	f003 0304 	and.w	r3, r3, #4
 8007976:	61fb      	str	r3, [r7, #28]
 8007978:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800797c:	460b      	mov	r3, r1
 800797e:	4313      	orrs	r3, r2
 8007980:	d011      	beq.n	80079a6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007986:	3308      	adds	r3, #8
 8007988:	2102      	movs	r1, #2
 800798a:	4618      	mov	r0, r3
 800798c:	f000 fb38 	bl	8008000 <RCCEx_PLL2_Config>
 8007990:	4603      	mov	r3, r0
 8007992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007996:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800799a:	2b00      	cmp	r3, #0
 800799c:	d003      	beq.n	80079a6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800799e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80079a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ae:	2100      	movs	r1, #0
 80079b0:	6139      	str	r1, [r7, #16]
 80079b2:	f003 0308 	and.w	r3, r3, #8
 80079b6:	617b      	str	r3, [r7, #20]
 80079b8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80079bc:	460b      	mov	r3, r1
 80079be:	4313      	orrs	r3, r2
 80079c0:	d011      	beq.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80079c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079c6:	3328      	adds	r3, #40	@ 0x28
 80079c8:	2100      	movs	r1, #0
 80079ca:	4618      	mov	r0, r3
 80079cc:	f000 fbca 	bl	8008164 <RCCEx_PLL3_Config>
 80079d0:	4603      	mov	r3, r0
 80079d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80079d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d003      	beq.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80079e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ee:	2100      	movs	r1, #0
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	f003 0310 	and.w	r3, r3, #16
 80079f6:	60fb      	str	r3, [r7, #12]
 80079f8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80079fc:	460b      	mov	r3, r1
 80079fe:	4313      	orrs	r3, r2
 8007a00:	d011      	beq.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a06:	3328      	adds	r3, #40	@ 0x28
 8007a08:	2101      	movs	r1, #1
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f000 fbaa 	bl	8008164 <RCCEx_PLL3_Config>
 8007a10:	4603      	mov	r3, r0
 8007a12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007a16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d003      	beq.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2e:	2100      	movs	r1, #0
 8007a30:	6039      	str	r1, [r7, #0]
 8007a32:	f003 0320 	and.w	r3, r3, #32
 8007a36:	607b      	str	r3, [r7, #4]
 8007a38:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007a3c:	460b      	mov	r3, r1
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	d011      	beq.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a46:	3328      	adds	r3, #40	@ 0x28
 8007a48:	2102      	movs	r1, #2
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	f000 fb8a 	bl	8008164 <RCCEx_PLL3_Config>
 8007a50:	4603      	mov	r3, r0
 8007a52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007a56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d003      	beq.n	8007a66 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8007a66:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d101      	bne.n	8007a72 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	e000      	b.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007a72:	2301      	movs	r3, #1
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a80:	58024400 	.word	0x58024400

08007a84 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007a88:	f7fe fd96 	bl	80065b8 <HAL_RCC_GetHCLKFreq>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	4b06      	ldr	r3, [pc, #24]	@ (8007aa8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007a90:	6a1b      	ldr	r3, [r3, #32]
 8007a92:	091b      	lsrs	r3, r3, #4
 8007a94:	f003 0307 	and.w	r3, r3, #7
 8007a98:	4904      	ldr	r1, [pc, #16]	@ (8007aac <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007a9a:	5ccb      	ldrb	r3, [r1, r3]
 8007a9c:	f003 031f 	and.w	r3, r3, #31
 8007aa0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	bd80      	pop	{r7, pc}
 8007aa8:	58024400 	.word	0x58024400
 8007aac:	08010a40 	.word	0x08010a40

08007ab0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b089      	sub	sp, #36	@ 0x24
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007ab8:	4ba1      	ldr	r3, [pc, #644]	@ (8007d40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007abc:	f003 0303 	and.w	r3, r3, #3
 8007ac0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007ac2:	4b9f      	ldr	r3, [pc, #636]	@ (8007d40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ac6:	0b1b      	lsrs	r3, r3, #12
 8007ac8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007acc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007ace:	4b9c      	ldr	r3, [pc, #624]	@ (8007d40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ad2:	091b      	lsrs	r3, r3, #4
 8007ad4:	f003 0301 	and.w	r3, r3, #1
 8007ad8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007ada:	4b99      	ldr	r3, [pc, #612]	@ (8007d40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ade:	08db      	lsrs	r3, r3, #3
 8007ae0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007ae4:	693a      	ldr	r2, [r7, #16]
 8007ae6:	fb02 f303 	mul.w	r3, r2, r3
 8007aea:	ee07 3a90 	vmov	s15, r3
 8007aee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007af2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	f000 8111 	beq.w	8007d20 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007afe:	69bb      	ldr	r3, [r7, #24]
 8007b00:	2b02      	cmp	r3, #2
 8007b02:	f000 8083 	beq.w	8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007b06:	69bb      	ldr	r3, [r7, #24]
 8007b08:	2b02      	cmp	r3, #2
 8007b0a:	f200 80a1 	bhi.w	8007c50 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007b0e:	69bb      	ldr	r3, [r7, #24]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d003      	beq.n	8007b1c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007b14:	69bb      	ldr	r3, [r7, #24]
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d056      	beq.n	8007bc8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007b1a:	e099      	b.n	8007c50 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b1c:	4b88      	ldr	r3, [pc, #544]	@ (8007d40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f003 0320 	and.w	r3, r3, #32
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d02d      	beq.n	8007b84 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b28:	4b85      	ldr	r3, [pc, #532]	@ (8007d40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	08db      	lsrs	r3, r3, #3
 8007b2e:	f003 0303 	and.w	r3, r3, #3
 8007b32:	4a84      	ldr	r2, [pc, #528]	@ (8007d44 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007b34:	fa22 f303 	lsr.w	r3, r2, r3
 8007b38:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	ee07 3a90 	vmov	s15, r3
 8007b40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	ee07 3a90 	vmov	s15, r3
 8007b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b52:	4b7b      	ldr	r3, [pc, #492]	@ (8007d40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b5a:	ee07 3a90 	vmov	s15, r3
 8007b5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b62:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b66:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007d48 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007b6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b7e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007b82:	e087      	b.n	8007c94 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	ee07 3a90 	vmov	s15, r3
 8007b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b8e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007d4c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007b92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b96:	4b6a      	ldr	r3, [pc, #424]	@ (8007d40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b9e:	ee07 3a90 	vmov	s15, r3
 8007ba2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ba6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007baa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007d48 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007bae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007bc6:	e065      	b.n	8007c94 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	ee07 3a90 	vmov	s15, r3
 8007bce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bd2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007d50 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007bd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bda:	4b59      	ldr	r3, [pc, #356]	@ (8007d40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007be2:	ee07 3a90 	vmov	s15, r3
 8007be6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bea:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bee:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007d48 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007bf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bfa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c0a:	e043      	b.n	8007c94 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	ee07 3a90 	vmov	s15, r3
 8007c12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c16:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007d54 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007c1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c1e:	4b48      	ldr	r3, [pc, #288]	@ (8007d40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c26:	ee07 3a90 	vmov	s15, r3
 8007c2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c32:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007d48 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007c36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c4e:	e021      	b.n	8007c94 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	ee07 3a90 	vmov	s15, r3
 8007c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c5a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007d50 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007c5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c62:	4b37      	ldr	r3, [pc, #220]	@ (8007d40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c6a:	ee07 3a90 	vmov	s15, r3
 8007c6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c72:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c76:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007d48 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007c7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c8e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c92:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007c94:	4b2a      	ldr	r3, [pc, #168]	@ (8007d40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c98:	0a5b      	lsrs	r3, r3, #9
 8007c9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c9e:	ee07 3a90 	vmov	s15, r3
 8007ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ca6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007caa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007cae:	edd7 6a07 	vldr	s13, [r7, #28]
 8007cb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007cb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cba:	ee17 2a90 	vmov	r2, s15
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007cc2:	4b1f      	ldr	r3, [pc, #124]	@ (8007d40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cc6:	0c1b      	lsrs	r3, r3, #16
 8007cc8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ccc:	ee07 3a90 	vmov	s15, r3
 8007cd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cd4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007cd8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007cdc:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ce0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ce4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ce8:	ee17 2a90 	vmov	r2, s15
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007cf0:	4b13      	ldr	r3, [pc, #76]	@ (8007d40 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf4:	0e1b      	lsrs	r3, r3, #24
 8007cf6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cfa:	ee07 3a90 	vmov	s15, r3
 8007cfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d06:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d0a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d16:	ee17 2a90 	vmov	r2, s15
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007d1e:	e008      	b.n	8007d32 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2200      	movs	r2, #0
 8007d24:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	609a      	str	r2, [r3, #8]
}
 8007d32:	bf00      	nop
 8007d34:	3724      	adds	r7, #36	@ 0x24
 8007d36:	46bd      	mov	sp, r7
 8007d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3c:	4770      	bx	lr
 8007d3e:	bf00      	nop
 8007d40:	58024400 	.word	0x58024400
 8007d44:	03d09000 	.word	0x03d09000
 8007d48:	46000000 	.word	0x46000000
 8007d4c:	4c742400 	.word	0x4c742400
 8007d50:	4a742400 	.word	0x4a742400
 8007d54:	4bbebc20 	.word	0x4bbebc20

08007d58 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b089      	sub	sp, #36	@ 0x24
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007d60:	4ba1      	ldr	r3, [pc, #644]	@ (8007fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d64:	f003 0303 	and.w	r3, r3, #3
 8007d68:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007d6a:	4b9f      	ldr	r3, [pc, #636]	@ (8007fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d6e:	0d1b      	lsrs	r3, r3, #20
 8007d70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d74:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007d76:	4b9c      	ldr	r3, [pc, #624]	@ (8007fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d7a:	0a1b      	lsrs	r3, r3, #8
 8007d7c:	f003 0301 	and.w	r3, r3, #1
 8007d80:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007d82:	4b99      	ldr	r3, [pc, #612]	@ (8007fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d86:	08db      	lsrs	r3, r3, #3
 8007d88:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007d8c:	693a      	ldr	r2, [r7, #16]
 8007d8e:	fb02 f303 	mul.w	r3, r2, r3
 8007d92:	ee07 3a90 	vmov	s15, r3
 8007d96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d9a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	f000 8111 	beq.w	8007fc8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007da6:	69bb      	ldr	r3, [r7, #24]
 8007da8:	2b02      	cmp	r3, #2
 8007daa:	f000 8083 	beq.w	8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007dae:	69bb      	ldr	r3, [r7, #24]
 8007db0:	2b02      	cmp	r3, #2
 8007db2:	f200 80a1 	bhi.w	8007ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007db6:	69bb      	ldr	r3, [r7, #24]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d003      	beq.n	8007dc4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007dbc:	69bb      	ldr	r3, [r7, #24]
 8007dbe:	2b01      	cmp	r3, #1
 8007dc0:	d056      	beq.n	8007e70 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007dc2:	e099      	b.n	8007ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007dc4:	4b88      	ldr	r3, [pc, #544]	@ (8007fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f003 0320 	and.w	r3, r3, #32
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d02d      	beq.n	8007e2c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007dd0:	4b85      	ldr	r3, [pc, #532]	@ (8007fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	08db      	lsrs	r3, r3, #3
 8007dd6:	f003 0303 	and.w	r3, r3, #3
 8007dda:	4a84      	ldr	r2, [pc, #528]	@ (8007fec <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007ddc:	fa22 f303 	lsr.w	r3, r2, r3
 8007de0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	ee07 3a90 	vmov	s15, r3
 8007de8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	ee07 3a90 	vmov	s15, r3
 8007df2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007df6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dfa:	4b7b      	ldr	r3, [pc, #492]	@ (8007fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e02:	ee07 3a90 	vmov	s15, r3
 8007e06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e0a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e0e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007ff0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007e12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e26:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007e2a:	e087      	b.n	8007f3c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	ee07 3a90 	vmov	s15, r3
 8007e32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e36:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007e3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e3e:	4b6a      	ldr	r3, [pc, #424]	@ (8007fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e46:	ee07 3a90 	vmov	s15, r3
 8007e4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e4e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e52:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007ff0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007e56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e6a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e6e:	e065      	b.n	8007f3c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	ee07 3a90 	vmov	s15, r3
 8007e76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e7a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007e7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e82:	4b59      	ldr	r3, [pc, #356]	@ (8007fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e8a:	ee07 3a90 	vmov	s15, r3
 8007e8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e92:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e96:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007ff0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007e9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ea2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ea6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007eaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007eae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007eb2:	e043      	b.n	8007f3c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	ee07 3a90 	vmov	s15, r3
 8007eba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ebe:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007ffc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007ec2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ec6:	4b48      	ldr	r3, [pc, #288]	@ (8007fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ece:	ee07 3a90 	vmov	s15, r3
 8007ed2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ed6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007eda:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007ff0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ede:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ee2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ee6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007eea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007eee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ef2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007ef6:	e021      	b.n	8007f3c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	ee07 3a90 	vmov	s15, r3
 8007efe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f02:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007f06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f0a:	4b37      	ldr	r3, [pc, #220]	@ (8007fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f12:	ee07 3a90 	vmov	s15, r3
 8007f16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f1e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007ff0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007f22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f3a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007f3c:	4b2a      	ldr	r3, [pc, #168]	@ (8007fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f40:	0a5b      	lsrs	r3, r3, #9
 8007f42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f46:	ee07 3a90 	vmov	s15, r3
 8007f4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007f52:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f56:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f62:	ee17 2a90 	vmov	r2, s15
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007f6a:	4b1f      	ldr	r3, [pc, #124]	@ (8007fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f6e:	0c1b      	lsrs	r3, r3, #16
 8007f70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f74:	ee07 3a90 	vmov	s15, r3
 8007f78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f7c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007f80:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f84:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f90:	ee17 2a90 	vmov	r2, s15
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007f98:	4b13      	ldr	r3, [pc, #76]	@ (8007fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f9c:	0e1b      	lsrs	r3, r3, #24
 8007f9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007fa2:	ee07 3a90 	vmov	s15, r3
 8007fa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007faa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007fae:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007fb2:	edd7 6a07 	vldr	s13, [r7, #28]
 8007fb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fbe:	ee17 2a90 	vmov	r2, s15
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007fc6:	e008      	b.n	8007fda <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	609a      	str	r2, [r3, #8]
}
 8007fda:	bf00      	nop
 8007fdc:	3724      	adds	r7, #36	@ 0x24
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe4:	4770      	bx	lr
 8007fe6:	bf00      	nop
 8007fe8:	58024400 	.word	0x58024400
 8007fec:	03d09000 	.word	0x03d09000
 8007ff0:	46000000 	.word	0x46000000
 8007ff4:	4c742400 	.word	0x4c742400
 8007ff8:	4a742400 	.word	0x4a742400
 8007ffc:	4bbebc20 	.word	0x4bbebc20

08008000 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b084      	sub	sp, #16
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
 8008008:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800800a:	2300      	movs	r3, #0
 800800c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800800e:	4b53      	ldr	r3, [pc, #332]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 8008010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008012:	f003 0303 	and.w	r3, r3, #3
 8008016:	2b03      	cmp	r3, #3
 8008018:	d101      	bne.n	800801e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800801a:	2301      	movs	r3, #1
 800801c:	e099      	b.n	8008152 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800801e:	4b4f      	ldr	r3, [pc, #316]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a4e      	ldr	r2, [pc, #312]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 8008024:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008028:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800802a:	f7fa fe9b 	bl	8002d64 <HAL_GetTick>
 800802e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008030:	e008      	b.n	8008044 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008032:	f7fa fe97 	bl	8002d64 <HAL_GetTick>
 8008036:	4602      	mov	r2, r0
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	1ad3      	subs	r3, r2, r3
 800803c:	2b02      	cmp	r3, #2
 800803e:	d901      	bls.n	8008044 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008040:	2303      	movs	r3, #3
 8008042:	e086      	b.n	8008152 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008044:	4b45      	ldr	r3, [pc, #276]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800804c:	2b00      	cmp	r3, #0
 800804e:	d1f0      	bne.n	8008032 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008050:	4b42      	ldr	r3, [pc, #264]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 8008052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008054:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	031b      	lsls	r3, r3, #12
 800805e:	493f      	ldr	r1, [pc, #252]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 8008060:	4313      	orrs	r3, r2
 8008062:	628b      	str	r3, [r1, #40]	@ 0x28
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	3b01      	subs	r3, #1
 800806a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	3b01      	subs	r3, #1
 8008074:	025b      	lsls	r3, r3, #9
 8008076:	b29b      	uxth	r3, r3
 8008078:	431a      	orrs	r2, r3
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	3b01      	subs	r3, #1
 8008080:	041b      	lsls	r3, r3, #16
 8008082:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008086:	431a      	orrs	r2, r3
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	691b      	ldr	r3, [r3, #16]
 800808c:	3b01      	subs	r3, #1
 800808e:	061b      	lsls	r3, r3, #24
 8008090:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008094:	4931      	ldr	r1, [pc, #196]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 8008096:	4313      	orrs	r3, r2
 8008098:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800809a:	4b30      	ldr	r3, [pc, #192]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 800809c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800809e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	695b      	ldr	r3, [r3, #20]
 80080a6:	492d      	ldr	r1, [pc, #180]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 80080a8:	4313      	orrs	r3, r2
 80080aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80080ac:	4b2b      	ldr	r3, [pc, #172]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 80080ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080b0:	f023 0220 	bic.w	r2, r3, #32
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	699b      	ldr	r3, [r3, #24]
 80080b8:	4928      	ldr	r1, [pc, #160]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 80080ba:	4313      	orrs	r3, r2
 80080bc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80080be:	4b27      	ldr	r3, [pc, #156]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 80080c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080c2:	4a26      	ldr	r2, [pc, #152]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 80080c4:	f023 0310 	bic.w	r3, r3, #16
 80080c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80080ca:	4b24      	ldr	r3, [pc, #144]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 80080cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080ce:	4b24      	ldr	r3, [pc, #144]	@ (8008160 <RCCEx_PLL2_Config+0x160>)
 80080d0:	4013      	ands	r3, r2
 80080d2:	687a      	ldr	r2, [r7, #4]
 80080d4:	69d2      	ldr	r2, [r2, #28]
 80080d6:	00d2      	lsls	r2, r2, #3
 80080d8:	4920      	ldr	r1, [pc, #128]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 80080da:	4313      	orrs	r3, r2
 80080dc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80080de:	4b1f      	ldr	r3, [pc, #124]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 80080e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e2:	4a1e      	ldr	r2, [pc, #120]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 80080e4:	f043 0310 	orr.w	r3, r3, #16
 80080e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d106      	bne.n	80080fe <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80080f0:	4b1a      	ldr	r3, [pc, #104]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 80080f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080f4:	4a19      	ldr	r2, [pc, #100]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 80080f6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80080fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80080fc:	e00f      	b.n	800811e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	2b01      	cmp	r3, #1
 8008102:	d106      	bne.n	8008112 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008104:	4b15      	ldr	r3, [pc, #84]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 8008106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008108:	4a14      	ldr	r2, [pc, #80]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 800810a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800810e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008110:	e005      	b.n	800811e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008112:	4b12      	ldr	r3, [pc, #72]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 8008114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008116:	4a11      	ldr	r2, [pc, #68]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 8008118:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800811c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800811e:	4b0f      	ldr	r3, [pc, #60]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a0e      	ldr	r2, [pc, #56]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 8008124:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008128:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800812a:	f7fa fe1b 	bl	8002d64 <HAL_GetTick>
 800812e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008130:	e008      	b.n	8008144 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008132:	f7fa fe17 	bl	8002d64 <HAL_GetTick>
 8008136:	4602      	mov	r2, r0
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	1ad3      	subs	r3, r2, r3
 800813c:	2b02      	cmp	r3, #2
 800813e:	d901      	bls.n	8008144 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008140:	2303      	movs	r3, #3
 8008142:	e006      	b.n	8008152 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008144:	4b05      	ldr	r3, [pc, #20]	@ (800815c <RCCEx_PLL2_Config+0x15c>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800814c:	2b00      	cmp	r3, #0
 800814e:	d0f0      	beq.n	8008132 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008150:	7bfb      	ldrb	r3, [r7, #15]
}
 8008152:	4618      	mov	r0, r3
 8008154:	3710      	adds	r7, #16
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	58024400 	.word	0x58024400
 8008160:	ffff0007 	.word	0xffff0007

08008164 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b084      	sub	sp, #16
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
 800816c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800816e:	2300      	movs	r3, #0
 8008170:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008172:	4b53      	ldr	r3, [pc, #332]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 8008174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008176:	f003 0303 	and.w	r3, r3, #3
 800817a:	2b03      	cmp	r3, #3
 800817c:	d101      	bne.n	8008182 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800817e:	2301      	movs	r3, #1
 8008180:	e099      	b.n	80082b6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008182:	4b4f      	ldr	r3, [pc, #316]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a4e      	ldr	r2, [pc, #312]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 8008188:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800818c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800818e:	f7fa fde9 	bl	8002d64 <HAL_GetTick>
 8008192:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008194:	e008      	b.n	80081a8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008196:	f7fa fde5 	bl	8002d64 <HAL_GetTick>
 800819a:	4602      	mov	r2, r0
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	1ad3      	subs	r3, r2, r3
 80081a0:	2b02      	cmp	r3, #2
 80081a2:	d901      	bls.n	80081a8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80081a4:	2303      	movs	r3, #3
 80081a6:	e086      	b.n	80082b6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80081a8:	4b45      	ldr	r3, [pc, #276]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d1f0      	bne.n	8008196 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80081b4:	4b42      	ldr	r3, [pc, #264]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 80081b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081b8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	051b      	lsls	r3, r3, #20
 80081c2:	493f      	ldr	r1, [pc, #252]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 80081c4:	4313      	orrs	r3, r2
 80081c6:	628b      	str	r3, [r1, #40]	@ 0x28
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	3b01      	subs	r3, #1
 80081ce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	689b      	ldr	r3, [r3, #8]
 80081d6:	3b01      	subs	r3, #1
 80081d8:	025b      	lsls	r3, r3, #9
 80081da:	b29b      	uxth	r3, r3
 80081dc:	431a      	orrs	r2, r3
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	68db      	ldr	r3, [r3, #12]
 80081e2:	3b01      	subs	r3, #1
 80081e4:	041b      	lsls	r3, r3, #16
 80081e6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80081ea:	431a      	orrs	r2, r3
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	691b      	ldr	r3, [r3, #16]
 80081f0:	3b01      	subs	r3, #1
 80081f2:	061b      	lsls	r3, r3, #24
 80081f4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80081f8:	4931      	ldr	r1, [pc, #196]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 80081fa:	4313      	orrs	r3, r2
 80081fc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80081fe:	4b30      	ldr	r3, [pc, #192]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 8008200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008202:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	695b      	ldr	r3, [r3, #20]
 800820a:	492d      	ldr	r1, [pc, #180]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 800820c:	4313      	orrs	r3, r2
 800820e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008210:	4b2b      	ldr	r3, [pc, #172]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 8008212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008214:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	699b      	ldr	r3, [r3, #24]
 800821c:	4928      	ldr	r1, [pc, #160]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 800821e:	4313      	orrs	r3, r2
 8008220:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008222:	4b27      	ldr	r3, [pc, #156]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 8008224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008226:	4a26      	ldr	r2, [pc, #152]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 8008228:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800822c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800822e:	4b24      	ldr	r3, [pc, #144]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 8008230:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008232:	4b24      	ldr	r3, [pc, #144]	@ (80082c4 <RCCEx_PLL3_Config+0x160>)
 8008234:	4013      	ands	r3, r2
 8008236:	687a      	ldr	r2, [r7, #4]
 8008238:	69d2      	ldr	r2, [r2, #28]
 800823a:	00d2      	lsls	r2, r2, #3
 800823c:	4920      	ldr	r1, [pc, #128]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 800823e:	4313      	orrs	r3, r2
 8008240:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008242:	4b1f      	ldr	r3, [pc, #124]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 8008244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008246:	4a1e      	ldr	r2, [pc, #120]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 8008248:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800824c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d106      	bne.n	8008262 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008254:	4b1a      	ldr	r3, [pc, #104]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 8008256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008258:	4a19      	ldr	r2, [pc, #100]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 800825a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800825e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008260:	e00f      	b.n	8008282 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	2b01      	cmp	r3, #1
 8008266:	d106      	bne.n	8008276 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008268:	4b15      	ldr	r3, [pc, #84]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 800826a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800826c:	4a14      	ldr	r2, [pc, #80]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 800826e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008272:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008274:	e005      	b.n	8008282 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008276:	4b12      	ldr	r3, [pc, #72]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 8008278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800827a:	4a11      	ldr	r2, [pc, #68]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 800827c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008280:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008282:	4b0f      	ldr	r3, [pc, #60]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a0e      	ldr	r2, [pc, #56]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 8008288:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800828c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800828e:	f7fa fd69 	bl	8002d64 <HAL_GetTick>
 8008292:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008294:	e008      	b.n	80082a8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008296:	f7fa fd65 	bl	8002d64 <HAL_GetTick>
 800829a:	4602      	mov	r2, r0
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	1ad3      	subs	r3, r2, r3
 80082a0:	2b02      	cmp	r3, #2
 80082a2:	d901      	bls.n	80082a8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80082a4:	2303      	movs	r3, #3
 80082a6:	e006      	b.n	80082b6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80082a8:	4b05      	ldr	r3, [pc, #20]	@ (80082c0 <RCCEx_PLL3_Config+0x15c>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d0f0      	beq.n	8008296 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80082b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3710      	adds	r7, #16
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
 80082be:	bf00      	nop
 80082c0:	58024400 	.word	0x58024400
 80082c4:	ffff0007 	.word	0xffff0007

080082c8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b084      	sub	sp, #16
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d101      	bne.n	80082da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80082d6:	2301      	movs	r3, #1
 80082d8:	e10f      	b.n	80084fa <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2200      	movs	r2, #0
 80082de:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	4a87      	ldr	r2, [pc, #540]	@ (8008504 <HAL_SPI_Init+0x23c>)
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d00f      	beq.n	800830a <HAL_SPI_Init+0x42>
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a86      	ldr	r2, [pc, #536]	@ (8008508 <HAL_SPI_Init+0x240>)
 80082f0:	4293      	cmp	r3, r2
 80082f2:	d00a      	beq.n	800830a <HAL_SPI_Init+0x42>
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a84      	ldr	r2, [pc, #528]	@ (800850c <HAL_SPI_Init+0x244>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d005      	beq.n	800830a <HAL_SPI_Init+0x42>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	68db      	ldr	r3, [r3, #12]
 8008302:	2b0f      	cmp	r3, #15
 8008304:	d901      	bls.n	800830a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	e0f7      	b.n	80084fa <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f000 fe2e 	bl	8008f6c <SPI_GetPacketSize>
 8008310:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a7b      	ldr	r2, [pc, #492]	@ (8008504 <HAL_SPI_Init+0x23c>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d00c      	beq.n	8008336 <HAL_SPI_Init+0x6e>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a79      	ldr	r2, [pc, #484]	@ (8008508 <HAL_SPI_Init+0x240>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d007      	beq.n	8008336 <HAL_SPI_Init+0x6e>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a78      	ldr	r2, [pc, #480]	@ (800850c <HAL_SPI_Init+0x244>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d002      	beq.n	8008336 <HAL_SPI_Init+0x6e>
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2b08      	cmp	r3, #8
 8008334:	d811      	bhi.n	800835a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800833a:	4a72      	ldr	r2, [pc, #456]	@ (8008504 <HAL_SPI_Init+0x23c>)
 800833c:	4293      	cmp	r3, r2
 800833e:	d009      	beq.n	8008354 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a70      	ldr	r2, [pc, #448]	@ (8008508 <HAL_SPI_Init+0x240>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d004      	beq.n	8008354 <HAL_SPI_Init+0x8c>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4a6f      	ldr	r2, [pc, #444]	@ (800850c <HAL_SPI_Init+0x244>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d104      	bne.n	800835e <HAL_SPI_Init+0x96>
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2b10      	cmp	r3, #16
 8008358:	d901      	bls.n	800835e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800835a:	2301      	movs	r3, #1
 800835c:	e0cd      	b.n	80084fa <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008364:	b2db      	uxtb	r3, r3
 8008366:	2b00      	cmp	r3, #0
 8008368:	d106      	bne.n	8008378 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f7fa f8ba 	bl	80024ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2202      	movs	r2, #2
 800837c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	681a      	ldr	r2, [r3, #0]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f022 0201 	bic.w	r2, r2, #1
 800838e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	689b      	ldr	r3, [r3, #8]
 8008396:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800839a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	699b      	ldr	r3, [r3, #24]
 80083a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80083a4:	d119      	bne.n	80083da <HAL_SPI_Init+0x112>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80083ae:	d103      	bne.n	80083b8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d008      	beq.n	80083ca <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d10c      	bne.n	80083da <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80083c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083c8:	d107      	bne.n	80083da <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	681a      	ldr	r2, [r3, #0]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80083d8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d00f      	beq.n	8008406 <HAL_SPI_Init+0x13e>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	68db      	ldr	r3, [r3, #12]
 80083ea:	2b06      	cmp	r3, #6
 80083ec:	d90b      	bls.n	8008406 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	430a      	orrs	r2, r1
 8008402:	601a      	str	r2, [r3, #0]
 8008404:	e007      	b.n	8008416 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	681a      	ldr	r2, [r3, #0]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008414:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	69da      	ldr	r2, [r3, #28]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800841e:	431a      	orrs	r2, r3
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	431a      	orrs	r2, r3
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008428:	ea42 0103 	orr.w	r1, r2, r3
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	68da      	ldr	r2, [r3, #12]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	430a      	orrs	r2, r1
 8008436:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008440:	431a      	orrs	r2, r3
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008446:	431a      	orrs	r2, r3
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	699b      	ldr	r3, [r3, #24]
 800844c:	431a      	orrs	r2, r3
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	691b      	ldr	r3, [r3, #16]
 8008452:	431a      	orrs	r2, r3
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	695b      	ldr	r3, [r3, #20]
 8008458:	431a      	orrs	r2, r3
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6a1b      	ldr	r3, [r3, #32]
 800845e:	431a      	orrs	r2, r3
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	431a      	orrs	r2, r3
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800846a:	431a      	orrs	r2, r3
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	689b      	ldr	r3, [r3, #8]
 8008470:	431a      	orrs	r2, r3
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008476:	ea42 0103 	orr.w	r1, r2, r3
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	430a      	orrs	r2, r1
 8008484:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d113      	bne.n	80084b6 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	689b      	ldr	r3, [r3, #8]
 8008494:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084a0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	689b      	ldr	r3, [r3, #8]
 80084a8:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80084b4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f022 0201 	bic.w	r2, r2, #1
 80084c4:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	685b      	ldr	r3, [r3, #4]
 80084ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d00a      	beq.n	80084e8 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	68db      	ldr	r3, [r3, #12]
 80084d8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	430a      	orrs	r2, r1
 80084e6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2200      	movs	r2, #0
 80084ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2201      	movs	r2, #1
 80084f4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80084f8:	2300      	movs	r3, #0
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	3710      	adds	r7, #16
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}
 8008502:	bf00      	nop
 8008504:	40013000 	.word	0x40013000
 8008508:	40003800 	.word	0x40003800
 800850c:	40003c00 	.word	0x40003c00

08008510 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b088      	sub	sp, #32
 8008514:	af02      	add	r7, sp, #8
 8008516:	60f8      	str	r0, [r7, #12]
 8008518:	60b9      	str	r1, [r7, #8]
 800851a:	603b      	str	r3, [r7, #0]
 800851c:	4613      	mov	r3, r2
 800851e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	3320      	adds	r3, #32
 8008526:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008528:	f7fa fc1c 	bl	8002d64 <HAL_GetTick>
 800852c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008534:	b2db      	uxtb	r3, r3
 8008536:	2b01      	cmp	r3, #1
 8008538:	d001      	beq.n	800853e <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800853a:	2302      	movs	r3, #2
 800853c:	e1d1      	b.n	80088e2 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d002      	beq.n	800854a <HAL_SPI_Transmit+0x3a>
 8008544:	88fb      	ldrh	r3, [r7, #6]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d101      	bne.n	800854e <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800854a:	2301      	movs	r3, #1
 800854c:	e1c9      	b.n	80088e2 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008554:	2b01      	cmp	r3, #1
 8008556:	d101      	bne.n	800855c <HAL_SPI_Transmit+0x4c>
 8008558:	2302      	movs	r3, #2
 800855a:	e1c2      	b.n	80088e2 <HAL_SPI_Transmit+0x3d2>
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2201      	movs	r2, #1
 8008560:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2203      	movs	r2, #3
 8008568:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2200      	movs	r2, #0
 8008570:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	68ba      	ldr	r2, [r7, #8]
 8008578:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	88fa      	ldrh	r2, [r7, #6]
 800857e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	88fa      	ldrh	r2, [r7, #6]
 8008586:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2200      	movs	r2, #0
 800858e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2200      	movs	r2, #0
 8008594:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2200      	movs	r2, #0
 800859c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2200      	movs	r2, #0
 80085a4:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	2200      	movs	r2, #0
 80085aa:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	689b      	ldr	r3, [r3, #8]
 80085b0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80085b4:	d108      	bne.n	80085c8 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	681a      	ldr	r2, [r3, #0]
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80085c4:	601a      	str	r2, [r3, #0]
 80085c6:	e009      	b.n	80085dc <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	68db      	ldr	r3, [r3, #12]
 80085ce:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80085da:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	685a      	ldr	r2, [r3, #4]
 80085e2:	4b96      	ldr	r3, [pc, #600]	@ (800883c <HAL_SPI_Transmit+0x32c>)
 80085e4:	4013      	ands	r3, r2
 80085e6:	88f9      	ldrh	r1, [r7, #6]
 80085e8:	68fa      	ldr	r2, [r7, #12]
 80085ea:	6812      	ldr	r2, [r2, #0]
 80085ec:	430b      	orrs	r3, r1
 80085ee:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	681a      	ldr	r2, [r3, #0]
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f042 0201 	orr.w	r2, r2, #1
 80085fe:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008608:	d107      	bne.n	800861a <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	681a      	ldr	r2, [r3, #0]
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008618:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	68db      	ldr	r3, [r3, #12]
 800861e:	2b0f      	cmp	r3, #15
 8008620:	d947      	bls.n	80086b2 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008622:	e03f      	b.n	80086a4 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	695b      	ldr	r3, [r3, #20]
 800862a:	f003 0302 	and.w	r3, r3, #2
 800862e:	2b02      	cmp	r3, #2
 8008630:	d114      	bne.n	800865c <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	6812      	ldr	r2, [r2, #0]
 800863c:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008642:	1d1a      	adds	r2, r3, #4
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800864e:	b29b      	uxth	r3, r3
 8008650:	3b01      	subs	r3, #1
 8008652:	b29a      	uxth	r2, r3
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800865a:	e023      	b.n	80086a4 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800865c:	f7fa fb82 	bl	8002d64 <HAL_GetTick>
 8008660:	4602      	mov	r2, r0
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	1ad3      	subs	r3, r2, r3
 8008666:	683a      	ldr	r2, [r7, #0]
 8008668:	429a      	cmp	r2, r3
 800866a:	d803      	bhi.n	8008674 <HAL_SPI_Transmit+0x164>
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008672:	d102      	bne.n	800867a <HAL_SPI_Transmit+0x16a>
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d114      	bne.n	80086a4 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800867a:	68f8      	ldr	r0, [r7, #12]
 800867c:	f000 fba8 	bl	8008dd0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008686:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2201      	movs	r2, #1
 8008694:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2200      	movs	r2, #0
 800869c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80086a0:	2303      	movs	r3, #3
 80086a2:	e11e      	b.n	80088e2 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80086aa:	b29b      	uxth	r3, r3
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d1b9      	bne.n	8008624 <HAL_SPI_Transmit+0x114>
 80086b0:	e0f1      	b.n	8008896 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	68db      	ldr	r3, [r3, #12]
 80086b6:	2b07      	cmp	r3, #7
 80086b8:	f240 80e6 	bls.w	8008888 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80086bc:	e05d      	b.n	800877a <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	695b      	ldr	r3, [r3, #20]
 80086c4:	f003 0302 	and.w	r3, r3, #2
 80086c8:	2b02      	cmp	r3, #2
 80086ca:	d132      	bne.n	8008732 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80086d2:	b29b      	uxth	r3, r3
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d918      	bls.n	800870a <HAL_SPI_Transmit+0x1fa>
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d014      	beq.n	800870a <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	6812      	ldr	r2, [r2, #0]
 80086ea:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086f0:	1d1a      	adds	r2, r3, #4
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80086fc:	b29b      	uxth	r3, r3
 80086fe:	3b02      	subs	r3, #2
 8008700:	b29a      	uxth	r2, r3
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008708:	e037      	b.n	800877a <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800870e:	881a      	ldrh	r2, [r3, #0]
 8008710:	697b      	ldr	r3, [r7, #20]
 8008712:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008718:	1c9a      	adds	r2, r3, #2
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008724:	b29b      	uxth	r3, r3
 8008726:	3b01      	subs	r3, #1
 8008728:	b29a      	uxth	r2, r3
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008730:	e023      	b.n	800877a <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008732:	f7fa fb17 	bl	8002d64 <HAL_GetTick>
 8008736:	4602      	mov	r2, r0
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	1ad3      	subs	r3, r2, r3
 800873c:	683a      	ldr	r2, [r7, #0]
 800873e:	429a      	cmp	r2, r3
 8008740:	d803      	bhi.n	800874a <HAL_SPI_Transmit+0x23a>
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008748:	d102      	bne.n	8008750 <HAL_SPI_Transmit+0x240>
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d114      	bne.n	800877a <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008750:	68f8      	ldr	r0, [r7, #12]
 8008752:	f000 fb3d 	bl	8008dd0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800875c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	2201      	movs	r2, #1
 800876a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2200      	movs	r2, #0
 8008772:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008776:	2303      	movs	r3, #3
 8008778:	e0b3      	b.n	80088e2 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008780:	b29b      	uxth	r3, r3
 8008782:	2b00      	cmp	r3, #0
 8008784:	d19b      	bne.n	80086be <HAL_SPI_Transmit+0x1ae>
 8008786:	e086      	b.n	8008896 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	695b      	ldr	r3, [r3, #20]
 800878e:	f003 0302 	and.w	r3, r3, #2
 8008792:	2b02      	cmp	r3, #2
 8008794:	d154      	bne.n	8008840 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800879c:	b29b      	uxth	r3, r3
 800879e:	2b03      	cmp	r3, #3
 80087a0:	d918      	bls.n	80087d4 <HAL_SPI_Transmit+0x2c4>
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087a6:	2b40      	cmp	r3, #64	@ 0x40
 80087a8:	d914      	bls.n	80087d4 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	6812      	ldr	r2, [r2, #0]
 80087b4:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087ba:	1d1a      	adds	r2, r3, #4
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80087c6:	b29b      	uxth	r3, r3
 80087c8:	3b04      	subs	r3, #4
 80087ca:	b29a      	uxth	r2, r3
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80087d2:	e059      	b.n	8008888 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80087da:	b29b      	uxth	r3, r3
 80087dc:	2b01      	cmp	r3, #1
 80087de:	d917      	bls.n	8008810 <HAL_SPI_Transmit+0x300>
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d013      	beq.n	8008810 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087ec:	881a      	ldrh	r2, [r3, #0]
 80087ee:	697b      	ldr	r3, [r7, #20]
 80087f0:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087f6:	1c9a      	adds	r2, r3, #2
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008802:	b29b      	uxth	r3, r3
 8008804:	3b02      	subs	r3, #2
 8008806:	b29a      	uxth	r2, r3
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800880e:	e03b      	b.n	8008888 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	3320      	adds	r3, #32
 800881a:	7812      	ldrb	r2, [r2, #0]
 800881c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008822:	1c5a      	adds	r2, r3, #1
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800882e:	b29b      	uxth	r3, r3
 8008830:	3b01      	subs	r3, #1
 8008832:	b29a      	uxth	r2, r3
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800883a:	e025      	b.n	8008888 <HAL_SPI_Transmit+0x378>
 800883c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008840:	f7fa fa90 	bl	8002d64 <HAL_GetTick>
 8008844:	4602      	mov	r2, r0
 8008846:	693b      	ldr	r3, [r7, #16]
 8008848:	1ad3      	subs	r3, r2, r3
 800884a:	683a      	ldr	r2, [r7, #0]
 800884c:	429a      	cmp	r2, r3
 800884e:	d803      	bhi.n	8008858 <HAL_SPI_Transmit+0x348>
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008856:	d102      	bne.n	800885e <HAL_SPI_Transmit+0x34e>
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d114      	bne.n	8008888 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800885e:	68f8      	ldr	r0, [r7, #12]
 8008860:	f000 fab6 	bl	8008dd0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800886a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2201      	movs	r2, #1
 8008878:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2200      	movs	r2, #0
 8008880:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008884:	2303      	movs	r3, #3
 8008886:	e02c      	b.n	80088e2 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800888e:	b29b      	uxth	r3, r3
 8008890:	2b00      	cmp	r3, #0
 8008892:	f47f af79 	bne.w	8008788 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8008896:	693b      	ldr	r3, [r7, #16]
 8008898:	9300      	str	r3, [sp, #0]
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	2200      	movs	r2, #0
 800889e:	2108      	movs	r1, #8
 80088a0:	68f8      	ldr	r0, [r7, #12]
 80088a2:	f000 fb35 	bl	8008f10 <SPI_WaitOnFlagUntilTimeout>
 80088a6:	4603      	mov	r3, r0
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d007      	beq.n	80088bc <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088b2:	f043 0220 	orr.w	r2, r3, #32
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80088bc:	68f8      	ldr	r0, [r7, #12]
 80088be:	f000 fa87 	bl	8008dd0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	2201      	movs	r2, #1
 80088c6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	2200      	movs	r2, #0
 80088ce:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d001      	beq.n	80088e0 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 80088dc:	2301      	movs	r3, #1
 80088de:	e000      	b.n	80088e2 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 80088e0:	2300      	movs	r3, #0
  }
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3718      	adds	r7, #24
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
 80088ea:	bf00      	nop

080088ec <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b088      	sub	sp, #32
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	60f8      	str	r0, [r7, #12]
 80088f4:	60b9      	str	r1, [r7, #8]
 80088f6:	603b      	str	r3, [r7, #0]
 80088f8:	4613      	mov	r3, r2
 80088fa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008900:	095b      	lsrs	r3, r3, #5
 8008902:	b29b      	uxth	r3, r3
 8008904:	3301      	adds	r3, #1
 8008906:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	3330      	adds	r3, #48	@ 0x30
 800890e:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008910:	f7fa fa28 	bl	8002d64 <HAL_GetTick>
 8008914:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800891c:	b2db      	uxtb	r3, r3
 800891e:	2b01      	cmp	r3, #1
 8008920:	d001      	beq.n	8008926 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 8008922:	2302      	movs	r3, #2
 8008924:	e250      	b.n	8008dc8 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008926:	68bb      	ldr	r3, [r7, #8]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d002      	beq.n	8008932 <HAL_SPI_Receive+0x46>
 800892c:	88fb      	ldrh	r3, [r7, #6]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d101      	bne.n	8008936 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 8008932:	2301      	movs	r3, #1
 8008934:	e248      	b.n	8008dc8 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800893c:	2b01      	cmp	r3, #1
 800893e:	d101      	bne.n	8008944 <HAL_SPI_Receive+0x58>
 8008940:	2302      	movs	r3, #2
 8008942:	e241      	b.n	8008dc8 <HAL_SPI_Receive+0x4dc>
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2201      	movs	r2, #1
 8008948:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2204      	movs	r2, #4
 8008950:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	2200      	movs	r2, #0
 8008958:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	68ba      	ldr	r2, [r7, #8]
 8008960:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	88fa      	ldrh	r2, [r7, #6]
 8008966:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	88fa      	ldrh	r2, [r7, #6]
 800896e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2200      	movs	r2, #0
 8008976:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	2200      	movs	r2, #0
 800897c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2200      	movs	r2, #0
 8008984:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2200      	movs	r2, #0
 800898c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2200      	movs	r2, #0
 8008992:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	689b      	ldr	r3, [r3, #8]
 8008998:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800899c:	d108      	bne.n	80089b0 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	681a      	ldr	r2, [r3, #0]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80089ac:	601a      	str	r2, [r3, #0]
 80089ae:	e009      	b.n	80089c4 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	68db      	ldr	r3, [r3, #12]
 80089b6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80089c2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	685a      	ldr	r2, [r3, #4]
 80089ca:	4b95      	ldr	r3, [pc, #596]	@ (8008c20 <HAL_SPI_Receive+0x334>)
 80089cc:	4013      	ands	r3, r2
 80089ce:	88f9      	ldrh	r1, [r7, #6]
 80089d0:	68fa      	ldr	r2, [r7, #12]
 80089d2:	6812      	ldr	r2, [r2, #0]
 80089d4:	430b      	orrs	r3, r1
 80089d6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	681a      	ldr	r2, [r3, #0]
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f042 0201 	orr.w	r2, r2, #1
 80089e6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80089f0:	d107      	bne.n	8008a02 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	681a      	ldr	r2, [r3, #0]
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008a00:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	68db      	ldr	r3, [r3, #12]
 8008a06:	2b0f      	cmp	r3, #15
 8008a08:	d96c      	bls.n	8008ae4 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008a0a:	e064      	b.n	8008ad6 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	695b      	ldr	r3, [r3, #20]
 8008a12:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	695b      	ldr	r3, [r3, #20]
 8008a1a:	f003 0301 	and.w	r3, r3, #1
 8008a1e:	2b01      	cmp	r3, #1
 8008a20:	d114      	bne.n	8008a4c <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681a      	ldr	r2, [r3, #0]
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a2a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008a2c:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a32:	1d1a      	adds	r2, r3, #4
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a3e:	b29b      	uxth	r3, r3
 8008a40:	3b01      	subs	r3, #1
 8008a42:	b29a      	uxth	r2, r3
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008a4a:	e044      	b.n	8008ad6 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a52:	b29b      	uxth	r3, r3
 8008a54:	8bfa      	ldrh	r2, [r7, #30]
 8008a56:	429a      	cmp	r2, r3
 8008a58:	d919      	bls.n	8008a8e <HAL_SPI_Receive+0x1a2>
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d014      	beq.n	8008a8e <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a6c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008a6e:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a74:	1d1a      	adds	r2, r3, #4
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	3b01      	subs	r3, #1
 8008a84:	b29a      	uxth	r2, r3
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008a8c:	e023      	b.n	8008ad6 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a8e:	f7fa f969 	bl	8002d64 <HAL_GetTick>
 8008a92:	4602      	mov	r2, r0
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	1ad3      	subs	r3, r2, r3
 8008a98:	683a      	ldr	r2, [r7, #0]
 8008a9a:	429a      	cmp	r2, r3
 8008a9c:	d803      	bhi.n	8008aa6 <HAL_SPI_Receive+0x1ba>
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aa4:	d102      	bne.n	8008aac <HAL_SPI_Receive+0x1c0>
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d114      	bne.n	8008ad6 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008aac:	68f8      	ldr	r0, [r7, #12]
 8008aae:	f000 f98f 	bl	8008dd0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ab8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	2200      	movs	r2, #0
 8008ace:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008ad2:	2303      	movs	r3, #3
 8008ad4:	e178      	b.n	8008dc8 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008adc:	b29b      	uxth	r3, r3
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d194      	bne.n	8008a0c <HAL_SPI_Receive+0x120>
 8008ae2:	e15e      	b.n	8008da2 <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	68db      	ldr	r3, [r3, #12]
 8008ae8:	2b07      	cmp	r3, #7
 8008aea:	f240 8153 	bls.w	8008d94 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008aee:	e08f      	b.n	8008c10 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	695b      	ldr	r3, [r3, #20]
 8008af6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	695b      	ldr	r3, [r3, #20]
 8008afe:	f003 0301 	and.w	r3, r3, #1
 8008b02:	2b01      	cmp	r3, #1
 8008b04:	d114      	bne.n	8008b30 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b0a:	69ba      	ldr	r2, [r7, #24]
 8008b0c:	8812      	ldrh	r2, [r2, #0]
 8008b0e:	b292      	uxth	r2, r2
 8008b10:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b16:	1c9a      	adds	r2, r3, #2
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008b22:	b29b      	uxth	r3, r3
 8008b24:	3b01      	subs	r3, #1
 8008b26:	b29a      	uxth	r2, r3
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008b2e:	e06f      	b.n	8008c10 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008b36:	b29b      	uxth	r3, r3
 8008b38:	8bfa      	ldrh	r2, [r7, #30]
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	d924      	bls.n	8008b88 <HAL_SPI_Receive+0x29c>
 8008b3e:	693b      	ldr	r3, [r7, #16]
 8008b40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d01f      	beq.n	8008b88 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b4c:	69ba      	ldr	r2, [r7, #24]
 8008b4e:	8812      	ldrh	r2, [r2, #0]
 8008b50:	b292      	uxth	r2, r2
 8008b52:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b58:	1c9a      	adds	r2, r3, #2
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b62:	69ba      	ldr	r2, [r7, #24]
 8008b64:	8812      	ldrh	r2, [r2, #0]
 8008b66:	b292      	uxth	r2, r2
 8008b68:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b6e:	1c9a      	adds	r2, r3, #2
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008b7a:	b29b      	uxth	r3, r3
 8008b7c:	3b02      	subs	r3, #2
 8008b7e:	b29a      	uxth	r2, r3
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008b86:	e043      	b.n	8008c10 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008b8e:	b29b      	uxth	r3, r3
 8008b90:	2b01      	cmp	r3, #1
 8008b92:	d119      	bne.n	8008bc8 <HAL_SPI_Receive+0x2dc>
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d014      	beq.n	8008bc8 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ba2:	69ba      	ldr	r2, [r7, #24]
 8008ba4:	8812      	ldrh	r2, [r2, #0]
 8008ba6:	b292      	uxth	r2, r2
 8008ba8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bae:	1c9a      	adds	r2, r3, #2
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008bba:	b29b      	uxth	r3, r3
 8008bbc:	3b01      	subs	r3, #1
 8008bbe:	b29a      	uxth	r2, r3
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008bc6:	e023      	b.n	8008c10 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008bc8:	f7fa f8cc 	bl	8002d64 <HAL_GetTick>
 8008bcc:	4602      	mov	r2, r0
 8008bce:	697b      	ldr	r3, [r7, #20]
 8008bd0:	1ad3      	subs	r3, r2, r3
 8008bd2:	683a      	ldr	r2, [r7, #0]
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d803      	bhi.n	8008be0 <HAL_SPI_Receive+0x2f4>
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bde:	d102      	bne.n	8008be6 <HAL_SPI_Receive+0x2fa>
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d114      	bne.n	8008c10 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008be6:	68f8      	ldr	r0, [r7, #12]
 8008be8:	f000 f8f2 	bl	8008dd0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008bf2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2201      	movs	r2, #1
 8008c00:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2200      	movs	r2, #0
 8008c08:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008c0c:	2303      	movs	r3, #3
 8008c0e:	e0db      	b.n	8008dc8 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008c16:	b29b      	uxth	r3, r3
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	f47f af69 	bne.w	8008af0 <HAL_SPI_Receive+0x204>
 8008c1e:	e0c0      	b.n	8008da2 <HAL_SPI_Receive+0x4b6>
 8008c20:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	695b      	ldr	r3, [r3, #20]
 8008c2a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	695b      	ldr	r3, [r3, #20]
 8008c32:	f003 0301 	and.w	r3, r3, #1
 8008c36:	2b01      	cmp	r3, #1
 8008c38:	d117      	bne.n	8008c6a <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c46:	7812      	ldrb	r2, [r2, #0]
 8008c48:	b2d2      	uxtb	r2, r2
 8008c4a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c50:	1c5a      	adds	r2, r3, #1
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	3b01      	subs	r3, #1
 8008c60:	b29a      	uxth	r2, r3
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008c68:	e094      	b.n	8008d94 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	8bfa      	ldrh	r2, [r7, #30]
 8008c74:	429a      	cmp	r2, r3
 8008c76:	d946      	bls.n	8008d06 <HAL_SPI_Receive+0x41a>
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d041      	beq.n	8008d06 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c8e:	7812      	ldrb	r2, [r2, #0]
 8008c90:	b2d2      	uxtb	r2, r2
 8008c92:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c98:	1c5a      	adds	r2, r3, #1
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008caa:	7812      	ldrb	r2, [r2, #0]
 8008cac:	b2d2      	uxtb	r2, r2
 8008cae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cb4:	1c5a      	adds	r2, r3, #1
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cc6:	7812      	ldrb	r2, [r2, #0]
 8008cc8:	b2d2      	uxtb	r2, r2
 8008cca:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cd0:	1c5a      	adds	r2, r3, #1
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ce2:	7812      	ldrb	r2, [r2, #0]
 8008ce4:	b2d2      	uxtb	r2, r2
 8008ce6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cec:	1c5a      	adds	r2, r3, #1
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	3b04      	subs	r3, #4
 8008cfc:	b29a      	uxth	r2, r3
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008d04:	e046      	b.n	8008d94 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	2b03      	cmp	r3, #3
 8008d10:	d81c      	bhi.n	8008d4c <HAL_SPI_Receive+0x460>
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d017      	beq.n	8008d4c <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d28:	7812      	ldrb	r2, [r2, #0]
 8008d2a:	b2d2      	uxtb	r2, r2
 8008d2c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d32:	1c5a      	adds	r2, r3, #1
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	3b01      	subs	r3, #1
 8008d42:	b29a      	uxth	r2, r3
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8008d4a:	e023      	b.n	8008d94 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008d4c:	f7fa f80a 	bl	8002d64 <HAL_GetTick>
 8008d50:	4602      	mov	r2, r0
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	1ad3      	subs	r3, r2, r3
 8008d56:	683a      	ldr	r2, [r7, #0]
 8008d58:	429a      	cmp	r2, r3
 8008d5a:	d803      	bhi.n	8008d64 <HAL_SPI_Receive+0x478>
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d62:	d102      	bne.n	8008d6a <HAL_SPI_Receive+0x47e>
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d114      	bne.n	8008d94 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008d6a:	68f8      	ldr	r0, [r7, #12]
 8008d6c:	f000 f830 	bl	8008dd0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d76:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	2201      	movs	r2, #1
 8008d84:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008d90:	2303      	movs	r3, #3
 8008d92:	e019      	b.n	8008dc8 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	f47f af41 	bne.w	8008c24 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008da2:	68f8      	ldr	r0, [r7, #12]
 8008da4:	f000 f814 	bl	8008dd0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	2201      	movs	r2, #1
 8008dac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2200      	movs	r2, #0
 8008db4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d001      	beq.n	8008dc6 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	e000      	b.n	8008dc8 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8008dc6:	2300      	movs	r3, #0
  }
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	3720      	adds	r7, #32
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b085      	sub	sp, #20
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	695b      	ldr	r3, [r3, #20]
 8008dde:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	699a      	ldr	r2, [r3, #24]
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f042 0208 	orr.w	r2, r2, #8
 8008dee:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	699a      	ldr	r2, [r3, #24]
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f042 0210 	orr.w	r2, r2, #16
 8008dfe:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	681a      	ldr	r2, [r3, #0]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f022 0201 	bic.w	r2, r2, #1
 8008e0e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	6919      	ldr	r1, [r3, #16]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681a      	ldr	r2, [r3, #0]
 8008e1a:	4b3c      	ldr	r3, [pc, #240]	@ (8008f0c <SPI_CloseTransfer+0x13c>)
 8008e1c:	400b      	ands	r3, r1
 8008e1e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	689a      	ldr	r2, [r3, #8]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008e2e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	2b04      	cmp	r3, #4
 8008e3a:	d014      	beq.n	8008e66 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	f003 0320 	and.w	r3, r3, #32
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d00f      	beq.n	8008e66 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e4c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	699a      	ldr	r2, [r3, #24]
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	f042 0220 	orr.w	r2, r2, #32
 8008e64:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	2b03      	cmp	r3, #3
 8008e70:	d014      	beq.n	8008e9c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d00f      	beq.n	8008e9c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e82:	f043 0204 	orr.w	r2, r3, #4
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	699a      	ldr	r2, [r3, #24]
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e9a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d00f      	beq.n	8008ec6 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008eac:	f043 0201 	orr.w	r2, r3, #1
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	699a      	ldr	r2, [r3, #24]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ec4:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d00f      	beq.n	8008ef0 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ed6:	f043 0208 	orr.w	r2, r3, #8
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	699a      	ldr	r2, [r3, #24]
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008eee:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2200      	movs	r2, #0
 8008efc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8008f00:	bf00      	nop
 8008f02:	3714      	adds	r7, #20
 8008f04:	46bd      	mov	sp, r7
 8008f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0a:	4770      	bx	lr
 8008f0c:	fffffc90 	.word	0xfffffc90

08008f10 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b084      	sub	sp, #16
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	60f8      	str	r0, [r7, #12]
 8008f18:	60b9      	str	r1, [r7, #8]
 8008f1a:	603b      	str	r3, [r7, #0]
 8008f1c:	4613      	mov	r3, r2
 8008f1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008f20:	e010      	b.n	8008f44 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f22:	f7f9 ff1f 	bl	8002d64 <HAL_GetTick>
 8008f26:	4602      	mov	r2, r0
 8008f28:	69bb      	ldr	r3, [r7, #24]
 8008f2a:	1ad3      	subs	r3, r2, r3
 8008f2c:	683a      	ldr	r2, [r7, #0]
 8008f2e:	429a      	cmp	r2, r3
 8008f30:	d803      	bhi.n	8008f3a <SPI_WaitOnFlagUntilTimeout+0x2a>
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f38:	d102      	bne.n	8008f40 <SPI_WaitOnFlagUntilTimeout+0x30>
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d101      	bne.n	8008f44 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8008f40:	2303      	movs	r3, #3
 8008f42:	e00f      	b.n	8008f64 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	695a      	ldr	r2, [r3, #20]
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	4013      	ands	r3, r2
 8008f4e:	68ba      	ldr	r2, [r7, #8]
 8008f50:	429a      	cmp	r2, r3
 8008f52:	bf0c      	ite	eq
 8008f54:	2301      	moveq	r3, #1
 8008f56:	2300      	movne	r3, #0
 8008f58:	b2db      	uxtb	r3, r3
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	79fb      	ldrb	r3, [r7, #7]
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	d0df      	beq.n	8008f22 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8008f62:	2300      	movs	r3, #0
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	3710      	adds	r7, #16
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}

08008f6c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008f6c:	b480      	push	{r7}
 8008f6e:	b085      	sub	sp, #20
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f78:	095b      	lsrs	r3, r3, #5
 8008f7a:	3301      	adds	r3, #1
 8008f7c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	68db      	ldr	r3, [r3, #12]
 8008f82:	3301      	adds	r3, #1
 8008f84:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	3307      	adds	r3, #7
 8008f8a:	08db      	lsrs	r3, r3, #3
 8008f8c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	68fa      	ldr	r2, [r7, #12]
 8008f92:	fb02 f303 	mul.w	r3, r2, r3
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3714      	adds	r7, #20
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr

08008fa2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008fa2:	b580      	push	{r7, lr}
 8008fa4:	b082      	sub	sp, #8
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d101      	bne.n	8008fb4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	e049      	b.n	8009048 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008fba:	b2db      	uxtb	r3, r3
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d106      	bne.n	8008fce <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f7f9 fb91 	bl	80026f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2202      	movs	r2, #2
 8008fd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	3304      	adds	r3, #4
 8008fde:	4619      	mov	r1, r3
 8008fe0:	4610      	mov	r0, r2
 8008fe2:	f000 ff57 	bl	8009e94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2201      	movs	r2, #1
 8008fea:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2201      	movs	r2, #1
 8009002:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2201      	movs	r2, #1
 800900a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2201      	movs	r2, #1
 8009012:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2201      	movs	r2, #1
 800901a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2201      	movs	r2, #1
 8009022:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2201      	movs	r2, #1
 800902a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2201      	movs	r2, #1
 8009032:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2201      	movs	r2, #1
 800903a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2201      	movs	r2, #1
 8009042:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009046:	2300      	movs	r3, #0
}
 8009048:	4618      	mov	r0, r3
 800904a:	3708      	adds	r7, #8
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}

08009050 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009050:	b480      	push	{r7}
 8009052:	b085      	sub	sp, #20
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800905e:	b2db      	uxtb	r3, r3
 8009060:	2b01      	cmp	r3, #1
 8009062:	d001      	beq.n	8009068 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009064:	2301      	movs	r3, #1
 8009066:	e054      	b.n	8009112 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2202      	movs	r2, #2
 800906c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	68da      	ldr	r2, [r3, #12]
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f042 0201 	orr.w	r2, r2, #1
 800907e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	4a26      	ldr	r2, [pc, #152]	@ (8009120 <HAL_TIM_Base_Start_IT+0xd0>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d022      	beq.n	80090d0 <HAL_TIM_Base_Start_IT+0x80>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009092:	d01d      	beq.n	80090d0 <HAL_TIM_Base_Start_IT+0x80>
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	4a22      	ldr	r2, [pc, #136]	@ (8009124 <HAL_TIM_Base_Start_IT+0xd4>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d018      	beq.n	80090d0 <HAL_TIM_Base_Start_IT+0x80>
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	4a21      	ldr	r2, [pc, #132]	@ (8009128 <HAL_TIM_Base_Start_IT+0xd8>)
 80090a4:	4293      	cmp	r3, r2
 80090a6:	d013      	beq.n	80090d0 <HAL_TIM_Base_Start_IT+0x80>
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	4a1f      	ldr	r2, [pc, #124]	@ (800912c <HAL_TIM_Base_Start_IT+0xdc>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d00e      	beq.n	80090d0 <HAL_TIM_Base_Start_IT+0x80>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	4a1e      	ldr	r2, [pc, #120]	@ (8009130 <HAL_TIM_Base_Start_IT+0xe0>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d009      	beq.n	80090d0 <HAL_TIM_Base_Start_IT+0x80>
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4a1c      	ldr	r2, [pc, #112]	@ (8009134 <HAL_TIM_Base_Start_IT+0xe4>)
 80090c2:	4293      	cmp	r3, r2
 80090c4:	d004      	beq.n	80090d0 <HAL_TIM_Base_Start_IT+0x80>
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	4a1b      	ldr	r2, [pc, #108]	@ (8009138 <HAL_TIM_Base_Start_IT+0xe8>)
 80090cc:	4293      	cmp	r3, r2
 80090ce:	d115      	bne.n	80090fc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	689a      	ldr	r2, [r3, #8]
 80090d6:	4b19      	ldr	r3, [pc, #100]	@ (800913c <HAL_TIM_Base_Start_IT+0xec>)
 80090d8:	4013      	ands	r3, r2
 80090da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	2b06      	cmp	r3, #6
 80090e0:	d015      	beq.n	800910e <HAL_TIM_Base_Start_IT+0xbe>
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80090e8:	d011      	beq.n	800910e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	681a      	ldr	r2, [r3, #0]
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	f042 0201 	orr.w	r2, r2, #1
 80090f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090fa:	e008      	b.n	800910e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	681a      	ldr	r2, [r3, #0]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f042 0201 	orr.w	r2, r2, #1
 800910a:	601a      	str	r2, [r3, #0]
 800910c:	e000      	b.n	8009110 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800910e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009110:	2300      	movs	r3, #0
}
 8009112:	4618      	mov	r0, r3
 8009114:	3714      	adds	r7, #20
 8009116:	46bd      	mov	sp, r7
 8009118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911c:	4770      	bx	lr
 800911e:	bf00      	nop
 8009120:	40010000 	.word	0x40010000
 8009124:	40000400 	.word	0x40000400
 8009128:	40000800 	.word	0x40000800
 800912c:	40000c00 	.word	0x40000c00
 8009130:	40010400 	.word	0x40010400
 8009134:	40001800 	.word	0x40001800
 8009138:	40014000 	.word	0x40014000
 800913c:	00010007 	.word	0x00010007

08009140 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b082      	sub	sp, #8
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d101      	bne.n	8009152 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800914e:	2301      	movs	r3, #1
 8009150:	e049      	b.n	80091e6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009158:	b2db      	uxtb	r3, r3
 800915a:	2b00      	cmp	r3, #0
 800915c:	d106      	bne.n	800916c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2200      	movs	r2, #0
 8009162:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f000 f841 	bl	80091ee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2202      	movs	r2, #2
 8009170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681a      	ldr	r2, [r3, #0]
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	3304      	adds	r3, #4
 800917c:	4619      	mov	r1, r3
 800917e:	4610      	mov	r0, r2
 8009180:	f000 fe88 	bl	8009e94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2201      	movs	r2, #1
 8009188:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2201      	movs	r2, #1
 8009190:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2201      	movs	r2, #1
 8009198:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2201      	movs	r2, #1
 80091a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2201      	movs	r2, #1
 80091a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2201      	movs	r2, #1
 80091b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2201      	movs	r2, #1
 80091b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2201      	movs	r2, #1
 80091c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2201      	movs	r2, #1
 80091c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2201      	movs	r2, #1
 80091d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2201      	movs	r2, #1
 80091d8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2201      	movs	r2, #1
 80091e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80091e4:	2300      	movs	r3, #0
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	3708      	adds	r7, #8
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}

080091ee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80091ee:	b480      	push	{r7}
 80091f0:	b083      	sub	sp, #12
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80091f6:	bf00      	nop
 80091f8:	370c      	adds	r7, #12
 80091fa:	46bd      	mov	sp, r7
 80091fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009200:	4770      	bx	lr
	...

08009204 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b086      	sub	sp, #24
 8009208:	af00      	add	r7, sp, #0
 800920a:	60f8      	str	r0, [r7, #12]
 800920c:	60b9      	str	r1, [r7, #8]
 800920e:	607a      	str	r2, [r7, #4]
 8009210:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8009212:	2300      	movs	r3, #0
 8009214:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d109      	bne.n	8009230 <HAL_TIM_PWM_Start_DMA+0x2c>
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009222:	b2db      	uxtb	r3, r3
 8009224:	2b02      	cmp	r3, #2
 8009226:	bf0c      	ite	eq
 8009228:	2301      	moveq	r3, #1
 800922a:	2300      	movne	r3, #0
 800922c:	b2db      	uxtb	r3, r3
 800922e:	e03c      	b.n	80092aa <HAL_TIM_PWM_Start_DMA+0xa6>
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	2b04      	cmp	r3, #4
 8009234:	d109      	bne.n	800924a <HAL_TIM_PWM_Start_DMA+0x46>
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800923c:	b2db      	uxtb	r3, r3
 800923e:	2b02      	cmp	r3, #2
 8009240:	bf0c      	ite	eq
 8009242:	2301      	moveq	r3, #1
 8009244:	2300      	movne	r3, #0
 8009246:	b2db      	uxtb	r3, r3
 8009248:	e02f      	b.n	80092aa <HAL_TIM_PWM_Start_DMA+0xa6>
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	2b08      	cmp	r3, #8
 800924e:	d109      	bne.n	8009264 <HAL_TIM_PWM_Start_DMA+0x60>
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009256:	b2db      	uxtb	r3, r3
 8009258:	2b02      	cmp	r3, #2
 800925a:	bf0c      	ite	eq
 800925c:	2301      	moveq	r3, #1
 800925e:	2300      	movne	r3, #0
 8009260:	b2db      	uxtb	r3, r3
 8009262:	e022      	b.n	80092aa <HAL_TIM_PWM_Start_DMA+0xa6>
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	2b0c      	cmp	r3, #12
 8009268:	d109      	bne.n	800927e <HAL_TIM_PWM_Start_DMA+0x7a>
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009270:	b2db      	uxtb	r3, r3
 8009272:	2b02      	cmp	r3, #2
 8009274:	bf0c      	ite	eq
 8009276:	2301      	moveq	r3, #1
 8009278:	2300      	movne	r3, #0
 800927a:	b2db      	uxtb	r3, r3
 800927c:	e015      	b.n	80092aa <HAL_TIM_PWM_Start_DMA+0xa6>
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	2b10      	cmp	r3, #16
 8009282:	d109      	bne.n	8009298 <HAL_TIM_PWM_Start_DMA+0x94>
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800928a:	b2db      	uxtb	r3, r3
 800928c:	2b02      	cmp	r3, #2
 800928e:	bf0c      	ite	eq
 8009290:	2301      	moveq	r3, #1
 8009292:	2300      	movne	r3, #0
 8009294:	b2db      	uxtb	r3, r3
 8009296:	e008      	b.n	80092aa <HAL_TIM_PWM_Start_DMA+0xa6>
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800929e:	b2db      	uxtb	r3, r3
 80092a0:	2b02      	cmp	r3, #2
 80092a2:	bf0c      	ite	eq
 80092a4:	2301      	moveq	r3, #1
 80092a6:	2300      	movne	r3, #0
 80092a8:	b2db      	uxtb	r3, r3
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d001      	beq.n	80092b2 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 80092ae:	2302      	movs	r3, #2
 80092b0:	e1b0      	b.n	8009614 <HAL_TIM_PWM_Start_DMA+0x410>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80092b2:	68bb      	ldr	r3, [r7, #8]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d109      	bne.n	80092cc <HAL_TIM_PWM_Start_DMA+0xc8>
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	bf0c      	ite	eq
 80092c4:	2301      	moveq	r3, #1
 80092c6:	2300      	movne	r3, #0
 80092c8:	b2db      	uxtb	r3, r3
 80092ca:	e03c      	b.n	8009346 <HAL_TIM_PWM_Start_DMA+0x142>
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	2b04      	cmp	r3, #4
 80092d0:	d109      	bne.n	80092e6 <HAL_TIM_PWM_Start_DMA+0xe2>
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80092d8:	b2db      	uxtb	r3, r3
 80092da:	2b01      	cmp	r3, #1
 80092dc:	bf0c      	ite	eq
 80092de:	2301      	moveq	r3, #1
 80092e0:	2300      	movne	r3, #0
 80092e2:	b2db      	uxtb	r3, r3
 80092e4:	e02f      	b.n	8009346 <HAL_TIM_PWM_Start_DMA+0x142>
 80092e6:	68bb      	ldr	r3, [r7, #8]
 80092e8:	2b08      	cmp	r3, #8
 80092ea:	d109      	bne.n	8009300 <HAL_TIM_PWM_Start_DMA+0xfc>
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80092f2:	b2db      	uxtb	r3, r3
 80092f4:	2b01      	cmp	r3, #1
 80092f6:	bf0c      	ite	eq
 80092f8:	2301      	moveq	r3, #1
 80092fa:	2300      	movne	r3, #0
 80092fc:	b2db      	uxtb	r3, r3
 80092fe:	e022      	b.n	8009346 <HAL_TIM_PWM_Start_DMA+0x142>
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	2b0c      	cmp	r3, #12
 8009304:	d109      	bne.n	800931a <HAL_TIM_PWM_Start_DMA+0x116>
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800930c:	b2db      	uxtb	r3, r3
 800930e:	2b01      	cmp	r3, #1
 8009310:	bf0c      	ite	eq
 8009312:	2301      	moveq	r3, #1
 8009314:	2300      	movne	r3, #0
 8009316:	b2db      	uxtb	r3, r3
 8009318:	e015      	b.n	8009346 <HAL_TIM_PWM_Start_DMA+0x142>
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	2b10      	cmp	r3, #16
 800931e:	d109      	bne.n	8009334 <HAL_TIM_PWM_Start_DMA+0x130>
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009326:	b2db      	uxtb	r3, r3
 8009328:	2b01      	cmp	r3, #1
 800932a:	bf0c      	ite	eq
 800932c:	2301      	moveq	r3, #1
 800932e:	2300      	movne	r3, #0
 8009330:	b2db      	uxtb	r3, r3
 8009332:	e008      	b.n	8009346 <HAL_TIM_PWM_Start_DMA+0x142>
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800933a:	b2db      	uxtb	r3, r3
 800933c:	2b01      	cmp	r3, #1
 800933e:	bf0c      	ite	eq
 8009340:	2301      	moveq	r3, #1
 8009342:	2300      	movne	r3, #0
 8009344:	b2db      	uxtb	r3, r3
 8009346:	2b00      	cmp	r3, #0
 8009348:	d034      	beq.n	80093b4 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d002      	beq.n	8009356 <HAL_TIM_PWM_Start_DMA+0x152>
 8009350:	887b      	ldrh	r3, [r7, #2]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d101      	bne.n	800935a <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8009356:	2301      	movs	r3, #1
 8009358:	e15c      	b.n	8009614 <HAL_TIM_PWM_Start_DMA+0x410>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d104      	bne.n	800936a <HAL_TIM_PWM_Start_DMA+0x166>
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2202      	movs	r2, #2
 8009364:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009368:	e026      	b.n	80093b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	2b04      	cmp	r3, #4
 800936e:	d104      	bne.n	800937a <HAL_TIM_PWM_Start_DMA+0x176>
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2202      	movs	r2, #2
 8009374:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009378:	e01e      	b.n	80093b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	2b08      	cmp	r3, #8
 800937e:	d104      	bne.n	800938a <HAL_TIM_PWM_Start_DMA+0x186>
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	2202      	movs	r2, #2
 8009384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009388:	e016      	b.n	80093b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	2b0c      	cmp	r3, #12
 800938e:	d104      	bne.n	800939a <HAL_TIM_PWM_Start_DMA+0x196>
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	2202      	movs	r2, #2
 8009394:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009398:	e00e      	b.n	80093b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	2b10      	cmp	r3, #16
 800939e:	d104      	bne.n	80093aa <HAL_TIM_PWM_Start_DMA+0x1a6>
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	2202      	movs	r2, #2
 80093a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80093a8:	e006      	b.n	80093b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2202      	movs	r2, #2
 80093ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80093b2:	e001      	b.n	80093b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 80093b4:	2301      	movs	r3, #1
 80093b6:	e12d      	b.n	8009614 <HAL_TIM_PWM_Start_DMA+0x410>
  }

  switch (Channel)
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	2b0c      	cmp	r3, #12
 80093bc:	f200 80ae 	bhi.w	800951c <HAL_TIM_PWM_Start_DMA+0x318>
 80093c0:	a201      	add	r2, pc, #4	@ (adr r2, 80093c8 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 80093c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093c6:	bf00      	nop
 80093c8:	080093fd 	.word	0x080093fd
 80093cc:	0800951d 	.word	0x0800951d
 80093d0:	0800951d 	.word	0x0800951d
 80093d4:	0800951d 	.word	0x0800951d
 80093d8:	08009445 	.word	0x08009445
 80093dc:	0800951d 	.word	0x0800951d
 80093e0:	0800951d 	.word	0x0800951d
 80093e4:	0800951d 	.word	0x0800951d
 80093e8:	0800948d 	.word	0x0800948d
 80093ec:	0800951d 	.word	0x0800951d
 80093f0:	0800951d 	.word	0x0800951d
 80093f4:	0800951d 	.word	0x0800951d
 80093f8:	080094d5 	.word	0x080094d5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009400:	4a86      	ldr	r2, [pc, #536]	@ (800961c <HAL_TIM_PWM_Start_DMA+0x418>)
 8009402:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009408:	4a85      	ldr	r2, [pc, #532]	@ (8009620 <HAL_TIM_PWM_Start_DMA+0x41c>)
 800940a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009410:	4a84      	ldr	r2, [pc, #528]	@ (8009624 <HAL_TIM_PWM_Start_DMA+0x420>)
 8009412:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8009418:	6879      	ldr	r1, [r7, #4]
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	3334      	adds	r3, #52	@ 0x34
 8009420:	461a      	mov	r2, r3
 8009422:	887b      	ldrh	r3, [r7, #2]
 8009424:	f7fa f9be 	bl	80037a4 <HAL_DMA_Start_IT>
 8009428:	4603      	mov	r3, r0
 800942a:	2b00      	cmp	r3, #0
 800942c:	d001      	beq.n	8009432 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800942e:	2301      	movs	r3, #1
 8009430:	e0f0      	b.n	8009614 <HAL_TIM_PWM_Start_DMA+0x410>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	68da      	ldr	r2, [r3, #12]
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009440:	60da      	str	r2, [r3, #12]
      break;
 8009442:	e06e      	b.n	8009522 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009448:	4a74      	ldr	r2, [pc, #464]	@ (800961c <HAL_TIM_PWM_Start_DMA+0x418>)
 800944a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009450:	4a73      	ldr	r2, [pc, #460]	@ (8009620 <HAL_TIM_PWM_Start_DMA+0x41c>)
 8009452:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009458:	4a72      	ldr	r2, [pc, #456]	@ (8009624 <HAL_TIM_PWM_Start_DMA+0x420>)
 800945a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009460:	6879      	ldr	r1, [r7, #4]
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	3338      	adds	r3, #56	@ 0x38
 8009468:	461a      	mov	r2, r3
 800946a:	887b      	ldrh	r3, [r7, #2]
 800946c:	f7fa f99a 	bl	80037a4 <HAL_DMA_Start_IT>
 8009470:	4603      	mov	r3, r0
 8009472:	2b00      	cmp	r3, #0
 8009474:	d001      	beq.n	800947a <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009476:	2301      	movs	r3, #1
 8009478:	e0cc      	b.n	8009614 <HAL_TIM_PWM_Start_DMA+0x410>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	68da      	ldr	r2, [r3, #12]
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009488:	60da      	str	r2, [r3, #12]
      break;
 800948a:	e04a      	b.n	8009522 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009490:	4a62      	ldr	r2, [pc, #392]	@ (800961c <HAL_TIM_PWM_Start_DMA+0x418>)
 8009492:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009498:	4a61      	ldr	r2, [pc, #388]	@ (8009620 <HAL_TIM_PWM_Start_DMA+0x41c>)
 800949a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094a0:	4a60      	ldr	r2, [pc, #384]	@ (8009624 <HAL_TIM_PWM_Start_DMA+0x420>)
 80094a2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80094a8:	6879      	ldr	r1, [r7, #4]
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	333c      	adds	r3, #60	@ 0x3c
 80094b0:	461a      	mov	r2, r3
 80094b2:	887b      	ldrh	r3, [r7, #2]
 80094b4:	f7fa f976 	bl	80037a4 <HAL_DMA_Start_IT>
 80094b8:	4603      	mov	r3, r0
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d001      	beq.n	80094c2 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80094be:	2301      	movs	r3, #1
 80094c0:	e0a8      	b.n	8009614 <HAL_TIM_PWM_Start_DMA+0x410>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	68da      	ldr	r2, [r3, #12]
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80094d0:	60da      	str	r2, [r3, #12]
      break;
 80094d2:	e026      	b.n	8009522 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094d8:	4a50      	ldr	r2, [pc, #320]	@ (800961c <HAL_TIM_PWM_Start_DMA+0x418>)
 80094da:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094e0:	4a4f      	ldr	r2, [pc, #316]	@ (8009620 <HAL_TIM_PWM_Start_DMA+0x41c>)
 80094e2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094e8:	4a4e      	ldr	r2, [pc, #312]	@ (8009624 <HAL_TIM_PWM_Start_DMA+0x420>)
 80094ea:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80094f0:	6879      	ldr	r1, [r7, #4]
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	3340      	adds	r3, #64	@ 0x40
 80094f8:	461a      	mov	r2, r3
 80094fa:	887b      	ldrh	r3, [r7, #2]
 80094fc:	f7fa f952 	bl	80037a4 <HAL_DMA_Start_IT>
 8009500:	4603      	mov	r3, r0
 8009502:	2b00      	cmp	r3, #0
 8009504:	d001      	beq.n	800950a <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009506:	2301      	movs	r3, #1
 8009508:	e084      	b.n	8009614 <HAL_TIM_PWM_Start_DMA+0x410>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	68da      	ldr	r2, [r3, #12]
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009518:	60da      	str	r2, [r3, #12]
      break;
 800951a:	e002      	b.n	8009522 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800951c:	2301      	movs	r3, #1
 800951e:	75fb      	strb	r3, [r7, #23]
      break;
 8009520:	bf00      	nop
  }

  if (status == HAL_OK)
 8009522:	7dfb      	ldrb	r3, [r7, #23]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d174      	bne.n	8009612 <HAL_TIM_PWM_Start_DMA+0x40e>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	2201      	movs	r2, #1
 800952e:	68b9      	ldr	r1, [r7, #8]
 8009530:	4618      	mov	r0, r3
 8009532:	f001 f8c3 	bl	800a6bc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	4a3b      	ldr	r2, [pc, #236]	@ (8009628 <HAL_TIM_PWM_Start_DMA+0x424>)
 800953c:	4293      	cmp	r3, r2
 800953e:	d013      	beq.n	8009568 <HAL_TIM_PWM_Start_DMA+0x364>
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	4a39      	ldr	r2, [pc, #228]	@ (800962c <HAL_TIM_PWM_Start_DMA+0x428>)
 8009546:	4293      	cmp	r3, r2
 8009548:	d00e      	beq.n	8009568 <HAL_TIM_PWM_Start_DMA+0x364>
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4a38      	ldr	r2, [pc, #224]	@ (8009630 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d009      	beq.n	8009568 <HAL_TIM_PWM_Start_DMA+0x364>
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a36      	ldr	r2, [pc, #216]	@ (8009634 <HAL_TIM_PWM_Start_DMA+0x430>)
 800955a:	4293      	cmp	r3, r2
 800955c:	d004      	beq.n	8009568 <HAL_TIM_PWM_Start_DMA+0x364>
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	4a35      	ldr	r2, [pc, #212]	@ (8009638 <HAL_TIM_PWM_Start_DMA+0x434>)
 8009564:	4293      	cmp	r3, r2
 8009566:	d101      	bne.n	800956c <HAL_TIM_PWM_Start_DMA+0x368>
 8009568:	2301      	movs	r3, #1
 800956a:	e000      	b.n	800956e <HAL_TIM_PWM_Start_DMA+0x36a>
 800956c:	2300      	movs	r3, #0
 800956e:	2b00      	cmp	r3, #0
 8009570:	d007      	beq.n	8009582 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009580:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	4a28      	ldr	r2, [pc, #160]	@ (8009628 <HAL_TIM_PWM_Start_DMA+0x424>)
 8009588:	4293      	cmp	r3, r2
 800958a:	d022      	beq.n	80095d2 <HAL_TIM_PWM_Start_DMA+0x3ce>
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009594:	d01d      	beq.n	80095d2 <HAL_TIM_PWM_Start_DMA+0x3ce>
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4a28      	ldr	r2, [pc, #160]	@ (800963c <HAL_TIM_PWM_Start_DMA+0x438>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d018      	beq.n	80095d2 <HAL_TIM_PWM_Start_DMA+0x3ce>
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4a26      	ldr	r2, [pc, #152]	@ (8009640 <HAL_TIM_PWM_Start_DMA+0x43c>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d013      	beq.n	80095d2 <HAL_TIM_PWM_Start_DMA+0x3ce>
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	4a25      	ldr	r2, [pc, #148]	@ (8009644 <HAL_TIM_PWM_Start_DMA+0x440>)
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d00e      	beq.n	80095d2 <HAL_TIM_PWM_Start_DMA+0x3ce>
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	4a1c      	ldr	r2, [pc, #112]	@ (800962c <HAL_TIM_PWM_Start_DMA+0x428>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d009      	beq.n	80095d2 <HAL_TIM_PWM_Start_DMA+0x3ce>
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	4a21      	ldr	r2, [pc, #132]	@ (8009648 <HAL_TIM_PWM_Start_DMA+0x444>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d004      	beq.n	80095d2 <HAL_TIM_PWM_Start_DMA+0x3ce>
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	4a18      	ldr	r2, [pc, #96]	@ (8009630 <HAL_TIM_PWM_Start_DMA+0x42c>)
 80095ce:	4293      	cmp	r3, r2
 80095d0:	d115      	bne.n	80095fe <HAL_TIM_PWM_Start_DMA+0x3fa>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	689a      	ldr	r2, [r3, #8]
 80095d8:	4b1c      	ldr	r3, [pc, #112]	@ (800964c <HAL_TIM_PWM_Start_DMA+0x448>)
 80095da:	4013      	ands	r3, r2
 80095dc:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095de:	693b      	ldr	r3, [r7, #16]
 80095e0:	2b06      	cmp	r3, #6
 80095e2:	d015      	beq.n	8009610 <HAL_TIM_PWM_Start_DMA+0x40c>
 80095e4:	693b      	ldr	r3, [r7, #16]
 80095e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095ea:	d011      	beq.n	8009610 <HAL_TIM_PWM_Start_DMA+0x40c>
      {
        __HAL_TIM_ENABLE(htim);
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	681a      	ldr	r2, [r3, #0]
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f042 0201 	orr.w	r2, r2, #1
 80095fa:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095fc:	e008      	b.n	8009610 <HAL_TIM_PWM_Start_DMA+0x40c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	681a      	ldr	r2, [r3, #0]
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f042 0201 	orr.w	r2, r2, #1
 800960c:	601a      	str	r2, [r3, #0]
 800960e:	e000      	b.n	8009612 <HAL_TIM_PWM_Start_DMA+0x40e>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009610:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8009612:	7dfb      	ldrb	r3, [r7, #23]
}
 8009614:	4618      	mov	r0, r3
 8009616:	3718      	adds	r7, #24
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}
 800961c:	08009d83 	.word	0x08009d83
 8009620:	08009e2b 	.word	0x08009e2b
 8009624:	08009cf1 	.word	0x08009cf1
 8009628:	40010000 	.word	0x40010000
 800962c:	40010400 	.word	0x40010400
 8009630:	40014000 	.word	0x40014000
 8009634:	40014400 	.word	0x40014400
 8009638:	40014800 	.word	0x40014800
 800963c:	40000400 	.word	0x40000400
 8009640:	40000800 	.word	0x40000800
 8009644:	40000c00 	.word	0x40000c00
 8009648:	40001800 	.word	0x40001800
 800964c:	00010007 	.word	0x00010007

08009650 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b084      	sub	sp, #16
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	68db      	ldr	r3, [r3, #12]
 800965e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	691b      	ldr	r3, [r3, #16]
 8009666:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	f003 0302 	and.w	r3, r3, #2
 800966e:	2b00      	cmp	r3, #0
 8009670:	d020      	beq.n	80096b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	f003 0302 	and.w	r3, r3, #2
 8009678:	2b00      	cmp	r3, #0
 800967a:	d01b      	beq.n	80096b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	f06f 0202 	mvn.w	r2, #2
 8009684:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2201      	movs	r2, #1
 800968a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	699b      	ldr	r3, [r3, #24]
 8009692:	f003 0303 	and.w	r3, r3, #3
 8009696:	2b00      	cmp	r3, #0
 8009698:	d003      	beq.n	80096a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800969a:	6878      	ldr	r0, [r7, #4]
 800969c:	f000 faf6 	bl	8009c8c <HAL_TIM_IC_CaptureCallback>
 80096a0:	e005      	b.n	80096ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f000 fae8 	bl	8009c78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f000 faf9 	bl	8009ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2200      	movs	r2, #0
 80096b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	f003 0304 	and.w	r3, r3, #4
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d020      	beq.n	8009700 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	f003 0304 	and.w	r3, r3, #4
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d01b      	beq.n	8009700 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f06f 0204 	mvn.w	r2, #4
 80096d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2202      	movs	r2, #2
 80096d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	699b      	ldr	r3, [r3, #24]
 80096de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d003      	beq.n	80096ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f000 fad0 	bl	8009c8c <HAL_TIM_IC_CaptureCallback>
 80096ec:	e005      	b.n	80096fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f000 fac2 	bl	8009c78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f000 fad3 	bl	8009ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2200      	movs	r2, #0
 80096fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	f003 0308 	and.w	r3, r3, #8
 8009706:	2b00      	cmp	r3, #0
 8009708:	d020      	beq.n	800974c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	f003 0308 	and.w	r3, r3, #8
 8009710:	2b00      	cmp	r3, #0
 8009712:	d01b      	beq.n	800974c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f06f 0208 	mvn.w	r2, #8
 800971c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	2204      	movs	r2, #4
 8009722:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	69db      	ldr	r3, [r3, #28]
 800972a:	f003 0303 	and.w	r3, r3, #3
 800972e:	2b00      	cmp	r3, #0
 8009730:	d003      	beq.n	800973a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f000 faaa 	bl	8009c8c <HAL_TIM_IC_CaptureCallback>
 8009738:	e005      	b.n	8009746 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f000 fa9c 	bl	8009c78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009740:	6878      	ldr	r0, [r7, #4]
 8009742:	f000 faad 	bl	8009ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2200      	movs	r2, #0
 800974a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	f003 0310 	and.w	r3, r3, #16
 8009752:	2b00      	cmp	r3, #0
 8009754:	d020      	beq.n	8009798 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	f003 0310 	and.w	r3, r3, #16
 800975c:	2b00      	cmp	r3, #0
 800975e:	d01b      	beq.n	8009798 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	f06f 0210 	mvn.w	r2, #16
 8009768:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2208      	movs	r2, #8
 800976e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	69db      	ldr	r3, [r3, #28]
 8009776:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800977a:	2b00      	cmp	r3, #0
 800977c:	d003      	beq.n	8009786 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f000 fa84 	bl	8009c8c <HAL_TIM_IC_CaptureCallback>
 8009784:	e005      	b.n	8009792 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f000 fa76 	bl	8009c78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	f000 fa87 	bl	8009ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2200      	movs	r2, #0
 8009796:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	f003 0301 	and.w	r3, r3, #1
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d00c      	beq.n	80097bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	f003 0301 	and.w	r3, r3, #1
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d007      	beq.n	80097bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f06f 0201 	mvn.w	r2, #1
 80097b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f7f8 fb46 	bl	8001e48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d104      	bne.n	80097d0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d00c      	beq.n	80097ea <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d007      	beq.n	80097ea <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80097e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f001 f827 	bl	800a838 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d00c      	beq.n	800980e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d007      	beq.n	800980e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009806:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f001 f81f 	bl	800a84c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009814:	2b00      	cmp	r3, #0
 8009816:	d00c      	beq.n	8009832 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800981e:	2b00      	cmp	r3, #0
 8009820:	d007      	beq.n	8009832 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800982a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800982c:	6878      	ldr	r0, [r7, #4]
 800982e:	f000 fa4b 	bl	8009cc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	f003 0320 	and.w	r3, r3, #32
 8009838:	2b00      	cmp	r3, #0
 800983a:	d00c      	beq.n	8009856 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	f003 0320 	and.w	r3, r3, #32
 8009842:	2b00      	cmp	r3, #0
 8009844:	d007      	beq.n	8009856 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f06f 0220 	mvn.w	r2, #32
 800984e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f000 ffe7 	bl	800a824 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009856:	bf00      	nop
 8009858:	3710      	adds	r7, #16
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}
	...

08009860 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b086      	sub	sp, #24
 8009864:	af00      	add	r7, sp, #0
 8009866:	60f8      	str	r0, [r7, #12]
 8009868:	60b9      	str	r1, [r7, #8]
 800986a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800986c:	2300      	movs	r3, #0
 800986e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009876:	2b01      	cmp	r3, #1
 8009878:	d101      	bne.n	800987e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800987a:	2302      	movs	r3, #2
 800987c:	e0ff      	b.n	8009a7e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	2201      	movs	r2, #1
 8009882:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2b14      	cmp	r3, #20
 800988a:	f200 80f0 	bhi.w	8009a6e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800988e:	a201      	add	r2, pc, #4	@ (adr r2, 8009894 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009894:	080098e9 	.word	0x080098e9
 8009898:	08009a6f 	.word	0x08009a6f
 800989c:	08009a6f 	.word	0x08009a6f
 80098a0:	08009a6f 	.word	0x08009a6f
 80098a4:	08009929 	.word	0x08009929
 80098a8:	08009a6f 	.word	0x08009a6f
 80098ac:	08009a6f 	.word	0x08009a6f
 80098b0:	08009a6f 	.word	0x08009a6f
 80098b4:	0800996b 	.word	0x0800996b
 80098b8:	08009a6f 	.word	0x08009a6f
 80098bc:	08009a6f 	.word	0x08009a6f
 80098c0:	08009a6f 	.word	0x08009a6f
 80098c4:	080099ab 	.word	0x080099ab
 80098c8:	08009a6f 	.word	0x08009a6f
 80098cc:	08009a6f 	.word	0x08009a6f
 80098d0:	08009a6f 	.word	0x08009a6f
 80098d4:	080099ed 	.word	0x080099ed
 80098d8:	08009a6f 	.word	0x08009a6f
 80098dc:	08009a6f 	.word	0x08009a6f
 80098e0:	08009a6f 	.word	0x08009a6f
 80098e4:	08009a2d 	.word	0x08009a2d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	68b9      	ldr	r1, [r7, #8]
 80098ee:	4618      	mov	r0, r3
 80098f0:	f000 fb70 	bl	8009fd4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	699a      	ldr	r2, [r3, #24]
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f042 0208 	orr.w	r2, r2, #8
 8009902:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	699a      	ldr	r2, [r3, #24]
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	f022 0204 	bic.w	r2, r2, #4
 8009912:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	6999      	ldr	r1, [r3, #24]
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	691a      	ldr	r2, [r3, #16]
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	430a      	orrs	r2, r1
 8009924:	619a      	str	r2, [r3, #24]
      break;
 8009926:	e0a5      	b.n	8009a74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	68b9      	ldr	r1, [r7, #8]
 800992e:	4618      	mov	r0, r3
 8009930:	f000 fbe0 	bl	800a0f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	699a      	ldr	r2, [r3, #24]
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009942:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	699a      	ldr	r2, [r3, #24]
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009952:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	6999      	ldr	r1, [r3, #24]
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	691b      	ldr	r3, [r3, #16]
 800995e:	021a      	lsls	r2, r3, #8
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	430a      	orrs	r2, r1
 8009966:	619a      	str	r2, [r3, #24]
      break;
 8009968:	e084      	b.n	8009a74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	68b9      	ldr	r1, [r7, #8]
 8009970:	4618      	mov	r0, r3
 8009972:	f000 fc49 	bl	800a208 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	69da      	ldr	r2, [r3, #28]
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f042 0208 	orr.w	r2, r2, #8
 8009984:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	69da      	ldr	r2, [r3, #28]
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	f022 0204 	bic.w	r2, r2, #4
 8009994:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	69d9      	ldr	r1, [r3, #28]
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	691a      	ldr	r2, [r3, #16]
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	430a      	orrs	r2, r1
 80099a6:	61da      	str	r2, [r3, #28]
      break;
 80099a8:	e064      	b.n	8009a74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	68b9      	ldr	r1, [r7, #8]
 80099b0:	4618      	mov	r0, r3
 80099b2:	f000 fcb1 	bl	800a318 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	69da      	ldr	r2, [r3, #28]
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80099c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	69da      	ldr	r2, [r3, #28]
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80099d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	69d9      	ldr	r1, [r3, #28]
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	691b      	ldr	r3, [r3, #16]
 80099e0:	021a      	lsls	r2, r3, #8
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	430a      	orrs	r2, r1
 80099e8:	61da      	str	r2, [r3, #28]
      break;
 80099ea:	e043      	b.n	8009a74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	68b9      	ldr	r1, [r7, #8]
 80099f2:	4618      	mov	r0, r3
 80099f4:	f000 fcfa 	bl	800a3ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f042 0208 	orr.w	r2, r2, #8
 8009a06:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	f022 0204 	bic.w	r2, r2, #4
 8009a16:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	691a      	ldr	r2, [r3, #16]
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	430a      	orrs	r2, r1
 8009a28:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009a2a:	e023      	b.n	8009a74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	68b9      	ldr	r1, [r7, #8]
 8009a32:	4618      	mov	r0, r3
 8009a34:	f000 fd3e 	bl	800a4b4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009a46:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009a56:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	691b      	ldr	r3, [r3, #16]
 8009a62:	021a      	lsls	r2, r3, #8
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	430a      	orrs	r2, r1
 8009a6a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009a6c:	e002      	b.n	8009a74 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	75fb      	strb	r3, [r7, #23]
      break;
 8009a72:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	2200      	movs	r2, #0
 8009a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009a7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	3718      	adds	r7, #24
 8009a82:	46bd      	mov	sp, r7
 8009a84:	bd80      	pop	{r7, pc}
 8009a86:	bf00      	nop

08009a88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b084      	sub	sp, #16
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
 8009a90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009a92:	2300      	movs	r3, #0
 8009a94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a9c:	2b01      	cmp	r3, #1
 8009a9e:	d101      	bne.n	8009aa4 <HAL_TIM_ConfigClockSource+0x1c>
 8009aa0:	2302      	movs	r3, #2
 8009aa2:	e0dc      	b.n	8009c5e <HAL_TIM_ConfigClockSource+0x1d6>
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2201      	movs	r2, #1
 8009aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2202      	movs	r2, #2
 8009ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	689b      	ldr	r3, [r3, #8]
 8009aba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009abc:	68ba      	ldr	r2, [r7, #8]
 8009abe:	4b6a      	ldr	r3, [pc, #424]	@ (8009c68 <HAL_TIM_ConfigClockSource+0x1e0>)
 8009ac0:	4013      	ands	r3, r2
 8009ac2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009aca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	68ba      	ldr	r2, [r7, #8]
 8009ad2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	4a64      	ldr	r2, [pc, #400]	@ (8009c6c <HAL_TIM_ConfigClockSource+0x1e4>)
 8009ada:	4293      	cmp	r3, r2
 8009adc:	f000 80a9 	beq.w	8009c32 <HAL_TIM_ConfigClockSource+0x1aa>
 8009ae0:	4a62      	ldr	r2, [pc, #392]	@ (8009c6c <HAL_TIM_ConfigClockSource+0x1e4>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	f200 80ae 	bhi.w	8009c44 <HAL_TIM_ConfigClockSource+0x1bc>
 8009ae8:	4a61      	ldr	r2, [pc, #388]	@ (8009c70 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009aea:	4293      	cmp	r3, r2
 8009aec:	f000 80a1 	beq.w	8009c32 <HAL_TIM_ConfigClockSource+0x1aa>
 8009af0:	4a5f      	ldr	r2, [pc, #380]	@ (8009c70 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009af2:	4293      	cmp	r3, r2
 8009af4:	f200 80a6 	bhi.w	8009c44 <HAL_TIM_ConfigClockSource+0x1bc>
 8009af8:	4a5e      	ldr	r2, [pc, #376]	@ (8009c74 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	f000 8099 	beq.w	8009c32 <HAL_TIM_ConfigClockSource+0x1aa>
 8009b00:	4a5c      	ldr	r2, [pc, #368]	@ (8009c74 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	f200 809e 	bhi.w	8009c44 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b08:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009b0c:	f000 8091 	beq.w	8009c32 <HAL_TIM_ConfigClockSource+0x1aa>
 8009b10:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009b14:	f200 8096 	bhi.w	8009c44 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b1c:	f000 8089 	beq.w	8009c32 <HAL_TIM_ConfigClockSource+0x1aa>
 8009b20:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b24:	f200 808e 	bhi.w	8009c44 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009b2c:	d03e      	beq.n	8009bac <HAL_TIM_ConfigClockSource+0x124>
 8009b2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009b32:	f200 8087 	bhi.w	8009c44 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b3a:	f000 8086 	beq.w	8009c4a <HAL_TIM_ConfigClockSource+0x1c2>
 8009b3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b42:	d87f      	bhi.n	8009c44 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b44:	2b70      	cmp	r3, #112	@ 0x70
 8009b46:	d01a      	beq.n	8009b7e <HAL_TIM_ConfigClockSource+0xf6>
 8009b48:	2b70      	cmp	r3, #112	@ 0x70
 8009b4a:	d87b      	bhi.n	8009c44 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b4c:	2b60      	cmp	r3, #96	@ 0x60
 8009b4e:	d050      	beq.n	8009bf2 <HAL_TIM_ConfigClockSource+0x16a>
 8009b50:	2b60      	cmp	r3, #96	@ 0x60
 8009b52:	d877      	bhi.n	8009c44 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b54:	2b50      	cmp	r3, #80	@ 0x50
 8009b56:	d03c      	beq.n	8009bd2 <HAL_TIM_ConfigClockSource+0x14a>
 8009b58:	2b50      	cmp	r3, #80	@ 0x50
 8009b5a:	d873      	bhi.n	8009c44 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b5c:	2b40      	cmp	r3, #64	@ 0x40
 8009b5e:	d058      	beq.n	8009c12 <HAL_TIM_ConfigClockSource+0x18a>
 8009b60:	2b40      	cmp	r3, #64	@ 0x40
 8009b62:	d86f      	bhi.n	8009c44 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b64:	2b30      	cmp	r3, #48	@ 0x30
 8009b66:	d064      	beq.n	8009c32 <HAL_TIM_ConfigClockSource+0x1aa>
 8009b68:	2b30      	cmp	r3, #48	@ 0x30
 8009b6a:	d86b      	bhi.n	8009c44 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b6c:	2b20      	cmp	r3, #32
 8009b6e:	d060      	beq.n	8009c32 <HAL_TIM_ConfigClockSource+0x1aa>
 8009b70:	2b20      	cmp	r3, #32
 8009b72:	d867      	bhi.n	8009c44 <HAL_TIM_ConfigClockSource+0x1bc>
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d05c      	beq.n	8009c32 <HAL_TIM_ConfigClockSource+0x1aa>
 8009b78:	2b10      	cmp	r3, #16
 8009b7a:	d05a      	beq.n	8009c32 <HAL_TIM_ConfigClockSource+0x1aa>
 8009b7c:	e062      	b.n	8009c44 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009b8e:	f000 fd75 	bl	800a67c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	689b      	ldr	r3, [r3, #8]
 8009b98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009ba0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	68ba      	ldr	r2, [r7, #8]
 8009ba8:	609a      	str	r2, [r3, #8]
      break;
 8009baa:	e04f      	b.n	8009c4c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009bbc:	f000 fd5e 	bl	800a67c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	689a      	ldr	r2, [r3, #8]
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009bce:	609a      	str	r2, [r3, #8]
      break;
 8009bd0:	e03c      	b.n	8009c4c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009bde:	461a      	mov	r2, r3
 8009be0:	f000 fcce 	bl	800a580 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	2150      	movs	r1, #80	@ 0x50
 8009bea:	4618      	mov	r0, r3
 8009bec:	f000 fd28 	bl	800a640 <TIM_ITRx_SetConfig>
      break;
 8009bf0:	e02c      	b.n	8009c4c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009bfe:	461a      	mov	r2, r3
 8009c00:	f000 fced 	bl	800a5de <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	2160      	movs	r1, #96	@ 0x60
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	f000 fd18 	bl	800a640 <TIM_ITRx_SetConfig>
      break;
 8009c10:	e01c      	b.n	8009c4c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c1e:	461a      	mov	r2, r3
 8009c20:	f000 fcae 	bl	800a580 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	2140      	movs	r1, #64	@ 0x40
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	f000 fd08 	bl	800a640 <TIM_ITRx_SetConfig>
      break;
 8009c30:	e00c      	b.n	8009c4c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681a      	ldr	r2, [r3, #0]
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	4619      	mov	r1, r3
 8009c3c:	4610      	mov	r0, r2
 8009c3e:	f000 fcff 	bl	800a640 <TIM_ITRx_SetConfig>
      break;
 8009c42:	e003      	b.n	8009c4c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8009c44:	2301      	movs	r3, #1
 8009c46:	73fb      	strb	r3, [r7, #15]
      break;
 8009c48:	e000      	b.n	8009c4c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8009c4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2201      	movs	r2, #1
 8009c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2200      	movs	r2, #0
 8009c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3710      	adds	r7, #16
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}
 8009c66:	bf00      	nop
 8009c68:	ffceff88 	.word	0xffceff88
 8009c6c:	00100040 	.word	0x00100040
 8009c70:	00100030 	.word	0x00100030
 8009c74:	00100020 	.word	0x00100020

08009c78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b083      	sub	sp, #12
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009c80:	bf00      	nop
 8009c82:	370c      	adds	r7, #12
 8009c84:	46bd      	mov	sp, r7
 8009c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8a:	4770      	bx	lr

08009c8c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009c8c:	b480      	push	{r7}
 8009c8e:	b083      	sub	sp, #12
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009c94:	bf00      	nop
 8009c96:	370c      	adds	r7, #12
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9e:	4770      	bx	lr

08009ca0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b083      	sub	sp, #12
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009ca8:	bf00      	nop
 8009caa:	370c      	adds	r7, #12
 8009cac:	46bd      	mov	sp, r7
 8009cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb2:	4770      	bx	lr

08009cb4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b083      	sub	sp, #12
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8009cbc:	bf00      	nop
 8009cbe:	370c      	adds	r7, #12
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc6:	4770      	bx	lr

08009cc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b083      	sub	sp, #12
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009cd0:	bf00      	nop
 8009cd2:	370c      	adds	r7, #12
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cda:	4770      	bx	lr

08009cdc <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8009cdc:	b480      	push	{r7}
 8009cde:	b083      	sub	sp, #12
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8009ce4:	bf00      	nop
 8009ce6:	370c      	adds	r7, #12
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cee:	4770      	bx	lr

08009cf0 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b084      	sub	sp, #16
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cfc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d02:	687a      	ldr	r2, [r7, #4]
 8009d04:	429a      	cmp	r2, r3
 8009d06:	d107      	bne.n	8009d18 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	2201      	movs	r2, #1
 8009d12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009d16:	e02a      	b.n	8009d6e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d1c:	687a      	ldr	r2, [r7, #4]
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	d107      	bne.n	8009d32 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	2202      	movs	r2, #2
 8009d26:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009d30:	e01d      	b.n	8009d6e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d36:	687a      	ldr	r2, [r7, #4]
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	d107      	bne.n	8009d4c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	2204      	movs	r2, #4
 8009d40:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2201      	movs	r2, #1
 8009d46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009d4a:	e010      	b.n	8009d6e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d50:	687a      	ldr	r2, [r7, #4]
 8009d52:	429a      	cmp	r2, r3
 8009d54:	d107      	bne.n	8009d66 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	2208      	movs	r2, #8
 8009d5a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	2201      	movs	r2, #1
 8009d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009d64:	e003      	b.n	8009d6e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2201      	movs	r2, #1
 8009d6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8009d6e:	68f8      	ldr	r0, [r7, #12]
 8009d70:	f7ff ffb4 	bl	8009cdc <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	2200      	movs	r2, #0
 8009d78:	771a      	strb	r2, [r3, #28]
}
 8009d7a:	bf00      	nop
 8009d7c:	3710      	adds	r7, #16
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}

08009d82 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8009d82:	b580      	push	{r7, lr}
 8009d84:	b084      	sub	sp, #16
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d8e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d94:	687a      	ldr	r2, [r7, #4]
 8009d96:	429a      	cmp	r2, r3
 8009d98:	d10b      	bne.n	8009db2 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	2201      	movs	r2, #1
 8009d9e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	69db      	ldr	r3, [r3, #28]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d136      	bne.n	8009e16 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	2201      	movs	r2, #1
 8009dac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009db0:	e031      	b.n	8009e16 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009db6:	687a      	ldr	r2, [r7, #4]
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d10b      	bne.n	8009dd4 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	2202      	movs	r2, #2
 8009dc0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	69db      	ldr	r3, [r3, #28]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d125      	bne.n	8009e16 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	2201      	movs	r2, #1
 8009dce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009dd2:	e020      	b.n	8009e16 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dd8:	687a      	ldr	r2, [r7, #4]
 8009dda:	429a      	cmp	r2, r3
 8009ddc:	d10b      	bne.n	8009df6 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	2204      	movs	r2, #4
 8009de2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	69db      	ldr	r3, [r3, #28]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d114      	bne.n	8009e16 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	2201      	movs	r2, #1
 8009df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009df4:	e00f      	b.n	8009e16 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dfa:	687a      	ldr	r2, [r7, #4]
 8009dfc:	429a      	cmp	r2, r3
 8009dfe:	d10a      	bne.n	8009e16 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	2208      	movs	r2, #8
 8009e04:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	69db      	ldr	r3, [r3, #28]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d103      	bne.n	8009e16 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	2201      	movs	r2, #1
 8009e12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e16:	68f8      	ldr	r0, [r7, #12]
 8009e18:	f7ff ff42 	bl	8009ca0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	2200      	movs	r2, #0
 8009e20:	771a      	strb	r2, [r3, #28]
}
 8009e22:	bf00      	nop
 8009e24:	3710      	adds	r7, #16
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}

08009e2a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009e2a:	b580      	push	{r7, lr}
 8009e2c:	b084      	sub	sp, #16
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e36:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e3c:	687a      	ldr	r2, [r7, #4]
 8009e3e:	429a      	cmp	r2, r3
 8009e40:	d103      	bne.n	8009e4a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	2201      	movs	r2, #1
 8009e46:	771a      	strb	r2, [r3, #28]
 8009e48:	e019      	b.n	8009e7e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e4e:	687a      	ldr	r2, [r7, #4]
 8009e50:	429a      	cmp	r2, r3
 8009e52:	d103      	bne.n	8009e5c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	2202      	movs	r2, #2
 8009e58:	771a      	strb	r2, [r3, #28]
 8009e5a:	e010      	b.n	8009e7e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e60:	687a      	ldr	r2, [r7, #4]
 8009e62:	429a      	cmp	r2, r3
 8009e64:	d103      	bne.n	8009e6e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	2204      	movs	r2, #4
 8009e6a:	771a      	strb	r2, [r3, #28]
 8009e6c:	e007      	b.n	8009e7e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e72:	687a      	ldr	r2, [r7, #4]
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d102      	bne.n	8009e7e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	2208      	movs	r2, #8
 8009e7c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8009e7e:	68f8      	ldr	r0, [r7, #12]
 8009e80:	f7ff ff18 	bl	8009cb4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	2200      	movs	r2, #0
 8009e88:	771a      	strb	r2, [r3, #28]
}
 8009e8a:	bf00      	nop
 8009e8c:	3710      	adds	r7, #16
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}
	...

08009e94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009e94:	b480      	push	{r7}
 8009e96:	b085      	sub	sp, #20
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
 8009e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	4a43      	ldr	r2, [pc, #268]	@ (8009fb4 <TIM_Base_SetConfig+0x120>)
 8009ea8:	4293      	cmp	r3, r2
 8009eaa:	d013      	beq.n	8009ed4 <TIM_Base_SetConfig+0x40>
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009eb2:	d00f      	beq.n	8009ed4 <TIM_Base_SetConfig+0x40>
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	4a40      	ldr	r2, [pc, #256]	@ (8009fb8 <TIM_Base_SetConfig+0x124>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d00b      	beq.n	8009ed4 <TIM_Base_SetConfig+0x40>
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	4a3f      	ldr	r2, [pc, #252]	@ (8009fbc <TIM_Base_SetConfig+0x128>)
 8009ec0:	4293      	cmp	r3, r2
 8009ec2:	d007      	beq.n	8009ed4 <TIM_Base_SetConfig+0x40>
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	4a3e      	ldr	r2, [pc, #248]	@ (8009fc0 <TIM_Base_SetConfig+0x12c>)
 8009ec8:	4293      	cmp	r3, r2
 8009eca:	d003      	beq.n	8009ed4 <TIM_Base_SetConfig+0x40>
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	4a3d      	ldr	r2, [pc, #244]	@ (8009fc4 <TIM_Base_SetConfig+0x130>)
 8009ed0:	4293      	cmp	r3, r2
 8009ed2:	d108      	bne.n	8009ee6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009eda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	685b      	ldr	r3, [r3, #4]
 8009ee0:	68fa      	ldr	r2, [r7, #12]
 8009ee2:	4313      	orrs	r3, r2
 8009ee4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	4a32      	ldr	r2, [pc, #200]	@ (8009fb4 <TIM_Base_SetConfig+0x120>)
 8009eea:	4293      	cmp	r3, r2
 8009eec:	d01f      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ef4:	d01b      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	4a2f      	ldr	r2, [pc, #188]	@ (8009fb8 <TIM_Base_SetConfig+0x124>)
 8009efa:	4293      	cmp	r3, r2
 8009efc:	d017      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	4a2e      	ldr	r2, [pc, #184]	@ (8009fbc <TIM_Base_SetConfig+0x128>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d013      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	4a2d      	ldr	r2, [pc, #180]	@ (8009fc0 <TIM_Base_SetConfig+0x12c>)
 8009f0a:	4293      	cmp	r3, r2
 8009f0c:	d00f      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	4a2c      	ldr	r2, [pc, #176]	@ (8009fc4 <TIM_Base_SetConfig+0x130>)
 8009f12:	4293      	cmp	r3, r2
 8009f14:	d00b      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	4a2b      	ldr	r2, [pc, #172]	@ (8009fc8 <TIM_Base_SetConfig+0x134>)
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d007      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	4a2a      	ldr	r2, [pc, #168]	@ (8009fcc <TIM_Base_SetConfig+0x138>)
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d003      	beq.n	8009f2e <TIM_Base_SetConfig+0x9a>
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	4a29      	ldr	r2, [pc, #164]	@ (8009fd0 <TIM_Base_SetConfig+0x13c>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d108      	bne.n	8009f40 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	68db      	ldr	r3, [r3, #12]
 8009f3a:	68fa      	ldr	r2, [r7, #12]
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	695b      	ldr	r3, [r3, #20]
 8009f4a:	4313      	orrs	r3, r2
 8009f4c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	689a      	ldr	r2, [r3, #8]
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009f56:	683b      	ldr	r3, [r7, #0]
 8009f58:	681a      	ldr	r2, [r3, #0]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	4a14      	ldr	r2, [pc, #80]	@ (8009fb4 <TIM_Base_SetConfig+0x120>)
 8009f62:	4293      	cmp	r3, r2
 8009f64:	d00f      	beq.n	8009f86 <TIM_Base_SetConfig+0xf2>
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	4a16      	ldr	r2, [pc, #88]	@ (8009fc4 <TIM_Base_SetConfig+0x130>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d00b      	beq.n	8009f86 <TIM_Base_SetConfig+0xf2>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	4a15      	ldr	r2, [pc, #84]	@ (8009fc8 <TIM_Base_SetConfig+0x134>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d007      	beq.n	8009f86 <TIM_Base_SetConfig+0xf2>
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	4a14      	ldr	r2, [pc, #80]	@ (8009fcc <TIM_Base_SetConfig+0x138>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d003      	beq.n	8009f86 <TIM_Base_SetConfig+0xf2>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	4a13      	ldr	r2, [pc, #76]	@ (8009fd0 <TIM_Base_SetConfig+0x13c>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d103      	bne.n	8009f8e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	691a      	ldr	r2, [r3, #16]
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f043 0204 	orr.w	r2, r3, #4
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2201      	movs	r2, #1
 8009f9e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	68fa      	ldr	r2, [r7, #12]
 8009fa4:	601a      	str	r2, [r3, #0]
}
 8009fa6:	bf00      	nop
 8009fa8:	3714      	adds	r7, #20
 8009faa:	46bd      	mov	sp, r7
 8009fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb0:	4770      	bx	lr
 8009fb2:	bf00      	nop
 8009fb4:	40010000 	.word	0x40010000
 8009fb8:	40000400 	.word	0x40000400
 8009fbc:	40000800 	.word	0x40000800
 8009fc0:	40000c00 	.word	0x40000c00
 8009fc4:	40010400 	.word	0x40010400
 8009fc8:	40014000 	.word	0x40014000
 8009fcc:	40014400 	.word	0x40014400
 8009fd0:	40014800 	.word	0x40014800

08009fd4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b087      	sub	sp, #28
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
 8009fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6a1b      	ldr	r3, [r3, #32]
 8009fe2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6a1b      	ldr	r3, [r3, #32]
 8009fe8:	f023 0201 	bic.w	r2, r3, #1
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	685b      	ldr	r3, [r3, #4]
 8009ff4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	699b      	ldr	r3, [r3, #24]
 8009ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009ffc:	68fa      	ldr	r2, [r7, #12]
 8009ffe:	4b37      	ldr	r3, [pc, #220]	@ (800a0dc <TIM_OC1_SetConfig+0x108>)
 800a000:	4013      	ands	r3, r2
 800a002:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	f023 0303 	bic.w	r3, r3, #3
 800a00a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	68fa      	ldr	r2, [r7, #12]
 800a012:	4313      	orrs	r3, r2
 800a014:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a016:	697b      	ldr	r3, [r7, #20]
 800a018:	f023 0302 	bic.w	r3, r3, #2
 800a01c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	689b      	ldr	r3, [r3, #8]
 800a022:	697a      	ldr	r2, [r7, #20]
 800a024:	4313      	orrs	r3, r2
 800a026:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	4a2d      	ldr	r2, [pc, #180]	@ (800a0e0 <TIM_OC1_SetConfig+0x10c>)
 800a02c:	4293      	cmp	r3, r2
 800a02e:	d00f      	beq.n	800a050 <TIM_OC1_SetConfig+0x7c>
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	4a2c      	ldr	r2, [pc, #176]	@ (800a0e4 <TIM_OC1_SetConfig+0x110>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d00b      	beq.n	800a050 <TIM_OC1_SetConfig+0x7c>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	4a2b      	ldr	r2, [pc, #172]	@ (800a0e8 <TIM_OC1_SetConfig+0x114>)
 800a03c:	4293      	cmp	r3, r2
 800a03e:	d007      	beq.n	800a050 <TIM_OC1_SetConfig+0x7c>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	4a2a      	ldr	r2, [pc, #168]	@ (800a0ec <TIM_OC1_SetConfig+0x118>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d003      	beq.n	800a050 <TIM_OC1_SetConfig+0x7c>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	4a29      	ldr	r2, [pc, #164]	@ (800a0f0 <TIM_OC1_SetConfig+0x11c>)
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d10c      	bne.n	800a06a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	f023 0308 	bic.w	r3, r3, #8
 800a056:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	68db      	ldr	r3, [r3, #12]
 800a05c:	697a      	ldr	r2, [r7, #20]
 800a05e:	4313      	orrs	r3, r2
 800a060:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a062:	697b      	ldr	r3, [r7, #20]
 800a064:	f023 0304 	bic.w	r3, r3, #4
 800a068:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	4a1c      	ldr	r2, [pc, #112]	@ (800a0e0 <TIM_OC1_SetConfig+0x10c>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d00f      	beq.n	800a092 <TIM_OC1_SetConfig+0xbe>
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	4a1b      	ldr	r2, [pc, #108]	@ (800a0e4 <TIM_OC1_SetConfig+0x110>)
 800a076:	4293      	cmp	r3, r2
 800a078:	d00b      	beq.n	800a092 <TIM_OC1_SetConfig+0xbe>
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	4a1a      	ldr	r2, [pc, #104]	@ (800a0e8 <TIM_OC1_SetConfig+0x114>)
 800a07e:	4293      	cmp	r3, r2
 800a080:	d007      	beq.n	800a092 <TIM_OC1_SetConfig+0xbe>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	4a19      	ldr	r2, [pc, #100]	@ (800a0ec <TIM_OC1_SetConfig+0x118>)
 800a086:	4293      	cmp	r3, r2
 800a088:	d003      	beq.n	800a092 <TIM_OC1_SetConfig+0xbe>
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	4a18      	ldr	r2, [pc, #96]	@ (800a0f0 <TIM_OC1_SetConfig+0x11c>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d111      	bne.n	800a0b6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a092:	693b      	ldr	r3, [r7, #16]
 800a094:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a098:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a09a:	693b      	ldr	r3, [r7, #16]
 800a09c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a0a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	695b      	ldr	r3, [r3, #20]
 800a0a6:	693a      	ldr	r2, [r7, #16]
 800a0a8:	4313      	orrs	r3, r2
 800a0aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	699b      	ldr	r3, [r3, #24]
 800a0b0:	693a      	ldr	r2, [r7, #16]
 800a0b2:	4313      	orrs	r3, r2
 800a0b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	693a      	ldr	r2, [r7, #16]
 800a0ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	68fa      	ldr	r2, [r7, #12]
 800a0c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a0c2:	683b      	ldr	r3, [r7, #0]
 800a0c4:	685a      	ldr	r2, [r3, #4]
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	697a      	ldr	r2, [r7, #20]
 800a0ce:	621a      	str	r2, [r3, #32]
}
 800a0d0:	bf00      	nop
 800a0d2:	371c      	adds	r7, #28
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0da:	4770      	bx	lr
 800a0dc:	fffeff8f 	.word	0xfffeff8f
 800a0e0:	40010000 	.word	0x40010000
 800a0e4:	40010400 	.word	0x40010400
 800a0e8:	40014000 	.word	0x40014000
 800a0ec:	40014400 	.word	0x40014400
 800a0f0:	40014800 	.word	0x40014800

0800a0f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b087      	sub	sp, #28
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
 800a0fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	6a1b      	ldr	r3, [r3, #32]
 800a102:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	6a1b      	ldr	r3, [r3, #32]
 800a108:	f023 0210 	bic.w	r2, r3, #16
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	699b      	ldr	r3, [r3, #24]
 800a11a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a11c:	68fa      	ldr	r2, [r7, #12]
 800a11e:	4b34      	ldr	r3, [pc, #208]	@ (800a1f0 <TIM_OC2_SetConfig+0xfc>)
 800a120:	4013      	ands	r3, r2
 800a122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a12a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	021b      	lsls	r3, r3, #8
 800a132:	68fa      	ldr	r2, [r7, #12]
 800a134:	4313      	orrs	r3, r2
 800a136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	f023 0320 	bic.w	r3, r3, #32
 800a13e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	689b      	ldr	r3, [r3, #8]
 800a144:	011b      	lsls	r3, r3, #4
 800a146:	697a      	ldr	r2, [r7, #20]
 800a148:	4313      	orrs	r3, r2
 800a14a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	4a29      	ldr	r2, [pc, #164]	@ (800a1f4 <TIM_OC2_SetConfig+0x100>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d003      	beq.n	800a15c <TIM_OC2_SetConfig+0x68>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	4a28      	ldr	r2, [pc, #160]	@ (800a1f8 <TIM_OC2_SetConfig+0x104>)
 800a158:	4293      	cmp	r3, r2
 800a15a:	d10d      	bne.n	800a178 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a162:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	68db      	ldr	r3, [r3, #12]
 800a168:	011b      	lsls	r3, r3, #4
 800a16a:	697a      	ldr	r2, [r7, #20]
 800a16c:	4313      	orrs	r3, r2
 800a16e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a170:	697b      	ldr	r3, [r7, #20]
 800a172:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a176:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	4a1e      	ldr	r2, [pc, #120]	@ (800a1f4 <TIM_OC2_SetConfig+0x100>)
 800a17c:	4293      	cmp	r3, r2
 800a17e:	d00f      	beq.n	800a1a0 <TIM_OC2_SetConfig+0xac>
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	4a1d      	ldr	r2, [pc, #116]	@ (800a1f8 <TIM_OC2_SetConfig+0x104>)
 800a184:	4293      	cmp	r3, r2
 800a186:	d00b      	beq.n	800a1a0 <TIM_OC2_SetConfig+0xac>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	4a1c      	ldr	r2, [pc, #112]	@ (800a1fc <TIM_OC2_SetConfig+0x108>)
 800a18c:	4293      	cmp	r3, r2
 800a18e:	d007      	beq.n	800a1a0 <TIM_OC2_SetConfig+0xac>
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	4a1b      	ldr	r2, [pc, #108]	@ (800a200 <TIM_OC2_SetConfig+0x10c>)
 800a194:	4293      	cmp	r3, r2
 800a196:	d003      	beq.n	800a1a0 <TIM_OC2_SetConfig+0xac>
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	4a1a      	ldr	r2, [pc, #104]	@ (800a204 <TIM_OC2_SetConfig+0x110>)
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d113      	bne.n	800a1c8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a1a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a1a8:	693b      	ldr	r3, [r7, #16]
 800a1aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a1ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	695b      	ldr	r3, [r3, #20]
 800a1b4:	009b      	lsls	r3, r3, #2
 800a1b6:	693a      	ldr	r2, [r7, #16]
 800a1b8:	4313      	orrs	r3, r2
 800a1ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	699b      	ldr	r3, [r3, #24]
 800a1c0:	009b      	lsls	r3, r3, #2
 800a1c2:	693a      	ldr	r2, [r7, #16]
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	693a      	ldr	r2, [r7, #16]
 800a1cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	68fa      	ldr	r2, [r7, #12]
 800a1d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	685a      	ldr	r2, [r3, #4]
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	697a      	ldr	r2, [r7, #20]
 800a1e0:	621a      	str	r2, [r3, #32]
}
 800a1e2:	bf00      	nop
 800a1e4:	371c      	adds	r7, #28
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ec:	4770      	bx	lr
 800a1ee:	bf00      	nop
 800a1f0:	feff8fff 	.word	0xfeff8fff
 800a1f4:	40010000 	.word	0x40010000
 800a1f8:	40010400 	.word	0x40010400
 800a1fc:	40014000 	.word	0x40014000
 800a200:	40014400 	.word	0x40014400
 800a204:	40014800 	.word	0x40014800

0800a208 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a208:	b480      	push	{r7}
 800a20a:	b087      	sub	sp, #28
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
 800a210:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6a1b      	ldr	r3, [r3, #32]
 800a216:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6a1b      	ldr	r3, [r3, #32]
 800a21c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	685b      	ldr	r3, [r3, #4]
 800a228:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	69db      	ldr	r3, [r3, #28]
 800a22e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a230:	68fa      	ldr	r2, [r7, #12]
 800a232:	4b33      	ldr	r3, [pc, #204]	@ (800a300 <TIM_OC3_SetConfig+0xf8>)
 800a234:	4013      	ands	r3, r2
 800a236:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	f023 0303 	bic.w	r3, r3, #3
 800a23e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	68fa      	ldr	r2, [r7, #12]
 800a246:	4313      	orrs	r3, r2
 800a248:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a24a:	697b      	ldr	r3, [r7, #20]
 800a24c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a250:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	689b      	ldr	r3, [r3, #8]
 800a256:	021b      	lsls	r3, r3, #8
 800a258:	697a      	ldr	r2, [r7, #20]
 800a25a:	4313      	orrs	r3, r2
 800a25c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	4a28      	ldr	r2, [pc, #160]	@ (800a304 <TIM_OC3_SetConfig+0xfc>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d003      	beq.n	800a26e <TIM_OC3_SetConfig+0x66>
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	4a27      	ldr	r2, [pc, #156]	@ (800a308 <TIM_OC3_SetConfig+0x100>)
 800a26a:	4293      	cmp	r3, r2
 800a26c:	d10d      	bne.n	800a28a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a26e:	697b      	ldr	r3, [r7, #20]
 800a270:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a274:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	68db      	ldr	r3, [r3, #12]
 800a27a:	021b      	lsls	r3, r3, #8
 800a27c:	697a      	ldr	r2, [r7, #20]
 800a27e:	4313      	orrs	r3, r2
 800a280:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a288:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	4a1d      	ldr	r2, [pc, #116]	@ (800a304 <TIM_OC3_SetConfig+0xfc>)
 800a28e:	4293      	cmp	r3, r2
 800a290:	d00f      	beq.n	800a2b2 <TIM_OC3_SetConfig+0xaa>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	4a1c      	ldr	r2, [pc, #112]	@ (800a308 <TIM_OC3_SetConfig+0x100>)
 800a296:	4293      	cmp	r3, r2
 800a298:	d00b      	beq.n	800a2b2 <TIM_OC3_SetConfig+0xaa>
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	4a1b      	ldr	r2, [pc, #108]	@ (800a30c <TIM_OC3_SetConfig+0x104>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d007      	beq.n	800a2b2 <TIM_OC3_SetConfig+0xaa>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	4a1a      	ldr	r2, [pc, #104]	@ (800a310 <TIM_OC3_SetConfig+0x108>)
 800a2a6:	4293      	cmp	r3, r2
 800a2a8:	d003      	beq.n	800a2b2 <TIM_OC3_SetConfig+0xaa>
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	4a19      	ldr	r2, [pc, #100]	@ (800a314 <TIM_OC3_SetConfig+0x10c>)
 800a2ae:	4293      	cmp	r3, r2
 800a2b0:	d113      	bne.n	800a2da <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a2b2:	693b      	ldr	r3, [r7, #16]
 800a2b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a2b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a2c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	695b      	ldr	r3, [r3, #20]
 800a2c6:	011b      	lsls	r3, r3, #4
 800a2c8:	693a      	ldr	r2, [r7, #16]
 800a2ca:	4313      	orrs	r3, r2
 800a2cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	699b      	ldr	r3, [r3, #24]
 800a2d2:	011b      	lsls	r3, r3, #4
 800a2d4:	693a      	ldr	r2, [r7, #16]
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	693a      	ldr	r2, [r7, #16]
 800a2de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	68fa      	ldr	r2, [r7, #12]
 800a2e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	685a      	ldr	r2, [r3, #4]
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	697a      	ldr	r2, [r7, #20]
 800a2f2:	621a      	str	r2, [r3, #32]
}
 800a2f4:	bf00      	nop
 800a2f6:	371c      	adds	r7, #28
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fe:	4770      	bx	lr
 800a300:	fffeff8f 	.word	0xfffeff8f
 800a304:	40010000 	.word	0x40010000
 800a308:	40010400 	.word	0x40010400
 800a30c:	40014000 	.word	0x40014000
 800a310:	40014400 	.word	0x40014400
 800a314:	40014800 	.word	0x40014800

0800a318 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a318:	b480      	push	{r7}
 800a31a:	b087      	sub	sp, #28
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
 800a320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	6a1b      	ldr	r3, [r3, #32]
 800a326:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	6a1b      	ldr	r3, [r3, #32]
 800a32c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	685b      	ldr	r3, [r3, #4]
 800a338:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	69db      	ldr	r3, [r3, #28]
 800a33e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a340:	68fa      	ldr	r2, [r7, #12]
 800a342:	4b24      	ldr	r3, [pc, #144]	@ (800a3d4 <TIM_OC4_SetConfig+0xbc>)
 800a344:	4013      	ands	r3, r2
 800a346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a34e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	021b      	lsls	r3, r3, #8
 800a356:	68fa      	ldr	r2, [r7, #12]
 800a358:	4313      	orrs	r3, r2
 800a35a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a35c:	693b      	ldr	r3, [r7, #16]
 800a35e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a362:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	031b      	lsls	r3, r3, #12
 800a36a:	693a      	ldr	r2, [r7, #16]
 800a36c:	4313      	orrs	r3, r2
 800a36e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	4a19      	ldr	r2, [pc, #100]	@ (800a3d8 <TIM_OC4_SetConfig+0xc0>)
 800a374:	4293      	cmp	r3, r2
 800a376:	d00f      	beq.n	800a398 <TIM_OC4_SetConfig+0x80>
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	4a18      	ldr	r2, [pc, #96]	@ (800a3dc <TIM_OC4_SetConfig+0xc4>)
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d00b      	beq.n	800a398 <TIM_OC4_SetConfig+0x80>
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	4a17      	ldr	r2, [pc, #92]	@ (800a3e0 <TIM_OC4_SetConfig+0xc8>)
 800a384:	4293      	cmp	r3, r2
 800a386:	d007      	beq.n	800a398 <TIM_OC4_SetConfig+0x80>
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	4a16      	ldr	r2, [pc, #88]	@ (800a3e4 <TIM_OC4_SetConfig+0xcc>)
 800a38c:	4293      	cmp	r3, r2
 800a38e:	d003      	beq.n	800a398 <TIM_OC4_SetConfig+0x80>
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	4a15      	ldr	r2, [pc, #84]	@ (800a3e8 <TIM_OC4_SetConfig+0xd0>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d109      	bne.n	800a3ac <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a39e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a3a0:	683b      	ldr	r3, [r7, #0]
 800a3a2:	695b      	ldr	r3, [r3, #20]
 800a3a4:	019b      	lsls	r3, r3, #6
 800a3a6:	697a      	ldr	r2, [r7, #20]
 800a3a8:	4313      	orrs	r3, r2
 800a3aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	697a      	ldr	r2, [r7, #20]
 800a3b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	68fa      	ldr	r2, [r7, #12]
 800a3b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	685a      	ldr	r2, [r3, #4]
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	693a      	ldr	r2, [r7, #16]
 800a3c4:	621a      	str	r2, [r3, #32]
}
 800a3c6:	bf00      	nop
 800a3c8:	371c      	adds	r7, #28
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d0:	4770      	bx	lr
 800a3d2:	bf00      	nop
 800a3d4:	feff8fff 	.word	0xfeff8fff
 800a3d8:	40010000 	.word	0x40010000
 800a3dc:	40010400 	.word	0x40010400
 800a3e0:	40014000 	.word	0x40014000
 800a3e4:	40014400 	.word	0x40014400
 800a3e8:	40014800 	.word	0x40014800

0800a3ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a3ec:	b480      	push	{r7}
 800a3ee:	b087      	sub	sp, #28
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
 800a3f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6a1b      	ldr	r3, [r3, #32]
 800a3fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	6a1b      	ldr	r3, [r3, #32]
 800a400:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	685b      	ldr	r3, [r3, #4]
 800a40c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a414:	68fa      	ldr	r2, [r7, #12]
 800a416:	4b21      	ldr	r3, [pc, #132]	@ (800a49c <TIM_OC5_SetConfig+0xb0>)
 800a418:	4013      	ands	r3, r2
 800a41a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a41c:	683b      	ldr	r3, [r7, #0]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	68fa      	ldr	r2, [r7, #12]
 800a422:	4313      	orrs	r3, r2
 800a424:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a426:	693b      	ldr	r3, [r7, #16]
 800a428:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a42c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	689b      	ldr	r3, [r3, #8]
 800a432:	041b      	lsls	r3, r3, #16
 800a434:	693a      	ldr	r2, [r7, #16]
 800a436:	4313      	orrs	r3, r2
 800a438:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	4a18      	ldr	r2, [pc, #96]	@ (800a4a0 <TIM_OC5_SetConfig+0xb4>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d00f      	beq.n	800a462 <TIM_OC5_SetConfig+0x76>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	4a17      	ldr	r2, [pc, #92]	@ (800a4a4 <TIM_OC5_SetConfig+0xb8>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d00b      	beq.n	800a462 <TIM_OC5_SetConfig+0x76>
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	4a16      	ldr	r2, [pc, #88]	@ (800a4a8 <TIM_OC5_SetConfig+0xbc>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d007      	beq.n	800a462 <TIM_OC5_SetConfig+0x76>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	4a15      	ldr	r2, [pc, #84]	@ (800a4ac <TIM_OC5_SetConfig+0xc0>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d003      	beq.n	800a462 <TIM_OC5_SetConfig+0x76>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	4a14      	ldr	r2, [pc, #80]	@ (800a4b0 <TIM_OC5_SetConfig+0xc4>)
 800a45e:	4293      	cmp	r3, r2
 800a460:	d109      	bne.n	800a476 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a468:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	695b      	ldr	r3, [r3, #20]
 800a46e:	021b      	lsls	r3, r3, #8
 800a470:	697a      	ldr	r2, [r7, #20]
 800a472:	4313      	orrs	r3, r2
 800a474:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	697a      	ldr	r2, [r7, #20]
 800a47a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	68fa      	ldr	r2, [r7, #12]
 800a480:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	685a      	ldr	r2, [r3, #4]
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	693a      	ldr	r2, [r7, #16]
 800a48e:	621a      	str	r2, [r3, #32]
}
 800a490:	bf00      	nop
 800a492:	371c      	adds	r7, #28
 800a494:	46bd      	mov	sp, r7
 800a496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49a:	4770      	bx	lr
 800a49c:	fffeff8f 	.word	0xfffeff8f
 800a4a0:	40010000 	.word	0x40010000
 800a4a4:	40010400 	.word	0x40010400
 800a4a8:	40014000 	.word	0x40014000
 800a4ac:	40014400 	.word	0x40014400
 800a4b0:	40014800 	.word	0x40014800

0800a4b4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a4b4:	b480      	push	{r7}
 800a4b6:	b087      	sub	sp, #28
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
 800a4bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6a1b      	ldr	r3, [r3, #32]
 800a4c2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	6a1b      	ldr	r3, [r3, #32]
 800a4c8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	685b      	ldr	r3, [r3, #4]
 800a4d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a4dc:	68fa      	ldr	r2, [r7, #12]
 800a4de:	4b22      	ldr	r3, [pc, #136]	@ (800a568 <TIM_OC6_SetConfig+0xb4>)
 800a4e0:	4013      	ands	r3, r2
 800a4e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	021b      	lsls	r3, r3, #8
 800a4ea:	68fa      	ldr	r2, [r7, #12]
 800a4ec:	4313      	orrs	r3, r2
 800a4ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a4f0:	693b      	ldr	r3, [r7, #16]
 800a4f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a4f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	689b      	ldr	r3, [r3, #8]
 800a4fc:	051b      	lsls	r3, r3, #20
 800a4fe:	693a      	ldr	r2, [r7, #16]
 800a500:	4313      	orrs	r3, r2
 800a502:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	4a19      	ldr	r2, [pc, #100]	@ (800a56c <TIM_OC6_SetConfig+0xb8>)
 800a508:	4293      	cmp	r3, r2
 800a50a:	d00f      	beq.n	800a52c <TIM_OC6_SetConfig+0x78>
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	4a18      	ldr	r2, [pc, #96]	@ (800a570 <TIM_OC6_SetConfig+0xbc>)
 800a510:	4293      	cmp	r3, r2
 800a512:	d00b      	beq.n	800a52c <TIM_OC6_SetConfig+0x78>
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	4a17      	ldr	r2, [pc, #92]	@ (800a574 <TIM_OC6_SetConfig+0xc0>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d007      	beq.n	800a52c <TIM_OC6_SetConfig+0x78>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	4a16      	ldr	r2, [pc, #88]	@ (800a578 <TIM_OC6_SetConfig+0xc4>)
 800a520:	4293      	cmp	r3, r2
 800a522:	d003      	beq.n	800a52c <TIM_OC6_SetConfig+0x78>
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	4a15      	ldr	r2, [pc, #84]	@ (800a57c <TIM_OC6_SetConfig+0xc8>)
 800a528:	4293      	cmp	r3, r2
 800a52a:	d109      	bne.n	800a540 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a52c:	697b      	ldr	r3, [r7, #20]
 800a52e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a532:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	695b      	ldr	r3, [r3, #20]
 800a538:	029b      	lsls	r3, r3, #10
 800a53a:	697a      	ldr	r2, [r7, #20]
 800a53c:	4313      	orrs	r3, r2
 800a53e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	697a      	ldr	r2, [r7, #20]
 800a544:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	68fa      	ldr	r2, [r7, #12]
 800a54a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	685a      	ldr	r2, [r3, #4]
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	693a      	ldr	r2, [r7, #16]
 800a558:	621a      	str	r2, [r3, #32]
}
 800a55a:	bf00      	nop
 800a55c:	371c      	adds	r7, #28
 800a55e:	46bd      	mov	sp, r7
 800a560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a564:	4770      	bx	lr
 800a566:	bf00      	nop
 800a568:	feff8fff 	.word	0xfeff8fff
 800a56c:	40010000 	.word	0x40010000
 800a570:	40010400 	.word	0x40010400
 800a574:	40014000 	.word	0x40014000
 800a578:	40014400 	.word	0x40014400
 800a57c:	40014800 	.word	0x40014800

0800a580 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a580:	b480      	push	{r7}
 800a582:	b087      	sub	sp, #28
 800a584:	af00      	add	r7, sp, #0
 800a586:	60f8      	str	r0, [r7, #12]
 800a588:	60b9      	str	r1, [r7, #8]
 800a58a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	6a1b      	ldr	r3, [r3, #32]
 800a590:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	6a1b      	ldr	r3, [r3, #32]
 800a596:	f023 0201 	bic.w	r2, r3, #1
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	699b      	ldr	r3, [r3, #24]
 800a5a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a5a4:	693b      	ldr	r3, [r7, #16]
 800a5a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a5aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	011b      	lsls	r3, r3, #4
 800a5b0:	693a      	ldr	r2, [r7, #16]
 800a5b2:	4313      	orrs	r3, r2
 800a5b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a5b6:	697b      	ldr	r3, [r7, #20]
 800a5b8:	f023 030a 	bic.w	r3, r3, #10
 800a5bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a5be:	697a      	ldr	r2, [r7, #20]
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	4313      	orrs	r3, r2
 800a5c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	693a      	ldr	r2, [r7, #16]
 800a5ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	697a      	ldr	r2, [r7, #20]
 800a5d0:	621a      	str	r2, [r3, #32]
}
 800a5d2:	bf00      	nop
 800a5d4:	371c      	adds	r7, #28
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5dc:	4770      	bx	lr

0800a5de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a5de:	b480      	push	{r7}
 800a5e0:	b087      	sub	sp, #28
 800a5e2:	af00      	add	r7, sp, #0
 800a5e4:	60f8      	str	r0, [r7, #12]
 800a5e6:	60b9      	str	r1, [r7, #8]
 800a5e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	6a1b      	ldr	r3, [r3, #32]
 800a5ee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	6a1b      	ldr	r3, [r3, #32]
 800a5f4:	f023 0210 	bic.w	r2, r3, #16
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	699b      	ldr	r3, [r3, #24]
 800a600:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a602:	693b      	ldr	r3, [r7, #16]
 800a604:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a608:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	031b      	lsls	r3, r3, #12
 800a60e:	693a      	ldr	r2, [r7, #16]
 800a610:	4313      	orrs	r3, r2
 800a612:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a614:	697b      	ldr	r3, [r7, #20]
 800a616:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a61a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	011b      	lsls	r3, r3, #4
 800a620:	697a      	ldr	r2, [r7, #20]
 800a622:	4313      	orrs	r3, r2
 800a624:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	693a      	ldr	r2, [r7, #16]
 800a62a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	697a      	ldr	r2, [r7, #20]
 800a630:	621a      	str	r2, [r3, #32]
}
 800a632:	bf00      	nop
 800a634:	371c      	adds	r7, #28
 800a636:	46bd      	mov	sp, r7
 800a638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63c:	4770      	bx	lr
	...

0800a640 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a640:	b480      	push	{r7}
 800a642:	b085      	sub	sp, #20
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
 800a648:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	689b      	ldr	r3, [r3, #8]
 800a64e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a650:	68fa      	ldr	r2, [r7, #12]
 800a652:	4b09      	ldr	r3, [pc, #36]	@ (800a678 <TIM_ITRx_SetConfig+0x38>)
 800a654:	4013      	ands	r3, r2
 800a656:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a658:	683a      	ldr	r2, [r7, #0]
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	4313      	orrs	r3, r2
 800a65e:	f043 0307 	orr.w	r3, r3, #7
 800a662:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	68fa      	ldr	r2, [r7, #12]
 800a668:	609a      	str	r2, [r3, #8]
}
 800a66a:	bf00      	nop
 800a66c:	3714      	adds	r7, #20
 800a66e:	46bd      	mov	sp, r7
 800a670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a674:	4770      	bx	lr
 800a676:	bf00      	nop
 800a678:	ffcfff8f 	.word	0xffcfff8f

0800a67c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b087      	sub	sp, #28
 800a680:	af00      	add	r7, sp, #0
 800a682:	60f8      	str	r0, [r7, #12]
 800a684:	60b9      	str	r1, [r7, #8]
 800a686:	607a      	str	r2, [r7, #4]
 800a688:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	689b      	ldr	r3, [r3, #8]
 800a68e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a690:	697b      	ldr	r3, [r7, #20]
 800a692:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a696:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	021a      	lsls	r2, r3, #8
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	431a      	orrs	r2, r3
 800a6a0:	68bb      	ldr	r3, [r7, #8]
 800a6a2:	4313      	orrs	r3, r2
 800a6a4:	697a      	ldr	r2, [r7, #20]
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	697a      	ldr	r2, [r7, #20]
 800a6ae:	609a      	str	r2, [r3, #8]
}
 800a6b0:	bf00      	nop
 800a6b2:	371c      	adds	r7, #28
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ba:	4770      	bx	lr

0800a6bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b087      	sub	sp, #28
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	60f8      	str	r0, [r7, #12]
 800a6c4:	60b9      	str	r1, [r7, #8]
 800a6c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a6c8:	68bb      	ldr	r3, [r7, #8]
 800a6ca:	f003 031f 	and.w	r3, r3, #31
 800a6ce:	2201      	movs	r2, #1
 800a6d0:	fa02 f303 	lsl.w	r3, r2, r3
 800a6d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	6a1a      	ldr	r2, [r3, #32]
 800a6da:	697b      	ldr	r3, [r7, #20]
 800a6dc:	43db      	mvns	r3, r3
 800a6de:	401a      	ands	r2, r3
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	6a1a      	ldr	r2, [r3, #32]
 800a6e8:	68bb      	ldr	r3, [r7, #8]
 800a6ea:	f003 031f 	and.w	r3, r3, #31
 800a6ee:	6879      	ldr	r1, [r7, #4]
 800a6f0:	fa01 f303 	lsl.w	r3, r1, r3
 800a6f4:	431a      	orrs	r2, r3
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	621a      	str	r2, [r3, #32]
}
 800a6fa:	bf00      	nop
 800a6fc:	371c      	adds	r7, #28
 800a6fe:	46bd      	mov	sp, r7
 800a700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a704:	4770      	bx	lr
	...

0800a708 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a708:	b480      	push	{r7}
 800a70a:	b085      	sub	sp, #20
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
 800a710:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a718:	2b01      	cmp	r3, #1
 800a71a:	d101      	bne.n	800a720 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a71c:	2302      	movs	r3, #2
 800a71e:	e06d      	b.n	800a7fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	2201      	movs	r2, #1
 800a724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2202      	movs	r2, #2
 800a72c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	685b      	ldr	r3, [r3, #4]
 800a736:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	689b      	ldr	r3, [r3, #8]
 800a73e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	4a30      	ldr	r2, [pc, #192]	@ (800a808 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a746:	4293      	cmp	r3, r2
 800a748:	d004      	beq.n	800a754 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	4a2f      	ldr	r2, [pc, #188]	@ (800a80c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a750:	4293      	cmp	r3, r2
 800a752:	d108      	bne.n	800a766 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a75a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	685b      	ldr	r3, [r3, #4]
 800a760:	68fa      	ldr	r2, [r7, #12]
 800a762:	4313      	orrs	r3, r2
 800a764:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a76c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	68fa      	ldr	r2, [r7, #12]
 800a774:	4313      	orrs	r3, r2
 800a776:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	68fa      	ldr	r2, [r7, #12]
 800a77e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	4a20      	ldr	r2, [pc, #128]	@ (800a808 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a786:	4293      	cmp	r3, r2
 800a788:	d022      	beq.n	800a7d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a792:	d01d      	beq.n	800a7d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	4a1d      	ldr	r2, [pc, #116]	@ (800a810 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a79a:	4293      	cmp	r3, r2
 800a79c:	d018      	beq.n	800a7d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	4a1c      	ldr	r2, [pc, #112]	@ (800a814 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a7a4:	4293      	cmp	r3, r2
 800a7a6:	d013      	beq.n	800a7d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	4a1a      	ldr	r2, [pc, #104]	@ (800a818 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a7ae:	4293      	cmp	r3, r2
 800a7b0:	d00e      	beq.n	800a7d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	4a15      	ldr	r2, [pc, #84]	@ (800a80c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a7b8:	4293      	cmp	r3, r2
 800a7ba:	d009      	beq.n	800a7d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	4a16      	ldr	r2, [pc, #88]	@ (800a81c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	d004      	beq.n	800a7d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	4a15      	ldr	r2, [pc, #84]	@ (800a820 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a7cc:	4293      	cmp	r3, r2
 800a7ce:	d10c      	bne.n	800a7ea <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a7d0:	68bb      	ldr	r3, [r7, #8]
 800a7d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a7d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	689b      	ldr	r3, [r3, #8]
 800a7dc:	68ba      	ldr	r2, [r7, #8]
 800a7de:	4313      	orrs	r3, r2
 800a7e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	68ba      	ldr	r2, [r7, #8]
 800a7e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2201      	movs	r2, #1
 800a7ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a7fa:	2300      	movs	r3, #0
}
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	3714      	adds	r7, #20
 800a800:	46bd      	mov	sp, r7
 800a802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a806:	4770      	bx	lr
 800a808:	40010000 	.word	0x40010000
 800a80c:	40010400 	.word	0x40010400
 800a810:	40000400 	.word	0x40000400
 800a814:	40000800 	.word	0x40000800
 800a818:	40000c00 	.word	0x40000c00
 800a81c:	40001800 	.word	0x40001800
 800a820:	40014000 	.word	0x40014000

0800a824 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a824:	b480      	push	{r7}
 800a826:	b083      	sub	sp, #12
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a82c:	bf00      	nop
 800a82e:	370c      	adds	r7, #12
 800a830:	46bd      	mov	sp, r7
 800a832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a836:	4770      	bx	lr

0800a838 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a838:	b480      	push	{r7}
 800a83a:	b083      	sub	sp, #12
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a840:	bf00      	nop
 800a842:	370c      	adds	r7, #12
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr

0800a84c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a84c:	b480      	push	{r7}
 800a84e:	b083      	sub	sp, #12
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a854:	bf00      	nop
 800a856:	370c      	adds	r7, #12
 800a858:	46bd      	mov	sp, r7
 800a85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85e:	4770      	bx	lr

0800a860 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a860:	b580      	push	{r7, lr}
 800a862:	b082      	sub	sp, #8
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d101      	bne.n	800a872 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a86e:	2301      	movs	r3, #1
 800a870:	e042      	b.n	800a8f8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d106      	bne.n	800a88a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2200      	movs	r2, #0
 800a880:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f7f7 ffdf 	bl	8002848 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2224      	movs	r2, #36	@ 0x24
 800a88e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	681a      	ldr	r2, [r3, #0]
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f022 0201 	bic.w	r2, r2, #1
 800a8a0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d002      	beq.n	800a8b0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a8aa:	6878      	ldr	r0, [r7, #4]
 800a8ac:	f000 fd90 	bl	800b3d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a8b0:	6878      	ldr	r0, [r7, #4]
 800a8b2:	f000 f825 	bl	800a900 <UART_SetConfig>
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	2b01      	cmp	r3, #1
 800a8ba:	d101      	bne.n	800a8c0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a8bc:	2301      	movs	r3, #1
 800a8be:	e01b      	b.n	800a8f8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	685a      	ldr	r2, [r3, #4]
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a8ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	689a      	ldr	r2, [r3, #8]
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a8de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	681a      	ldr	r2, [r3, #0]
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	f042 0201 	orr.w	r2, r2, #1
 800a8ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f000 fe0f 	bl	800b514 <UART_CheckIdleState>
 800a8f6:	4603      	mov	r3, r0
}
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	3708      	adds	r7, #8
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	bd80      	pop	{r7, pc}

0800a900 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a904:	b092      	sub	sp, #72	@ 0x48
 800a906:	af00      	add	r7, sp, #0
 800a908:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a90a:	2300      	movs	r3, #0
 800a90c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a910:	697b      	ldr	r3, [r7, #20]
 800a912:	689a      	ldr	r2, [r3, #8]
 800a914:	697b      	ldr	r3, [r7, #20]
 800a916:	691b      	ldr	r3, [r3, #16]
 800a918:	431a      	orrs	r2, r3
 800a91a:	697b      	ldr	r3, [r7, #20]
 800a91c:	695b      	ldr	r3, [r3, #20]
 800a91e:	431a      	orrs	r2, r3
 800a920:	697b      	ldr	r3, [r7, #20]
 800a922:	69db      	ldr	r3, [r3, #28]
 800a924:	4313      	orrs	r3, r2
 800a926:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a928:	697b      	ldr	r3, [r7, #20]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	681a      	ldr	r2, [r3, #0]
 800a92e:	4bbe      	ldr	r3, [pc, #760]	@ (800ac28 <UART_SetConfig+0x328>)
 800a930:	4013      	ands	r3, r2
 800a932:	697a      	ldr	r2, [r7, #20]
 800a934:	6812      	ldr	r2, [r2, #0]
 800a936:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a938:	430b      	orrs	r3, r1
 800a93a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	685b      	ldr	r3, [r3, #4]
 800a942:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	68da      	ldr	r2, [r3, #12]
 800a94a:	697b      	ldr	r3, [r7, #20]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	430a      	orrs	r2, r1
 800a950:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a952:	697b      	ldr	r3, [r7, #20]
 800a954:	699b      	ldr	r3, [r3, #24]
 800a956:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a958:	697b      	ldr	r3, [r7, #20]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4ab3      	ldr	r2, [pc, #716]	@ (800ac2c <UART_SetConfig+0x32c>)
 800a95e:	4293      	cmp	r3, r2
 800a960:	d004      	beq.n	800a96c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a962:	697b      	ldr	r3, [r7, #20]
 800a964:	6a1b      	ldr	r3, [r3, #32]
 800a966:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a968:	4313      	orrs	r3, r2
 800a96a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a96c:	697b      	ldr	r3, [r7, #20]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	689a      	ldr	r2, [r3, #8]
 800a972:	4baf      	ldr	r3, [pc, #700]	@ (800ac30 <UART_SetConfig+0x330>)
 800a974:	4013      	ands	r3, r2
 800a976:	697a      	ldr	r2, [r7, #20]
 800a978:	6812      	ldr	r2, [r2, #0]
 800a97a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a97c:	430b      	orrs	r3, r1
 800a97e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a980:	697b      	ldr	r3, [r7, #20]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a986:	f023 010f 	bic.w	r1, r3, #15
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a98e:	697b      	ldr	r3, [r7, #20]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	430a      	orrs	r2, r1
 800a994:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a996:	697b      	ldr	r3, [r7, #20]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	4aa6      	ldr	r2, [pc, #664]	@ (800ac34 <UART_SetConfig+0x334>)
 800a99c:	4293      	cmp	r3, r2
 800a99e:	d177      	bne.n	800aa90 <UART_SetConfig+0x190>
 800a9a0:	4ba5      	ldr	r3, [pc, #660]	@ (800ac38 <UART_SetConfig+0x338>)
 800a9a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a9a8:	2b28      	cmp	r3, #40	@ 0x28
 800a9aa:	d86d      	bhi.n	800aa88 <UART_SetConfig+0x188>
 800a9ac:	a201      	add	r2, pc, #4	@ (adr r2, 800a9b4 <UART_SetConfig+0xb4>)
 800a9ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9b2:	bf00      	nop
 800a9b4:	0800aa59 	.word	0x0800aa59
 800a9b8:	0800aa89 	.word	0x0800aa89
 800a9bc:	0800aa89 	.word	0x0800aa89
 800a9c0:	0800aa89 	.word	0x0800aa89
 800a9c4:	0800aa89 	.word	0x0800aa89
 800a9c8:	0800aa89 	.word	0x0800aa89
 800a9cc:	0800aa89 	.word	0x0800aa89
 800a9d0:	0800aa89 	.word	0x0800aa89
 800a9d4:	0800aa61 	.word	0x0800aa61
 800a9d8:	0800aa89 	.word	0x0800aa89
 800a9dc:	0800aa89 	.word	0x0800aa89
 800a9e0:	0800aa89 	.word	0x0800aa89
 800a9e4:	0800aa89 	.word	0x0800aa89
 800a9e8:	0800aa89 	.word	0x0800aa89
 800a9ec:	0800aa89 	.word	0x0800aa89
 800a9f0:	0800aa89 	.word	0x0800aa89
 800a9f4:	0800aa69 	.word	0x0800aa69
 800a9f8:	0800aa89 	.word	0x0800aa89
 800a9fc:	0800aa89 	.word	0x0800aa89
 800aa00:	0800aa89 	.word	0x0800aa89
 800aa04:	0800aa89 	.word	0x0800aa89
 800aa08:	0800aa89 	.word	0x0800aa89
 800aa0c:	0800aa89 	.word	0x0800aa89
 800aa10:	0800aa89 	.word	0x0800aa89
 800aa14:	0800aa71 	.word	0x0800aa71
 800aa18:	0800aa89 	.word	0x0800aa89
 800aa1c:	0800aa89 	.word	0x0800aa89
 800aa20:	0800aa89 	.word	0x0800aa89
 800aa24:	0800aa89 	.word	0x0800aa89
 800aa28:	0800aa89 	.word	0x0800aa89
 800aa2c:	0800aa89 	.word	0x0800aa89
 800aa30:	0800aa89 	.word	0x0800aa89
 800aa34:	0800aa79 	.word	0x0800aa79
 800aa38:	0800aa89 	.word	0x0800aa89
 800aa3c:	0800aa89 	.word	0x0800aa89
 800aa40:	0800aa89 	.word	0x0800aa89
 800aa44:	0800aa89 	.word	0x0800aa89
 800aa48:	0800aa89 	.word	0x0800aa89
 800aa4c:	0800aa89 	.word	0x0800aa89
 800aa50:	0800aa89 	.word	0x0800aa89
 800aa54:	0800aa81 	.word	0x0800aa81
 800aa58:	2301      	movs	r3, #1
 800aa5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa5e:	e222      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aa60:	2304      	movs	r3, #4
 800aa62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa66:	e21e      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aa68:	2308      	movs	r3, #8
 800aa6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa6e:	e21a      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aa70:	2310      	movs	r3, #16
 800aa72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa76:	e216      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aa78:	2320      	movs	r3, #32
 800aa7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa7e:	e212      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aa80:	2340      	movs	r3, #64	@ 0x40
 800aa82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa86:	e20e      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aa88:	2380      	movs	r3, #128	@ 0x80
 800aa8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa8e:	e20a      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aa90:	697b      	ldr	r3, [r7, #20]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	4a69      	ldr	r2, [pc, #420]	@ (800ac3c <UART_SetConfig+0x33c>)
 800aa96:	4293      	cmp	r3, r2
 800aa98:	d130      	bne.n	800aafc <UART_SetConfig+0x1fc>
 800aa9a:	4b67      	ldr	r3, [pc, #412]	@ (800ac38 <UART_SetConfig+0x338>)
 800aa9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa9e:	f003 0307 	and.w	r3, r3, #7
 800aaa2:	2b05      	cmp	r3, #5
 800aaa4:	d826      	bhi.n	800aaf4 <UART_SetConfig+0x1f4>
 800aaa6:	a201      	add	r2, pc, #4	@ (adr r2, 800aaac <UART_SetConfig+0x1ac>)
 800aaa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaac:	0800aac5 	.word	0x0800aac5
 800aab0:	0800aacd 	.word	0x0800aacd
 800aab4:	0800aad5 	.word	0x0800aad5
 800aab8:	0800aadd 	.word	0x0800aadd
 800aabc:	0800aae5 	.word	0x0800aae5
 800aac0:	0800aaed 	.word	0x0800aaed
 800aac4:	2300      	movs	r3, #0
 800aac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaca:	e1ec      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aacc:	2304      	movs	r3, #4
 800aace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aad2:	e1e8      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aad4:	2308      	movs	r3, #8
 800aad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aada:	e1e4      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aadc:	2310      	movs	r3, #16
 800aade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aae2:	e1e0      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aae4:	2320      	movs	r3, #32
 800aae6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaea:	e1dc      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aaec:	2340      	movs	r3, #64	@ 0x40
 800aaee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaf2:	e1d8      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aaf4:	2380      	movs	r3, #128	@ 0x80
 800aaf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aafa:	e1d4      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aafc:	697b      	ldr	r3, [r7, #20]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	4a4f      	ldr	r2, [pc, #316]	@ (800ac40 <UART_SetConfig+0x340>)
 800ab02:	4293      	cmp	r3, r2
 800ab04:	d130      	bne.n	800ab68 <UART_SetConfig+0x268>
 800ab06:	4b4c      	ldr	r3, [pc, #304]	@ (800ac38 <UART_SetConfig+0x338>)
 800ab08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab0a:	f003 0307 	and.w	r3, r3, #7
 800ab0e:	2b05      	cmp	r3, #5
 800ab10:	d826      	bhi.n	800ab60 <UART_SetConfig+0x260>
 800ab12:	a201      	add	r2, pc, #4	@ (adr r2, 800ab18 <UART_SetConfig+0x218>)
 800ab14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab18:	0800ab31 	.word	0x0800ab31
 800ab1c:	0800ab39 	.word	0x0800ab39
 800ab20:	0800ab41 	.word	0x0800ab41
 800ab24:	0800ab49 	.word	0x0800ab49
 800ab28:	0800ab51 	.word	0x0800ab51
 800ab2c:	0800ab59 	.word	0x0800ab59
 800ab30:	2300      	movs	r3, #0
 800ab32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab36:	e1b6      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ab38:	2304      	movs	r3, #4
 800ab3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab3e:	e1b2      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ab40:	2308      	movs	r3, #8
 800ab42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab46:	e1ae      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ab48:	2310      	movs	r3, #16
 800ab4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab4e:	e1aa      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ab50:	2320      	movs	r3, #32
 800ab52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab56:	e1a6      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ab58:	2340      	movs	r3, #64	@ 0x40
 800ab5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab5e:	e1a2      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ab60:	2380      	movs	r3, #128	@ 0x80
 800ab62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab66:	e19e      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ab68:	697b      	ldr	r3, [r7, #20]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	4a35      	ldr	r2, [pc, #212]	@ (800ac44 <UART_SetConfig+0x344>)
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	d130      	bne.n	800abd4 <UART_SetConfig+0x2d4>
 800ab72:	4b31      	ldr	r3, [pc, #196]	@ (800ac38 <UART_SetConfig+0x338>)
 800ab74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab76:	f003 0307 	and.w	r3, r3, #7
 800ab7a:	2b05      	cmp	r3, #5
 800ab7c:	d826      	bhi.n	800abcc <UART_SetConfig+0x2cc>
 800ab7e:	a201      	add	r2, pc, #4	@ (adr r2, 800ab84 <UART_SetConfig+0x284>)
 800ab80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab84:	0800ab9d 	.word	0x0800ab9d
 800ab88:	0800aba5 	.word	0x0800aba5
 800ab8c:	0800abad 	.word	0x0800abad
 800ab90:	0800abb5 	.word	0x0800abb5
 800ab94:	0800abbd 	.word	0x0800abbd
 800ab98:	0800abc5 	.word	0x0800abc5
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aba2:	e180      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aba4:	2304      	movs	r3, #4
 800aba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abaa:	e17c      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800abac:	2308      	movs	r3, #8
 800abae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abb2:	e178      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800abb4:	2310      	movs	r3, #16
 800abb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abba:	e174      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800abbc:	2320      	movs	r3, #32
 800abbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abc2:	e170      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800abc4:	2340      	movs	r3, #64	@ 0x40
 800abc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abca:	e16c      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800abcc:	2380      	movs	r3, #128	@ 0x80
 800abce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abd2:	e168      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800abd4:	697b      	ldr	r3, [r7, #20]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	4a1b      	ldr	r2, [pc, #108]	@ (800ac48 <UART_SetConfig+0x348>)
 800abda:	4293      	cmp	r3, r2
 800abdc:	d142      	bne.n	800ac64 <UART_SetConfig+0x364>
 800abde:	4b16      	ldr	r3, [pc, #88]	@ (800ac38 <UART_SetConfig+0x338>)
 800abe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abe2:	f003 0307 	and.w	r3, r3, #7
 800abe6:	2b05      	cmp	r3, #5
 800abe8:	d838      	bhi.n	800ac5c <UART_SetConfig+0x35c>
 800abea:	a201      	add	r2, pc, #4	@ (adr r2, 800abf0 <UART_SetConfig+0x2f0>)
 800abec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abf0:	0800ac09 	.word	0x0800ac09
 800abf4:	0800ac11 	.word	0x0800ac11
 800abf8:	0800ac19 	.word	0x0800ac19
 800abfc:	0800ac21 	.word	0x0800ac21
 800ac00:	0800ac4d 	.word	0x0800ac4d
 800ac04:	0800ac55 	.word	0x0800ac55
 800ac08:	2300      	movs	r3, #0
 800ac0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac0e:	e14a      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ac10:	2304      	movs	r3, #4
 800ac12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac16:	e146      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ac18:	2308      	movs	r3, #8
 800ac1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac1e:	e142      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ac20:	2310      	movs	r3, #16
 800ac22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac26:	e13e      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ac28:	cfff69f3 	.word	0xcfff69f3
 800ac2c:	58000c00 	.word	0x58000c00
 800ac30:	11fff4ff 	.word	0x11fff4ff
 800ac34:	40011000 	.word	0x40011000
 800ac38:	58024400 	.word	0x58024400
 800ac3c:	40004400 	.word	0x40004400
 800ac40:	40004800 	.word	0x40004800
 800ac44:	40004c00 	.word	0x40004c00
 800ac48:	40005000 	.word	0x40005000
 800ac4c:	2320      	movs	r3, #32
 800ac4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac52:	e128      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ac54:	2340      	movs	r3, #64	@ 0x40
 800ac56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac5a:	e124      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ac5c:	2380      	movs	r3, #128	@ 0x80
 800ac5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac62:	e120      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ac64:	697b      	ldr	r3, [r7, #20]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	4acb      	ldr	r2, [pc, #812]	@ (800af98 <UART_SetConfig+0x698>)
 800ac6a:	4293      	cmp	r3, r2
 800ac6c:	d176      	bne.n	800ad5c <UART_SetConfig+0x45c>
 800ac6e:	4bcb      	ldr	r3, [pc, #812]	@ (800af9c <UART_SetConfig+0x69c>)
 800ac70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ac76:	2b28      	cmp	r3, #40	@ 0x28
 800ac78:	d86c      	bhi.n	800ad54 <UART_SetConfig+0x454>
 800ac7a:	a201      	add	r2, pc, #4	@ (adr r2, 800ac80 <UART_SetConfig+0x380>)
 800ac7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac80:	0800ad25 	.word	0x0800ad25
 800ac84:	0800ad55 	.word	0x0800ad55
 800ac88:	0800ad55 	.word	0x0800ad55
 800ac8c:	0800ad55 	.word	0x0800ad55
 800ac90:	0800ad55 	.word	0x0800ad55
 800ac94:	0800ad55 	.word	0x0800ad55
 800ac98:	0800ad55 	.word	0x0800ad55
 800ac9c:	0800ad55 	.word	0x0800ad55
 800aca0:	0800ad2d 	.word	0x0800ad2d
 800aca4:	0800ad55 	.word	0x0800ad55
 800aca8:	0800ad55 	.word	0x0800ad55
 800acac:	0800ad55 	.word	0x0800ad55
 800acb0:	0800ad55 	.word	0x0800ad55
 800acb4:	0800ad55 	.word	0x0800ad55
 800acb8:	0800ad55 	.word	0x0800ad55
 800acbc:	0800ad55 	.word	0x0800ad55
 800acc0:	0800ad35 	.word	0x0800ad35
 800acc4:	0800ad55 	.word	0x0800ad55
 800acc8:	0800ad55 	.word	0x0800ad55
 800accc:	0800ad55 	.word	0x0800ad55
 800acd0:	0800ad55 	.word	0x0800ad55
 800acd4:	0800ad55 	.word	0x0800ad55
 800acd8:	0800ad55 	.word	0x0800ad55
 800acdc:	0800ad55 	.word	0x0800ad55
 800ace0:	0800ad3d 	.word	0x0800ad3d
 800ace4:	0800ad55 	.word	0x0800ad55
 800ace8:	0800ad55 	.word	0x0800ad55
 800acec:	0800ad55 	.word	0x0800ad55
 800acf0:	0800ad55 	.word	0x0800ad55
 800acf4:	0800ad55 	.word	0x0800ad55
 800acf8:	0800ad55 	.word	0x0800ad55
 800acfc:	0800ad55 	.word	0x0800ad55
 800ad00:	0800ad45 	.word	0x0800ad45
 800ad04:	0800ad55 	.word	0x0800ad55
 800ad08:	0800ad55 	.word	0x0800ad55
 800ad0c:	0800ad55 	.word	0x0800ad55
 800ad10:	0800ad55 	.word	0x0800ad55
 800ad14:	0800ad55 	.word	0x0800ad55
 800ad18:	0800ad55 	.word	0x0800ad55
 800ad1c:	0800ad55 	.word	0x0800ad55
 800ad20:	0800ad4d 	.word	0x0800ad4d
 800ad24:	2301      	movs	r3, #1
 800ad26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad2a:	e0bc      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ad2c:	2304      	movs	r3, #4
 800ad2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad32:	e0b8      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ad34:	2308      	movs	r3, #8
 800ad36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad3a:	e0b4      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ad3c:	2310      	movs	r3, #16
 800ad3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad42:	e0b0      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ad44:	2320      	movs	r3, #32
 800ad46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad4a:	e0ac      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ad4c:	2340      	movs	r3, #64	@ 0x40
 800ad4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad52:	e0a8      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ad54:	2380      	movs	r3, #128	@ 0x80
 800ad56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad5a:	e0a4      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ad5c:	697b      	ldr	r3, [r7, #20]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	4a8f      	ldr	r2, [pc, #572]	@ (800afa0 <UART_SetConfig+0x6a0>)
 800ad62:	4293      	cmp	r3, r2
 800ad64:	d130      	bne.n	800adc8 <UART_SetConfig+0x4c8>
 800ad66:	4b8d      	ldr	r3, [pc, #564]	@ (800af9c <UART_SetConfig+0x69c>)
 800ad68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad6a:	f003 0307 	and.w	r3, r3, #7
 800ad6e:	2b05      	cmp	r3, #5
 800ad70:	d826      	bhi.n	800adc0 <UART_SetConfig+0x4c0>
 800ad72:	a201      	add	r2, pc, #4	@ (adr r2, 800ad78 <UART_SetConfig+0x478>)
 800ad74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad78:	0800ad91 	.word	0x0800ad91
 800ad7c:	0800ad99 	.word	0x0800ad99
 800ad80:	0800ada1 	.word	0x0800ada1
 800ad84:	0800ada9 	.word	0x0800ada9
 800ad88:	0800adb1 	.word	0x0800adb1
 800ad8c:	0800adb9 	.word	0x0800adb9
 800ad90:	2300      	movs	r3, #0
 800ad92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad96:	e086      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ad98:	2304      	movs	r3, #4
 800ad9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad9e:	e082      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ada0:	2308      	movs	r3, #8
 800ada2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ada6:	e07e      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ada8:	2310      	movs	r3, #16
 800adaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adae:	e07a      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800adb0:	2320      	movs	r3, #32
 800adb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adb6:	e076      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800adb8:	2340      	movs	r3, #64	@ 0x40
 800adba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adbe:	e072      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800adc0:	2380      	movs	r3, #128	@ 0x80
 800adc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adc6:	e06e      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	4a75      	ldr	r2, [pc, #468]	@ (800afa4 <UART_SetConfig+0x6a4>)
 800adce:	4293      	cmp	r3, r2
 800add0:	d130      	bne.n	800ae34 <UART_SetConfig+0x534>
 800add2:	4b72      	ldr	r3, [pc, #456]	@ (800af9c <UART_SetConfig+0x69c>)
 800add4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800add6:	f003 0307 	and.w	r3, r3, #7
 800adda:	2b05      	cmp	r3, #5
 800addc:	d826      	bhi.n	800ae2c <UART_SetConfig+0x52c>
 800adde:	a201      	add	r2, pc, #4	@ (adr r2, 800ade4 <UART_SetConfig+0x4e4>)
 800ade0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ade4:	0800adfd 	.word	0x0800adfd
 800ade8:	0800ae05 	.word	0x0800ae05
 800adec:	0800ae0d 	.word	0x0800ae0d
 800adf0:	0800ae15 	.word	0x0800ae15
 800adf4:	0800ae1d 	.word	0x0800ae1d
 800adf8:	0800ae25 	.word	0x0800ae25
 800adfc:	2300      	movs	r3, #0
 800adfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae02:	e050      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ae04:	2304      	movs	r3, #4
 800ae06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae0a:	e04c      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ae0c:	2308      	movs	r3, #8
 800ae0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae12:	e048      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ae14:	2310      	movs	r3, #16
 800ae16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae1a:	e044      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ae1c:	2320      	movs	r3, #32
 800ae1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae22:	e040      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ae24:	2340      	movs	r3, #64	@ 0x40
 800ae26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae2a:	e03c      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ae2c:	2380      	movs	r3, #128	@ 0x80
 800ae2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae32:	e038      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ae34:	697b      	ldr	r3, [r7, #20]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	4a5b      	ldr	r2, [pc, #364]	@ (800afa8 <UART_SetConfig+0x6a8>)
 800ae3a:	4293      	cmp	r3, r2
 800ae3c:	d130      	bne.n	800aea0 <UART_SetConfig+0x5a0>
 800ae3e:	4b57      	ldr	r3, [pc, #348]	@ (800af9c <UART_SetConfig+0x69c>)
 800ae40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae42:	f003 0307 	and.w	r3, r3, #7
 800ae46:	2b05      	cmp	r3, #5
 800ae48:	d826      	bhi.n	800ae98 <UART_SetConfig+0x598>
 800ae4a:	a201      	add	r2, pc, #4	@ (adr r2, 800ae50 <UART_SetConfig+0x550>)
 800ae4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae50:	0800ae69 	.word	0x0800ae69
 800ae54:	0800ae71 	.word	0x0800ae71
 800ae58:	0800ae79 	.word	0x0800ae79
 800ae5c:	0800ae81 	.word	0x0800ae81
 800ae60:	0800ae89 	.word	0x0800ae89
 800ae64:	0800ae91 	.word	0x0800ae91
 800ae68:	2302      	movs	r3, #2
 800ae6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae6e:	e01a      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ae70:	2304      	movs	r3, #4
 800ae72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae76:	e016      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ae78:	2308      	movs	r3, #8
 800ae7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae7e:	e012      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ae80:	2310      	movs	r3, #16
 800ae82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae86:	e00e      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ae88:	2320      	movs	r3, #32
 800ae8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae8e:	e00a      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ae90:	2340      	movs	r3, #64	@ 0x40
 800ae92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae96:	e006      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800ae98:	2380      	movs	r3, #128	@ 0x80
 800ae9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae9e:	e002      	b.n	800aea6 <UART_SetConfig+0x5a6>
 800aea0:	2380      	movs	r3, #128	@ 0x80
 800aea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800aea6:	697b      	ldr	r3, [r7, #20]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	4a3f      	ldr	r2, [pc, #252]	@ (800afa8 <UART_SetConfig+0x6a8>)
 800aeac:	4293      	cmp	r3, r2
 800aeae:	f040 80f8 	bne.w	800b0a2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800aeb2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800aeb6:	2b20      	cmp	r3, #32
 800aeb8:	dc46      	bgt.n	800af48 <UART_SetConfig+0x648>
 800aeba:	2b02      	cmp	r3, #2
 800aebc:	f2c0 8082 	blt.w	800afc4 <UART_SetConfig+0x6c4>
 800aec0:	3b02      	subs	r3, #2
 800aec2:	2b1e      	cmp	r3, #30
 800aec4:	d87e      	bhi.n	800afc4 <UART_SetConfig+0x6c4>
 800aec6:	a201      	add	r2, pc, #4	@ (adr r2, 800aecc <UART_SetConfig+0x5cc>)
 800aec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aecc:	0800af4f 	.word	0x0800af4f
 800aed0:	0800afc5 	.word	0x0800afc5
 800aed4:	0800af57 	.word	0x0800af57
 800aed8:	0800afc5 	.word	0x0800afc5
 800aedc:	0800afc5 	.word	0x0800afc5
 800aee0:	0800afc5 	.word	0x0800afc5
 800aee4:	0800af67 	.word	0x0800af67
 800aee8:	0800afc5 	.word	0x0800afc5
 800aeec:	0800afc5 	.word	0x0800afc5
 800aef0:	0800afc5 	.word	0x0800afc5
 800aef4:	0800afc5 	.word	0x0800afc5
 800aef8:	0800afc5 	.word	0x0800afc5
 800aefc:	0800afc5 	.word	0x0800afc5
 800af00:	0800afc5 	.word	0x0800afc5
 800af04:	0800af77 	.word	0x0800af77
 800af08:	0800afc5 	.word	0x0800afc5
 800af0c:	0800afc5 	.word	0x0800afc5
 800af10:	0800afc5 	.word	0x0800afc5
 800af14:	0800afc5 	.word	0x0800afc5
 800af18:	0800afc5 	.word	0x0800afc5
 800af1c:	0800afc5 	.word	0x0800afc5
 800af20:	0800afc5 	.word	0x0800afc5
 800af24:	0800afc5 	.word	0x0800afc5
 800af28:	0800afc5 	.word	0x0800afc5
 800af2c:	0800afc5 	.word	0x0800afc5
 800af30:	0800afc5 	.word	0x0800afc5
 800af34:	0800afc5 	.word	0x0800afc5
 800af38:	0800afc5 	.word	0x0800afc5
 800af3c:	0800afc5 	.word	0x0800afc5
 800af40:	0800afc5 	.word	0x0800afc5
 800af44:	0800afb7 	.word	0x0800afb7
 800af48:	2b40      	cmp	r3, #64	@ 0x40
 800af4a:	d037      	beq.n	800afbc <UART_SetConfig+0x6bc>
 800af4c:	e03a      	b.n	800afc4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800af4e:	f7fc fd99 	bl	8007a84 <HAL_RCCEx_GetD3PCLK1Freq>
 800af52:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800af54:	e03c      	b.n	800afd0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af5a:	4618      	mov	r0, r3
 800af5c:	f7fc fda8 	bl	8007ab0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800af60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af64:	e034      	b.n	800afd0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af66:	f107 0318 	add.w	r3, r7, #24
 800af6a:	4618      	mov	r0, r3
 800af6c:	f7fc fef4 	bl	8007d58 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800af70:	69fb      	ldr	r3, [r7, #28]
 800af72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af74:	e02c      	b.n	800afd0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af76:	4b09      	ldr	r3, [pc, #36]	@ (800af9c <UART_SetConfig+0x69c>)
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	f003 0320 	and.w	r3, r3, #32
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d016      	beq.n	800afb0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800af82:	4b06      	ldr	r3, [pc, #24]	@ (800af9c <UART_SetConfig+0x69c>)
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	08db      	lsrs	r3, r3, #3
 800af88:	f003 0303 	and.w	r3, r3, #3
 800af8c:	4a07      	ldr	r2, [pc, #28]	@ (800afac <UART_SetConfig+0x6ac>)
 800af8e:	fa22 f303 	lsr.w	r3, r2, r3
 800af92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800af94:	e01c      	b.n	800afd0 <UART_SetConfig+0x6d0>
 800af96:	bf00      	nop
 800af98:	40011400 	.word	0x40011400
 800af9c:	58024400 	.word	0x58024400
 800afa0:	40007800 	.word	0x40007800
 800afa4:	40007c00 	.word	0x40007c00
 800afa8:	58000c00 	.word	0x58000c00
 800afac:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800afb0:	4b9d      	ldr	r3, [pc, #628]	@ (800b228 <UART_SetConfig+0x928>)
 800afb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afb4:	e00c      	b.n	800afd0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800afb6:	4b9d      	ldr	r3, [pc, #628]	@ (800b22c <UART_SetConfig+0x92c>)
 800afb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afba:	e009      	b.n	800afd0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800afbc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800afc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800afc2:	e005      	b.n	800afd0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800afc4:	2300      	movs	r3, #0
 800afc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800afc8:	2301      	movs	r3, #1
 800afca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800afce:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800afd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	f000 81de 	beq.w	800b394 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800afd8:	697b      	ldr	r3, [r7, #20]
 800afda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afdc:	4a94      	ldr	r2, [pc, #592]	@ (800b230 <UART_SetConfig+0x930>)
 800afde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800afe2:	461a      	mov	r2, r3
 800afe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afe6:	fbb3 f3f2 	udiv	r3, r3, r2
 800afea:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800afec:	697b      	ldr	r3, [r7, #20]
 800afee:	685a      	ldr	r2, [r3, #4]
 800aff0:	4613      	mov	r3, r2
 800aff2:	005b      	lsls	r3, r3, #1
 800aff4:	4413      	add	r3, r2
 800aff6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aff8:	429a      	cmp	r2, r3
 800affa:	d305      	bcc.n	800b008 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	685b      	ldr	r3, [r3, #4]
 800b000:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b002:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b004:	429a      	cmp	r2, r3
 800b006:	d903      	bls.n	800b010 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800b008:	2301      	movs	r3, #1
 800b00a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b00e:	e1c1      	b.n	800b394 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b010:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b012:	2200      	movs	r2, #0
 800b014:	60bb      	str	r3, [r7, #8]
 800b016:	60fa      	str	r2, [r7, #12]
 800b018:	697b      	ldr	r3, [r7, #20]
 800b01a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b01c:	4a84      	ldr	r2, [pc, #528]	@ (800b230 <UART_SetConfig+0x930>)
 800b01e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b022:	b29b      	uxth	r3, r3
 800b024:	2200      	movs	r2, #0
 800b026:	603b      	str	r3, [r7, #0]
 800b028:	607a      	str	r2, [r7, #4]
 800b02a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b02e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b032:	f7f5 fb69 	bl	8000708 <__aeabi_uldivmod>
 800b036:	4602      	mov	r2, r0
 800b038:	460b      	mov	r3, r1
 800b03a:	4610      	mov	r0, r2
 800b03c:	4619      	mov	r1, r3
 800b03e:	f04f 0200 	mov.w	r2, #0
 800b042:	f04f 0300 	mov.w	r3, #0
 800b046:	020b      	lsls	r3, r1, #8
 800b048:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b04c:	0202      	lsls	r2, r0, #8
 800b04e:	6979      	ldr	r1, [r7, #20]
 800b050:	6849      	ldr	r1, [r1, #4]
 800b052:	0849      	lsrs	r1, r1, #1
 800b054:	2000      	movs	r0, #0
 800b056:	460c      	mov	r4, r1
 800b058:	4605      	mov	r5, r0
 800b05a:	eb12 0804 	adds.w	r8, r2, r4
 800b05e:	eb43 0905 	adc.w	r9, r3, r5
 800b062:	697b      	ldr	r3, [r7, #20]
 800b064:	685b      	ldr	r3, [r3, #4]
 800b066:	2200      	movs	r2, #0
 800b068:	469a      	mov	sl, r3
 800b06a:	4693      	mov	fp, r2
 800b06c:	4652      	mov	r2, sl
 800b06e:	465b      	mov	r3, fp
 800b070:	4640      	mov	r0, r8
 800b072:	4649      	mov	r1, r9
 800b074:	f7f5 fb48 	bl	8000708 <__aeabi_uldivmod>
 800b078:	4602      	mov	r2, r0
 800b07a:	460b      	mov	r3, r1
 800b07c:	4613      	mov	r3, r2
 800b07e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b082:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b086:	d308      	bcc.n	800b09a <UART_SetConfig+0x79a>
 800b088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b08a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b08e:	d204      	bcs.n	800b09a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800b090:	697b      	ldr	r3, [r7, #20]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b096:	60da      	str	r2, [r3, #12]
 800b098:	e17c      	b.n	800b394 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800b09a:	2301      	movs	r3, #1
 800b09c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b0a0:	e178      	b.n	800b394 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b0a2:	697b      	ldr	r3, [r7, #20]
 800b0a4:	69db      	ldr	r3, [r3, #28]
 800b0a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b0aa:	f040 80c5 	bne.w	800b238 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800b0ae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b0b2:	2b20      	cmp	r3, #32
 800b0b4:	dc48      	bgt.n	800b148 <UART_SetConfig+0x848>
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	db7b      	blt.n	800b1b2 <UART_SetConfig+0x8b2>
 800b0ba:	2b20      	cmp	r3, #32
 800b0bc:	d879      	bhi.n	800b1b2 <UART_SetConfig+0x8b2>
 800b0be:	a201      	add	r2, pc, #4	@ (adr r2, 800b0c4 <UART_SetConfig+0x7c4>)
 800b0c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0c4:	0800b14f 	.word	0x0800b14f
 800b0c8:	0800b157 	.word	0x0800b157
 800b0cc:	0800b1b3 	.word	0x0800b1b3
 800b0d0:	0800b1b3 	.word	0x0800b1b3
 800b0d4:	0800b15f 	.word	0x0800b15f
 800b0d8:	0800b1b3 	.word	0x0800b1b3
 800b0dc:	0800b1b3 	.word	0x0800b1b3
 800b0e0:	0800b1b3 	.word	0x0800b1b3
 800b0e4:	0800b16f 	.word	0x0800b16f
 800b0e8:	0800b1b3 	.word	0x0800b1b3
 800b0ec:	0800b1b3 	.word	0x0800b1b3
 800b0f0:	0800b1b3 	.word	0x0800b1b3
 800b0f4:	0800b1b3 	.word	0x0800b1b3
 800b0f8:	0800b1b3 	.word	0x0800b1b3
 800b0fc:	0800b1b3 	.word	0x0800b1b3
 800b100:	0800b1b3 	.word	0x0800b1b3
 800b104:	0800b17f 	.word	0x0800b17f
 800b108:	0800b1b3 	.word	0x0800b1b3
 800b10c:	0800b1b3 	.word	0x0800b1b3
 800b110:	0800b1b3 	.word	0x0800b1b3
 800b114:	0800b1b3 	.word	0x0800b1b3
 800b118:	0800b1b3 	.word	0x0800b1b3
 800b11c:	0800b1b3 	.word	0x0800b1b3
 800b120:	0800b1b3 	.word	0x0800b1b3
 800b124:	0800b1b3 	.word	0x0800b1b3
 800b128:	0800b1b3 	.word	0x0800b1b3
 800b12c:	0800b1b3 	.word	0x0800b1b3
 800b130:	0800b1b3 	.word	0x0800b1b3
 800b134:	0800b1b3 	.word	0x0800b1b3
 800b138:	0800b1b3 	.word	0x0800b1b3
 800b13c:	0800b1b3 	.word	0x0800b1b3
 800b140:	0800b1b3 	.word	0x0800b1b3
 800b144:	0800b1a5 	.word	0x0800b1a5
 800b148:	2b40      	cmp	r3, #64	@ 0x40
 800b14a:	d02e      	beq.n	800b1aa <UART_SetConfig+0x8aa>
 800b14c:	e031      	b.n	800b1b2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b14e:	f7fb fa63 	bl	8006618 <HAL_RCC_GetPCLK1Freq>
 800b152:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b154:	e033      	b.n	800b1be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b156:	f7fb fa75 	bl	8006644 <HAL_RCC_GetPCLK2Freq>
 800b15a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b15c:	e02f      	b.n	800b1be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b15e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b162:	4618      	mov	r0, r3
 800b164:	f7fc fca4 	bl	8007ab0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b16a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b16c:	e027      	b.n	800b1be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b16e:	f107 0318 	add.w	r3, r7, #24
 800b172:	4618      	mov	r0, r3
 800b174:	f7fc fdf0 	bl	8007d58 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b178:	69fb      	ldr	r3, [r7, #28]
 800b17a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b17c:	e01f      	b.n	800b1be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b17e:	4b2d      	ldr	r3, [pc, #180]	@ (800b234 <UART_SetConfig+0x934>)
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	f003 0320 	and.w	r3, r3, #32
 800b186:	2b00      	cmp	r3, #0
 800b188:	d009      	beq.n	800b19e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b18a:	4b2a      	ldr	r3, [pc, #168]	@ (800b234 <UART_SetConfig+0x934>)
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	08db      	lsrs	r3, r3, #3
 800b190:	f003 0303 	and.w	r3, r3, #3
 800b194:	4a24      	ldr	r2, [pc, #144]	@ (800b228 <UART_SetConfig+0x928>)
 800b196:	fa22 f303 	lsr.w	r3, r2, r3
 800b19a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b19c:	e00f      	b.n	800b1be <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b19e:	4b22      	ldr	r3, [pc, #136]	@ (800b228 <UART_SetConfig+0x928>)
 800b1a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1a2:	e00c      	b.n	800b1be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b1a4:	4b21      	ldr	r3, [pc, #132]	@ (800b22c <UART_SetConfig+0x92c>)
 800b1a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1a8:	e009      	b.n	800b1be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b1aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b1ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1b0:	e005      	b.n	800b1be <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b1b6:	2301      	movs	r3, #1
 800b1b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b1bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b1be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	f000 80e7 	beq.w	800b394 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1c6:	697b      	ldr	r3, [r7, #20]
 800b1c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1ca:	4a19      	ldr	r2, [pc, #100]	@ (800b230 <UART_SetConfig+0x930>)
 800b1cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1d0:	461a      	mov	r2, r3
 800b1d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1d4:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1d8:	005a      	lsls	r2, r3, #1
 800b1da:	697b      	ldr	r3, [r7, #20]
 800b1dc:	685b      	ldr	r3, [r3, #4]
 800b1de:	085b      	lsrs	r3, r3, #1
 800b1e0:	441a      	add	r2, r3
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	685b      	ldr	r3, [r3, #4]
 800b1e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1ea:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b1ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ee:	2b0f      	cmp	r3, #15
 800b1f0:	d916      	bls.n	800b220 <UART_SetConfig+0x920>
 800b1f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b1f8:	d212      	bcs.n	800b220 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b1fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1fc:	b29b      	uxth	r3, r3
 800b1fe:	f023 030f 	bic.w	r3, r3, #15
 800b202:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b206:	085b      	lsrs	r3, r3, #1
 800b208:	b29b      	uxth	r3, r3
 800b20a:	f003 0307 	and.w	r3, r3, #7
 800b20e:	b29a      	uxth	r2, r3
 800b210:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b212:	4313      	orrs	r3, r2
 800b214:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800b216:	697b      	ldr	r3, [r7, #20]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b21c:	60da      	str	r2, [r3, #12]
 800b21e:	e0b9      	b.n	800b394 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b220:	2301      	movs	r3, #1
 800b222:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b226:	e0b5      	b.n	800b394 <UART_SetConfig+0xa94>
 800b228:	03d09000 	.word	0x03d09000
 800b22c:	003d0900 	.word	0x003d0900
 800b230:	08010a58 	.word	0x08010a58
 800b234:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800b238:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b23c:	2b20      	cmp	r3, #32
 800b23e:	dc49      	bgt.n	800b2d4 <UART_SetConfig+0x9d4>
 800b240:	2b00      	cmp	r3, #0
 800b242:	db7c      	blt.n	800b33e <UART_SetConfig+0xa3e>
 800b244:	2b20      	cmp	r3, #32
 800b246:	d87a      	bhi.n	800b33e <UART_SetConfig+0xa3e>
 800b248:	a201      	add	r2, pc, #4	@ (adr r2, 800b250 <UART_SetConfig+0x950>)
 800b24a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b24e:	bf00      	nop
 800b250:	0800b2db 	.word	0x0800b2db
 800b254:	0800b2e3 	.word	0x0800b2e3
 800b258:	0800b33f 	.word	0x0800b33f
 800b25c:	0800b33f 	.word	0x0800b33f
 800b260:	0800b2eb 	.word	0x0800b2eb
 800b264:	0800b33f 	.word	0x0800b33f
 800b268:	0800b33f 	.word	0x0800b33f
 800b26c:	0800b33f 	.word	0x0800b33f
 800b270:	0800b2fb 	.word	0x0800b2fb
 800b274:	0800b33f 	.word	0x0800b33f
 800b278:	0800b33f 	.word	0x0800b33f
 800b27c:	0800b33f 	.word	0x0800b33f
 800b280:	0800b33f 	.word	0x0800b33f
 800b284:	0800b33f 	.word	0x0800b33f
 800b288:	0800b33f 	.word	0x0800b33f
 800b28c:	0800b33f 	.word	0x0800b33f
 800b290:	0800b30b 	.word	0x0800b30b
 800b294:	0800b33f 	.word	0x0800b33f
 800b298:	0800b33f 	.word	0x0800b33f
 800b29c:	0800b33f 	.word	0x0800b33f
 800b2a0:	0800b33f 	.word	0x0800b33f
 800b2a4:	0800b33f 	.word	0x0800b33f
 800b2a8:	0800b33f 	.word	0x0800b33f
 800b2ac:	0800b33f 	.word	0x0800b33f
 800b2b0:	0800b33f 	.word	0x0800b33f
 800b2b4:	0800b33f 	.word	0x0800b33f
 800b2b8:	0800b33f 	.word	0x0800b33f
 800b2bc:	0800b33f 	.word	0x0800b33f
 800b2c0:	0800b33f 	.word	0x0800b33f
 800b2c4:	0800b33f 	.word	0x0800b33f
 800b2c8:	0800b33f 	.word	0x0800b33f
 800b2cc:	0800b33f 	.word	0x0800b33f
 800b2d0:	0800b331 	.word	0x0800b331
 800b2d4:	2b40      	cmp	r3, #64	@ 0x40
 800b2d6:	d02e      	beq.n	800b336 <UART_SetConfig+0xa36>
 800b2d8:	e031      	b.n	800b33e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b2da:	f7fb f99d 	bl	8006618 <HAL_RCC_GetPCLK1Freq>
 800b2de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b2e0:	e033      	b.n	800b34a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b2e2:	f7fb f9af 	bl	8006644 <HAL_RCC_GetPCLK2Freq>
 800b2e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b2e8:	e02f      	b.n	800b34a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b2ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	f7fc fbde 	bl	8007ab0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b2f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2f8:	e027      	b.n	800b34a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b2fa:	f107 0318 	add.w	r3, r7, #24
 800b2fe:	4618      	mov	r0, r3
 800b300:	f7fc fd2a 	bl	8007d58 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b304:	69fb      	ldr	r3, [r7, #28]
 800b306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b308:	e01f      	b.n	800b34a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b30a:	4b2d      	ldr	r3, [pc, #180]	@ (800b3c0 <UART_SetConfig+0xac0>)
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	f003 0320 	and.w	r3, r3, #32
 800b312:	2b00      	cmp	r3, #0
 800b314:	d009      	beq.n	800b32a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b316:	4b2a      	ldr	r3, [pc, #168]	@ (800b3c0 <UART_SetConfig+0xac0>)
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	08db      	lsrs	r3, r3, #3
 800b31c:	f003 0303 	and.w	r3, r3, #3
 800b320:	4a28      	ldr	r2, [pc, #160]	@ (800b3c4 <UART_SetConfig+0xac4>)
 800b322:	fa22 f303 	lsr.w	r3, r2, r3
 800b326:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b328:	e00f      	b.n	800b34a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800b32a:	4b26      	ldr	r3, [pc, #152]	@ (800b3c4 <UART_SetConfig+0xac4>)
 800b32c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b32e:	e00c      	b.n	800b34a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b330:	4b25      	ldr	r3, [pc, #148]	@ (800b3c8 <UART_SetConfig+0xac8>)
 800b332:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b334:	e009      	b.n	800b34a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b336:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b33a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b33c:	e005      	b.n	800b34a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800b33e:	2300      	movs	r3, #0
 800b340:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b342:	2301      	movs	r3, #1
 800b344:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b348:	bf00      	nop
    }

    if (pclk != 0U)
 800b34a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d021      	beq.n	800b394 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b350:	697b      	ldr	r3, [r7, #20]
 800b352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b354:	4a1d      	ldr	r2, [pc, #116]	@ (800b3cc <UART_SetConfig+0xacc>)
 800b356:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b35a:	461a      	mov	r2, r3
 800b35c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b35e:	fbb3 f2f2 	udiv	r2, r3, r2
 800b362:	697b      	ldr	r3, [r7, #20]
 800b364:	685b      	ldr	r3, [r3, #4]
 800b366:	085b      	lsrs	r3, r3, #1
 800b368:	441a      	add	r2, r3
 800b36a:	697b      	ldr	r3, [r7, #20]
 800b36c:	685b      	ldr	r3, [r3, #4]
 800b36e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b372:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b376:	2b0f      	cmp	r3, #15
 800b378:	d909      	bls.n	800b38e <UART_SetConfig+0xa8e>
 800b37a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b37c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b380:	d205      	bcs.n	800b38e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b384:	b29a      	uxth	r2, r3
 800b386:	697b      	ldr	r3, [r7, #20]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	60da      	str	r2, [r3, #12]
 800b38c:	e002      	b.n	800b394 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b38e:	2301      	movs	r3, #1
 800b390:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b394:	697b      	ldr	r3, [r7, #20]
 800b396:	2201      	movs	r2, #1
 800b398:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b39c:	697b      	ldr	r3, [r7, #20]
 800b39e:	2201      	movs	r2, #1
 800b3a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b3a4:	697b      	ldr	r3, [r7, #20]
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b3aa:	697b      	ldr	r3, [r7, #20]
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b3b0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	3748      	adds	r7, #72	@ 0x48
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b3be:	bf00      	nop
 800b3c0:	58024400 	.word	0x58024400
 800b3c4:	03d09000 	.word	0x03d09000
 800b3c8:	003d0900 	.word	0x003d0900
 800b3cc:	08010a58 	.word	0x08010a58

0800b3d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b083      	sub	sp, #12
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3dc:	f003 0308 	and.w	r3, r3, #8
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d00a      	beq.n	800b3fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	685b      	ldr	r3, [r3, #4]
 800b3ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	430a      	orrs	r2, r1
 800b3f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3fe:	f003 0301 	and.w	r3, r3, #1
 800b402:	2b00      	cmp	r3, #0
 800b404:	d00a      	beq.n	800b41c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	685b      	ldr	r3, [r3, #4]
 800b40c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	430a      	orrs	r2, r1
 800b41a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b420:	f003 0302 	and.w	r3, r3, #2
 800b424:	2b00      	cmp	r3, #0
 800b426:	d00a      	beq.n	800b43e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	685b      	ldr	r3, [r3, #4]
 800b42e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	430a      	orrs	r2, r1
 800b43c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b442:	f003 0304 	and.w	r3, r3, #4
 800b446:	2b00      	cmp	r3, #0
 800b448:	d00a      	beq.n	800b460 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	685b      	ldr	r3, [r3, #4]
 800b450:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	430a      	orrs	r2, r1
 800b45e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b464:	f003 0310 	and.w	r3, r3, #16
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d00a      	beq.n	800b482 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	689b      	ldr	r3, [r3, #8]
 800b472:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	430a      	orrs	r2, r1
 800b480:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b486:	f003 0320 	and.w	r3, r3, #32
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d00a      	beq.n	800b4a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	689b      	ldr	r3, [r3, #8]
 800b494:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	430a      	orrs	r2, r1
 800b4a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d01a      	beq.n	800b4e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	685b      	ldr	r3, [r3, #4]
 800b4b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	430a      	orrs	r2, r1
 800b4c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b4ce:	d10a      	bne.n	800b4e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	685b      	ldr	r3, [r3, #4]
 800b4d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	430a      	orrs	r2, r1
 800b4e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d00a      	beq.n	800b508 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	685b      	ldr	r3, [r3, #4]
 800b4f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	430a      	orrs	r2, r1
 800b506:	605a      	str	r2, [r3, #4]
  }
}
 800b508:	bf00      	nop
 800b50a:	370c      	adds	r7, #12
 800b50c:	46bd      	mov	sp, r7
 800b50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b512:	4770      	bx	lr

0800b514 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b098      	sub	sp, #96	@ 0x60
 800b518:	af02      	add	r7, sp, #8
 800b51a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	2200      	movs	r2, #0
 800b520:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b524:	f7f7 fc1e 	bl	8002d64 <HAL_GetTick>
 800b528:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	f003 0308 	and.w	r3, r3, #8
 800b534:	2b08      	cmp	r3, #8
 800b536:	d12f      	bne.n	800b598 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b538:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b53c:	9300      	str	r3, [sp, #0]
 800b53e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b540:	2200      	movs	r2, #0
 800b542:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b546:	6878      	ldr	r0, [r7, #4]
 800b548:	f000 f88e 	bl	800b668 <UART_WaitOnFlagUntilTimeout>
 800b54c:	4603      	mov	r3, r0
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d022      	beq.n	800b598 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b55a:	e853 3f00 	ldrex	r3, [r3]
 800b55e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b562:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b566:	653b      	str	r3, [r7, #80]	@ 0x50
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	461a      	mov	r2, r3
 800b56e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b570:	647b      	str	r3, [r7, #68]	@ 0x44
 800b572:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b574:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b576:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b578:	e841 2300 	strex	r3, r2, [r1]
 800b57c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b57e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b580:	2b00      	cmp	r3, #0
 800b582:	d1e6      	bne.n	800b552 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2220      	movs	r2, #32
 800b588:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2200      	movs	r2, #0
 800b590:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b594:	2303      	movs	r3, #3
 800b596:	e063      	b.n	800b660 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	f003 0304 	and.w	r3, r3, #4
 800b5a2:	2b04      	cmp	r3, #4
 800b5a4:	d149      	bne.n	800b63a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b5a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b5aa:	9300      	str	r3, [sp, #0]
 800b5ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b5b4:	6878      	ldr	r0, [r7, #4]
 800b5b6:	f000 f857 	bl	800b668 <UART_WaitOnFlagUntilTimeout>
 800b5ba:	4603      	mov	r3, r0
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d03c      	beq.n	800b63a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5c8:	e853 3f00 	ldrex	r3, [r3]
 800b5cc:	623b      	str	r3, [r7, #32]
   return(result);
 800b5ce:	6a3b      	ldr	r3, [r7, #32]
 800b5d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b5d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	461a      	mov	r2, r3
 800b5dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5de:	633b      	str	r3, [r7, #48]	@ 0x30
 800b5e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b5e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5e6:	e841 2300 	strex	r3, r2, [r1]
 800b5ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b5ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d1e6      	bne.n	800b5c0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	3308      	adds	r3, #8
 800b5f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	e853 3f00 	ldrex	r3, [r3]
 800b600:	60fb      	str	r3, [r7, #12]
   return(result);
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	f023 0301 	bic.w	r3, r3, #1
 800b608:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	3308      	adds	r3, #8
 800b610:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b612:	61fa      	str	r2, [r7, #28]
 800b614:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b616:	69b9      	ldr	r1, [r7, #24]
 800b618:	69fa      	ldr	r2, [r7, #28]
 800b61a:	e841 2300 	strex	r3, r2, [r1]
 800b61e:	617b      	str	r3, [r7, #20]
   return(result);
 800b620:	697b      	ldr	r3, [r7, #20]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d1e5      	bne.n	800b5f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	2220      	movs	r2, #32
 800b62a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	2200      	movs	r2, #0
 800b632:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b636:	2303      	movs	r3, #3
 800b638:	e012      	b.n	800b660 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	2220      	movs	r2, #32
 800b63e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2220      	movs	r2, #32
 800b646:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	2200      	movs	r2, #0
 800b64e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2200      	movs	r2, #0
 800b654:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	2200      	movs	r2, #0
 800b65a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b65e:	2300      	movs	r3, #0
}
 800b660:	4618      	mov	r0, r3
 800b662:	3758      	adds	r7, #88	@ 0x58
 800b664:	46bd      	mov	sp, r7
 800b666:	bd80      	pop	{r7, pc}

0800b668 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b084      	sub	sp, #16
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	60f8      	str	r0, [r7, #12]
 800b670:	60b9      	str	r1, [r7, #8]
 800b672:	603b      	str	r3, [r7, #0]
 800b674:	4613      	mov	r3, r2
 800b676:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b678:	e04f      	b.n	800b71a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b67a:	69bb      	ldr	r3, [r7, #24]
 800b67c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b680:	d04b      	beq.n	800b71a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b682:	f7f7 fb6f 	bl	8002d64 <HAL_GetTick>
 800b686:	4602      	mov	r2, r0
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	1ad3      	subs	r3, r2, r3
 800b68c:	69ba      	ldr	r2, [r7, #24]
 800b68e:	429a      	cmp	r2, r3
 800b690:	d302      	bcc.n	800b698 <UART_WaitOnFlagUntilTimeout+0x30>
 800b692:	69bb      	ldr	r3, [r7, #24]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d101      	bne.n	800b69c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b698:	2303      	movs	r3, #3
 800b69a:	e04e      	b.n	800b73a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	f003 0304 	and.w	r3, r3, #4
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d037      	beq.n	800b71a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b6aa:	68bb      	ldr	r3, [r7, #8]
 800b6ac:	2b80      	cmp	r3, #128	@ 0x80
 800b6ae:	d034      	beq.n	800b71a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b6b0:	68bb      	ldr	r3, [r7, #8]
 800b6b2:	2b40      	cmp	r3, #64	@ 0x40
 800b6b4:	d031      	beq.n	800b71a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	69db      	ldr	r3, [r3, #28]
 800b6bc:	f003 0308 	and.w	r3, r3, #8
 800b6c0:	2b08      	cmp	r3, #8
 800b6c2:	d110      	bne.n	800b6e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	2208      	movs	r2, #8
 800b6ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b6cc:	68f8      	ldr	r0, [r7, #12]
 800b6ce:	f000 f839 	bl	800b744 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	2208      	movs	r2, #8
 800b6d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	2200      	movs	r2, #0
 800b6de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	e029      	b.n	800b73a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	69db      	ldr	r3, [r3, #28]
 800b6ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b6f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6f4:	d111      	bne.n	800b71a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b6fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b700:	68f8      	ldr	r0, [r7, #12]
 800b702:	f000 f81f 	bl	800b744 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	2220      	movs	r2, #32
 800b70a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	2200      	movs	r2, #0
 800b712:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b716:	2303      	movs	r3, #3
 800b718:	e00f      	b.n	800b73a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	69da      	ldr	r2, [r3, #28]
 800b720:	68bb      	ldr	r3, [r7, #8]
 800b722:	4013      	ands	r3, r2
 800b724:	68ba      	ldr	r2, [r7, #8]
 800b726:	429a      	cmp	r2, r3
 800b728:	bf0c      	ite	eq
 800b72a:	2301      	moveq	r3, #1
 800b72c:	2300      	movne	r3, #0
 800b72e:	b2db      	uxtb	r3, r3
 800b730:	461a      	mov	r2, r3
 800b732:	79fb      	ldrb	r3, [r7, #7]
 800b734:	429a      	cmp	r2, r3
 800b736:	d0a0      	beq.n	800b67a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b738:	2300      	movs	r3, #0
}
 800b73a:	4618      	mov	r0, r3
 800b73c:	3710      	adds	r7, #16
 800b73e:	46bd      	mov	sp, r7
 800b740:	bd80      	pop	{r7, pc}
	...

0800b744 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b744:	b480      	push	{r7}
 800b746:	b095      	sub	sp, #84	@ 0x54
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b754:	e853 3f00 	ldrex	r3, [r3]
 800b758:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b75a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b75c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b760:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	461a      	mov	r2, r3
 800b768:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b76a:	643b      	str	r3, [r7, #64]	@ 0x40
 800b76c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b76e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b770:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b772:	e841 2300 	strex	r3, r2, [r1]
 800b776:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d1e6      	bne.n	800b74c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	3308      	adds	r3, #8
 800b784:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b786:	6a3b      	ldr	r3, [r7, #32]
 800b788:	e853 3f00 	ldrex	r3, [r3]
 800b78c:	61fb      	str	r3, [r7, #28]
   return(result);
 800b78e:	69fa      	ldr	r2, [r7, #28]
 800b790:	4b1e      	ldr	r3, [pc, #120]	@ (800b80c <UART_EndRxTransfer+0xc8>)
 800b792:	4013      	ands	r3, r2
 800b794:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	3308      	adds	r3, #8
 800b79c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b79e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b7a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b7a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7a6:	e841 2300 	strex	r3, r2, [r1]
 800b7aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b7ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d1e5      	bne.n	800b77e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b7b6:	2b01      	cmp	r3, #1
 800b7b8:	d118      	bne.n	800b7ec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	e853 3f00 	ldrex	r3, [r3]
 800b7c6:	60bb      	str	r3, [r7, #8]
   return(result);
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	f023 0310 	bic.w	r3, r3, #16
 800b7ce:	647b      	str	r3, [r7, #68]	@ 0x44
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	461a      	mov	r2, r3
 800b7d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7d8:	61bb      	str	r3, [r7, #24]
 800b7da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7dc:	6979      	ldr	r1, [r7, #20]
 800b7de:	69ba      	ldr	r2, [r7, #24]
 800b7e0:	e841 2300 	strex	r3, r2, [r1]
 800b7e4:	613b      	str	r3, [r7, #16]
   return(result);
 800b7e6:	693b      	ldr	r3, [r7, #16]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d1e6      	bne.n	800b7ba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2220      	movs	r2, #32
 800b7f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b800:	bf00      	nop
 800b802:	3754      	adds	r7, #84	@ 0x54
 800b804:	46bd      	mov	sp, r7
 800b806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80a:	4770      	bx	lr
 800b80c:	effffffe 	.word	0xeffffffe

0800b810 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b810:	b480      	push	{r7}
 800b812:	b085      	sub	sp, #20
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b81e:	2b01      	cmp	r3, #1
 800b820:	d101      	bne.n	800b826 <HAL_UARTEx_DisableFifoMode+0x16>
 800b822:	2302      	movs	r3, #2
 800b824:	e027      	b.n	800b876 <HAL_UARTEx_DisableFifoMode+0x66>
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	2201      	movs	r2, #1
 800b82a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	2224      	movs	r2, #36	@ 0x24
 800b832:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	681a      	ldr	r2, [r3, #0]
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	f022 0201 	bic.w	r2, r2, #1
 800b84c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b854:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	2200      	movs	r2, #0
 800b85a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	68fa      	ldr	r2, [r7, #12]
 800b862:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	2220      	movs	r2, #32
 800b868:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2200      	movs	r2, #0
 800b870:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b874:	2300      	movs	r3, #0
}
 800b876:	4618      	mov	r0, r3
 800b878:	3714      	adds	r7, #20
 800b87a:	46bd      	mov	sp, r7
 800b87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b880:	4770      	bx	lr

0800b882 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b882:	b580      	push	{r7, lr}
 800b884:	b084      	sub	sp, #16
 800b886:	af00      	add	r7, sp, #0
 800b888:	6078      	str	r0, [r7, #4]
 800b88a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b892:	2b01      	cmp	r3, #1
 800b894:	d101      	bne.n	800b89a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b896:	2302      	movs	r3, #2
 800b898:	e02d      	b.n	800b8f6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	2201      	movs	r2, #1
 800b89e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	2224      	movs	r2, #36	@ 0x24
 800b8a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	681a      	ldr	r2, [r3, #0]
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f022 0201 	bic.w	r2, r2, #1
 800b8c0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	689b      	ldr	r3, [r3, #8]
 800b8c8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	683a      	ldr	r2, [r7, #0]
 800b8d2:	430a      	orrs	r2, r1
 800b8d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b8d6:	6878      	ldr	r0, [r7, #4]
 800b8d8:	f000 f850 	bl	800b97c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	68fa      	ldr	r2, [r7, #12]
 800b8e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2220      	movs	r2, #32
 800b8e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b8f4:	2300      	movs	r3, #0
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	3710      	adds	r7, #16
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}

0800b8fe <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b8fe:	b580      	push	{r7, lr}
 800b900:	b084      	sub	sp, #16
 800b902:	af00      	add	r7, sp, #0
 800b904:	6078      	str	r0, [r7, #4]
 800b906:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b90e:	2b01      	cmp	r3, #1
 800b910:	d101      	bne.n	800b916 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b912:	2302      	movs	r3, #2
 800b914:	e02d      	b.n	800b972 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	2201      	movs	r2, #1
 800b91a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	2224      	movs	r2, #36	@ 0x24
 800b922:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	681a      	ldr	r2, [r3, #0]
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	f022 0201 	bic.w	r2, r2, #1
 800b93c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	689b      	ldr	r3, [r3, #8]
 800b944:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	683a      	ldr	r2, [r7, #0]
 800b94e:	430a      	orrs	r2, r1
 800b950:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b952:	6878      	ldr	r0, [r7, #4]
 800b954:	f000 f812 	bl	800b97c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	68fa      	ldr	r2, [r7, #12]
 800b95e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2220      	movs	r2, #32
 800b964:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	2200      	movs	r2, #0
 800b96c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b970:	2300      	movs	r3, #0
}
 800b972:	4618      	mov	r0, r3
 800b974:	3710      	adds	r7, #16
 800b976:	46bd      	mov	sp, r7
 800b978:	bd80      	pop	{r7, pc}
	...

0800b97c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b97c:	b480      	push	{r7}
 800b97e:	b085      	sub	sp, #20
 800b980:	af00      	add	r7, sp, #0
 800b982:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d108      	bne.n	800b99e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	2201      	movs	r2, #1
 800b990:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	2201      	movs	r2, #1
 800b998:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b99c:	e031      	b.n	800ba02 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b99e:	2310      	movs	r3, #16
 800b9a0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b9a2:	2310      	movs	r3, #16
 800b9a4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	689b      	ldr	r3, [r3, #8]
 800b9ac:	0e5b      	lsrs	r3, r3, #25
 800b9ae:	b2db      	uxtb	r3, r3
 800b9b0:	f003 0307 	and.w	r3, r3, #7
 800b9b4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	689b      	ldr	r3, [r3, #8]
 800b9bc:	0f5b      	lsrs	r3, r3, #29
 800b9be:	b2db      	uxtb	r3, r3
 800b9c0:	f003 0307 	and.w	r3, r3, #7
 800b9c4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b9c6:	7bbb      	ldrb	r3, [r7, #14]
 800b9c8:	7b3a      	ldrb	r2, [r7, #12]
 800b9ca:	4911      	ldr	r1, [pc, #68]	@ (800ba10 <UARTEx_SetNbDataToProcess+0x94>)
 800b9cc:	5c8a      	ldrb	r2, [r1, r2]
 800b9ce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b9d2:	7b3a      	ldrb	r2, [r7, #12]
 800b9d4:	490f      	ldr	r1, [pc, #60]	@ (800ba14 <UARTEx_SetNbDataToProcess+0x98>)
 800b9d6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b9d8:	fb93 f3f2 	sdiv	r3, r3, r2
 800b9dc:	b29a      	uxth	r2, r3
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b9e4:	7bfb      	ldrb	r3, [r7, #15]
 800b9e6:	7b7a      	ldrb	r2, [r7, #13]
 800b9e8:	4909      	ldr	r1, [pc, #36]	@ (800ba10 <UARTEx_SetNbDataToProcess+0x94>)
 800b9ea:	5c8a      	ldrb	r2, [r1, r2]
 800b9ec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b9f0:	7b7a      	ldrb	r2, [r7, #13]
 800b9f2:	4908      	ldr	r1, [pc, #32]	@ (800ba14 <UARTEx_SetNbDataToProcess+0x98>)
 800b9f4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b9f6:	fb93 f3f2 	sdiv	r3, r3, r2
 800b9fa:	b29a      	uxth	r2, r3
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ba02:	bf00      	nop
 800ba04:	3714      	adds	r7, #20
 800ba06:	46bd      	mov	sp, r7
 800ba08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0c:	4770      	bx	lr
 800ba0e:	bf00      	nop
 800ba10:	08010a70 	.word	0x08010a70
 800ba14:	08010a78 	.word	0x08010a78

0800ba18 <__cvt>:
 800ba18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba1a:	ed2d 8b02 	vpush	{d8}
 800ba1e:	eeb0 8b40 	vmov.f64	d8, d0
 800ba22:	b085      	sub	sp, #20
 800ba24:	4617      	mov	r7, r2
 800ba26:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800ba28:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ba2a:	ee18 2a90 	vmov	r2, s17
 800ba2e:	f025 0520 	bic.w	r5, r5, #32
 800ba32:	2a00      	cmp	r2, #0
 800ba34:	bfb6      	itet	lt
 800ba36:	222d      	movlt	r2, #45	@ 0x2d
 800ba38:	2200      	movge	r2, #0
 800ba3a:	eeb1 8b40 	vneglt.f64	d8, d0
 800ba3e:	2d46      	cmp	r5, #70	@ 0x46
 800ba40:	460c      	mov	r4, r1
 800ba42:	701a      	strb	r2, [r3, #0]
 800ba44:	d004      	beq.n	800ba50 <__cvt+0x38>
 800ba46:	2d45      	cmp	r5, #69	@ 0x45
 800ba48:	d100      	bne.n	800ba4c <__cvt+0x34>
 800ba4a:	3401      	adds	r4, #1
 800ba4c:	2102      	movs	r1, #2
 800ba4e:	e000      	b.n	800ba52 <__cvt+0x3a>
 800ba50:	2103      	movs	r1, #3
 800ba52:	ab03      	add	r3, sp, #12
 800ba54:	9301      	str	r3, [sp, #4]
 800ba56:	ab02      	add	r3, sp, #8
 800ba58:	9300      	str	r3, [sp, #0]
 800ba5a:	4622      	mov	r2, r4
 800ba5c:	4633      	mov	r3, r6
 800ba5e:	eeb0 0b48 	vmov.f64	d0, d8
 800ba62:	f001 f851 	bl	800cb08 <_dtoa_r>
 800ba66:	2d47      	cmp	r5, #71	@ 0x47
 800ba68:	d114      	bne.n	800ba94 <__cvt+0x7c>
 800ba6a:	07fb      	lsls	r3, r7, #31
 800ba6c:	d50a      	bpl.n	800ba84 <__cvt+0x6c>
 800ba6e:	1902      	adds	r2, r0, r4
 800ba70:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ba74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba78:	bf08      	it	eq
 800ba7a:	9203      	streq	r2, [sp, #12]
 800ba7c:	2130      	movs	r1, #48	@ 0x30
 800ba7e:	9b03      	ldr	r3, [sp, #12]
 800ba80:	4293      	cmp	r3, r2
 800ba82:	d319      	bcc.n	800bab8 <__cvt+0xa0>
 800ba84:	9b03      	ldr	r3, [sp, #12]
 800ba86:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba88:	1a1b      	subs	r3, r3, r0
 800ba8a:	6013      	str	r3, [r2, #0]
 800ba8c:	b005      	add	sp, #20
 800ba8e:	ecbd 8b02 	vpop	{d8}
 800ba92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba94:	2d46      	cmp	r5, #70	@ 0x46
 800ba96:	eb00 0204 	add.w	r2, r0, r4
 800ba9a:	d1e9      	bne.n	800ba70 <__cvt+0x58>
 800ba9c:	7803      	ldrb	r3, [r0, #0]
 800ba9e:	2b30      	cmp	r3, #48	@ 0x30
 800baa0:	d107      	bne.n	800bab2 <__cvt+0x9a>
 800baa2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800baa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800baaa:	bf1c      	itt	ne
 800baac:	f1c4 0401 	rsbne	r4, r4, #1
 800bab0:	6034      	strne	r4, [r6, #0]
 800bab2:	6833      	ldr	r3, [r6, #0]
 800bab4:	441a      	add	r2, r3
 800bab6:	e7db      	b.n	800ba70 <__cvt+0x58>
 800bab8:	1c5c      	adds	r4, r3, #1
 800baba:	9403      	str	r4, [sp, #12]
 800babc:	7019      	strb	r1, [r3, #0]
 800babe:	e7de      	b.n	800ba7e <__cvt+0x66>

0800bac0 <__exponent>:
 800bac0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bac2:	2900      	cmp	r1, #0
 800bac4:	bfba      	itte	lt
 800bac6:	4249      	neglt	r1, r1
 800bac8:	232d      	movlt	r3, #45	@ 0x2d
 800baca:	232b      	movge	r3, #43	@ 0x2b
 800bacc:	2909      	cmp	r1, #9
 800bace:	7002      	strb	r2, [r0, #0]
 800bad0:	7043      	strb	r3, [r0, #1]
 800bad2:	dd29      	ble.n	800bb28 <__exponent+0x68>
 800bad4:	f10d 0307 	add.w	r3, sp, #7
 800bad8:	461d      	mov	r5, r3
 800bada:	270a      	movs	r7, #10
 800badc:	461a      	mov	r2, r3
 800bade:	fbb1 f6f7 	udiv	r6, r1, r7
 800bae2:	fb07 1416 	mls	r4, r7, r6, r1
 800bae6:	3430      	adds	r4, #48	@ 0x30
 800bae8:	f802 4c01 	strb.w	r4, [r2, #-1]
 800baec:	460c      	mov	r4, r1
 800baee:	2c63      	cmp	r4, #99	@ 0x63
 800baf0:	f103 33ff 	add.w	r3, r3, #4294967295
 800baf4:	4631      	mov	r1, r6
 800baf6:	dcf1      	bgt.n	800badc <__exponent+0x1c>
 800baf8:	3130      	adds	r1, #48	@ 0x30
 800bafa:	1e94      	subs	r4, r2, #2
 800bafc:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bb00:	1c41      	adds	r1, r0, #1
 800bb02:	4623      	mov	r3, r4
 800bb04:	42ab      	cmp	r3, r5
 800bb06:	d30a      	bcc.n	800bb1e <__exponent+0x5e>
 800bb08:	f10d 0309 	add.w	r3, sp, #9
 800bb0c:	1a9b      	subs	r3, r3, r2
 800bb0e:	42ac      	cmp	r4, r5
 800bb10:	bf88      	it	hi
 800bb12:	2300      	movhi	r3, #0
 800bb14:	3302      	adds	r3, #2
 800bb16:	4403      	add	r3, r0
 800bb18:	1a18      	subs	r0, r3, r0
 800bb1a:	b003      	add	sp, #12
 800bb1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb1e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800bb22:	f801 6f01 	strb.w	r6, [r1, #1]!
 800bb26:	e7ed      	b.n	800bb04 <__exponent+0x44>
 800bb28:	2330      	movs	r3, #48	@ 0x30
 800bb2a:	3130      	adds	r1, #48	@ 0x30
 800bb2c:	7083      	strb	r3, [r0, #2]
 800bb2e:	70c1      	strb	r1, [r0, #3]
 800bb30:	1d03      	adds	r3, r0, #4
 800bb32:	e7f1      	b.n	800bb18 <__exponent+0x58>
 800bb34:	0000      	movs	r0, r0
	...

0800bb38 <_printf_float>:
 800bb38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb3c:	b08d      	sub	sp, #52	@ 0x34
 800bb3e:	460c      	mov	r4, r1
 800bb40:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800bb44:	4616      	mov	r6, r2
 800bb46:	461f      	mov	r7, r3
 800bb48:	4605      	mov	r5, r0
 800bb4a:	f000 fed7 	bl	800c8fc <_localeconv_r>
 800bb4e:	f8d0 b000 	ldr.w	fp, [r0]
 800bb52:	4658      	mov	r0, fp
 800bb54:	f7f4 fc14 	bl	8000380 <strlen>
 800bb58:	2300      	movs	r3, #0
 800bb5a:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb5c:	f8d8 3000 	ldr.w	r3, [r8]
 800bb60:	f894 9018 	ldrb.w	r9, [r4, #24]
 800bb64:	6822      	ldr	r2, [r4, #0]
 800bb66:	9005      	str	r0, [sp, #20]
 800bb68:	3307      	adds	r3, #7
 800bb6a:	f023 0307 	bic.w	r3, r3, #7
 800bb6e:	f103 0108 	add.w	r1, r3, #8
 800bb72:	f8c8 1000 	str.w	r1, [r8]
 800bb76:	ed93 0b00 	vldr	d0, [r3]
 800bb7a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800bdd8 <_printf_float+0x2a0>
 800bb7e:	eeb0 7bc0 	vabs.f64	d7, d0
 800bb82:	eeb4 7b46 	vcmp.f64	d7, d6
 800bb86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb8a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800bb8e:	dd24      	ble.n	800bbda <_printf_float+0xa2>
 800bb90:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800bb94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb98:	d502      	bpl.n	800bba0 <_printf_float+0x68>
 800bb9a:	232d      	movs	r3, #45	@ 0x2d
 800bb9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bba0:	498f      	ldr	r1, [pc, #572]	@ (800bde0 <_printf_float+0x2a8>)
 800bba2:	4b90      	ldr	r3, [pc, #576]	@ (800bde4 <_printf_float+0x2ac>)
 800bba4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800bba8:	bf94      	ite	ls
 800bbaa:	4688      	movls	r8, r1
 800bbac:	4698      	movhi	r8, r3
 800bbae:	f022 0204 	bic.w	r2, r2, #4
 800bbb2:	2303      	movs	r3, #3
 800bbb4:	6123      	str	r3, [r4, #16]
 800bbb6:	6022      	str	r2, [r4, #0]
 800bbb8:	f04f 0a00 	mov.w	sl, #0
 800bbbc:	9700      	str	r7, [sp, #0]
 800bbbe:	4633      	mov	r3, r6
 800bbc0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bbc2:	4621      	mov	r1, r4
 800bbc4:	4628      	mov	r0, r5
 800bbc6:	f000 f9d1 	bl	800bf6c <_printf_common>
 800bbca:	3001      	adds	r0, #1
 800bbcc:	f040 8089 	bne.w	800bce2 <_printf_float+0x1aa>
 800bbd0:	f04f 30ff 	mov.w	r0, #4294967295
 800bbd4:	b00d      	add	sp, #52	@ 0x34
 800bbd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbda:	eeb4 0b40 	vcmp.f64	d0, d0
 800bbde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbe2:	d709      	bvc.n	800bbf8 <_printf_float+0xc0>
 800bbe4:	ee10 3a90 	vmov	r3, s1
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	bfbc      	itt	lt
 800bbec:	232d      	movlt	r3, #45	@ 0x2d
 800bbee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bbf2:	497d      	ldr	r1, [pc, #500]	@ (800bde8 <_printf_float+0x2b0>)
 800bbf4:	4b7d      	ldr	r3, [pc, #500]	@ (800bdec <_printf_float+0x2b4>)
 800bbf6:	e7d5      	b.n	800bba4 <_printf_float+0x6c>
 800bbf8:	6863      	ldr	r3, [r4, #4]
 800bbfa:	1c59      	adds	r1, r3, #1
 800bbfc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800bc00:	d139      	bne.n	800bc76 <_printf_float+0x13e>
 800bc02:	2306      	movs	r3, #6
 800bc04:	6063      	str	r3, [r4, #4]
 800bc06:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800bc0a:	2300      	movs	r3, #0
 800bc0c:	6022      	str	r2, [r4, #0]
 800bc0e:	9303      	str	r3, [sp, #12]
 800bc10:	ab0a      	add	r3, sp, #40	@ 0x28
 800bc12:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800bc16:	ab09      	add	r3, sp, #36	@ 0x24
 800bc18:	9300      	str	r3, [sp, #0]
 800bc1a:	6861      	ldr	r1, [r4, #4]
 800bc1c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bc20:	4628      	mov	r0, r5
 800bc22:	f7ff fef9 	bl	800ba18 <__cvt>
 800bc26:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bc2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bc2c:	4680      	mov	r8, r0
 800bc2e:	d129      	bne.n	800bc84 <_printf_float+0x14c>
 800bc30:	1cc8      	adds	r0, r1, #3
 800bc32:	db02      	blt.n	800bc3a <_printf_float+0x102>
 800bc34:	6863      	ldr	r3, [r4, #4]
 800bc36:	4299      	cmp	r1, r3
 800bc38:	dd41      	ble.n	800bcbe <_printf_float+0x186>
 800bc3a:	f1a9 0902 	sub.w	r9, r9, #2
 800bc3e:	fa5f f989 	uxtb.w	r9, r9
 800bc42:	3901      	subs	r1, #1
 800bc44:	464a      	mov	r2, r9
 800bc46:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bc4a:	9109      	str	r1, [sp, #36]	@ 0x24
 800bc4c:	f7ff ff38 	bl	800bac0 <__exponent>
 800bc50:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bc52:	1813      	adds	r3, r2, r0
 800bc54:	2a01      	cmp	r2, #1
 800bc56:	4682      	mov	sl, r0
 800bc58:	6123      	str	r3, [r4, #16]
 800bc5a:	dc02      	bgt.n	800bc62 <_printf_float+0x12a>
 800bc5c:	6822      	ldr	r2, [r4, #0]
 800bc5e:	07d2      	lsls	r2, r2, #31
 800bc60:	d501      	bpl.n	800bc66 <_printf_float+0x12e>
 800bc62:	3301      	adds	r3, #1
 800bc64:	6123      	str	r3, [r4, #16]
 800bc66:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d0a6      	beq.n	800bbbc <_printf_float+0x84>
 800bc6e:	232d      	movs	r3, #45	@ 0x2d
 800bc70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc74:	e7a2      	b.n	800bbbc <_printf_float+0x84>
 800bc76:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bc7a:	d1c4      	bne.n	800bc06 <_printf_float+0xce>
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d1c2      	bne.n	800bc06 <_printf_float+0xce>
 800bc80:	2301      	movs	r3, #1
 800bc82:	e7bf      	b.n	800bc04 <_printf_float+0xcc>
 800bc84:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800bc88:	d9db      	bls.n	800bc42 <_printf_float+0x10a>
 800bc8a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800bc8e:	d118      	bne.n	800bcc2 <_printf_float+0x18a>
 800bc90:	2900      	cmp	r1, #0
 800bc92:	6863      	ldr	r3, [r4, #4]
 800bc94:	dd0b      	ble.n	800bcae <_printf_float+0x176>
 800bc96:	6121      	str	r1, [r4, #16]
 800bc98:	b913      	cbnz	r3, 800bca0 <_printf_float+0x168>
 800bc9a:	6822      	ldr	r2, [r4, #0]
 800bc9c:	07d0      	lsls	r0, r2, #31
 800bc9e:	d502      	bpl.n	800bca6 <_printf_float+0x16e>
 800bca0:	3301      	adds	r3, #1
 800bca2:	440b      	add	r3, r1
 800bca4:	6123      	str	r3, [r4, #16]
 800bca6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bca8:	f04f 0a00 	mov.w	sl, #0
 800bcac:	e7db      	b.n	800bc66 <_printf_float+0x12e>
 800bcae:	b913      	cbnz	r3, 800bcb6 <_printf_float+0x17e>
 800bcb0:	6822      	ldr	r2, [r4, #0]
 800bcb2:	07d2      	lsls	r2, r2, #31
 800bcb4:	d501      	bpl.n	800bcba <_printf_float+0x182>
 800bcb6:	3302      	adds	r3, #2
 800bcb8:	e7f4      	b.n	800bca4 <_printf_float+0x16c>
 800bcba:	2301      	movs	r3, #1
 800bcbc:	e7f2      	b.n	800bca4 <_printf_float+0x16c>
 800bcbe:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800bcc2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bcc4:	4299      	cmp	r1, r3
 800bcc6:	db05      	blt.n	800bcd4 <_printf_float+0x19c>
 800bcc8:	6823      	ldr	r3, [r4, #0]
 800bcca:	6121      	str	r1, [r4, #16]
 800bccc:	07d8      	lsls	r0, r3, #31
 800bcce:	d5ea      	bpl.n	800bca6 <_printf_float+0x16e>
 800bcd0:	1c4b      	adds	r3, r1, #1
 800bcd2:	e7e7      	b.n	800bca4 <_printf_float+0x16c>
 800bcd4:	2900      	cmp	r1, #0
 800bcd6:	bfd4      	ite	le
 800bcd8:	f1c1 0202 	rsble	r2, r1, #2
 800bcdc:	2201      	movgt	r2, #1
 800bcde:	4413      	add	r3, r2
 800bce0:	e7e0      	b.n	800bca4 <_printf_float+0x16c>
 800bce2:	6823      	ldr	r3, [r4, #0]
 800bce4:	055a      	lsls	r2, r3, #21
 800bce6:	d407      	bmi.n	800bcf8 <_printf_float+0x1c0>
 800bce8:	6923      	ldr	r3, [r4, #16]
 800bcea:	4642      	mov	r2, r8
 800bcec:	4631      	mov	r1, r6
 800bcee:	4628      	mov	r0, r5
 800bcf0:	47b8      	blx	r7
 800bcf2:	3001      	adds	r0, #1
 800bcf4:	d12a      	bne.n	800bd4c <_printf_float+0x214>
 800bcf6:	e76b      	b.n	800bbd0 <_printf_float+0x98>
 800bcf8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800bcfc:	f240 80e0 	bls.w	800bec0 <_printf_float+0x388>
 800bd00:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800bd04:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800bd08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd0c:	d133      	bne.n	800bd76 <_printf_float+0x23e>
 800bd0e:	4a38      	ldr	r2, [pc, #224]	@ (800bdf0 <_printf_float+0x2b8>)
 800bd10:	2301      	movs	r3, #1
 800bd12:	4631      	mov	r1, r6
 800bd14:	4628      	mov	r0, r5
 800bd16:	47b8      	blx	r7
 800bd18:	3001      	adds	r0, #1
 800bd1a:	f43f af59 	beq.w	800bbd0 <_printf_float+0x98>
 800bd1e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bd22:	4543      	cmp	r3, r8
 800bd24:	db02      	blt.n	800bd2c <_printf_float+0x1f4>
 800bd26:	6823      	ldr	r3, [r4, #0]
 800bd28:	07d8      	lsls	r0, r3, #31
 800bd2a:	d50f      	bpl.n	800bd4c <_printf_float+0x214>
 800bd2c:	9b05      	ldr	r3, [sp, #20]
 800bd2e:	465a      	mov	r2, fp
 800bd30:	4631      	mov	r1, r6
 800bd32:	4628      	mov	r0, r5
 800bd34:	47b8      	blx	r7
 800bd36:	3001      	adds	r0, #1
 800bd38:	f43f af4a 	beq.w	800bbd0 <_printf_float+0x98>
 800bd3c:	f04f 0900 	mov.w	r9, #0
 800bd40:	f108 38ff 	add.w	r8, r8, #4294967295
 800bd44:	f104 0a1a 	add.w	sl, r4, #26
 800bd48:	45c8      	cmp	r8, r9
 800bd4a:	dc09      	bgt.n	800bd60 <_printf_float+0x228>
 800bd4c:	6823      	ldr	r3, [r4, #0]
 800bd4e:	079b      	lsls	r3, r3, #30
 800bd50:	f100 8107 	bmi.w	800bf62 <_printf_float+0x42a>
 800bd54:	68e0      	ldr	r0, [r4, #12]
 800bd56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bd58:	4298      	cmp	r0, r3
 800bd5a:	bfb8      	it	lt
 800bd5c:	4618      	movlt	r0, r3
 800bd5e:	e739      	b.n	800bbd4 <_printf_float+0x9c>
 800bd60:	2301      	movs	r3, #1
 800bd62:	4652      	mov	r2, sl
 800bd64:	4631      	mov	r1, r6
 800bd66:	4628      	mov	r0, r5
 800bd68:	47b8      	blx	r7
 800bd6a:	3001      	adds	r0, #1
 800bd6c:	f43f af30 	beq.w	800bbd0 <_printf_float+0x98>
 800bd70:	f109 0901 	add.w	r9, r9, #1
 800bd74:	e7e8      	b.n	800bd48 <_printf_float+0x210>
 800bd76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	dc3b      	bgt.n	800bdf4 <_printf_float+0x2bc>
 800bd7c:	4a1c      	ldr	r2, [pc, #112]	@ (800bdf0 <_printf_float+0x2b8>)
 800bd7e:	2301      	movs	r3, #1
 800bd80:	4631      	mov	r1, r6
 800bd82:	4628      	mov	r0, r5
 800bd84:	47b8      	blx	r7
 800bd86:	3001      	adds	r0, #1
 800bd88:	f43f af22 	beq.w	800bbd0 <_printf_float+0x98>
 800bd8c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bd90:	ea59 0303 	orrs.w	r3, r9, r3
 800bd94:	d102      	bne.n	800bd9c <_printf_float+0x264>
 800bd96:	6823      	ldr	r3, [r4, #0]
 800bd98:	07d9      	lsls	r1, r3, #31
 800bd9a:	d5d7      	bpl.n	800bd4c <_printf_float+0x214>
 800bd9c:	9b05      	ldr	r3, [sp, #20]
 800bd9e:	465a      	mov	r2, fp
 800bda0:	4631      	mov	r1, r6
 800bda2:	4628      	mov	r0, r5
 800bda4:	47b8      	blx	r7
 800bda6:	3001      	adds	r0, #1
 800bda8:	f43f af12 	beq.w	800bbd0 <_printf_float+0x98>
 800bdac:	f04f 0a00 	mov.w	sl, #0
 800bdb0:	f104 0b1a 	add.w	fp, r4, #26
 800bdb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdb6:	425b      	negs	r3, r3
 800bdb8:	4553      	cmp	r3, sl
 800bdba:	dc01      	bgt.n	800bdc0 <_printf_float+0x288>
 800bdbc:	464b      	mov	r3, r9
 800bdbe:	e794      	b.n	800bcea <_printf_float+0x1b2>
 800bdc0:	2301      	movs	r3, #1
 800bdc2:	465a      	mov	r2, fp
 800bdc4:	4631      	mov	r1, r6
 800bdc6:	4628      	mov	r0, r5
 800bdc8:	47b8      	blx	r7
 800bdca:	3001      	adds	r0, #1
 800bdcc:	f43f af00 	beq.w	800bbd0 <_printf_float+0x98>
 800bdd0:	f10a 0a01 	add.w	sl, sl, #1
 800bdd4:	e7ee      	b.n	800bdb4 <_printf_float+0x27c>
 800bdd6:	bf00      	nop
 800bdd8:	ffffffff 	.word	0xffffffff
 800bddc:	7fefffff 	.word	0x7fefffff
 800bde0:	08010a80 	.word	0x08010a80
 800bde4:	08010a84 	.word	0x08010a84
 800bde8:	08010a88 	.word	0x08010a88
 800bdec:	08010a8c 	.word	0x08010a8c
 800bdf0:	08010a90 	.word	0x08010a90
 800bdf4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bdf6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bdfa:	4553      	cmp	r3, sl
 800bdfc:	bfa8      	it	ge
 800bdfe:	4653      	movge	r3, sl
 800be00:	2b00      	cmp	r3, #0
 800be02:	4699      	mov	r9, r3
 800be04:	dc37      	bgt.n	800be76 <_printf_float+0x33e>
 800be06:	2300      	movs	r3, #0
 800be08:	9307      	str	r3, [sp, #28]
 800be0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800be0e:	f104 021a 	add.w	r2, r4, #26
 800be12:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800be14:	9907      	ldr	r1, [sp, #28]
 800be16:	9306      	str	r3, [sp, #24]
 800be18:	eba3 0309 	sub.w	r3, r3, r9
 800be1c:	428b      	cmp	r3, r1
 800be1e:	dc31      	bgt.n	800be84 <_printf_float+0x34c>
 800be20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be22:	459a      	cmp	sl, r3
 800be24:	dc3b      	bgt.n	800be9e <_printf_float+0x366>
 800be26:	6823      	ldr	r3, [r4, #0]
 800be28:	07da      	lsls	r2, r3, #31
 800be2a:	d438      	bmi.n	800be9e <_printf_float+0x366>
 800be2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be2e:	ebaa 0903 	sub.w	r9, sl, r3
 800be32:	9b06      	ldr	r3, [sp, #24]
 800be34:	ebaa 0303 	sub.w	r3, sl, r3
 800be38:	4599      	cmp	r9, r3
 800be3a:	bfa8      	it	ge
 800be3c:	4699      	movge	r9, r3
 800be3e:	f1b9 0f00 	cmp.w	r9, #0
 800be42:	dc34      	bgt.n	800beae <_printf_float+0x376>
 800be44:	f04f 0800 	mov.w	r8, #0
 800be48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800be4c:	f104 0b1a 	add.w	fp, r4, #26
 800be50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be52:	ebaa 0303 	sub.w	r3, sl, r3
 800be56:	eba3 0309 	sub.w	r3, r3, r9
 800be5a:	4543      	cmp	r3, r8
 800be5c:	f77f af76 	ble.w	800bd4c <_printf_float+0x214>
 800be60:	2301      	movs	r3, #1
 800be62:	465a      	mov	r2, fp
 800be64:	4631      	mov	r1, r6
 800be66:	4628      	mov	r0, r5
 800be68:	47b8      	blx	r7
 800be6a:	3001      	adds	r0, #1
 800be6c:	f43f aeb0 	beq.w	800bbd0 <_printf_float+0x98>
 800be70:	f108 0801 	add.w	r8, r8, #1
 800be74:	e7ec      	b.n	800be50 <_printf_float+0x318>
 800be76:	4642      	mov	r2, r8
 800be78:	4631      	mov	r1, r6
 800be7a:	4628      	mov	r0, r5
 800be7c:	47b8      	blx	r7
 800be7e:	3001      	adds	r0, #1
 800be80:	d1c1      	bne.n	800be06 <_printf_float+0x2ce>
 800be82:	e6a5      	b.n	800bbd0 <_printf_float+0x98>
 800be84:	2301      	movs	r3, #1
 800be86:	4631      	mov	r1, r6
 800be88:	4628      	mov	r0, r5
 800be8a:	9206      	str	r2, [sp, #24]
 800be8c:	47b8      	blx	r7
 800be8e:	3001      	adds	r0, #1
 800be90:	f43f ae9e 	beq.w	800bbd0 <_printf_float+0x98>
 800be94:	9b07      	ldr	r3, [sp, #28]
 800be96:	9a06      	ldr	r2, [sp, #24]
 800be98:	3301      	adds	r3, #1
 800be9a:	9307      	str	r3, [sp, #28]
 800be9c:	e7b9      	b.n	800be12 <_printf_float+0x2da>
 800be9e:	9b05      	ldr	r3, [sp, #20]
 800bea0:	465a      	mov	r2, fp
 800bea2:	4631      	mov	r1, r6
 800bea4:	4628      	mov	r0, r5
 800bea6:	47b8      	blx	r7
 800bea8:	3001      	adds	r0, #1
 800beaa:	d1bf      	bne.n	800be2c <_printf_float+0x2f4>
 800beac:	e690      	b.n	800bbd0 <_printf_float+0x98>
 800beae:	9a06      	ldr	r2, [sp, #24]
 800beb0:	464b      	mov	r3, r9
 800beb2:	4442      	add	r2, r8
 800beb4:	4631      	mov	r1, r6
 800beb6:	4628      	mov	r0, r5
 800beb8:	47b8      	blx	r7
 800beba:	3001      	adds	r0, #1
 800bebc:	d1c2      	bne.n	800be44 <_printf_float+0x30c>
 800bebe:	e687      	b.n	800bbd0 <_printf_float+0x98>
 800bec0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800bec4:	f1b9 0f01 	cmp.w	r9, #1
 800bec8:	dc01      	bgt.n	800bece <_printf_float+0x396>
 800beca:	07db      	lsls	r3, r3, #31
 800becc:	d536      	bpl.n	800bf3c <_printf_float+0x404>
 800bece:	2301      	movs	r3, #1
 800bed0:	4642      	mov	r2, r8
 800bed2:	4631      	mov	r1, r6
 800bed4:	4628      	mov	r0, r5
 800bed6:	47b8      	blx	r7
 800bed8:	3001      	adds	r0, #1
 800beda:	f43f ae79 	beq.w	800bbd0 <_printf_float+0x98>
 800bede:	9b05      	ldr	r3, [sp, #20]
 800bee0:	465a      	mov	r2, fp
 800bee2:	4631      	mov	r1, r6
 800bee4:	4628      	mov	r0, r5
 800bee6:	47b8      	blx	r7
 800bee8:	3001      	adds	r0, #1
 800beea:	f43f ae71 	beq.w	800bbd0 <_printf_float+0x98>
 800beee:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800bef2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800bef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800befa:	f109 39ff 	add.w	r9, r9, #4294967295
 800befe:	d018      	beq.n	800bf32 <_printf_float+0x3fa>
 800bf00:	464b      	mov	r3, r9
 800bf02:	f108 0201 	add.w	r2, r8, #1
 800bf06:	4631      	mov	r1, r6
 800bf08:	4628      	mov	r0, r5
 800bf0a:	47b8      	blx	r7
 800bf0c:	3001      	adds	r0, #1
 800bf0e:	d10c      	bne.n	800bf2a <_printf_float+0x3f2>
 800bf10:	e65e      	b.n	800bbd0 <_printf_float+0x98>
 800bf12:	2301      	movs	r3, #1
 800bf14:	465a      	mov	r2, fp
 800bf16:	4631      	mov	r1, r6
 800bf18:	4628      	mov	r0, r5
 800bf1a:	47b8      	blx	r7
 800bf1c:	3001      	adds	r0, #1
 800bf1e:	f43f ae57 	beq.w	800bbd0 <_printf_float+0x98>
 800bf22:	f108 0801 	add.w	r8, r8, #1
 800bf26:	45c8      	cmp	r8, r9
 800bf28:	dbf3      	blt.n	800bf12 <_printf_float+0x3da>
 800bf2a:	4653      	mov	r3, sl
 800bf2c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bf30:	e6dc      	b.n	800bcec <_printf_float+0x1b4>
 800bf32:	f04f 0800 	mov.w	r8, #0
 800bf36:	f104 0b1a 	add.w	fp, r4, #26
 800bf3a:	e7f4      	b.n	800bf26 <_printf_float+0x3ee>
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	4642      	mov	r2, r8
 800bf40:	e7e1      	b.n	800bf06 <_printf_float+0x3ce>
 800bf42:	2301      	movs	r3, #1
 800bf44:	464a      	mov	r2, r9
 800bf46:	4631      	mov	r1, r6
 800bf48:	4628      	mov	r0, r5
 800bf4a:	47b8      	blx	r7
 800bf4c:	3001      	adds	r0, #1
 800bf4e:	f43f ae3f 	beq.w	800bbd0 <_printf_float+0x98>
 800bf52:	f108 0801 	add.w	r8, r8, #1
 800bf56:	68e3      	ldr	r3, [r4, #12]
 800bf58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bf5a:	1a5b      	subs	r3, r3, r1
 800bf5c:	4543      	cmp	r3, r8
 800bf5e:	dcf0      	bgt.n	800bf42 <_printf_float+0x40a>
 800bf60:	e6f8      	b.n	800bd54 <_printf_float+0x21c>
 800bf62:	f04f 0800 	mov.w	r8, #0
 800bf66:	f104 0919 	add.w	r9, r4, #25
 800bf6a:	e7f4      	b.n	800bf56 <_printf_float+0x41e>

0800bf6c <_printf_common>:
 800bf6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf70:	4616      	mov	r6, r2
 800bf72:	4698      	mov	r8, r3
 800bf74:	688a      	ldr	r2, [r1, #8]
 800bf76:	690b      	ldr	r3, [r1, #16]
 800bf78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bf7c:	4293      	cmp	r3, r2
 800bf7e:	bfb8      	it	lt
 800bf80:	4613      	movlt	r3, r2
 800bf82:	6033      	str	r3, [r6, #0]
 800bf84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bf88:	4607      	mov	r7, r0
 800bf8a:	460c      	mov	r4, r1
 800bf8c:	b10a      	cbz	r2, 800bf92 <_printf_common+0x26>
 800bf8e:	3301      	adds	r3, #1
 800bf90:	6033      	str	r3, [r6, #0]
 800bf92:	6823      	ldr	r3, [r4, #0]
 800bf94:	0699      	lsls	r1, r3, #26
 800bf96:	bf42      	ittt	mi
 800bf98:	6833      	ldrmi	r3, [r6, #0]
 800bf9a:	3302      	addmi	r3, #2
 800bf9c:	6033      	strmi	r3, [r6, #0]
 800bf9e:	6825      	ldr	r5, [r4, #0]
 800bfa0:	f015 0506 	ands.w	r5, r5, #6
 800bfa4:	d106      	bne.n	800bfb4 <_printf_common+0x48>
 800bfa6:	f104 0a19 	add.w	sl, r4, #25
 800bfaa:	68e3      	ldr	r3, [r4, #12]
 800bfac:	6832      	ldr	r2, [r6, #0]
 800bfae:	1a9b      	subs	r3, r3, r2
 800bfb0:	42ab      	cmp	r3, r5
 800bfb2:	dc26      	bgt.n	800c002 <_printf_common+0x96>
 800bfb4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bfb8:	6822      	ldr	r2, [r4, #0]
 800bfba:	3b00      	subs	r3, #0
 800bfbc:	bf18      	it	ne
 800bfbe:	2301      	movne	r3, #1
 800bfc0:	0692      	lsls	r2, r2, #26
 800bfc2:	d42b      	bmi.n	800c01c <_printf_common+0xb0>
 800bfc4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bfc8:	4641      	mov	r1, r8
 800bfca:	4638      	mov	r0, r7
 800bfcc:	47c8      	blx	r9
 800bfce:	3001      	adds	r0, #1
 800bfd0:	d01e      	beq.n	800c010 <_printf_common+0xa4>
 800bfd2:	6823      	ldr	r3, [r4, #0]
 800bfd4:	6922      	ldr	r2, [r4, #16]
 800bfd6:	f003 0306 	and.w	r3, r3, #6
 800bfda:	2b04      	cmp	r3, #4
 800bfdc:	bf02      	ittt	eq
 800bfde:	68e5      	ldreq	r5, [r4, #12]
 800bfe0:	6833      	ldreq	r3, [r6, #0]
 800bfe2:	1aed      	subeq	r5, r5, r3
 800bfe4:	68a3      	ldr	r3, [r4, #8]
 800bfe6:	bf0c      	ite	eq
 800bfe8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bfec:	2500      	movne	r5, #0
 800bfee:	4293      	cmp	r3, r2
 800bff0:	bfc4      	itt	gt
 800bff2:	1a9b      	subgt	r3, r3, r2
 800bff4:	18ed      	addgt	r5, r5, r3
 800bff6:	2600      	movs	r6, #0
 800bff8:	341a      	adds	r4, #26
 800bffa:	42b5      	cmp	r5, r6
 800bffc:	d11a      	bne.n	800c034 <_printf_common+0xc8>
 800bffe:	2000      	movs	r0, #0
 800c000:	e008      	b.n	800c014 <_printf_common+0xa8>
 800c002:	2301      	movs	r3, #1
 800c004:	4652      	mov	r2, sl
 800c006:	4641      	mov	r1, r8
 800c008:	4638      	mov	r0, r7
 800c00a:	47c8      	blx	r9
 800c00c:	3001      	adds	r0, #1
 800c00e:	d103      	bne.n	800c018 <_printf_common+0xac>
 800c010:	f04f 30ff 	mov.w	r0, #4294967295
 800c014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c018:	3501      	adds	r5, #1
 800c01a:	e7c6      	b.n	800bfaa <_printf_common+0x3e>
 800c01c:	18e1      	adds	r1, r4, r3
 800c01e:	1c5a      	adds	r2, r3, #1
 800c020:	2030      	movs	r0, #48	@ 0x30
 800c022:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c026:	4422      	add	r2, r4
 800c028:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c02c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c030:	3302      	adds	r3, #2
 800c032:	e7c7      	b.n	800bfc4 <_printf_common+0x58>
 800c034:	2301      	movs	r3, #1
 800c036:	4622      	mov	r2, r4
 800c038:	4641      	mov	r1, r8
 800c03a:	4638      	mov	r0, r7
 800c03c:	47c8      	blx	r9
 800c03e:	3001      	adds	r0, #1
 800c040:	d0e6      	beq.n	800c010 <_printf_common+0xa4>
 800c042:	3601      	adds	r6, #1
 800c044:	e7d9      	b.n	800bffa <_printf_common+0x8e>
	...

0800c048 <_printf_i>:
 800c048:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c04c:	7e0f      	ldrb	r7, [r1, #24]
 800c04e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c050:	2f78      	cmp	r7, #120	@ 0x78
 800c052:	4691      	mov	r9, r2
 800c054:	4680      	mov	r8, r0
 800c056:	460c      	mov	r4, r1
 800c058:	469a      	mov	sl, r3
 800c05a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c05e:	d807      	bhi.n	800c070 <_printf_i+0x28>
 800c060:	2f62      	cmp	r7, #98	@ 0x62
 800c062:	d80a      	bhi.n	800c07a <_printf_i+0x32>
 800c064:	2f00      	cmp	r7, #0
 800c066:	f000 80d2 	beq.w	800c20e <_printf_i+0x1c6>
 800c06a:	2f58      	cmp	r7, #88	@ 0x58
 800c06c:	f000 80b9 	beq.w	800c1e2 <_printf_i+0x19a>
 800c070:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c074:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c078:	e03a      	b.n	800c0f0 <_printf_i+0xa8>
 800c07a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c07e:	2b15      	cmp	r3, #21
 800c080:	d8f6      	bhi.n	800c070 <_printf_i+0x28>
 800c082:	a101      	add	r1, pc, #4	@ (adr r1, 800c088 <_printf_i+0x40>)
 800c084:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c088:	0800c0e1 	.word	0x0800c0e1
 800c08c:	0800c0f5 	.word	0x0800c0f5
 800c090:	0800c071 	.word	0x0800c071
 800c094:	0800c071 	.word	0x0800c071
 800c098:	0800c071 	.word	0x0800c071
 800c09c:	0800c071 	.word	0x0800c071
 800c0a0:	0800c0f5 	.word	0x0800c0f5
 800c0a4:	0800c071 	.word	0x0800c071
 800c0a8:	0800c071 	.word	0x0800c071
 800c0ac:	0800c071 	.word	0x0800c071
 800c0b0:	0800c071 	.word	0x0800c071
 800c0b4:	0800c1f5 	.word	0x0800c1f5
 800c0b8:	0800c11f 	.word	0x0800c11f
 800c0bc:	0800c1af 	.word	0x0800c1af
 800c0c0:	0800c071 	.word	0x0800c071
 800c0c4:	0800c071 	.word	0x0800c071
 800c0c8:	0800c217 	.word	0x0800c217
 800c0cc:	0800c071 	.word	0x0800c071
 800c0d0:	0800c11f 	.word	0x0800c11f
 800c0d4:	0800c071 	.word	0x0800c071
 800c0d8:	0800c071 	.word	0x0800c071
 800c0dc:	0800c1b7 	.word	0x0800c1b7
 800c0e0:	6833      	ldr	r3, [r6, #0]
 800c0e2:	1d1a      	adds	r2, r3, #4
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	6032      	str	r2, [r6, #0]
 800c0e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c0ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c0f0:	2301      	movs	r3, #1
 800c0f2:	e09d      	b.n	800c230 <_printf_i+0x1e8>
 800c0f4:	6833      	ldr	r3, [r6, #0]
 800c0f6:	6820      	ldr	r0, [r4, #0]
 800c0f8:	1d19      	adds	r1, r3, #4
 800c0fa:	6031      	str	r1, [r6, #0]
 800c0fc:	0606      	lsls	r6, r0, #24
 800c0fe:	d501      	bpl.n	800c104 <_printf_i+0xbc>
 800c100:	681d      	ldr	r5, [r3, #0]
 800c102:	e003      	b.n	800c10c <_printf_i+0xc4>
 800c104:	0645      	lsls	r5, r0, #25
 800c106:	d5fb      	bpl.n	800c100 <_printf_i+0xb8>
 800c108:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c10c:	2d00      	cmp	r5, #0
 800c10e:	da03      	bge.n	800c118 <_printf_i+0xd0>
 800c110:	232d      	movs	r3, #45	@ 0x2d
 800c112:	426d      	negs	r5, r5
 800c114:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c118:	4859      	ldr	r0, [pc, #356]	@ (800c280 <_printf_i+0x238>)
 800c11a:	230a      	movs	r3, #10
 800c11c:	e011      	b.n	800c142 <_printf_i+0xfa>
 800c11e:	6821      	ldr	r1, [r4, #0]
 800c120:	6833      	ldr	r3, [r6, #0]
 800c122:	0608      	lsls	r0, r1, #24
 800c124:	f853 5b04 	ldr.w	r5, [r3], #4
 800c128:	d402      	bmi.n	800c130 <_printf_i+0xe8>
 800c12a:	0649      	lsls	r1, r1, #25
 800c12c:	bf48      	it	mi
 800c12e:	b2ad      	uxthmi	r5, r5
 800c130:	2f6f      	cmp	r7, #111	@ 0x6f
 800c132:	4853      	ldr	r0, [pc, #332]	@ (800c280 <_printf_i+0x238>)
 800c134:	6033      	str	r3, [r6, #0]
 800c136:	bf14      	ite	ne
 800c138:	230a      	movne	r3, #10
 800c13a:	2308      	moveq	r3, #8
 800c13c:	2100      	movs	r1, #0
 800c13e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c142:	6866      	ldr	r6, [r4, #4]
 800c144:	60a6      	str	r6, [r4, #8]
 800c146:	2e00      	cmp	r6, #0
 800c148:	bfa2      	ittt	ge
 800c14a:	6821      	ldrge	r1, [r4, #0]
 800c14c:	f021 0104 	bicge.w	r1, r1, #4
 800c150:	6021      	strge	r1, [r4, #0]
 800c152:	b90d      	cbnz	r5, 800c158 <_printf_i+0x110>
 800c154:	2e00      	cmp	r6, #0
 800c156:	d04b      	beq.n	800c1f0 <_printf_i+0x1a8>
 800c158:	4616      	mov	r6, r2
 800c15a:	fbb5 f1f3 	udiv	r1, r5, r3
 800c15e:	fb03 5711 	mls	r7, r3, r1, r5
 800c162:	5dc7      	ldrb	r7, [r0, r7]
 800c164:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c168:	462f      	mov	r7, r5
 800c16a:	42bb      	cmp	r3, r7
 800c16c:	460d      	mov	r5, r1
 800c16e:	d9f4      	bls.n	800c15a <_printf_i+0x112>
 800c170:	2b08      	cmp	r3, #8
 800c172:	d10b      	bne.n	800c18c <_printf_i+0x144>
 800c174:	6823      	ldr	r3, [r4, #0]
 800c176:	07df      	lsls	r7, r3, #31
 800c178:	d508      	bpl.n	800c18c <_printf_i+0x144>
 800c17a:	6923      	ldr	r3, [r4, #16]
 800c17c:	6861      	ldr	r1, [r4, #4]
 800c17e:	4299      	cmp	r1, r3
 800c180:	bfde      	ittt	le
 800c182:	2330      	movle	r3, #48	@ 0x30
 800c184:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c188:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c18c:	1b92      	subs	r2, r2, r6
 800c18e:	6122      	str	r2, [r4, #16]
 800c190:	f8cd a000 	str.w	sl, [sp]
 800c194:	464b      	mov	r3, r9
 800c196:	aa03      	add	r2, sp, #12
 800c198:	4621      	mov	r1, r4
 800c19a:	4640      	mov	r0, r8
 800c19c:	f7ff fee6 	bl	800bf6c <_printf_common>
 800c1a0:	3001      	adds	r0, #1
 800c1a2:	d14a      	bne.n	800c23a <_printf_i+0x1f2>
 800c1a4:	f04f 30ff 	mov.w	r0, #4294967295
 800c1a8:	b004      	add	sp, #16
 800c1aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1ae:	6823      	ldr	r3, [r4, #0]
 800c1b0:	f043 0320 	orr.w	r3, r3, #32
 800c1b4:	6023      	str	r3, [r4, #0]
 800c1b6:	4833      	ldr	r0, [pc, #204]	@ (800c284 <_printf_i+0x23c>)
 800c1b8:	2778      	movs	r7, #120	@ 0x78
 800c1ba:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c1be:	6823      	ldr	r3, [r4, #0]
 800c1c0:	6831      	ldr	r1, [r6, #0]
 800c1c2:	061f      	lsls	r7, r3, #24
 800c1c4:	f851 5b04 	ldr.w	r5, [r1], #4
 800c1c8:	d402      	bmi.n	800c1d0 <_printf_i+0x188>
 800c1ca:	065f      	lsls	r7, r3, #25
 800c1cc:	bf48      	it	mi
 800c1ce:	b2ad      	uxthmi	r5, r5
 800c1d0:	6031      	str	r1, [r6, #0]
 800c1d2:	07d9      	lsls	r1, r3, #31
 800c1d4:	bf44      	itt	mi
 800c1d6:	f043 0320 	orrmi.w	r3, r3, #32
 800c1da:	6023      	strmi	r3, [r4, #0]
 800c1dc:	b11d      	cbz	r5, 800c1e6 <_printf_i+0x19e>
 800c1de:	2310      	movs	r3, #16
 800c1e0:	e7ac      	b.n	800c13c <_printf_i+0xf4>
 800c1e2:	4827      	ldr	r0, [pc, #156]	@ (800c280 <_printf_i+0x238>)
 800c1e4:	e7e9      	b.n	800c1ba <_printf_i+0x172>
 800c1e6:	6823      	ldr	r3, [r4, #0]
 800c1e8:	f023 0320 	bic.w	r3, r3, #32
 800c1ec:	6023      	str	r3, [r4, #0]
 800c1ee:	e7f6      	b.n	800c1de <_printf_i+0x196>
 800c1f0:	4616      	mov	r6, r2
 800c1f2:	e7bd      	b.n	800c170 <_printf_i+0x128>
 800c1f4:	6833      	ldr	r3, [r6, #0]
 800c1f6:	6825      	ldr	r5, [r4, #0]
 800c1f8:	6961      	ldr	r1, [r4, #20]
 800c1fa:	1d18      	adds	r0, r3, #4
 800c1fc:	6030      	str	r0, [r6, #0]
 800c1fe:	062e      	lsls	r6, r5, #24
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	d501      	bpl.n	800c208 <_printf_i+0x1c0>
 800c204:	6019      	str	r1, [r3, #0]
 800c206:	e002      	b.n	800c20e <_printf_i+0x1c6>
 800c208:	0668      	lsls	r0, r5, #25
 800c20a:	d5fb      	bpl.n	800c204 <_printf_i+0x1bc>
 800c20c:	8019      	strh	r1, [r3, #0]
 800c20e:	2300      	movs	r3, #0
 800c210:	6123      	str	r3, [r4, #16]
 800c212:	4616      	mov	r6, r2
 800c214:	e7bc      	b.n	800c190 <_printf_i+0x148>
 800c216:	6833      	ldr	r3, [r6, #0]
 800c218:	1d1a      	adds	r2, r3, #4
 800c21a:	6032      	str	r2, [r6, #0]
 800c21c:	681e      	ldr	r6, [r3, #0]
 800c21e:	6862      	ldr	r2, [r4, #4]
 800c220:	2100      	movs	r1, #0
 800c222:	4630      	mov	r0, r6
 800c224:	f7f4 f85c 	bl	80002e0 <memchr>
 800c228:	b108      	cbz	r0, 800c22e <_printf_i+0x1e6>
 800c22a:	1b80      	subs	r0, r0, r6
 800c22c:	6060      	str	r0, [r4, #4]
 800c22e:	6863      	ldr	r3, [r4, #4]
 800c230:	6123      	str	r3, [r4, #16]
 800c232:	2300      	movs	r3, #0
 800c234:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c238:	e7aa      	b.n	800c190 <_printf_i+0x148>
 800c23a:	6923      	ldr	r3, [r4, #16]
 800c23c:	4632      	mov	r2, r6
 800c23e:	4649      	mov	r1, r9
 800c240:	4640      	mov	r0, r8
 800c242:	47d0      	blx	sl
 800c244:	3001      	adds	r0, #1
 800c246:	d0ad      	beq.n	800c1a4 <_printf_i+0x15c>
 800c248:	6823      	ldr	r3, [r4, #0]
 800c24a:	079b      	lsls	r3, r3, #30
 800c24c:	d413      	bmi.n	800c276 <_printf_i+0x22e>
 800c24e:	68e0      	ldr	r0, [r4, #12]
 800c250:	9b03      	ldr	r3, [sp, #12]
 800c252:	4298      	cmp	r0, r3
 800c254:	bfb8      	it	lt
 800c256:	4618      	movlt	r0, r3
 800c258:	e7a6      	b.n	800c1a8 <_printf_i+0x160>
 800c25a:	2301      	movs	r3, #1
 800c25c:	4632      	mov	r2, r6
 800c25e:	4649      	mov	r1, r9
 800c260:	4640      	mov	r0, r8
 800c262:	47d0      	blx	sl
 800c264:	3001      	adds	r0, #1
 800c266:	d09d      	beq.n	800c1a4 <_printf_i+0x15c>
 800c268:	3501      	adds	r5, #1
 800c26a:	68e3      	ldr	r3, [r4, #12]
 800c26c:	9903      	ldr	r1, [sp, #12]
 800c26e:	1a5b      	subs	r3, r3, r1
 800c270:	42ab      	cmp	r3, r5
 800c272:	dcf2      	bgt.n	800c25a <_printf_i+0x212>
 800c274:	e7eb      	b.n	800c24e <_printf_i+0x206>
 800c276:	2500      	movs	r5, #0
 800c278:	f104 0619 	add.w	r6, r4, #25
 800c27c:	e7f5      	b.n	800c26a <_printf_i+0x222>
 800c27e:	bf00      	nop
 800c280:	08010a92 	.word	0x08010a92
 800c284:	08010aa3 	.word	0x08010aa3

0800c288 <_scanf_float>:
 800c288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c28c:	b087      	sub	sp, #28
 800c28e:	4617      	mov	r7, r2
 800c290:	9303      	str	r3, [sp, #12]
 800c292:	688b      	ldr	r3, [r1, #8]
 800c294:	1e5a      	subs	r2, r3, #1
 800c296:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c29a:	bf81      	itttt	hi
 800c29c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c2a0:	eb03 0b05 	addhi.w	fp, r3, r5
 800c2a4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c2a8:	608b      	strhi	r3, [r1, #8]
 800c2aa:	680b      	ldr	r3, [r1, #0]
 800c2ac:	460a      	mov	r2, r1
 800c2ae:	f04f 0500 	mov.w	r5, #0
 800c2b2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800c2b6:	f842 3b1c 	str.w	r3, [r2], #28
 800c2ba:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c2be:	4680      	mov	r8, r0
 800c2c0:	460c      	mov	r4, r1
 800c2c2:	bf98      	it	ls
 800c2c4:	f04f 0b00 	movls.w	fp, #0
 800c2c8:	9201      	str	r2, [sp, #4]
 800c2ca:	4616      	mov	r6, r2
 800c2cc:	46aa      	mov	sl, r5
 800c2ce:	46a9      	mov	r9, r5
 800c2d0:	9502      	str	r5, [sp, #8]
 800c2d2:	68a2      	ldr	r2, [r4, #8]
 800c2d4:	b152      	cbz	r2, 800c2ec <_scanf_float+0x64>
 800c2d6:	683b      	ldr	r3, [r7, #0]
 800c2d8:	781b      	ldrb	r3, [r3, #0]
 800c2da:	2b4e      	cmp	r3, #78	@ 0x4e
 800c2dc:	d864      	bhi.n	800c3a8 <_scanf_float+0x120>
 800c2de:	2b40      	cmp	r3, #64	@ 0x40
 800c2e0:	d83c      	bhi.n	800c35c <_scanf_float+0xd4>
 800c2e2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800c2e6:	b2c8      	uxtb	r0, r1
 800c2e8:	280e      	cmp	r0, #14
 800c2ea:	d93a      	bls.n	800c362 <_scanf_float+0xda>
 800c2ec:	f1b9 0f00 	cmp.w	r9, #0
 800c2f0:	d003      	beq.n	800c2fa <_scanf_float+0x72>
 800c2f2:	6823      	ldr	r3, [r4, #0]
 800c2f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c2f8:	6023      	str	r3, [r4, #0]
 800c2fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c2fe:	f1ba 0f01 	cmp.w	sl, #1
 800c302:	f200 8117 	bhi.w	800c534 <_scanf_float+0x2ac>
 800c306:	9b01      	ldr	r3, [sp, #4]
 800c308:	429e      	cmp	r6, r3
 800c30a:	f200 8108 	bhi.w	800c51e <_scanf_float+0x296>
 800c30e:	2001      	movs	r0, #1
 800c310:	b007      	add	sp, #28
 800c312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c316:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800c31a:	2a0d      	cmp	r2, #13
 800c31c:	d8e6      	bhi.n	800c2ec <_scanf_float+0x64>
 800c31e:	a101      	add	r1, pc, #4	@ (adr r1, 800c324 <_scanf_float+0x9c>)
 800c320:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c324:	0800c46b 	.word	0x0800c46b
 800c328:	0800c2ed 	.word	0x0800c2ed
 800c32c:	0800c2ed 	.word	0x0800c2ed
 800c330:	0800c2ed 	.word	0x0800c2ed
 800c334:	0800c4cb 	.word	0x0800c4cb
 800c338:	0800c4a3 	.word	0x0800c4a3
 800c33c:	0800c2ed 	.word	0x0800c2ed
 800c340:	0800c2ed 	.word	0x0800c2ed
 800c344:	0800c479 	.word	0x0800c479
 800c348:	0800c2ed 	.word	0x0800c2ed
 800c34c:	0800c2ed 	.word	0x0800c2ed
 800c350:	0800c2ed 	.word	0x0800c2ed
 800c354:	0800c2ed 	.word	0x0800c2ed
 800c358:	0800c431 	.word	0x0800c431
 800c35c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800c360:	e7db      	b.n	800c31a <_scanf_float+0x92>
 800c362:	290e      	cmp	r1, #14
 800c364:	d8c2      	bhi.n	800c2ec <_scanf_float+0x64>
 800c366:	a001      	add	r0, pc, #4	@ (adr r0, 800c36c <_scanf_float+0xe4>)
 800c368:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c36c:	0800c421 	.word	0x0800c421
 800c370:	0800c2ed 	.word	0x0800c2ed
 800c374:	0800c421 	.word	0x0800c421
 800c378:	0800c4b7 	.word	0x0800c4b7
 800c37c:	0800c2ed 	.word	0x0800c2ed
 800c380:	0800c3c9 	.word	0x0800c3c9
 800c384:	0800c407 	.word	0x0800c407
 800c388:	0800c407 	.word	0x0800c407
 800c38c:	0800c407 	.word	0x0800c407
 800c390:	0800c407 	.word	0x0800c407
 800c394:	0800c407 	.word	0x0800c407
 800c398:	0800c407 	.word	0x0800c407
 800c39c:	0800c407 	.word	0x0800c407
 800c3a0:	0800c407 	.word	0x0800c407
 800c3a4:	0800c407 	.word	0x0800c407
 800c3a8:	2b6e      	cmp	r3, #110	@ 0x6e
 800c3aa:	d809      	bhi.n	800c3c0 <_scanf_float+0x138>
 800c3ac:	2b60      	cmp	r3, #96	@ 0x60
 800c3ae:	d8b2      	bhi.n	800c316 <_scanf_float+0x8e>
 800c3b0:	2b54      	cmp	r3, #84	@ 0x54
 800c3b2:	d07b      	beq.n	800c4ac <_scanf_float+0x224>
 800c3b4:	2b59      	cmp	r3, #89	@ 0x59
 800c3b6:	d199      	bne.n	800c2ec <_scanf_float+0x64>
 800c3b8:	2d07      	cmp	r5, #7
 800c3ba:	d197      	bne.n	800c2ec <_scanf_float+0x64>
 800c3bc:	2508      	movs	r5, #8
 800c3be:	e02c      	b.n	800c41a <_scanf_float+0x192>
 800c3c0:	2b74      	cmp	r3, #116	@ 0x74
 800c3c2:	d073      	beq.n	800c4ac <_scanf_float+0x224>
 800c3c4:	2b79      	cmp	r3, #121	@ 0x79
 800c3c6:	e7f6      	b.n	800c3b6 <_scanf_float+0x12e>
 800c3c8:	6821      	ldr	r1, [r4, #0]
 800c3ca:	05c8      	lsls	r0, r1, #23
 800c3cc:	d51b      	bpl.n	800c406 <_scanf_float+0x17e>
 800c3ce:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800c3d2:	6021      	str	r1, [r4, #0]
 800c3d4:	f109 0901 	add.w	r9, r9, #1
 800c3d8:	f1bb 0f00 	cmp.w	fp, #0
 800c3dc:	d003      	beq.n	800c3e6 <_scanf_float+0x15e>
 800c3de:	3201      	adds	r2, #1
 800c3e0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c3e4:	60a2      	str	r2, [r4, #8]
 800c3e6:	68a3      	ldr	r3, [r4, #8]
 800c3e8:	3b01      	subs	r3, #1
 800c3ea:	60a3      	str	r3, [r4, #8]
 800c3ec:	6923      	ldr	r3, [r4, #16]
 800c3ee:	3301      	adds	r3, #1
 800c3f0:	6123      	str	r3, [r4, #16]
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	3b01      	subs	r3, #1
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	607b      	str	r3, [r7, #4]
 800c3fa:	f340 8087 	ble.w	800c50c <_scanf_float+0x284>
 800c3fe:	683b      	ldr	r3, [r7, #0]
 800c400:	3301      	adds	r3, #1
 800c402:	603b      	str	r3, [r7, #0]
 800c404:	e765      	b.n	800c2d2 <_scanf_float+0x4a>
 800c406:	eb1a 0105 	adds.w	r1, sl, r5
 800c40a:	f47f af6f 	bne.w	800c2ec <_scanf_float+0x64>
 800c40e:	6822      	ldr	r2, [r4, #0]
 800c410:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800c414:	6022      	str	r2, [r4, #0]
 800c416:	460d      	mov	r5, r1
 800c418:	468a      	mov	sl, r1
 800c41a:	f806 3b01 	strb.w	r3, [r6], #1
 800c41e:	e7e2      	b.n	800c3e6 <_scanf_float+0x15e>
 800c420:	6822      	ldr	r2, [r4, #0]
 800c422:	0610      	lsls	r0, r2, #24
 800c424:	f57f af62 	bpl.w	800c2ec <_scanf_float+0x64>
 800c428:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c42c:	6022      	str	r2, [r4, #0]
 800c42e:	e7f4      	b.n	800c41a <_scanf_float+0x192>
 800c430:	f1ba 0f00 	cmp.w	sl, #0
 800c434:	d10e      	bne.n	800c454 <_scanf_float+0x1cc>
 800c436:	f1b9 0f00 	cmp.w	r9, #0
 800c43a:	d10e      	bne.n	800c45a <_scanf_float+0x1d2>
 800c43c:	6822      	ldr	r2, [r4, #0]
 800c43e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c442:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c446:	d108      	bne.n	800c45a <_scanf_float+0x1d2>
 800c448:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c44c:	6022      	str	r2, [r4, #0]
 800c44e:	f04f 0a01 	mov.w	sl, #1
 800c452:	e7e2      	b.n	800c41a <_scanf_float+0x192>
 800c454:	f1ba 0f02 	cmp.w	sl, #2
 800c458:	d055      	beq.n	800c506 <_scanf_float+0x27e>
 800c45a:	2d01      	cmp	r5, #1
 800c45c:	d002      	beq.n	800c464 <_scanf_float+0x1dc>
 800c45e:	2d04      	cmp	r5, #4
 800c460:	f47f af44 	bne.w	800c2ec <_scanf_float+0x64>
 800c464:	3501      	adds	r5, #1
 800c466:	b2ed      	uxtb	r5, r5
 800c468:	e7d7      	b.n	800c41a <_scanf_float+0x192>
 800c46a:	f1ba 0f01 	cmp.w	sl, #1
 800c46e:	f47f af3d 	bne.w	800c2ec <_scanf_float+0x64>
 800c472:	f04f 0a02 	mov.w	sl, #2
 800c476:	e7d0      	b.n	800c41a <_scanf_float+0x192>
 800c478:	b97d      	cbnz	r5, 800c49a <_scanf_float+0x212>
 800c47a:	f1b9 0f00 	cmp.w	r9, #0
 800c47e:	f47f af38 	bne.w	800c2f2 <_scanf_float+0x6a>
 800c482:	6822      	ldr	r2, [r4, #0]
 800c484:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c488:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c48c:	f040 8101 	bne.w	800c692 <_scanf_float+0x40a>
 800c490:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c494:	6022      	str	r2, [r4, #0]
 800c496:	2501      	movs	r5, #1
 800c498:	e7bf      	b.n	800c41a <_scanf_float+0x192>
 800c49a:	2d03      	cmp	r5, #3
 800c49c:	d0e2      	beq.n	800c464 <_scanf_float+0x1dc>
 800c49e:	2d05      	cmp	r5, #5
 800c4a0:	e7de      	b.n	800c460 <_scanf_float+0x1d8>
 800c4a2:	2d02      	cmp	r5, #2
 800c4a4:	f47f af22 	bne.w	800c2ec <_scanf_float+0x64>
 800c4a8:	2503      	movs	r5, #3
 800c4aa:	e7b6      	b.n	800c41a <_scanf_float+0x192>
 800c4ac:	2d06      	cmp	r5, #6
 800c4ae:	f47f af1d 	bne.w	800c2ec <_scanf_float+0x64>
 800c4b2:	2507      	movs	r5, #7
 800c4b4:	e7b1      	b.n	800c41a <_scanf_float+0x192>
 800c4b6:	6822      	ldr	r2, [r4, #0]
 800c4b8:	0591      	lsls	r1, r2, #22
 800c4ba:	f57f af17 	bpl.w	800c2ec <_scanf_float+0x64>
 800c4be:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c4c2:	6022      	str	r2, [r4, #0]
 800c4c4:	f8cd 9008 	str.w	r9, [sp, #8]
 800c4c8:	e7a7      	b.n	800c41a <_scanf_float+0x192>
 800c4ca:	6822      	ldr	r2, [r4, #0]
 800c4cc:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c4d0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c4d4:	d006      	beq.n	800c4e4 <_scanf_float+0x25c>
 800c4d6:	0550      	lsls	r0, r2, #21
 800c4d8:	f57f af08 	bpl.w	800c2ec <_scanf_float+0x64>
 800c4dc:	f1b9 0f00 	cmp.w	r9, #0
 800c4e0:	f000 80d7 	beq.w	800c692 <_scanf_float+0x40a>
 800c4e4:	0591      	lsls	r1, r2, #22
 800c4e6:	bf58      	it	pl
 800c4e8:	9902      	ldrpl	r1, [sp, #8]
 800c4ea:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c4ee:	bf58      	it	pl
 800c4f0:	eba9 0101 	subpl.w	r1, r9, r1
 800c4f4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c4f8:	bf58      	it	pl
 800c4fa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c4fe:	6022      	str	r2, [r4, #0]
 800c500:	f04f 0900 	mov.w	r9, #0
 800c504:	e789      	b.n	800c41a <_scanf_float+0x192>
 800c506:	f04f 0a03 	mov.w	sl, #3
 800c50a:	e786      	b.n	800c41a <_scanf_float+0x192>
 800c50c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c510:	4639      	mov	r1, r7
 800c512:	4640      	mov	r0, r8
 800c514:	4798      	blx	r3
 800c516:	2800      	cmp	r0, #0
 800c518:	f43f aedb 	beq.w	800c2d2 <_scanf_float+0x4a>
 800c51c:	e6e6      	b.n	800c2ec <_scanf_float+0x64>
 800c51e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c522:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c526:	463a      	mov	r2, r7
 800c528:	4640      	mov	r0, r8
 800c52a:	4798      	blx	r3
 800c52c:	6923      	ldr	r3, [r4, #16]
 800c52e:	3b01      	subs	r3, #1
 800c530:	6123      	str	r3, [r4, #16]
 800c532:	e6e8      	b.n	800c306 <_scanf_float+0x7e>
 800c534:	1e6b      	subs	r3, r5, #1
 800c536:	2b06      	cmp	r3, #6
 800c538:	d824      	bhi.n	800c584 <_scanf_float+0x2fc>
 800c53a:	2d02      	cmp	r5, #2
 800c53c:	d836      	bhi.n	800c5ac <_scanf_float+0x324>
 800c53e:	9b01      	ldr	r3, [sp, #4]
 800c540:	429e      	cmp	r6, r3
 800c542:	f67f aee4 	bls.w	800c30e <_scanf_float+0x86>
 800c546:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c54a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c54e:	463a      	mov	r2, r7
 800c550:	4640      	mov	r0, r8
 800c552:	4798      	blx	r3
 800c554:	6923      	ldr	r3, [r4, #16]
 800c556:	3b01      	subs	r3, #1
 800c558:	6123      	str	r3, [r4, #16]
 800c55a:	e7f0      	b.n	800c53e <_scanf_float+0x2b6>
 800c55c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c560:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c564:	463a      	mov	r2, r7
 800c566:	4640      	mov	r0, r8
 800c568:	4798      	blx	r3
 800c56a:	6923      	ldr	r3, [r4, #16]
 800c56c:	3b01      	subs	r3, #1
 800c56e:	6123      	str	r3, [r4, #16]
 800c570:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c574:	fa5f fa8a 	uxtb.w	sl, sl
 800c578:	f1ba 0f02 	cmp.w	sl, #2
 800c57c:	d1ee      	bne.n	800c55c <_scanf_float+0x2d4>
 800c57e:	3d03      	subs	r5, #3
 800c580:	b2ed      	uxtb	r5, r5
 800c582:	1b76      	subs	r6, r6, r5
 800c584:	6823      	ldr	r3, [r4, #0]
 800c586:	05da      	lsls	r2, r3, #23
 800c588:	d530      	bpl.n	800c5ec <_scanf_float+0x364>
 800c58a:	055b      	lsls	r3, r3, #21
 800c58c:	d511      	bpl.n	800c5b2 <_scanf_float+0x32a>
 800c58e:	9b01      	ldr	r3, [sp, #4]
 800c590:	429e      	cmp	r6, r3
 800c592:	f67f aebc 	bls.w	800c30e <_scanf_float+0x86>
 800c596:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c59a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c59e:	463a      	mov	r2, r7
 800c5a0:	4640      	mov	r0, r8
 800c5a2:	4798      	blx	r3
 800c5a4:	6923      	ldr	r3, [r4, #16]
 800c5a6:	3b01      	subs	r3, #1
 800c5a8:	6123      	str	r3, [r4, #16]
 800c5aa:	e7f0      	b.n	800c58e <_scanf_float+0x306>
 800c5ac:	46aa      	mov	sl, r5
 800c5ae:	46b3      	mov	fp, r6
 800c5b0:	e7de      	b.n	800c570 <_scanf_float+0x2e8>
 800c5b2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c5b6:	6923      	ldr	r3, [r4, #16]
 800c5b8:	2965      	cmp	r1, #101	@ 0x65
 800c5ba:	f103 33ff 	add.w	r3, r3, #4294967295
 800c5be:	f106 35ff 	add.w	r5, r6, #4294967295
 800c5c2:	6123      	str	r3, [r4, #16]
 800c5c4:	d00c      	beq.n	800c5e0 <_scanf_float+0x358>
 800c5c6:	2945      	cmp	r1, #69	@ 0x45
 800c5c8:	d00a      	beq.n	800c5e0 <_scanf_float+0x358>
 800c5ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c5ce:	463a      	mov	r2, r7
 800c5d0:	4640      	mov	r0, r8
 800c5d2:	4798      	blx	r3
 800c5d4:	6923      	ldr	r3, [r4, #16]
 800c5d6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c5da:	3b01      	subs	r3, #1
 800c5dc:	1eb5      	subs	r5, r6, #2
 800c5de:	6123      	str	r3, [r4, #16]
 800c5e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c5e4:	463a      	mov	r2, r7
 800c5e6:	4640      	mov	r0, r8
 800c5e8:	4798      	blx	r3
 800c5ea:	462e      	mov	r6, r5
 800c5ec:	6822      	ldr	r2, [r4, #0]
 800c5ee:	f012 0210 	ands.w	r2, r2, #16
 800c5f2:	d001      	beq.n	800c5f8 <_scanf_float+0x370>
 800c5f4:	2000      	movs	r0, #0
 800c5f6:	e68b      	b.n	800c310 <_scanf_float+0x88>
 800c5f8:	7032      	strb	r2, [r6, #0]
 800c5fa:	6823      	ldr	r3, [r4, #0]
 800c5fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c600:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c604:	d11a      	bne.n	800c63c <_scanf_float+0x3b4>
 800c606:	9b02      	ldr	r3, [sp, #8]
 800c608:	454b      	cmp	r3, r9
 800c60a:	eba3 0209 	sub.w	r2, r3, r9
 800c60e:	d121      	bne.n	800c654 <_scanf_float+0x3cc>
 800c610:	9901      	ldr	r1, [sp, #4]
 800c612:	2200      	movs	r2, #0
 800c614:	4640      	mov	r0, r8
 800c616:	f002 fb2d 	bl	800ec74 <_strtod_r>
 800c61a:	9b03      	ldr	r3, [sp, #12]
 800c61c:	6821      	ldr	r1, [r4, #0]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	f011 0f02 	tst.w	r1, #2
 800c624:	f103 0204 	add.w	r2, r3, #4
 800c628:	d01f      	beq.n	800c66a <_scanf_float+0x3e2>
 800c62a:	9903      	ldr	r1, [sp, #12]
 800c62c:	600a      	str	r2, [r1, #0]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	ed83 0b00 	vstr	d0, [r3]
 800c634:	68e3      	ldr	r3, [r4, #12]
 800c636:	3301      	adds	r3, #1
 800c638:	60e3      	str	r3, [r4, #12]
 800c63a:	e7db      	b.n	800c5f4 <_scanf_float+0x36c>
 800c63c:	9b04      	ldr	r3, [sp, #16]
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d0e6      	beq.n	800c610 <_scanf_float+0x388>
 800c642:	9905      	ldr	r1, [sp, #20]
 800c644:	230a      	movs	r3, #10
 800c646:	3101      	adds	r1, #1
 800c648:	4640      	mov	r0, r8
 800c64a:	f002 fb93 	bl	800ed74 <_strtol_r>
 800c64e:	9b04      	ldr	r3, [sp, #16]
 800c650:	9e05      	ldr	r6, [sp, #20]
 800c652:	1ac2      	subs	r2, r0, r3
 800c654:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c658:	429e      	cmp	r6, r3
 800c65a:	bf28      	it	cs
 800c65c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c660:	490d      	ldr	r1, [pc, #52]	@ (800c698 <_scanf_float+0x410>)
 800c662:	4630      	mov	r0, r6
 800c664:	f000 f8de 	bl	800c824 <siprintf>
 800c668:	e7d2      	b.n	800c610 <_scanf_float+0x388>
 800c66a:	f011 0f04 	tst.w	r1, #4
 800c66e:	9903      	ldr	r1, [sp, #12]
 800c670:	600a      	str	r2, [r1, #0]
 800c672:	d1dc      	bne.n	800c62e <_scanf_float+0x3a6>
 800c674:	eeb4 0b40 	vcmp.f64	d0, d0
 800c678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c67c:	681d      	ldr	r5, [r3, #0]
 800c67e:	d705      	bvc.n	800c68c <_scanf_float+0x404>
 800c680:	4806      	ldr	r0, [pc, #24]	@ (800c69c <_scanf_float+0x414>)
 800c682:	f000 f9b3 	bl	800c9ec <nanf>
 800c686:	ed85 0a00 	vstr	s0, [r5]
 800c68a:	e7d3      	b.n	800c634 <_scanf_float+0x3ac>
 800c68c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800c690:	e7f9      	b.n	800c686 <_scanf_float+0x3fe>
 800c692:	f04f 0900 	mov.w	r9, #0
 800c696:	e630      	b.n	800c2fa <_scanf_float+0x72>
 800c698:	08010ab4 	.word	0x08010ab4
 800c69c:	08010e4d 	.word	0x08010e4d

0800c6a0 <std>:
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	b510      	push	{r4, lr}
 800c6a4:	4604      	mov	r4, r0
 800c6a6:	e9c0 3300 	strd	r3, r3, [r0]
 800c6aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c6ae:	6083      	str	r3, [r0, #8]
 800c6b0:	8181      	strh	r1, [r0, #12]
 800c6b2:	6643      	str	r3, [r0, #100]	@ 0x64
 800c6b4:	81c2      	strh	r2, [r0, #14]
 800c6b6:	6183      	str	r3, [r0, #24]
 800c6b8:	4619      	mov	r1, r3
 800c6ba:	2208      	movs	r2, #8
 800c6bc:	305c      	adds	r0, #92	@ 0x5c
 800c6be:	f000 f914 	bl	800c8ea <memset>
 800c6c2:	4b0d      	ldr	r3, [pc, #52]	@ (800c6f8 <std+0x58>)
 800c6c4:	6263      	str	r3, [r4, #36]	@ 0x24
 800c6c6:	4b0d      	ldr	r3, [pc, #52]	@ (800c6fc <std+0x5c>)
 800c6c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c6ca:	4b0d      	ldr	r3, [pc, #52]	@ (800c700 <std+0x60>)
 800c6cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c6ce:	4b0d      	ldr	r3, [pc, #52]	@ (800c704 <std+0x64>)
 800c6d0:	6323      	str	r3, [r4, #48]	@ 0x30
 800c6d2:	4b0d      	ldr	r3, [pc, #52]	@ (800c708 <std+0x68>)
 800c6d4:	6224      	str	r4, [r4, #32]
 800c6d6:	429c      	cmp	r4, r3
 800c6d8:	d006      	beq.n	800c6e8 <std+0x48>
 800c6da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c6de:	4294      	cmp	r4, r2
 800c6e0:	d002      	beq.n	800c6e8 <std+0x48>
 800c6e2:	33d0      	adds	r3, #208	@ 0xd0
 800c6e4:	429c      	cmp	r4, r3
 800c6e6:	d105      	bne.n	800c6f4 <std+0x54>
 800c6e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c6ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c6f0:	f000 b978 	b.w	800c9e4 <__retarget_lock_init_recursive>
 800c6f4:	bd10      	pop	{r4, pc}
 800c6f6:	bf00      	nop
 800c6f8:	0800c865 	.word	0x0800c865
 800c6fc:	0800c887 	.word	0x0800c887
 800c700:	0800c8bf 	.word	0x0800c8bf
 800c704:	0800c8e3 	.word	0x0800c8e3
 800c708:	24000604 	.word	0x24000604

0800c70c <stdio_exit_handler>:
 800c70c:	4a02      	ldr	r2, [pc, #8]	@ (800c718 <stdio_exit_handler+0xc>)
 800c70e:	4903      	ldr	r1, [pc, #12]	@ (800c71c <stdio_exit_handler+0x10>)
 800c710:	4803      	ldr	r0, [pc, #12]	@ (800c720 <stdio_exit_handler+0x14>)
 800c712:	f000 b869 	b.w	800c7e8 <_fwalk_sglue>
 800c716:	bf00      	nop
 800c718:	24000014 	.word	0x24000014
 800c71c:	0800f131 	.word	0x0800f131
 800c720:	24000024 	.word	0x24000024

0800c724 <cleanup_stdio>:
 800c724:	6841      	ldr	r1, [r0, #4]
 800c726:	4b0c      	ldr	r3, [pc, #48]	@ (800c758 <cleanup_stdio+0x34>)
 800c728:	4299      	cmp	r1, r3
 800c72a:	b510      	push	{r4, lr}
 800c72c:	4604      	mov	r4, r0
 800c72e:	d001      	beq.n	800c734 <cleanup_stdio+0x10>
 800c730:	f002 fcfe 	bl	800f130 <_fflush_r>
 800c734:	68a1      	ldr	r1, [r4, #8]
 800c736:	4b09      	ldr	r3, [pc, #36]	@ (800c75c <cleanup_stdio+0x38>)
 800c738:	4299      	cmp	r1, r3
 800c73a:	d002      	beq.n	800c742 <cleanup_stdio+0x1e>
 800c73c:	4620      	mov	r0, r4
 800c73e:	f002 fcf7 	bl	800f130 <_fflush_r>
 800c742:	68e1      	ldr	r1, [r4, #12]
 800c744:	4b06      	ldr	r3, [pc, #24]	@ (800c760 <cleanup_stdio+0x3c>)
 800c746:	4299      	cmp	r1, r3
 800c748:	d004      	beq.n	800c754 <cleanup_stdio+0x30>
 800c74a:	4620      	mov	r0, r4
 800c74c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c750:	f002 bcee 	b.w	800f130 <_fflush_r>
 800c754:	bd10      	pop	{r4, pc}
 800c756:	bf00      	nop
 800c758:	24000604 	.word	0x24000604
 800c75c:	2400066c 	.word	0x2400066c
 800c760:	240006d4 	.word	0x240006d4

0800c764 <global_stdio_init.part.0>:
 800c764:	b510      	push	{r4, lr}
 800c766:	4b0b      	ldr	r3, [pc, #44]	@ (800c794 <global_stdio_init.part.0+0x30>)
 800c768:	4c0b      	ldr	r4, [pc, #44]	@ (800c798 <global_stdio_init.part.0+0x34>)
 800c76a:	4a0c      	ldr	r2, [pc, #48]	@ (800c79c <global_stdio_init.part.0+0x38>)
 800c76c:	601a      	str	r2, [r3, #0]
 800c76e:	4620      	mov	r0, r4
 800c770:	2200      	movs	r2, #0
 800c772:	2104      	movs	r1, #4
 800c774:	f7ff ff94 	bl	800c6a0 <std>
 800c778:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c77c:	2201      	movs	r2, #1
 800c77e:	2109      	movs	r1, #9
 800c780:	f7ff ff8e 	bl	800c6a0 <std>
 800c784:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c788:	2202      	movs	r2, #2
 800c78a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c78e:	2112      	movs	r1, #18
 800c790:	f7ff bf86 	b.w	800c6a0 <std>
 800c794:	2400073c 	.word	0x2400073c
 800c798:	24000604 	.word	0x24000604
 800c79c:	0800c70d 	.word	0x0800c70d

0800c7a0 <__sfp_lock_acquire>:
 800c7a0:	4801      	ldr	r0, [pc, #4]	@ (800c7a8 <__sfp_lock_acquire+0x8>)
 800c7a2:	f000 b920 	b.w	800c9e6 <__retarget_lock_acquire_recursive>
 800c7a6:	bf00      	nop
 800c7a8:	24000745 	.word	0x24000745

0800c7ac <__sfp_lock_release>:
 800c7ac:	4801      	ldr	r0, [pc, #4]	@ (800c7b4 <__sfp_lock_release+0x8>)
 800c7ae:	f000 b91b 	b.w	800c9e8 <__retarget_lock_release_recursive>
 800c7b2:	bf00      	nop
 800c7b4:	24000745 	.word	0x24000745

0800c7b8 <__sinit>:
 800c7b8:	b510      	push	{r4, lr}
 800c7ba:	4604      	mov	r4, r0
 800c7bc:	f7ff fff0 	bl	800c7a0 <__sfp_lock_acquire>
 800c7c0:	6a23      	ldr	r3, [r4, #32]
 800c7c2:	b11b      	cbz	r3, 800c7cc <__sinit+0x14>
 800c7c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c7c8:	f7ff bff0 	b.w	800c7ac <__sfp_lock_release>
 800c7cc:	4b04      	ldr	r3, [pc, #16]	@ (800c7e0 <__sinit+0x28>)
 800c7ce:	6223      	str	r3, [r4, #32]
 800c7d0:	4b04      	ldr	r3, [pc, #16]	@ (800c7e4 <__sinit+0x2c>)
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d1f5      	bne.n	800c7c4 <__sinit+0xc>
 800c7d8:	f7ff ffc4 	bl	800c764 <global_stdio_init.part.0>
 800c7dc:	e7f2      	b.n	800c7c4 <__sinit+0xc>
 800c7de:	bf00      	nop
 800c7e0:	0800c725 	.word	0x0800c725
 800c7e4:	2400073c 	.word	0x2400073c

0800c7e8 <_fwalk_sglue>:
 800c7e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7ec:	4607      	mov	r7, r0
 800c7ee:	4688      	mov	r8, r1
 800c7f0:	4614      	mov	r4, r2
 800c7f2:	2600      	movs	r6, #0
 800c7f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c7f8:	f1b9 0901 	subs.w	r9, r9, #1
 800c7fc:	d505      	bpl.n	800c80a <_fwalk_sglue+0x22>
 800c7fe:	6824      	ldr	r4, [r4, #0]
 800c800:	2c00      	cmp	r4, #0
 800c802:	d1f7      	bne.n	800c7f4 <_fwalk_sglue+0xc>
 800c804:	4630      	mov	r0, r6
 800c806:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c80a:	89ab      	ldrh	r3, [r5, #12]
 800c80c:	2b01      	cmp	r3, #1
 800c80e:	d907      	bls.n	800c820 <_fwalk_sglue+0x38>
 800c810:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c814:	3301      	adds	r3, #1
 800c816:	d003      	beq.n	800c820 <_fwalk_sglue+0x38>
 800c818:	4629      	mov	r1, r5
 800c81a:	4638      	mov	r0, r7
 800c81c:	47c0      	blx	r8
 800c81e:	4306      	orrs	r6, r0
 800c820:	3568      	adds	r5, #104	@ 0x68
 800c822:	e7e9      	b.n	800c7f8 <_fwalk_sglue+0x10>

0800c824 <siprintf>:
 800c824:	b40e      	push	{r1, r2, r3}
 800c826:	b500      	push	{lr}
 800c828:	b09c      	sub	sp, #112	@ 0x70
 800c82a:	ab1d      	add	r3, sp, #116	@ 0x74
 800c82c:	9002      	str	r0, [sp, #8]
 800c82e:	9006      	str	r0, [sp, #24]
 800c830:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c834:	4809      	ldr	r0, [pc, #36]	@ (800c85c <siprintf+0x38>)
 800c836:	9107      	str	r1, [sp, #28]
 800c838:	9104      	str	r1, [sp, #16]
 800c83a:	4909      	ldr	r1, [pc, #36]	@ (800c860 <siprintf+0x3c>)
 800c83c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c840:	9105      	str	r1, [sp, #20]
 800c842:	6800      	ldr	r0, [r0, #0]
 800c844:	9301      	str	r3, [sp, #4]
 800c846:	a902      	add	r1, sp, #8
 800c848:	f002 faf2 	bl	800ee30 <_svfiprintf_r>
 800c84c:	9b02      	ldr	r3, [sp, #8]
 800c84e:	2200      	movs	r2, #0
 800c850:	701a      	strb	r2, [r3, #0]
 800c852:	b01c      	add	sp, #112	@ 0x70
 800c854:	f85d eb04 	ldr.w	lr, [sp], #4
 800c858:	b003      	add	sp, #12
 800c85a:	4770      	bx	lr
 800c85c:	24000020 	.word	0x24000020
 800c860:	ffff0208 	.word	0xffff0208

0800c864 <__sread>:
 800c864:	b510      	push	{r4, lr}
 800c866:	460c      	mov	r4, r1
 800c868:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c86c:	f000 f86c 	bl	800c948 <_read_r>
 800c870:	2800      	cmp	r0, #0
 800c872:	bfab      	itete	ge
 800c874:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c876:	89a3      	ldrhlt	r3, [r4, #12]
 800c878:	181b      	addge	r3, r3, r0
 800c87a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c87e:	bfac      	ite	ge
 800c880:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c882:	81a3      	strhlt	r3, [r4, #12]
 800c884:	bd10      	pop	{r4, pc}

0800c886 <__swrite>:
 800c886:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c88a:	461f      	mov	r7, r3
 800c88c:	898b      	ldrh	r3, [r1, #12]
 800c88e:	05db      	lsls	r3, r3, #23
 800c890:	4605      	mov	r5, r0
 800c892:	460c      	mov	r4, r1
 800c894:	4616      	mov	r6, r2
 800c896:	d505      	bpl.n	800c8a4 <__swrite+0x1e>
 800c898:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c89c:	2302      	movs	r3, #2
 800c89e:	2200      	movs	r2, #0
 800c8a0:	f000 f840 	bl	800c924 <_lseek_r>
 800c8a4:	89a3      	ldrh	r3, [r4, #12]
 800c8a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c8aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c8ae:	81a3      	strh	r3, [r4, #12]
 800c8b0:	4632      	mov	r2, r6
 800c8b2:	463b      	mov	r3, r7
 800c8b4:	4628      	mov	r0, r5
 800c8b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8ba:	f000 b857 	b.w	800c96c <_write_r>

0800c8be <__sseek>:
 800c8be:	b510      	push	{r4, lr}
 800c8c0:	460c      	mov	r4, r1
 800c8c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8c6:	f000 f82d 	bl	800c924 <_lseek_r>
 800c8ca:	1c43      	adds	r3, r0, #1
 800c8cc:	89a3      	ldrh	r3, [r4, #12]
 800c8ce:	bf15      	itete	ne
 800c8d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c8d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c8d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c8da:	81a3      	strheq	r3, [r4, #12]
 800c8dc:	bf18      	it	ne
 800c8de:	81a3      	strhne	r3, [r4, #12]
 800c8e0:	bd10      	pop	{r4, pc}

0800c8e2 <__sclose>:
 800c8e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8e6:	f000 b80d 	b.w	800c904 <_close_r>

0800c8ea <memset>:
 800c8ea:	4402      	add	r2, r0
 800c8ec:	4603      	mov	r3, r0
 800c8ee:	4293      	cmp	r3, r2
 800c8f0:	d100      	bne.n	800c8f4 <memset+0xa>
 800c8f2:	4770      	bx	lr
 800c8f4:	f803 1b01 	strb.w	r1, [r3], #1
 800c8f8:	e7f9      	b.n	800c8ee <memset+0x4>
	...

0800c8fc <_localeconv_r>:
 800c8fc:	4800      	ldr	r0, [pc, #0]	@ (800c900 <_localeconv_r+0x4>)
 800c8fe:	4770      	bx	lr
 800c900:	24000160 	.word	0x24000160

0800c904 <_close_r>:
 800c904:	b538      	push	{r3, r4, r5, lr}
 800c906:	4d06      	ldr	r5, [pc, #24]	@ (800c920 <_close_r+0x1c>)
 800c908:	2300      	movs	r3, #0
 800c90a:	4604      	mov	r4, r0
 800c90c:	4608      	mov	r0, r1
 800c90e:	602b      	str	r3, [r5, #0]
 800c910:	f7f6 f886 	bl	8002a20 <_close>
 800c914:	1c43      	adds	r3, r0, #1
 800c916:	d102      	bne.n	800c91e <_close_r+0x1a>
 800c918:	682b      	ldr	r3, [r5, #0]
 800c91a:	b103      	cbz	r3, 800c91e <_close_r+0x1a>
 800c91c:	6023      	str	r3, [r4, #0]
 800c91e:	bd38      	pop	{r3, r4, r5, pc}
 800c920:	24000740 	.word	0x24000740

0800c924 <_lseek_r>:
 800c924:	b538      	push	{r3, r4, r5, lr}
 800c926:	4d07      	ldr	r5, [pc, #28]	@ (800c944 <_lseek_r+0x20>)
 800c928:	4604      	mov	r4, r0
 800c92a:	4608      	mov	r0, r1
 800c92c:	4611      	mov	r1, r2
 800c92e:	2200      	movs	r2, #0
 800c930:	602a      	str	r2, [r5, #0]
 800c932:	461a      	mov	r2, r3
 800c934:	f7f6 f89b 	bl	8002a6e <_lseek>
 800c938:	1c43      	adds	r3, r0, #1
 800c93a:	d102      	bne.n	800c942 <_lseek_r+0x1e>
 800c93c:	682b      	ldr	r3, [r5, #0]
 800c93e:	b103      	cbz	r3, 800c942 <_lseek_r+0x1e>
 800c940:	6023      	str	r3, [r4, #0]
 800c942:	bd38      	pop	{r3, r4, r5, pc}
 800c944:	24000740 	.word	0x24000740

0800c948 <_read_r>:
 800c948:	b538      	push	{r3, r4, r5, lr}
 800c94a:	4d07      	ldr	r5, [pc, #28]	@ (800c968 <_read_r+0x20>)
 800c94c:	4604      	mov	r4, r0
 800c94e:	4608      	mov	r0, r1
 800c950:	4611      	mov	r1, r2
 800c952:	2200      	movs	r2, #0
 800c954:	602a      	str	r2, [r5, #0]
 800c956:	461a      	mov	r2, r3
 800c958:	f7f6 f845 	bl	80029e6 <_read>
 800c95c:	1c43      	adds	r3, r0, #1
 800c95e:	d102      	bne.n	800c966 <_read_r+0x1e>
 800c960:	682b      	ldr	r3, [r5, #0]
 800c962:	b103      	cbz	r3, 800c966 <_read_r+0x1e>
 800c964:	6023      	str	r3, [r4, #0]
 800c966:	bd38      	pop	{r3, r4, r5, pc}
 800c968:	24000740 	.word	0x24000740

0800c96c <_write_r>:
 800c96c:	b538      	push	{r3, r4, r5, lr}
 800c96e:	4d07      	ldr	r5, [pc, #28]	@ (800c98c <_write_r+0x20>)
 800c970:	4604      	mov	r4, r0
 800c972:	4608      	mov	r0, r1
 800c974:	4611      	mov	r1, r2
 800c976:	2200      	movs	r2, #0
 800c978:	602a      	str	r2, [r5, #0]
 800c97a:	461a      	mov	r2, r3
 800c97c:	f7f5 fa7a 	bl	8001e74 <_write>
 800c980:	1c43      	adds	r3, r0, #1
 800c982:	d102      	bne.n	800c98a <_write_r+0x1e>
 800c984:	682b      	ldr	r3, [r5, #0]
 800c986:	b103      	cbz	r3, 800c98a <_write_r+0x1e>
 800c988:	6023      	str	r3, [r4, #0]
 800c98a:	bd38      	pop	{r3, r4, r5, pc}
 800c98c:	24000740 	.word	0x24000740

0800c990 <__errno>:
 800c990:	4b01      	ldr	r3, [pc, #4]	@ (800c998 <__errno+0x8>)
 800c992:	6818      	ldr	r0, [r3, #0]
 800c994:	4770      	bx	lr
 800c996:	bf00      	nop
 800c998:	24000020 	.word	0x24000020

0800c99c <__libc_init_array>:
 800c99c:	b570      	push	{r4, r5, r6, lr}
 800c99e:	4d0d      	ldr	r5, [pc, #52]	@ (800c9d4 <__libc_init_array+0x38>)
 800c9a0:	4c0d      	ldr	r4, [pc, #52]	@ (800c9d8 <__libc_init_array+0x3c>)
 800c9a2:	1b64      	subs	r4, r4, r5
 800c9a4:	10a4      	asrs	r4, r4, #2
 800c9a6:	2600      	movs	r6, #0
 800c9a8:	42a6      	cmp	r6, r4
 800c9aa:	d109      	bne.n	800c9c0 <__libc_init_array+0x24>
 800c9ac:	4d0b      	ldr	r5, [pc, #44]	@ (800c9dc <__libc_init_array+0x40>)
 800c9ae:	4c0c      	ldr	r4, [pc, #48]	@ (800c9e0 <__libc_init_array+0x44>)
 800c9b0:	f004 f83a 	bl	8010a28 <_init>
 800c9b4:	1b64      	subs	r4, r4, r5
 800c9b6:	10a4      	asrs	r4, r4, #2
 800c9b8:	2600      	movs	r6, #0
 800c9ba:	42a6      	cmp	r6, r4
 800c9bc:	d105      	bne.n	800c9ca <__libc_init_array+0x2e>
 800c9be:	bd70      	pop	{r4, r5, r6, pc}
 800c9c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c9c4:	4798      	blx	r3
 800c9c6:	3601      	adds	r6, #1
 800c9c8:	e7ee      	b.n	800c9a8 <__libc_init_array+0xc>
 800c9ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800c9ce:	4798      	blx	r3
 800c9d0:	3601      	adds	r6, #1
 800c9d2:	e7f2      	b.n	800c9ba <__libc_init_array+0x1e>
 800c9d4:	080127a8 	.word	0x080127a8
 800c9d8:	080127a8 	.word	0x080127a8
 800c9dc:	080127a8 	.word	0x080127a8
 800c9e0:	080127ac 	.word	0x080127ac

0800c9e4 <__retarget_lock_init_recursive>:
 800c9e4:	4770      	bx	lr

0800c9e6 <__retarget_lock_acquire_recursive>:
 800c9e6:	4770      	bx	lr

0800c9e8 <__retarget_lock_release_recursive>:
 800c9e8:	4770      	bx	lr
	...

0800c9ec <nanf>:
 800c9ec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c9f4 <nanf+0x8>
 800c9f0:	4770      	bx	lr
 800c9f2:	bf00      	nop
 800c9f4:	7fc00000 	.word	0x7fc00000

0800c9f8 <quorem>:
 800c9f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9fc:	6903      	ldr	r3, [r0, #16]
 800c9fe:	690c      	ldr	r4, [r1, #16]
 800ca00:	42a3      	cmp	r3, r4
 800ca02:	4607      	mov	r7, r0
 800ca04:	db7e      	blt.n	800cb04 <quorem+0x10c>
 800ca06:	3c01      	subs	r4, #1
 800ca08:	f101 0814 	add.w	r8, r1, #20
 800ca0c:	00a3      	lsls	r3, r4, #2
 800ca0e:	f100 0514 	add.w	r5, r0, #20
 800ca12:	9300      	str	r3, [sp, #0]
 800ca14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ca18:	9301      	str	r3, [sp, #4]
 800ca1a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ca1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ca22:	3301      	adds	r3, #1
 800ca24:	429a      	cmp	r2, r3
 800ca26:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ca2a:	fbb2 f6f3 	udiv	r6, r2, r3
 800ca2e:	d32e      	bcc.n	800ca8e <quorem+0x96>
 800ca30:	f04f 0a00 	mov.w	sl, #0
 800ca34:	46c4      	mov	ip, r8
 800ca36:	46ae      	mov	lr, r5
 800ca38:	46d3      	mov	fp, sl
 800ca3a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ca3e:	b298      	uxth	r0, r3
 800ca40:	fb06 a000 	mla	r0, r6, r0, sl
 800ca44:	0c02      	lsrs	r2, r0, #16
 800ca46:	0c1b      	lsrs	r3, r3, #16
 800ca48:	fb06 2303 	mla	r3, r6, r3, r2
 800ca4c:	f8de 2000 	ldr.w	r2, [lr]
 800ca50:	b280      	uxth	r0, r0
 800ca52:	b292      	uxth	r2, r2
 800ca54:	1a12      	subs	r2, r2, r0
 800ca56:	445a      	add	r2, fp
 800ca58:	f8de 0000 	ldr.w	r0, [lr]
 800ca5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ca60:	b29b      	uxth	r3, r3
 800ca62:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ca66:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ca6a:	b292      	uxth	r2, r2
 800ca6c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ca70:	45e1      	cmp	r9, ip
 800ca72:	f84e 2b04 	str.w	r2, [lr], #4
 800ca76:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ca7a:	d2de      	bcs.n	800ca3a <quorem+0x42>
 800ca7c:	9b00      	ldr	r3, [sp, #0]
 800ca7e:	58eb      	ldr	r3, [r5, r3]
 800ca80:	b92b      	cbnz	r3, 800ca8e <quorem+0x96>
 800ca82:	9b01      	ldr	r3, [sp, #4]
 800ca84:	3b04      	subs	r3, #4
 800ca86:	429d      	cmp	r5, r3
 800ca88:	461a      	mov	r2, r3
 800ca8a:	d32f      	bcc.n	800caec <quorem+0xf4>
 800ca8c:	613c      	str	r4, [r7, #16]
 800ca8e:	4638      	mov	r0, r7
 800ca90:	f001 f954 	bl	800dd3c <__mcmp>
 800ca94:	2800      	cmp	r0, #0
 800ca96:	db25      	blt.n	800cae4 <quorem+0xec>
 800ca98:	4629      	mov	r1, r5
 800ca9a:	2000      	movs	r0, #0
 800ca9c:	f858 2b04 	ldr.w	r2, [r8], #4
 800caa0:	f8d1 c000 	ldr.w	ip, [r1]
 800caa4:	fa1f fe82 	uxth.w	lr, r2
 800caa8:	fa1f f38c 	uxth.w	r3, ip
 800caac:	eba3 030e 	sub.w	r3, r3, lr
 800cab0:	4403      	add	r3, r0
 800cab2:	0c12      	lsrs	r2, r2, #16
 800cab4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cab8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cabc:	b29b      	uxth	r3, r3
 800cabe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cac2:	45c1      	cmp	r9, r8
 800cac4:	f841 3b04 	str.w	r3, [r1], #4
 800cac8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cacc:	d2e6      	bcs.n	800ca9c <quorem+0xa4>
 800cace:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cad2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cad6:	b922      	cbnz	r2, 800cae2 <quorem+0xea>
 800cad8:	3b04      	subs	r3, #4
 800cada:	429d      	cmp	r5, r3
 800cadc:	461a      	mov	r2, r3
 800cade:	d30b      	bcc.n	800caf8 <quorem+0x100>
 800cae0:	613c      	str	r4, [r7, #16]
 800cae2:	3601      	adds	r6, #1
 800cae4:	4630      	mov	r0, r6
 800cae6:	b003      	add	sp, #12
 800cae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caec:	6812      	ldr	r2, [r2, #0]
 800caee:	3b04      	subs	r3, #4
 800caf0:	2a00      	cmp	r2, #0
 800caf2:	d1cb      	bne.n	800ca8c <quorem+0x94>
 800caf4:	3c01      	subs	r4, #1
 800caf6:	e7c6      	b.n	800ca86 <quorem+0x8e>
 800caf8:	6812      	ldr	r2, [r2, #0]
 800cafa:	3b04      	subs	r3, #4
 800cafc:	2a00      	cmp	r2, #0
 800cafe:	d1ef      	bne.n	800cae0 <quorem+0xe8>
 800cb00:	3c01      	subs	r4, #1
 800cb02:	e7ea      	b.n	800cada <quorem+0xe2>
 800cb04:	2000      	movs	r0, #0
 800cb06:	e7ee      	b.n	800cae6 <quorem+0xee>

0800cb08 <_dtoa_r>:
 800cb08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb0c:	ed2d 8b02 	vpush	{d8}
 800cb10:	69c7      	ldr	r7, [r0, #28]
 800cb12:	b091      	sub	sp, #68	@ 0x44
 800cb14:	ed8d 0b02 	vstr	d0, [sp, #8]
 800cb18:	ec55 4b10 	vmov	r4, r5, d0
 800cb1c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800cb1e:	9107      	str	r1, [sp, #28]
 800cb20:	4681      	mov	r9, r0
 800cb22:	9209      	str	r2, [sp, #36]	@ 0x24
 800cb24:	930d      	str	r3, [sp, #52]	@ 0x34
 800cb26:	b97f      	cbnz	r7, 800cb48 <_dtoa_r+0x40>
 800cb28:	2010      	movs	r0, #16
 800cb2a:	f000 fd8d 	bl	800d648 <malloc>
 800cb2e:	4602      	mov	r2, r0
 800cb30:	f8c9 001c 	str.w	r0, [r9, #28]
 800cb34:	b920      	cbnz	r0, 800cb40 <_dtoa_r+0x38>
 800cb36:	4ba0      	ldr	r3, [pc, #640]	@ (800cdb8 <_dtoa_r+0x2b0>)
 800cb38:	21ef      	movs	r1, #239	@ 0xef
 800cb3a:	48a0      	ldr	r0, [pc, #640]	@ (800cdbc <_dtoa_r+0x2b4>)
 800cb3c:	f002 fb74 	bl	800f228 <__assert_func>
 800cb40:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cb44:	6007      	str	r7, [r0, #0]
 800cb46:	60c7      	str	r7, [r0, #12]
 800cb48:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cb4c:	6819      	ldr	r1, [r3, #0]
 800cb4e:	b159      	cbz	r1, 800cb68 <_dtoa_r+0x60>
 800cb50:	685a      	ldr	r2, [r3, #4]
 800cb52:	604a      	str	r2, [r1, #4]
 800cb54:	2301      	movs	r3, #1
 800cb56:	4093      	lsls	r3, r2
 800cb58:	608b      	str	r3, [r1, #8]
 800cb5a:	4648      	mov	r0, r9
 800cb5c:	f000 fe6a 	bl	800d834 <_Bfree>
 800cb60:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cb64:	2200      	movs	r2, #0
 800cb66:	601a      	str	r2, [r3, #0]
 800cb68:	1e2b      	subs	r3, r5, #0
 800cb6a:	bfbb      	ittet	lt
 800cb6c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cb70:	9303      	strlt	r3, [sp, #12]
 800cb72:	2300      	movge	r3, #0
 800cb74:	2201      	movlt	r2, #1
 800cb76:	bfac      	ite	ge
 800cb78:	6033      	strge	r3, [r6, #0]
 800cb7a:	6032      	strlt	r2, [r6, #0]
 800cb7c:	4b90      	ldr	r3, [pc, #576]	@ (800cdc0 <_dtoa_r+0x2b8>)
 800cb7e:	9e03      	ldr	r6, [sp, #12]
 800cb80:	43b3      	bics	r3, r6
 800cb82:	d110      	bne.n	800cba6 <_dtoa_r+0x9e>
 800cb84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cb86:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cb8a:	6013      	str	r3, [r2, #0]
 800cb8c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800cb90:	4323      	orrs	r3, r4
 800cb92:	f000 84de 	beq.w	800d552 <_dtoa_r+0xa4a>
 800cb96:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cb98:	4f8a      	ldr	r7, [pc, #552]	@ (800cdc4 <_dtoa_r+0x2bc>)
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	f000 84e0 	beq.w	800d560 <_dtoa_r+0xa58>
 800cba0:	1cfb      	adds	r3, r7, #3
 800cba2:	f000 bcdb 	b.w	800d55c <_dtoa_r+0xa54>
 800cba6:	ed9d 8b02 	vldr	d8, [sp, #8]
 800cbaa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cbae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbb2:	d10a      	bne.n	800cbca <_dtoa_r+0xc2>
 800cbb4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cbb6:	2301      	movs	r3, #1
 800cbb8:	6013      	str	r3, [r2, #0]
 800cbba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cbbc:	b113      	cbz	r3, 800cbc4 <_dtoa_r+0xbc>
 800cbbe:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800cbc0:	4b81      	ldr	r3, [pc, #516]	@ (800cdc8 <_dtoa_r+0x2c0>)
 800cbc2:	6013      	str	r3, [r2, #0]
 800cbc4:	4f81      	ldr	r7, [pc, #516]	@ (800cdcc <_dtoa_r+0x2c4>)
 800cbc6:	f000 bccb 	b.w	800d560 <_dtoa_r+0xa58>
 800cbca:	aa0e      	add	r2, sp, #56	@ 0x38
 800cbcc:	a90f      	add	r1, sp, #60	@ 0x3c
 800cbce:	4648      	mov	r0, r9
 800cbd0:	eeb0 0b48 	vmov.f64	d0, d8
 800cbd4:	f001 f9d2 	bl	800df7c <__d2b>
 800cbd8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800cbdc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cbde:	9001      	str	r0, [sp, #4]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d045      	beq.n	800cc70 <_dtoa_r+0x168>
 800cbe4:	eeb0 7b48 	vmov.f64	d7, d8
 800cbe8:	ee18 1a90 	vmov	r1, s17
 800cbec:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800cbf0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800cbf4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800cbf8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800cbfc:	2500      	movs	r5, #0
 800cbfe:	ee07 1a90 	vmov	s15, r1
 800cc02:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800cc06:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800cda0 <_dtoa_r+0x298>
 800cc0a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800cc0e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800cda8 <_dtoa_r+0x2a0>
 800cc12:	eea7 6b05 	vfma.f64	d6, d7, d5
 800cc16:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800cdb0 <_dtoa_r+0x2a8>
 800cc1a:	ee07 3a90 	vmov	s15, r3
 800cc1e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800cc22:	eeb0 7b46 	vmov.f64	d7, d6
 800cc26:	eea4 7b05 	vfma.f64	d7, d4, d5
 800cc2a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800cc2e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800cc32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc36:	ee16 8a90 	vmov	r8, s13
 800cc3a:	d508      	bpl.n	800cc4e <_dtoa_r+0x146>
 800cc3c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800cc40:	eeb4 6b47 	vcmp.f64	d6, d7
 800cc44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc48:	bf18      	it	ne
 800cc4a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800cc4e:	f1b8 0f16 	cmp.w	r8, #22
 800cc52:	d82b      	bhi.n	800ccac <_dtoa_r+0x1a4>
 800cc54:	495e      	ldr	r1, [pc, #376]	@ (800cdd0 <_dtoa_r+0x2c8>)
 800cc56:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800cc5a:	ed91 7b00 	vldr	d7, [r1]
 800cc5e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800cc62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc66:	d501      	bpl.n	800cc6c <_dtoa_r+0x164>
 800cc68:	f108 38ff 	add.w	r8, r8, #4294967295
 800cc6c:	2100      	movs	r1, #0
 800cc6e:	e01e      	b.n	800ccae <_dtoa_r+0x1a6>
 800cc70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc72:	4413      	add	r3, r2
 800cc74:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800cc78:	2920      	cmp	r1, #32
 800cc7a:	bfc1      	itttt	gt
 800cc7c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800cc80:	408e      	lslgt	r6, r1
 800cc82:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800cc86:	fa24 f101 	lsrgt.w	r1, r4, r1
 800cc8a:	bfd6      	itet	le
 800cc8c:	f1c1 0120 	rsble	r1, r1, #32
 800cc90:	4331      	orrgt	r1, r6
 800cc92:	fa04 f101 	lslle.w	r1, r4, r1
 800cc96:	ee07 1a90 	vmov	s15, r1
 800cc9a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800cc9e:	3b01      	subs	r3, #1
 800cca0:	ee17 1a90 	vmov	r1, s15
 800cca4:	2501      	movs	r5, #1
 800cca6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800ccaa:	e7a8      	b.n	800cbfe <_dtoa_r+0xf6>
 800ccac:	2101      	movs	r1, #1
 800ccae:	1ad2      	subs	r2, r2, r3
 800ccb0:	1e53      	subs	r3, r2, #1
 800ccb2:	9306      	str	r3, [sp, #24]
 800ccb4:	bf45      	ittet	mi
 800ccb6:	f1c2 0301 	rsbmi	r3, r2, #1
 800ccba:	9305      	strmi	r3, [sp, #20]
 800ccbc:	2300      	movpl	r3, #0
 800ccbe:	2300      	movmi	r3, #0
 800ccc0:	bf4c      	ite	mi
 800ccc2:	9306      	strmi	r3, [sp, #24]
 800ccc4:	9305      	strpl	r3, [sp, #20]
 800ccc6:	f1b8 0f00 	cmp.w	r8, #0
 800ccca:	910c      	str	r1, [sp, #48]	@ 0x30
 800cccc:	db18      	blt.n	800cd00 <_dtoa_r+0x1f8>
 800ccce:	9b06      	ldr	r3, [sp, #24]
 800ccd0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800ccd4:	4443      	add	r3, r8
 800ccd6:	9306      	str	r3, [sp, #24]
 800ccd8:	2300      	movs	r3, #0
 800ccda:	9a07      	ldr	r2, [sp, #28]
 800ccdc:	2a09      	cmp	r2, #9
 800ccde:	d849      	bhi.n	800cd74 <_dtoa_r+0x26c>
 800cce0:	2a05      	cmp	r2, #5
 800cce2:	bfc4      	itt	gt
 800cce4:	3a04      	subgt	r2, #4
 800cce6:	9207      	strgt	r2, [sp, #28]
 800cce8:	9a07      	ldr	r2, [sp, #28]
 800ccea:	f1a2 0202 	sub.w	r2, r2, #2
 800ccee:	bfcc      	ite	gt
 800ccf0:	2400      	movgt	r4, #0
 800ccf2:	2401      	movle	r4, #1
 800ccf4:	2a03      	cmp	r2, #3
 800ccf6:	d848      	bhi.n	800cd8a <_dtoa_r+0x282>
 800ccf8:	e8df f002 	tbb	[pc, r2]
 800ccfc:	3a2c2e0b 	.word	0x3a2c2e0b
 800cd00:	9b05      	ldr	r3, [sp, #20]
 800cd02:	2200      	movs	r2, #0
 800cd04:	eba3 0308 	sub.w	r3, r3, r8
 800cd08:	9305      	str	r3, [sp, #20]
 800cd0a:	920a      	str	r2, [sp, #40]	@ 0x28
 800cd0c:	f1c8 0300 	rsb	r3, r8, #0
 800cd10:	e7e3      	b.n	800ccda <_dtoa_r+0x1d2>
 800cd12:	2200      	movs	r2, #0
 800cd14:	9208      	str	r2, [sp, #32]
 800cd16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd18:	2a00      	cmp	r2, #0
 800cd1a:	dc39      	bgt.n	800cd90 <_dtoa_r+0x288>
 800cd1c:	f04f 0b01 	mov.w	fp, #1
 800cd20:	46da      	mov	sl, fp
 800cd22:	465a      	mov	r2, fp
 800cd24:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800cd28:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800cd2c:	2100      	movs	r1, #0
 800cd2e:	2004      	movs	r0, #4
 800cd30:	f100 0614 	add.w	r6, r0, #20
 800cd34:	4296      	cmp	r6, r2
 800cd36:	d930      	bls.n	800cd9a <_dtoa_r+0x292>
 800cd38:	6079      	str	r1, [r7, #4]
 800cd3a:	4648      	mov	r0, r9
 800cd3c:	9304      	str	r3, [sp, #16]
 800cd3e:	f000 fd39 	bl	800d7b4 <_Balloc>
 800cd42:	9b04      	ldr	r3, [sp, #16]
 800cd44:	4607      	mov	r7, r0
 800cd46:	2800      	cmp	r0, #0
 800cd48:	d146      	bne.n	800cdd8 <_dtoa_r+0x2d0>
 800cd4a:	4b22      	ldr	r3, [pc, #136]	@ (800cdd4 <_dtoa_r+0x2cc>)
 800cd4c:	4602      	mov	r2, r0
 800cd4e:	f240 11af 	movw	r1, #431	@ 0x1af
 800cd52:	e6f2      	b.n	800cb3a <_dtoa_r+0x32>
 800cd54:	2201      	movs	r2, #1
 800cd56:	e7dd      	b.n	800cd14 <_dtoa_r+0x20c>
 800cd58:	2200      	movs	r2, #0
 800cd5a:	9208      	str	r2, [sp, #32]
 800cd5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd5e:	eb08 0b02 	add.w	fp, r8, r2
 800cd62:	f10b 0a01 	add.w	sl, fp, #1
 800cd66:	4652      	mov	r2, sl
 800cd68:	2a01      	cmp	r2, #1
 800cd6a:	bfb8      	it	lt
 800cd6c:	2201      	movlt	r2, #1
 800cd6e:	e7db      	b.n	800cd28 <_dtoa_r+0x220>
 800cd70:	2201      	movs	r2, #1
 800cd72:	e7f2      	b.n	800cd5a <_dtoa_r+0x252>
 800cd74:	2401      	movs	r4, #1
 800cd76:	2200      	movs	r2, #0
 800cd78:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800cd7c:	f04f 3bff 	mov.w	fp, #4294967295
 800cd80:	2100      	movs	r1, #0
 800cd82:	46da      	mov	sl, fp
 800cd84:	2212      	movs	r2, #18
 800cd86:	9109      	str	r1, [sp, #36]	@ 0x24
 800cd88:	e7ce      	b.n	800cd28 <_dtoa_r+0x220>
 800cd8a:	2201      	movs	r2, #1
 800cd8c:	9208      	str	r2, [sp, #32]
 800cd8e:	e7f5      	b.n	800cd7c <_dtoa_r+0x274>
 800cd90:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 800cd94:	46da      	mov	sl, fp
 800cd96:	465a      	mov	r2, fp
 800cd98:	e7c6      	b.n	800cd28 <_dtoa_r+0x220>
 800cd9a:	3101      	adds	r1, #1
 800cd9c:	0040      	lsls	r0, r0, #1
 800cd9e:	e7c7      	b.n	800cd30 <_dtoa_r+0x228>
 800cda0:	636f4361 	.word	0x636f4361
 800cda4:	3fd287a7 	.word	0x3fd287a7
 800cda8:	8b60c8b3 	.word	0x8b60c8b3
 800cdac:	3fc68a28 	.word	0x3fc68a28
 800cdb0:	509f79fb 	.word	0x509f79fb
 800cdb4:	3fd34413 	.word	0x3fd34413
 800cdb8:	08010ac6 	.word	0x08010ac6
 800cdbc:	08010add 	.word	0x08010add
 800cdc0:	7ff00000 	.word	0x7ff00000
 800cdc4:	08010ac2 	.word	0x08010ac2
 800cdc8:	08010a91 	.word	0x08010a91
 800cdcc:	08010a90 	.word	0x08010a90
 800cdd0:	08010bd8 	.word	0x08010bd8
 800cdd4:	08010b35 	.word	0x08010b35
 800cdd8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800cddc:	f1ba 0f0e 	cmp.w	sl, #14
 800cde0:	6010      	str	r0, [r2, #0]
 800cde2:	d86f      	bhi.n	800cec4 <_dtoa_r+0x3bc>
 800cde4:	2c00      	cmp	r4, #0
 800cde6:	d06d      	beq.n	800cec4 <_dtoa_r+0x3bc>
 800cde8:	f1b8 0f00 	cmp.w	r8, #0
 800cdec:	f340 80c2 	ble.w	800cf74 <_dtoa_r+0x46c>
 800cdf0:	4aca      	ldr	r2, [pc, #808]	@ (800d11c <_dtoa_r+0x614>)
 800cdf2:	f008 010f 	and.w	r1, r8, #15
 800cdf6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800cdfa:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800cdfe:	ed92 7b00 	vldr	d7, [r2]
 800ce02:	ea4f 1128 	mov.w	r1, r8, asr #4
 800ce06:	f000 80a9 	beq.w	800cf5c <_dtoa_r+0x454>
 800ce0a:	4ac5      	ldr	r2, [pc, #788]	@ (800d120 <_dtoa_r+0x618>)
 800ce0c:	ed92 6b08 	vldr	d6, [r2, #32]
 800ce10:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800ce14:	ed8d 6b02 	vstr	d6, [sp, #8]
 800ce18:	f001 010f 	and.w	r1, r1, #15
 800ce1c:	2203      	movs	r2, #3
 800ce1e:	48c0      	ldr	r0, [pc, #768]	@ (800d120 <_dtoa_r+0x618>)
 800ce20:	2900      	cmp	r1, #0
 800ce22:	f040 809d 	bne.w	800cf60 <_dtoa_r+0x458>
 800ce26:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ce2a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ce2e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ce32:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ce34:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ce38:	2900      	cmp	r1, #0
 800ce3a:	f000 80c1 	beq.w	800cfc0 <_dtoa_r+0x4b8>
 800ce3e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800ce42:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ce46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce4a:	f140 80b9 	bpl.w	800cfc0 <_dtoa_r+0x4b8>
 800ce4e:	f1ba 0f00 	cmp.w	sl, #0
 800ce52:	f000 80b5 	beq.w	800cfc0 <_dtoa_r+0x4b8>
 800ce56:	f1bb 0f00 	cmp.w	fp, #0
 800ce5a:	dd31      	ble.n	800cec0 <_dtoa_r+0x3b8>
 800ce5c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800ce60:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ce64:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ce68:	f108 31ff 	add.w	r1, r8, #4294967295
 800ce6c:	9104      	str	r1, [sp, #16]
 800ce6e:	3201      	adds	r2, #1
 800ce70:	465c      	mov	r4, fp
 800ce72:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ce76:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800ce7a:	ee07 2a90 	vmov	s15, r2
 800ce7e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ce82:	eea7 5b06 	vfma.f64	d5, d7, d6
 800ce86:	ee15 2a90 	vmov	r2, s11
 800ce8a:	ec51 0b15 	vmov	r0, r1, d5
 800ce8e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800ce92:	2c00      	cmp	r4, #0
 800ce94:	f040 8098 	bne.w	800cfc8 <_dtoa_r+0x4c0>
 800ce98:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800ce9c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800cea0:	ec41 0b17 	vmov	d7, r0, r1
 800cea4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800cea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ceac:	f300 8261 	bgt.w	800d372 <_dtoa_r+0x86a>
 800ceb0:	eeb1 7b47 	vneg.f64	d7, d7
 800ceb4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ceb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cebc:	f100 80f5 	bmi.w	800d0aa <_dtoa_r+0x5a2>
 800cec0:	ed8d 8b02 	vstr	d8, [sp, #8]
 800cec4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cec6:	2a00      	cmp	r2, #0
 800cec8:	f2c0 812c 	blt.w	800d124 <_dtoa_r+0x61c>
 800cecc:	f1b8 0f0e 	cmp.w	r8, #14
 800ced0:	f300 8128 	bgt.w	800d124 <_dtoa_r+0x61c>
 800ced4:	4b91      	ldr	r3, [pc, #580]	@ (800d11c <_dtoa_r+0x614>)
 800ced6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ceda:	ed93 6b00 	vldr	d6, [r3]
 800cede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	da03      	bge.n	800ceec <_dtoa_r+0x3e4>
 800cee4:	f1ba 0f00 	cmp.w	sl, #0
 800cee8:	f340 80d2 	ble.w	800d090 <_dtoa_r+0x588>
 800ceec:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800cef0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cef4:	463e      	mov	r6, r7
 800cef6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800cefa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800cefe:	ee15 3a10 	vmov	r3, s10
 800cf02:	3330      	adds	r3, #48	@ 0x30
 800cf04:	f806 3b01 	strb.w	r3, [r6], #1
 800cf08:	1bf3      	subs	r3, r6, r7
 800cf0a:	459a      	cmp	sl, r3
 800cf0c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800cf10:	eea3 7b46 	vfms.f64	d7, d3, d6
 800cf14:	f040 80f8 	bne.w	800d108 <_dtoa_r+0x600>
 800cf18:	ee37 7b07 	vadd.f64	d7, d7, d7
 800cf1c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800cf20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf24:	f300 80dd 	bgt.w	800d0e2 <_dtoa_r+0x5da>
 800cf28:	eeb4 7b46 	vcmp.f64	d7, d6
 800cf2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf30:	d104      	bne.n	800cf3c <_dtoa_r+0x434>
 800cf32:	ee15 3a10 	vmov	r3, s10
 800cf36:	07db      	lsls	r3, r3, #31
 800cf38:	f100 80d3 	bmi.w	800d0e2 <_dtoa_r+0x5da>
 800cf3c:	9901      	ldr	r1, [sp, #4]
 800cf3e:	4648      	mov	r0, r9
 800cf40:	f000 fc78 	bl	800d834 <_Bfree>
 800cf44:	2300      	movs	r3, #0
 800cf46:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cf48:	7033      	strb	r3, [r6, #0]
 800cf4a:	f108 0301 	add.w	r3, r8, #1
 800cf4e:	6013      	str	r3, [r2, #0]
 800cf50:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	f000 8304 	beq.w	800d560 <_dtoa_r+0xa58>
 800cf58:	601e      	str	r6, [r3, #0]
 800cf5a:	e301      	b.n	800d560 <_dtoa_r+0xa58>
 800cf5c:	2202      	movs	r2, #2
 800cf5e:	e75e      	b.n	800ce1e <_dtoa_r+0x316>
 800cf60:	07cc      	lsls	r4, r1, #31
 800cf62:	d504      	bpl.n	800cf6e <_dtoa_r+0x466>
 800cf64:	ed90 6b00 	vldr	d6, [r0]
 800cf68:	3201      	adds	r2, #1
 800cf6a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cf6e:	1049      	asrs	r1, r1, #1
 800cf70:	3008      	adds	r0, #8
 800cf72:	e755      	b.n	800ce20 <_dtoa_r+0x318>
 800cf74:	d022      	beq.n	800cfbc <_dtoa_r+0x4b4>
 800cf76:	f1c8 0100 	rsb	r1, r8, #0
 800cf7a:	4a68      	ldr	r2, [pc, #416]	@ (800d11c <_dtoa_r+0x614>)
 800cf7c:	f001 000f 	and.w	r0, r1, #15
 800cf80:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800cf84:	ed92 7b00 	vldr	d7, [r2]
 800cf88:	ee28 7b07 	vmul.f64	d7, d8, d7
 800cf8c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cf90:	4863      	ldr	r0, [pc, #396]	@ (800d120 <_dtoa_r+0x618>)
 800cf92:	1109      	asrs	r1, r1, #4
 800cf94:	2400      	movs	r4, #0
 800cf96:	2202      	movs	r2, #2
 800cf98:	b929      	cbnz	r1, 800cfa6 <_dtoa_r+0x49e>
 800cf9a:	2c00      	cmp	r4, #0
 800cf9c:	f43f af49 	beq.w	800ce32 <_dtoa_r+0x32a>
 800cfa0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cfa4:	e745      	b.n	800ce32 <_dtoa_r+0x32a>
 800cfa6:	07ce      	lsls	r6, r1, #31
 800cfa8:	d505      	bpl.n	800cfb6 <_dtoa_r+0x4ae>
 800cfaa:	ed90 6b00 	vldr	d6, [r0]
 800cfae:	3201      	adds	r2, #1
 800cfb0:	2401      	movs	r4, #1
 800cfb2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cfb6:	1049      	asrs	r1, r1, #1
 800cfb8:	3008      	adds	r0, #8
 800cfba:	e7ed      	b.n	800cf98 <_dtoa_r+0x490>
 800cfbc:	2202      	movs	r2, #2
 800cfbe:	e738      	b.n	800ce32 <_dtoa_r+0x32a>
 800cfc0:	f8cd 8010 	str.w	r8, [sp, #16]
 800cfc4:	4654      	mov	r4, sl
 800cfc6:	e754      	b.n	800ce72 <_dtoa_r+0x36a>
 800cfc8:	4a54      	ldr	r2, [pc, #336]	@ (800d11c <_dtoa_r+0x614>)
 800cfca:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800cfce:	ed12 4b02 	vldr	d4, [r2, #-8]
 800cfd2:	9a08      	ldr	r2, [sp, #32]
 800cfd4:	ec41 0b17 	vmov	d7, r0, r1
 800cfd8:	443c      	add	r4, r7
 800cfda:	b34a      	cbz	r2, 800d030 <_dtoa_r+0x528>
 800cfdc:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800cfe0:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800cfe4:	463e      	mov	r6, r7
 800cfe6:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800cfea:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800cfee:	ee35 7b47 	vsub.f64	d7, d5, d7
 800cff2:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800cff6:	ee14 2a90 	vmov	r2, s9
 800cffa:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800cffe:	3230      	adds	r2, #48	@ 0x30
 800d000:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d004:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d00c:	f806 2b01 	strb.w	r2, [r6], #1
 800d010:	d438      	bmi.n	800d084 <_dtoa_r+0x57c>
 800d012:	ee32 5b46 	vsub.f64	d5, d2, d6
 800d016:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800d01a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d01e:	d462      	bmi.n	800d0e6 <_dtoa_r+0x5de>
 800d020:	42a6      	cmp	r6, r4
 800d022:	f43f af4d 	beq.w	800cec0 <_dtoa_r+0x3b8>
 800d026:	ee27 7b03 	vmul.f64	d7, d7, d3
 800d02a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d02e:	e7e0      	b.n	800cff2 <_dtoa_r+0x4ea>
 800d030:	4621      	mov	r1, r4
 800d032:	463e      	mov	r6, r7
 800d034:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d038:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800d03c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d040:	ee14 2a90 	vmov	r2, s9
 800d044:	3230      	adds	r2, #48	@ 0x30
 800d046:	f806 2b01 	strb.w	r2, [r6], #1
 800d04a:	42a6      	cmp	r6, r4
 800d04c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d050:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d054:	d119      	bne.n	800d08a <_dtoa_r+0x582>
 800d056:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800d05a:	ee37 4b05 	vadd.f64	d4, d7, d5
 800d05e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800d062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d066:	dc3e      	bgt.n	800d0e6 <_dtoa_r+0x5de>
 800d068:	ee35 5b47 	vsub.f64	d5, d5, d7
 800d06c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800d070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d074:	f57f af24 	bpl.w	800cec0 <_dtoa_r+0x3b8>
 800d078:	460e      	mov	r6, r1
 800d07a:	3901      	subs	r1, #1
 800d07c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d080:	2b30      	cmp	r3, #48	@ 0x30
 800d082:	d0f9      	beq.n	800d078 <_dtoa_r+0x570>
 800d084:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800d088:	e758      	b.n	800cf3c <_dtoa_r+0x434>
 800d08a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d08e:	e7d5      	b.n	800d03c <_dtoa_r+0x534>
 800d090:	d10b      	bne.n	800d0aa <_dtoa_r+0x5a2>
 800d092:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800d096:	ee26 6b07 	vmul.f64	d6, d6, d7
 800d09a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d09e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d0a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0a6:	f2c0 8161 	blt.w	800d36c <_dtoa_r+0x864>
 800d0aa:	2400      	movs	r4, #0
 800d0ac:	4625      	mov	r5, r4
 800d0ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0b0:	43db      	mvns	r3, r3
 800d0b2:	9304      	str	r3, [sp, #16]
 800d0b4:	463e      	mov	r6, r7
 800d0b6:	f04f 0800 	mov.w	r8, #0
 800d0ba:	4621      	mov	r1, r4
 800d0bc:	4648      	mov	r0, r9
 800d0be:	f000 fbb9 	bl	800d834 <_Bfree>
 800d0c2:	2d00      	cmp	r5, #0
 800d0c4:	d0de      	beq.n	800d084 <_dtoa_r+0x57c>
 800d0c6:	f1b8 0f00 	cmp.w	r8, #0
 800d0ca:	d005      	beq.n	800d0d8 <_dtoa_r+0x5d0>
 800d0cc:	45a8      	cmp	r8, r5
 800d0ce:	d003      	beq.n	800d0d8 <_dtoa_r+0x5d0>
 800d0d0:	4641      	mov	r1, r8
 800d0d2:	4648      	mov	r0, r9
 800d0d4:	f000 fbae 	bl	800d834 <_Bfree>
 800d0d8:	4629      	mov	r1, r5
 800d0da:	4648      	mov	r0, r9
 800d0dc:	f000 fbaa 	bl	800d834 <_Bfree>
 800d0e0:	e7d0      	b.n	800d084 <_dtoa_r+0x57c>
 800d0e2:	f8cd 8010 	str.w	r8, [sp, #16]
 800d0e6:	4633      	mov	r3, r6
 800d0e8:	461e      	mov	r6, r3
 800d0ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d0ee:	2a39      	cmp	r2, #57	@ 0x39
 800d0f0:	d106      	bne.n	800d100 <_dtoa_r+0x5f8>
 800d0f2:	429f      	cmp	r7, r3
 800d0f4:	d1f8      	bne.n	800d0e8 <_dtoa_r+0x5e0>
 800d0f6:	9a04      	ldr	r2, [sp, #16]
 800d0f8:	3201      	adds	r2, #1
 800d0fa:	9204      	str	r2, [sp, #16]
 800d0fc:	2230      	movs	r2, #48	@ 0x30
 800d0fe:	703a      	strb	r2, [r7, #0]
 800d100:	781a      	ldrb	r2, [r3, #0]
 800d102:	3201      	adds	r2, #1
 800d104:	701a      	strb	r2, [r3, #0]
 800d106:	e7bd      	b.n	800d084 <_dtoa_r+0x57c>
 800d108:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d10c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d114:	f47f aeef 	bne.w	800cef6 <_dtoa_r+0x3ee>
 800d118:	e710      	b.n	800cf3c <_dtoa_r+0x434>
 800d11a:	bf00      	nop
 800d11c:	08010bd8 	.word	0x08010bd8
 800d120:	08010bb0 	.word	0x08010bb0
 800d124:	9908      	ldr	r1, [sp, #32]
 800d126:	2900      	cmp	r1, #0
 800d128:	f000 80e3 	beq.w	800d2f2 <_dtoa_r+0x7ea>
 800d12c:	9907      	ldr	r1, [sp, #28]
 800d12e:	2901      	cmp	r1, #1
 800d130:	f300 80c8 	bgt.w	800d2c4 <_dtoa_r+0x7bc>
 800d134:	2d00      	cmp	r5, #0
 800d136:	f000 80c1 	beq.w	800d2bc <_dtoa_r+0x7b4>
 800d13a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d13e:	9e05      	ldr	r6, [sp, #20]
 800d140:	461c      	mov	r4, r3
 800d142:	9304      	str	r3, [sp, #16]
 800d144:	9b05      	ldr	r3, [sp, #20]
 800d146:	4413      	add	r3, r2
 800d148:	9305      	str	r3, [sp, #20]
 800d14a:	9b06      	ldr	r3, [sp, #24]
 800d14c:	2101      	movs	r1, #1
 800d14e:	4413      	add	r3, r2
 800d150:	4648      	mov	r0, r9
 800d152:	9306      	str	r3, [sp, #24]
 800d154:	f000 fc6c 	bl	800da30 <__i2b>
 800d158:	9b04      	ldr	r3, [sp, #16]
 800d15a:	4605      	mov	r5, r0
 800d15c:	b166      	cbz	r6, 800d178 <_dtoa_r+0x670>
 800d15e:	9a06      	ldr	r2, [sp, #24]
 800d160:	2a00      	cmp	r2, #0
 800d162:	dd09      	ble.n	800d178 <_dtoa_r+0x670>
 800d164:	42b2      	cmp	r2, r6
 800d166:	9905      	ldr	r1, [sp, #20]
 800d168:	bfa8      	it	ge
 800d16a:	4632      	movge	r2, r6
 800d16c:	1a89      	subs	r1, r1, r2
 800d16e:	9105      	str	r1, [sp, #20]
 800d170:	9906      	ldr	r1, [sp, #24]
 800d172:	1ab6      	subs	r6, r6, r2
 800d174:	1a8a      	subs	r2, r1, r2
 800d176:	9206      	str	r2, [sp, #24]
 800d178:	b1fb      	cbz	r3, 800d1ba <_dtoa_r+0x6b2>
 800d17a:	9a08      	ldr	r2, [sp, #32]
 800d17c:	2a00      	cmp	r2, #0
 800d17e:	f000 80bc 	beq.w	800d2fa <_dtoa_r+0x7f2>
 800d182:	b19c      	cbz	r4, 800d1ac <_dtoa_r+0x6a4>
 800d184:	4629      	mov	r1, r5
 800d186:	4622      	mov	r2, r4
 800d188:	4648      	mov	r0, r9
 800d18a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d18c:	f000 fd10 	bl	800dbb0 <__pow5mult>
 800d190:	9a01      	ldr	r2, [sp, #4]
 800d192:	4601      	mov	r1, r0
 800d194:	4605      	mov	r5, r0
 800d196:	4648      	mov	r0, r9
 800d198:	f000 fc60 	bl	800da5c <__multiply>
 800d19c:	9901      	ldr	r1, [sp, #4]
 800d19e:	9004      	str	r0, [sp, #16]
 800d1a0:	4648      	mov	r0, r9
 800d1a2:	f000 fb47 	bl	800d834 <_Bfree>
 800d1a6:	9a04      	ldr	r2, [sp, #16]
 800d1a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d1aa:	9201      	str	r2, [sp, #4]
 800d1ac:	1b1a      	subs	r2, r3, r4
 800d1ae:	d004      	beq.n	800d1ba <_dtoa_r+0x6b2>
 800d1b0:	9901      	ldr	r1, [sp, #4]
 800d1b2:	4648      	mov	r0, r9
 800d1b4:	f000 fcfc 	bl	800dbb0 <__pow5mult>
 800d1b8:	9001      	str	r0, [sp, #4]
 800d1ba:	2101      	movs	r1, #1
 800d1bc:	4648      	mov	r0, r9
 800d1be:	f000 fc37 	bl	800da30 <__i2b>
 800d1c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1c4:	4604      	mov	r4, r0
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	f000 81d0 	beq.w	800d56c <_dtoa_r+0xa64>
 800d1cc:	461a      	mov	r2, r3
 800d1ce:	4601      	mov	r1, r0
 800d1d0:	4648      	mov	r0, r9
 800d1d2:	f000 fced 	bl	800dbb0 <__pow5mult>
 800d1d6:	9b07      	ldr	r3, [sp, #28]
 800d1d8:	2b01      	cmp	r3, #1
 800d1da:	4604      	mov	r4, r0
 800d1dc:	f300 8095 	bgt.w	800d30a <_dtoa_r+0x802>
 800d1e0:	9b02      	ldr	r3, [sp, #8]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	f040 808b 	bne.w	800d2fe <_dtoa_r+0x7f6>
 800d1e8:	9b03      	ldr	r3, [sp, #12]
 800d1ea:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800d1ee:	2a00      	cmp	r2, #0
 800d1f0:	f040 8087 	bne.w	800d302 <_dtoa_r+0x7fa>
 800d1f4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800d1f8:	0d12      	lsrs	r2, r2, #20
 800d1fa:	0512      	lsls	r2, r2, #20
 800d1fc:	2a00      	cmp	r2, #0
 800d1fe:	f000 8082 	beq.w	800d306 <_dtoa_r+0x7fe>
 800d202:	9b05      	ldr	r3, [sp, #20]
 800d204:	3301      	adds	r3, #1
 800d206:	9305      	str	r3, [sp, #20]
 800d208:	9b06      	ldr	r3, [sp, #24]
 800d20a:	3301      	adds	r3, #1
 800d20c:	9306      	str	r3, [sp, #24]
 800d20e:	2301      	movs	r3, #1
 800d210:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d212:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d214:	2b00      	cmp	r3, #0
 800d216:	f000 81af 	beq.w	800d578 <_dtoa_r+0xa70>
 800d21a:	6922      	ldr	r2, [r4, #16]
 800d21c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d220:	6910      	ldr	r0, [r2, #16]
 800d222:	f000 fbb9 	bl	800d998 <__hi0bits>
 800d226:	f1c0 0020 	rsb	r0, r0, #32
 800d22a:	9b06      	ldr	r3, [sp, #24]
 800d22c:	4418      	add	r0, r3
 800d22e:	f010 001f 	ands.w	r0, r0, #31
 800d232:	d076      	beq.n	800d322 <_dtoa_r+0x81a>
 800d234:	f1c0 0220 	rsb	r2, r0, #32
 800d238:	2a04      	cmp	r2, #4
 800d23a:	dd69      	ble.n	800d310 <_dtoa_r+0x808>
 800d23c:	9b05      	ldr	r3, [sp, #20]
 800d23e:	f1c0 001c 	rsb	r0, r0, #28
 800d242:	4403      	add	r3, r0
 800d244:	9305      	str	r3, [sp, #20]
 800d246:	9b06      	ldr	r3, [sp, #24]
 800d248:	4406      	add	r6, r0
 800d24a:	4403      	add	r3, r0
 800d24c:	9306      	str	r3, [sp, #24]
 800d24e:	9b05      	ldr	r3, [sp, #20]
 800d250:	2b00      	cmp	r3, #0
 800d252:	dd05      	ble.n	800d260 <_dtoa_r+0x758>
 800d254:	9901      	ldr	r1, [sp, #4]
 800d256:	461a      	mov	r2, r3
 800d258:	4648      	mov	r0, r9
 800d25a:	f000 fd03 	bl	800dc64 <__lshift>
 800d25e:	9001      	str	r0, [sp, #4]
 800d260:	9b06      	ldr	r3, [sp, #24]
 800d262:	2b00      	cmp	r3, #0
 800d264:	dd05      	ble.n	800d272 <_dtoa_r+0x76a>
 800d266:	4621      	mov	r1, r4
 800d268:	461a      	mov	r2, r3
 800d26a:	4648      	mov	r0, r9
 800d26c:	f000 fcfa 	bl	800dc64 <__lshift>
 800d270:	4604      	mov	r4, r0
 800d272:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d274:	2b00      	cmp	r3, #0
 800d276:	d056      	beq.n	800d326 <_dtoa_r+0x81e>
 800d278:	9801      	ldr	r0, [sp, #4]
 800d27a:	4621      	mov	r1, r4
 800d27c:	f000 fd5e 	bl	800dd3c <__mcmp>
 800d280:	2800      	cmp	r0, #0
 800d282:	da50      	bge.n	800d326 <_dtoa_r+0x81e>
 800d284:	f108 33ff 	add.w	r3, r8, #4294967295
 800d288:	9304      	str	r3, [sp, #16]
 800d28a:	9901      	ldr	r1, [sp, #4]
 800d28c:	2300      	movs	r3, #0
 800d28e:	220a      	movs	r2, #10
 800d290:	4648      	mov	r0, r9
 800d292:	f000 faf1 	bl	800d878 <__multadd>
 800d296:	9b08      	ldr	r3, [sp, #32]
 800d298:	9001      	str	r0, [sp, #4]
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	f000 816e 	beq.w	800d57c <_dtoa_r+0xa74>
 800d2a0:	4629      	mov	r1, r5
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	220a      	movs	r2, #10
 800d2a6:	4648      	mov	r0, r9
 800d2a8:	f000 fae6 	bl	800d878 <__multadd>
 800d2ac:	f1bb 0f00 	cmp.w	fp, #0
 800d2b0:	4605      	mov	r5, r0
 800d2b2:	dc64      	bgt.n	800d37e <_dtoa_r+0x876>
 800d2b4:	9b07      	ldr	r3, [sp, #28]
 800d2b6:	2b02      	cmp	r3, #2
 800d2b8:	dc3e      	bgt.n	800d338 <_dtoa_r+0x830>
 800d2ba:	e060      	b.n	800d37e <_dtoa_r+0x876>
 800d2bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d2be:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d2c2:	e73c      	b.n	800d13e <_dtoa_r+0x636>
 800d2c4:	f10a 34ff 	add.w	r4, sl, #4294967295
 800d2c8:	42a3      	cmp	r3, r4
 800d2ca:	bfbf      	itttt	lt
 800d2cc:	1ae2      	sublt	r2, r4, r3
 800d2ce:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800d2d0:	189b      	addlt	r3, r3, r2
 800d2d2:	930a      	strlt	r3, [sp, #40]	@ 0x28
 800d2d4:	bfae      	itee	ge
 800d2d6:	1b1c      	subge	r4, r3, r4
 800d2d8:	4623      	movlt	r3, r4
 800d2da:	2400      	movlt	r4, #0
 800d2dc:	f1ba 0f00 	cmp.w	sl, #0
 800d2e0:	bfb5      	itete	lt
 800d2e2:	9a05      	ldrlt	r2, [sp, #20]
 800d2e4:	9e05      	ldrge	r6, [sp, #20]
 800d2e6:	eba2 060a 	sublt.w	r6, r2, sl
 800d2ea:	4652      	movge	r2, sl
 800d2ec:	bfb8      	it	lt
 800d2ee:	2200      	movlt	r2, #0
 800d2f0:	e727      	b.n	800d142 <_dtoa_r+0x63a>
 800d2f2:	9e05      	ldr	r6, [sp, #20]
 800d2f4:	9d08      	ldr	r5, [sp, #32]
 800d2f6:	461c      	mov	r4, r3
 800d2f8:	e730      	b.n	800d15c <_dtoa_r+0x654>
 800d2fa:	461a      	mov	r2, r3
 800d2fc:	e758      	b.n	800d1b0 <_dtoa_r+0x6a8>
 800d2fe:	2300      	movs	r3, #0
 800d300:	e786      	b.n	800d210 <_dtoa_r+0x708>
 800d302:	9b02      	ldr	r3, [sp, #8]
 800d304:	e784      	b.n	800d210 <_dtoa_r+0x708>
 800d306:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d308:	e783      	b.n	800d212 <_dtoa_r+0x70a>
 800d30a:	2300      	movs	r3, #0
 800d30c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d30e:	e784      	b.n	800d21a <_dtoa_r+0x712>
 800d310:	d09d      	beq.n	800d24e <_dtoa_r+0x746>
 800d312:	9b05      	ldr	r3, [sp, #20]
 800d314:	321c      	adds	r2, #28
 800d316:	4413      	add	r3, r2
 800d318:	9305      	str	r3, [sp, #20]
 800d31a:	9b06      	ldr	r3, [sp, #24]
 800d31c:	4416      	add	r6, r2
 800d31e:	4413      	add	r3, r2
 800d320:	e794      	b.n	800d24c <_dtoa_r+0x744>
 800d322:	4602      	mov	r2, r0
 800d324:	e7f5      	b.n	800d312 <_dtoa_r+0x80a>
 800d326:	f1ba 0f00 	cmp.w	sl, #0
 800d32a:	f8cd 8010 	str.w	r8, [sp, #16]
 800d32e:	46d3      	mov	fp, sl
 800d330:	dc21      	bgt.n	800d376 <_dtoa_r+0x86e>
 800d332:	9b07      	ldr	r3, [sp, #28]
 800d334:	2b02      	cmp	r3, #2
 800d336:	dd1e      	ble.n	800d376 <_dtoa_r+0x86e>
 800d338:	f1bb 0f00 	cmp.w	fp, #0
 800d33c:	f47f aeb7 	bne.w	800d0ae <_dtoa_r+0x5a6>
 800d340:	4621      	mov	r1, r4
 800d342:	465b      	mov	r3, fp
 800d344:	2205      	movs	r2, #5
 800d346:	4648      	mov	r0, r9
 800d348:	f000 fa96 	bl	800d878 <__multadd>
 800d34c:	4601      	mov	r1, r0
 800d34e:	4604      	mov	r4, r0
 800d350:	9801      	ldr	r0, [sp, #4]
 800d352:	f000 fcf3 	bl	800dd3c <__mcmp>
 800d356:	2800      	cmp	r0, #0
 800d358:	f77f aea9 	ble.w	800d0ae <_dtoa_r+0x5a6>
 800d35c:	463e      	mov	r6, r7
 800d35e:	2331      	movs	r3, #49	@ 0x31
 800d360:	f806 3b01 	strb.w	r3, [r6], #1
 800d364:	9b04      	ldr	r3, [sp, #16]
 800d366:	3301      	adds	r3, #1
 800d368:	9304      	str	r3, [sp, #16]
 800d36a:	e6a4      	b.n	800d0b6 <_dtoa_r+0x5ae>
 800d36c:	f8cd 8010 	str.w	r8, [sp, #16]
 800d370:	4654      	mov	r4, sl
 800d372:	4625      	mov	r5, r4
 800d374:	e7f2      	b.n	800d35c <_dtoa_r+0x854>
 800d376:	9b08      	ldr	r3, [sp, #32]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	f000 8103 	beq.w	800d584 <_dtoa_r+0xa7c>
 800d37e:	2e00      	cmp	r6, #0
 800d380:	dd05      	ble.n	800d38e <_dtoa_r+0x886>
 800d382:	4629      	mov	r1, r5
 800d384:	4632      	mov	r2, r6
 800d386:	4648      	mov	r0, r9
 800d388:	f000 fc6c 	bl	800dc64 <__lshift>
 800d38c:	4605      	mov	r5, r0
 800d38e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d390:	2b00      	cmp	r3, #0
 800d392:	d058      	beq.n	800d446 <_dtoa_r+0x93e>
 800d394:	6869      	ldr	r1, [r5, #4]
 800d396:	4648      	mov	r0, r9
 800d398:	f000 fa0c 	bl	800d7b4 <_Balloc>
 800d39c:	4606      	mov	r6, r0
 800d39e:	b928      	cbnz	r0, 800d3ac <_dtoa_r+0x8a4>
 800d3a0:	4b82      	ldr	r3, [pc, #520]	@ (800d5ac <_dtoa_r+0xaa4>)
 800d3a2:	4602      	mov	r2, r0
 800d3a4:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d3a8:	f7ff bbc7 	b.w	800cb3a <_dtoa_r+0x32>
 800d3ac:	692a      	ldr	r2, [r5, #16]
 800d3ae:	3202      	adds	r2, #2
 800d3b0:	0092      	lsls	r2, r2, #2
 800d3b2:	f105 010c 	add.w	r1, r5, #12
 800d3b6:	300c      	adds	r0, #12
 800d3b8:	f001 ff1e 	bl	800f1f8 <memcpy>
 800d3bc:	2201      	movs	r2, #1
 800d3be:	4631      	mov	r1, r6
 800d3c0:	4648      	mov	r0, r9
 800d3c2:	f000 fc4f 	bl	800dc64 <__lshift>
 800d3c6:	1c7b      	adds	r3, r7, #1
 800d3c8:	9305      	str	r3, [sp, #20]
 800d3ca:	eb07 030b 	add.w	r3, r7, fp
 800d3ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3d0:	9b02      	ldr	r3, [sp, #8]
 800d3d2:	f003 0301 	and.w	r3, r3, #1
 800d3d6:	46a8      	mov	r8, r5
 800d3d8:	9308      	str	r3, [sp, #32]
 800d3da:	4605      	mov	r5, r0
 800d3dc:	9b05      	ldr	r3, [sp, #20]
 800d3de:	9801      	ldr	r0, [sp, #4]
 800d3e0:	4621      	mov	r1, r4
 800d3e2:	f103 3bff 	add.w	fp, r3, #4294967295
 800d3e6:	f7ff fb07 	bl	800c9f8 <quorem>
 800d3ea:	4641      	mov	r1, r8
 800d3ec:	9002      	str	r0, [sp, #8]
 800d3ee:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800d3f2:	9801      	ldr	r0, [sp, #4]
 800d3f4:	f000 fca2 	bl	800dd3c <__mcmp>
 800d3f8:	462a      	mov	r2, r5
 800d3fa:	9006      	str	r0, [sp, #24]
 800d3fc:	4621      	mov	r1, r4
 800d3fe:	4648      	mov	r0, r9
 800d400:	f000 fcb8 	bl	800dd74 <__mdiff>
 800d404:	68c2      	ldr	r2, [r0, #12]
 800d406:	4606      	mov	r6, r0
 800d408:	b9fa      	cbnz	r2, 800d44a <_dtoa_r+0x942>
 800d40a:	4601      	mov	r1, r0
 800d40c:	9801      	ldr	r0, [sp, #4]
 800d40e:	f000 fc95 	bl	800dd3c <__mcmp>
 800d412:	4602      	mov	r2, r0
 800d414:	4631      	mov	r1, r6
 800d416:	4648      	mov	r0, r9
 800d418:	920a      	str	r2, [sp, #40]	@ 0x28
 800d41a:	f000 fa0b 	bl	800d834 <_Bfree>
 800d41e:	9b07      	ldr	r3, [sp, #28]
 800d420:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d422:	9e05      	ldr	r6, [sp, #20]
 800d424:	ea43 0102 	orr.w	r1, r3, r2
 800d428:	9b08      	ldr	r3, [sp, #32]
 800d42a:	4319      	orrs	r1, r3
 800d42c:	d10f      	bne.n	800d44e <_dtoa_r+0x946>
 800d42e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800d432:	d028      	beq.n	800d486 <_dtoa_r+0x97e>
 800d434:	9b06      	ldr	r3, [sp, #24]
 800d436:	2b00      	cmp	r3, #0
 800d438:	dd02      	ble.n	800d440 <_dtoa_r+0x938>
 800d43a:	9b02      	ldr	r3, [sp, #8]
 800d43c:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800d440:	f88b a000 	strb.w	sl, [fp]
 800d444:	e639      	b.n	800d0ba <_dtoa_r+0x5b2>
 800d446:	4628      	mov	r0, r5
 800d448:	e7bd      	b.n	800d3c6 <_dtoa_r+0x8be>
 800d44a:	2201      	movs	r2, #1
 800d44c:	e7e2      	b.n	800d414 <_dtoa_r+0x90c>
 800d44e:	9b06      	ldr	r3, [sp, #24]
 800d450:	2b00      	cmp	r3, #0
 800d452:	db04      	blt.n	800d45e <_dtoa_r+0x956>
 800d454:	9907      	ldr	r1, [sp, #28]
 800d456:	430b      	orrs	r3, r1
 800d458:	9908      	ldr	r1, [sp, #32]
 800d45a:	430b      	orrs	r3, r1
 800d45c:	d120      	bne.n	800d4a0 <_dtoa_r+0x998>
 800d45e:	2a00      	cmp	r2, #0
 800d460:	ddee      	ble.n	800d440 <_dtoa_r+0x938>
 800d462:	9901      	ldr	r1, [sp, #4]
 800d464:	2201      	movs	r2, #1
 800d466:	4648      	mov	r0, r9
 800d468:	f000 fbfc 	bl	800dc64 <__lshift>
 800d46c:	4621      	mov	r1, r4
 800d46e:	9001      	str	r0, [sp, #4]
 800d470:	f000 fc64 	bl	800dd3c <__mcmp>
 800d474:	2800      	cmp	r0, #0
 800d476:	dc03      	bgt.n	800d480 <_dtoa_r+0x978>
 800d478:	d1e2      	bne.n	800d440 <_dtoa_r+0x938>
 800d47a:	f01a 0f01 	tst.w	sl, #1
 800d47e:	d0df      	beq.n	800d440 <_dtoa_r+0x938>
 800d480:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800d484:	d1d9      	bne.n	800d43a <_dtoa_r+0x932>
 800d486:	2339      	movs	r3, #57	@ 0x39
 800d488:	f88b 3000 	strb.w	r3, [fp]
 800d48c:	4633      	mov	r3, r6
 800d48e:	461e      	mov	r6, r3
 800d490:	3b01      	subs	r3, #1
 800d492:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d496:	2a39      	cmp	r2, #57	@ 0x39
 800d498:	d053      	beq.n	800d542 <_dtoa_r+0xa3a>
 800d49a:	3201      	adds	r2, #1
 800d49c:	701a      	strb	r2, [r3, #0]
 800d49e:	e60c      	b.n	800d0ba <_dtoa_r+0x5b2>
 800d4a0:	2a00      	cmp	r2, #0
 800d4a2:	dd07      	ble.n	800d4b4 <_dtoa_r+0x9ac>
 800d4a4:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800d4a8:	d0ed      	beq.n	800d486 <_dtoa_r+0x97e>
 800d4aa:	f10a 0301 	add.w	r3, sl, #1
 800d4ae:	f88b 3000 	strb.w	r3, [fp]
 800d4b2:	e602      	b.n	800d0ba <_dtoa_r+0x5b2>
 800d4b4:	9b05      	ldr	r3, [sp, #20]
 800d4b6:	9a05      	ldr	r2, [sp, #20]
 800d4b8:	f803 ac01 	strb.w	sl, [r3, #-1]
 800d4bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4be:	4293      	cmp	r3, r2
 800d4c0:	d029      	beq.n	800d516 <_dtoa_r+0xa0e>
 800d4c2:	9901      	ldr	r1, [sp, #4]
 800d4c4:	2300      	movs	r3, #0
 800d4c6:	220a      	movs	r2, #10
 800d4c8:	4648      	mov	r0, r9
 800d4ca:	f000 f9d5 	bl	800d878 <__multadd>
 800d4ce:	45a8      	cmp	r8, r5
 800d4d0:	9001      	str	r0, [sp, #4]
 800d4d2:	f04f 0300 	mov.w	r3, #0
 800d4d6:	f04f 020a 	mov.w	r2, #10
 800d4da:	4641      	mov	r1, r8
 800d4dc:	4648      	mov	r0, r9
 800d4de:	d107      	bne.n	800d4f0 <_dtoa_r+0x9e8>
 800d4e0:	f000 f9ca 	bl	800d878 <__multadd>
 800d4e4:	4680      	mov	r8, r0
 800d4e6:	4605      	mov	r5, r0
 800d4e8:	9b05      	ldr	r3, [sp, #20]
 800d4ea:	3301      	adds	r3, #1
 800d4ec:	9305      	str	r3, [sp, #20]
 800d4ee:	e775      	b.n	800d3dc <_dtoa_r+0x8d4>
 800d4f0:	f000 f9c2 	bl	800d878 <__multadd>
 800d4f4:	4629      	mov	r1, r5
 800d4f6:	4680      	mov	r8, r0
 800d4f8:	2300      	movs	r3, #0
 800d4fa:	220a      	movs	r2, #10
 800d4fc:	4648      	mov	r0, r9
 800d4fe:	f000 f9bb 	bl	800d878 <__multadd>
 800d502:	4605      	mov	r5, r0
 800d504:	e7f0      	b.n	800d4e8 <_dtoa_r+0x9e0>
 800d506:	f1bb 0f00 	cmp.w	fp, #0
 800d50a:	bfcc      	ite	gt
 800d50c:	465e      	movgt	r6, fp
 800d50e:	2601      	movle	r6, #1
 800d510:	443e      	add	r6, r7
 800d512:	f04f 0800 	mov.w	r8, #0
 800d516:	9901      	ldr	r1, [sp, #4]
 800d518:	2201      	movs	r2, #1
 800d51a:	4648      	mov	r0, r9
 800d51c:	f000 fba2 	bl	800dc64 <__lshift>
 800d520:	4621      	mov	r1, r4
 800d522:	9001      	str	r0, [sp, #4]
 800d524:	f000 fc0a 	bl	800dd3c <__mcmp>
 800d528:	2800      	cmp	r0, #0
 800d52a:	dcaf      	bgt.n	800d48c <_dtoa_r+0x984>
 800d52c:	d102      	bne.n	800d534 <_dtoa_r+0xa2c>
 800d52e:	f01a 0f01 	tst.w	sl, #1
 800d532:	d1ab      	bne.n	800d48c <_dtoa_r+0x984>
 800d534:	4633      	mov	r3, r6
 800d536:	461e      	mov	r6, r3
 800d538:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d53c:	2a30      	cmp	r2, #48	@ 0x30
 800d53e:	d0fa      	beq.n	800d536 <_dtoa_r+0xa2e>
 800d540:	e5bb      	b.n	800d0ba <_dtoa_r+0x5b2>
 800d542:	429f      	cmp	r7, r3
 800d544:	d1a3      	bne.n	800d48e <_dtoa_r+0x986>
 800d546:	9b04      	ldr	r3, [sp, #16]
 800d548:	3301      	adds	r3, #1
 800d54a:	9304      	str	r3, [sp, #16]
 800d54c:	2331      	movs	r3, #49	@ 0x31
 800d54e:	703b      	strb	r3, [r7, #0]
 800d550:	e5b3      	b.n	800d0ba <_dtoa_r+0x5b2>
 800d552:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d554:	4f16      	ldr	r7, [pc, #88]	@ (800d5b0 <_dtoa_r+0xaa8>)
 800d556:	b11b      	cbz	r3, 800d560 <_dtoa_r+0xa58>
 800d558:	f107 0308 	add.w	r3, r7, #8
 800d55c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800d55e:	6013      	str	r3, [r2, #0]
 800d560:	4638      	mov	r0, r7
 800d562:	b011      	add	sp, #68	@ 0x44
 800d564:	ecbd 8b02 	vpop	{d8}
 800d568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d56c:	9b07      	ldr	r3, [sp, #28]
 800d56e:	2b01      	cmp	r3, #1
 800d570:	f77f ae36 	ble.w	800d1e0 <_dtoa_r+0x6d8>
 800d574:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d576:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d578:	2001      	movs	r0, #1
 800d57a:	e656      	b.n	800d22a <_dtoa_r+0x722>
 800d57c:	f1bb 0f00 	cmp.w	fp, #0
 800d580:	f77f aed7 	ble.w	800d332 <_dtoa_r+0x82a>
 800d584:	463e      	mov	r6, r7
 800d586:	9801      	ldr	r0, [sp, #4]
 800d588:	4621      	mov	r1, r4
 800d58a:	f7ff fa35 	bl	800c9f8 <quorem>
 800d58e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800d592:	f806 ab01 	strb.w	sl, [r6], #1
 800d596:	1bf2      	subs	r2, r6, r7
 800d598:	4593      	cmp	fp, r2
 800d59a:	ddb4      	ble.n	800d506 <_dtoa_r+0x9fe>
 800d59c:	9901      	ldr	r1, [sp, #4]
 800d59e:	2300      	movs	r3, #0
 800d5a0:	220a      	movs	r2, #10
 800d5a2:	4648      	mov	r0, r9
 800d5a4:	f000 f968 	bl	800d878 <__multadd>
 800d5a8:	9001      	str	r0, [sp, #4]
 800d5aa:	e7ec      	b.n	800d586 <_dtoa_r+0xa7e>
 800d5ac:	08010b35 	.word	0x08010b35
 800d5b0:	08010ab9 	.word	0x08010ab9

0800d5b4 <_free_r>:
 800d5b4:	b538      	push	{r3, r4, r5, lr}
 800d5b6:	4605      	mov	r5, r0
 800d5b8:	2900      	cmp	r1, #0
 800d5ba:	d041      	beq.n	800d640 <_free_r+0x8c>
 800d5bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d5c0:	1f0c      	subs	r4, r1, #4
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	bfb8      	it	lt
 800d5c6:	18e4      	addlt	r4, r4, r3
 800d5c8:	f000 f8e8 	bl	800d79c <__malloc_lock>
 800d5cc:	4a1d      	ldr	r2, [pc, #116]	@ (800d644 <_free_r+0x90>)
 800d5ce:	6813      	ldr	r3, [r2, #0]
 800d5d0:	b933      	cbnz	r3, 800d5e0 <_free_r+0x2c>
 800d5d2:	6063      	str	r3, [r4, #4]
 800d5d4:	6014      	str	r4, [r2, #0]
 800d5d6:	4628      	mov	r0, r5
 800d5d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d5dc:	f000 b8e4 	b.w	800d7a8 <__malloc_unlock>
 800d5e0:	42a3      	cmp	r3, r4
 800d5e2:	d908      	bls.n	800d5f6 <_free_r+0x42>
 800d5e4:	6820      	ldr	r0, [r4, #0]
 800d5e6:	1821      	adds	r1, r4, r0
 800d5e8:	428b      	cmp	r3, r1
 800d5ea:	bf01      	itttt	eq
 800d5ec:	6819      	ldreq	r1, [r3, #0]
 800d5ee:	685b      	ldreq	r3, [r3, #4]
 800d5f0:	1809      	addeq	r1, r1, r0
 800d5f2:	6021      	streq	r1, [r4, #0]
 800d5f4:	e7ed      	b.n	800d5d2 <_free_r+0x1e>
 800d5f6:	461a      	mov	r2, r3
 800d5f8:	685b      	ldr	r3, [r3, #4]
 800d5fa:	b10b      	cbz	r3, 800d600 <_free_r+0x4c>
 800d5fc:	42a3      	cmp	r3, r4
 800d5fe:	d9fa      	bls.n	800d5f6 <_free_r+0x42>
 800d600:	6811      	ldr	r1, [r2, #0]
 800d602:	1850      	adds	r0, r2, r1
 800d604:	42a0      	cmp	r0, r4
 800d606:	d10b      	bne.n	800d620 <_free_r+0x6c>
 800d608:	6820      	ldr	r0, [r4, #0]
 800d60a:	4401      	add	r1, r0
 800d60c:	1850      	adds	r0, r2, r1
 800d60e:	4283      	cmp	r3, r0
 800d610:	6011      	str	r1, [r2, #0]
 800d612:	d1e0      	bne.n	800d5d6 <_free_r+0x22>
 800d614:	6818      	ldr	r0, [r3, #0]
 800d616:	685b      	ldr	r3, [r3, #4]
 800d618:	6053      	str	r3, [r2, #4]
 800d61a:	4408      	add	r0, r1
 800d61c:	6010      	str	r0, [r2, #0]
 800d61e:	e7da      	b.n	800d5d6 <_free_r+0x22>
 800d620:	d902      	bls.n	800d628 <_free_r+0x74>
 800d622:	230c      	movs	r3, #12
 800d624:	602b      	str	r3, [r5, #0]
 800d626:	e7d6      	b.n	800d5d6 <_free_r+0x22>
 800d628:	6820      	ldr	r0, [r4, #0]
 800d62a:	1821      	adds	r1, r4, r0
 800d62c:	428b      	cmp	r3, r1
 800d62e:	bf04      	itt	eq
 800d630:	6819      	ldreq	r1, [r3, #0]
 800d632:	685b      	ldreq	r3, [r3, #4]
 800d634:	6063      	str	r3, [r4, #4]
 800d636:	bf04      	itt	eq
 800d638:	1809      	addeq	r1, r1, r0
 800d63a:	6021      	streq	r1, [r4, #0]
 800d63c:	6054      	str	r4, [r2, #4]
 800d63e:	e7ca      	b.n	800d5d6 <_free_r+0x22>
 800d640:	bd38      	pop	{r3, r4, r5, pc}
 800d642:	bf00      	nop
 800d644:	2400074c 	.word	0x2400074c

0800d648 <malloc>:
 800d648:	4b02      	ldr	r3, [pc, #8]	@ (800d654 <malloc+0xc>)
 800d64a:	4601      	mov	r1, r0
 800d64c:	6818      	ldr	r0, [r3, #0]
 800d64e:	f000 b825 	b.w	800d69c <_malloc_r>
 800d652:	bf00      	nop
 800d654:	24000020 	.word	0x24000020

0800d658 <sbrk_aligned>:
 800d658:	b570      	push	{r4, r5, r6, lr}
 800d65a:	4e0f      	ldr	r6, [pc, #60]	@ (800d698 <sbrk_aligned+0x40>)
 800d65c:	460c      	mov	r4, r1
 800d65e:	6831      	ldr	r1, [r6, #0]
 800d660:	4605      	mov	r5, r0
 800d662:	b911      	cbnz	r1, 800d66a <sbrk_aligned+0x12>
 800d664:	f001 fdb8 	bl	800f1d8 <_sbrk_r>
 800d668:	6030      	str	r0, [r6, #0]
 800d66a:	4621      	mov	r1, r4
 800d66c:	4628      	mov	r0, r5
 800d66e:	f001 fdb3 	bl	800f1d8 <_sbrk_r>
 800d672:	1c43      	adds	r3, r0, #1
 800d674:	d103      	bne.n	800d67e <sbrk_aligned+0x26>
 800d676:	f04f 34ff 	mov.w	r4, #4294967295
 800d67a:	4620      	mov	r0, r4
 800d67c:	bd70      	pop	{r4, r5, r6, pc}
 800d67e:	1cc4      	adds	r4, r0, #3
 800d680:	f024 0403 	bic.w	r4, r4, #3
 800d684:	42a0      	cmp	r0, r4
 800d686:	d0f8      	beq.n	800d67a <sbrk_aligned+0x22>
 800d688:	1a21      	subs	r1, r4, r0
 800d68a:	4628      	mov	r0, r5
 800d68c:	f001 fda4 	bl	800f1d8 <_sbrk_r>
 800d690:	3001      	adds	r0, #1
 800d692:	d1f2      	bne.n	800d67a <sbrk_aligned+0x22>
 800d694:	e7ef      	b.n	800d676 <sbrk_aligned+0x1e>
 800d696:	bf00      	nop
 800d698:	24000748 	.word	0x24000748

0800d69c <_malloc_r>:
 800d69c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6a0:	1ccd      	adds	r5, r1, #3
 800d6a2:	f025 0503 	bic.w	r5, r5, #3
 800d6a6:	3508      	adds	r5, #8
 800d6a8:	2d0c      	cmp	r5, #12
 800d6aa:	bf38      	it	cc
 800d6ac:	250c      	movcc	r5, #12
 800d6ae:	2d00      	cmp	r5, #0
 800d6b0:	4606      	mov	r6, r0
 800d6b2:	db01      	blt.n	800d6b8 <_malloc_r+0x1c>
 800d6b4:	42a9      	cmp	r1, r5
 800d6b6:	d904      	bls.n	800d6c2 <_malloc_r+0x26>
 800d6b8:	230c      	movs	r3, #12
 800d6ba:	6033      	str	r3, [r6, #0]
 800d6bc:	2000      	movs	r0, #0
 800d6be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d798 <_malloc_r+0xfc>
 800d6c6:	f000 f869 	bl	800d79c <__malloc_lock>
 800d6ca:	f8d8 3000 	ldr.w	r3, [r8]
 800d6ce:	461c      	mov	r4, r3
 800d6d0:	bb44      	cbnz	r4, 800d724 <_malloc_r+0x88>
 800d6d2:	4629      	mov	r1, r5
 800d6d4:	4630      	mov	r0, r6
 800d6d6:	f7ff ffbf 	bl	800d658 <sbrk_aligned>
 800d6da:	1c43      	adds	r3, r0, #1
 800d6dc:	4604      	mov	r4, r0
 800d6de:	d158      	bne.n	800d792 <_malloc_r+0xf6>
 800d6e0:	f8d8 4000 	ldr.w	r4, [r8]
 800d6e4:	4627      	mov	r7, r4
 800d6e6:	2f00      	cmp	r7, #0
 800d6e8:	d143      	bne.n	800d772 <_malloc_r+0xd6>
 800d6ea:	2c00      	cmp	r4, #0
 800d6ec:	d04b      	beq.n	800d786 <_malloc_r+0xea>
 800d6ee:	6823      	ldr	r3, [r4, #0]
 800d6f0:	4639      	mov	r1, r7
 800d6f2:	4630      	mov	r0, r6
 800d6f4:	eb04 0903 	add.w	r9, r4, r3
 800d6f8:	f001 fd6e 	bl	800f1d8 <_sbrk_r>
 800d6fc:	4581      	cmp	r9, r0
 800d6fe:	d142      	bne.n	800d786 <_malloc_r+0xea>
 800d700:	6821      	ldr	r1, [r4, #0]
 800d702:	1a6d      	subs	r5, r5, r1
 800d704:	4629      	mov	r1, r5
 800d706:	4630      	mov	r0, r6
 800d708:	f7ff ffa6 	bl	800d658 <sbrk_aligned>
 800d70c:	3001      	adds	r0, #1
 800d70e:	d03a      	beq.n	800d786 <_malloc_r+0xea>
 800d710:	6823      	ldr	r3, [r4, #0]
 800d712:	442b      	add	r3, r5
 800d714:	6023      	str	r3, [r4, #0]
 800d716:	f8d8 3000 	ldr.w	r3, [r8]
 800d71a:	685a      	ldr	r2, [r3, #4]
 800d71c:	bb62      	cbnz	r2, 800d778 <_malloc_r+0xdc>
 800d71e:	f8c8 7000 	str.w	r7, [r8]
 800d722:	e00f      	b.n	800d744 <_malloc_r+0xa8>
 800d724:	6822      	ldr	r2, [r4, #0]
 800d726:	1b52      	subs	r2, r2, r5
 800d728:	d420      	bmi.n	800d76c <_malloc_r+0xd0>
 800d72a:	2a0b      	cmp	r2, #11
 800d72c:	d917      	bls.n	800d75e <_malloc_r+0xc2>
 800d72e:	1961      	adds	r1, r4, r5
 800d730:	42a3      	cmp	r3, r4
 800d732:	6025      	str	r5, [r4, #0]
 800d734:	bf18      	it	ne
 800d736:	6059      	strne	r1, [r3, #4]
 800d738:	6863      	ldr	r3, [r4, #4]
 800d73a:	bf08      	it	eq
 800d73c:	f8c8 1000 	streq.w	r1, [r8]
 800d740:	5162      	str	r2, [r4, r5]
 800d742:	604b      	str	r3, [r1, #4]
 800d744:	4630      	mov	r0, r6
 800d746:	f000 f82f 	bl	800d7a8 <__malloc_unlock>
 800d74a:	f104 000b 	add.w	r0, r4, #11
 800d74e:	1d23      	adds	r3, r4, #4
 800d750:	f020 0007 	bic.w	r0, r0, #7
 800d754:	1ac2      	subs	r2, r0, r3
 800d756:	bf1c      	itt	ne
 800d758:	1a1b      	subne	r3, r3, r0
 800d75a:	50a3      	strne	r3, [r4, r2]
 800d75c:	e7af      	b.n	800d6be <_malloc_r+0x22>
 800d75e:	6862      	ldr	r2, [r4, #4]
 800d760:	42a3      	cmp	r3, r4
 800d762:	bf0c      	ite	eq
 800d764:	f8c8 2000 	streq.w	r2, [r8]
 800d768:	605a      	strne	r2, [r3, #4]
 800d76a:	e7eb      	b.n	800d744 <_malloc_r+0xa8>
 800d76c:	4623      	mov	r3, r4
 800d76e:	6864      	ldr	r4, [r4, #4]
 800d770:	e7ae      	b.n	800d6d0 <_malloc_r+0x34>
 800d772:	463c      	mov	r4, r7
 800d774:	687f      	ldr	r7, [r7, #4]
 800d776:	e7b6      	b.n	800d6e6 <_malloc_r+0x4a>
 800d778:	461a      	mov	r2, r3
 800d77a:	685b      	ldr	r3, [r3, #4]
 800d77c:	42a3      	cmp	r3, r4
 800d77e:	d1fb      	bne.n	800d778 <_malloc_r+0xdc>
 800d780:	2300      	movs	r3, #0
 800d782:	6053      	str	r3, [r2, #4]
 800d784:	e7de      	b.n	800d744 <_malloc_r+0xa8>
 800d786:	230c      	movs	r3, #12
 800d788:	6033      	str	r3, [r6, #0]
 800d78a:	4630      	mov	r0, r6
 800d78c:	f000 f80c 	bl	800d7a8 <__malloc_unlock>
 800d790:	e794      	b.n	800d6bc <_malloc_r+0x20>
 800d792:	6005      	str	r5, [r0, #0]
 800d794:	e7d6      	b.n	800d744 <_malloc_r+0xa8>
 800d796:	bf00      	nop
 800d798:	2400074c 	.word	0x2400074c

0800d79c <__malloc_lock>:
 800d79c:	4801      	ldr	r0, [pc, #4]	@ (800d7a4 <__malloc_lock+0x8>)
 800d79e:	f7ff b922 	b.w	800c9e6 <__retarget_lock_acquire_recursive>
 800d7a2:	bf00      	nop
 800d7a4:	24000744 	.word	0x24000744

0800d7a8 <__malloc_unlock>:
 800d7a8:	4801      	ldr	r0, [pc, #4]	@ (800d7b0 <__malloc_unlock+0x8>)
 800d7aa:	f7ff b91d 	b.w	800c9e8 <__retarget_lock_release_recursive>
 800d7ae:	bf00      	nop
 800d7b0:	24000744 	.word	0x24000744

0800d7b4 <_Balloc>:
 800d7b4:	b570      	push	{r4, r5, r6, lr}
 800d7b6:	69c6      	ldr	r6, [r0, #28]
 800d7b8:	4604      	mov	r4, r0
 800d7ba:	460d      	mov	r5, r1
 800d7bc:	b976      	cbnz	r6, 800d7dc <_Balloc+0x28>
 800d7be:	2010      	movs	r0, #16
 800d7c0:	f7ff ff42 	bl	800d648 <malloc>
 800d7c4:	4602      	mov	r2, r0
 800d7c6:	61e0      	str	r0, [r4, #28]
 800d7c8:	b920      	cbnz	r0, 800d7d4 <_Balloc+0x20>
 800d7ca:	4b18      	ldr	r3, [pc, #96]	@ (800d82c <_Balloc+0x78>)
 800d7cc:	4818      	ldr	r0, [pc, #96]	@ (800d830 <_Balloc+0x7c>)
 800d7ce:	216b      	movs	r1, #107	@ 0x6b
 800d7d0:	f001 fd2a 	bl	800f228 <__assert_func>
 800d7d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d7d8:	6006      	str	r6, [r0, #0]
 800d7da:	60c6      	str	r6, [r0, #12]
 800d7dc:	69e6      	ldr	r6, [r4, #28]
 800d7de:	68f3      	ldr	r3, [r6, #12]
 800d7e0:	b183      	cbz	r3, 800d804 <_Balloc+0x50>
 800d7e2:	69e3      	ldr	r3, [r4, #28]
 800d7e4:	68db      	ldr	r3, [r3, #12]
 800d7e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d7ea:	b9b8      	cbnz	r0, 800d81c <_Balloc+0x68>
 800d7ec:	2101      	movs	r1, #1
 800d7ee:	fa01 f605 	lsl.w	r6, r1, r5
 800d7f2:	1d72      	adds	r2, r6, #5
 800d7f4:	0092      	lsls	r2, r2, #2
 800d7f6:	4620      	mov	r0, r4
 800d7f8:	f001 fd34 	bl	800f264 <_calloc_r>
 800d7fc:	b160      	cbz	r0, 800d818 <_Balloc+0x64>
 800d7fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d802:	e00e      	b.n	800d822 <_Balloc+0x6e>
 800d804:	2221      	movs	r2, #33	@ 0x21
 800d806:	2104      	movs	r1, #4
 800d808:	4620      	mov	r0, r4
 800d80a:	f001 fd2b 	bl	800f264 <_calloc_r>
 800d80e:	69e3      	ldr	r3, [r4, #28]
 800d810:	60f0      	str	r0, [r6, #12]
 800d812:	68db      	ldr	r3, [r3, #12]
 800d814:	2b00      	cmp	r3, #0
 800d816:	d1e4      	bne.n	800d7e2 <_Balloc+0x2e>
 800d818:	2000      	movs	r0, #0
 800d81a:	bd70      	pop	{r4, r5, r6, pc}
 800d81c:	6802      	ldr	r2, [r0, #0]
 800d81e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d822:	2300      	movs	r3, #0
 800d824:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d828:	e7f7      	b.n	800d81a <_Balloc+0x66>
 800d82a:	bf00      	nop
 800d82c:	08010ac6 	.word	0x08010ac6
 800d830:	08010b46 	.word	0x08010b46

0800d834 <_Bfree>:
 800d834:	b570      	push	{r4, r5, r6, lr}
 800d836:	69c6      	ldr	r6, [r0, #28]
 800d838:	4605      	mov	r5, r0
 800d83a:	460c      	mov	r4, r1
 800d83c:	b976      	cbnz	r6, 800d85c <_Bfree+0x28>
 800d83e:	2010      	movs	r0, #16
 800d840:	f7ff ff02 	bl	800d648 <malloc>
 800d844:	4602      	mov	r2, r0
 800d846:	61e8      	str	r0, [r5, #28]
 800d848:	b920      	cbnz	r0, 800d854 <_Bfree+0x20>
 800d84a:	4b09      	ldr	r3, [pc, #36]	@ (800d870 <_Bfree+0x3c>)
 800d84c:	4809      	ldr	r0, [pc, #36]	@ (800d874 <_Bfree+0x40>)
 800d84e:	218f      	movs	r1, #143	@ 0x8f
 800d850:	f001 fcea 	bl	800f228 <__assert_func>
 800d854:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d858:	6006      	str	r6, [r0, #0]
 800d85a:	60c6      	str	r6, [r0, #12]
 800d85c:	b13c      	cbz	r4, 800d86e <_Bfree+0x3a>
 800d85e:	69eb      	ldr	r3, [r5, #28]
 800d860:	6862      	ldr	r2, [r4, #4]
 800d862:	68db      	ldr	r3, [r3, #12]
 800d864:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d868:	6021      	str	r1, [r4, #0]
 800d86a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d86e:	bd70      	pop	{r4, r5, r6, pc}
 800d870:	08010ac6 	.word	0x08010ac6
 800d874:	08010b46 	.word	0x08010b46

0800d878 <__multadd>:
 800d878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d87c:	690d      	ldr	r5, [r1, #16]
 800d87e:	4607      	mov	r7, r0
 800d880:	460c      	mov	r4, r1
 800d882:	461e      	mov	r6, r3
 800d884:	f101 0c14 	add.w	ip, r1, #20
 800d888:	2000      	movs	r0, #0
 800d88a:	f8dc 3000 	ldr.w	r3, [ip]
 800d88e:	b299      	uxth	r1, r3
 800d890:	fb02 6101 	mla	r1, r2, r1, r6
 800d894:	0c1e      	lsrs	r6, r3, #16
 800d896:	0c0b      	lsrs	r3, r1, #16
 800d898:	fb02 3306 	mla	r3, r2, r6, r3
 800d89c:	b289      	uxth	r1, r1
 800d89e:	3001      	adds	r0, #1
 800d8a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d8a4:	4285      	cmp	r5, r0
 800d8a6:	f84c 1b04 	str.w	r1, [ip], #4
 800d8aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d8ae:	dcec      	bgt.n	800d88a <__multadd+0x12>
 800d8b0:	b30e      	cbz	r6, 800d8f6 <__multadd+0x7e>
 800d8b2:	68a3      	ldr	r3, [r4, #8]
 800d8b4:	42ab      	cmp	r3, r5
 800d8b6:	dc19      	bgt.n	800d8ec <__multadd+0x74>
 800d8b8:	6861      	ldr	r1, [r4, #4]
 800d8ba:	4638      	mov	r0, r7
 800d8bc:	3101      	adds	r1, #1
 800d8be:	f7ff ff79 	bl	800d7b4 <_Balloc>
 800d8c2:	4680      	mov	r8, r0
 800d8c4:	b928      	cbnz	r0, 800d8d2 <__multadd+0x5a>
 800d8c6:	4602      	mov	r2, r0
 800d8c8:	4b0c      	ldr	r3, [pc, #48]	@ (800d8fc <__multadd+0x84>)
 800d8ca:	480d      	ldr	r0, [pc, #52]	@ (800d900 <__multadd+0x88>)
 800d8cc:	21ba      	movs	r1, #186	@ 0xba
 800d8ce:	f001 fcab 	bl	800f228 <__assert_func>
 800d8d2:	6922      	ldr	r2, [r4, #16]
 800d8d4:	3202      	adds	r2, #2
 800d8d6:	f104 010c 	add.w	r1, r4, #12
 800d8da:	0092      	lsls	r2, r2, #2
 800d8dc:	300c      	adds	r0, #12
 800d8de:	f001 fc8b 	bl	800f1f8 <memcpy>
 800d8e2:	4621      	mov	r1, r4
 800d8e4:	4638      	mov	r0, r7
 800d8e6:	f7ff ffa5 	bl	800d834 <_Bfree>
 800d8ea:	4644      	mov	r4, r8
 800d8ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d8f0:	3501      	adds	r5, #1
 800d8f2:	615e      	str	r6, [r3, #20]
 800d8f4:	6125      	str	r5, [r4, #16]
 800d8f6:	4620      	mov	r0, r4
 800d8f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8fc:	08010b35 	.word	0x08010b35
 800d900:	08010b46 	.word	0x08010b46

0800d904 <__s2b>:
 800d904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d908:	460c      	mov	r4, r1
 800d90a:	4615      	mov	r5, r2
 800d90c:	461f      	mov	r7, r3
 800d90e:	2209      	movs	r2, #9
 800d910:	3308      	adds	r3, #8
 800d912:	4606      	mov	r6, r0
 800d914:	fb93 f3f2 	sdiv	r3, r3, r2
 800d918:	2100      	movs	r1, #0
 800d91a:	2201      	movs	r2, #1
 800d91c:	429a      	cmp	r2, r3
 800d91e:	db09      	blt.n	800d934 <__s2b+0x30>
 800d920:	4630      	mov	r0, r6
 800d922:	f7ff ff47 	bl	800d7b4 <_Balloc>
 800d926:	b940      	cbnz	r0, 800d93a <__s2b+0x36>
 800d928:	4602      	mov	r2, r0
 800d92a:	4b19      	ldr	r3, [pc, #100]	@ (800d990 <__s2b+0x8c>)
 800d92c:	4819      	ldr	r0, [pc, #100]	@ (800d994 <__s2b+0x90>)
 800d92e:	21d3      	movs	r1, #211	@ 0xd3
 800d930:	f001 fc7a 	bl	800f228 <__assert_func>
 800d934:	0052      	lsls	r2, r2, #1
 800d936:	3101      	adds	r1, #1
 800d938:	e7f0      	b.n	800d91c <__s2b+0x18>
 800d93a:	9b08      	ldr	r3, [sp, #32]
 800d93c:	6143      	str	r3, [r0, #20]
 800d93e:	2d09      	cmp	r5, #9
 800d940:	f04f 0301 	mov.w	r3, #1
 800d944:	6103      	str	r3, [r0, #16]
 800d946:	dd16      	ble.n	800d976 <__s2b+0x72>
 800d948:	f104 0909 	add.w	r9, r4, #9
 800d94c:	46c8      	mov	r8, r9
 800d94e:	442c      	add	r4, r5
 800d950:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d954:	4601      	mov	r1, r0
 800d956:	3b30      	subs	r3, #48	@ 0x30
 800d958:	220a      	movs	r2, #10
 800d95a:	4630      	mov	r0, r6
 800d95c:	f7ff ff8c 	bl	800d878 <__multadd>
 800d960:	45a0      	cmp	r8, r4
 800d962:	d1f5      	bne.n	800d950 <__s2b+0x4c>
 800d964:	f1a5 0408 	sub.w	r4, r5, #8
 800d968:	444c      	add	r4, r9
 800d96a:	1b2d      	subs	r5, r5, r4
 800d96c:	1963      	adds	r3, r4, r5
 800d96e:	42bb      	cmp	r3, r7
 800d970:	db04      	blt.n	800d97c <__s2b+0x78>
 800d972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d976:	340a      	adds	r4, #10
 800d978:	2509      	movs	r5, #9
 800d97a:	e7f6      	b.n	800d96a <__s2b+0x66>
 800d97c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d980:	4601      	mov	r1, r0
 800d982:	3b30      	subs	r3, #48	@ 0x30
 800d984:	220a      	movs	r2, #10
 800d986:	4630      	mov	r0, r6
 800d988:	f7ff ff76 	bl	800d878 <__multadd>
 800d98c:	e7ee      	b.n	800d96c <__s2b+0x68>
 800d98e:	bf00      	nop
 800d990:	08010b35 	.word	0x08010b35
 800d994:	08010b46 	.word	0x08010b46

0800d998 <__hi0bits>:
 800d998:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d99c:	4603      	mov	r3, r0
 800d99e:	bf36      	itet	cc
 800d9a0:	0403      	lslcc	r3, r0, #16
 800d9a2:	2000      	movcs	r0, #0
 800d9a4:	2010      	movcc	r0, #16
 800d9a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d9aa:	bf3c      	itt	cc
 800d9ac:	021b      	lslcc	r3, r3, #8
 800d9ae:	3008      	addcc	r0, #8
 800d9b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d9b4:	bf3c      	itt	cc
 800d9b6:	011b      	lslcc	r3, r3, #4
 800d9b8:	3004      	addcc	r0, #4
 800d9ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d9be:	bf3c      	itt	cc
 800d9c0:	009b      	lslcc	r3, r3, #2
 800d9c2:	3002      	addcc	r0, #2
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	db05      	blt.n	800d9d4 <__hi0bits+0x3c>
 800d9c8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d9cc:	f100 0001 	add.w	r0, r0, #1
 800d9d0:	bf08      	it	eq
 800d9d2:	2020      	moveq	r0, #32
 800d9d4:	4770      	bx	lr

0800d9d6 <__lo0bits>:
 800d9d6:	6803      	ldr	r3, [r0, #0]
 800d9d8:	4602      	mov	r2, r0
 800d9da:	f013 0007 	ands.w	r0, r3, #7
 800d9de:	d00b      	beq.n	800d9f8 <__lo0bits+0x22>
 800d9e0:	07d9      	lsls	r1, r3, #31
 800d9e2:	d421      	bmi.n	800da28 <__lo0bits+0x52>
 800d9e4:	0798      	lsls	r0, r3, #30
 800d9e6:	bf49      	itett	mi
 800d9e8:	085b      	lsrmi	r3, r3, #1
 800d9ea:	089b      	lsrpl	r3, r3, #2
 800d9ec:	2001      	movmi	r0, #1
 800d9ee:	6013      	strmi	r3, [r2, #0]
 800d9f0:	bf5c      	itt	pl
 800d9f2:	6013      	strpl	r3, [r2, #0]
 800d9f4:	2002      	movpl	r0, #2
 800d9f6:	4770      	bx	lr
 800d9f8:	b299      	uxth	r1, r3
 800d9fa:	b909      	cbnz	r1, 800da00 <__lo0bits+0x2a>
 800d9fc:	0c1b      	lsrs	r3, r3, #16
 800d9fe:	2010      	movs	r0, #16
 800da00:	b2d9      	uxtb	r1, r3
 800da02:	b909      	cbnz	r1, 800da08 <__lo0bits+0x32>
 800da04:	3008      	adds	r0, #8
 800da06:	0a1b      	lsrs	r3, r3, #8
 800da08:	0719      	lsls	r1, r3, #28
 800da0a:	bf04      	itt	eq
 800da0c:	091b      	lsreq	r3, r3, #4
 800da0e:	3004      	addeq	r0, #4
 800da10:	0799      	lsls	r1, r3, #30
 800da12:	bf04      	itt	eq
 800da14:	089b      	lsreq	r3, r3, #2
 800da16:	3002      	addeq	r0, #2
 800da18:	07d9      	lsls	r1, r3, #31
 800da1a:	d403      	bmi.n	800da24 <__lo0bits+0x4e>
 800da1c:	085b      	lsrs	r3, r3, #1
 800da1e:	f100 0001 	add.w	r0, r0, #1
 800da22:	d003      	beq.n	800da2c <__lo0bits+0x56>
 800da24:	6013      	str	r3, [r2, #0]
 800da26:	4770      	bx	lr
 800da28:	2000      	movs	r0, #0
 800da2a:	4770      	bx	lr
 800da2c:	2020      	movs	r0, #32
 800da2e:	4770      	bx	lr

0800da30 <__i2b>:
 800da30:	b510      	push	{r4, lr}
 800da32:	460c      	mov	r4, r1
 800da34:	2101      	movs	r1, #1
 800da36:	f7ff febd 	bl	800d7b4 <_Balloc>
 800da3a:	4602      	mov	r2, r0
 800da3c:	b928      	cbnz	r0, 800da4a <__i2b+0x1a>
 800da3e:	4b05      	ldr	r3, [pc, #20]	@ (800da54 <__i2b+0x24>)
 800da40:	4805      	ldr	r0, [pc, #20]	@ (800da58 <__i2b+0x28>)
 800da42:	f240 1145 	movw	r1, #325	@ 0x145
 800da46:	f001 fbef 	bl	800f228 <__assert_func>
 800da4a:	2301      	movs	r3, #1
 800da4c:	6144      	str	r4, [r0, #20]
 800da4e:	6103      	str	r3, [r0, #16]
 800da50:	bd10      	pop	{r4, pc}
 800da52:	bf00      	nop
 800da54:	08010b35 	.word	0x08010b35
 800da58:	08010b46 	.word	0x08010b46

0800da5c <__multiply>:
 800da5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da60:	4614      	mov	r4, r2
 800da62:	690a      	ldr	r2, [r1, #16]
 800da64:	6923      	ldr	r3, [r4, #16]
 800da66:	429a      	cmp	r2, r3
 800da68:	bfa8      	it	ge
 800da6a:	4623      	movge	r3, r4
 800da6c:	460f      	mov	r7, r1
 800da6e:	bfa4      	itt	ge
 800da70:	460c      	movge	r4, r1
 800da72:	461f      	movge	r7, r3
 800da74:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800da78:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800da7c:	68a3      	ldr	r3, [r4, #8]
 800da7e:	6861      	ldr	r1, [r4, #4]
 800da80:	eb0a 0609 	add.w	r6, sl, r9
 800da84:	42b3      	cmp	r3, r6
 800da86:	b085      	sub	sp, #20
 800da88:	bfb8      	it	lt
 800da8a:	3101      	addlt	r1, #1
 800da8c:	f7ff fe92 	bl	800d7b4 <_Balloc>
 800da90:	b930      	cbnz	r0, 800daa0 <__multiply+0x44>
 800da92:	4602      	mov	r2, r0
 800da94:	4b44      	ldr	r3, [pc, #272]	@ (800dba8 <__multiply+0x14c>)
 800da96:	4845      	ldr	r0, [pc, #276]	@ (800dbac <__multiply+0x150>)
 800da98:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800da9c:	f001 fbc4 	bl	800f228 <__assert_func>
 800daa0:	f100 0514 	add.w	r5, r0, #20
 800daa4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800daa8:	462b      	mov	r3, r5
 800daaa:	2200      	movs	r2, #0
 800daac:	4543      	cmp	r3, r8
 800daae:	d321      	bcc.n	800daf4 <__multiply+0x98>
 800dab0:	f107 0114 	add.w	r1, r7, #20
 800dab4:	f104 0214 	add.w	r2, r4, #20
 800dab8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800dabc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800dac0:	9302      	str	r3, [sp, #8]
 800dac2:	1b13      	subs	r3, r2, r4
 800dac4:	3b15      	subs	r3, #21
 800dac6:	f023 0303 	bic.w	r3, r3, #3
 800daca:	3304      	adds	r3, #4
 800dacc:	f104 0715 	add.w	r7, r4, #21
 800dad0:	42ba      	cmp	r2, r7
 800dad2:	bf38      	it	cc
 800dad4:	2304      	movcc	r3, #4
 800dad6:	9301      	str	r3, [sp, #4]
 800dad8:	9b02      	ldr	r3, [sp, #8]
 800dada:	9103      	str	r1, [sp, #12]
 800dadc:	428b      	cmp	r3, r1
 800dade:	d80c      	bhi.n	800dafa <__multiply+0x9e>
 800dae0:	2e00      	cmp	r6, #0
 800dae2:	dd03      	ble.n	800daec <__multiply+0x90>
 800dae4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d05b      	beq.n	800dba4 <__multiply+0x148>
 800daec:	6106      	str	r6, [r0, #16]
 800daee:	b005      	add	sp, #20
 800daf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daf4:	f843 2b04 	str.w	r2, [r3], #4
 800daf8:	e7d8      	b.n	800daac <__multiply+0x50>
 800dafa:	f8b1 a000 	ldrh.w	sl, [r1]
 800dafe:	f1ba 0f00 	cmp.w	sl, #0
 800db02:	d024      	beq.n	800db4e <__multiply+0xf2>
 800db04:	f104 0e14 	add.w	lr, r4, #20
 800db08:	46a9      	mov	r9, r5
 800db0a:	f04f 0c00 	mov.w	ip, #0
 800db0e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800db12:	f8d9 3000 	ldr.w	r3, [r9]
 800db16:	fa1f fb87 	uxth.w	fp, r7
 800db1a:	b29b      	uxth	r3, r3
 800db1c:	fb0a 330b 	mla	r3, sl, fp, r3
 800db20:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800db24:	f8d9 7000 	ldr.w	r7, [r9]
 800db28:	4463      	add	r3, ip
 800db2a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800db2e:	fb0a c70b 	mla	r7, sl, fp, ip
 800db32:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800db36:	b29b      	uxth	r3, r3
 800db38:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800db3c:	4572      	cmp	r2, lr
 800db3e:	f849 3b04 	str.w	r3, [r9], #4
 800db42:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800db46:	d8e2      	bhi.n	800db0e <__multiply+0xb2>
 800db48:	9b01      	ldr	r3, [sp, #4]
 800db4a:	f845 c003 	str.w	ip, [r5, r3]
 800db4e:	9b03      	ldr	r3, [sp, #12]
 800db50:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800db54:	3104      	adds	r1, #4
 800db56:	f1b9 0f00 	cmp.w	r9, #0
 800db5a:	d021      	beq.n	800dba0 <__multiply+0x144>
 800db5c:	682b      	ldr	r3, [r5, #0]
 800db5e:	f104 0c14 	add.w	ip, r4, #20
 800db62:	46ae      	mov	lr, r5
 800db64:	f04f 0a00 	mov.w	sl, #0
 800db68:	f8bc b000 	ldrh.w	fp, [ip]
 800db6c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800db70:	fb09 770b 	mla	r7, r9, fp, r7
 800db74:	4457      	add	r7, sl
 800db76:	b29b      	uxth	r3, r3
 800db78:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800db7c:	f84e 3b04 	str.w	r3, [lr], #4
 800db80:	f85c 3b04 	ldr.w	r3, [ip], #4
 800db84:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800db88:	f8be 3000 	ldrh.w	r3, [lr]
 800db8c:	fb09 330a 	mla	r3, r9, sl, r3
 800db90:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800db94:	4562      	cmp	r2, ip
 800db96:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800db9a:	d8e5      	bhi.n	800db68 <__multiply+0x10c>
 800db9c:	9f01      	ldr	r7, [sp, #4]
 800db9e:	51eb      	str	r3, [r5, r7]
 800dba0:	3504      	adds	r5, #4
 800dba2:	e799      	b.n	800dad8 <__multiply+0x7c>
 800dba4:	3e01      	subs	r6, #1
 800dba6:	e79b      	b.n	800dae0 <__multiply+0x84>
 800dba8:	08010b35 	.word	0x08010b35
 800dbac:	08010b46 	.word	0x08010b46

0800dbb0 <__pow5mult>:
 800dbb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dbb4:	4615      	mov	r5, r2
 800dbb6:	f012 0203 	ands.w	r2, r2, #3
 800dbba:	4607      	mov	r7, r0
 800dbbc:	460e      	mov	r6, r1
 800dbbe:	d007      	beq.n	800dbd0 <__pow5mult+0x20>
 800dbc0:	4c25      	ldr	r4, [pc, #148]	@ (800dc58 <__pow5mult+0xa8>)
 800dbc2:	3a01      	subs	r2, #1
 800dbc4:	2300      	movs	r3, #0
 800dbc6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dbca:	f7ff fe55 	bl	800d878 <__multadd>
 800dbce:	4606      	mov	r6, r0
 800dbd0:	10ad      	asrs	r5, r5, #2
 800dbd2:	d03d      	beq.n	800dc50 <__pow5mult+0xa0>
 800dbd4:	69fc      	ldr	r4, [r7, #28]
 800dbd6:	b97c      	cbnz	r4, 800dbf8 <__pow5mult+0x48>
 800dbd8:	2010      	movs	r0, #16
 800dbda:	f7ff fd35 	bl	800d648 <malloc>
 800dbde:	4602      	mov	r2, r0
 800dbe0:	61f8      	str	r0, [r7, #28]
 800dbe2:	b928      	cbnz	r0, 800dbf0 <__pow5mult+0x40>
 800dbe4:	4b1d      	ldr	r3, [pc, #116]	@ (800dc5c <__pow5mult+0xac>)
 800dbe6:	481e      	ldr	r0, [pc, #120]	@ (800dc60 <__pow5mult+0xb0>)
 800dbe8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dbec:	f001 fb1c 	bl	800f228 <__assert_func>
 800dbf0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dbf4:	6004      	str	r4, [r0, #0]
 800dbf6:	60c4      	str	r4, [r0, #12]
 800dbf8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800dbfc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dc00:	b94c      	cbnz	r4, 800dc16 <__pow5mult+0x66>
 800dc02:	f240 2171 	movw	r1, #625	@ 0x271
 800dc06:	4638      	mov	r0, r7
 800dc08:	f7ff ff12 	bl	800da30 <__i2b>
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	f8c8 0008 	str.w	r0, [r8, #8]
 800dc12:	4604      	mov	r4, r0
 800dc14:	6003      	str	r3, [r0, #0]
 800dc16:	f04f 0900 	mov.w	r9, #0
 800dc1a:	07eb      	lsls	r3, r5, #31
 800dc1c:	d50a      	bpl.n	800dc34 <__pow5mult+0x84>
 800dc1e:	4631      	mov	r1, r6
 800dc20:	4622      	mov	r2, r4
 800dc22:	4638      	mov	r0, r7
 800dc24:	f7ff ff1a 	bl	800da5c <__multiply>
 800dc28:	4631      	mov	r1, r6
 800dc2a:	4680      	mov	r8, r0
 800dc2c:	4638      	mov	r0, r7
 800dc2e:	f7ff fe01 	bl	800d834 <_Bfree>
 800dc32:	4646      	mov	r6, r8
 800dc34:	106d      	asrs	r5, r5, #1
 800dc36:	d00b      	beq.n	800dc50 <__pow5mult+0xa0>
 800dc38:	6820      	ldr	r0, [r4, #0]
 800dc3a:	b938      	cbnz	r0, 800dc4c <__pow5mult+0x9c>
 800dc3c:	4622      	mov	r2, r4
 800dc3e:	4621      	mov	r1, r4
 800dc40:	4638      	mov	r0, r7
 800dc42:	f7ff ff0b 	bl	800da5c <__multiply>
 800dc46:	6020      	str	r0, [r4, #0]
 800dc48:	f8c0 9000 	str.w	r9, [r0]
 800dc4c:	4604      	mov	r4, r0
 800dc4e:	e7e4      	b.n	800dc1a <__pow5mult+0x6a>
 800dc50:	4630      	mov	r0, r6
 800dc52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc56:	bf00      	nop
 800dc58:	08010ba0 	.word	0x08010ba0
 800dc5c:	08010ac6 	.word	0x08010ac6
 800dc60:	08010b46 	.word	0x08010b46

0800dc64 <__lshift>:
 800dc64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc68:	460c      	mov	r4, r1
 800dc6a:	6849      	ldr	r1, [r1, #4]
 800dc6c:	6923      	ldr	r3, [r4, #16]
 800dc6e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dc72:	68a3      	ldr	r3, [r4, #8]
 800dc74:	4607      	mov	r7, r0
 800dc76:	4691      	mov	r9, r2
 800dc78:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dc7c:	f108 0601 	add.w	r6, r8, #1
 800dc80:	42b3      	cmp	r3, r6
 800dc82:	db0b      	blt.n	800dc9c <__lshift+0x38>
 800dc84:	4638      	mov	r0, r7
 800dc86:	f7ff fd95 	bl	800d7b4 <_Balloc>
 800dc8a:	4605      	mov	r5, r0
 800dc8c:	b948      	cbnz	r0, 800dca2 <__lshift+0x3e>
 800dc8e:	4602      	mov	r2, r0
 800dc90:	4b28      	ldr	r3, [pc, #160]	@ (800dd34 <__lshift+0xd0>)
 800dc92:	4829      	ldr	r0, [pc, #164]	@ (800dd38 <__lshift+0xd4>)
 800dc94:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800dc98:	f001 fac6 	bl	800f228 <__assert_func>
 800dc9c:	3101      	adds	r1, #1
 800dc9e:	005b      	lsls	r3, r3, #1
 800dca0:	e7ee      	b.n	800dc80 <__lshift+0x1c>
 800dca2:	2300      	movs	r3, #0
 800dca4:	f100 0114 	add.w	r1, r0, #20
 800dca8:	f100 0210 	add.w	r2, r0, #16
 800dcac:	4618      	mov	r0, r3
 800dcae:	4553      	cmp	r3, sl
 800dcb0:	db33      	blt.n	800dd1a <__lshift+0xb6>
 800dcb2:	6920      	ldr	r0, [r4, #16]
 800dcb4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dcb8:	f104 0314 	add.w	r3, r4, #20
 800dcbc:	f019 091f 	ands.w	r9, r9, #31
 800dcc0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dcc4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dcc8:	d02b      	beq.n	800dd22 <__lshift+0xbe>
 800dcca:	f1c9 0e20 	rsb	lr, r9, #32
 800dcce:	468a      	mov	sl, r1
 800dcd0:	2200      	movs	r2, #0
 800dcd2:	6818      	ldr	r0, [r3, #0]
 800dcd4:	fa00 f009 	lsl.w	r0, r0, r9
 800dcd8:	4310      	orrs	r0, r2
 800dcda:	f84a 0b04 	str.w	r0, [sl], #4
 800dcde:	f853 2b04 	ldr.w	r2, [r3], #4
 800dce2:	459c      	cmp	ip, r3
 800dce4:	fa22 f20e 	lsr.w	r2, r2, lr
 800dce8:	d8f3      	bhi.n	800dcd2 <__lshift+0x6e>
 800dcea:	ebac 0304 	sub.w	r3, ip, r4
 800dcee:	3b15      	subs	r3, #21
 800dcf0:	f023 0303 	bic.w	r3, r3, #3
 800dcf4:	3304      	adds	r3, #4
 800dcf6:	f104 0015 	add.w	r0, r4, #21
 800dcfa:	4584      	cmp	ip, r0
 800dcfc:	bf38      	it	cc
 800dcfe:	2304      	movcc	r3, #4
 800dd00:	50ca      	str	r2, [r1, r3]
 800dd02:	b10a      	cbz	r2, 800dd08 <__lshift+0xa4>
 800dd04:	f108 0602 	add.w	r6, r8, #2
 800dd08:	3e01      	subs	r6, #1
 800dd0a:	4638      	mov	r0, r7
 800dd0c:	612e      	str	r6, [r5, #16]
 800dd0e:	4621      	mov	r1, r4
 800dd10:	f7ff fd90 	bl	800d834 <_Bfree>
 800dd14:	4628      	mov	r0, r5
 800dd16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd1a:	f842 0f04 	str.w	r0, [r2, #4]!
 800dd1e:	3301      	adds	r3, #1
 800dd20:	e7c5      	b.n	800dcae <__lshift+0x4a>
 800dd22:	3904      	subs	r1, #4
 800dd24:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd28:	f841 2f04 	str.w	r2, [r1, #4]!
 800dd2c:	459c      	cmp	ip, r3
 800dd2e:	d8f9      	bhi.n	800dd24 <__lshift+0xc0>
 800dd30:	e7ea      	b.n	800dd08 <__lshift+0xa4>
 800dd32:	bf00      	nop
 800dd34:	08010b35 	.word	0x08010b35
 800dd38:	08010b46 	.word	0x08010b46

0800dd3c <__mcmp>:
 800dd3c:	690a      	ldr	r2, [r1, #16]
 800dd3e:	4603      	mov	r3, r0
 800dd40:	6900      	ldr	r0, [r0, #16]
 800dd42:	1a80      	subs	r0, r0, r2
 800dd44:	b530      	push	{r4, r5, lr}
 800dd46:	d10e      	bne.n	800dd66 <__mcmp+0x2a>
 800dd48:	3314      	adds	r3, #20
 800dd4a:	3114      	adds	r1, #20
 800dd4c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800dd50:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dd54:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dd58:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dd5c:	4295      	cmp	r5, r2
 800dd5e:	d003      	beq.n	800dd68 <__mcmp+0x2c>
 800dd60:	d205      	bcs.n	800dd6e <__mcmp+0x32>
 800dd62:	f04f 30ff 	mov.w	r0, #4294967295
 800dd66:	bd30      	pop	{r4, r5, pc}
 800dd68:	42a3      	cmp	r3, r4
 800dd6a:	d3f3      	bcc.n	800dd54 <__mcmp+0x18>
 800dd6c:	e7fb      	b.n	800dd66 <__mcmp+0x2a>
 800dd6e:	2001      	movs	r0, #1
 800dd70:	e7f9      	b.n	800dd66 <__mcmp+0x2a>
	...

0800dd74 <__mdiff>:
 800dd74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd78:	4689      	mov	r9, r1
 800dd7a:	4606      	mov	r6, r0
 800dd7c:	4611      	mov	r1, r2
 800dd7e:	4648      	mov	r0, r9
 800dd80:	4614      	mov	r4, r2
 800dd82:	f7ff ffdb 	bl	800dd3c <__mcmp>
 800dd86:	1e05      	subs	r5, r0, #0
 800dd88:	d112      	bne.n	800ddb0 <__mdiff+0x3c>
 800dd8a:	4629      	mov	r1, r5
 800dd8c:	4630      	mov	r0, r6
 800dd8e:	f7ff fd11 	bl	800d7b4 <_Balloc>
 800dd92:	4602      	mov	r2, r0
 800dd94:	b928      	cbnz	r0, 800dda2 <__mdiff+0x2e>
 800dd96:	4b3f      	ldr	r3, [pc, #252]	@ (800de94 <__mdiff+0x120>)
 800dd98:	f240 2137 	movw	r1, #567	@ 0x237
 800dd9c:	483e      	ldr	r0, [pc, #248]	@ (800de98 <__mdiff+0x124>)
 800dd9e:	f001 fa43 	bl	800f228 <__assert_func>
 800dda2:	2301      	movs	r3, #1
 800dda4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dda8:	4610      	mov	r0, r2
 800ddaa:	b003      	add	sp, #12
 800ddac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddb0:	bfbc      	itt	lt
 800ddb2:	464b      	movlt	r3, r9
 800ddb4:	46a1      	movlt	r9, r4
 800ddb6:	4630      	mov	r0, r6
 800ddb8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ddbc:	bfba      	itte	lt
 800ddbe:	461c      	movlt	r4, r3
 800ddc0:	2501      	movlt	r5, #1
 800ddc2:	2500      	movge	r5, #0
 800ddc4:	f7ff fcf6 	bl	800d7b4 <_Balloc>
 800ddc8:	4602      	mov	r2, r0
 800ddca:	b918      	cbnz	r0, 800ddd4 <__mdiff+0x60>
 800ddcc:	4b31      	ldr	r3, [pc, #196]	@ (800de94 <__mdiff+0x120>)
 800ddce:	f240 2145 	movw	r1, #581	@ 0x245
 800ddd2:	e7e3      	b.n	800dd9c <__mdiff+0x28>
 800ddd4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ddd8:	6926      	ldr	r6, [r4, #16]
 800ddda:	60c5      	str	r5, [r0, #12]
 800dddc:	f109 0310 	add.w	r3, r9, #16
 800dde0:	f109 0514 	add.w	r5, r9, #20
 800dde4:	f104 0e14 	add.w	lr, r4, #20
 800dde8:	f100 0b14 	add.w	fp, r0, #20
 800ddec:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ddf0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ddf4:	9301      	str	r3, [sp, #4]
 800ddf6:	46d9      	mov	r9, fp
 800ddf8:	f04f 0c00 	mov.w	ip, #0
 800ddfc:	9b01      	ldr	r3, [sp, #4]
 800ddfe:	f85e 0b04 	ldr.w	r0, [lr], #4
 800de02:	f853 af04 	ldr.w	sl, [r3, #4]!
 800de06:	9301      	str	r3, [sp, #4]
 800de08:	fa1f f38a 	uxth.w	r3, sl
 800de0c:	4619      	mov	r1, r3
 800de0e:	b283      	uxth	r3, r0
 800de10:	1acb      	subs	r3, r1, r3
 800de12:	0c00      	lsrs	r0, r0, #16
 800de14:	4463      	add	r3, ip
 800de16:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800de1a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800de1e:	b29b      	uxth	r3, r3
 800de20:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800de24:	4576      	cmp	r6, lr
 800de26:	f849 3b04 	str.w	r3, [r9], #4
 800de2a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800de2e:	d8e5      	bhi.n	800ddfc <__mdiff+0x88>
 800de30:	1b33      	subs	r3, r6, r4
 800de32:	3b15      	subs	r3, #21
 800de34:	f023 0303 	bic.w	r3, r3, #3
 800de38:	3415      	adds	r4, #21
 800de3a:	3304      	adds	r3, #4
 800de3c:	42a6      	cmp	r6, r4
 800de3e:	bf38      	it	cc
 800de40:	2304      	movcc	r3, #4
 800de42:	441d      	add	r5, r3
 800de44:	445b      	add	r3, fp
 800de46:	461e      	mov	r6, r3
 800de48:	462c      	mov	r4, r5
 800de4a:	4544      	cmp	r4, r8
 800de4c:	d30e      	bcc.n	800de6c <__mdiff+0xf8>
 800de4e:	f108 0103 	add.w	r1, r8, #3
 800de52:	1b49      	subs	r1, r1, r5
 800de54:	f021 0103 	bic.w	r1, r1, #3
 800de58:	3d03      	subs	r5, #3
 800de5a:	45a8      	cmp	r8, r5
 800de5c:	bf38      	it	cc
 800de5e:	2100      	movcc	r1, #0
 800de60:	440b      	add	r3, r1
 800de62:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800de66:	b191      	cbz	r1, 800de8e <__mdiff+0x11a>
 800de68:	6117      	str	r7, [r2, #16]
 800de6a:	e79d      	b.n	800dda8 <__mdiff+0x34>
 800de6c:	f854 1b04 	ldr.w	r1, [r4], #4
 800de70:	46e6      	mov	lr, ip
 800de72:	0c08      	lsrs	r0, r1, #16
 800de74:	fa1c fc81 	uxtah	ip, ip, r1
 800de78:	4471      	add	r1, lr
 800de7a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800de7e:	b289      	uxth	r1, r1
 800de80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800de84:	f846 1b04 	str.w	r1, [r6], #4
 800de88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800de8c:	e7dd      	b.n	800de4a <__mdiff+0xd6>
 800de8e:	3f01      	subs	r7, #1
 800de90:	e7e7      	b.n	800de62 <__mdiff+0xee>
 800de92:	bf00      	nop
 800de94:	08010b35 	.word	0x08010b35
 800de98:	08010b46 	.word	0x08010b46

0800de9c <__ulp>:
 800de9c:	b082      	sub	sp, #8
 800de9e:	ed8d 0b00 	vstr	d0, [sp]
 800dea2:	9a01      	ldr	r2, [sp, #4]
 800dea4:	4b0f      	ldr	r3, [pc, #60]	@ (800dee4 <__ulp+0x48>)
 800dea6:	4013      	ands	r3, r2
 800dea8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800deac:	2b00      	cmp	r3, #0
 800deae:	dc08      	bgt.n	800dec2 <__ulp+0x26>
 800deb0:	425b      	negs	r3, r3
 800deb2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800deb6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800deba:	da04      	bge.n	800dec6 <__ulp+0x2a>
 800debc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800dec0:	4113      	asrs	r3, r2
 800dec2:	2200      	movs	r2, #0
 800dec4:	e008      	b.n	800ded8 <__ulp+0x3c>
 800dec6:	f1a2 0314 	sub.w	r3, r2, #20
 800deca:	2b1e      	cmp	r3, #30
 800decc:	bfda      	itte	le
 800dece:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ded2:	40da      	lsrle	r2, r3
 800ded4:	2201      	movgt	r2, #1
 800ded6:	2300      	movs	r3, #0
 800ded8:	4619      	mov	r1, r3
 800deda:	4610      	mov	r0, r2
 800dedc:	ec41 0b10 	vmov	d0, r0, r1
 800dee0:	b002      	add	sp, #8
 800dee2:	4770      	bx	lr
 800dee4:	7ff00000 	.word	0x7ff00000

0800dee8 <__b2d>:
 800dee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800deec:	6906      	ldr	r6, [r0, #16]
 800deee:	f100 0814 	add.w	r8, r0, #20
 800def2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800def6:	1f37      	subs	r7, r6, #4
 800def8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800defc:	4610      	mov	r0, r2
 800defe:	f7ff fd4b 	bl	800d998 <__hi0bits>
 800df02:	f1c0 0320 	rsb	r3, r0, #32
 800df06:	280a      	cmp	r0, #10
 800df08:	600b      	str	r3, [r1, #0]
 800df0a:	491b      	ldr	r1, [pc, #108]	@ (800df78 <__b2d+0x90>)
 800df0c:	dc15      	bgt.n	800df3a <__b2d+0x52>
 800df0e:	f1c0 0c0b 	rsb	ip, r0, #11
 800df12:	fa22 f30c 	lsr.w	r3, r2, ip
 800df16:	45b8      	cmp	r8, r7
 800df18:	ea43 0501 	orr.w	r5, r3, r1
 800df1c:	bf34      	ite	cc
 800df1e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800df22:	2300      	movcs	r3, #0
 800df24:	3015      	adds	r0, #21
 800df26:	fa02 f000 	lsl.w	r0, r2, r0
 800df2a:	fa23 f30c 	lsr.w	r3, r3, ip
 800df2e:	4303      	orrs	r3, r0
 800df30:	461c      	mov	r4, r3
 800df32:	ec45 4b10 	vmov	d0, r4, r5
 800df36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df3a:	45b8      	cmp	r8, r7
 800df3c:	bf3a      	itte	cc
 800df3e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800df42:	f1a6 0708 	subcc.w	r7, r6, #8
 800df46:	2300      	movcs	r3, #0
 800df48:	380b      	subs	r0, #11
 800df4a:	d012      	beq.n	800df72 <__b2d+0x8a>
 800df4c:	f1c0 0120 	rsb	r1, r0, #32
 800df50:	fa23 f401 	lsr.w	r4, r3, r1
 800df54:	4082      	lsls	r2, r0
 800df56:	4322      	orrs	r2, r4
 800df58:	4547      	cmp	r7, r8
 800df5a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800df5e:	bf8c      	ite	hi
 800df60:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800df64:	2200      	movls	r2, #0
 800df66:	4083      	lsls	r3, r0
 800df68:	40ca      	lsrs	r2, r1
 800df6a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800df6e:	4313      	orrs	r3, r2
 800df70:	e7de      	b.n	800df30 <__b2d+0x48>
 800df72:	ea42 0501 	orr.w	r5, r2, r1
 800df76:	e7db      	b.n	800df30 <__b2d+0x48>
 800df78:	3ff00000 	.word	0x3ff00000

0800df7c <__d2b>:
 800df7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800df80:	460f      	mov	r7, r1
 800df82:	2101      	movs	r1, #1
 800df84:	ec59 8b10 	vmov	r8, r9, d0
 800df88:	4616      	mov	r6, r2
 800df8a:	f7ff fc13 	bl	800d7b4 <_Balloc>
 800df8e:	4604      	mov	r4, r0
 800df90:	b930      	cbnz	r0, 800dfa0 <__d2b+0x24>
 800df92:	4602      	mov	r2, r0
 800df94:	4b23      	ldr	r3, [pc, #140]	@ (800e024 <__d2b+0xa8>)
 800df96:	4824      	ldr	r0, [pc, #144]	@ (800e028 <__d2b+0xac>)
 800df98:	f240 310f 	movw	r1, #783	@ 0x30f
 800df9c:	f001 f944 	bl	800f228 <__assert_func>
 800dfa0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dfa4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dfa8:	b10d      	cbz	r5, 800dfae <__d2b+0x32>
 800dfaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dfae:	9301      	str	r3, [sp, #4]
 800dfb0:	f1b8 0300 	subs.w	r3, r8, #0
 800dfb4:	d023      	beq.n	800dffe <__d2b+0x82>
 800dfb6:	4668      	mov	r0, sp
 800dfb8:	9300      	str	r3, [sp, #0]
 800dfba:	f7ff fd0c 	bl	800d9d6 <__lo0bits>
 800dfbe:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dfc2:	b1d0      	cbz	r0, 800dffa <__d2b+0x7e>
 800dfc4:	f1c0 0320 	rsb	r3, r0, #32
 800dfc8:	fa02 f303 	lsl.w	r3, r2, r3
 800dfcc:	430b      	orrs	r3, r1
 800dfce:	40c2      	lsrs	r2, r0
 800dfd0:	6163      	str	r3, [r4, #20]
 800dfd2:	9201      	str	r2, [sp, #4]
 800dfd4:	9b01      	ldr	r3, [sp, #4]
 800dfd6:	61a3      	str	r3, [r4, #24]
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	bf0c      	ite	eq
 800dfdc:	2201      	moveq	r2, #1
 800dfde:	2202      	movne	r2, #2
 800dfe0:	6122      	str	r2, [r4, #16]
 800dfe2:	b1a5      	cbz	r5, 800e00e <__d2b+0x92>
 800dfe4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dfe8:	4405      	add	r5, r0
 800dfea:	603d      	str	r5, [r7, #0]
 800dfec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dff0:	6030      	str	r0, [r6, #0]
 800dff2:	4620      	mov	r0, r4
 800dff4:	b003      	add	sp, #12
 800dff6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dffa:	6161      	str	r1, [r4, #20]
 800dffc:	e7ea      	b.n	800dfd4 <__d2b+0x58>
 800dffe:	a801      	add	r0, sp, #4
 800e000:	f7ff fce9 	bl	800d9d6 <__lo0bits>
 800e004:	9b01      	ldr	r3, [sp, #4]
 800e006:	6163      	str	r3, [r4, #20]
 800e008:	3020      	adds	r0, #32
 800e00a:	2201      	movs	r2, #1
 800e00c:	e7e8      	b.n	800dfe0 <__d2b+0x64>
 800e00e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e012:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e016:	6038      	str	r0, [r7, #0]
 800e018:	6918      	ldr	r0, [r3, #16]
 800e01a:	f7ff fcbd 	bl	800d998 <__hi0bits>
 800e01e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e022:	e7e5      	b.n	800dff0 <__d2b+0x74>
 800e024:	08010b35 	.word	0x08010b35
 800e028:	08010b46 	.word	0x08010b46

0800e02c <__ratio>:
 800e02c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e030:	4688      	mov	r8, r1
 800e032:	4669      	mov	r1, sp
 800e034:	4681      	mov	r9, r0
 800e036:	f7ff ff57 	bl	800dee8 <__b2d>
 800e03a:	a901      	add	r1, sp, #4
 800e03c:	4640      	mov	r0, r8
 800e03e:	ec55 4b10 	vmov	r4, r5, d0
 800e042:	f7ff ff51 	bl	800dee8 <__b2d>
 800e046:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800e04a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800e04e:	1ad2      	subs	r2, r2, r3
 800e050:	e9dd 3100 	ldrd	r3, r1, [sp]
 800e054:	1a5b      	subs	r3, r3, r1
 800e056:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800e05a:	ec57 6b10 	vmov	r6, r7, d0
 800e05e:	2b00      	cmp	r3, #0
 800e060:	bfd6      	itet	le
 800e062:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e066:	462a      	movgt	r2, r5
 800e068:	463a      	movle	r2, r7
 800e06a:	46ab      	mov	fp, r5
 800e06c:	46a2      	mov	sl, r4
 800e06e:	bfce      	itee	gt
 800e070:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800e074:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800e078:	ee00 3a90 	vmovle	s1, r3
 800e07c:	ec4b ab17 	vmov	d7, sl, fp
 800e080:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800e084:	b003      	add	sp, #12
 800e086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e08a <__copybits>:
 800e08a:	3901      	subs	r1, #1
 800e08c:	b570      	push	{r4, r5, r6, lr}
 800e08e:	1149      	asrs	r1, r1, #5
 800e090:	6914      	ldr	r4, [r2, #16]
 800e092:	3101      	adds	r1, #1
 800e094:	f102 0314 	add.w	r3, r2, #20
 800e098:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e09c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e0a0:	1f05      	subs	r5, r0, #4
 800e0a2:	42a3      	cmp	r3, r4
 800e0a4:	d30c      	bcc.n	800e0c0 <__copybits+0x36>
 800e0a6:	1aa3      	subs	r3, r4, r2
 800e0a8:	3b11      	subs	r3, #17
 800e0aa:	f023 0303 	bic.w	r3, r3, #3
 800e0ae:	3211      	adds	r2, #17
 800e0b0:	42a2      	cmp	r2, r4
 800e0b2:	bf88      	it	hi
 800e0b4:	2300      	movhi	r3, #0
 800e0b6:	4418      	add	r0, r3
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	4288      	cmp	r0, r1
 800e0bc:	d305      	bcc.n	800e0ca <__copybits+0x40>
 800e0be:	bd70      	pop	{r4, r5, r6, pc}
 800e0c0:	f853 6b04 	ldr.w	r6, [r3], #4
 800e0c4:	f845 6f04 	str.w	r6, [r5, #4]!
 800e0c8:	e7eb      	b.n	800e0a2 <__copybits+0x18>
 800e0ca:	f840 3b04 	str.w	r3, [r0], #4
 800e0ce:	e7f4      	b.n	800e0ba <__copybits+0x30>

0800e0d0 <__any_on>:
 800e0d0:	f100 0214 	add.w	r2, r0, #20
 800e0d4:	6900      	ldr	r0, [r0, #16]
 800e0d6:	114b      	asrs	r3, r1, #5
 800e0d8:	4298      	cmp	r0, r3
 800e0da:	b510      	push	{r4, lr}
 800e0dc:	db11      	blt.n	800e102 <__any_on+0x32>
 800e0de:	dd0a      	ble.n	800e0f6 <__any_on+0x26>
 800e0e0:	f011 011f 	ands.w	r1, r1, #31
 800e0e4:	d007      	beq.n	800e0f6 <__any_on+0x26>
 800e0e6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e0ea:	fa24 f001 	lsr.w	r0, r4, r1
 800e0ee:	fa00 f101 	lsl.w	r1, r0, r1
 800e0f2:	428c      	cmp	r4, r1
 800e0f4:	d10b      	bne.n	800e10e <__any_on+0x3e>
 800e0f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e0fa:	4293      	cmp	r3, r2
 800e0fc:	d803      	bhi.n	800e106 <__any_on+0x36>
 800e0fe:	2000      	movs	r0, #0
 800e100:	bd10      	pop	{r4, pc}
 800e102:	4603      	mov	r3, r0
 800e104:	e7f7      	b.n	800e0f6 <__any_on+0x26>
 800e106:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e10a:	2900      	cmp	r1, #0
 800e10c:	d0f5      	beq.n	800e0fa <__any_on+0x2a>
 800e10e:	2001      	movs	r0, #1
 800e110:	e7f6      	b.n	800e100 <__any_on+0x30>

0800e112 <sulp>:
 800e112:	b570      	push	{r4, r5, r6, lr}
 800e114:	4604      	mov	r4, r0
 800e116:	460d      	mov	r5, r1
 800e118:	4616      	mov	r6, r2
 800e11a:	ec45 4b10 	vmov	d0, r4, r5
 800e11e:	f7ff febd 	bl	800de9c <__ulp>
 800e122:	b17e      	cbz	r6, 800e144 <sulp+0x32>
 800e124:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e128:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	dd09      	ble.n	800e144 <sulp+0x32>
 800e130:	051b      	lsls	r3, r3, #20
 800e132:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800e136:	2000      	movs	r0, #0
 800e138:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800e13c:	ec41 0b17 	vmov	d7, r0, r1
 800e140:	ee20 0b07 	vmul.f64	d0, d0, d7
 800e144:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e148 <_strtod_l>:
 800e148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e14c:	ed2d 8b0a 	vpush	{d8-d12}
 800e150:	b097      	sub	sp, #92	@ 0x5c
 800e152:	4688      	mov	r8, r1
 800e154:	920e      	str	r2, [sp, #56]	@ 0x38
 800e156:	2200      	movs	r2, #0
 800e158:	9212      	str	r2, [sp, #72]	@ 0x48
 800e15a:	9005      	str	r0, [sp, #20]
 800e15c:	f04f 0a00 	mov.w	sl, #0
 800e160:	f04f 0b00 	mov.w	fp, #0
 800e164:	460a      	mov	r2, r1
 800e166:	9211      	str	r2, [sp, #68]	@ 0x44
 800e168:	7811      	ldrb	r1, [r2, #0]
 800e16a:	292b      	cmp	r1, #43	@ 0x2b
 800e16c:	d04c      	beq.n	800e208 <_strtod_l+0xc0>
 800e16e:	d839      	bhi.n	800e1e4 <_strtod_l+0x9c>
 800e170:	290d      	cmp	r1, #13
 800e172:	d833      	bhi.n	800e1dc <_strtod_l+0x94>
 800e174:	2908      	cmp	r1, #8
 800e176:	d833      	bhi.n	800e1e0 <_strtod_l+0x98>
 800e178:	2900      	cmp	r1, #0
 800e17a:	d03c      	beq.n	800e1f6 <_strtod_l+0xae>
 800e17c:	2200      	movs	r2, #0
 800e17e:	9208      	str	r2, [sp, #32]
 800e180:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800e182:	782a      	ldrb	r2, [r5, #0]
 800e184:	2a30      	cmp	r2, #48	@ 0x30
 800e186:	f040 80b5 	bne.w	800e2f4 <_strtod_l+0x1ac>
 800e18a:	786a      	ldrb	r2, [r5, #1]
 800e18c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e190:	2a58      	cmp	r2, #88	@ 0x58
 800e192:	d170      	bne.n	800e276 <_strtod_l+0x12e>
 800e194:	9302      	str	r3, [sp, #8]
 800e196:	9b08      	ldr	r3, [sp, #32]
 800e198:	9301      	str	r3, [sp, #4]
 800e19a:	ab12      	add	r3, sp, #72	@ 0x48
 800e19c:	9300      	str	r3, [sp, #0]
 800e19e:	4a8b      	ldr	r2, [pc, #556]	@ (800e3cc <_strtod_l+0x284>)
 800e1a0:	9805      	ldr	r0, [sp, #20]
 800e1a2:	ab13      	add	r3, sp, #76	@ 0x4c
 800e1a4:	a911      	add	r1, sp, #68	@ 0x44
 800e1a6:	f001 f8d9 	bl	800f35c <__gethex>
 800e1aa:	f010 060f 	ands.w	r6, r0, #15
 800e1ae:	4604      	mov	r4, r0
 800e1b0:	d005      	beq.n	800e1be <_strtod_l+0x76>
 800e1b2:	2e06      	cmp	r6, #6
 800e1b4:	d12a      	bne.n	800e20c <_strtod_l+0xc4>
 800e1b6:	3501      	adds	r5, #1
 800e1b8:	2300      	movs	r3, #0
 800e1ba:	9511      	str	r5, [sp, #68]	@ 0x44
 800e1bc:	9308      	str	r3, [sp, #32]
 800e1be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	f040 852f 	bne.w	800ec24 <_strtod_l+0xadc>
 800e1c6:	9b08      	ldr	r3, [sp, #32]
 800e1c8:	ec4b ab10 	vmov	d0, sl, fp
 800e1cc:	b1cb      	cbz	r3, 800e202 <_strtod_l+0xba>
 800e1ce:	eeb1 0b40 	vneg.f64	d0, d0
 800e1d2:	b017      	add	sp, #92	@ 0x5c
 800e1d4:	ecbd 8b0a 	vpop	{d8-d12}
 800e1d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1dc:	2920      	cmp	r1, #32
 800e1de:	d1cd      	bne.n	800e17c <_strtod_l+0x34>
 800e1e0:	3201      	adds	r2, #1
 800e1e2:	e7c0      	b.n	800e166 <_strtod_l+0x1e>
 800e1e4:	292d      	cmp	r1, #45	@ 0x2d
 800e1e6:	d1c9      	bne.n	800e17c <_strtod_l+0x34>
 800e1e8:	2101      	movs	r1, #1
 800e1ea:	9108      	str	r1, [sp, #32]
 800e1ec:	1c51      	adds	r1, r2, #1
 800e1ee:	9111      	str	r1, [sp, #68]	@ 0x44
 800e1f0:	7852      	ldrb	r2, [r2, #1]
 800e1f2:	2a00      	cmp	r2, #0
 800e1f4:	d1c4      	bne.n	800e180 <_strtod_l+0x38>
 800e1f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e1f8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	f040 850f 	bne.w	800ec20 <_strtod_l+0xad8>
 800e202:	ec4b ab10 	vmov	d0, sl, fp
 800e206:	e7e4      	b.n	800e1d2 <_strtod_l+0x8a>
 800e208:	2100      	movs	r1, #0
 800e20a:	e7ee      	b.n	800e1ea <_strtod_l+0xa2>
 800e20c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e20e:	b13a      	cbz	r2, 800e220 <_strtod_l+0xd8>
 800e210:	2135      	movs	r1, #53	@ 0x35
 800e212:	a814      	add	r0, sp, #80	@ 0x50
 800e214:	f7ff ff39 	bl	800e08a <__copybits>
 800e218:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e21a:	9805      	ldr	r0, [sp, #20]
 800e21c:	f7ff fb0a 	bl	800d834 <_Bfree>
 800e220:	1e73      	subs	r3, r6, #1
 800e222:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e224:	2b04      	cmp	r3, #4
 800e226:	d806      	bhi.n	800e236 <_strtod_l+0xee>
 800e228:	e8df f003 	tbb	[pc, r3]
 800e22c:	201d0314 	.word	0x201d0314
 800e230:	14          	.byte	0x14
 800e231:	00          	.byte	0x00
 800e232:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800e236:	05e3      	lsls	r3, r4, #23
 800e238:	bf48      	it	mi
 800e23a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e23e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e242:	0d1b      	lsrs	r3, r3, #20
 800e244:	051b      	lsls	r3, r3, #20
 800e246:	2b00      	cmp	r3, #0
 800e248:	d1b9      	bne.n	800e1be <_strtod_l+0x76>
 800e24a:	f7fe fba1 	bl	800c990 <__errno>
 800e24e:	2322      	movs	r3, #34	@ 0x22
 800e250:	6003      	str	r3, [r0, #0]
 800e252:	e7b4      	b.n	800e1be <_strtod_l+0x76>
 800e254:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800e258:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e25c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e260:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e264:	e7e7      	b.n	800e236 <_strtod_l+0xee>
 800e266:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 800e3d4 <_strtod_l+0x28c>
 800e26a:	e7e4      	b.n	800e236 <_strtod_l+0xee>
 800e26c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e270:	f04f 3aff 	mov.w	sl, #4294967295
 800e274:	e7df      	b.n	800e236 <_strtod_l+0xee>
 800e276:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e278:	1c5a      	adds	r2, r3, #1
 800e27a:	9211      	str	r2, [sp, #68]	@ 0x44
 800e27c:	785b      	ldrb	r3, [r3, #1]
 800e27e:	2b30      	cmp	r3, #48	@ 0x30
 800e280:	d0f9      	beq.n	800e276 <_strtod_l+0x12e>
 800e282:	2b00      	cmp	r3, #0
 800e284:	d09b      	beq.n	800e1be <_strtod_l+0x76>
 800e286:	2301      	movs	r3, #1
 800e288:	2600      	movs	r6, #0
 800e28a:	9307      	str	r3, [sp, #28]
 800e28c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e28e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e290:	46b1      	mov	r9, r6
 800e292:	4635      	mov	r5, r6
 800e294:	220a      	movs	r2, #10
 800e296:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800e298:	7804      	ldrb	r4, [r0, #0]
 800e29a:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800e29e:	b2d9      	uxtb	r1, r3
 800e2a0:	2909      	cmp	r1, #9
 800e2a2:	d929      	bls.n	800e2f8 <_strtod_l+0x1b0>
 800e2a4:	494a      	ldr	r1, [pc, #296]	@ (800e3d0 <_strtod_l+0x288>)
 800e2a6:	2201      	movs	r2, #1
 800e2a8:	f000 ff84 	bl	800f1b4 <strncmp>
 800e2ac:	b378      	cbz	r0, 800e30e <_strtod_l+0x1c6>
 800e2ae:	2000      	movs	r0, #0
 800e2b0:	4622      	mov	r2, r4
 800e2b2:	462b      	mov	r3, r5
 800e2b4:	4607      	mov	r7, r0
 800e2b6:	9006      	str	r0, [sp, #24]
 800e2b8:	2a65      	cmp	r2, #101	@ 0x65
 800e2ba:	d001      	beq.n	800e2c0 <_strtod_l+0x178>
 800e2bc:	2a45      	cmp	r2, #69	@ 0x45
 800e2be:	d117      	bne.n	800e2f0 <_strtod_l+0x1a8>
 800e2c0:	b91b      	cbnz	r3, 800e2ca <_strtod_l+0x182>
 800e2c2:	9b07      	ldr	r3, [sp, #28]
 800e2c4:	4303      	orrs	r3, r0
 800e2c6:	d096      	beq.n	800e1f6 <_strtod_l+0xae>
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800e2ce:	f108 0201 	add.w	r2, r8, #1
 800e2d2:	9211      	str	r2, [sp, #68]	@ 0x44
 800e2d4:	f898 2001 	ldrb.w	r2, [r8, #1]
 800e2d8:	2a2b      	cmp	r2, #43	@ 0x2b
 800e2da:	d06b      	beq.n	800e3b4 <_strtod_l+0x26c>
 800e2dc:	2a2d      	cmp	r2, #45	@ 0x2d
 800e2de:	d071      	beq.n	800e3c4 <_strtod_l+0x27c>
 800e2e0:	f04f 0e00 	mov.w	lr, #0
 800e2e4:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800e2e8:	2c09      	cmp	r4, #9
 800e2ea:	d979      	bls.n	800e3e0 <_strtod_l+0x298>
 800e2ec:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800e2f0:	2400      	movs	r4, #0
 800e2f2:	e094      	b.n	800e41e <_strtod_l+0x2d6>
 800e2f4:	2300      	movs	r3, #0
 800e2f6:	e7c7      	b.n	800e288 <_strtod_l+0x140>
 800e2f8:	2d08      	cmp	r5, #8
 800e2fa:	f100 0001 	add.w	r0, r0, #1
 800e2fe:	bfd4      	ite	le
 800e300:	fb02 3909 	mlale	r9, r2, r9, r3
 800e304:	fb02 3606 	mlagt	r6, r2, r6, r3
 800e308:	3501      	adds	r5, #1
 800e30a:	9011      	str	r0, [sp, #68]	@ 0x44
 800e30c:	e7c3      	b.n	800e296 <_strtod_l+0x14e>
 800e30e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e310:	1c5a      	adds	r2, r3, #1
 800e312:	9211      	str	r2, [sp, #68]	@ 0x44
 800e314:	785a      	ldrb	r2, [r3, #1]
 800e316:	b375      	cbz	r5, 800e376 <_strtod_l+0x22e>
 800e318:	4607      	mov	r7, r0
 800e31a:	462b      	mov	r3, r5
 800e31c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e320:	2909      	cmp	r1, #9
 800e322:	d913      	bls.n	800e34c <_strtod_l+0x204>
 800e324:	2101      	movs	r1, #1
 800e326:	9106      	str	r1, [sp, #24]
 800e328:	e7c6      	b.n	800e2b8 <_strtod_l+0x170>
 800e32a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e32c:	1c5a      	adds	r2, r3, #1
 800e32e:	9211      	str	r2, [sp, #68]	@ 0x44
 800e330:	785a      	ldrb	r2, [r3, #1]
 800e332:	3001      	adds	r0, #1
 800e334:	2a30      	cmp	r2, #48	@ 0x30
 800e336:	d0f8      	beq.n	800e32a <_strtod_l+0x1e2>
 800e338:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e33c:	2b08      	cmp	r3, #8
 800e33e:	f200 8476 	bhi.w	800ec2e <_strtod_l+0xae6>
 800e342:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e344:	930a      	str	r3, [sp, #40]	@ 0x28
 800e346:	4607      	mov	r7, r0
 800e348:	2000      	movs	r0, #0
 800e34a:	4603      	mov	r3, r0
 800e34c:	3a30      	subs	r2, #48	@ 0x30
 800e34e:	f100 0101 	add.w	r1, r0, #1
 800e352:	d023      	beq.n	800e39c <_strtod_l+0x254>
 800e354:	440f      	add	r7, r1
 800e356:	eb00 0c03 	add.w	ip, r0, r3
 800e35a:	4619      	mov	r1, r3
 800e35c:	240a      	movs	r4, #10
 800e35e:	4561      	cmp	r1, ip
 800e360:	d10b      	bne.n	800e37a <_strtod_l+0x232>
 800e362:	1c5c      	adds	r4, r3, #1
 800e364:	4403      	add	r3, r0
 800e366:	2b08      	cmp	r3, #8
 800e368:	4404      	add	r4, r0
 800e36a:	dc11      	bgt.n	800e390 <_strtod_l+0x248>
 800e36c:	230a      	movs	r3, #10
 800e36e:	fb03 2909 	mla	r9, r3, r9, r2
 800e372:	2100      	movs	r1, #0
 800e374:	e013      	b.n	800e39e <_strtod_l+0x256>
 800e376:	4628      	mov	r0, r5
 800e378:	e7dc      	b.n	800e334 <_strtod_l+0x1ec>
 800e37a:	2908      	cmp	r1, #8
 800e37c:	f101 0101 	add.w	r1, r1, #1
 800e380:	dc02      	bgt.n	800e388 <_strtod_l+0x240>
 800e382:	fb04 f909 	mul.w	r9, r4, r9
 800e386:	e7ea      	b.n	800e35e <_strtod_l+0x216>
 800e388:	2910      	cmp	r1, #16
 800e38a:	bfd8      	it	le
 800e38c:	4366      	mulle	r6, r4
 800e38e:	e7e6      	b.n	800e35e <_strtod_l+0x216>
 800e390:	2b0f      	cmp	r3, #15
 800e392:	dcee      	bgt.n	800e372 <_strtod_l+0x22a>
 800e394:	230a      	movs	r3, #10
 800e396:	fb03 2606 	mla	r6, r3, r6, r2
 800e39a:	e7ea      	b.n	800e372 <_strtod_l+0x22a>
 800e39c:	461c      	mov	r4, r3
 800e39e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e3a0:	1c5a      	adds	r2, r3, #1
 800e3a2:	9211      	str	r2, [sp, #68]	@ 0x44
 800e3a4:	785a      	ldrb	r2, [r3, #1]
 800e3a6:	4608      	mov	r0, r1
 800e3a8:	4623      	mov	r3, r4
 800e3aa:	e7b7      	b.n	800e31c <_strtod_l+0x1d4>
 800e3ac:	2301      	movs	r3, #1
 800e3ae:	2700      	movs	r7, #0
 800e3b0:	9306      	str	r3, [sp, #24]
 800e3b2:	e786      	b.n	800e2c2 <_strtod_l+0x17a>
 800e3b4:	f04f 0e00 	mov.w	lr, #0
 800e3b8:	f108 0202 	add.w	r2, r8, #2
 800e3bc:	9211      	str	r2, [sp, #68]	@ 0x44
 800e3be:	f898 2002 	ldrb.w	r2, [r8, #2]
 800e3c2:	e78f      	b.n	800e2e4 <_strtod_l+0x19c>
 800e3c4:	f04f 0e01 	mov.w	lr, #1
 800e3c8:	e7f6      	b.n	800e3b8 <_strtod_l+0x270>
 800e3ca:	bf00      	nop
 800e3cc:	08010cb8 	.word	0x08010cb8
 800e3d0:	08010ca0 	.word	0x08010ca0
 800e3d4:	7ff00000 	.word	0x7ff00000
 800e3d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e3da:	1c54      	adds	r4, r2, #1
 800e3dc:	9411      	str	r4, [sp, #68]	@ 0x44
 800e3de:	7852      	ldrb	r2, [r2, #1]
 800e3e0:	2a30      	cmp	r2, #48	@ 0x30
 800e3e2:	d0f9      	beq.n	800e3d8 <_strtod_l+0x290>
 800e3e4:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800e3e8:	2c08      	cmp	r4, #8
 800e3ea:	d881      	bhi.n	800e2f0 <_strtod_l+0x1a8>
 800e3ec:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800e3f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e3f2:	9209      	str	r2, [sp, #36]	@ 0x24
 800e3f4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e3f6:	1c51      	adds	r1, r2, #1
 800e3f8:	9111      	str	r1, [sp, #68]	@ 0x44
 800e3fa:	7852      	ldrb	r2, [r2, #1]
 800e3fc:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800e400:	2c09      	cmp	r4, #9
 800e402:	d938      	bls.n	800e476 <_strtod_l+0x32e>
 800e404:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800e406:	1b0c      	subs	r4, r1, r4
 800e408:	2c08      	cmp	r4, #8
 800e40a:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800e40e:	dc02      	bgt.n	800e416 <_strtod_l+0x2ce>
 800e410:	4564      	cmp	r4, ip
 800e412:	bfa8      	it	ge
 800e414:	4664      	movge	r4, ip
 800e416:	f1be 0f00 	cmp.w	lr, #0
 800e41a:	d000      	beq.n	800e41e <_strtod_l+0x2d6>
 800e41c:	4264      	negs	r4, r4
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d14e      	bne.n	800e4c0 <_strtod_l+0x378>
 800e422:	9b07      	ldr	r3, [sp, #28]
 800e424:	4318      	orrs	r0, r3
 800e426:	f47f aeca 	bne.w	800e1be <_strtod_l+0x76>
 800e42a:	9b06      	ldr	r3, [sp, #24]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	f47f aee2 	bne.w	800e1f6 <_strtod_l+0xae>
 800e432:	2a69      	cmp	r2, #105	@ 0x69
 800e434:	d027      	beq.n	800e486 <_strtod_l+0x33e>
 800e436:	dc24      	bgt.n	800e482 <_strtod_l+0x33a>
 800e438:	2a49      	cmp	r2, #73	@ 0x49
 800e43a:	d024      	beq.n	800e486 <_strtod_l+0x33e>
 800e43c:	2a4e      	cmp	r2, #78	@ 0x4e
 800e43e:	f47f aeda 	bne.w	800e1f6 <_strtod_l+0xae>
 800e442:	4997      	ldr	r1, [pc, #604]	@ (800e6a0 <_strtod_l+0x558>)
 800e444:	a811      	add	r0, sp, #68	@ 0x44
 800e446:	f001 f9ab 	bl	800f7a0 <__match>
 800e44a:	2800      	cmp	r0, #0
 800e44c:	f43f aed3 	beq.w	800e1f6 <_strtod_l+0xae>
 800e450:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e452:	781b      	ldrb	r3, [r3, #0]
 800e454:	2b28      	cmp	r3, #40	@ 0x28
 800e456:	d12d      	bne.n	800e4b4 <_strtod_l+0x36c>
 800e458:	4992      	ldr	r1, [pc, #584]	@ (800e6a4 <_strtod_l+0x55c>)
 800e45a:	aa14      	add	r2, sp, #80	@ 0x50
 800e45c:	a811      	add	r0, sp, #68	@ 0x44
 800e45e:	f001 f9b3 	bl	800f7c8 <__hexnan>
 800e462:	2805      	cmp	r0, #5
 800e464:	d126      	bne.n	800e4b4 <_strtod_l+0x36c>
 800e466:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e468:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800e46c:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e470:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e474:	e6a3      	b.n	800e1be <_strtod_l+0x76>
 800e476:	240a      	movs	r4, #10
 800e478:	fb04 2c0c 	mla	ip, r4, ip, r2
 800e47c:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800e480:	e7b8      	b.n	800e3f4 <_strtod_l+0x2ac>
 800e482:	2a6e      	cmp	r2, #110	@ 0x6e
 800e484:	e7db      	b.n	800e43e <_strtod_l+0x2f6>
 800e486:	4988      	ldr	r1, [pc, #544]	@ (800e6a8 <_strtod_l+0x560>)
 800e488:	a811      	add	r0, sp, #68	@ 0x44
 800e48a:	f001 f989 	bl	800f7a0 <__match>
 800e48e:	2800      	cmp	r0, #0
 800e490:	f43f aeb1 	beq.w	800e1f6 <_strtod_l+0xae>
 800e494:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e496:	4985      	ldr	r1, [pc, #532]	@ (800e6ac <_strtod_l+0x564>)
 800e498:	3b01      	subs	r3, #1
 800e49a:	a811      	add	r0, sp, #68	@ 0x44
 800e49c:	9311      	str	r3, [sp, #68]	@ 0x44
 800e49e:	f001 f97f 	bl	800f7a0 <__match>
 800e4a2:	b910      	cbnz	r0, 800e4aa <_strtod_l+0x362>
 800e4a4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e4a6:	3301      	adds	r3, #1
 800e4a8:	9311      	str	r3, [sp, #68]	@ 0x44
 800e4aa:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800e6c0 <_strtod_l+0x578>
 800e4ae:	f04f 0a00 	mov.w	sl, #0
 800e4b2:	e684      	b.n	800e1be <_strtod_l+0x76>
 800e4b4:	487e      	ldr	r0, [pc, #504]	@ (800e6b0 <_strtod_l+0x568>)
 800e4b6:	f000 feaf 	bl	800f218 <nan>
 800e4ba:	ec5b ab10 	vmov	sl, fp, d0
 800e4be:	e67e      	b.n	800e1be <_strtod_l+0x76>
 800e4c0:	ee07 9a90 	vmov	s15, r9
 800e4c4:	1be2      	subs	r2, r4, r7
 800e4c6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800e4ca:	2d00      	cmp	r5, #0
 800e4cc:	bf08      	it	eq
 800e4ce:	461d      	moveq	r5, r3
 800e4d0:	2b10      	cmp	r3, #16
 800e4d2:	9209      	str	r2, [sp, #36]	@ 0x24
 800e4d4:	461a      	mov	r2, r3
 800e4d6:	bfa8      	it	ge
 800e4d8:	2210      	movge	r2, #16
 800e4da:	2b09      	cmp	r3, #9
 800e4dc:	ec5b ab17 	vmov	sl, fp, d7
 800e4e0:	dc15      	bgt.n	800e50e <_strtod_l+0x3c6>
 800e4e2:	1be1      	subs	r1, r4, r7
 800e4e4:	2900      	cmp	r1, #0
 800e4e6:	f43f ae6a 	beq.w	800e1be <_strtod_l+0x76>
 800e4ea:	eba4 0107 	sub.w	r1, r4, r7
 800e4ee:	dd72      	ble.n	800e5d6 <_strtod_l+0x48e>
 800e4f0:	2916      	cmp	r1, #22
 800e4f2:	dc59      	bgt.n	800e5a8 <_strtod_l+0x460>
 800e4f4:	4b6f      	ldr	r3, [pc, #444]	@ (800e6b4 <_strtod_l+0x56c>)
 800e4f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e4fc:	ed93 7b00 	vldr	d7, [r3]
 800e500:	ec4b ab16 	vmov	d6, sl, fp
 800e504:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e508:	ec5b ab17 	vmov	sl, fp, d7
 800e50c:	e657      	b.n	800e1be <_strtod_l+0x76>
 800e50e:	4969      	ldr	r1, [pc, #420]	@ (800e6b4 <_strtod_l+0x56c>)
 800e510:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800e514:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800e518:	ee06 6a90 	vmov	s13, r6
 800e51c:	2b0f      	cmp	r3, #15
 800e51e:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800e522:	eea7 6b05 	vfma.f64	d6, d7, d5
 800e526:	ec5b ab16 	vmov	sl, fp, d6
 800e52a:	ddda      	ble.n	800e4e2 <_strtod_l+0x39a>
 800e52c:	1a9a      	subs	r2, r3, r2
 800e52e:	1be1      	subs	r1, r4, r7
 800e530:	440a      	add	r2, r1
 800e532:	2a00      	cmp	r2, #0
 800e534:	f340 8094 	ble.w	800e660 <_strtod_l+0x518>
 800e538:	f012 000f 	ands.w	r0, r2, #15
 800e53c:	d00a      	beq.n	800e554 <_strtod_l+0x40c>
 800e53e:	495d      	ldr	r1, [pc, #372]	@ (800e6b4 <_strtod_l+0x56c>)
 800e540:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800e544:	ed91 7b00 	vldr	d7, [r1]
 800e548:	ec4b ab16 	vmov	d6, sl, fp
 800e54c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e550:	ec5b ab17 	vmov	sl, fp, d7
 800e554:	f032 020f 	bics.w	r2, r2, #15
 800e558:	d073      	beq.n	800e642 <_strtod_l+0x4fa>
 800e55a:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800e55e:	dd47      	ble.n	800e5f0 <_strtod_l+0x4a8>
 800e560:	2400      	movs	r4, #0
 800e562:	4625      	mov	r5, r4
 800e564:	9407      	str	r4, [sp, #28]
 800e566:	4626      	mov	r6, r4
 800e568:	9a05      	ldr	r2, [sp, #20]
 800e56a:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800e6c0 <_strtod_l+0x578>
 800e56e:	2322      	movs	r3, #34	@ 0x22
 800e570:	6013      	str	r3, [r2, #0]
 800e572:	f04f 0a00 	mov.w	sl, #0
 800e576:	9b07      	ldr	r3, [sp, #28]
 800e578:	2b00      	cmp	r3, #0
 800e57a:	f43f ae20 	beq.w	800e1be <_strtod_l+0x76>
 800e57e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e580:	9805      	ldr	r0, [sp, #20]
 800e582:	f7ff f957 	bl	800d834 <_Bfree>
 800e586:	9805      	ldr	r0, [sp, #20]
 800e588:	4631      	mov	r1, r6
 800e58a:	f7ff f953 	bl	800d834 <_Bfree>
 800e58e:	9805      	ldr	r0, [sp, #20]
 800e590:	4629      	mov	r1, r5
 800e592:	f7ff f94f 	bl	800d834 <_Bfree>
 800e596:	9907      	ldr	r1, [sp, #28]
 800e598:	9805      	ldr	r0, [sp, #20]
 800e59a:	f7ff f94b 	bl	800d834 <_Bfree>
 800e59e:	9805      	ldr	r0, [sp, #20]
 800e5a0:	4621      	mov	r1, r4
 800e5a2:	f7ff f947 	bl	800d834 <_Bfree>
 800e5a6:	e60a      	b.n	800e1be <_strtod_l+0x76>
 800e5a8:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800e5ac:	1be0      	subs	r0, r4, r7
 800e5ae:	4281      	cmp	r1, r0
 800e5b0:	dbbc      	blt.n	800e52c <_strtod_l+0x3e4>
 800e5b2:	4a40      	ldr	r2, [pc, #256]	@ (800e6b4 <_strtod_l+0x56c>)
 800e5b4:	f1c3 030f 	rsb	r3, r3, #15
 800e5b8:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800e5bc:	ed91 7b00 	vldr	d7, [r1]
 800e5c0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e5c2:	ec4b ab16 	vmov	d6, sl, fp
 800e5c6:	1acb      	subs	r3, r1, r3
 800e5c8:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800e5cc:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e5d0:	ed92 6b00 	vldr	d6, [r2]
 800e5d4:	e796      	b.n	800e504 <_strtod_l+0x3bc>
 800e5d6:	3116      	adds	r1, #22
 800e5d8:	dba8      	blt.n	800e52c <_strtod_l+0x3e4>
 800e5da:	4b36      	ldr	r3, [pc, #216]	@ (800e6b4 <_strtod_l+0x56c>)
 800e5dc:	1b3c      	subs	r4, r7, r4
 800e5de:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800e5e2:	ed94 7b00 	vldr	d7, [r4]
 800e5e6:	ec4b ab16 	vmov	d6, sl, fp
 800e5ea:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e5ee:	e78b      	b.n	800e508 <_strtod_l+0x3c0>
 800e5f0:	2000      	movs	r0, #0
 800e5f2:	ec4b ab17 	vmov	d7, sl, fp
 800e5f6:	4e30      	ldr	r6, [pc, #192]	@ (800e6b8 <_strtod_l+0x570>)
 800e5f8:	1112      	asrs	r2, r2, #4
 800e5fa:	4601      	mov	r1, r0
 800e5fc:	2a01      	cmp	r2, #1
 800e5fe:	dc23      	bgt.n	800e648 <_strtod_l+0x500>
 800e600:	b108      	cbz	r0, 800e606 <_strtod_l+0x4be>
 800e602:	ec5b ab17 	vmov	sl, fp, d7
 800e606:	4a2c      	ldr	r2, [pc, #176]	@ (800e6b8 <_strtod_l+0x570>)
 800e608:	482c      	ldr	r0, [pc, #176]	@ (800e6bc <_strtod_l+0x574>)
 800e60a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800e60e:	ed92 7b00 	vldr	d7, [r2]
 800e612:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e616:	ec4b ab16 	vmov	d6, sl, fp
 800e61a:	4a29      	ldr	r2, [pc, #164]	@ (800e6c0 <_strtod_l+0x578>)
 800e61c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e620:	ee17 1a90 	vmov	r1, s15
 800e624:	400a      	ands	r2, r1
 800e626:	4282      	cmp	r2, r0
 800e628:	ec5b ab17 	vmov	sl, fp, d7
 800e62c:	d898      	bhi.n	800e560 <_strtod_l+0x418>
 800e62e:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800e632:	4282      	cmp	r2, r0
 800e634:	bf86      	itte	hi
 800e636:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800e6c4 <_strtod_l+0x57c>
 800e63a:	f04f 3aff 	movhi.w	sl, #4294967295
 800e63e:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800e642:	2200      	movs	r2, #0
 800e644:	9206      	str	r2, [sp, #24]
 800e646:	e076      	b.n	800e736 <_strtod_l+0x5ee>
 800e648:	f012 0f01 	tst.w	r2, #1
 800e64c:	d004      	beq.n	800e658 <_strtod_l+0x510>
 800e64e:	ed96 6b00 	vldr	d6, [r6]
 800e652:	2001      	movs	r0, #1
 800e654:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e658:	3101      	adds	r1, #1
 800e65a:	1052      	asrs	r2, r2, #1
 800e65c:	3608      	adds	r6, #8
 800e65e:	e7cd      	b.n	800e5fc <_strtod_l+0x4b4>
 800e660:	d0ef      	beq.n	800e642 <_strtod_l+0x4fa>
 800e662:	4252      	negs	r2, r2
 800e664:	f012 000f 	ands.w	r0, r2, #15
 800e668:	d00a      	beq.n	800e680 <_strtod_l+0x538>
 800e66a:	4912      	ldr	r1, [pc, #72]	@ (800e6b4 <_strtod_l+0x56c>)
 800e66c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800e670:	ed91 7b00 	vldr	d7, [r1]
 800e674:	ec4b ab16 	vmov	d6, sl, fp
 800e678:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e67c:	ec5b ab17 	vmov	sl, fp, d7
 800e680:	1112      	asrs	r2, r2, #4
 800e682:	d0de      	beq.n	800e642 <_strtod_l+0x4fa>
 800e684:	2a1f      	cmp	r2, #31
 800e686:	dd1f      	ble.n	800e6c8 <_strtod_l+0x580>
 800e688:	2400      	movs	r4, #0
 800e68a:	4625      	mov	r5, r4
 800e68c:	9407      	str	r4, [sp, #28]
 800e68e:	4626      	mov	r6, r4
 800e690:	9a05      	ldr	r2, [sp, #20]
 800e692:	2322      	movs	r3, #34	@ 0x22
 800e694:	f04f 0a00 	mov.w	sl, #0
 800e698:	f04f 0b00 	mov.w	fp, #0
 800e69c:	6013      	str	r3, [r2, #0]
 800e69e:	e76a      	b.n	800e576 <_strtod_l+0x42e>
 800e6a0:	08010a8d 	.word	0x08010a8d
 800e6a4:	08010ca4 	.word	0x08010ca4
 800e6a8:	08010a85 	.word	0x08010a85
 800e6ac:	08010abc 	.word	0x08010abc
 800e6b0:	08010e4d 	.word	0x08010e4d
 800e6b4:	08010bd8 	.word	0x08010bd8
 800e6b8:	08010bb0 	.word	0x08010bb0
 800e6bc:	7ca00000 	.word	0x7ca00000
 800e6c0:	7ff00000 	.word	0x7ff00000
 800e6c4:	7fefffff 	.word	0x7fefffff
 800e6c8:	f012 0110 	ands.w	r1, r2, #16
 800e6cc:	bf18      	it	ne
 800e6ce:	216a      	movne	r1, #106	@ 0x6a
 800e6d0:	9106      	str	r1, [sp, #24]
 800e6d2:	ec4b ab17 	vmov	d7, sl, fp
 800e6d6:	49b0      	ldr	r1, [pc, #704]	@ (800e998 <_strtod_l+0x850>)
 800e6d8:	2000      	movs	r0, #0
 800e6da:	07d6      	lsls	r6, r2, #31
 800e6dc:	d504      	bpl.n	800e6e8 <_strtod_l+0x5a0>
 800e6de:	ed91 6b00 	vldr	d6, [r1]
 800e6e2:	2001      	movs	r0, #1
 800e6e4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e6e8:	1052      	asrs	r2, r2, #1
 800e6ea:	f101 0108 	add.w	r1, r1, #8
 800e6ee:	d1f4      	bne.n	800e6da <_strtod_l+0x592>
 800e6f0:	b108      	cbz	r0, 800e6f6 <_strtod_l+0x5ae>
 800e6f2:	ec5b ab17 	vmov	sl, fp, d7
 800e6f6:	9a06      	ldr	r2, [sp, #24]
 800e6f8:	b1b2      	cbz	r2, 800e728 <_strtod_l+0x5e0>
 800e6fa:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800e6fe:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800e702:	2a00      	cmp	r2, #0
 800e704:	4658      	mov	r0, fp
 800e706:	dd0f      	ble.n	800e728 <_strtod_l+0x5e0>
 800e708:	2a1f      	cmp	r2, #31
 800e70a:	dd55      	ble.n	800e7b8 <_strtod_l+0x670>
 800e70c:	2a34      	cmp	r2, #52	@ 0x34
 800e70e:	bfde      	ittt	le
 800e710:	f04f 32ff 	movle.w	r2, #4294967295
 800e714:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800e718:	408a      	lslle	r2, r1
 800e71a:	f04f 0a00 	mov.w	sl, #0
 800e71e:	bfcc      	ite	gt
 800e720:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e724:	ea02 0b00 	andle.w	fp, r2, r0
 800e728:	ec4b ab17 	vmov	d7, sl, fp
 800e72c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e734:	d0a8      	beq.n	800e688 <_strtod_l+0x540>
 800e736:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e738:	9805      	ldr	r0, [sp, #20]
 800e73a:	f8cd 9000 	str.w	r9, [sp]
 800e73e:	462a      	mov	r2, r5
 800e740:	f7ff f8e0 	bl	800d904 <__s2b>
 800e744:	9007      	str	r0, [sp, #28]
 800e746:	2800      	cmp	r0, #0
 800e748:	f43f af0a 	beq.w	800e560 <_strtod_l+0x418>
 800e74c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e74e:	1b3f      	subs	r7, r7, r4
 800e750:	2b00      	cmp	r3, #0
 800e752:	bfb4      	ite	lt
 800e754:	463b      	movlt	r3, r7
 800e756:	2300      	movge	r3, #0
 800e758:	930a      	str	r3, [sp, #40]	@ 0x28
 800e75a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e75c:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 800e988 <_strtod_l+0x840>
 800e760:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e764:	2400      	movs	r4, #0
 800e766:	930d      	str	r3, [sp, #52]	@ 0x34
 800e768:	4625      	mov	r5, r4
 800e76a:	9b07      	ldr	r3, [sp, #28]
 800e76c:	9805      	ldr	r0, [sp, #20]
 800e76e:	6859      	ldr	r1, [r3, #4]
 800e770:	f7ff f820 	bl	800d7b4 <_Balloc>
 800e774:	4606      	mov	r6, r0
 800e776:	2800      	cmp	r0, #0
 800e778:	f43f aef6 	beq.w	800e568 <_strtod_l+0x420>
 800e77c:	9b07      	ldr	r3, [sp, #28]
 800e77e:	691a      	ldr	r2, [r3, #16]
 800e780:	ec4b ab19 	vmov	d9, sl, fp
 800e784:	3202      	adds	r2, #2
 800e786:	f103 010c 	add.w	r1, r3, #12
 800e78a:	0092      	lsls	r2, r2, #2
 800e78c:	300c      	adds	r0, #12
 800e78e:	f000 fd33 	bl	800f1f8 <memcpy>
 800e792:	eeb0 0b49 	vmov.f64	d0, d9
 800e796:	9805      	ldr	r0, [sp, #20]
 800e798:	aa14      	add	r2, sp, #80	@ 0x50
 800e79a:	a913      	add	r1, sp, #76	@ 0x4c
 800e79c:	f7ff fbee 	bl	800df7c <__d2b>
 800e7a0:	9012      	str	r0, [sp, #72]	@ 0x48
 800e7a2:	2800      	cmp	r0, #0
 800e7a4:	f43f aee0 	beq.w	800e568 <_strtod_l+0x420>
 800e7a8:	9805      	ldr	r0, [sp, #20]
 800e7aa:	2101      	movs	r1, #1
 800e7ac:	f7ff f940 	bl	800da30 <__i2b>
 800e7b0:	4605      	mov	r5, r0
 800e7b2:	b940      	cbnz	r0, 800e7c6 <_strtod_l+0x67e>
 800e7b4:	2500      	movs	r5, #0
 800e7b6:	e6d7      	b.n	800e568 <_strtod_l+0x420>
 800e7b8:	f04f 31ff 	mov.w	r1, #4294967295
 800e7bc:	fa01 f202 	lsl.w	r2, r1, r2
 800e7c0:	ea02 0a0a 	and.w	sl, r2, sl
 800e7c4:	e7b0      	b.n	800e728 <_strtod_l+0x5e0>
 800e7c6:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800e7c8:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800e7ca:	2f00      	cmp	r7, #0
 800e7cc:	bfab      	itete	ge
 800e7ce:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800e7d0:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800e7d2:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800e7d6:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800e7da:	bfac      	ite	ge
 800e7dc:	eb07 0903 	addge.w	r9, r7, r3
 800e7e0:	eba3 0807 	sublt.w	r8, r3, r7
 800e7e4:	9b06      	ldr	r3, [sp, #24]
 800e7e6:	1aff      	subs	r7, r7, r3
 800e7e8:	4417      	add	r7, r2
 800e7ea:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800e7ee:	4a6b      	ldr	r2, [pc, #428]	@ (800e99c <_strtod_l+0x854>)
 800e7f0:	3f01      	subs	r7, #1
 800e7f2:	4297      	cmp	r7, r2
 800e7f4:	da51      	bge.n	800e89a <_strtod_l+0x752>
 800e7f6:	1bd1      	subs	r1, r2, r7
 800e7f8:	291f      	cmp	r1, #31
 800e7fa:	eba3 0301 	sub.w	r3, r3, r1
 800e7fe:	f04f 0201 	mov.w	r2, #1
 800e802:	dc3e      	bgt.n	800e882 <_strtod_l+0x73a>
 800e804:	408a      	lsls	r2, r1
 800e806:	920c      	str	r2, [sp, #48]	@ 0x30
 800e808:	2200      	movs	r2, #0
 800e80a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e80c:	eb09 0703 	add.w	r7, r9, r3
 800e810:	4498      	add	r8, r3
 800e812:	9b06      	ldr	r3, [sp, #24]
 800e814:	45b9      	cmp	r9, r7
 800e816:	4498      	add	r8, r3
 800e818:	464b      	mov	r3, r9
 800e81a:	bfa8      	it	ge
 800e81c:	463b      	movge	r3, r7
 800e81e:	4543      	cmp	r3, r8
 800e820:	bfa8      	it	ge
 800e822:	4643      	movge	r3, r8
 800e824:	2b00      	cmp	r3, #0
 800e826:	bfc2      	ittt	gt
 800e828:	1aff      	subgt	r7, r7, r3
 800e82a:	eba8 0803 	subgt.w	r8, r8, r3
 800e82e:	eba9 0903 	subgt.w	r9, r9, r3
 800e832:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e834:	2b00      	cmp	r3, #0
 800e836:	dd16      	ble.n	800e866 <_strtod_l+0x71e>
 800e838:	4629      	mov	r1, r5
 800e83a:	9805      	ldr	r0, [sp, #20]
 800e83c:	461a      	mov	r2, r3
 800e83e:	f7ff f9b7 	bl	800dbb0 <__pow5mult>
 800e842:	4605      	mov	r5, r0
 800e844:	2800      	cmp	r0, #0
 800e846:	d0b5      	beq.n	800e7b4 <_strtod_l+0x66c>
 800e848:	4601      	mov	r1, r0
 800e84a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e84c:	9805      	ldr	r0, [sp, #20]
 800e84e:	f7ff f905 	bl	800da5c <__multiply>
 800e852:	900f      	str	r0, [sp, #60]	@ 0x3c
 800e854:	2800      	cmp	r0, #0
 800e856:	f43f ae87 	beq.w	800e568 <_strtod_l+0x420>
 800e85a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e85c:	9805      	ldr	r0, [sp, #20]
 800e85e:	f7fe ffe9 	bl	800d834 <_Bfree>
 800e862:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e864:	9312      	str	r3, [sp, #72]	@ 0x48
 800e866:	2f00      	cmp	r7, #0
 800e868:	dc1b      	bgt.n	800e8a2 <_strtod_l+0x75a>
 800e86a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	dd21      	ble.n	800e8b4 <_strtod_l+0x76c>
 800e870:	4631      	mov	r1, r6
 800e872:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e874:	9805      	ldr	r0, [sp, #20]
 800e876:	f7ff f99b 	bl	800dbb0 <__pow5mult>
 800e87a:	4606      	mov	r6, r0
 800e87c:	b9d0      	cbnz	r0, 800e8b4 <_strtod_l+0x76c>
 800e87e:	2600      	movs	r6, #0
 800e880:	e672      	b.n	800e568 <_strtod_l+0x420>
 800e882:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800e886:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800e88a:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800e88e:	37e2      	adds	r7, #226	@ 0xe2
 800e890:	fa02 f107 	lsl.w	r1, r2, r7
 800e894:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e896:	920c      	str	r2, [sp, #48]	@ 0x30
 800e898:	e7b8      	b.n	800e80c <_strtod_l+0x6c4>
 800e89a:	2200      	movs	r2, #0
 800e89c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e89e:	2201      	movs	r2, #1
 800e8a0:	e7f9      	b.n	800e896 <_strtod_l+0x74e>
 800e8a2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e8a4:	9805      	ldr	r0, [sp, #20]
 800e8a6:	463a      	mov	r2, r7
 800e8a8:	f7ff f9dc 	bl	800dc64 <__lshift>
 800e8ac:	9012      	str	r0, [sp, #72]	@ 0x48
 800e8ae:	2800      	cmp	r0, #0
 800e8b0:	d1db      	bne.n	800e86a <_strtod_l+0x722>
 800e8b2:	e659      	b.n	800e568 <_strtod_l+0x420>
 800e8b4:	f1b8 0f00 	cmp.w	r8, #0
 800e8b8:	dd07      	ble.n	800e8ca <_strtod_l+0x782>
 800e8ba:	4631      	mov	r1, r6
 800e8bc:	9805      	ldr	r0, [sp, #20]
 800e8be:	4642      	mov	r2, r8
 800e8c0:	f7ff f9d0 	bl	800dc64 <__lshift>
 800e8c4:	4606      	mov	r6, r0
 800e8c6:	2800      	cmp	r0, #0
 800e8c8:	d0d9      	beq.n	800e87e <_strtod_l+0x736>
 800e8ca:	f1b9 0f00 	cmp.w	r9, #0
 800e8ce:	dd08      	ble.n	800e8e2 <_strtod_l+0x79a>
 800e8d0:	4629      	mov	r1, r5
 800e8d2:	9805      	ldr	r0, [sp, #20]
 800e8d4:	464a      	mov	r2, r9
 800e8d6:	f7ff f9c5 	bl	800dc64 <__lshift>
 800e8da:	4605      	mov	r5, r0
 800e8dc:	2800      	cmp	r0, #0
 800e8de:	f43f ae43 	beq.w	800e568 <_strtod_l+0x420>
 800e8e2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e8e4:	9805      	ldr	r0, [sp, #20]
 800e8e6:	4632      	mov	r2, r6
 800e8e8:	f7ff fa44 	bl	800dd74 <__mdiff>
 800e8ec:	4604      	mov	r4, r0
 800e8ee:	2800      	cmp	r0, #0
 800e8f0:	f43f ae3a 	beq.w	800e568 <_strtod_l+0x420>
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800e8fa:	60c3      	str	r3, [r0, #12]
 800e8fc:	4629      	mov	r1, r5
 800e8fe:	f7ff fa1d 	bl	800dd3c <__mcmp>
 800e902:	2800      	cmp	r0, #0
 800e904:	da4e      	bge.n	800e9a4 <_strtod_l+0x85c>
 800e906:	ea58 080a 	orrs.w	r8, r8, sl
 800e90a:	d174      	bne.n	800e9f6 <_strtod_l+0x8ae>
 800e90c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e910:	2b00      	cmp	r3, #0
 800e912:	d170      	bne.n	800e9f6 <_strtod_l+0x8ae>
 800e914:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e918:	0d1b      	lsrs	r3, r3, #20
 800e91a:	051b      	lsls	r3, r3, #20
 800e91c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e920:	d969      	bls.n	800e9f6 <_strtod_l+0x8ae>
 800e922:	6963      	ldr	r3, [r4, #20]
 800e924:	b913      	cbnz	r3, 800e92c <_strtod_l+0x7e4>
 800e926:	6923      	ldr	r3, [r4, #16]
 800e928:	2b01      	cmp	r3, #1
 800e92a:	dd64      	ble.n	800e9f6 <_strtod_l+0x8ae>
 800e92c:	4621      	mov	r1, r4
 800e92e:	2201      	movs	r2, #1
 800e930:	9805      	ldr	r0, [sp, #20]
 800e932:	f7ff f997 	bl	800dc64 <__lshift>
 800e936:	4629      	mov	r1, r5
 800e938:	4604      	mov	r4, r0
 800e93a:	f7ff f9ff 	bl	800dd3c <__mcmp>
 800e93e:	2800      	cmp	r0, #0
 800e940:	dd59      	ble.n	800e9f6 <_strtod_l+0x8ae>
 800e942:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e946:	9a06      	ldr	r2, [sp, #24]
 800e948:	0d1b      	lsrs	r3, r3, #20
 800e94a:	051b      	lsls	r3, r3, #20
 800e94c:	2a00      	cmp	r2, #0
 800e94e:	d070      	beq.n	800ea32 <_strtod_l+0x8ea>
 800e950:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e954:	d86d      	bhi.n	800ea32 <_strtod_l+0x8ea>
 800e956:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e95a:	f67f ae99 	bls.w	800e690 <_strtod_l+0x548>
 800e95e:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 800e990 <_strtod_l+0x848>
 800e962:	ec4b ab16 	vmov	d6, sl, fp
 800e966:	4b0e      	ldr	r3, [pc, #56]	@ (800e9a0 <_strtod_l+0x858>)
 800e968:	ee26 7b07 	vmul.f64	d7, d6, d7
 800e96c:	ee17 2a90 	vmov	r2, s15
 800e970:	4013      	ands	r3, r2
 800e972:	ec5b ab17 	vmov	sl, fp, d7
 800e976:	2b00      	cmp	r3, #0
 800e978:	f47f ae01 	bne.w	800e57e <_strtod_l+0x436>
 800e97c:	9a05      	ldr	r2, [sp, #20]
 800e97e:	2322      	movs	r3, #34	@ 0x22
 800e980:	6013      	str	r3, [r2, #0]
 800e982:	e5fc      	b.n	800e57e <_strtod_l+0x436>
 800e984:	f3af 8000 	nop.w
 800e988:	ffc00000 	.word	0xffc00000
 800e98c:	41dfffff 	.word	0x41dfffff
 800e990:	00000000 	.word	0x00000000
 800e994:	39500000 	.word	0x39500000
 800e998:	08010cd0 	.word	0x08010cd0
 800e99c:	fffffc02 	.word	0xfffffc02
 800e9a0:	7ff00000 	.word	0x7ff00000
 800e9a4:	46d9      	mov	r9, fp
 800e9a6:	d15d      	bne.n	800ea64 <_strtod_l+0x91c>
 800e9a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e9ac:	f1b8 0f00 	cmp.w	r8, #0
 800e9b0:	d02a      	beq.n	800ea08 <_strtod_l+0x8c0>
 800e9b2:	4aab      	ldr	r2, [pc, #684]	@ (800ec60 <_strtod_l+0xb18>)
 800e9b4:	4293      	cmp	r3, r2
 800e9b6:	d12a      	bne.n	800ea0e <_strtod_l+0x8c6>
 800e9b8:	9b06      	ldr	r3, [sp, #24]
 800e9ba:	4652      	mov	r2, sl
 800e9bc:	b1fb      	cbz	r3, 800e9fe <_strtod_l+0x8b6>
 800e9be:	4ba9      	ldr	r3, [pc, #676]	@ (800ec64 <_strtod_l+0xb1c>)
 800e9c0:	ea0b 0303 	and.w	r3, fp, r3
 800e9c4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e9c8:	f04f 31ff 	mov.w	r1, #4294967295
 800e9cc:	d81a      	bhi.n	800ea04 <_strtod_l+0x8bc>
 800e9ce:	0d1b      	lsrs	r3, r3, #20
 800e9d0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e9d4:	fa01 f303 	lsl.w	r3, r1, r3
 800e9d8:	429a      	cmp	r2, r3
 800e9da:	d118      	bne.n	800ea0e <_strtod_l+0x8c6>
 800e9dc:	4ba2      	ldr	r3, [pc, #648]	@ (800ec68 <_strtod_l+0xb20>)
 800e9de:	4599      	cmp	r9, r3
 800e9e0:	d102      	bne.n	800e9e8 <_strtod_l+0x8a0>
 800e9e2:	3201      	adds	r2, #1
 800e9e4:	f43f adc0 	beq.w	800e568 <_strtod_l+0x420>
 800e9e8:	4b9e      	ldr	r3, [pc, #632]	@ (800ec64 <_strtod_l+0xb1c>)
 800e9ea:	ea09 0303 	and.w	r3, r9, r3
 800e9ee:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800e9f2:	f04f 0a00 	mov.w	sl, #0
 800e9f6:	9b06      	ldr	r3, [sp, #24]
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d1b0      	bne.n	800e95e <_strtod_l+0x816>
 800e9fc:	e5bf      	b.n	800e57e <_strtod_l+0x436>
 800e9fe:	f04f 33ff 	mov.w	r3, #4294967295
 800ea02:	e7e9      	b.n	800e9d8 <_strtod_l+0x890>
 800ea04:	460b      	mov	r3, r1
 800ea06:	e7e7      	b.n	800e9d8 <_strtod_l+0x890>
 800ea08:	ea53 030a 	orrs.w	r3, r3, sl
 800ea0c:	d099      	beq.n	800e942 <_strtod_l+0x7fa>
 800ea0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea10:	b1c3      	cbz	r3, 800ea44 <_strtod_l+0x8fc>
 800ea12:	ea13 0f09 	tst.w	r3, r9
 800ea16:	d0ee      	beq.n	800e9f6 <_strtod_l+0x8ae>
 800ea18:	9a06      	ldr	r2, [sp, #24]
 800ea1a:	4650      	mov	r0, sl
 800ea1c:	4659      	mov	r1, fp
 800ea1e:	f1b8 0f00 	cmp.w	r8, #0
 800ea22:	d013      	beq.n	800ea4c <_strtod_l+0x904>
 800ea24:	f7ff fb75 	bl	800e112 <sulp>
 800ea28:	ee39 7b00 	vadd.f64	d7, d9, d0
 800ea2c:	ec5b ab17 	vmov	sl, fp, d7
 800ea30:	e7e1      	b.n	800e9f6 <_strtod_l+0x8ae>
 800ea32:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ea36:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ea3a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ea3e:	f04f 3aff 	mov.w	sl, #4294967295
 800ea42:	e7d8      	b.n	800e9f6 <_strtod_l+0x8ae>
 800ea44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ea46:	ea13 0f0a 	tst.w	r3, sl
 800ea4a:	e7e4      	b.n	800ea16 <_strtod_l+0x8ce>
 800ea4c:	f7ff fb61 	bl	800e112 <sulp>
 800ea50:	ee39 0b40 	vsub.f64	d0, d9, d0
 800ea54:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800ea58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea5c:	ec5b ab10 	vmov	sl, fp, d0
 800ea60:	d1c9      	bne.n	800e9f6 <_strtod_l+0x8ae>
 800ea62:	e615      	b.n	800e690 <_strtod_l+0x548>
 800ea64:	4629      	mov	r1, r5
 800ea66:	4620      	mov	r0, r4
 800ea68:	f7ff fae0 	bl	800e02c <__ratio>
 800ea6c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800ea70:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800ea74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea78:	d85d      	bhi.n	800eb36 <_strtod_l+0x9ee>
 800ea7a:	f1b8 0f00 	cmp.w	r8, #0
 800ea7e:	d164      	bne.n	800eb4a <_strtod_l+0xa02>
 800ea80:	f1ba 0f00 	cmp.w	sl, #0
 800ea84:	d14b      	bne.n	800eb1e <_strtod_l+0x9d6>
 800ea86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ea8a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d160      	bne.n	800eb54 <_strtod_l+0xa0c>
 800ea92:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800ea96:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800ea9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea9e:	d401      	bmi.n	800eaa4 <_strtod_l+0x95c>
 800eaa0:	ee20 8b08 	vmul.f64	d8, d0, d8
 800eaa4:	eeb1 ab48 	vneg.f64	d10, d8
 800eaa8:	486e      	ldr	r0, [pc, #440]	@ (800ec64 <_strtod_l+0xb1c>)
 800eaaa:	4970      	ldr	r1, [pc, #448]	@ (800ec6c <_strtod_l+0xb24>)
 800eaac:	ea09 0700 	and.w	r7, r9, r0
 800eab0:	428f      	cmp	r7, r1
 800eab2:	ec53 2b1a 	vmov	r2, r3, d10
 800eab6:	d17d      	bne.n	800ebb4 <_strtod_l+0xa6c>
 800eab8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800eabc:	ec4b ab1c 	vmov	d12, sl, fp
 800eac0:	eeb0 0b4c 	vmov.f64	d0, d12
 800eac4:	f7ff f9ea 	bl	800de9c <__ulp>
 800eac8:	4866      	ldr	r0, [pc, #408]	@ (800ec64 <_strtod_l+0xb1c>)
 800eaca:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800eace:	ee1c 3a90 	vmov	r3, s25
 800ead2:	4a67      	ldr	r2, [pc, #412]	@ (800ec70 <_strtod_l+0xb28>)
 800ead4:	ea03 0100 	and.w	r1, r3, r0
 800ead8:	4291      	cmp	r1, r2
 800eada:	ec5b ab1c 	vmov	sl, fp, d12
 800eade:	d93c      	bls.n	800eb5a <_strtod_l+0xa12>
 800eae0:	ee19 2a90 	vmov	r2, s19
 800eae4:	4b60      	ldr	r3, [pc, #384]	@ (800ec68 <_strtod_l+0xb20>)
 800eae6:	429a      	cmp	r2, r3
 800eae8:	d104      	bne.n	800eaf4 <_strtod_l+0x9ac>
 800eaea:	ee19 3a10 	vmov	r3, s18
 800eaee:	3301      	adds	r3, #1
 800eaf0:	f43f ad3a 	beq.w	800e568 <_strtod_l+0x420>
 800eaf4:	f8df b170 	ldr.w	fp, [pc, #368]	@ 800ec68 <_strtod_l+0xb20>
 800eaf8:	f04f 3aff 	mov.w	sl, #4294967295
 800eafc:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800eafe:	9805      	ldr	r0, [sp, #20]
 800eb00:	f7fe fe98 	bl	800d834 <_Bfree>
 800eb04:	9805      	ldr	r0, [sp, #20]
 800eb06:	4631      	mov	r1, r6
 800eb08:	f7fe fe94 	bl	800d834 <_Bfree>
 800eb0c:	9805      	ldr	r0, [sp, #20]
 800eb0e:	4629      	mov	r1, r5
 800eb10:	f7fe fe90 	bl	800d834 <_Bfree>
 800eb14:	9805      	ldr	r0, [sp, #20]
 800eb16:	4621      	mov	r1, r4
 800eb18:	f7fe fe8c 	bl	800d834 <_Bfree>
 800eb1c:	e625      	b.n	800e76a <_strtod_l+0x622>
 800eb1e:	f1ba 0f01 	cmp.w	sl, #1
 800eb22:	d103      	bne.n	800eb2c <_strtod_l+0x9e4>
 800eb24:	f1bb 0f00 	cmp.w	fp, #0
 800eb28:	f43f adb2 	beq.w	800e690 <_strtod_l+0x548>
 800eb2c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800eb30:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800eb34:	e7b8      	b.n	800eaa8 <_strtod_l+0x960>
 800eb36:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800eb3a:	ee20 8b08 	vmul.f64	d8, d0, d8
 800eb3e:	f1b8 0f00 	cmp.w	r8, #0
 800eb42:	d0af      	beq.n	800eaa4 <_strtod_l+0x95c>
 800eb44:	eeb0 ab48 	vmov.f64	d10, d8
 800eb48:	e7ae      	b.n	800eaa8 <_strtod_l+0x960>
 800eb4a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800eb4e:	eeb0 8b4a 	vmov.f64	d8, d10
 800eb52:	e7a9      	b.n	800eaa8 <_strtod_l+0x960>
 800eb54:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800eb58:	e7a6      	b.n	800eaa8 <_strtod_l+0x960>
 800eb5a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800eb5e:	9b06      	ldr	r3, [sp, #24]
 800eb60:	46d9      	mov	r9, fp
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d1ca      	bne.n	800eafc <_strtod_l+0x9b4>
 800eb66:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800eb6a:	0d1b      	lsrs	r3, r3, #20
 800eb6c:	051b      	lsls	r3, r3, #20
 800eb6e:	429f      	cmp	r7, r3
 800eb70:	d1c4      	bne.n	800eafc <_strtod_l+0x9b4>
 800eb72:	ec51 0b18 	vmov	r0, r1, d8
 800eb76:	f7f1 fddf 	bl	8000738 <__aeabi_d2lz>
 800eb7a:	f7f1 fd97 	bl	80006ac <__aeabi_l2d>
 800eb7e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800eb82:	ec41 0b17 	vmov	d7, r0, r1
 800eb86:	ea49 090a 	orr.w	r9, r9, sl
 800eb8a:	ea59 0908 	orrs.w	r9, r9, r8
 800eb8e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800eb92:	d03c      	beq.n	800ec0e <_strtod_l+0xac6>
 800eb94:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800ec48 <_strtod_l+0xb00>
 800eb98:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800eb9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eba0:	f53f aced 	bmi.w	800e57e <_strtod_l+0x436>
 800eba4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800ec50 <_strtod_l+0xb08>
 800eba8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ebac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebb0:	dda4      	ble.n	800eafc <_strtod_l+0x9b4>
 800ebb2:	e4e4      	b.n	800e57e <_strtod_l+0x436>
 800ebb4:	9906      	ldr	r1, [sp, #24]
 800ebb6:	b1e1      	cbz	r1, 800ebf2 <_strtod_l+0xaaa>
 800ebb8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800ebbc:	d819      	bhi.n	800ebf2 <_strtod_l+0xaaa>
 800ebbe:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800ebc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebc6:	d811      	bhi.n	800ebec <_strtod_l+0xaa4>
 800ebc8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800ebcc:	ee18 3a10 	vmov	r3, s16
 800ebd0:	2b01      	cmp	r3, #1
 800ebd2:	bf38      	it	cc
 800ebd4:	2301      	movcc	r3, #1
 800ebd6:	ee08 3a10 	vmov	s16, r3
 800ebda:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800ebde:	f1b8 0f00 	cmp.w	r8, #0
 800ebe2:	d111      	bne.n	800ec08 <_strtod_l+0xac0>
 800ebe4:	eeb1 7b48 	vneg.f64	d7, d8
 800ebe8:	ec53 2b17 	vmov	r2, r3, d7
 800ebec:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800ebf0:	1bcb      	subs	r3, r1, r7
 800ebf2:	eeb0 0b49 	vmov.f64	d0, d9
 800ebf6:	ec43 2b1a 	vmov	d10, r2, r3
 800ebfa:	f7ff f94f 	bl	800de9c <__ulp>
 800ebfe:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800ec02:	ec5b ab19 	vmov	sl, fp, d9
 800ec06:	e7aa      	b.n	800eb5e <_strtod_l+0xa16>
 800ec08:	eeb0 7b48 	vmov.f64	d7, d8
 800ec0c:	e7ec      	b.n	800ebe8 <_strtod_l+0xaa0>
 800ec0e:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 800ec58 <_strtod_l+0xb10>
 800ec12:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ec16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec1a:	f57f af6f 	bpl.w	800eafc <_strtod_l+0x9b4>
 800ec1e:	e4ae      	b.n	800e57e <_strtod_l+0x436>
 800ec20:	2300      	movs	r3, #0
 800ec22:	9308      	str	r3, [sp, #32]
 800ec24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ec26:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ec28:	6013      	str	r3, [r2, #0]
 800ec2a:	f7ff bacc 	b.w	800e1c6 <_strtod_l+0x7e>
 800ec2e:	2a65      	cmp	r2, #101	@ 0x65
 800ec30:	f43f abbc 	beq.w	800e3ac <_strtod_l+0x264>
 800ec34:	2a45      	cmp	r2, #69	@ 0x45
 800ec36:	f43f abb9 	beq.w	800e3ac <_strtod_l+0x264>
 800ec3a:	2301      	movs	r3, #1
 800ec3c:	9306      	str	r3, [sp, #24]
 800ec3e:	f7ff bbf0 	b.w	800e422 <_strtod_l+0x2da>
 800ec42:	bf00      	nop
 800ec44:	f3af 8000 	nop.w
 800ec48:	94a03595 	.word	0x94a03595
 800ec4c:	3fdfffff 	.word	0x3fdfffff
 800ec50:	35afe535 	.word	0x35afe535
 800ec54:	3fe00000 	.word	0x3fe00000
 800ec58:	94a03595 	.word	0x94a03595
 800ec5c:	3fcfffff 	.word	0x3fcfffff
 800ec60:	000fffff 	.word	0x000fffff
 800ec64:	7ff00000 	.word	0x7ff00000
 800ec68:	7fefffff 	.word	0x7fefffff
 800ec6c:	7fe00000 	.word	0x7fe00000
 800ec70:	7c9fffff 	.word	0x7c9fffff

0800ec74 <_strtod_r>:
 800ec74:	4b01      	ldr	r3, [pc, #4]	@ (800ec7c <_strtod_r+0x8>)
 800ec76:	f7ff ba67 	b.w	800e148 <_strtod_l>
 800ec7a:	bf00      	nop
 800ec7c:	24000070 	.word	0x24000070

0800ec80 <_strtol_l.constprop.0>:
 800ec80:	2b24      	cmp	r3, #36	@ 0x24
 800ec82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec86:	4686      	mov	lr, r0
 800ec88:	4690      	mov	r8, r2
 800ec8a:	d801      	bhi.n	800ec90 <_strtol_l.constprop.0+0x10>
 800ec8c:	2b01      	cmp	r3, #1
 800ec8e:	d106      	bne.n	800ec9e <_strtol_l.constprop.0+0x1e>
 800ec90:	f7fd fe7e 	bl	800c990 <__errno>
 800ec94:	2316      	movs	r3, #22
 800ec96:	6003      	str	r3, [r0, #0]
 800ec98:	2000      	movs	r0, #0
 800ec9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec9e:	4834      	ldr	r0, [pc, #208]	@ (800ed70 <_strtol_l.constprop.0+0xf0>)
 800eca0:	460d      	mov	r5, r1
 800eca2:	462a      	mov	r2, r5
 800eca4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eca8:	5d06      	ldrb	r6, [r0, r4]
 800ecaa:	f016 0608 	ands.w	r6, r6, #8
 800ecae:	d1f8      	bne.n	800eca2 <_strtol_l.constprop.0+0x22>
 800ecb0:	2c2d      	cmp	r4, #45	@ 0x2d
 800ecb2:	d12d      	bne.n	800ed10 <_strtol_l.constprop.0+0x90>
 800ecb4:	782c      	ldrb	r4, [r5, #0]
 800ecb6:	2601      	movs	r6, #1
 800ecb8:	1c95      	adds	r5, r2, #2
 800ecba:	f033 0210 	bics.w	r2, r3, #16
 800ecbe:	d109      	bne.n	800ecd4 <_strtol_l.constprop.0+0x54>
 800ecc0:	2c30      	cmp	r4, #48	@ 0x30
 800ecc2:	d12a      	bne.n	800ed1a <_strtol_l.constprop.0+0x9a>
 800ecc4:	782a      	ldrb	r2, [r5, #0]
 800ecc6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ecca:	2a58      	cmp	r2, #88	@ 0x58
 800eccc:	d125      	bne.n	800ed1a <_strtol_l.constprop.0+0x9a>
 800ecce:	786c      	ldrb	r4, [r5, #1]
 800ecd0:	2310      	movs	r3, #16
 800ecd2:	3502      	adds	r5, #2
 800ecd4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ecd8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ecdc:	2200      	movs	r2, #0
 800ecde:	fbbc f9f3 	udiv	r9, ip, r3
 800ece2:	4610      	mov	r0, r2
 800ece4:	fb03 ca19 	mls	sl, r3, r9, ip
 800ece8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ecec:	2f09      	cmp	r7, #9
 800ecee:	d81b      	bhi.n	800ed28 <_strtol_l.constprop.0+0xa8>
 800ecf0:	463c      	mov	r4, r7
 800ecf2:	42a3      	cmp	r3, r4
 800ecf4:	dd27      	ble.n	800ed46 <_strtol_l.constprop.0+0xc6>
 800ecf6:	1c57      	adds	r7, r2, #1
 800ecf8:	d007      	beq.n	800ed0a <_strtol_l.constprop.0+0x8a>
 800ecfa:	4581      	cmp	r9, r0
 800ecfc:	d320      	bcc.n	800ed40 <_strtol_l.constprop.0+0xc0>
 800ecfe:	d101      	bne.n	800ed04 <_strtol_l.constprop.0+0x84>
 800ed00:	45a2      	cmp	sl, r4
 800ed02:	db1d      	blt.n	800ed40 <_strtol_l.constprop.0+0xc0>
 800ed04:	fb00 4003 	mla	r0, r0, r3, r4
 800ed08:	2201      	movs	r2, #1
 800ed0a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ed0e:	e7eb      	b.n	800ece8 <_strtol_l.constprop.0+0x68>
 800ed10:	2c2b      	cmp	r4, #43	@ 0x2b
 800ed12:	bf04      	itt	eq
 800ed14:	782c      	ldrbeq	r4, [r5, #0]
 800ed16:	1c95      	addeq	r5, r2, #2
 800ed18:	e7cf      	b.n	800ecba <_strtol_l.constprop.0+0x3a>
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d1da      	bne.n	800ecd4 <_strtol_l.constprop.0+0x54>
 800ed1e:	2c30      	cmp	r4, #48	@ 0x30
 800ed20:	bf0c      	ite	eq
 800ed22:	2308      	moveq	r3, #8
 800ed24:	230a      	movne	r3, #10
 800ed26:	e7d5      	b.n	800ecd4 <_strtol_l.constprop.0+0x54>
 800ed28:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ed2c:	2f19      	cmp	r7, #25
 800ed2e:	d801      	bhi.n	800ed34 <_strtol_l.constprop.0+0xb4>
 800ed30:	3c37      	subs	r4, #55	@ 0x37
 800ed32:	e7de      	b.n	800ecf2 <_strtol_l.constprop.0+0x72>
 800ed34:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ed38:	2f19      	cmp	r7, #25
 800ed3a:	d804      	bhi.n	800ed46 <_strtol_l.constprop.0+0xc6>
 800ed3c:	3c57      	subs	r4, #87	@ 0x57
 800ed3e:	e7d8      	b.n	800ecf2 <_strtol_l.constprop.0+0x72>
 800ed40:	f04f 32ff 	mov.w	r2, #4294967295
 800ed44:	e7e1      	b.n	800ed0a <_strtol_l.constprop.0+0x8a>
 800ed46:	1c53      	adds	r3, r2, #1
 800ed48:	d108      	bne.n	800ed5c <_strtol_l.constprop.0+0xdc>
 800ed4a:	2322      	movs	r3, #34	@ 0x22
 800ed4c:	f8ce 3000 	str.w	r3, [lr]
 800ed50:	4660      	mov	r0, ip
 800ed52:	f1b8 0f00 	cmp.w	r8, #0
 800ed56:	d0a0      	beq.n	800ec9a <_strtol_l.constprop.0+0x1a>
 800ed58:	1e69      	subs	r1, r5, #1
 800ed5a:	e006      	b.n	800ed6a <_strtol_l.constprop.0+0xea>
 800ed5c:	b106      	cbz	r6, 800ed60 <_strtol_l.constprop.0+0xe0>
 800ed5e:	4240      	negs	r0, r0
 800ed60:	f1b8 0f00 	cmp.w	r8, #0
 800ed64:	d099      	beq.n	800ec9a <_strtol_l.constprop.0+0x1a>
 800ed66:	2a00      	cmp	r2, #0
 800ed68:	d1f6      	bne.n	800ed58 <_strtol_l.constprop.0+0xd8>
 800ed6a:	f8c8 1000 	str.w	r1, [r8]
 800ed6e:	e794      	b.n	800ec9a <_strtol_l.constprop.0+0x1a>
 800ed70:	08010cf9 	.word	0x08010cf9

0800ed74 <_strtol_r>:
 800ed74:	f7ff bf84 	b.w	800ec80 <_strtol_l.constprop.0>

0800ed78 <__ssputs_r>:
 800ed78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed7c:	688e      	ldr	r6, [r1, #8]
 800ed7e:	461f      	mov	r7, r3
 800ed80:	42be      	cmp	r6, r7
 800ed82:	680b      	ldr	r3, [r1, #0]
 800ed84:	4682      	mov	sl, r0
 800ed86:	460c      	mov	r4, r1
 800ed88:	4690      	mov	r8, r2
 800ed8a:	d82d      	bhi.n	800ede8 <__ssputs_r+0x70>
 800ed8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ed90:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ed94:	d026      	beq.n	800ede4 <__ssputs_r+0x6c>
 800ed96:	6965      	ldr	r5, [r4, #20]
 800ed98:	6909      	ldr	r1, [r1, #16]
 800ed9a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ed9e:	eba3 0901 	sub.w	r9, r3, r1
 800eda2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800eda6:	1c7b      	adds	r3, r7, #1
 800eda8:	444b      	add	r3, r9
 800edaa:	106d      	asrs	r5, r5, #1
 800edac:	429d      	cmp	r5, r3
 800edae:	bf38      	it	cc
 800edb0:	461d      	movcc	r5, r3
 800edb2:	0553      	lsls	r3, r2, #21
 800edb4:	d527      	bpl.n	800ee06 <__ssputs_r+0x8e>
 800edb6:	4629      	mov	r1, r5
 800edb8:	f7fe fc70 	bl	800d69c <_malloc_r>
 800edbc:	4606      	mov	r6, r0
 800edbe:	b360      	cbz	r0, 800ee1a <__ssputs_r+0xa2>
 800edc0:	6921      	ldr	r1, [r4, #16]
 800edc2:	464a      	mov	r2, r9
 800edc4:	f000 fa18 	bl	800f1f8 <memcpy>
 800edc8:	89a3      	ldrh	r3, [r4, #12]
 800edca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800edce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800edd2:	81a3      	strh	r3, [r4, #12]
 800edd4:	6126      	str	r6, [r4, #16]
 800edd6:	6165      	str	r5, [r4, #20]
 800edd8:	444e      	add	r6, r9
 800edda:	eba5 0509 	sub.w	r5, r5, r9
 800edde:	6026      	str	r6, [r4, #0]
 800ede0:	60a5      	str	r5, [r4, #8]
 800ede2:	463e      	mov	r6, r7
 800ede4:	42be      	cmp	r6, r7
 800ede6:	d900      	bls.n	800edea <__ssputs_r+0x72>
 800ede8:	463e      	mov	r6, r7
 800edea:	6820      	ldr	r0, [r4, #0]
 800edec:	4632      	mov	r2, r6
 800edee:	4641      	mov	r1, r8
 800edf0:	f000 f9c6 	bl	800f180 <memmove>
 800edf4:	68a3      	ldr	r3, [r4, #8]
 800edf6:	1b9b      	subs	r3, r3, r6
 800edf8:	60a3      	str	r3, [r4, #8]
 800edfa:	6823      	ldr	r3, [r4, #0]
 800edfc:	4433      	add	r3, r6
 800edfe:	6023      	str	r3, [r4, #0]
 800ee00:	2000      	movs	r0, #0
 800ee02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee06:	462a      	mov	r2, r5
 800ee08:	f000 fd8b 	bl	800f922 <_realloc_r>
 800ee0c:	4606      	mov	r6, r0
 800ee0e:	2800      	cmp	r0, #0
 800ee10:	d1e0      	bne.n	800edd4 <__ssputs_r+0x5c>
 800ee12:	6921      	ldr	r1, [r4, #16]
 800ee14:	4650      	mov	r0, sl
 800ee16:	f7fe fbcd 	bl	800d5b4 <_free_r>
 800ee1a:	230c      	movs	r3, #12
 800ee1c:	f8ca 3000 	str.w	r3, [sl]
 800ee20:	89a3      	ldrh	r3, [r4, #12]
 800ee22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee26:	81a3      	strh	r3, [r4, #12]
 800ee28:	f04f 30ff 	mov.w	r0, #4294967295
 800ee2c:	e7e9      	b.n	800ee02 <__ssputs_r+0x8a>
	...

0800ee30 <_svfiprintf_r>:
 800ee30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee34:	4698      	mov	r8, r3
 800ee36:	898b      	ldrh	r3, [r1, #12]
 800ee38:	061b      	lsls	r3, r3, #24
 800ee3a:	b09d      	sub	sp, #116	@ 0x74
 800ee3c:	4607      	mov	r7, r0
 800ee3e:	460d      	mov	r5, r1
 800ee40:	4614      	mov	r4, r2
 800ee42:	d510      	bpl.n	800ee66 <_svfiprintf_r+0x36>
 800ee44:	690b      	ldr	r3, [r1, #16]
 800ee46:	b973      	cbnz	r3, 800ee66 <_svfiprintf_r+0x36>
 800ee48:	2140      	movs	r1, #64	@ 0x40
 800ee4a:	f7fe fc27 	bl	800d69c <_malloc_r>
 800ee4e:	6028      	str	r0, [r5, #0]
 800ee50:	6128      	str	r0, [r5, #16]
 800ee52:	b930      	cbnz	r0, 800ee62 <_svfiprintf_r+0x32>
 800ee54:	230c      	movs	r3, #12
 800ee56:	603b      	str	r3, [r7, #0]
 800ee58:	f04f 30ff 	mov.w	r0, #4294967295
 800ee5c:	b01d      	add	sp, #116	@ 0x74
 800ee5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee62:	2340      	movs	r3, #64	@ 0x40
 800ee64:	616b      	str	r3, [r5, #20]
 800ee66:	2300      	movs	r3, #0
 800ee68:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee6a:	2320      	movs	r3, #32
 800ee6c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ee70:	f8cd 800c 	str.w	r8, [sp, #12]
 800ee74:	2330      	movs	r3, #48	@ 0x30
 800ee76:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f014 <_svfiprintf_r+0x1e4>
 800ee7a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ee7e:	f04f 0901 	mov.w	r9, #1
 800ee82:	4623      	mov	r3, r4
 800ee84:	469a      	mov	sl, r3
 800ee86:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee8a:	b10a      	cbz	r2, 800ee90 <_svfiprintf_r+0x60>
 800ee8c:	2a25      	cmp	r2, #37	@ 0x25
 800ee8e:	d1f9      	bne.n	800ee84 <_svfiprintf_r+0x54>
 800ee90:	ebba 0b04 	subs.w	fp, sl, r4
 800ee94:	d00b      	beq.n	800eeae <_svfiprintf_r+0x7e>
 800ee96:	465b      	mov	r3, fp
 800ee98:	4622      	mov	r2, r4
 800ee9a:	4629      	mov	r1, r5
 800ee9c:	4638      	mov	r0, r7
 800ee9e:	f7ff ff6b 	bl	800ed78 <__ssputs_r>
 800eea2:	3001      	adds	r0, #1
 800eea4:	f000 80a7 	beq.w	800eff6 <_svfiprintf_r+0x1c6>
 800eea8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eeaa:	445a      	add	r2, fp
 800eeac:	9209      	str	r2, [sp, #36]	@ 0x24
 800eeae:	f89a 3000 	ldrb.w	r3, [sl]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	f000 809f 	beq.w	800eff6 <_svfiprintf_r+0x1c6>
 800eeb8:	2300      	movs	r3, #0
 800eeba:	f04f 32ff 	mov.w	r2, #4294967295
 800eebe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eec2:	f10a 0a01 	add.w	sl, sl, #1
 800eec6:	9304      	str	r3, [sp, #16]
 800eec8:	9307      	str	r3, [sp, #28]
 800eeca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800eece:	931a      	str	r3, [sp, #104]	@ 0x68
 800eed0:	4654      	mov	r4, sl
 800eed2:	2205      	movs	r2, #5
 800eed4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eed8:	484e      	ldr	r0, [pc, #312]	@ (800f014 <_svfiprintf_r+0x1e4>)
 800eeda:	f7f1 fa01 	bl	80002e0 <memchr>
 800eede:	9a04      	ldr	r2, [sp, #16]
 800eee0:	b9d8      	cbnz	r0, 800ef1a <_svfiprintf_r+0xea>
 800eee2:	06d0      	lsls	r0, r2, #27
 800eee4:	bf44      	itt	mi
 800eee6:	2320      	movmi	r3, #32
 800eee8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eeec:	0711      	lsls	r1, r2, #28
 800eeee:	bf44      	itt	mi
 800eef0:	232b      	movmi	r3, #43	@ 0x2b
 800eef2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eef6:	f89a 3000 	ldrb.w	r3, [sl]
 800eefa:	2b2a      	cmp	r3, #42	@ 0x2a
 800eefc:	d015      	beq.n	800ef2a <_svfiprintf_r+0xfa>
 800eefe:	9a07      	ldr	r2, [sp, #28]
 800ef00:	4654      	mov	r4, sl
 800ef02:	2000      	movs	r0, #0
 800ef04:	f04f 0c0a 	mov.w	ip, #10
 800ef08:	4621      	mov	r1, r4
 800ef0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ef0e:	3b30      	subs	r3, #48	@ 0x30
 800ef10:	2b09      	cmp	r3, #9
 800ef12:	d94b      	bls.n	800efac <_svfiprintf_r+0x17c>
 800ef14:	b1b0      	cbz	r0, 800ef44 <_svfiprintf_r+0x114>
 800ef16:	9207      	str	r2, [sp, #28]
 800ef18:	e014      	b.n	800ef44 <_svfiprintf_r+0x114>
 800ef1a:	eba0 0308 	sub.w	r3, r0, r8
 800ef1e:	fa09 f303 	lsl.w	r3, r9, r3
 800ef22:	4313      	orrs	r3, r2
 800ef24:	9304      	str	r3, [sp, #16]
 800ef26:	46a2      	mov	sl, r4
 800ef28:	e7d2      	b.n	800eed0 <_svfiprintf_r+0xa0>
 800ef2a:	9b03      	ldr	r3, [sp, #12]
 800ef2c:	1d19      	adds	r1, r3, #4
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	9103      	str	r1, [sp, #12]
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	bfbb      	ittet	lt
 800ef36:	425b      	neglt	r3, r3
 800ef38:	f042 0202 	orrlt.w	r2, r2, #2
 800ef3c:	9307      	strge	r3, [sp, #28]
 800ef3e:	9307      	strlt	r3, [sp, #28]
 800ef40:	bfb8      	it	lt
 800ef42:	9204      	strlt	r2, [sp, #16]
 800ef44:	7823      	ldrb	r3, [r4, #0]
 800ef46:	2b2e      	cmp	r3, #46	@ 0x2e
 800ef48:	d10a      	bne.n	800ef60 <_svfiprintf_r+0x130>
 800ef4a:	7863      	ldrb	r3, [r4, #1]
 800ef4c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef4e:	d132      	bne.n	800efb6 <_svfiprintf_r+0x186>
 800ef50:	9b03      	ldr	r3, [sp, #12]
 800ef52:	1d1a      	adds	r2, r3, #4
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	9203      	str	r2, [sp, #12]
 800ef58:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ef5c:	3402      	adds	r4, #2
 800ef5e:	9305      	str	r3, [sp, #20]
 800ef60:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f024 <_svfiprintf_r+0x1f4>
 800ef64:	7821      	ldrb	r1, [r4, #0]
 800ef66:	2203      	movs	r2, #3
 800ef68:	4650      	mov	r0, sl
 800ef6a:	f7f1 f9b9 	bl	80002e0 <memchr>
 800ef6e:	b138      	cbz	r0, 800ef80 <_svfiprintf_r+0x150>
 800ef70:	9b04      	ldr	r3, [sp, #16]
 800ef72:	eba0 000a 	sub.w	r0, r0, sl
 800ef76:	2240      	movs	r2, #64	@ 0x40
 800ef78:	4082      	lsls	r2, r0
 800ef7a:	4313      	orrs	r3, r2
 800ef7c:	3401      	adds	r4, #1
 800ef7e:	9304      	str	r3, [sp, #16]
 800ef80:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef84:	4824      	ldr	r0, [pc, #144]	@ (800f018 <_svfiprintf_r+0x1e8>)
 800ef86:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ef8a:	2206      	movs	r2, #6
 800ef8c:	f7f1 f9a8 	bl	80002e0 <memchr>
 800ef90:	2800      	cmp	r0, #0
 800ef92:	d036      	beq.n	800f002 <_svfiprintf_r+0x1d2>
 800ef94:	4b21      	ldr	r3, [pc, #132]	@ (800f01c <_svfiprintf_r+0x1ec>)
 800ef96:	bb1b      	cbnz	r3, 800efe0 <_svfiprintf_r+0x1b0>
 800ef98:	9b03      	ldr	r3, [sp, #12]
 800ef9a:	3307      	adds	r3, #7
 800ef9c:	f023 0307 	bic.w	r3, r3, #7
 800efa0:	3308      	adds	r3, #8
 800efa2:	9303      	str	r3, [sp, #12]
 800efa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efa6:	4433      	add	r3, r6
 800efa8:	9309      	str	r3, [sp, #36]	@ 0x24
 800efaa:	e76a      	b.n	800ee82 <_svfiprintf_r+0x52>
 800efac:	fb0c 3202 	mla	r2, ip, r2, r3
 800efb0:	460c      	mov	r4, r1
 800efb2:	2001      	movs	r0, #1
 800efb4:	e7a8      	b.n	800ef08 <_svfiprintf_r+0xd8>
 800efb6:	2300      	movs	r3, #0
 800efb8:	3401      	adds	r4, #1
 800efba:	9305      	str	r3, [sp, #20]
 800efbc:	4619      	mov	r1, r3
 800efbe:	f04f 0c0a 	mov.w	ip, #10
 800efc2:	4620      	mov	r0, r4
 800efc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800efc8:	3a30      	subs	r2, #48	@ 0x30
 800efca:	2a09      	cmp	r2, #9
 800efcc:	d903      	bls.n	800efd6 <_svfiprintf_r+0x1a6>
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d0c6      	beq.n	800ef60 <_svfiprintf_r+0x130>
 800efd2:	9105      	str	r1, [sp, #20]
 800efd4:	e7c4      	b.n	800ef60 <_svfiprintf_r+0x130>
 800efd6:	fb0c 2101 	mla	r1, ip, r1, r2
 800efda:	4604      	mov	r4, r0
 800efdc:	2301      	movs	r3, #1
 800efde:	e7f0      	b.n	800efc2 <_svfiprintf_r+0x192>
 800efe0:	ab03      	add	r3, sp, #12
 800efe2:	9300      	str	r3, [sp, #0]
 800efe4:	462a      	mov	r2, r5
 800efe6:	4b0e      	ldr	r3, [pc, #56]	@ (800f020 <_svfiprintf_r+0x1f0>)
 800efe8:	a904      	add	r1, sp, #16
 800efea:	4638      	mov	r0, r7
 800efec:	f7fc fda4 	bl	800bb38 <_printf_float>
 800eff0:	1c42      	adds	r2, r0, #1
 800eff2:	4606      	mov	r6, r0
 800eff4:	d1d6      	bne.n	800efa4 <_svfiprintf_r+0x174>
 800eff6:	89ab      	ldrh	r3, [r5, #12]
 800eff8:	065b      	lsls	r3, r3, #25
 800effa:	f53f af2d 	bmi.w	800ee58 <_svfiprintf_r+0x28>
 800effe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f000:	e72c      	b.n	800ee5c <_svfiprintf_r+0x2c>
 800f002:	ab03      	add	r3, sp, #12
 800f004:	9300      	str	r3, [sp, #0]
 800f006:	462a      	mov	r2, r5
 800f008:	4b05      	ldr	r3, [pc, #20]	@ (800f020 <_svfiprintf_r+0x1f0>)
 800f00a:	a904      	add	r1, sp, #16
 800f00c:	4638      	mov	r0, r7
 800f00e:	f7fd f81b 	bl	800c048 <_printf_i>
 800f012:	e7ed      	b.n	800eff0 <_svfiprintf_r+0x1c0>
 800f014:	08010df9 	.word	0x08010df9
 800f018:	08010e03 	.word	0x08010e03
 800f01c:	0800bb39 	.word	0x0800bb39
 800f020:	0800ed79 	.word	0x0800ed79
 800f024:	08010dff 	.word	0x08010dff

0800f028 <__sflush_r>:
 800f028:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f02c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f030:	0716      	lsls	r6, r2, #28
 800f032:	4605      	mov	r5, r0
 800f034:	460c      	mov	r4, r1
 800f036:	d454      	bmi.n	800f0e2 <__sflush_r+0xba>
 800f038:	684b      	ldr	r3, [r1, #4]
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	dc02      	bgt.n	800f044 <__sflush_r+0x1c>
 800f03e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f040:	2b00      	cmp	r3, #0
 800f042:	dd48      	ble.n	800f0d6 <__sflush_r+0xae>
 800f044:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f046:	2e00      	cmp	r6, #0
 800f048:	d045      	beq.n	800f0d6 <__sflush_r+0xae>
 800f04a:	2300      	movs	r3, #0
 800f04c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f050:	682f      	ldr	r7, [r5, #0]
 800f052:	6a21      	ldr	r1, [r4, #32]
 800f054:	602b      	str	r3, [r5, #0]
 800f056:	d030      	beq.n	800f0ba <__sflush_r+0x92>
 800f058:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f05a:	89a3      	ldrh	r3, [r4, #12]
 800f05c:	0759      	lsls	r1, r3, #29
 800f05e:	d505      	bpl.n	800f06c <__sflush_r+0x44>
 800f060:	6863      	ldr	r3, [r4, #4]
 800f062:	1ad2      	subs	r2, r2, r3
 800f064:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f066:	b10b      	cbz	r3, 800f06c <__sflush_r+0x44>
 800f068:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f06a:	1ad2      	subs	r2, r2, r3
 800f06c:	2300      	movs	r3, #0
 800f06e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f070:	6a21      	ldr	r1, [r4, #32]
 800f072:	4628      	mov	r0, r5
 800f074:	47b0      	blx	r6
 800f076:	1c43      	adds	r3, r0, #1
 800f078:	89a3      	ldrh	r3, [r4, #12]
 800f07a:	d106      	bne.n	800f08a <__sflush_r+0x62>
 800f07c:	6829      	ldr	r1, [r5, #0]
 800f07e:	291d      	cmp	r1, #29
 800f080:	d82b      	bhi.n	800f0da <__sflush_r+0xb2>
 800f082:	4a2a      	ldr	r2, [pc, #168]	@ (800f12c <__sflush_r+0x104>)
 800f084:	410a      	asrs	r2, r1
 800f086:	07d6      	lsls	r6, r2, #31
 800f088:	d427      	bmi.n	800f0da <__sflush_r+0xb2>
 800f08a:	2200      	movs	r2, #0
 800f08c:	6062      	str	r2, [r4, #4]
 800f08e:	04d9      	lsls	r1, r3, #19
 800f090:	6922      	ldr	r2, [r4, #16]
 800f092:	6022      	str	r2, [r4, #0]
 800f094:	d504      	bpl.n	800f0a0 <__sflush_r+0x78>
 800f096:	1c42      	adds	r2, r0, #1
 800f098:	d101      	bne.n	800f09e <__sflush_r+0x76>
 800f09a:	682b      	ldr	r3, [r5, #0]
 800f09c:	b903      	cbnz	r3, 800f0a0 <__sflush_r+0x78>
 800f09e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f0a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f0a2:	602f      	str	r7, [r5, #0]
 800f0a4:	b1b9      	cbz	r1, 800f0d6 <__sflush_r+0xae>
 800f0a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f0aa:	4299      	cmp	r1, r3
 800f0ac:	d002      	beq.n	800f0b4 <__sflush_r+0x8c>
 800f0ae:	4628      	mov	r0, r5
 800f0b0:	f7fe fa80 	bl	800d5b4 <_free_r>
 800f0b4:	2300      	movs	r3, #0
 800f0b6:	6363      	str	r3, [r4, #52]	@ 0x34
 800f0b8:	e00d      	b.n	800f0d6 <__sflush_r+0xae>
 800f0ba:	2301      	movs	r3, #1
 800f0bc:	4628      	mov	r0, r5
 800f0be:	47b0      	blx	r6
 800f0c0:	4602      	mov	r2, r0
 800f0c2:	1c50      	adds	r0, r2, #1
 800f0c4:	d1c9      	bne.n	800f05a <__sflush_r+0x32>
 800f0c6:	682b      	ldr	r3, [r5, #0]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d0c6      	beq.n	800f05a <__sflush_r+0x32>
 800f0cc:	2b1d      	cmp	r3, #29
 800f0ce:	d001      	beq.n	800f0d4 <__sflush_r+0xac>
 800f0d0:	2b16      	cmp	r3, #22
 800f0d2:	d11e      	bne.n	800f112 <__sflush_r+0xea>
 800f0d4:	602f      	str	r7, [r5, #0]
 800f0d6:	2000      	movs	r0, #0
 800f0d8:	e022      	b.n	800f120 <__sflush_r+0xf8>
 800f0da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f0de:	b21b      	sxth	r3, r3
 800f0e0:	e01b      	b.n	800f11a <__sflush_r+0xf2>
 800f0e2:	690f      	ldr	r7, [r1, #16]
 800f0e4:	2f00      	cmp	r7, #0
 800f0e6:	d0f6      	beq.n	800f0d6 <__sflush_r+0xae>
 800f0e8:	0793      	lsls	r3, r2, #30
 800f0ea:	680e      	ldr	r6, [r1, #0]
 800f0ec:	bf08      	it	eq
 800f0ee:	694b      	ldreq	r3, [r1, #20]
 800f0f0:	600f      	str	r7, [r1, #0]
 800f0f2:	bf18      	it	ne
 800f0f4:	2300      	movne	r3, #0
 800f0f6:	eba6 0807 	sub.w	r8, r6, r7
 800f0fa:	608b      	str	r3, [r1, #8]
 800f0fc:	f1b8 0f00 	cmp.w	r8, #0
 800f100:	dde9      	ble.n	800f0d6 <__sflush_r+0xae>
 800f102:	6a21      	ldr	r1, [r4, #32]
 800f104:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f106:	4643      	mov	r3, r8
 800f108:	463a      	mov	r2, r7
 800f10a:	4628      	mov	r0, r5
 800f10c:	47b0      	blx	r6
 800f10e:	2800      	cmp	r0, #0
 800f110:	dc08      	bgt.n	800f124 <__sflush_r+0xfc>
 800f112:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f11a:	81a3      	strh	r3, [r4, #12]
 800f11c:	f04f 30ff 	mov.w	r0, #4294967295
 800f120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f124:	4407      	add	r7, r0
 800f126:	eba8 0800 	sub.w	r8, r8, r0
 800f12a:	e7e7      	b.n	800f0fc <__sflush_r+0xd4>
 800f12c:	dfbffffe 	.word	0xdfbffffe

0800f130 <_fflush_r>:
 800f130:	b538      	push	{r3, r4, r5, lr}
 800f132:	690b      	ldr	r3, [r1, #16]
 800f134:	4605      	mov	r5, r0
 800f136:	460c      	mov	r4, r1
 800f138:	b913      	cbnz	r3, 800f140 <_fflush_r+0x10>
 800f13a:	2500      	movs	r5, #0
 800f13c:	4628      	mov	r0, r5
 800f13e:	bd38      	pop	{r3, r4, r5, pc}
 800f140:	b118      	cbz	r0, 800f14a <_fflush_r+0x1a>
 800f142:	6a03      	ldr	r3, [r0, #32]
 800f144:	b90b      	cbnz	r3, 800f14a <_fflush_r+0x1a>
 800f146:	f7fd fb37 	bl	800c7b8 <__sinit>
 800f14a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d0f3      	beq.n	800f13a <_fflush_r+0xa>
 800f152:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f154:	07d0      	lsls	r0, r2, #31
 800f156:	d404      	bmi.n	800f162 <_fflush_r+0x32>
 800f158:	0599      	lsls	r1, r3, #22
 800f15a:	d402      	bmi.n	800f162 <_fflush_r+0x32>
 800f15c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f15e:	f7fd fc42 	bl	800c9e6 <__retarget_lock_acquire_recursive>
 800f162:	4628      	mov	r0, r5
 800f164:	4621      	mov	r1, r4
 800f166:	f7ff ff5f 	bl	800f028 <__sflush_r>
 800f16a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f16c:	07da      	lsls	r2, r3, #31
 800f16e:	4605      	mov	r5, r0
 800f170:	d4e4      	bmi.n	800f13c <_fflush_r+0xc>
 800f172:	89a3      	ldrh	r3, [r4, #12]
 800f174:	059b      	lsls	r3, r3, #22
 800f176:	d4e1      	bmi.n	800f13c <_fflush_r+0xc>
 800f178:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f17a:	f7fd fc35 	bl	800c9e8 <__retarget_lock_release_recursive>
 800f17e:	e7dd      	b.n	800f13c <_fflush_r+0xc>

0800f180 <memmove>:
 800f180:	4288      	cmp	r0, r1
 800f182:	b510      	push	{r4, lr}
 800f184:	eb01 0402 	add.w	r4, r1, r2
 800f188:	d902      	bls.n	800f190 <memmove+0x10>
 800f18a:	4284      	cmp	r4, r0
 800f18c:	4623      	mov	r3, r4
 800f18e:	d807      	bhi.n	800f1a0 <memmove+0x20>
 800f190:	1e43      	subs	r3, r0, #1
 800f192:	42a1      	cmp	r1, r4
 800f194:	d008      	beq.n	800f1a8 <memmove+0x28>
 800f196:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f19a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f19e:	e7f8      	b.n	800f192 <memmove+0x12>
 800f1a0:	4402      	add	r2, r0
 800f1a2:	4601      	mov	r1, r0
 800f1a4:	428a      	cmp	r2, r1
 800f1a6:	d100      	bne.n	800f1aa <memmove+0x2a>
 800f1a8:	bd10      	pop	{r4, pc}
 800f1aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f1ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f1b2:	e7f7      	b.n	800f1a4 <memmove+0x24>

0800f1b4 <strncmp>:
 800f1b4:	b510      	push	{r4, lr}
 800f1b6:	b16a      	cbz	r2, 800f1d4 <strncmp+0x20>
 800f1b8:	3901      	subs	r1, #1
 800f1ba:	1884      	adds	r4, r0, r2
 800f1bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f1c0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f1c4:	429a      	cmp	r2, r3
 800f1c6:	d103      	bne.n	800f1d0 <strncmp+0x1c>
 800f1c8:	42a0      	cmp	r0, r4
 800f1ca:	d001      	beq.n	800f1d0 <strncmp+0x1c>
 800f1cc:	2a00      	cmp	r2, #0
 800f1ce:	d1f5      	bne.n	800f1bc <strncmp+0x8>
 800f1d0:	1ad0      	subs	r0, r2, r3
 800f1d2:	bd10      	pop	{r4, pc}
 800f1d4:	4610      	mov	r0, r2
 800f1d6:	e7fc      	b.n	800f1d2 <strncmp+0x1e>

0800f1d8 <_sbrk_r>:
 800f1d8:	b538      	push	{r3, r4, r5, lr}
 800f1da:	4d06      	ldr	r5, [pc, #24]	@ (800f1f4 <_sbrk_r+0x1c>)
 800f1dc:	2300      	movs	r3, #0
 800f1de:	4604      	mov	r4, r0
 800f1e0:	4608      	mov	r0, r1
 800f1e2:	602b      	str	r3, [r5, #0]
 800f1e4:	f7f3 fc50 	bl	8002a88 <_sbrk>
 800f1e8:	1c43      	adds	r3, r0, #1
 800f1ea:	d102      	bne.n	800f1f2 <_sbrk_r+0x1a>
 800f1ec:	682b      	ldr	r3, [r5, #0]
 800f1ee:	b103      	cbz	r3, 800f1f2 <_sbrk_r+0x1a>
 800f1f0:	6023      	str	r3, [r4, #0]
 800f1f2:	bd38      	pop	{r3, r4, r5, pc}
 800f1f4:	24000740 	.word	0x24000740

0800f1f8 <memcpy>:
 800f1f8:	440a      	add	r2, r1
 800f1fa:	4291      	cmp	r1, r2
 800f1fc:	f100 33ff 	add.w	r3, r0, #4294967295
 800f200:	d100      	bne.n	800f204 <memcpy+0xc>
 800f202:	4770      	bx	lr
 800f204:	b510      	push	{r4, lr}
 800f206:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f20a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f20e:	4291      	cmp	r1, r2
 800f210:	d1f9      	bne.n	800f206 <memcpy+0xe>
 800f212:	bd10      	pop	{r4, pc}
 800f214:	0000      	movs	r0, r0
	...

0800f218 <nan>:
 800f218:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f220 <nan+0x8>
 800f21c:	4770      	bx	lr
 800f21e:	bf00      	nop
 800f220:	00000000 	.word	0x00000000
 800f224:	7ff80000 	.word	0x7ff80000

0800f228 <__assert_func>:
 800f228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f22a:	4614      	mov	r4, r2
 800f22c:	461a      	mov	r2, r3
 800f22e:	4b09      	ldr	r3, [pc, #36]	@ (800f254 <__assert_func+0x2c>)
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	4605      	mov	r5, r0
 800f234:	68d8      	ldr	r0, [r3, #12]
 800f236:	b954      	cbnz	r4, 800f24e <__assert_func+0x26>
 800f238:	4b07      	ldr	r3, [pc, #28]	@ (800f258 <__assert_func+0x30>)
 800f23a:	461c      	mov	r4, r3
 800f23c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f240:	9100      	str	r1, [sp, #0]
 800f242:	462b      	mov	r3, r5
 800f244:	4905      	ldr	r1, [pc, #20]	@ (800f25c <__assert_func+0x34>)
 800f246:	f000 fba7 	bl	800f998 <fiprintf>
 800f24a:	f000 fbb7 	bl	800f9bc <abort>
 800f24e:	4b04      	ldr	r3, [pc, #16]	@ (800f260 <__assert_func+0x38>)
 800f250:	e7f4      	b.n	800f23c <__assert_func+0x14>
 800f252:	bf00      	nop
 800f254:	24000020 	.word	0x24000020
 800f258:	08010e4d 	.word	0x08010e4d
 800f25c:	08010e1f 	.word	0x08010e1f
 800f260:	08010e12 	.word	0x08010e12

0800f264 <_calloc_r>:
 800f264:	b570      	push	{r4, r5, r6, lr}
 800f266:	fba1 5402 	umull	r5, r4, r1, r2
 800f26a:	b93c      	cbnz	r4, 800f27c <_calloc_r+0x18>
 800f26c:	4629      	mov	r1, r5
 800f26e:	f7fe fa15 	bl	800d69c <_malloc_r>
 800f272:	4606      	mov	r6, r0
 800f274:	b928      	cbnz	r0, 800f282 <_calloc_r+0x1e>
 800f276:	2600      	movs	r6, #0
 800f278:	4630      	mov	r0, r6
 800f27a:	bd70      	pop	{r4, r5, r6, pc}
 800f27c:	220c      	movs	r2, #12
 800f27e:	6002      	str	r2, [r0, #0]
 800f280:	e7f9      	b.n	800f276 <_calloc_r+0x12>
 800f282:	462a      	mov	r2, r5
 800f284:	4621      	mov	r1, r4
 800f286:	f7fd fb30 	bl	800c8ea <memset>
 800f28a:	e7f5      	b.n	800f278 <_calloc_r+0x14>

0800f28c <rshift>:
 800f28c:	6903      	ldr	r3, [r0, #16]
 800f28e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f292:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f296:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f29a:	f100 0414 	add.w	r4, r0, #20
 800f29e:	dd45      	ble.n	800f32c <rshift+0xa0>
 800f2a0:	f011 011f 	ands.w	r1, r1, #31
 800f2a4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f2a8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f2ac:	d10c      	bne.n	800f2c8 <rshift+0x3c>
 800f2ae:	f100 0710 	add.w	r7, r0, #16
 800f2b2:	4629      	mov	r1, r5
 800f2b4:	42b1      	cmp	r1, r6
 800f2b6:	d334      	bcc.n	800f322 <rshift+0x96>
 800f2b8:	1a9b      	subs	r3, r3, r2
 800f2ba:	009b      	lsls	r3, r3, #2
 800f2bc:	1eea      	subs	r2, r5, #3
 800f2be:	4296      	cmp	r6, r2
 800f2c0:	bf38      	it	cc
 800f2c2:	2300      	movcc	r3, #0
 800f2c4:	4423      	add	r3, r4
 800f2c6:	e015      	b.n	800f2f4 <rshift+0x68>
 800f2c8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f2cc:	f1c1 0820 	rsb	r8, r1, #32
 800f2d0:	40cf      	lsrs	r7, r1
 800f2d2:	f105 0e04 	add.w	lr, r5, #4
 800f2d6:	46a1      	mov	r9, r4
 800f2d8:	4576      	cmp	r6, lr
 800f2da:	46f4      	mov	ip, lr
 800f2dc:	d815      	bhi.n	800f30a <rshift+0x7e>
 800f2de:	1a9a      	subs	r2, r3, r2
 800f2e0:	0092      	lsls	r2, r2, #2
 800f2e2:	3a04      	subs	r2, #4
 800f2e4:	3501      	adds	r5, #1
 800f2e6:	42ae      	cmp	r6, r5
 800f2e8:	bf38      	it	cc
 800f2ea:	2200      	movcc	r2, #0
 800f2ec:	18a3      	adds	r3, r4, r2
 800f2ee:	50a7      	str	r7, [r4, r2]
 800f2f0:	b107      	cbz	r7, 800f2f4 <rshift+0x68>
 800f2f2:	3304      	adds	r3, #4
 800f2f4:	1b1a      	subs	r2, r3, r4
 800f2f6:	42a3      	cmp	r3, r4
 800f2f8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f2fc:	bf08      	it	eq
 800f2fe:	2300      	moveq	r3, #0
 800f300:	6102      	str	r2, [r0, #16]
 800f302:	bf08      	it	eq
 800f304:	6143      	streq	r3, [r0, #20]
 800f306:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f30a:	f8dc c000 	ldr.w	ip, [ip]
 800f30e:	fa0c fc08 	lsl.w	ip, ip, r8
 800f312:	ea4c 0707 	orr.w	r7, ip, r7
 800f316:	f849 7b04 	str.w	r7, [r9], #4
 800f31a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f31e:	40cf      	lsrs	r7, r1
 800f320:	e7da      	b.n	800f2d8 <rshift+0x4c>
 800f322:	f851 cb04 	ldr.w	ip, [r1], #4
 800f326:	f847 cf04 	str.w	ip, [r7, #4]!
 800f32a:	e7c3      	b.n	800f2b4 <rshift+0x28>
 800f32c:	4623      	mov	r3, r4
 800f32e:	e7e1      	b.n	800f2f4 <rshift+0x68>

0800f330 <__hexdig_fun>:
 800f330:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f334:	2b09      	cmp	r3, #9
 800f336:	d802      	bhi.n	800f33e <__hexdig_fun+0xe>
 800f338:	3820      	subs	r0, #32
 800f33a:	b2c0      	uxtb	r0, r0
 800f33c:	4770      	bx	lr
 800f33e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f342:	2b05      	cmp	r3, #5
 800f344:	d801      	bhi.n	800f34a <__hexdig_fun+0x1a>
 800f346:	3847      	subs	r0, #71	@ 0x47
 800f348:	e7f7      	b.n	800f33a <__hexdig_fun+0xa>
 800f34a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f34e:	2b05      	cmp	r3, #5
 800f350:	d801      	bhi.n	800f356 <__hexdig_fun+0x26>
 800f352:	3827      	subs	r0, #39	@ 0x27
 800f354:	e7f1      	b.n	800f33a <__hexdig_fun+0xa>
 800f356:	2000      	movs	r0, #0
 800f358:	4770      	bx	lr
	...

0800f35c <__gethex>:
 800f35c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f360:	b085      	sub	sp, #20
 800f362:	468a      	mov	sl, r1
 800f364:	9302      	str	r3, [sp, #8]
 800f366:	680b      	ldr	r3, [r1, #0]
 800f368:	9001      	str	r0, [sp, #4]
 800f36a:	4690      	mov	r8, r2
 800f36c:	1c9c      	adds	r4, r3, #2
 800f36e:	46a1      	mov	r9, r4
 800f370:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f374:	2830      	cmp	r0, #48	@ 0x30
 800f376:	d0fa      	beq.n	800f36e <__gethex+0x12>
 800f378:	eba9 0303 	sub.w	r3, r9, r3
 800f37c:	f1a3 0b02 	sub.w	fp, r3, #2
 800f380:	f7ff ffd6 	bl	800f330 <__hexdig_fun>
 800f384:	4605      	mov	r5, r0
 800f386:	2800      	cmp	r0, #0
 800f388:	d168      	bne.n	800f45c <__gethex+0x100>
 800f38a:	49a0      	ldr	r1, [pc, #640]	@ (800f60c <__gethex+0x2b0>)
 800f38c:	2201      	movs	r2, #1
 800f38e:	4648      	mov	r0, r9
 800f390:	f7ff ff10 	bl	800f1b4 <strncmp>
 800f394:	4607      	mov	r7, r0
 800f396:	2800      	cmp	r0, #0
 800f398:	d167      	bne.n	800f46a <__gethex+0x10e>
 800f39a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f39e:	4626      	mov	r6, r4
 800f3a0:	f7ff ffc6 	bl	800f330 <__hexdig_fun>
 800f3a4:	2800      	cmp	r0, #0
 800f3a6:	d062      	beq.n	800f46e <__gethex+0x112>
 800f3a8:	4623      	mov	r3, r4
 800f3aa:	7818      	ldrb	r0, [r3, #0]
 800f3ac:	2830      	cmp	r0, #48	@ 0x30
 800f3ae:	4699      	mov	r9, r3
 800f3b0:	f103 0301 	add.w	r3, r3, #1
 800f3b4:	d0f9      	beq.n	800f3aa <__gethex+0x4e>
 800f3b6:	f7ff ffbb 	bl	800f330 <__hexdig_fun>
 800f3ba:	fab0 f580 	clz	r5, r0
 800f3be:	096d      	lsrs	r5, r5, #5
 800f3c0:	f04f 0b01 	mov.w	fp, #1
 800f3c4:	464a      	mov	r2, r9
 800f3c6:	4616      	mov	r6, r2
 800f3c8:	3201      	adds	r2, #1
 800f3ca:	7830      	ldrb	r0, [r6, #0]
 800f3cc:	f7ff ffb0 	bl	800f330 <__hexdig_fun>
 800f3d0:	2800      	cmp	r0, #0
 800f3d2:	d1f8      	bne.n	800f3c6 <__gethex+0x6a>
 800f3d4:	498d      	ldr	r1, [pc, #564]	@ (800f60c <__gethex+0x2b0>)
 800f3d6:	2201      	movs	r2, #1
 800f3d8:	4630      	mov	r0, r6
 800f3da:	f7ff feeb 	bl	800f1b4 <strncmp>
 800f3de:	2800      	cmp	r0, #0
 800f3e0:	d13f      	bne.n	800f462 <__gethex+0x106>
 800f3e2:	b944      	cbnz	r4, 800f3f6 <__gethex+0x9a>
 800f3e4:	1c74      	adds	r4, r6, #1
 800f3e6:	4622      	mov	r2, r4
 800f3e8:	4616      	mov	r6, r2
 800f3ea:	3201      	adds	r2, #1
 800f3ec:	7830      	ldrb	r0, [r6, #0]
 800f3ee:	f7ff ff9f 	bl	800f330 <__hexdig_fun>
 800f3f2:	2800      	cmp	r0, #0
 800f3f4:	d1f8      	bne.n	800f3e8 <__gethex+0x8c>
 800f3f6:	1ba4      	subs	r4, r4, r6
 800f3f8:	00a7      	lsls	r7, r4, #2
 800f3fa:	7833      	ldrb	r3, [r6, #0]
 800f3fc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f400:	2b50      	cmp	r3, #80	@ 0x50
 800f402:	d13e      	bne.n	800f482 <__gethex+0x126>
 800f404:	7873      	ldrb	r3, [r6, #1]
 800f406:	2b2b      	cmp	r3, #43	@ 0x2b
 800f408:	d033      	beq.n	800f472 <__gethex+0x116>
 800f40a:	2b2d      	cmp	r3, #45	@ 0x2d
 800f40c:	d034      	beq.n	800f478 <__gethex+0x11c>
 800f40e:	1c71      	adds	r1, r6, #1
 800f410:	2400      	movs	r4, #0
 800f412:	7808      	ldrb	r0, [r1, #0]
 800f414:	f7ff ff8c 	bl	800f330 <__hexdig_fun>
 800f418:	1e43      	subs	r3, r0, #1
 800f41a:	b2db      	uxtb	r3, r3
 800f41c:	2b18      	cmp	r3, #24
 800f41e:	d830      	bhi.n	800f482 <__gethex+0x126>
 800f420:	f1a0 0210 	sub.w	r2, r0, #16
 800f424:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f428:	f7ff ff82 	bl	800f330 <__hexdig_fun>
 800f42c:	f100 3cff 	add.w	ip, r0, #4294967295
 800f430:	fa5f fc8c 	uxtb.w	ip, ip
 800f434:	f1bc 0f18 	cmp.w	ip, #24
 800f438:	f04f 030a 	mov.w	r3, #10
 800f43c:	d91e      	bls.n	800f47c <__gethex+0x120>
 800f43e:	b104      	cbz	r4, 800f442 <__gethex+0xe6>
 800f440:	4252      	negs	r2, r2
 800f442:	4417      	add	r7, r2
 800f444:	f8ca 1000 	str.w	r1, [sl]
 800f448:	b1ed      	cbz	r5, 800f486 <__gethex+0x12a>
 800f44a:	f1bb 0f00 	cmp.w	fp, #0
 800f44e:	bf0c      	ite	eq
 800f450:	2506      	moveq	r5, #6
 800f452:	2500      	movne	r5, #0
 800f454:	4628      	mov	r0, r5
 800f456:	b005      	add	sp, #20
 800f458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f45c:	2500      	movs	r5, #0
 800f45e:	462c      	mov	r4, r5
 800f460:	e7b0      	b.n	800f3c4 <__gethex+0x68>
 800f462:	2c00      	cmp	r4, #0
 800f464:	d1c7      	bne.n	800f3f6 <__gethex+0x9a>
 800f466:	4627      	mov	r7, r4
 800f468:	e7c7      	b.n	800f3fa <__gethex+0x9e>
 800f46a:	464e      	mov	r6, r9
 800f46c:	462f      	mov	r7, r5
 800f46e:	2501      	movs	r5, #1
 800f470:	e7c3      	b.n	800f3fa <__gethex+0x9e>
 800f472:	2400      	movs	r4, #0
 800f474:	1cb1      	adds	r1, r6, #2
 800f476:	e7cc      	b.n	800f412 <__gethex+0xb6>
 800f478:	2401      	movs	r4, #1
 800f47a:	e7fb      	b.n	800f474 <__gethex+0x118>
 800f47c:	fb03 0002 	mla	r0, r3, r2, r0
 800f480:	e7ce      	b.n	800f420 <__gethex+0xc4>
 800f482:	4631      	mov	r1, r6
 800f484:	e7de      	b.n	800f444 <__gethex+0xe8>
 800f486:	eba6 0309 	sub.w	r3, r6, r9
 800f48a:	3b01      	subs	r3, #1
 800f48c:	4629      	mov	r1, r5
 800f48e:	2b07      	cmp	r3, #7
 800f490:	dc0a      	bgt.n	800f4a8 <__gethex+0x14c>
 800f492:	9801      	ldr	r0, [sp, #4]
 800f494:	f7fe f98e 	bl	800d7b4 <_Balloc>
 800f498:	4604      	mov	r4, r0
 800f49a:	b940      	cbnz	r0, 800f4ae <__gethex+0x152>
 800f49c:	4b5c      	ldr	r3, [pc, #368]	@ (800f610 <__gethex+0x2b4>)
 800f49e:	4602      	mov	r2, r0
 800f4a0:	21e4      	movs	r1, #228	@ 0xe4
 800f4a2:	485c      	ldr	r0, [pc, #368]	@ (800f614 <__gethex+0x2b8>)
 800f4a4:	f7ff fec0 	bl	800f228 <__assert_func>
 800f4a8:	3101      	adds	r1, #1
 800f4aa:	105b      	asrs	r3, r3, #1
 800f4ac:	e7ef      	b.n	800f48e <__gethex+0x132>
 800f4ae:	f100 0a14 	add.w	sl, r0, #20
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	4655      	mov	r5, sl
 800f4b6:	469b      	mov	fp, r3
 800f4b8:	45b1      	cmp	r9, r6
 800f4ba:	d337      	bcc.n	800f52c <__gethex+0x1d0>
 800f4bc:	f845 bb04 	str.w	fp, [r5], #4
 800f4c0:	eba5 050a 	sub.w	r5, r5, sl
 800f4c4:	10ad      	asrs	r5, r5, #2
 800f4c6:	6125      	str	r5, [r4, #16]
 800f4c8:	4658      	mov	r0, fp
 800f4ca:	f7fe fa65 	bl	800d998 <__hi0bits>
 800f4ce:	016d      	lsls	r5, r5, #5
 800f4d0:	f8d8 6000 	ldr.w	r6, [r8]
 800f4d4:	1a2d      	subs	r5, r5, r0
 800f4d6:	42b5      	cmp	r5, r6
 800f4d8:	dd54      	ble.n	800f584 <__gethex+0x228>
 800f4da:	1bad      	subs	r5, r5, r6
 800f4dc:	4629      	mov	r1, r5
 800f4de:	4620      	mov	r0, r4
 800f4e0:	f7fe fdf6 	bl	800e0d0 <__any_on>
 800f4e4:	4681      	mov	r9, r0
 800f4e6:	b178      	cbz	r0, 800f508 <__gethex+0x1ac>
 800f4e8:	1e6b      	subs	r3, r5, #1
 800f4ea:	1159      	asrs	r1, r3, #5
 800f4ec:	f003 021f 	and.w	r2, r3, #31
 800f4f0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f4f4:	f04f 0901 	mov.w	r9, #1
 800f4f8:	fa09 f202 	lsl.w	r2, r9, r2
 800f4fc:	420a      	tst	r2, r1
 800f4fe:	d003      	beq.n	800f508 <__gethex+0x1ac>
 800f500:	454b      	cmp	r3, r9
 800f502:	dc36      	bgt.n	800f572 <__gethex+0x216>
 800f504:	f04f 0902 	mov.w	r9, #2
 800f508:	4629      	mov	r1, r5
 800f50a:	4620      	mov	r0, r4
 800f50c:	f7ff febe 	bl	800f28c <rshift>
 800f510:	442f      	add	r7, r5
 800f512:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f516:	42bb      	cmp	r3, r7
 800f518:	da42      	bge.n	800f5a0 <__gethex+0x244>
 800f51a:	9801      	ldr	r0, [sp, #4]
 800f51c:	4621      	mov	r1, r4
 800f51e:	f7fe f989 	bl	800d834 <_Bfree>
 800f522:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f524:	2300      	movs	r3, #0
 800f526:	6013      	str	r3, [r2, #0]
 800f528:	25a3      	movs	r5, #163	@ 0xa3
 800f52a:	e793      	b.n	800f454 <__gethex+0xf8>
 800f52c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f530:	2a2e      	cmp	r2, #46	@ 0x2e
 800f532:	d012      	beq.n	800f55a <__gethex+0x1fe>
 800f534:	2b20      	cmp	r3, #32
 800f536:	d104      	bne.n	800f542 <__gethex+0x1e6>
 800f538:	f845 bb04 	str.w	fp, [r5], #4
 800f53c:	f04f 0b00 	mov.w	fp, #0
 800f540:	465b      	mov	r3, fp
 800f542:	7830      	ldrb	r0, [r6, #0]
 800f544:	9303      	str	r3, [sp, #12]
 800f546:	f7ff fef3 	bl	800f330 <__hexdig_fun>
 800f54a:	9b03      	ldr	r3, [sp, #12]
 800f54c:	f000 000f 	and.w	r0, r0, #15
 800f550:	4098      	lsls	r0, r3
 800f552:	ea4b 0b00 	orr.w	fp, fp, r0
 800f556:	3304      	adds	r3, #4
 800f558:	e7ae      	b.n	800f4b8 <__gethex+0x15c>
 800f55a:	45b1      	cmp	r9, r6
 800f55c:	d8ea      	bhi.n	800f534 <__gethex+0x1d8>
 800f55e:	492b      	ldr	r1, [pc, #172]	@ (800f60c <__gethex+0x2b0>)
 800f560:	9303      	str	r3, [sp, #12]
 800f562:	2201      	movs	r2, #1
 800f564:	4630      	mov	r0, r6
 800f566:	f7ff fe25 	bl	800f1b4 <strncmp>
 800f56a:	9b03      	ldr	r3, [sp, #12]
 800f56c:	2800      	cmp	r0, #0
 800f56e:	d1e1      	bne.n	800f534 <__gethex+0x1d8>
 800f570:	e7a2      	b.n	800f4b8 <__gethex+0x15c>
 800f572:	1ea9      	subs	r1, r5, #2
 800f574:	4620      	mov	r0, r4
 800f576:	f7fe fdab 	bl	800e0d0 <__any_on>
 800f57a:	2800      	cmp	r0, #0
 800f57c:	d0c2      	beq.n	800f504 <__gethex+0x1a8>
 800f57e:	f04f 0903 	mov.w	r9, #3
 800f582:	e7c1      	b.n	800f508 <__gethex+0x1ac>
 800f584:	da09      	bge.n	800f59a <__gethex+0x23e>
 800f586:	1b75      	subs	r5, r6, r5
 800f588:	4621      	mov	r1, r4
 800f58a:	9801      	ldr	r0, [sp, #4]
 800f58c:	462a      	mov	r2, r5
 800f58e:	f7fe fb69 	bl	800dc64 <__lshift>
 800f592:	1b7f      	subs	r7, r7, r5
 800f594:	4604      	mov	r4, r0
 800f596:	f100 0a14 	add.w	sl, r0, #20
 800f59a:	f04f 0900 	mov.w	r9, #0
 800f59e:	e7b8      	b.n	800f512 <__gethex+0x1b6>
 800f5a0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f5a4:	42bd      	cmp	r5, r7
 800f5a6:	dd6f      	ble.n	800f688 <__gethex+0x32c>
 800f5a8:	1bed      	subs	r5, r5, r7
 800f5aa:	42ae      	cmp	r6, r5
 800f5ac:	dc34      	bgt.n	800f618 <__gethex+0x2bc>
 800f5ae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f5b2:	2b02      	cmp	r3, #2
 800f5b4:	d022      	beq.n	800f5fc <__gethex+0x2a0>
 800f5b6:	2b03      	cmp	r3, #3
 800f5b8:	d024      	beq.n	800f604 <__gethex+0x2a8>
 800f5ba:	2b01      	cmp	r3, #1
 800f5bc:	d115      	bne.n	800f5ea <__gethex+0x28e>
 800f5be:	42ae      	cmp	r6, r5
 800f5c0:	d113      	bne.n	800f5ea <__gethex+0x28e>
 800f5c2:	2e01      	cmp	r6, #1
 800f5c4:	d10b      	bne.n	800f5de <__gethex+0x282>
 800f5c6:	9a02      	ldr	r2, [sp, #8]
 800f5c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f5cc:	6013      	str	r3, [r2, #0]
 800f5ce:	2301      	movs	r3, #1
 800f5d0:	6123      	str	r3, [r4, #16]
 800f5d2:	f8ca 3000 	str.w	r3, [sl]
 800f5d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f5d8:	2562      	movs	r5, #98	@ 0x62
 800f5da:	601c      	str	r4, [r3, #0]
 800f5dc:	e73a      	b.n	800f454 <__gethex+0xf8>
 800f5de:	1e71      	subs	r1, r6, #1
 800f5e0:	4620      	mov	r0, r4
 800f5e2:	f7fe fd75 	bl	800e0d0 <__any_on>
 800f5e6:	2800      	cmp	r0, #0
 800f5e8:	d1ed      	bne.n	800f5c6 <__gethex+0x26a>
 800f5ea:	9801      	ldr	r0, [sp, #4]
 800f5ec:	4621      	mov	r1, r4
 800f5ee:	f7fe f921 	bl	800d834 <_Bfree>
 800f5f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f5f4:	2300      	movs	r3, #0
 800f5f6:	6013      	str	r3, [r2, #0]
 800f5f8:	2550      	movs	r5, #80	@ 0x50
 800f5fa:	e72b      	b.n	800f454 <__gethex+0xf8>
 800f5fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d1f3      	bne.n	800f5ea <__gethex+0x28e>
 800f602:	e7e0      	b.n	800f5c6 <__gethex+0x26a>
 800f604:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f606:	2b00      	cmp	r3, #0
 800f608:	d1dd      	bne.n	800f5c6 <__gethex+0x26a>
 800f60a:	e7ee      	b.n	800f5ea <__gethex+0x28e>
 800f60c:	08010ca0 	.word	0x08010ca0
 800f610:	08010b35 	.word	0x08010b35
 800f614:	08010e4e 	.word	0x08010e4e
 800f618:	1e6f      	subs	r7, r5, #1
 800f61a:	f1b9 0f00 	cmp.w	r9, #0
 800f61e:	d130      	bne.n	800f682 <__gethex+0x326>
 800f620:	b127      	cbz	r7, 800f62c <__gethex+0x2d0>
 800f622:	4639      	mov	r1, r7
 800f624:	4620      	mov	r0, r4
 800f626:	f7fe fd53 	bl	800e0d0 <__any_on>
 800f62a:	4681      	mov	r9, r0
 800f62c:	117a      	asrs	r2, r7, #5
 800f62e:	2301      	movs	r3, #1
 800f630:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f634:	f007 071f 	and.w	r7, r7, #31
 800f638:	40bb      	lsls	r3, r7
 800f63a:	4213      	tst	r3, r2
 800f63c:	4629      	mov	r1, r5
 800f63e:	4620      	mov	r0, r4
 800f640:	bf18      	it	ne
 800f642:	f049 0902 	orrne.w	r9, r9, #2
 800f646:	f7ff fe21 	bl	800f28c <rshift>
 800f64a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f64e:	1b76      	subs	r6, r6, r5
 800f650:	2502      	movs	r5, #2
 800f652:	f1b9 0f00 	cmp.w	r9, #0
 800f656:	d047      	beq.n	800f6e8 <__gethex+0x38c>
 800f658:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f65c:	2b02      	cmp	r3, #2
 800f65e:	d015      	beq.n	800f68c <__gethex+0x330>
 800f660:	2b03      	cmp	r3, #3
 800f662:	d017      	beq.n	800f694 <__gethex+0x338>
 800f664:	2b01      	cmp	r3, #1
 800f666:	d109      	bne.n	800f67c <__gethex+0x320>
 800f668:	f019 0f02 	tst.w	r9, #2
 800f66c:	d006      	beq.n	800f67c <__gethex+0x320>
 800f66e:	f8da 3000 	ldr.w	r3, [sl]
 800f672:	ea49 0903 	orr.w	r9, r9, r3
 800f676:	f019 0f01 	tst.w	r9, #1
 800f67a:	d10e      	bne.n	800f69a <__gethex+0x33e>
 800f67c:	f045 0510 	orr.w	r5, r5, #16
 800f680:	e032      	b.n	800f6e8 <__gethex+0x38c>
 800f682:	f04f 0901 	mov.w	r9, #1
 800f686:	e7d1      	b.n	800f62c <__gethex+0x2d0>
 800f688:	2501      	movs	r5, #1
 800f68a:	e7e2      	b.n	800f652 <__gethex+0x2f6>
 800f68c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f68e:	f1c3 0301 	rsb	r3, r3, #1
 800f692:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f694:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f696:	2b00      	cmp	r3, #0
 800f698:	d0f0      	beq.n	800f67c <__gethex+0x320>
 800f69a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f69e:	f104 0314 	add.w	r3, r4, #20
 800f6a2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f6a6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f6aa:	f04f 0c00 	mov.w	ip, #0
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800f6b4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f6b8:	d01b      	beq.n	800f6f2 <__gethex+0x396>
 800f6ba:	3201      	adds	r2, #1
 800f6bc:	6002      	str	r2, [r0, #0]
 800f6be:	2d02      	cmp	r5, #2
 800f6c0:	f104 0314 	add.w	r3, r4, #20
 800f6c4:	d13c      	bne.n	800f740 <__gethex+0x3e4>
 800f6c6:	f8d8 2000 	ldr.w	r2, [r8]
 800f6ca:	3a01      	subs	r2, #1
 800f6cc:	42b2      	cmp	r2, r6
 800f6ce:	d109      	bne.n	800f6e4 <__gethex+0x388>
 800f6d0:	1171      	asrs	r1, r6, #5
 800f6d2:	2201      	movs	r2, #1
 800f6d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f6d8:	f006 061f 	and.w	r6, r6, #31
 800f6dc:	fa02 f606 	lsl.w	r6, r2, r6
 800f6e0:	421e      	tst	r6, r3
 800f6e2:	d13a      	bne.n	800f75a <__gethex+0x3fe>
 800f6e4:	f045 0520 	orr.w	r5, r5, #32
 800f6e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f6ea:	601c      	str	r4, [r3, #0]
 800f6ec:	9b02      	ldr	r3, [sp, #8]
 800f6ee:	601f      	str	r7, [r3, #0]
 800f6f0:	e6b0      	b.n	800f454 <__gethex+0xf8>
 800f6f2:	4299      	cmp	r1, r3
 800f6f4:	f843 cc04 	str.w	ip, [r3, #-4]
 800f6f8:	d8d9      	bhi.n	800f6ae <__gethex+0x352>
 800f6fa:	68a3      	ldr	r3, [r4, #8]
 800f6fc:	459b      	cmp	fp, r3
 800f6fe:	db17      	blt.n	800f730 <__gethex+0x3d4>
 800f700:	6861      	ldr	r1, [r4, #4]
 800f702:	9801      	ldr	r0, [sp, #4]
 800f704:	3101      	adds	r1, #1
 800f706:	f7fe f855 	bl	800d7b4 <_Balloc>
 800f70a:	4681      	mov	r9, r0
 800f70c:	b918      	cbnz	r0, 800f716 <__gethex+0x3ba>
 800f70e:	4b1a      	ldr	r3, [pc, #104]	@ (800f778 <__gethex+0x41c>)
 800f710:	4602      	mov	r2, r0
 800f712:	2184      	movs	r1, #132	@ 0x84
 800f714:	e6c5      	b.n	800f4a2 <__gethex+0x146>
 800f716:	6922      	ldr	r2, [r4, #16]
 800f718:	3202      	adds	r2, #2
 800f71a:	f104 010c 	add.w	r1, r4, #12
 800f71e:	0092      	lsls	r2, r2, #2
 800f720:	300c      	adds	r0, #12
 800f722:	f7ff fd69 	bl	800f1f8 <memcpy>
 800f726:	4621      	mov	r1, r4
 800f728:	9801      	ldr	r0, [sp, #4]
 800f72a:	f7fe f883 	bl	800d834 <_Bfree>
 800f72e:	464c      	mov	r4, r9
 800f730:	6923      	ldr	r3, [r4, #16]
 800f732:	1c5a      	adds	r2, r3, #1
 800f734:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f738:	6122      	str	r2, [r4, #16]
 800f73a:	2201      	movs	r2, #1
 800f73c:	615a      	str	r2, [r3, #20]
 800f73e:	e7be      	b.n	800f6be <__gethex+0x362>
 800f740:	6922      	ldr	r2, [r4, #16]
 800f742:	455a      	cmp	r2, fp
 800f744:	dd0b      	ble.n	800f75e <__gethex+0x402>
 800f746:	2101      	movs	r1, #1
 800f748:	4620      	mov	r0, r4
 800f74a:	f7ff fd9f 	bl	800f28c <rshift>
 800f74e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f752:	3701      	adds	r7, #1
 800f754:	42bb      	cmp	r3, r7
 800f756:	f6ff aee0 	blt.w	800f51a <__gethex+0x1be>
 800f75a:	2501      	movs	r5, #1
 800f75c:	e7c2      	b.n	800f6e4 <__gethex+0x388>
 800f75e:	f016 061f 	ands.w	r6, r6, #31
 800f762:	d0fa      	beq.n	800f75a <__gethex+0x3fe>
 800f764:	4453      	add	r3, sl
 800f766:	f1c6 0620 	rsb	r6, r6, #32
 800f76a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f76e:	f7fe f913 	bl	800d998 <__hi0bits>
 800f772:	42b0      	cmp	r0, r6
 800f774:	dbe7      	blt.n	800f746 <__gethex+0x3ea>
 800f776:	e7f0      	b.n	800f75a <__gethex+0x3fe>
 800f778:	08010b35 	.word	0x08010b35

0800f77c <L_shift>:
 800f77c:	f1c2 0208 	rsb	r2, r2, #8
 800f780:	0092      	lsls	r2, r2, #2
 800f782:	b570      	push	{r4, r5, r6, lr}
 800f784:	f1c2 0620 	rsb	r6, r2, #32
 800f788:	6843      	ldr	r3, [r0, #4]
 800f78a:	6804      	ldr	r4, [r0, #0]
 800f78c:	fa03 f506 	lsl.w	r5, r3, r6
 800f790:	432c      	orrs	r4, r5
 800f792:	40d3      	lsrs	r3, r2
 800f794:	6004      	str	r4, [r0, #0]
 800f796:	f840 3f04 	str.w	r3, [r0, #4]!
 800f79a:	4288      	cmp	r0, r1
 800f79c:	d3f4      	bcc.n	800f788 <L_shift+0xc>
 800f79e:	bd70      	pop	{r4, r5, r6, pc}

0800f7a0 <__match>:
 800f7a0:	b530      	push	{r4, r5, lr}
 800f7a2:	6803      	ldr	r3, [r0, #0]
 800f7a4:	3301      	adds	r3, #1
 800f7a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f7aa:	b914      	cbnz	r4, 800f7b2 <__match+0x12>
 800f7ac:	6003      	str	r3, [r0, #0]
 800f7ae:	2001      	movs	r0, #1
 800f7b0:	bd30      	pop	{r4, r5, pc}
 800f7b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f7b6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f7ba:	2d19      	cmp	r5, #25
 800f7bc:	bf98      	it	ls
 800f7be:	3220      	addls	r2, #32
 800f7c0:	42a2      	cmp	r2, r4
 800f7c2:	d0f0      	beq.n	800f7a6 <__match+0x6>
 800f7c4:	2000      	movs	r0, #0
 800f7c6:	e7f3      	b.n	800f7b0 <__match+0x10>

0800f7c8 <__hexnan>:
 800f7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7cc:	680b      	ldr	r3, [r1, #0]
 800f7ce:	6801      	ldr	r1, [r0, #0]
 800f7d0:	115e      	asrs	r6, r3, #5
 800f7d2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f7d6:	f013 031f 	ands.w	r3, r3, #31
 800f7da:	b087      	sub	sp, #28
 800f7dc:	bf18      	it	ne
 800f7de:	3604      	addne	r6, #4
 800f7e0:	2500      	movs	r5, #0
 800f7e2:	1f37      	subs	r7, r6, #4
 800f7e4:	4682      	mov	sl, r0
 800f7e6:	4690      	mov	r8, r2
 800f7e8:	9301      	str	r3, [sp, #4]
 800f7ea:	f846 5c04 	str.w	r5, [r6, #-4]
 800f7ee:	46b9      	mov	r9, r7
 800f7f0:	463c      	mov	r4, r7
 800f7f2:	9502      	str	r5, [sp, #8]
 800f7f4:	46ab      	mov	fp, r5
 800f7f6:	784a      	ldrb	r2, [r1, #1]
 800f7f8:	1c4b      	adds	r3, r1, #1
 800f7fa:	9303      	str	r3, [sp, #12]
 800f7fc:	b342      	cbz	r2, 800f850 <__hexnan+0x88>
 800f7fe:	4610      	mov	r0, r2
 800f800:	9105      	str	r1, [sp, #20]
 800f802:	9204      	str	r2, [sp, #16]
 800f804:	f7ff fd94 	bl	800f330 <__hexdig_fun>
 800f808:	2800      	cmp	r0, #0
 800f80a:	d151      	bne.n	800f8b0 <__hexnan+0xe8>
 800f80c:	9a04      	ldr	r2, [sp, #16]
 800f80e:	9905      	ldr	r1, [sp, #20]
 800f810:	2a20      	cmp	r2, #32
 800f812:	d818      	bhi.n	800f846 <__hexnan+0x7e>
 800f814:	9b02      	ldr	r3, [sp, #8]
 800f816:	459b      	cmp	fp, r3
 800f818:	dd13      	ble.n	800f842 <__hexnan+0x7a>
 800f81a:	454c      	cmp	r4, r9
 800f81c:	d206      	bcs.n	800f82c <__hexnan+0x64>
 800f81e:	2d07      	cmp	r5, #7
 800f820:	dc04      	bgt.n	800f82c <__hexnan+0x64>
 800f822:	462a      	mov	r2, r5
 800f824:	4649      	mov	r1, r9
 800f826:	4620      	mov	r0, r4
 800f828:	f7ff ffa8 	bl	800f77c <L_shift>
 800f82c:	4544      	cmp	r4, r8
 800f82e:	d952      	bls.n	800f8d6 <__hexnan+0x10e>
 800f830:	2300      	movs	r3, #0
 800f832:	f1a4 0904 	sub.w	r9, r4, #4
 800f836:	f844 3c04 	str.w	r3, [r4, #-4]
 800f83a:	f8cd b008 	str.w	fp, [sp, #8]
 800f83e:	464c      	mov	r4, r9
 800f840:	461d      	mov	r5, r3
 800f842:	9903      	ldr	r1, [sp, #12]
 800f844:	e7d7      	b.n	800f7f6 <__hexnan+0x2e>
 800f846:	2a29      	cmp	r2, #41	@ 0x29
 800f848:	d157      	bne.n	800f8fa <__hexnan+0x132>
 800f84a:	3102      	adds	r1, #2
 800f84c:	f8ca 1000 	str.w	r1, [sl]
 800f850:	f1bb 0f00 	cmp.w	fp, #0
 800f854:	d051      	beq.n	800f8fa <__hexnan+0x132>
 800f856:	454c      	cmp	r4, r9
 800f858:	d206      	bcs.n	800f868 <__hexnan+0xa0>
 800f85a:	2d07      	cmp	r5, #7
 800f85c:	dc04      	bgt.n	800f868 <__hexnan+0xa0>
 800f85e:	462a      	mov	r2, r5
 800f860:	4649      	mov	r1, r9
 800f862:	4620      	mov	r0, r4
 800f864:	f7ff ff8a 	bl	800f77c <L_shift>
 800f868:	4544      	cmp	r4, r8
 800f86a:	d936      	bls.n	800f8da <__hexnan+0x112>
 800f86c:	f1a8 0204 	sub.w	r2, r8, #4
 800f870:	4623      	mov	r3, r4
 800f872:	f853 1b04 	ldr.w	r1, [r3], #4
 800f876:	f842 1f04 	str.w	r1, [r2, #4]!
 800f87a:	429f      	cmp	r7, r3
 800f87c:	d2f9      	bcs.n	800f872 <__hexnan+0xaa>
 800f87e:	1b3b      	subs	r3, r7, r4
 800f880:	f023 0303 	bic.w	r3, r3, #3
 800f884:	3304      	adds	r3, #4
 800f886:	3401      	adds	r4, #1
 800f888:	3e03      	subs	r6, #3
 800f88a:	42b4      	cmp	r4, r6
 800f88c:	bf88      	it	hi
 800f88e:	2304      	movhi	r3, #4
 800f890:	4443      	add	r3, r8
 800f892:	2200      	movs	r2, #0
 800f894:	f843 2b04 	str.w	r2, [r3], #4
 800f898:	429f      	cmp	r7, r3
 800f89a:	d2fb      	bcs.n	800f894 <__hexnan+0xcc>
 800f89c:	683b      	ldr	r3, [r7, #0]
 800f89e:	b91b      	cbnz	r3, 800f8a8 <__hexnan+0xe0>
 800f8a0:	4547      	cmp	r7, r8
 800f8a2:	d128      	bne.n	800f8f6 <__hexnan+0x12e>
 800f8a4:	2301      	movs	r3, #1
 800f8a6:	603b      	str	r3, [r7, #0]
 800f8a8:	2005      	movs	r0, #5
 800f8aa:	b007      	add	sp, #28
 800f8ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8b0:	3501      	adds	r5, #1
 800f8b2:	2d08      	cmp	r5, #8
 800f8b4:	f10b 0b01 	add.w	fp, fp, #1
 800f8b8:	dd06      	ble.n	800f8c8 <__hexnan+0x100>
 800f8ba:	4544      	cmp	r4, r8
 800f8bc:	d9c1      	bls.n	800f842 <__hexnan+0x7a>
 800f8be:	2300      	movs	r3, #0
 800f8c0:	f844 3c04 	str.w	r3, [r4, #-4]
 800f8c4:	2501      	movs	r5, #1
 800f8c6:	3c04      	subs	r4, #4
 800f8c8:	6822      	ldr	r2, [r4, #0]
 800f8ca:	f000 000f 	and.w	r0, r0, #15
 800f8ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f8d2:	6020      	str	r0, [r4, #0]
 800f8d4:	e7b5      	b.n	800f842 <__hexnan+0x7a>
 800f8d6:	2508      	movs	r5, #8
 800f8d8:	e7b3      	b.n	800f842 <__hexnan+0x7a>
 800f8da:	9b01      	ldr	r3, [sp, #4]
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d0dd      	beq.n	800f89c <__hexnan+0xd4>
 800f8e0:	f1c3 0320 	rsb	r3, r3, #32
 800f8e4:	f04f 32ff 	mov.w	r2, #4294967295
 800f8e8:	40da      	lsrs	r2, r3
 800f8ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f8ee:	4013      	ands	r3, r2
 800f8f0:	f846 3c04 	str.w	r3, [r6, #-4]
 800f8f4:	e7d2      	b.n	800f89c <__hexnan+0xd4>
 800f8f6:	3f04      	subs	r7, #4
 800f8f8:	e7d0      	b.n	800f89c <__hexnan+0xd4>
 800f8fa:	2004      	movs	r0, #4
 800f8fc:	e7d5      	b.n	800f8aa <__hexnan+0xe2>

0800f8fe <__ascii_mbtowc>:
 800f8fe:	b082      	sub	sp, #8
 800f900:	b901      	cbnz	r1, 800f904 <__ascii_mbtowc+0x6>
 800f902:	a901      	add	r1, sp, #4
 800f904:	b142      	cbz	r2, 800f918 <__ascii_mbtowc+0x1a>
 800f906:	b14b      	cbz	r3, 800f91c <__ascii_mbtowc+0x1e>
 800f908:	7813      	ldrb	r3, [r2, #0]
 800f90a:	600b      	str	r3, [r1, #0]
 800f90c:	7812      	ldrb	r2, [r2, #0]
 800f90e:	1e10      	subs	r0, r2, #0
 800f910:	bf18      	it	ne
 800f912:	2001      	movne	r0, #1
 800f914:	b002      	add	sp, #8
 800f916:	4770      	bx	lr
 800f918:	4610      	mov	r0, r2
 800f91a:	e7fb      	b.n	800f914 <__ascii_mbtowc+0x16>
 800f91c:	f06f 0001 	mvn.w	r0, #1
 800f920:	e7f8      	b.n	800f914 <__ascii_mbtowc+0x16>

0800f922 <_realloc_r>:
 800f922:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f926:	4680      	mov	r8, r0
 800f928:	4615      	mov	r5, r2
 800f92a:	460c      	mov	r4, r1
 800f92c:	b921      	cbnz	r1, 800f938 <_realloc_r+0x16>
 800f92e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f932:	4611      	mov	r1, r2
 800f934:	f7fd beb2 	b.w	800d69c <_malloc_r>
 800f938:	b92a      	cbnz	r2, 800f946 <_realloc_r+0x24>
 800f93a:	f7fd fe3b 	bl	800d5b4 <_free_r>
 800f93e:	2400      	movs	r4, #0
 800f940:	4620      	mov	r0, r4
 800f942:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f946:	f000 f840 	bl	800f9ca <_malloc_usable_size_r>
 800f94a:	4285      	cmp	r5, r0
 800f94c:	4606      	mov	r6, r0
 800f94e:	d802      	bhi.n	800f956 <_realloc_r+0x34>
 800f950:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f954:	d8f4      	bhi.n	800f940 <_realloc_r+0x1e>
 800f956:	4629      	mov	r1, r5
 800f958:	4640      	mov	r0, r8
 800f95a:	f7fd fe9f 	bl	800d69c <_malloc_r>
 800f95e:	4607      	mov	r7, r0
 800f960:	2800      	cmp	r0, #0
 800f962:	d0ec      	beq.n	800f93e <_realloc_r+0x1c>
 800f964:	42b5      	cmp	r5, r6
 800f966:	462a      	mov	r2, r5
 800f968:	4621      	mov	r1, r4
 800f96a:	bf28      	it	cs
 800f96c:	4632      	movcs	r2, r6
 800f96e:	f7ff fc43 	bl	800f1f8 <memcpy>
 800f972:	4621      	mov	r1, r4
 800f974:	4640      	mov	r0, r8
 800f976:	f7fd fe1d 	bl	800d5b4 <_free_r>
 800f97a:	463c      	mov	r4, r7
 800f97c:	e7e0      	b.n	800f940 <_realloc_r+0x1e>

0800f97e <__ascii_wctomb>:
 800f97e:	4603      	mov	r3, r0
 800f980:	4608      	mov	r0, r1
 800f982:	b141      	cbz	r1, 800f996 <__ascii_wctomb+0x18>
 800f984:	2aff      	cmp	r2, #255	@ 0xff
 800f986:	d904      	bls.n	800f992 <__ascii_wctomb+0x14>
 800f988:	228a      	movs	r2, #138	@ 0x8a
 800f98a:	601a      	str	r2, [r3, #0]
 800f98c:	f04f 30ff 	mov.w	r0, #4294967295
 800f990:	4770      	bx	lr
 800f992:	700a      	strb	r2, [r1, #0]
 800f994:	2001      	movs	r0, #1
 800f996:	4770      	bx	lr

0800f998 <fiprintf>:
 800f998:	b40e      	push	{r1, r2, r3}
 800f99a:	b503      	push	{r0, r1, lr}
 800f99c:	4601      	mov	r1, r0
 800f99e:	ab03      	add	r3, sp, #12
 800f9a0:	4805      	ldr	r0, [pc, #20]	@ (800f9b8 <fiprintf+0x20>)
 800f9a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f9a6:	6800      	ldr	r0, [r0, #0]
 800f9a8:	9301      	str	r3, [sp, #4]
 800f9aa:	f000 f83f 	bl	800fa2c <_vfiprintf_r>
 800f9ae:	b002      	add	sp, #8
 800f9b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f9b4:	b003      	add	sp, #12
 800f9b6:	4770      	bx	lr
 800f9b8:	24000020 	.word	0x24000020

0800f9bc <abort>:
 800f9bc:	b508      	push	{r3, lr}
 800f9be:	2006      	movs	r0, #6
 800f9c0:	f000 fa08 	bl	800fdd4 <raise>
 800f9c4:	2001      	movs	r0, #1
 800f9c6:	f7f3 f803 	bl	80029d0 <_exit>

0800f9ca <_malloc_usable_size_r>:
 800f9ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f9ce:	1f18      	subs	r0, r3, #4
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	bfbc      	itt	lt
 800f9d4:	580b      	ldrlt	r3, [r1, r0]
 800f9d6:	18c0      	addlt	r0, r0, r3
 800f9d8:	4770      	bx	lr

0800f9da <__sfputc_r>:
 800f9da:	6893      	ldr	r3, [r2, #8]
 800f9dc:	3b01      	subs	r3, #1
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	b410      	push	{r4}
 800f9e2:	6093      	str	r3, [r2, #8]
 800f9e4:	da08      	bge.n	800f9f8 <__sfputc_r+0x1e>
 800f9e6:	6994      	ldr	r4, [r2, #24]
 800f9e8:	42a3      	cmp	r3, r4
 800f9ea:	db01      	blt.n	800f9f0 <__sfputc_r+0x16>
 800f9ec:	290a      	cmp	r1, #10
 800f9ee:	d103      	bne.n	800f9f8 <__sfputc_r+0x1e>
 800f9f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f9f4:	f000 b932 	b.w	800fc5c <__swbuf_r>
 800f9f8:	6813      	ldr	r3, [r2, #0]
 800f9fa:	1c58      	adds	r0, r3, #1
 800f9fc:	6010      	str	r0, [r2, #0]
 800f9fe:	7019      	strb	r1, [r3, #0]
 800fa00:	4608      	mov	r0, r1
 800fa02:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fa06:	4770      	bx	lr

0800fa08 <__sfputs_r>:
 800fa08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa0a:	4606      	mov	r6, r0
 800fa0c:	460f      	mov	r7, r1
 800fa0e:	4614      	mov	r4, r2
 800fa10:	18d5      	adds	r5, r2, r3
 800fa12:	42ac      	cmp	r4, r5
 800fa14:	d101      	bne.n	800fa1a <__sfputs_r+0x12>
 800fa16:	2000      	movs	r0, #0
 800fa18:	e007      	b.n	800fa2a <__sfputs_r+0x22>
 800fa1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa1e:	463a      	mov	r2, r7
 800fa20:	4630      	mov	r0, r6
 800fa22:	f7ff ffda 	bl	800f9da <__sfputc_r>
 800fa26:	1c43      	adds	r3, r0, #1
 800fa28:	d1f3      	bne.n	800fa12 <__sfputs_r+0xa>
 800fa2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fa2c <_vfiprintf_r>:
 800fa2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa30:	460d      	mov	r5, r1
 800fa32:	b09d      	sub	sp, #116	@ 0x74
 800fa34:	4614      	mov	r4, r2
 800fa36:	4698      	mov	r8, r3
 800fa38:	4606      	mov	r6, r0
 800fa3a:	b118      	cbz	r0, 800fa44 <_vfiprintf_r+0x18>
 800fa3c:	6a03      	ldr	r3, [r0, #32]
 800fa3e:	b90b      	cbnz	r3, 800fa44 <_vfiprintf_r+0x18>
 800fa40:	f7fc feba 	bl	800c7b8 <__sinit>
 800fa44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fa46:	07d9      	lsls	r1, r3, #31
 800fa48:	d405      	bmi.n	800fa56 <_vfiprintf_r+0x2a>
 800fa4a:	89ab      	ldrh	r3, [r5, #12]
 800fa4c:	059a      	lsls	r2, r3, #22
 800fa4e:	d402      	bmi.n	800fa56 <_vfiprintf_r+0x2a>
 800fa50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fa52:	f7fc ffc8 	bl	800c9e6 <__retarget_lock_acquire_recursive>
 800fa56:	89ab      	ldrh	r3, [r5, #12]
 800fa58:	071b      	lsls	r3, r3, #28
 800fa5a:	d501      	bpl.n	800fa60 <_vfiprintf_r+0x34>
 800fa5c:	692b      	ldr	r3, [r5, #16]
 800fa5e:	b99b      	cbnz	r3, 800fa88 <_vfiprintf_r+0x5c>
 800fa60:	4629      	mov	r1, r5
 800fa62:	4630      	mov	r0, r6
 800fa64:	f000 f938 	bl	800fcd8 <__swsetup_r>
 800fa68:	b170      	cbz	r0, 800fa88 <_vfiprintf_r+0x5c>
 800fa6a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fa6c:	07dc      	lsls	r4, r3, #31
 800fa6e:	d504      	bpl.n	800fa7a <_vfiprintf_r+0x4e>
 800fa70:	f04f 30ff 	mov.w	r0, #4294967295
 800fa74:	b01d      	add	sp, #116	@ 0x74
 800fa76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa7a:	89ab      	ldrh	r3, [r5, #12]
 800fa7c:	0598      	lsls	r0, r3, #22
 800fa7e:	d4f7      	bmi.n	800fa70 <_vfiprintf_r+0x44>
 800fa80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fa82:	f7fc ffb1 	bl	800c9e8 <__retarget_lock_release_recursive>
 800fa86:	e7f3      	b.n	800fa70 <_vfiprintf_r+0x44>
 800fa88:	2300      	movs	r3, #0
 800fa8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa8c:	2320      	movs	r3, #32
 800fa8e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fa92:	f8cd 800c 	str.w	r8, [sp, #12]
 800fa96:	2330      	movs	r3, #48	@ 0x30
 800fa98:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fc48 <_vfiprintf_r+0x21c>
 800fa9c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800faa0:	f04f 0901 	mov.w	r9, #1
 800faa4:	4623      	mov	r3, r4
 800faa6:	469a      	mov	sl, r3
 800faa8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800faac:	b10a      	cbz	r2, 800fab2 <_vfiprintf_r+0x86>
 800faae:	2a25      	cmp	r2, #37	@ 0x25
 800fab0:	d1f9      	bne.n	800faa6 <_vfiprintf_r+0x7a>
 800fab2:	ebba 0b04 	subs.w	fp, sl, r4
 800fab6:	d00b      	beq.n	800fad0 <_vfiprintf_r+0xa4>
 800fab8:	465b      	mov	r3, fp
 800faba:	4622      	mov	r2, r4
 800fabc:	4629      	mov	r1, r5
 800fabe:	4630      	mov	r0, r6
 800fac0:	f7ff ffa2 	bl	800fa08 <__sfputs_r>
 800fac4:	3001      	adds	r0, #1
 800fac6:	f000 80a7 	beq.w	800fc18 <_vfiprintf_r+0x1ec>
 800faca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800facc:	445a      	add	r2, fp
 800face:	9209      	str	r2, [sp, #36]	@ 0x24
 800fad0:	f89a 3000 	ldrb.w	r3, [sl]
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	f000 809f 	beq.w	800fc18 <_vfiprintf_r+0x1ec>
 800fada:	2300      	movs	r3, #0
 800fadc:	f04f 32ff 	mov.w	r2, #4294967295
 800fae0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fae4:	f10a 0a01 	add.w	sl, sl, #1
 800fae8:	9304      	str	r3, [sp, #16]
 800faea:	9307      	str	r3, [sp, #28]
 800faec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800faf0:	931a      	str	r3, [sp, #104]	@ 0x68
 800faf2:	4654      	mov	r4, sl
 800faf4:	2205      	movs	r2, #5
 800faf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fafa:	4853      	ldr	r0, [pc, #332]	@ (800fc48 <_vfiprintf_r+0x21c>)
 800fafc:	f7f0 fbf0 	bl	80002e0 <memchr>
 800fb00:	9a04      	ldr	r2, [sp, #16]
 800fb02:	b9d8      	cbnz	r0, 800fb3c <_vfiprintf_r+0x110>
 800fb04:	06d1      	lsls	r1, r2, #27
 800fb06:	bf44      	itt	mi
 800fb08:	2320      	movmi	r3, #32
 800fb0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fb0e:	0713      	lsls	r3, r2, #28
 800fb10:	bf44      	itt	mi
 800fb12:	232b      	movmi	r3, #43	@ 0x2b
 800fb14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fb18:	f89a 3000 	ldrb.w	r3, [sl]
 800fb1c:	2b2a      	cmp	r3, #42	@ 0x2a
 800fb1e:	d015      	beq.n	800fb4c <_vfiprintf_r+0x120>
 800fb20:	9a07      	ldr	r2, [sp, #28]
 800fb22:	4654      	mov	r4, sl
 800fb24:	2000      	movs	r0, #0
 800fb26:	f04f 0c0a 	mov.w	ip, #10
 800fb2a:	4621      	mov	r1, r4
 800fb2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fb30:	3b30      	subs	r3, #48	@ 0x30
 800fb32:	2b09      	cmp	r3, #9
 800fb34:	d94b      	bls.n	800fbce <_vfiprintf_r+0x1a2>
 800fb36:	b1b0      	cbz	r0, 800fb66 <_vfiprintf_r+0x13a>
 800fb38:	9207      	str	r2, [sp, #28]
 800fb3a:	e014      	b.n	800fb66 <_vfiprintf_r+0x13a>
 800fb3c:	eba0 0308 	sub.w	r3, r0, r8
 800fb40:	fa09 f303 	lsl.w	r3, r9, r3
 800fb44:	4313      	orrs	r3, r2
 800fb46:	9304      	str	r3, [sp, #16]
 800fb48:	46a2      	mov	sl, r4
 800fb4a:	e7d2      	b.n	800faf2 <_vfiprintf_r+0xc6>
 800fb4c:	9b03      	ldr	r3, [sp, #12]
 800fb4e:	1d19      	adds	r1, r3, #4
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	9103      	str	r1, [sp, #12]
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	bfbb      	ittet	lt
 800fb58:	425b      	neglt	r3, r3
 800fb5a:	f042 0202 	orrlt.w	r2, r2, #2
 800fb5e:	9307      	strge	r3, [sp, #28]
 800fb60:	9307      	strlt	r3, [sp, #28]
 800fb62:	bfb8      	it	lt
 800fb64:	9204      	strlt	r2, [sp, #16]
 800fb66:	7823      	ldrb	r3, [r4, #0]
 800fb68:	2b2e      	cmp	r3, #46	@ 0x2e
 800fb6a:	d10a      	bne.n	800fb82 <_vfiprintf_r+0x156>
 800fb6c:	7863      	ldrb	r3, [r4, #1]
 800fb6e:	2b2a      	cmp	r3, #42	@ 0x2a
 800fb70:	d132      	bne.n	800fbd8 <_vfiprintf_r+0x1ac>
 800fb72:	9b03      	ldr	r3, [sp, #12]
 800fb74:	1d1a      	adds	r2, r3, #4
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	9203      	str	r2, [sp, #12]
 800fb7a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fb7e:	3402      	adds	r4, #2
 800fb80:	9305      	str	r3, [sp, #20]
 800fb82:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fc58 <_vfiprintf_r+0x22c>
 800fb86:	7821      	ldrb	r1, [r4, #0]
 800fb88:	2203      	movs	r2, #3
 800fb8a:	4650      	mov	r0, sl
 800fb8c:	f7f0 fba8 	bl	80002e0 <memchr>
 800fb90:	b138      	cbz	r0, 800fba2 <_vfiprintf_r+0x176>
 800fb92:	9b04      	ldr	r3, [sp, #16]
 800fb94:	eba0 000a 	sub.w	r0, r0, sl
 800fb98:	2240      	movs	r2, #64	@ 0x40
 800fb9a:	4082      	lsls	r2, r0
 800fb9c:	4313      	orrs	r3, r2
 800fb9e:	3401      	adds	r4, #1
 800fba0:	9304      	str	r3, [sp, #16]
 800fba2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fba6:	4829      	ldr	r0, [pc, #164]	@ (800fc4c <_vfiprintf_r+0x220>)
 800fba8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fbac:	2206      	movs	r2, #6
 800fbae:	f7f0 fb97 	bl	80002e0 <memchr>
 800fbb2:	2800      	cmp	r0, #0
 800fbb4:	d03f      	beq.n	800fc36 <_vfiprintf_r+0x20a>
 800fbb6:	4b26      	ldr	r3, [pc, #152]	@ (800fc50 <_vfiprintf_r+0x224>)
 800fbb8:	bb1b      	cbnz	r3, 800fc02 <_vfiprintf_r+0x1d6>
 800fbba:	9b03      	ldr	r3, [sp, #12]
 800fbbc:	3307      	adds	r3, #7
 800fbbe:	f023 0307 	bic.w	r3, r3, #7
 800fbc2:	3308      	adds	r3, #8
 800fbc4:	9303      	str	r3, [sp, #12]
 800fbc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbc8:	443b      	add	r3, r7
 800fbca:	9309      	str	r3, [sp, #36]	@ 0x24
 800fbcc:	e76a      	b.n	800faa4 <_vfiprintf_r+0x78>
 800fbce:	fb0c 3202 	mla	r2, ip, r2, r3
 800fbd2:	460c      	mov	r4, r1
 800fbd4:	2001      	movs	r0, #1
 800fbd6:	e7a8      	b.n	800fb2a <_vfiprintf_r+0xfe>
 800fbd8:	2300      	movs	r3, #0
 800fbda:	3401      	adds	r4, #1
 800fbdc:	9305      	str	r3, [sp, #20]
 800fbde:	4619      	mov	r1, r3
 800fbe0:	f04f 0c0a 	mov.w	ip, #10
 800fbe4:	4620      	mov	r0, r4
 800fbe6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fbea:	3a30      	subs	r2, #48	@ 0x30
 800fbec:	2a09      	cmp	r2, #9
 800fbee:	d903      	bls.n	800fbf8 <_vfiprintf_r+0x1cc>
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d0c6      	beq.n	800fb82 <_vfiprintf_r+0x156>
 800fbf4:	9105      	str	r1, [sp, #20]
 800fbf6:	e7c4      	b.n	800fb82 <_vfiprintf_r+0x156>
 800fbf8:	fb0c 2101 	mla	r1, ip, r1, r2
 800fbfc:	4604      	mov	r4, r0
 800fbfe:	2301      	movs	r3, #1
 800fc00:	e7f0      	b.n	800fbe4 <_vfiprintf_r+0x1b8>
 800fc02:	ab03      	add	r3, sp, #12
 800fc04:	9300      	str	r3, [sp, #0]
 800fc06:	462a      	mov	r2, r5
 800fc08:	4b12      	ldr	r3, [pc, #72]	@ (800fc54 <_vfiprintf_r+0x228>)
 800fc0a:	a904      	add	r1, sp, #16
 800fc0c:	4630      	mov	r0, r6
 800fc0e:	f7fb ff93 	bl	800bb38 <_printf_float>
 800fc12:	4607      	mov	r7, r0
 800fc14:	1c78      	adds	r0, r7, #1
 800fc16:	d1d6      	bne.n	800fbc6 <_vfiprintf_r+0x19a>
 800fc18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fc1a:	07d9      	lsls	r1, r3, #31
 800fc1c:	d405      	bmi.n	800fc2a <_vfiprintf_r+0x1fe>
 800fc1e:	89ab      	ldrh	r3, [r5, #12]
 800fc20:	059a      	lsls	r2, r3, #22
 800fc22:	d402      	bmi.n	800fc2a <_vfiprintf_r+0x1fe>
 800fc24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fc26:	f7fc fedf 	bl	800c9e8 <__retarget_lock_release_recursive>
 800fc2a:	89ab      	ldrh	r3, [r5, #12]
 800fc2c:	065b      	lsls	r3, r3, #25
 800fc2e:	f53f af1f 	bmi.w	800fa70 <_vfiprintf_r+0x44>
 800fc32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fc34:	e71e      	b.n	800fa74 <_vfiprintf_r+0x48>
 800fc36:	ab03      	add	r3, sp, #12
 800fc38:	9300      	str	r3, [sp, #0]
 800fc3a:	462a      	mov	r2, r5
 800fc3c:	4b05      	ldr	r3, [pc, #20]	@ (800fc54 <_vfiprintf_r+0x228>)
 800fc3e:	a904      	add	r1, sp, #16
 800fc40:	4630      	mov	r0, r6
 800fc42:	f7fc fa01 	bl	800c048 <_printf_i>
 800fc46:	e7e4      	b.n	800fc12 <_vfiprintf_r+0x1e6>
 800fc48:	08010df9 	.word	0x08010df9
 800fc4c:	08010e03 	.word	0x08010e03
 800fc50:	0800bb39 	.word	0x0800bb39
 800fc54:	0800fa09 	.word	0x0800fa09
 800fc58:	08010dff 	.word	0x08010dff

0800fc5c <__swbuf_r>:
 800fc5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc5e:	460e      	mov	r6, r1
 800fc60:	4614      	mov	r4, r2
 800fc62:	4605      	mov	r5, r0
 800fc64:	b118      	cbz	r0, 800fc6e <__swbuf_r+0x12>
 800fc66:	6a03      	ldr	r3, [r0, #32]
 800fc68:	b90b      	cbnz	r3, 800fc6e <__swbuf_r+0x12>
 800fc6a:	f7fc fda5 	bl	800c7b8 <__sinit>
 800fc6e:	69a3      	ldr	r3, [r4, #24]
 800fc70:	60a3      	str	r3, [r4, #8]
 800fc72:	89a3      	ldrh	r3, [r4, #12]
 800fc74:	071a      	lsls	r2, r3, #28
 800fc76:	d501      	bpl.n	800fc7c <__swbuf_r+0x20>
 800fc78:	6923      	ldr	r3, [r4, #16]
 800fc7a:	b943      	cbnz	r3, 800fc8e <__swbuf_r+0x32>
 800fc7c:	4621      	mov	r1, r4
 800fc7e:	4628      	mov	r0, r5
 800fc80:	f000 f82a 	bl	800fcd8 <__swsetup_r>
 800fc84:	b118      	cbz	r0, 800fc8e <__swbuf_r+0x32>
 800fc86:	f04f 37ff 	mov.w	r7, #4294967295
 800fc8a:	4638      	mov	r0, r7
 800fc8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc8e:	6823      	ldr	r3, [r4, #0]
 800fc90:	6922      	ldr	r2, [r4, #16]
 800fc92:	1a98      	subs	r0, r3, r2
 800fc94:	6963      	ldr	r3, [r4, #20]
 800fc96:	b2f6      	uxtb	r6, r6
 800fc98:	4283      	cmp	r3, r0
 800fc9a:	4637      	mov	r7, r6
 800fc9c:	dc05      	bgt.n	800fcaa <__swbuf_r+0x4e>
 800fc9e:	4621      	mov	r1, r4
 800fca0:	4628      	mov	r0, r5
 800fca2:	f7ff fa45 	bl	800f130 <_fflush_r>
 800fca6:	2800      	cmp	r0, #0
 800fca8:	d1ed      	bne.n	800fc86 <__swbuf_r+0x2a>
 800fcaa:	68a3      	ldr	r3, [r4, #8]
 800fcac:	3b01      	subs	r3, #1
 800fcae:	60a3      	str	r3, [r4, #8]
 800fcb0:	6823      	ldr	r3, [r4, #0]
 800fcb2:	1c5a      	adds	r2, r3, #1
 800fcb4:	6022      	str	r2, [r4, #0]
 800fcb6:	701e      	strb	r6, [r3, #0]
 800fcb8:	6962      	ldr	r2, [r4, #20]
 800fcba:	1c43      	adds	r3, r0, #1
 800fcbc:	429a      	cmp	r2, r3
 800fcbe:	d004      	beq.n	800fcca <__swbuf_r+0x6e>
 800fcc0:	89a3      	ldrh	r3, [r4, #12]
 800fcc2:	07db      	lsls	r3, r3, #31
 800fcc4:	d5e1      	bpl.n	800fc8a <__swbuf_r+0x2e>
 800fcc6:	2e0a      	cmp	r6, #10
 800fcc8:	d1df      	bne.n	800fc8a <__swbuf_r+0x2e>
 800fcca:	4621      	mov	r1, r4
 800fccc:	4628      	mov	r0, r5
 800fcce:	f7ff fa2f 	bl	800f130 <_fflush_r>
 800fcd2:	2800      	cmp	r0, #0
 800fcd4:	d0d9      	beq.n	800fc8a <__swbuf_r+0x2e>
 800fcd6:	e7d6      	b.n	800fc86 <__swbuf_r+0x2a>

0800fcd8 <__swsetup_r>:
 800fcd8:	b538      	push	{r3, r4, r5, lr}
 800fcda:	4b29      	ldr	r3, [pc, #164]	@ (800fd80 <__swsetup_r+0xa8>)
 800fcdc:	4605      	mov	r5, r0
 800fcde:	6818      	ldr	r0, [r3, #0]
 800fce0:	460c      	mov	r4, r1
 800fce2:	b118      	cbz	r0, 800fcec <__swsetup_r+0x14>
 800fce4:	6a03      	ldr	r3, [r0, #32]
 800fce6:	b90b      	cbnz	r3, 800fcec <__swsetup_r+0x14>
 800fce8:	f7fc fd66 	bl	800c7b8 <__sinit>
 800fcec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcf0:	0719      	lsls	r1, r3, #28
 800fcf2:	d422      	bmi.n	800fd3a <__swsetup_r+0x62>
 800fcf4:	06da      	lsls	r2, r3, #27
 800fcf6:	d407      	bmi.n	800fd08 <__swsetup_r+0x30>
 800fcf8:	2209      	movs	r2, #9
 800fcfa:	602a      	str	r2, [r5, #0]
 800fcfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fd00:	81a3      	strh	r3, [r4, #12]
 800fd02:	f04f 30ff 	mov.w	r0, #4294967295
 800fd06:	e033      	b.n	800fd70 <__swsetup_r+0x98>
 800fd08:	0758      	lsls	r0, r3, #29
 800fd0a:	d512      	bpl.n	800fd32 <__swsetup_r+0x5a>
 800fd0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fd0e:	b141      	cbz	r1, 800fd22 <__swsetup_r+0x4a>
 800fd10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fd14:	4299      	cmp	r1, r3
 800fd16:	d002      	beq.n	800fd1e <__swsetup_r+0x46>
 800fd18:	4628      	mov	r0, r5
 800fd1a:	f7fd fc4b 	bl	800d5b4 <_free_r>
 800fd1e:	2300      	movs	r3, #0
 800fd20:	6363      	str	r3, [r4, #52]	@ 0x34
 800fd22:	89a3      	ldrh	r3, [r4, #12]
 800fd24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fd28:	81a3      	strh	r3, [r4, #12]
 800fd2a:	2300      	movs	r3, #0
 800fd2c:	6063      	str	r3, [r4, #4]
 800fd2e:	6923      	ldr	r3, [r4, #16]
 800fd30:	6023      	str	r3, [r4, #0]
 800fd32:	89a3      	ldrh	r3, [r4, #12]
 800fd34:	f043 0308 	orr.w	r3, r3, #8
 800fd38:	81a3      	strh	r3, [r4, #12]
 800fd3a:	6923      	ldr	r3, [r4, #16]
 800fd3c:	b94b      	cbnz	r3, 800fd52 <__swsetup_r+0x7a>
 800fd3e:	89a3      	ldrh	r3, [r4, #12]
 800fd40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fd44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fd48:	d003      	beq.n	800fd52 <__swsetup_r+0x7a>
 800fd4a:	4621      	mov	r1, r4
 800fd4c:	4628      	mov	r0, r5
 800fd4e:	f000 f883 	bl	800fe58 <__smakebuf_r>
 800fd52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fd56:	f013 0201 	ands.w	r2, r3, #1
 800fd5a:	d00a      	beq.n	800fd72 <__swsetup_r+0x9a>
 800fd5c:	2200      	movs	r2, #0
 800fd5e:	60a2      	str	r2, [r4, #8]
 800fd60:	6962      	ldr	r2, [r4, #20]
 800fd62:	4252      	negs	r2, r2
 800fd64:	61a2      	str	r2, [r4, #24]
 800fd66:	6922      	ldr	r2, [r4, #16]
 800fd68:	b942      	cbnz	r2, 800fd7c <__swsetup_r+0xa4>
 800fd6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fd6e:	d1c5      	bne.n	800fcfc <__swsetup_r+0x24>
 800fd70:	bd38      	pop	{r3, r4, r5, pc}
 800fd72:	0799      	lsls	r1, r3, #30
 800fd74:	bf58      	it	pl
 800fd76:	6962      	ldrpl	r2, [r4, #20]
 800fd78:	60a2      	str	r2, [r4, #8]
 800fd7a:	e7f4      	b.n	800fd66 <__swsetup_r+0x8e>
 800fd7c:	2000      	movs	r0, #0
 800fd7e:	e7f7      	b.n	800fd70 <__swsetup_r+0x98>
 800fd80:	24000020 	.word	0x24000020

0800fd84 <_raise_r>:
 800fd84:	291f      	cmp	r1, #31
 800fd86:	b538      	push	{r3, r4, r5, lr}
 800fd88:	4605      	mov	r5, r0
 800fd8a:	460c      	mov	r4, r1
 800fd8c:	d904      	bls.n	800fd98 <_raise_r+0x14>
 800fd8e:	2316      	movs	r3, #22
 800fd90:	6003      	str	r3, [r0, #0]
 800fd92:	f04f 30ff 	mov.w	r0, #4294967295
 800fd96:	bd38      	pop	{r3, r4, r5, pc}
 800fd98:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fd9a:	b112      	cbz	r2, 800fda2 <_raise_r+0x1e>
 800fd9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fda0:	b94b      	cbnz	r3, 800fdb6 <_raise_r+0x32>
 800fda2:	4628      	mov	r0, r5
 800fda4:	f000 f830 	bl	800fe08 <_getpid_r>
 800fda8:	4622      	mov	r2, r4
 800fdaa:	4601      	mov	r1, r0
 800fdac:	4628      	mov	r0, r5
 800fdae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fdb2:	f000 b817 	b.w	800fde4 <_kill_r>
 800fdb6:	2b01      	cmp	r3, #1
 800fdb8:	d00a      	beq.n	800fdd0 <_raise_r+0x4c>
 800fdba:	1c59      	adds	r1, r3, #1
 800fdbc:	d103      	bne.n	800fdc6 <_raise_r+0x42>
 800fdbe:	2316      	movs	r3, #22
 800fdc0:	6003      	str	r3, [r0, #0]
 800fdc2:	2001      	movs	r0, #1
 800fdc4:	e7e7      	b.n	800fd96 <_raise_r+0x12>
 800fdc6:	2100      	movs	r1, #0
 800fdc8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fdcc:	4620      	mov	r0, r4
 800fdce:	4798      	blx	r3
 800fdd0:	2000      	movs	r0, #0
 800fdd2:	e7e0      	b.n	800fd96 <_raise_r+0x12>

0800fdd4 <raise>:
 800fdd4:	4b02      	ldr	r3, [pc, #8]	@ (800fde0 <raise+0xc>)
 800fdd6:	4601      	mov	r1, r0
 800fdd8:	6818      	ldr	r0, [r3, #0]
 800fdda:	f7ff bfd3 	b.w	800fd84 <_raise_r>
 800fdde:	bf00      	nop
 800fde0:	24000020 	.word	0x24000020

0800fde4 <_kill_r>:
 800fde4:	b538      	push	{r3, r4, r5, lr}
 800fde6:	4d07      	ldr	r5, [pc, #28]	@ (800fe04 <_kill_r+0x20>)
 800fde8:	2300      	movs	r3, #0
 800fdea:	4604      	mov	r4, r0
 800fdec:	4608      	mov	r0, r1
 800fdee:	4611      	mov	r1, r2
 800fdf0:	602b      	str	r3, [r5, #0]
 800fdf2:	f7f2 fddd 	bl	80029b0 <_kill>
 800fdf6:	1c43      	adds	r3, r0, #1
 800fdf8:	d102      	bne.n	800fe00 <_kill_r+0x1c>
 800fdfa:	682b      	ldr	r3, [r5, #0]
 800fdfc:	b103      	cbz	r3, 800fe00 <_kill_r+0x1c>
 800fdfe:	6023      	str	r3, [r4, #0]
 800fe00:	bd38      	pop	{r3, r4, r5, pc}
 800fe02:	bf00      	nop
 800fe04:	24000740 	.word	0x24000740

0800fe08 <_getpid_r>:
 800fe08:	f7f2 bdca 	b.w	80029a0 <_getpid>

0800fe0c <__swhatbuf_r>:
 800fe0c:	b570      	push	{r4, r5, r6, lr}
 800fe0e:	460c      	mov	r4, r1
 800fe10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe14:	2900      	cmp	r1, #0
 800fe16:	b096      	sub	sp, #88	@ 0x58
 800fe18:	4615      	mov	r5, r2
 800fe1a:	461e      	mov	r6, r3
 800fe1c:	da0d      	bge.n	800fe3a <__swhatbuf_r+0x2e>
 800fe1e:	89a3      	ldrh	r3, [r4, #12]
 800fe20:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fe24:	f04f 0100 	mov.w	r1, #0
 800fe28:	bf14      	ite	ne
 800fe2a:	2340      	movne	r3, #64	@ 0x40
 800fe2c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fe30:	2000      	movs	r0, #0
 800fe32:	6031      	str	r1, [r6, #0]
 800fe34:	602b      	str	r3, [r5, #0]
 800fe36:	b016      	add	sp, #88	@ 0x58
 800fe38:	bd70      	pop	{r4, r5, r6, pc}
 800fe3a:	466a      	mov	r2, sp
 800fe3c:	f000 f848 	bl	800fed0 <_fstat_r>
 800fe40:	2800      	cmp	r0, #0
 800fe42:	dbec      	blt.n	800fe1e <__swhatbuf_r+0x12>
 800fe44:	9901      	ldr	r1, [sp, #4]
 800fe46:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fe4a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fe4e:	4259      	negs	r1, r3
 800fe50:	4159      	adcs	r1, r3
 800fe52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fe56:	e7eb      	b.n	800fe30 <__swhatbuf_r+0x24>

0800fe58 <__smakebuf_r>:
 800fe58:	898b      	ldrh	r3, [r1, #12]
 800fe5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fe5c:	079d      	lsls	r5, r3, #30
 800fe5e:	4606      	mov	r6, r0
 800fe60:	460c      	mov	r4, r1
 800fe62:	d507      	bpl.n	800fe74 <__smakebuf_r+0x1c>
 800fe64:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fe68:	6023      	str	r3, [r4, #0]
 800fe6a:	6123      	str	r3, [r4, #16]
 800fe6c:	2301      	movs	r3, #1
 800fe6e:	6163      	str	r3, [r4, #20]
 800fe70:	b003      	add	sp, #12
 800fe72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fe74:	ab01      	add	r3, sp, #4
 800fe76:	466a      	mov	r2, sp
 800fe78:	f7ff ffc8 	bl	800fe0c <__swhatbuf_r>
 800fe7c:	9f00      	ldr	r7, [sp, #0]
 800fe7e:	4605      	mov	r5, r0
 800fe80:	4639      	mov	r1, r7
 800fe82:	4630      	mov	r0, r6
 800fe84:	f7fd fc0a 	bl	800d69c <_malloc_r>
 800fe88:	b948      	cbnz	r0, 800fe9e <__smakebuf_r+0x46>
 800fe8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe8e:	059a      	lsls	r2, r3, #22
 800fe90:	d4ee      	bmi.n	800fe70 <__smakebuf_r+0x18>
 800fe92:	f023 0303 	bic.w	r3, r3, #3
 800fe96:	f043 0302 	orr.w	r3, r3, #2
 800fe9a:	81a3      	strh	r3, [r4, #12]
 800fe9c:	e7e2      	b.n	800fe64 <__smakebuf_r+0xc>
 800fe9e:	89a3      	ldrh	r3, [r4, #12]
 800fea0:	6020      	str	r0, [r4, #0]
 800fea2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fea6:	81a3      	strh	r3, [r4, #12]
 800fea8:	9b01      	ldr	r3, [sp, #4]
 800feaa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800feae:	b15b      	cbz	r3, 800fec8 <__smakebuf_r+0x70>
 800feb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800feb4:	4630      	mov	r0, r6
 800feb6:	f000 f81d 	bl	800fef4 <_isatty_r>
 800feba:	b128      	cbz	r0, 800fec8 <__smakebuf_r+0x70>
 800febc:	89a3      	ldrh	r3, [r4, #12]
 800febe:	f023 0303 	bic.w	r3, r3, #3
 800fec2:	f043 0301 	orr.w	r3, r3, #1
 800fec6:	81a3      	strh	r3, [r4, #12]
 800fec8:	89a3      	ldrh	r3, [r4, #12]
 800feca:	431d      	orrs	r5, r3
 800fecc:	81a5      	strh	r5, [r4, #12]
 800fece:	e7cf      	b.n	800fe70 <__smakebuf_r+0x18>

0800fed0 <_fstat_r>:
 800fed0:	b538      	push	{r3, r4, r5, lr}
 800fed2:	4d07      	ldr	r5, [pc, #28]	@ (800fef0 <_fstat_r+0x20>)
 800fed4:	2300      	movs	r3, #0
 800fed6:	4604      	mov	r4, r0
 800fed8:	4608      	mov	r0, r1
 800feda:	4611      	mov	r1, r2
 800fedc:	602b      	str	r3, [r5, #0]
 800fede:	f7f2 fdab 	bl	8002a38 <_fstat>
 800fee2:	1c43      	adds	r3, r0, #1
 800fee4:	d102      	bne.n	800feec <_fstat_r+0x1c>
 800fee6:	682b      	ldr	r3, [r5, #0]
 800fee8:	b103      	cbz	r3, 800feec <_fstat_r+0x1c>
 800feea:	6023      	str	r3, [r4, #0]
 800feec:	bd38      	pop	{r3, r4, r5, pc}
 800feee:	bf00      	nop
 800fef0:	24000740 	.word	0x24000740

0800fef4 <_isatty_r>:
 800fef4:	b538      	push	{r3, r4, r5, lr}
 800fef6:	4d06      	ldr	r5, [pc, #24]	@ (800ff10 <_isatty_r+0x1c>)
 800fef8:	2300      	movs	r3, #0
 800fefa:	4604      	mov	r4, r0
 800fefc:	4608      	mov	r0, r1
 800fefe:	602b      	str	r3, [r5, #0]
 800ff00:	f7f2 fdaa 	bl	8002a58 <_isatty>
 800ff04:	1c43      	adds	r3, r0, #1
 800ff06:	d102      	bne.n	800ff0e <_isatty_r+0x1a>
 800ff08:	682b      	ldr	r3, [r5, #0]
 800ff0a:	b103      	cbz	r3, 800ff0e <_isatty_r+0x1a>
 800ff0c:	6023      	str	r3, [r4, #0]
 800ff0e:	bd38      	pop	{r3, r4, r5, pc}
 800ff10:	24000740 	.word	0x24000740

0800ff14 <asinf>:
 800ff14:	b508      	push	{r3, lr}
 800ff16:	ed2d 8b02 	vpush	{d8}
 800ff1a:	eeb0 8a40 	vmov.f32	s16, s0
 800ff1e:	f000 fab3 	bl	8010488 <__ieee754_asinf>
 800ff22:	eeb4 8a48 	vcmp.f32	s16, s16
 800ff26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff2a:	eef0 8a40 	vmov.f32	s17, s0
 800ff2e:	d615      	bvs.n	800ff5c <asinf+0x48>
 800ff30:	eeb0 0a48 	vmov.f32	s0, s16
 800ff34:	f000 f81c 	bl	800ff70 <fabsf>
 800ff38:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ff3c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800ff40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff44:	dd0a      	ble.n	800ff5c <asinf+0x48>
 800ff46:	f7fc fd23 	bl	800c990 <__errno>
 800ff4a:	ecbd 8b02 	vpop	{d8}
 800ff4e:	2321      	movs	r3, #33	@ 0x21
 800ff50:	6003      	str	r3, [r0, #0]
 800ff52:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ff56:	4804      	ldr	r0, [pc, #16]	@ (800ff68 <asinf+0x54>)
 800ff58:	f7fc bd48 	b.w	800c9ec <nanf>
 800ff5c:	eeb0 0a68 	vmov.f32	s0, s17
 800ff60:	ecbd 8b02 	vpop	{d8}
 800ff64:	bd08      	pop	{r3, pc}
 800ff66:	bf00      	nop
 800ff68:	08010e4d 	.word	0x08010e4d

0800ff6c <atan2f>:
 800ff6c:	f000 bb72 	b.w	8010654 <__ieee754_atan2f>

0800ff70 <fabsf>:
 800ff70:	ee10 3a10 	vmov	r3, s0
 800ff74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ff78:	ee00 3a10 	vmov	s0, r3
 800ff7c:	4770      	bx	lr

0800ff7e <checkint>:
 800ff7e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ff82:	f240 33fe 	movw	r3, #1022	@ 0x3fe
 800ff86:	429a      	cmp	r2, r3
 800ff88:	b570      	push	{r4, r5, r6, lr}
 800ff8a:	dd2a      	ble.n	800ffe2 <checkint+0x64>
 800ff8c:	f240 4333 	movw	r3, #1075	@ 0x433
 800ff90:	429a      	cmp	r2, r3
 800ff92:	dc24      	bgt.n	800ffde <checkint+0x60>
 800ff94:	1a9b      	subs	r3, r3, r2
 800ff96:	f1a3 0620 	sub.w	r6, r3, #32
 800ff9a:	f04f 32ff 	mov.w	r2, #4294967295
 800ff9e:	fa02 f403 	lsl.w	r4, r2, r3
 800ffa2:	fa02 f606 	lsl.w	r6, r2, r6
 800ffa6:	f1c3 0520 	rsb	r5, r3, #32
 800ffaa:	fa22 f505 	lsr.w	r5, r2, r5
 800ffae:	4334      	orrs	r4, r6
 800ffb0:	432c      	orrs	r4, r5
 800ffb2:	409a      	lsls	r2, r3
 800ffb4:	ea20 0202 	bic.w	r2, r0, r2
 800ffb8:	ea21 0404 	bic.w	r4, r1, r4
 800ffbc:	4322      	orrs	r2, r4
 800ffbe:	f1a3 0420 	sub.w	r4, r3, #32
 800ffc2:	f1c3 0220 	rsb	r2, r3, #32
 800ffc6:	d10c      	bne.n	800ffe2 <checkint+0x64>
 800ffc8:	40d8      	lsrs	r0, r3
 800ffca:	fa01 f302 	lsl.w	r3, r1, r2
 800ffce:	4318      	orrs	r0, r3
 800ffd0:	40e1      	lsrs	r1, r4
 800ffd2:	4308      	orrs	r0, r1
 800ffd4:	f000 0001 	and.w	r0, r0, #1
 800ffd8:	f1d0 0002 	rsbs	r0, r0, #2
 800ffdc:	bd70      	pop	{r4, r5, r6, pc}
 800ffde:	2002      	movs	r0, #2
 800ffe0:	e7fc      	b.n	800ffdc <checkint+0x5e>
 800ffe2:	2000      	movs	r0, #0
 800ffe4:	e7fa      	b.n	800ffdc <checkint+0x5e>
	...

0800ffe8 <pow>:
 800ffe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffec:	ee10 4a90 	vmov	r4, s1
 800fff0:	ed2d 8b0a 	vpush	{d8-d12}
 800fff4:	ea4f 5814 	mov.w	r8, r4, lsr #20
 800fff8:	ee11 aa90 	vmov	sl, s3
 800fffc:	f108 32ff 	add.w	r2, r8, #4294967295
 8010000:	f240 73fd 	movw	r3, #2045	@ 0x7fd
 8010004:	429a      	cmp	r2, r3
 8010006:	ee10 5a10 	vmov	r5, s0
 801000a:	ee11 0a10 	vmov	r0, s2
 801000e:	b087      	sub	sp, #28
 8010010:	46c4      	mov	ip, r8
 8010012:	ea4f 561a 	mov.w	r6, sl, lsr #20
 8010016:	d806      	bhi.n	8010026 <pow+0x3e>
 8010018:	f3c6 030a 	ubfx	r3, r6, #0, #11
 801001c:	f2a3 33be 	subw	r3, r3, #958	@ 0x3be
 8010020:	2b7f      	cmp	r3, #127	@ 0x7f
 8010022:	f240 8157 	bls.w	80102d4 <pow+0x2ec>
 8010026:	1802      	adds	r2, r0, r0
 8010028:	eb4a 010a 	adc.w	r1, sl, sl
 801002c:	f06f 0b01 	mvn.w	fp, #1
 8010030:	1e57      	subs	r7, r2, #1
 8010032:	f141 33ff 	adc.w	r3, r1, #4294967295
 8010036:	f46f 1e00 	mvn.w	lr, #2097152	@ 0x200000
 801003a:	45bb      	cmp	fp, r7
 801003c:	eb7e 0303 	sbcs.w	r3, lr, r3
 8010040:	d242      	bcs.n	80100c8 <pow+0xe0>
 8010042:	ea52 0301 	orrs.w	r3, r2, r1
 8010046:	f04f 0300 	mov.w	r3, #0
 801004a:	d10c      	bne.n	8010066 <pow+0x7e>
 801004c:	196d      	adds	r5, r5, r5
 801004e:	f484 2400 	eor.w	r4, r4, #524288	@ 0x80000
 8010052:	4164      	adcs	r4, r4
 8010054:	42ab      	cmp	r3, r5
 8010056:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801005a:	41a3      	sbcs	r3, r4
 801005c:	f0c0 808f 	bcc.w	801017e <pow+0x196>
 8010060:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8010064:	e02b      	b.n	80100be <pow+0xd6>
 8010066:	4ed4      	ldr	r6, [pc, #848]	@ (80103b8 <pow+0x3d0>)
 8010068:	42b4      	cmp	r4, r6
 801006a:	bf08      	it	eq
 801006c:	429d      	cmpeq	r5, r3
 801006e:	d109      	bne.n	8010084 <pow+0x9c>
 8010070:	1800      	adds	r0, r0, r0
 8010072:	f48a 2a00 	eor.w	sl, sl, #524288	@ 0x80000
 8010076:	eb4a 0a0a 	adc.w	sl, sl, sl
 801007a:	4283      	cmp	r3, r0
 801007c:	4bcf      	ldr	r3, [pc, #828]	@ (80103bc <pow+0x3d4>)
 801007e:	eb73 030a 	sbcs.w	r3, r3, sl
 8010082:	e7eb      	b.n	801005c <pow+0x74>
 8010084:	196d      	adds	r5, r5, r5
 8010086:	48ce      	ldr	r0, [pc, #824]	@ (80103c0 <pow+0x3d8>)
 8010088:	4164      	adcs	r4, r4
 801008a:	42ab      	cmp	r3, r5
 801008c:	eb70 0604 	sbcs.w	r6, r0, r4
 8010090:	d375      	bcc.n	801017e <pow+0x196>
 8010092:	4281      	cmp	r1, r0
 8010094:	bf08      	it	eq
 8010096:	429a      	cmpeq	r2, r3
 8010098:	d171      	bne.n	801017e <pow+0x196>
 801009a:	4aca      	ldr	r2, [pc, #808]	@ (80103c4 <pow+0x3dc>)
 801009c:	4294      	cmp	r4, r2
 801009e:	bf08      	it	eq
 80100a0:	429d      	cmpeq	r5, r3
 80100a2:	d0dd      	beq.n	8010060 <pow+0x78>
 80100a4:	4294      	cmp	r4, r2
 80100a6:	ea6f 0a0a 	mvn.w	sl, sl
 80100aa:	bf34      	ite	cc
 80100ac:	2400      	movcc	r4, #0
 80100ae:	2401      	movcs	r4, #1
 80100b0:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 80100b4:	4554      	cmp	r4, sl
 80100b6:	f040 81dc 	bne.w	8010472 <pow+0x48a>
 80100ba:	ee21 0b01 	vmul.f64	d0, d1, d1
 80100be:	b007      	add	sp, #28
 80100c0:	ecbd 8b0a 	vpop	{d8-d12}
 80100c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100c8:	196f      	adds	r7, r5, r5
 80100ca:	eb44 0904 	adc.w	r9, r4, r4
 80100ce:	1e7a      	subs	r2, r7, #1
 80100d0:	f169 0300 	sbc.w	r3, r9, #0
 80100d4:	4593      	cmp	fp, r2
 80100d6:	eb7e 0303 	sbcs.w	r3, lr, r3
 80100da:	d225      	bcs.n	8010128 <pow+0x140>
 80100dc:	ee20 0b00 	vmul.f64	d0, d0, d0
 80100e0:	2c00      	cmp	r4, #0
 80100e2:	da13      	bge.n	801010c <pow+0x124>
 80100e4:	4651      	mov	r1, sl
 80100e6:	f7ff ff4a 	bl	800ff7e <checkint>
 80100ea:	2801      	cmp	r0, #1
 80100ec:	d10e      	bne.n	801010c <pow+0x124>
 80100ee:	eeb1 0b40 	vneg.f64	d0, d0
 80100f2:	ea57 0909 	orrs.w	r9, r7, r9
 80100f6:	d10b      	bne.n	8010110 <pow+0x128>
 80100f8:	f1ba 0f00 	cmp.w	sl, #0
 80100fc:	dadf      	bge.n	80100be <pow+0xd6>
 80100fe:	b007      	add	sp, #28
 8010100:	ecbd 8b0a 	vpop	{d8-d12}
 8010104:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010108:	f000 bc46 	b.w	8010998 <__math_divzero>
 801010c:	2000      	movs	r0, #0
 801010e:	e7f0      	b.n	80100f2 <pow+0x10a>
 8010110:	f1ba 0f00 	cmp.w	sl, #0
 8010114:	dad3      	bge.n	80100be <pow+0xd6>
 8010116:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801011a:	ee86 7b00 	vdiv.f64	d7, d6, d0
 801011e:	ed8d 7b00 	vstr	d7, [sp]
 8010122:	ed9d 0b00 	vldr	d0, [sp]
 8010126:	e7ca      	b.n	80100be <pow+0xd6>
 8010128:	2c00      	cmp	r4, #0
 801012a:	da2b      	bge.n	8010184 <pow+0x19c>
 801012c:	4651      	mov	r1, sl
 801012e:	f7ff ff26 	bl	800ff7e <checkint>
 8010132:	b930      	cbnz	r0, 8010142 <pow+0x15a>
 8010134:	b007      	add	sp, #28
 8010136:	ecbd 8b0a 	vpop	{d8-d12}
 801013a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801013e:	f000 bc43 	b.w	80109c8 <__math_invalid>
 8010142:	1e41      	subs	r1, r0, #1
 8010144:	4248      	negs	r0, r1
 8010146:	4148      	adcs	r0, r1
 8010148:	0480      	lsls	r0, r0, #18
 801014a:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801014e:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 8010152:	f3c6 020a 	ubfx	r2, r6, #0, #11
 8010156:	f2a2 33be 	subw	r3, r2, #958	@ 0x3be
 801015a:	2b7f      	cmp	r3, #127	@ 0x7f
 801015c:	d92d      	bls.n	80101ba <pow+0x1d2>
 801015e:	4b96      	ldr	r3, [pc, #600]	@ (80103b8 <pow+0x3d0>)
 8010160:	2000      	movs	r0, #0
 8010162:	429c      	cmp	r4, r3
 8010164:	bf08      	it	eq
 8010166:	4285      	cmpeq	r5, r0
 8010168:	f43f af7a 	beq.w	8010060 <pow+0x78>
 801016c:	f240 31bd 	movw	r1, #957	@ 0x3bd
 8010170:	428a      	cmp	r2, r1
 8010172:	d80c      	bhi.n	801018e <pow+0x1a6>
 8010174:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8010178:	42a8      	cmp	r0, r5
 801017a:	41a3      	sbcs	r3, r4
 801017c:	d204      	bcs.n	8010188 <pow+0x1a0>
 801017e:	ee31 0b00 	vadd.f64	d0, d1, d0
 8010182:	e79c      	b.n	80100be <pow+0xd6>
 8010184:	2000      	movs	r0, #0
 8010186:	e7e4      	b.n	8010152 <pow+0x16a>
 8010188:	ee30 0b41 	vsub.f64	d0, d0, d1
 801018c:	e797      	b.n	80100be <pow+0xd6>
 801018e:	2d01      	cmp	r5, #1
 8010190:	eb74 0303 	sbcs.w	r3, r4, r3
 8010194:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8010198:	bf34      	ite	cc
 801019a:	2301      	movcc	r3, #1
 801019c:	2300      	movcs	r3, #0
 801019e:	4296      	cmp	r6, r2
 80101a0:	bf8c      	ite	hi
 80101a2:	2600      	movhi	r6, #0
 80101a4:	2601      	movls	r6, #1
 80101a6:	42b3      	cmp	r3, r6
 80101a8:	f000 809c 	beq.w	80102e4 <pow+0x2fc>
 80101ac:	b007      	add	sp, #28
 80101ae:	ecbd 8b0a 	vpop	{d8-d12}
 80101b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101b6:	f000 bbe7 	b.w	8010988 <__math_oflow>
 80101ba:	f1bc 0f00 	cmp.w	ip, #0
 80101be:	d10a      	bne.n	80101d6 <pow+0x1ee>
 80101c0:	ed9f 7b79 	vldr	d7, [pc, #484]	@ 80103a8 <pow+0x3c0>
 80101c4:	ee20 7b07 	vmul.f64	d7, d0, d7
 80101c8:	ec53 2b17 	vmov	r2, r3, d7
 80101cc:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 80101d0:	4615      	mov	r5, r2
 80101d2:	f1a4 7450 	sub.w	r4, r4, #54525952	@ 0x3400000
 80101d6:	4a7c      	ldr	r2, [pc, #496]	@ (80103c8 <pow+0x3e0>)
 80101d8:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 80101dc:	4422      	add	r2, r4
 80101de:	1513      	asrs	r3, r2, #20
 80101e0:	f3c2 3146 	ubfx	r1, r2, #13, #7
 80101e4:	ee03 3a10 	vmov	s6, r3
 80101e8:	0d12      	lsrs	r2, r2, #20
 80101ea:	4b78      	ldr	r3, [pc, #480]	@ (80103cc <pow+0x3e4>)
 80101ec:	0512      	lsls	r2, r2, #20
 80101ee:	eb03 1641 	add.w	r6, r3, r1, lsl #5
 80101f2:	1aa7      	subs	r7, r4, r2
 80101f4:	eb03 1241 	add.w	r2, r3, r1, lsl #5
 80101f8:	ed92 5b12 	vldr	d5, [r2, #72]	@ 0x48
 80101fc:	ed96 7b18 	vldr	d7, [r6, #96]	@ 0x60
 8010200:	1e2e      	subs	r6, r5, #0
 8010202:	ec47 6b14 	vmov	d4, r6, r7
 8010206:	ed92 2b16 	vldr	d2, [r2, #88]	@ 0x58
 801020a:	eea4 6b05 	vfma.f64	d6, d4, d5
 801020e:	ed93 5b00 	vldr	d5, [r3]
 8010212:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 8010216:	eea3 2b05 	vfma.f64	d2, d3, d5
 801021a:	ed93 5b02 	vldr	d5, [r3, #8]
 801021e:	ee36 4b02 	vadd.f64	d4, d6, d2
 8010222:	ee32 2b44 	vsub.f64	d2, d2, d4
 8010226:	eea3 7b05 	vfma.f64	d7, d3, d5
 801022a:	ed93 5b04 	vldr	d5, [r3, #16]
 801022e:	ee32 2b06 	vadd.f64	d2, d2, d6
 8010232:	ee37 7b02 	vadd.f64	d7, d7, d2
 8010236:	ee26 5b05 	vmul.f64	d5, d6, d5
 801023a:	ee26 0b05 	vmul.f64	d0, d6, d5
 801023e:	ee34 8b00 	vadd.f64	d8, d4, d0
 8010242:	eeb0 9b40 	vmov.f64	d9, d0
 8010246:	ee34 4b48 	vsub.f64	d4, d4, d8
 801024a:	ee96 9b05 	vfnms.f64	d9, d6, d5
 801024e:	ee34 ab00 	vadd.f64	d10, d4, d0
 8010252:	ed93 5b06 	vldr	d5, [r3, #24]
 8010256:	ee26 bb00 	vmul.f64	d11, d6, d0
 801025a:	ee37 7b09 	vadd.f64	d7, d7, d9
 801025e:	ed93 4b08 	vldr	d4, [r3, #32]
 8010262:	ee37 7b0a 	vadd.f64	d7, d7, d10
 8010266:	ed93 3b0c 	vldr	d3, [r3, #48]	@ 0x30
 801026a:	eea6 5b04 	vfma.f64	d5, d6, d4
 801026e:	ed93 4b0a 	vldr	d4, [r3, #40]	@ 0x28
 8010272:	ed93 cb10 	vldr	d12, [r3, #64]	@ 0x40
 8010276:	eea6 4b03 	vfma.f64	d4, d6, d3
 801027a:	ed93 3b0e 	vldr	d3, [r3, #56]	@ 0x38
 801027e:	eea6 3b0c 	vfma.f64	d3, d6, d12
 8010282:	eea0 4b03 	vfma.f64	d4, d0, d3
 8010286:	eea0 5b04 	vfma.f64	d5, d0, d4
 801028a:	eeab 7b05 	vfma.f64	d7, d11, d5
 801028e:	ee38 4b07 	vadd.f64	d4, d8, d7
 8010292:	ee21 6b04 	vmul.f64	d6, d1, d4
 8010296:	ee16 3a90 	vmov	r3, s13
 801029a:	eeb0 5b46 	vmov.f64	d5, d6
 801029e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 80102a2:	f46f 7272 	mvn.w	r2, #968	@ 0x3c8
 80102a6:	18b2      	adds	r2, r6, r2
 80102a8:	2a3e      	cmp	r2, #62	@ 0x3e
 80102aa:	ee91 5b04 	vfnms.f64	d5, d1, d4
 80102ae:	ee38 8b44 	vsub.f64	d8, d8, d4
 80102b2:	ee38 8b07 	vadd.f64	d8, d8, d7
 80102b6:	eea1 5b08 	vfma.f64	d5, d1, d8
 80102ba:	d91b      	bls.n	80102f4 <pow+0x30c>
 80102bc:	2a00      	cmp	r2, #0
 80102be:	da0b      	bge.n	80102d8 <pow+0x2f0>
 80102c0:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80102c4:	ee36 0b00 	vadd.f64	d0, d6, d0
 80102c8:	2800      	cmp	r0, #0
 80102ca:	f43f aef8 	beq.w	80100be <pow+0xd6>
 80102ce:	eeb1 0b40 	vneg.f64	d0, d0
 80102d2:	e6f4      	b.n	80100be <pow+0xd6>
 80102d4:	2000      	movs	r0, #0
 80102d6:	e77e      	b.n	80101d6 <pow+0x1ee>
 80102d8:	f5b6 6f81 	cmp.w	r6, #1032	@ 0x408
 80102dc:	d909      	bls.n	80102f2 <pow+0x30a>
 80102de:	2b00      	cmp	r3, #0
 80102e0:	f6bf af64 	bge.w	80101ac <pow+0x1c4>
 80102e4:	b007      	add	sp, #28
 80102e6:	ecbd 8b0a 	vpop	{d8-d12}
 80102ea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102ee:	f000 bb43 	b.w	8010978 <__math_uflow>
 80102f2:	2600      	movs	r6, #0
 80102f4:	4936      	ldr	r1, [pc, #216]	@ (80103d0 <pow+0x3e8>)
 80102f6:	ed91 4b02 	vldr	d4, [r1, #8]
 80102fa:	ed91 3b00 	vldr	d3, [r1]
 80102fe:	eeb0 7b44 	vmov.f64	d7, d4
 8010302:	eea6 7b03 	vfma.f64	d7, d6, d3
 8010306:	ee17 5a10 	vmov	r5, s14
 801030a:	ee37 7b44 	vsub.f64	d7, d7, d4
 801030e:	ed91 4b04 	vldr	d4, [r1, #16]
 8010312:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
 8010316:	eea7 6b04 	vfma.f64	d6, d7, d4
 801031a:	ed91 4b06 	vldr	d4, [r1, #24]
 801031e:	18dc      	adds	r4, r3, r3
 8010320:	f104 030f 	add.w	r3, r4, #15
 8010324:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8010328:	eea7 6b04 	vfma.f64	d6, d7, d4
 801032c:	ed91 3b0a 	vldr	d3, [r1, #40]	@ 0x28
 8010330:	ee35 5b06 	vadd.f64	d5, d5, d6
 8010334:	ee25 6b05 	vmul.f64	d6, d5, d5
 8010338:	ed94 7b1c 	vldr	d7, [r4, #112]	@ 0x70
 801033c:	ed91 4b08 	vldr	d4, [r1, #32]
 8010340:	ee35 7b07 	vadd.f64	d7, d5, d7
 8010344:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8010348:	eea5 4b03 	vfma.f64	d4, d5, d3
 801034c:	ed91 3b0e 	vldr	d3, [r1, #56]	@ 0x38
 8010350:	eea6 7b04 	vfma.f64	d7, d6, d4
 8010354:	ee26 6b06 	vmul.f64	d6, d6, d6
 8010358:	ed91 4b0c 	vldr	d4, [r1, #48]	@ 0x30
 801035c:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 8010360:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8010364:	eea5 4b03 	vfma.f64	d4, d5, d3
 8010368:	1940      	adds	r0, r0, r5
 801036a:	2700      	movs	r7, #0
 801036c:	eb17 020c 	adds.w	r2, r7, ip
 8010370:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 8010374:	eea6 7b04 	vfma.f64	d7, d6, d4
 8010378:	2e00      	cmp	r6, #0
 801037a:	d175      	bne.n	8010468 <pow+0x480>
 801037c:	42bd      	cmp	r5, r7
 801037e:	db29      	blt.n	80103d4 <pow+0x3ec>
 8010380:	f103 4140 	add.w	r1, r3, #3221225472	@ 0xc0000000
 8010384:	f501 0170 	add.w	r1, r1, #15728640	@ 0xf00000
 8010388:	4610      	mov	r0, r2
 801038a:	ec41 0b10 	vmov	d0, r0, r1
 801038e:	eea7 0b00 	vfma.f64	d0, d7, d0
 8010392:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 80103b0 <pow+0x3c8>
 8010396:	ee20 0b07 	vmul.f64	d0, d0, d7
 801039a:	b007      	add	sp, #28
 801039c:	ecbd 8b0a 	vpop	{d8-d12}
 80103a0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103a4:	f000 bb28 	b.w	80109f8 <__math_check_oflow>
 80103a8:	00000000 	.word	0x00000000
 80103ac:	43300000 	.word	0x43300000
 80103b0:	00000000 	.word	0x00000000
 80103b4:	7f000000 	.word	0x7f000000
 80103b8:	3ff00000 	.word	0x3ff00000
 80103bc:	fff00000 	.word	0xfff00000
 80103c0:	ffe00000 	.word	0xffe00000
 80103c4:	7fe00000 	.word	0x7fe00000
 80103c8:	c0196aab 	.word	0xc0196aab
 80103cc:	08010eb0 	.word	0x08010eb0
 80103d0:	08011f30 	.word	0x08011f30
 80103d4:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 80103d8:	f501 1100 	add.w	r1, r1, #2097152	@ 0x200000
 80103dc:	4610      	mov	r0, r2
 80103de:	ec41 0b15 	vmov	d5, r0, r1
 80103e2:	eeb7 3b00 	vmov.f64	d3, #112	@ 0x3f800000  1.0
 80103e6:	ee27 6b05 	vmul.f64	d6, d7, d5
 80103ea:	ee35 7b06 	vadd.f64	d7, d5, d6
 80103ee:	eeb0 4bc7 	vabs.f64	d4, d7
 80103f2:	eeb4 4bc3 	vcmpe.f64	d4, d3
 80103f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103fa:	ed9f 0b1f 	vldr	d0, [pc, #124]	@ 8010478 <pow+0x490>
 80103fe:	d52a      	bpl.n	8010456 <pow+0x46e>
 8010400:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8010404:	ee35 5b47 	vsub.f64	d5, d5, d7
 8010408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801040c:	ee35 5b06 	vadd.f64	d5, d5, d6
 8010410:	eebf 4b00 	vmov.f64	d4, #240	@ 0xbf800000 -1.0
 8010414:	bf58      	it	pl
 8010416:	eeb0 4b43 	vmovpl.f64	d4, d3
 801041a:	ee37 3b04 	vadd.f64	d3, d7, d4
 801041e:	ee34 6b43 	vsub.f64	d6, d4, d3
 8010422:	ee36 6b07 	vadd.f64	d6, d6, d7
 8010426:	ee36 6b05 	vadd.f64	d6, d6, d5
 801042a:	ee36 6b03 	vadd.f64	d6, d6, d3
 801042e:	ee36 7b44 	vsub.f64	d7, d6, d4
 8010432:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801043a:	d104      	bne.n	8010446 <pow+0x45e>
 801043c:	4632      	mov	r2, r6
 801043e:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8010442:	ec43 2b17 	vmov	d7, r2, r3
 8010446:	ed8d 0b02 	vstr	d0, [sp, #8]
 801044a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801044e:	ee26 6b00 	vmul.f64	d6, d6, d0
 8010452:	ed8d 6b04 	vstr	d6, [sp, #16]
 8010456:	ee27 0b00 	vmul.f64	d0, d7, d0
 801045a:	b007      	add	sp, #28
 801045c:	ecbd 8b0a 	vpop	{d8-d12}
 8010460:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010464:	f000 babf 	b.w	80109e6 <__math_check_uflow>
 8010468:	ec43 2b10 	vmov	d0, r2, r3
 801046c:	eea7 0b00 	vfma.f64	d0, d7, d0
 8010470:	e625      	b.n	80100be <pow+0xd6>
 8010472:	ed9f 0b03 	vldr	d0, [pc, #12]	@ 8010480 <pow+0x498>
 8010476:	e622      	b.n	80100be <pow+0xd6>
 8010478:	00000000 	.word	0x00000000
 801047c:	00100000 	.word	0x00100000
	...

08010488 <__ieee754_asinf>:
 8010488:	b538      	push	{r3, r4, r5, lr}
 801048a:	ee10 5a10 	vmov	r5, s0
 801048e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8010492:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 8010496:	ed2d 8b04 	vpush	{d8-d9}
 801049a:	d10c      	bne.n	80104b6 <__ieee754_asinf+0x2e>
 801049c:	eddf 7a5d 	vldr	s15, [pc, #372]	@ 8010614 <__ieee754_asinf+0x18c>
 80104a0:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8010618 <__ieee754_asinf+0x190>
 80104a4:	ee60 7a27 	vmul.f32	s15, s0, s15
 80104a8:	eee0 7a07 	vfma.f32	s15, s0, s14
 80104ac:	eeb0 0a67 	vmov.f32	s0, s15
 80104b0:	ecbd 8b04 	vpop	{d8-d9}
 80104b4:	bd38      	pop	{r3, r4, r5, pc}
 80104b6:	d904      	bls.n	80104c2 <__ieee754_asinf+0x3a>
 80104b8:	ee70 7a40 	vsub.f32	s15, s0, s0
 80104bc:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80104c0:	e7f6      	b.n	80104b0 <__ieee754_asinf+0x28>
 80104c2:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80104c6:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80104ca:	d20b      	bcs.n	80104e4 <__ieee754_asinf+0x5c>
 80104cc:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 80104d0:	d252      	bcs.n	8010578 <__ieee754_asinf+0xf0>
 80104d2:	eddf 7a52 	vldr	s15, [pc, #328]	@ 801061c <__ieee754_asinf+0x194>
 80104d6:	ee70 7a27 	vadd.f32	s15, s0, s15
 80104da:	eef4 7ae8 	vcmpe.f32	s15, s17
 80104de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104e2:	dce5      	bgt.n	80104b0 <__ieee754_asinf+0x28>
 80104e4:	f7ff fd44 	bl	800ff70 <fabsf>
 80104e8:	ee38 8ac0 	vsub.f32	s16, s17, s0
 80104ec:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80104f0:	ee28 8a27 	vmul.f32	s16, s16, s15
 80104f4:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8010620 <__ieee754_asinf+0x198>
 80104f8:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 8010624 <__ieee754_asinf+0x19c>
 80104fc:	ed9f 9a4a 	vldr	s18, [pc, #296]	@ 8010628 <__ieee754_asinf+0x1a0>
 8010500:	eea8 7a27 	vfma.f32	s14, s16, s15
 8010504:	eddf 7a49 	vldr	s15, [pc, #292]	@ 801062c <__ieee754_asinf+0x1a4>
 8010508:	eee7 7a08 	vfma.f32	s15, s14, s16
 801050c:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8010630 <__ieee754_asinf+0x1a8>
 8010510:	eea7 7a88 	vfma.f32	s14, s15, s16
 8010514:	eddf 7a47 	vldr	s15, [pc, #284]	@ 8010634 <__ieee754_asinf+0x1ac>
 8010518:	eee7 7a08 	vfma.f32	s15, s14, s16
 801051c:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8010638 <__ieee754_asinf+0x1b0>
 8010520:	eea7 9a88 	vfma.f32	s18, s15, s16
 8010524:	eddf 7a45 	vldr	s15, [pc, #276]	@ 801063c <__ieee754_asinf+0x1b4>
 8010528:	eee8 7a07 	vfma.f32	s15, s16, s14
 801052c:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8010640 <__ieee754_asinf+0x1b8>
 8010530:	eea7 7a88 	vfma.f32	s14, s15, s16
 8010534:	eddf 7a43 	vldr	s15, [pc, #268]	@ 8010644 <__ieee754_asinf+0x1bc>
 8010538:	eee7 7a08 	vfma.f32	s15, s14, s16
 801053c:	eeb0 0a48 	vmov.f32	s0, s16
 8010540:	eee7 8a88 	vfma.f32	s17, s15, s16
 8010544:	f000 fa6c 	bl	8010a20 <__ieee754_sqrtf>
 8010548:	4b3f      	ldr	r3, [pc, #252]	@ (8010648 <__ieee754_asinf+0x1c0>)
 801054a:	ee29 9a08 	vmul.f32	s18, s18, s16
 801054e:	429c      	cmp	r4, r3
 8010550:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8010554:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8010558:	d93d      	bls.n	80105d6 <__ieee754_asinf+0x14e>
 801055a:	eea0 0a06 	vfma.f32	s0, s0, s12
 801055e:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 801064c <__ieee754_asinf+0x1c4>
 8010562:	eee0 7a26 	vfma.f32	s15, s0, s13
 8010566:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 8010618 <__ieee754_asinf+0x190>
 801056a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801056e:	2d00      	cmp	r5, #0
 8010570:	bfd8      	it	le
 8010572:	eeb1 0a40 	vnegle.f32	s0, s0
 8010576:	e79b      	b.n	80104b0 <__ieee754_asinf+0x28>
 8010578:	ee60 7a00 	vmul.f32	s15, s0, s0
 801057c:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8010624 <__ieee754_asinf+0x19c>
 8010580:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8010620 <__ieee754_asinf+0x198>
 8010584:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 8010638 <__ieee754_asinf+0x1b0>
 8010588:	eea7 7aa6 	vfma.f32	s14, s15, s13
 801058c:	eddf 6a27 	vldr	s13, [pc, #156]	@ 801062c <__ieee754_asinf+0x1a4>
 8010590:	eee7 6a27 	vfma.f32	s13, s14, s15
 8010594:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8010630 <__ieee754_asinf+0x1a8>
 8010598:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801059c:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8010634 <__ieee754_asinf+0x1ac>
 80105a0:	eee7 6a27 	vfma.f32	s13, s14, s15
 80105a4:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8010628 <__ieee754_asinf+0x1a0>
 80105a8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80105ac:	eddf 6a23 	vldr	s13, [pc, #140]	@ 801063c <__ieee754_asinf+0x1b4>
 80105b0:	eee7 6a86 	vfma.f32	s13, s15, s12
 80105b4:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8010640 <__ieee754_asinf+0x1b8>
 80105b8:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80105bc:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8010644 <__ieee754_asinf+0x1bc>
 80105c0:	eee6 6a27 	vfma.f32	s13, s12, s15
 80105c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80105c8:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80105cc:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80105d0:	eea0 0a27 	vfma.f32	s0, s0, s15
 80105d4:	e76c      	b.n	80104b0 <__ieee754_asinf+0x28>
 80105d6:	ee10 3a10 	vmov	r3, s0
 80105da:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80105de:	f023 030f 	bic.w	r3, r3, #15
 80105e2:	ee07 3a10 	vmov	s14, r3
 80105e6:	eea7 8a47 	vfms.f32	s16, s14, s14
 80105ea:	ee70 5a00 	vadd.f32	s11, s0, s0
 80105ee:	ee30 0a07 	vadd.f32	s0, s0, s14
 80105f2:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8010614 <__ieee754_asinf+0x18c>
 80105f6:	ee88 5a00 	vdiv.f32	s10, s16, s0
 80105fa:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8010650 <__ieee754_asinf+0x1c8>
 80105fe:	eee5 7a66 	vfms.f32	s15, s10, s13
 8010602:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8010606:	eeb0 6a40 	vmov.f32	s12, s0
 801060a:	eea7 6a66 	vfms.f32	s12, s14, s13
 801060e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8010612:	e7aa      	b.n	801056a <__ieee754_asinf+0xe2>
 8010614:	b33bbd2e 	.word	0xb33bbd2e
 8010618:	3fc90fdb 	.word	0x3fc90fdb
 801061c:	7149f2ca 	.word	0x7149f2ca
 8010620:	3a4f7f04 	.word	0x3a4f7f04
 8010624:	3811ef08 	.word	0x3811ef08
 8010628:	3e2aaaab 	.word	0x3e2aaaab
 801062c:	bd241146 	.word	0xbd241146
 8010630:	3e4e0aa8 	.word	0x3e4e0aa8
 8010634:	bea6b090 	.word	0xbea6b090
 8010638:	3d9dc62e 	.word	0x3d9dc62e
 801063c:	bf303361 	.word	0xbf303361
 8010640:	4001572d 	.word	0x4001572d
 8010644:	c019d139 	.word	0xc019d139
 8010648:	3f799999 	.word	0x3f799999
 801064c:	333bbd2e 	.word	0x333bbd2e
 8010650:	3f490fdb 	.word	0x3f490fdb

08010654 <__ieee754_atan2f>:
 8010654:	ee10 2a90 	vmov	r2, s1
 8010658:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 801065c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8010660:	b510      	push	{r4, lr}
 8010662:	eef0 7a40 	vmov.f32	s15, s0
 8010666:	d806      	bhi.n	8010676 <__ieee754_atan2f+0x22>
 8010668:	ee10 0a10 	vmov	r0, s0
 801066c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8010670:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010674:	d904      	bls.n	8010680 <__ieee754_atan2f+0x2c>
 8010676:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801067a:	eeb0 0a67 	vmov.f32	s0, s15
 801067e:	bd10      	pop	{r4, pc}
 8010680:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8010684:	d103      	bne.n	801068e <__ieee754_atan2f+0x3a>
 8010686:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801068a:	f000 b881 	b.w	8010790 <atanf>
 801068e:	1794      	asrs	r4, r2, #30
 8010690:	f004 0402 	and.w	r4, r4, #2
 8010694:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8010698:	b93b      	cbnz	r3, 80106aa <__ieee754_atan2f+0x56>
 801069a:	2c02      	cmp	r4, #2
 801069c:	d05c      	beq.n	8010758 <__ieee754_atan2f+0x104>
 801069e:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 801076c <__ieee754_atan2f+0x118>
 80106a2:	2c03      	cmp	r4, #3
 80106a4:	fe47 7a00 	vseleq.f32	s15, s14, s0
 80106a8:	e7e7      	b.n	801067a <__ieee754_atan2f+0x26>
 80106aa:	b939      	cbnz	r1, 80106bc <__ieee754_atan2f+0x68>
 80106ac:	eddf 7a30 	vldr	s15, [pc, #192]	@ 8010770 <__ieee754_atan2f+0x11c>
 80106b0:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8010774 <__ieee754_atan2f+0x120>
 80106b4:	2800      	cmp	r0, #0
 80106b6:	fe67 7a87 	vselge.f32	s15, s15, s14
 80106ba:	e7de      	b.n	801067a <__ieee754_atan2f+0x26>
 80106bc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80106c0:	d110      	bne.n	80106e4 <__ieee754_atan2f+0x90>
 80106c2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80106c6:	f104 34ff 	add.w	r4, r4, #4294967295
 80106ca:	d107      	bne.n	80106dc <__ieee754_atan2f+0x88>
 80106cc:	2c02      	cmp	r4, #2
 80106ce:	d846      	bhi.n	801075e <__ieee754_atan2f+0x10a>
 80106d0:	4b29      	ldr	r3, [pc, #164]	@ (8010778 <__ieee754_atan2f+0x124>)
 80106d2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80106d6:	edd3 7a00 	vldr	s15, [r3]
 80106da:	e7ce      	b.n	801067a <__ieee754_atan2f+0x26>
 80106dc:	2c02      	cmp	r4, #2
 80106de:	d841      	bhi.n	8010764 <__ieee754_atan2f+0x110>
 80106e0:	4b26      	ldr	r3, [pc, #152]	@ (801077c <__ieee754_atan2f+0x128>)
 80106e2:	e7f6      	b.n	80106d2 <__ieee754_atan2f+0x7e>
 80106e4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80106e8:	d0e0      	beq.n	80106ac <__ieee754_atan2f+0x58>
 80106ea:	1a5b      	subs	r3, r3, r1
 80106ec:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80106f0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80106f4:	da1a      	bge.n	801072c <__ieee754_atan2f+0xd8>
 80106f6:	2a00      	cmp	r2, #0
 80106f8:	da01      	bge.n	80106fe <__ieee754_atan2f+0xaa>
 80106fa:	313c      	adds	r1, #60	@ 0x3c
 80106fc:	db19      	blt.n	8010732 <__ieee754_atan2f+0xde>
 80106fe:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8010702:	f7ff fc35 	bl	800ff70 <fabsf>
 8010706:	f000 f843 	bl	8010790 <atanf>
 801070a:	eef0 7a40 	vmov.f32	s15, s0
 801070e:	2c01      	cmp	r4, #1
 8010710:	d012      	beq.n	8010738 <__ieee754_atan2f+0xe4>
 8010712:	2c02      	cmp	r4, #2
 8010714:	d017      	beq.n	8010746 <__ieee754_atan2f+0xf2>
 8010716:	2c00      	cmp	r4, #0
 8010718:	d0af      	beq.n	801067a <__ieee754_atan2f+0x26>
 801071a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8010780 <__ieee754_atan2f+0x12c>
 801071e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010722:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8010784 <__ieee754_atan2f+0x130>
 8010726:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801072a:	e7a6      	b.n	801067a <__ieee754_atan2f+0x26>
 801072c:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8010770 <__ieee754_atan2f+0x11c>
 8010730:	e7ed      	b.n	801070e <__ieee754_atan2f+0xba>
 8010732:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8010788 <__ieee754_atan2f+0x134>
 8010736:	e7ea      	b.n	801070e <__ieee754_atan2f+0xba>
 8010738:	ee17 3a90 	vmov	r3, s15
 801073c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8010740:	ee07 3a90 	vmov	s15, r3
 8010744:	e799      	b.n	801067a <__ieee754_atan2f+0x26>
 8010746:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8010780 <__ieee754_atan2f+0x12c>
 801074a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801074e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8010784 <__ieee754_atan2f+0x130>
 8010752:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010756:	e790      	b.n	801067a <__ieee754_atan2f+0x26>
 8010758:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8010784 <__ieee754_atan2f+0x130>
 801075c:	e78d      	b.n	801067a <__ieee754_atan2f+0x26>
 801075e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 801078c <__ieee754_atan2f+0x138>
 8010762:	e78a      	b.n	801067a <__ieee754_atan2f+0x26>
 8010764:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8010788 <__ieee754_atan2f+0x134>
 8010768:	e787      	b.n	801067a <__ieee754_atan2f+0x26>
 801076a:	bf00      	nop
 801076c:	c0490fdb 	.word	0xc0490fdb
 8010770:	3fc90fdb 	.word	0x3fc90fdb
 8010774:	bfc90fdb 	.word	0xbfc90fdb
 8010778:	08011f04 	.word	0x08011f04
 801077c:	08011ef8 	.word	0x08011ef8
 8010780:	33bbbd2e 	.word	0x33bbbd2e
 8010784:	40490fdb 	.word	0x40490fdb
 8010788:	00000000 	.word	0x00000000
 801078c:	3f490fdb 	.word	0x3f490fdb

08010790 <atanf>:
 8010790:	b538      	push	{r3, r4, r5, lr}
 8010792:	ee10 5a10 	vmov	r5, s0
 8010796:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801079a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 801079e:	eef0 7a40 	vmov.f32	s15, s0
 80107a2:	d30f      	bcc.n	80107c4 <atanf+0x34>
 80107a4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80107a8:	d904      	bls.n	80107b4 <atanf+0x24>
 80107aa:	ee70 7a00 	vadd.f32	s15, s0, s0
 80107ae:	eeb0 0a67 	vmov.f32	s0, s15
 80107b2:	bd38      	pop	{r3, r4, r5, pc}
 80107b4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80108ec <atanf+0x15c>
 80107b8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80108f0 <atanf+0x160>
 80107bc:	2d00      	cmp	r5, #0
 80107be:	fe77 7a27 	vselgt.f32	s15, s14, s15
 80107c2:	e7f4      	b.n	80107ae <atanf+0x1e>
 80107c4:	4b4b      	ldr	r3, [pc, #300]	@ (80108f4 <atanf+0x164>)
 80107c6:	429c      	cmp	r4, r3
 80107c8:	d810      	bhi.n	80107ec <atanf+0x5c>
 80107ca:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80107ce:	d20a      	bcs.n	80107e6 <atanf+0x56>
 80107d0:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80108f8 <atanf+0x168>
 80107d4:	ee30 7a07 	vadd.f32	s14, s0, s14
 80107d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80107dc:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80107e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107e4:	dce3      	bgt.n	80107ae <atanf+0x1e>
 80107e6:	f04f 33ff 	mov.w	r3, #4294967295
 80107ea:	e013      	b.n	8010814 <atanf+0x84>
 80107ec:	f7ff fbc0 	bl	800ff70 <fabsf>
 80107f0:	4b42      	ldr	r3, [pc, #264]	@ (80108fc <atanf+0x16c>)
 80107f2:	429c      	cmp	r4, r3
 80107f4:	d84f      	bhi.n	8010896 <atanf+0x106>
 80107f6:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80107fa:	429c      	cmp	r4, r3
 80107fc:	d841      	bhi.n	8010882 <atanf+0xf2>
 80107fe:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8010802:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8010806:	eea0 7a27 	vfma.f32	s14, s0, s15
 801080a:	2300      	movs	r3, #0
 801080c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010810:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010814:	1c5a      	adds	r2, r3, #1
 8010816:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801081a:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8010900 <atanf+0x170>
 801081e:	eddf 5a39 	vldr	s11, [pc, #228]	@ 8010904 <atanf+0x174>
 8010822:	ed9f 5a39 	vldr	s10, [pc, #228]	@ 8010908 <atanf+0x178>
 8010826:	ee66 6a06 	vmul.f32	s13, s12, s12
 801082a:	eee6 5a87 	vfma.f32	s11, s13, s14
 801082e:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 801090c <atanf+0x17c>
 8010832:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010836:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8010910 <atanf+0x180>
 801083a:	eee7 5a26 	vfma.f32	s11, s14, s13
 801083e:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8010914 <atanf+0x184>
 8010842:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010846:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8010918 <atanf+0x188>
 801084a:	eee7 5a26 	vfma.f32	s11, s14, s13
 801084e:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 801091c <atanf+0x18c>
 8010852:	eea6 5a87 	vfma.f32	s10, s13, s14
 8010856:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8010920 <atanf+0x190>
 801085a:	eea5 7a26 	vfma.f32	s14, s10, s13
 801085e:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 8010924 <atanf+0x194>
 8010862:	eea7 5a26 	vfma.f32	s10, s14, s13
 8010866:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8010928 <atanf+0x198>
 801086a:	eea5 7a26 	vfma.f32	s14, s10, s13
 801086e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8010872:	eea5 7a86 	vfma.f32	s14, s11, s12
 8010876:	ee27 7a87 	vmul.f32	s14, s15, s14
 801087a:	d121      	bne.n	80108c0 <atanf+0x130>
 801087c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010880:	e795      	b.n	80107ae <atanf+0x1e>
 8010882:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010886:	ee30 7a67 	vsub.f32	s14, s0, s15
 801088a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801088e:	2301      	movs	r3, #1
 8010890:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010894:	e7be      	b.n	8010814 <atanf+0x84>
 8010896:	4b25      	ldr	r3, [pc, #148]	@ (801092c <atanf+0x19c>)
 8010898:	429c      	cmp	r4, r3
 801089a:	d80b      	bhi.n	80108b4 <atanf+0x124>
 801089c:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80108a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80108a4:	eea0 7a27 	vfma.f32	s14, s0, s15
 80108a8:	2302      	movs	r3, #2
 80108aa:	ee70 6a67 	vsub.f32	s13, s0, s15
 80108ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80108b2:	e7af      	b.n	8010814 <atanf+0x84>
 80108b4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80108b8:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80108bc:	2303      	movs	r3, #3
 80108be:	e7a9      	b.n	8010814 <atanf+0x84>
 80108c0:	4a1b      	ldr	r2, [pc, #108]	@ (8010930 <atanf+0x1a0>)
 80108c2:	491c      	ldr	r1, [pc, #112]	@ (8010934 <atanf+0x1a4>)
 80108c4:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80108c8:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80108cc:	edd3 6a00 	vldr	s13, [r3]
 80108d0:	ee37 7a66 	vsub.f32	s14, s14, s13
 80108d4:	2d00      	cmp	r5, #0
 80108d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80108da:	edd2 7a00 	vldr	s15, [r2]
 80108de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80108e2:	bfb8      	it	lt
 80108e4:	eef1 7a67 	vneglt.f32	s15, s15
 80108e8:	e761      	b.n	80107ae <atanf+0x1e>
 80108ea:	bf00      	nop
 80108ec:	bfc90fdb 	.word	0xbfc90fdb
 80108f0:	3fc90fdb 	.word	0x3fc90fdb
 80108f4:	3edfffff 	.word	0x3edfffff
 80108f8:	7149f2ca 	.word	0x7149f2ca
 80108fc:	3f97ffff 	.word	0x3f97ffff
 8010900:	3c8569d7 	.word	0x3c8569d7
 8010904:	3d4bda59 	.word	0x3d4bda59
 8010908:	bd6ef16b 	.word	0xbd6ef16b
 801090c:	3d886b35 	.word	0x3d886b35
 8010910:	3dba2e6e 	.word	0x3dba2e6e
 8010914:	3e124925 	.word	0x3e124925
 8010918:	3eaaaaab 	.word	0x3eaaaaab
 801091c:	bd15a221 	.word	0xbd15a221
 8010920:	bd9d8795 	.word	0xbd9d8795
 8010924:	bde38e38 	.word	0xbde38e38
 8010928:	be4ccccd 	.word	0xbe4ccccd
 801092c:	401bffff 	.word	0x401bffff
 8010930:	08011f20 	.word	0x08011f20
 8010934:	08011f10 	.word	0x08011f10

08010938 <with_errno>:
 8010938:	b510      	push	{r4, lr}
 801093a:	ed2d 8b02 	vpush	{d8}
 801093e:	eeb0 8b40 	vmov.f64	d8, d0
 8010942:	4604      	mov	r4, r0
 8010944:	f7fc f824 	bl	800c990 <__errno>
 8010948:	eeb0 0b48 	vmov.f64	d0, d8
 801094c:	ecbd 8b02 	vpop	{d8}
 8010950:	6004      	str	r4, [r0, #0]
 8010952:	bd10      	pop	{r4, pc}

08010954 <xflow>:
 8010954:	b082      	sub	sp, #8
 8010956:	b158      	cbz	r0, 8010970 <xflow+0x1c>
 8010958:	eeb1 7b40 	vneg.f64	d7, d0
 801095c:	ed8d 7b00 	vstr	d7, [sp]
 8010960:	ed9d 7b00 	vldr	d7, [sp]
 8010964:	2022      	movs	r0, #34	@ 0x22
 8010966:	ee20 0b07 	vmul.f64	d0, d0, d7
 801096a:	b002      	add	sp, #8
 801096c:	f7ff bfe4 	b.w	8010938 <with_errno>
 8010970:	eeb0 7b40 	vmov.f64	d7, d0
 8010974:	e7f2      	b.n	801095c <xflow+0x8>
	...

08010978 <__math_uflow>:
 8010978:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010980 <__math_uflow+0x8>
 801097c:	f7ff bfea 	b.w	8010954 <xflow>
 8010980:	00000000 	.word	0x00000000
 8010984:	10000000 	.word	0x10000000

08010988 <__math_oflow>:
 8010988:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010990 <__math_oflow+0x8>
 801098c:	f7ff bfe2 	b.w	8010954 <xflow>
 8010990:	00000000 	.word	0x00000000
 8010994:	70000000 	.word	0x70000000

08010998 <__math_divzero>:
 8010998:	b082      	sub	sp, #8
 801099a:	2800      	cmp	r0, #0
 801099c:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 80109a0:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 80109a4:	fe07 7b06 	vseleq.f64	d7, d7, d6
 80109a8:	ed8d 7b00 	vstr	d7, [sp]
 80109ac:	ed9d 0b00 	vldr	d0, [sp]
 80109b0:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 80109c0 <__math_divzero+0x28>
 80109b4:	2022      	movs	r0, #34	@ 0x22
 80109b6:	ee80 0b07 	vdiv.f64	d0, d0, d7
 80109ba:	b002      	add	sp, #8
 80109bc:	f7ff bfbc 	b.w	8010938 <with_errno>
	...

080109c8 <__math_invalid>:
 80109c8:	eeb0 7b40 	vmov.f64	d7, d0
 80109cc:	eeb4 7b47 	vcmp.f64	d7, d7
 80109d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109d4:	ee30 6b40 	vsub.f64	d6, d0, d0
 80109d8:	ee86 0b06 	vdiv.f64	d0, d6, d6
 80109dc:	d602      	bvs.n	80109e4 <__math_invalid+0x1c>
 80109de:	2021      	movs	r0, #33	@ 0x21
 80109e0:	f7ff bfaa 	b.w	8010938 <with_errno>
 80109e4:	4770      	bx	lr

080109e6 <__math_check_uflow>:
 80109e6:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80109ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109ee:	d102      	bne.n	80109f6 <__math_check_uflow+0x10>
 80109f0:	2022      	movs	r0, #34	@ 0x22
 80109f2:	f7ff bfa1 	b.w	8010938 <with_errno>
 80109f6:	4770      	bx	lr

080109f8 <__math_check_oflow>:
 80109f8:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 8010a18 <__math_check_oflow+0x20>
 80109fc:	eeb0 7bc0 	vabs.f64	d7, d0
 8010a00:	eeb4 7b46 	vcmp.f64	d7, d6
 8010a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a08:	dd02      	ble.n	8010a10 <__math_check_oflow+0x18>
 8010a0a:	2022      	movs	r0, #34	@ 0x22
 8010a0c:	f7ff bf94 	b.w	8010938 <with_errno>
 8010a10:	4770      	bx	lr
 8010a12:	bf00      	nop
 8010a14:	f3af 8000 	nop.w
 8010a18:	ffffffff 	.word	0xffffffff
 8010a1c:	7fefffff 	.word	0x7fefffff

08010a20 <__ieee754_sqrtf>:
 8010a20:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010a24:	4770      	bx	lr
	...

08010a28 <_init>:
 8010a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a2a:	bf00      	nop
 8010a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a2e:	bc08      	pop	{r3}
 8010a30:	469e      	mov	lr, r3
 8010a32:	4770      	bx	lr

08010a34 <_fini>:
 8010a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a36:	bf00      	nop
 8010a38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010a3a:	bc08      	pop	{r3}
 8010a3c:	469e      	mov	lr, r3
 8010a3e:	4770      	bx	lr
