------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.913
TNS   : -95.226

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.579
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.971
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.974
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.068
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.108
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.436
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.476
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.074
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.607
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.647
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.665
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.414
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'clk'
Slack : 4.665
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'altera_reserved_tck'
Slack : 43.031
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.394
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.403
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'clk'
Slack : 0.428
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'altera_reserved_tck'
Slack : 0.451
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.452
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.464
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.501
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.092
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.131
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 1.150
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 1.189
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.326
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.365
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.402
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.598
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.226
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.367
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.337
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.149
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 4.335
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'altera_reserved_tck'
Slack : 48.121
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.148
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'altera_reserved_tck'
Slack : 1.149
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.185
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 1.186
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.322
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.480
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.676
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.692
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 2.697
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 2.697
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 2.698
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 2.699
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.731
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 2.731
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 2.757
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 2.757
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 2.758
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 2.759
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.880
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'clk'
Slack : 9.629
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.424
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.537
TNS   : -25.950

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.552
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.934
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.087
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.142
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.149
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.445
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.500
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.180
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.759
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.814
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.924
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.492
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'clk'
Slack : 4.935
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'altera_reserved_tck'
Slack : 43.549
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.378
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'clk'
Slack : 0.383
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.385
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.400
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.400
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.415
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.471
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 1.074
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.102
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 1.126
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.154
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.344
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.347
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.399
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.651
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.721
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.577
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.643
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.281
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 4.502
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'altera_reserved_tck'
Slack : 48.435
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'altera_reserved_tck'
Slack : 1.049
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.052
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.093
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 1.093
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.186
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.235
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.648
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.698
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 2.701
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 2.703
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 2.703
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 2.703
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 2.703
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 2.703
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.730
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 2.730
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 2.747
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.856
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'clk'
Slack : 9.576
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.272
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.257
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.278
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.540
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.559
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.580
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.991
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.553
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.899
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 2.947
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 3.179
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 3.200
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.584
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.926
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'clk'
Slack : 7.046
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'altera_reserved_tck'
Slack : 47.218
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.131
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'clk'
Slack : 0.133
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.134
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.185
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.187
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.192
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.194
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.712
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.761
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 0.970
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 0.989
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.215
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.234
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.513
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.532
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 3.302
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 3.672
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.722
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 5.155
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 5.248
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'altera_reserved_tck'
Slack : 49.471
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.489
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.500
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.501
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.504
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.547
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.067
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.751
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 2.770
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 2.770
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 2.770
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 2.770
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.778
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 2.778
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.782
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.783
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 2.784
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 2.786
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 2.786
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 2.786
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 2.786
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.956
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'clk'
Slack : 9.211
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.289
TNS   : 0.000

------------------------------------------------------------
