Analysis & Synthesis report for DrowsinessDetector
Fri Dec 15 14:02:01 2017
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DrowsinessDetector|state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |DrowsinessDetector
 15. Port Connectivity Checks: "WeightRAM:ram"
 16. Port Connectivity Checks: "counter:count65"
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 15 14:02:01 2017    ;
; Quartus II Version                 ; 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name                      ; DrowsinessDetector                       ;
; Top-level Entity Name              ; DrowsinessDetector                       ;
; Family                             ; Cyclone IV E                             ;
; Total logic elements               ; 1,209                                    ;
;     Total combinational functions  ; 560                                      ;
;     Dedicated logic registers      ; 685                                      ;
; Total registers                    ; 685                                      ;
; Total pins                         ; 23                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DrowsinessDetector ; DrowsinessDetector ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+-----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ;
+-----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+
; ../WeightOptimization/counter.sv  ; yes             ; User SystemVerilog HDL File  ; C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/WeightOptimization/counter.sv            ;
; ../WeightInitiallize/LFSR.sv      ; yes             ; User SystemVerilog HDL File  ; C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/WeightInitiallize/LFSR.sv                ;
; ../WeightInitiallize/WeightRAM.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM.sv           ;
; DrowsinessDetector.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv ;
+-----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,209       ;
;                                             ;             ;
; Total combinational functions               ; 560         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 509         ;
;     -- 3 input functions                    ; 30          ;
;     -- <=2 input functions                  ; 21          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 551         ;
;     -- arithmetic mode                      ; 9           ;
;                                             ;             ;
; Total registers                             ; 685         ;
;     -- Dedicated logic registers            ; 685         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 23          ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 685         ;
; Total fan-out                               ; 4922        ;
; Average fan-out                             ; 3.81        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                 ; Library Name ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-------------------------------------+--------------+
; |DrowsinessDetector        ; 560 (18)          ; 685 (4)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 23   ; 0            ; |DrowsinessDetector                 ;              ;
;    |LFSR:rndnm|            ; 2 (2)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DrowsinessDetector|LFSR:rndnm      ;              ;
;    |WeightRAM:ram|         ; 525 (525)         ; 660 (660)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DrowsinessDetector|WeightRAM:ram   ;              ;
;    |counter:count65|       ; 15 (15)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DrowsinessDetector|counter:count65 ;              ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DrowsinessDetector|state                                                       ;
+-------------------------+-------------+------------------+-------------------------+------------+
; Name                    ; state.halt1 ; state.readWeight ; state.weightInitiallize ; state.halt ;
+-------------------------+-------------+------------------+-------------------------+------------+
; state.halt              ; 0           ; 0                ; 0                       ; 0          ;
; state.weightInitiallize ; 0           ; 0                ; 1                       ; 1          ;
; state.readWeight        ; 0           ; 1                ; 0                       ; 1          ;
; state.halt1             ; 1           ; 0                ; 0                       ; 1          ;
+-------------------------+-------------+------------------+-------------------------+------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+-----------------------------------------------------+-------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal     ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------+------------------------+
; dataIn[0]$latch                                     ; state.weightInitiallize ; yes                    ;
; dataIn[1]$latch                                     ; state.weightInitiallize ; yes                    ;
; dataIn[2]$latch                                     ; state.weightInitiallize ; yes                    ;
; dataIn[3]$latch                                     ; state.weightInitiallize ; yes                    ;
; dataIn[4]$latch                                     ; state.weightInitiallize ; yes                    ;
; dataIn[5]$latch                                     ; state.weightInitiallize ; yes                    ;
; dataIn[6]$latch                                     ; state.weightInitiallize ; yes                    ;
; dataIn[7]$latch                                     ; state.weightInitiallize ; yes                    ;
; dataIn[8]$latch                                     ; state.weightInitiallize ; yes                    ;
; dataIn[9]$latch                                     ; state.weightInitiallize ; yes                    ;
; WE                                                  ; startCounter            ; yes                    ;
; on                                                  ; state.readWeight        ; yes                    ;
; nextState.weightInitiallize_168                     ; Selector6               ; yes                    ;
; nextState.halt1_148                                 ; Selector6               ; yes                    ;
; nextState.readWeight_158                            ; Selector6               ; yes                    ;
; Number of user-specified and inferred latches = 15  ;                         ;                        ;
+-----------------------------------------------------+-------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; state~4                               ; Lost fanout        ;
; state~5                               ; Lost fanout        ;
; state~6                               ; Lost fanout        ;
; state~7                               ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 685   ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 664   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 670   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; LFSR:rndnm|data[0]                     ; 2       ;
; LFSR:rndnm|data[1]                     ; 2       ;
; LFSR:rndnm|data[2]                     ; 2       ;
; LFSR:rndnm|data[3]                     ; 2       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 128:1              ; 10 bits   ; 850 LEs       ; 440 LEs              ; 410 LEs                ; Yes        ; |DrowsinessDetector|WeightRAM:ram|Q[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DrowsinessDetector ;
+-------------------+-------+--------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                   ;
+-------------------+-------+--------------------------------------------------------+
; halt              ; 0     ; Signed Integer                                         ;
; weightInitiallize ; 1     ; Signed Integer                                         ;
; readWeight        ; 2     ; Signed Integer                                         ;
; halt1             ; 3     ; Signed Integer                                         ;
+-------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WeightRAM:ram"                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Address ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (7 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter:count65"                                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; max[9..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[5..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count[9..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Fri Dec 15 14:01:58 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DrowsinessDetector -c DrowsinessDetector
Info: Found 1 design units, including 1 entities, in source file /users/med203-8/desktop/fyp_drowsinessdetector/weightoptimization/counter.sv
    Info: Found entity 1: counter
Info: Found 1 design units, including 1 entities, in source file /users/med203-8/desktop/fyp_drowsinessdetector/weightinitiallize/lfsr.sv
    Info: Found entity 1: LFSR
Info: Found 1 design units, including 1 entities, in source file /users/med203-8/desktop/fyp_drowsinessdetector/weightinitiallize/weightram.sv
    Info: Found entity 1: WeightRAM
Info: Found 1 design units, including 1 entities, in source file drowsinessdetector.sv
    Info: Found entity 1: DrowsinessDetector
Info: Elaborating entity "DrowsinessDetector" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(38): inferring latch(es) for variable "on", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(38): inferring latch(es) for variable "nextState", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(38): inferring latch(es) for variable "WE", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(38): inferring latch(es) for variable "dataIn", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "dataIn[0]" at DrowsinessDetector.sv(38)
Info (10041): Inferred latch for "dataIn[1]" at DrowsinessDetector.sv(38)
Info (10041): Inferred latch for "dataIn[2]" at DrowsinessDetector.sv(38)
Info (10041): Inferred latch for "dataIn[3]" at DrowsinessDetector.sv(38)
Info (10041): Inferred latch for "dataIn[4]" at DrowsinessDetector.sv(38)
Info (10041): Inferred latch for "dataIn[5]" at DrowsinessDetector.sv(38)
Info (10041): Inferred latch for "dataIn[6]" at DrowsinessDetector.sv(38)
Info (10041): Inferred latch for "dataIn[7]" at DrowsinessDetector.sv(38)
Info (10041): Inferred latch for "dataIn[8]" at DrowsinessDetector.sv(38)
Info (10041): Inferred latch for "dataIn[9]" at DrowsinessDetector.sv(38)
Info (10041): Inferred latch for "WE" at DrowsinessDetector.sv(38)
Info (10041): Inferred latch for "nextState.halt1" at DrowsinessDetector.sv(38)
Info (10041): Inferred latch for "nextState.readWeight" at DrowsinessDetector.sv(38)
Info (10041): Inferred latch for "nextState.weightInitiallize" at DrowsinessDetector.sv(38)
Info (10041): Inferred latch for "on" at DrowsinessDetector.sv(38)
Info: Elaborating entity "LFSR" for hierarchy "LFSR:rndnm"
Info: Elaborating entity "counter" for hierarchy "counter:count65"
Info: Elaborating entity "WeightRAM" for hierarchy "WeightRAM:ram"
Warning (10240): Verilog HDL Always Construct warning at WeightRAM.sv(13): inferring latch(es) for variable "count", which holds its previous value in one or more paths through the always construct
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Latch nextState.weightInitiallize_168 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal state.halt
Warning: Latch nextState.halt1_148 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal state.weightInitiallize
Warning: Latch nextState.readWeight_158 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal state.halt1
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Timing-Driven Synthesis is running
Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below.
    Info: Register "state~4" lost all its fanouts during netlist optimizations.
    Info: Register "state~5" lost all its fanouts during netlist optimizations.
    Info: Register "state~6" lost all its fanouts during netlist optimizations.
    Info: Register "state~7" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 1245 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 20 output pins
    Info: Implemented 1222 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 316 megabytes
    Info: Processing ended: Fri Dec 15 14:02:01 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


