// Seed: 1455010553
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_4 * 1 == id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_11 = 1'b0;
  initial
    if (1)
      if (1)
        if (1 - 1) id_8[1'b0] <= 1;
        else id_1 = 1;
  wire id_13;
  always begin
    id_2 = 1;
    id_3 = "";
  end
  module_0(
      id_1, id_11, id_6, id_13, id_12, id_13, id_9
  );
  wire id_14, id_15;
endmodule
