//
// ***********************************************************************
// Unpublished work. Copyright 2021 Siemens
// For use only with Tessent tools
// ***********************************************************************
// File Type:       Tessent Cell Library 
// Generated by:    Tessent Shell -- write_cell_library 
// Tool Version:    2022.4 
// Tool Build Date:   Tue Nov 29 21:19:37 GMT 2022 
// ***********************************************************************
// Library Created : Local Time = Fri Jul  7 14:58:18 2023
//                          GMT = Fri Jul  7 21:58:18 2023


library_format_version = 9;

array_delimiter = "[]";


model INTCdsibase_aboi24ad_0
  (o1, a, c, e,
   f, d, b)
(
  model_source = verilog_udp;

  input (a) ( )
  input (c) ( )
  input (e) ( )
  input (f) ( )
  input (d) ( )
  input (b) ( )
  output (o1) ( )
  (
    primitive = _inv mlc_not_f_gate (f, mlc_not_f);
    primitive = _inv mlc_not_d_gate (d, mlc_not_d);
    primitive = _inv mlc_not_b_gate (b, mlc_not_b);
    primitive = _and mlc_sop_product_gate0 (mlc_not_f, mlc_not_d, mlc_not_b, mlc_product_net0_0);
    primitive = _inv mlc_not_c_gate (c, mlc_not_c);
    primitive = _and mlc_sop_product_gate1 (mlc_not_c, mlc_not_f, mlc_not_b, mlc_product_net0_1);
    primitive = _inv mlc_not_e_gate (e, mlc_not_e);
    primitive = _and mlc_sop_product_gate2 (mlc_not_e, mlc_not_d, mlc_not_b, mlc_product_net0_2);
    primitive = _and mlc_sop_product_gate3 (mlc_not_c, mlc_not_e, mlc_not_b, mlc_product_net0_3);
    primitive = _and mlc_sop_product_gate4 (a, mlc_not_c, mlc_not_e, mlc_product_net0_4);
    primitive = _and mlc_sop_product_gate5 (a, mlc_not_c, mlc_not_f, mlc_product_net0_5);
    primitive = _and mlc_sop_product_gate6 (a, mlc_not_f, mlc_not_d, mlc_product_net0_6);
    primitive = _and mlc_sop_product_gate7 (a, mlc_not_e, mlc_not_d, mlc_product_net0_7);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, mlc_product_net0_3, mlc_product_net0_4, mlc_product_net0_5,
      mlc_product_net0_6, mlc_product_net0_7, o1);
  )
) // end model INTCdsibase_aboi24ad_0


model INTCdsibase_and008ad_1
  (o, a, b, c,
   d, e, f, g,
   h)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    primitive = _and mlc_gate0 (a, mlc_data_net0, o);
    primitive = _and mlc_gate1 (b, mlc_data_net1, mlc_data_net0);
    primitive = _and mlc_gate2 (c, mlc_data_net2, mlc_data_net1);
    primitive = _and mlc_gate3 (d, mlc_data_net3, mlc_data_net2);
    primitive = _and mlc_gate4 (e, mlc_data_net4, mlc_data_net3);
    primitive = _and mlc_gate5 (f, mlc_data_net5, mlc_data_net4);
    primitive = _and mlc_gate6 (g, h, mlc_data_net5);
  )
) // end model INTCdsibase_and008ad_1


model INTCdsibase_ao0013ad_2
  (o, a, b, c,
   d)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    primitive = _or mlc_gate0 (a, mlc_data_net0, o);
    primitive = _and mlc_gate1 (b, mlc_data_net1, mlc_data_net0);
    primitive = _and mlc_gate2 (c, d, mlc_data_net1);
  )
) // end model INTCdsibase_ao0013ad_2


model INTCdsibase_ao0023ad_3
  (o, a, b, c,
   d, e)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    primitive = _and mlc_sop_product_gate0 (c, d, e, mlc_product_net0_0);
    primitive = _and mlc_sop_product_gate1 (a, b, mlc_product_net0_1);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, o);
  )
) // end model INTCdsibase_ao0023ad_3


model INTCdsibase_ao0033ad_4
  (o, a, b, c,
   d, e, f)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    primitive = _and mlc_sop_product_gate0 (d, e, f, mlc_product_net0_0);
    primitive = _and mlc_sop_product_gate1 (a, b, c, mlc_product_net0_1);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, o);
  )
) // end model INTCdsibase_ao0033ad_4


model INTCdsibase_ao0112ad_5
  (o, a, b, c,
   d)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    primitive = _or mlc_gate0 (a, mlc_data_net0, o);
    primitive = _or mlc_gate1 (b, mlc_data_net1, mlc_data_net0);
    primitive = _and mlc_gate2 (c, d, mlc_data_net1);
  )
) // end model INTCdsibase_ao0112ad_5


model INTCdsibase_ao0122ad_6
  (o, a, b, c,
   d, e)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    primitive = _or mlc_gate0 (a, mlc_data_net0, o);
    primitive = _and mlc_sop_product_gate0 (d, e, mlc_product_net1_0);
    primitive = _and mlc_sop_product_gate1 (b, c, mlc_product_net1_1);
    primitive = _or mlc_sop_sum_gate1 (mlc_product_net1_0, mlc_product_net1_1, mlc_data_net0);
  )
) // end model INTCdsibase_ao0122ad_6


model INTCdsibase_ao0222ad_7
  (o, a, b, c,
   d, e, f)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    primitive = _and mlc_sop_product_gate0 (e, f, mlc_product_net0_0);
    primitive = _and mlc_sop_product_gate1 (c, d, mlc_product_net0_1);
    primitive = _and mlc_sop_product_gate2 (a, b, mlc_product_net0_2);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, o);
  )
) // end model INTCdsibase_ao0222ad_7


model INTCdsibase_aoa112ad_8
  (o, a, b, c,
   d)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    primitive = _and mlc_gate0 (a, mlc_data_net0, o);
    primitive = _or mlc_gate1 (b, mlc_data_net1, mlc_data_net0);
    primitive = _and mlc_gate2 (c, d, mlc_data_net1);
  )
) // end model INTCdsibase_aoa112ad_8


model INTCdsibase_aobi23ad_9
  (o1, a, c, d,
   e, b)
(
  model_source = verilog_udp;

  input (a) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (b) ( )
  output (o1) ( )
  (
    primitive = _inv mlc_not_a_gate (a, mlc_not_a);
    primitive = _inv mlc_not_d_gate (d, mlc_not_d);
    primitive = _and mlc_sop_product_gate0 (mlc_not_a, mlc_not_d, mlc_product_net0_0);
    primitive = _inv mlc_not_e_gate (e, mlc_not_e);
    primitive = _and mlc_sop_product_gate1 (mlc_not_a, mlc_not_e, mlc_product_net0_1);
    primitive = _and mlc_sop_product_gate2 (mlc_not_a, c, mlc_product_net0_2);
    primitive = _inv mlc_not_b_gate (b, mlc_not_b);
    primitive = _and mlc_sop_product_gate3 (mlc_not_e, mlc_not_b, mlc_product_net0_3);
    primitive = _and mlc_sop_product_gate4 (mlc_not_d, mlc_not_b, mlc_product_net0_4);
    primitive = _and mlc_sop_product_gate5 (c, mlc_not_b, mlc_product_net0_5);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, mlc_product_net0_3, mlc_product_net0_4, mlc_product_net0_5, o1);
  )
) // end model INTCdsibase_aobi23ad_9


model INTCdsibase_aoi033ad_10
  (o1, a, d, e,
   f, b, c)
(
  model_source = verilog_udp;

  input (a) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (b) ( )
  input (c) ( )
  output (o1) ( )
  (
    primitive = _inv mlc_not_a_gate (a, mlc_not_a);
    primitive = _inv mlc_not_d_gate (d, mlc_not_d);
    primitive = _and mlc_sop_product_gate0 (mlc_not_a, mlc_not_d, mlc_product_net0_0);
    primitive = _inv mlc_not_e_gate (e, mlc_not_e);
    primitive = _and mlc_sop_product_gate1 (mlc_not_a, mlc_not_e, mlc_product_net0_1);
    primitive = _inv mlc_not_f_gate (f, mlc_not_f);
    primitive = _and mlc_sop_product_gate2 (mlc_not_a, mlc_not_f, mlc_product_net0_2);
    primitive = _inv mlc_not_b_gate (b, mlc_not_b);
    primitive = _and mlc_sop_product_gate3 (mlc_not_f, mlc_not_b, mlc_product_net0_3);
    primitive = _inv mlc_not_c_gate (c, mlc_not_c);
    primitive = _and mlc_sop_product_gate4 (mlc_not_f, mlc_not_c, mlc_product_net0_4);
    primitive = _and mlc_sop_product_gate5 (mlc_not_e, mlc_not_b, mlc_product_net0_5);
    primitive = _and mlc_sop_product_gate6 (mlc_not_e, mlc_not_c, mlc_product_net0_6);
    primitive = _and mlc_sop_product_gate7 (mlc_not_d, mlc_not_b, mlc_product_net0_7);
    primitive = _and mlc_sop_product_gate8 (mlc_not_d, mlc_not_c, mlc_product_net0_8);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, mlc_product_net0_3, mlc_product_net0_4, mlc_product_net0_5,
      mlc_product_net0_6, mlc_product_net0_7, mlc_product_net0_8, o1);
  )
) // end model INTCdsibase_aoi033ad_10


model INTCdsibase_aox022ad_11
  (o, a, b, c,
   d, e, f, g,
   h)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    primitive = _and mlc_sop_product_gate0 (g, h, mlc_product_net0_0);
    primitive = _and mlc_sop_product_gate1 (e, f, mlc_product_net0_1);
    primitive = _and mlc_sop_product_gate2 (c, d, mlc_product_net0_2);
    primitive = _and mlc_sop_product_gate3 (a, b, mlc_product_net0_3);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, mlc_product_net0_3, o);
  )
) // end model INTCdsibase_aox022ad_11


model INTCdsibase_aoxb22ad_12
  (o, a, b, c,
   d, e, f, g,
   h)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    primitive = _inv mlc_not_h_gate (h, mlc_not_h);
    primitive = _and mlc_sop_product_gate0 (g, mlc_not_h, mlc_product_net0_0);
    primitive = _and mlc_sop_product_gate1 (e, f, mlc_product_net0_1);
    primitive = _and mlc_sop_product_gate2 (c, d, mlc_product_net0_2);
    primitive = _and mlc_sop_product_gate3 (a, b, mlc_product_net0_3);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, mlc_product_net0_3, o);
  )
) // end model INTCdsibase_aoxb22ad_12


model INTCdsibase_bfnb00ad_13
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTCdsibase_bfnb00ad_13


model INTCdsibase_inrf00ad_14
  (o1, a)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    primitive = _inv mlc_gate0 (a, o1);
  )
) // end model INTCdsibase_inrf00ad_14


model INTCdsibase_mbc005ad_15
  (o, a, sa, b,
   sb, c, sc, d,
   sd, e, se)
(
  model_source = verilog_udp;

  input (a) ( )
  input (sa) ( )
  input (b) ( )
  input (sb) ( )
  input (c) ( )
  input (sc) ( )
  input (d) ( )
  input (sd) ( )
  input (e) ( )
  input (se) ( )
  output (o) ( )
  (
    primitive = _and mlc_sop_product_gate0 (e, se, mlc_product_net0_0);
    primitive = _and mlc_sop_product_gate1 (d, sd, mlc_product_net0_1);
    primitive = _and mlc_sop_product_gate2 (c, sc, mlc_product_net0_2);
    primitive = _and mlc_sop_product_gate3 (b, sb, mlc_product_net0_3);
    primitive = _and mlc_sop_product_gate4 (a, sa, mlc_product_net0_4);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, mlc_product_net0_3, mlc_product_net0_4, o);
  )
) // end model INTCdsibase_mbc005ad_15


model INTCdsibase_mbc006ad_16
  (o, a, sa, b,
   sb, c, sc, d,
   sd, e, se, f,
   sf)
(
  model_source = verilog_udp;

  input (a) ( )
  input (sa) ( )
  input (b) ( )
  input (sb) ( )
  input (c) ( )
  input (sc) ( )
  input (d) ( )
  input (sd) ( )
  input (e) ( )
  input (se) ( )
  input (f) ( )
  input (sf) ( )
  output (o) ( )
  (
    primitive = _and mlc_sop_product_gate0 (f, sf, mlc_product_net0_0);
    primitive = _and mlc_sop_product_gate1 (e, se, mlc_product_net0_1);
    primitive = _and mlc_sop_product_gate2 (d, sd, mlc_product_net0_2);
    primitive = _and mlc_sop_product_gate3 (c, sc, mlc_product_net0_3);
    primitive = _and mlc_sop_product_gate4 (b, sb, mlc_product_net0_4);
    primitive = _and mlc_sop_product_gate5 (a, sa, mlc_product_net0_5);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, mlc_product_net0_3, mlc_product_net0_4, mlc_product_net0_5, o);
  )
) // end model INTCdsibase_mbc006ad_16


model INTCdsibase_mbc024ad_17
  (int1, a, b, sa)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (a) ( mux_in0; )
  input (b) ( mux_in1; )
  input (sa) ( mux_select; )
  output (int1) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (a, b, sa, int1);
  )
) // end model INTCdsibase_mbc024ad_17


model INTCdsibase_md2na2ad_18
  (out0, a, b, c,
   sa)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  output (out0) ( )
  (
    primitive = _or mlc_gate0 (mlc_inv_net1, mlc_data_net2, out0);
    primitive = _inv mlc_gate1 (c, mlc_inv_net1);
    primitive = _mux mlc_gate3 (b, a, sa, mlc_data_net2);
  )
) // end model INTCdsibase_md2na2ad_18


model INTCdsibase_md2no2ad_19
  (out0, a, c, sa,
   b)
(
  model_source = verilog_udp;

  input (a) ( )
  input (c) ( )
  input (sa) ( )
  input (b) ( )
  output (out0) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, out0);
    primitive = _inv mlc_gate1 (c, mlc_inv_net1);
    primitive = _mux mlc_gate3 (b, a, sa, mlc_data_net2);
  )
) // end model INTCdsibase_md2no2ad_19


model INTCdsibase_mdn022ad_20
  (o1, a, b, sa)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    primitive = _mux mlc_gate0 (mlc_inv_net0, mlc_sel_eq_1_net0, sa, o1);
    primitive = _inv mlc_inv_gate0 (b, mlc_inv_net0);
    primitive = _inv mlc_gate1 (a, mlc_sel_eq_1_net0);
  )
) // end model INTCdsibase_mdn022ad_20


model INTCdsibase_nana24ad_21
  (out0, a, b, c,
   d, e)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    primitive = _or mlc_gate0 (mlc_inv_net1, mlc_data_net2, out0);
    primitive = _inv mlc_gate1 (a, mlc_inv_net1);
    primitive = _or mlc_gate3 (mlc_inv_net4, mlc_data_net5, mlc_data_net2);
    primitive = _inv mlc_gate4 (b, mlc_inv_net4);
    primitive = _or mlc_gate6 (mlc_inv_net7, mlc_data_net8, mlc_data_net5);
    primitive = _inv mlc_gate7 (c, mlc_inv_net7);
    primitive = _and mlc_gate9 (d, e, mlc_data_net8);
  )
) // end model INTCdsibase_nana24ad_21


model INTCdsibase_nano24ad_22
  (out0, a, b, c,
   d, e)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, out0);
    primitive = _inv mlc_gate1 (a, mlc_inv_net1);
    primitive = _and mlc_gate3 (mlc_inv_net4, mlc_data_net5, mlc_data_net2);
    primitive = _inv mlc_gate4 (b, mlc_inv_net4);
    primitive = _and mlc_gate6 (mlc_inv_net7, mlc_data_net8, mlc_data_net5);
    primitive = _inv mlc_gate7 (c, mlc_inv_net7);
    primitive = _and mlc_gate9 (d, e, mlc_data_net8);
  )
) // end model INTCdsibase_nano24ad_22


model INTCdsibase_nona24ad_23
  (out0, a, b, c,
   d, e)
(
  model_source = verilog_udp;
  simulation_function = or;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    primitive = _or mlc_gate0 (mlc_inv_net1, mlc_data_net2, out0);
    primitive = _inv mlc_gate1 (a, mlc_inv_net1);
    primitive = _or mlc_gate3 (mlc_inv_net4, mlc_data_net5, mlc_data_net2);
    primitive = _inv mlc_gate4 (b, mlc_inv_net4);
    primitive = _or mlc_gate6 (mlc_inv_net7, mlc_data_net8, mlc_data_net5);
    primitive = _inv mlc_gate7 (c, mlc_inv_net7);
    primitive = _or mlc_gate9 (d, e, mlc_data_net8);
  )
) // end model INTCdsibase_nona24ad_23


model INTCdsibase_nono24ad_24
  (out0, a, b, c,
   d, e)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, out0);
    primitive = _inv mlc_gate1 (a, mlc_inv_net1);
    primitive = _and mlc_gate3 (mlc_inv_net4, mlc_data_net5, mlc_data_net2);
    primitive = _inv mlc_gate4 (b, mlc_inv_net4);
    primitive = _and mlc_gate6 (mlc_inv_net7, mlc_data_net8, mlc_data_net5);
    primitive = _inv mlc_gate7 (c, mlc_inv_net7);
    primitive = _or mlc_gate9 (d, e, mlc_data_net8);
  )
) // end model INTCdsibase_nono24ad_24


model INTCdsibase_oa0013ad_25
  (o, a, b, c,
   d)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    primitive = _and mlc_gate0 (a, mlc_data_net0, o);
    primitive = _or mlc_gate1 (b, mlc_data_net1, mlc_data_net0);
    primitive = _or mlc_gate2 (c, d, mlc_data_net1);
  )
) // end model INTCdsibase_oa0013ad_25


model INTCdsibase_oa0023ad_26
  (o, a, c, d,
   e, b)
(
  model_source = verilog_udp;

  input (a) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (b) ( )
  output (o) ( )
  (
    primitive = _and mlc_sop_product_gate0 (e, b, mlc_product_net0_0);
    primitive = _and mlc_sop_product_gate1 (d, b, mlc_product_net0_1);
    primitive = _and mlc_sop_product_gate2 (c, b, mlc_product_net0_2);
    primitive = _and mlc_sop_product_gate3 (a, e, mlc_product_net0_3);
    primitive = _and mlc_sop_product_gate4 (a, d, mlc_product_net0_4);
    primitive = _and mlc_sop_product_gate5 (a, c, mlc_product_net0_5);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, mlc_product_net0_3, mlc_product_net0_4, mlc_product_net0_5, o);
  )
) // end model INTCdsibase_oa0023ad_26


model INTCdsibase_oa0112ad_27
  (o, a, b, c,
   d)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    primitive = _and mlc_gate0 (a, mlc_data_net0, o);
    primitive = _and mlc_gate1 (b, mlc_data_net1, mlc_data_net0);
    primitive = _or mlc_gate2 (c, d, mlc_data_net1);
  )
) // end model INTCdsibase_oa0112ad_27


model INTCdsibase_oa0122ad_28
  (o, a, b, d,
   e, c)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (d) ( )
  input (e) ( )
  input (c) ( )
  output (o) ( )
  (
    primitive = _and mlc_gate0 (a, mlc_data_net0, o);
    primitive = _and mlc_sop_product_gate0 (e, c, mlc_product_net1_0);
    primitive = _and mlc_sop_product_gate1 (d, c, mlc_product_net1_1);
    primitive = _and mlc_sop_product_gate2 (b, e, mlc_product_net1_2);
    primitive = _and mlc_sop_product_gate3 (b, d, mlc_product_net1_3);
    primitive = _or mlc_sop_sum_gate1 (mlc_product_net1_0, mlc_product_net1_1, mlc_product_net1_2, mlc_product_net1_3, mlc_data_net0);
  )
) // end model INTCdsibase_oa0122ad_28


model INTCdsibase_oa0222ad_29
  (o, a, c, e,
   f, d, b)
(
  model_source = verilog_udp;

  input (a) ( )
  input (c) ( )
  input (e) ( )
  input (f) ( )
  input (d) ( )
  input (b) ( )
  output (o) ( )
  (
    primitive = _and mlc_sop_product_gate0 (f, d, b, mlc_product_net0_0);
    primitive = _and mlc_sop_product_gate1 (e, d, b, mlc_product_net0_1);
    primitive = _and mlc_sop_product_gate2 (c, f, b, mlc_product_net0_2);
    primitive = _and mlc_sop_product_gate3 (c, e, b, mlc_product_net0_3);
    primitive = _and mlc_sop_product_gate4 (a, f, d, mlc_product_net0_4);
    primitive = _and mlc_sop_product_gate5 (a, e, d, mlc_product_net0_5);
    primitive = _and mlc_sop_product_gate6 (a, c, f, mlc_product_net0_6);
    primitive = _and mlc_sop_product_gate7 (a, c, e, mlc_product_net0_7);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, mlc_product_net0_3, mlc_product_net0_4, mlc_product_net0_5,
      mlc_product_net0_6, mlc_product_net0_7, o);
  )
) // end model INTCdsibase_oa0222ad_29


model INTCdsibase_oai033ad_30
  (o1, a, b, c,
   d, e, f)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    primitive = _inv mlc_not_a_gate (a, mlc_not_a);
    primitive = _inv mlc_not_b_gate (b, mlc_not_b);
    primitive = _inv mlc_not_c_gate (c, mlc_not_c);
    primitive = _and mlc_sop_product_gate0 (mlc_not_a, mlc_not_b, mlc_not_c, mlc_product_net0_0);
    primitive = _inv mlc_not_d_gate (d, mlc_not_d);
    primitive = _inv mlc_not_e_gate (e, mlc_not_e);
    primitive = _inv mlc_not_f_gate (f, mlc_not_f);
    primitive = _and mlc_sop_product_gate1 (mlc_not_d, mlc_not_e, mlc_not_f, mlc_product_net0_1);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, o1);
  )
) // end model INTCdsibase_oai033ad_30


model INTCdsibase_oai113ad_31
  (o1, a, b, c,
   d, e)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o1) ( )
  (
    primitive = _or mlc_gate0 (mlc_inv_net1, mlc_data_net2, o1);
    primitive = _inv mlc_gate1 (a, mlc_inv_net1);
    primitive = _or mlc_gate3 (mlc_inv_net4, mlc_data_net5, mlc_data_net2);
    primitive = _inv mlc_gate4 (b, mlc_inv_net4);
    primitive = _and mlc_gate6 (mlc_inv_net7, mlc_data_net8, mlc_data_net5);
    primitive = _inv mlc_gate7 (c, mlc_inv_net7);
    primitive = _and mlc_gate9 (mlc_inv_net10, mlc_data_net11, mlc_data_net8);
    primitive = _inv mlc_gate10 (d, mlc_inv_net10);
    primitive = _inv mlc_gate12 (e, mlc_data_net11);
  )
) // end model INTCdsibase_oai113ad_31


model INTCdsibase_oaib13ad_32
  (o1, a, b, c,
   d)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o1) ( )
  (
    primitive = _or mlc_gate0 (mlc_inv_net1, mlc_data_net2, o1);
    primitive = _inv mlc_gate1 (a, mlc_inv_net1);
    primitive = _or mlc_gate3 (mlc_inv_net4, mlc_data_net5, mlc_data_net2);
    primitive = _inv mlc_gate4 (b, mlc_inv_net4);
    primitive = _and mlc_gate6 (mlc_inv_net7, d, mlc_data_net5);
    primitive = _inv mlc_gate7 (c, mlc_inv_net7);
  )
) // end model INTCdsibase_oaib13ad_32


model INTCdsibase_oao112ad_33
  (o, a, b, c,
   d)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    primitive = _or mlc_gate0 (a, mlc_data_net0, o);
    primitive = _and mlc_gate1 (b, mlc_data_net1, mlc_data_net0);
    primitive = _or mlc_gate2 (c, d, mlc_data_net1);
  )
) // end model INTCdsibase_oao112ad_33


model INTCdsibase_orn008ad_34
  (o, a, b, c,
   d, e, f, g,
   h)
(
  model_source = verilog_udp;
  simulation_function = or;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    primitive = _or mlc_gate0 (a, mlc_data_net0, o);
    primitive = _or mlc_gate1 (b, mlc_data_net1, mlc_data_net0);
    primitive = _or mlc_gate2 (c, mlc_data_net2, mlc_data_net1);
    primitive = _or mlc_gate3 (d, mlc_data_net3, mlc_data_net2);
    primitive = _or mlc_gate4 (e, mlc_data_net4, mlc_data_net3);
    primitive = _or mlc_gate5 (f, mlc_data_net5, mlc_data_net4);
    primitive = _or mlc_gate6 (g, h, mlc_data_net5);
  )
) // end model INTCdsibase_orn008ad_34


model INTCdsibase_rm3023ad_35
  (carryb, a, b, c)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  (
    primitive = _inv mlc_not_a_gate (a, mlc_not_a);
    primitive = _inv mlc_not_b_gate (b, mlc_not_b);
    primitive = _and mlc_sop_product_gate0 (mlc_not_a, mlc_not_b, mlc_product_net0_0);
    primitive = _inv mlc_not_c_gate (c, mlc_not_c);
    primitive = _and mlc_sop_product_gate1 (mlc_not_a, mlc_not_c, mlc_product_net0_1);
    primitive = _and mlc_sop_product_gate2 (mlc_not_b, mlc_not_c, mlc_product_net0_2);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, carryb);
  )
) // end model INTCdsibase_rm3023ad_35


model INTCdsibase_rm3023ad_36
  (sumb, a, b, c)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (sumb) ( )
  (
    primitive = _xnor mlc_gate0 (a, mlc_data_net0, sumb);
    primitive = _xor mlc_gate1 (b, c, mlc_data_net0);
  )
) // end model INTCdsibase_rm3023ad_36


model INTCdsibase_rma413ad_37
  (carryb, a, b, c)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  (
    primitive = _inv mlc_not_a_gate (a, mlc_not_a);
    primitive = _inv mlc_not_b_gate (b, mlc_not_b);
    primitive = _and mlc_sop_product_gate0 (mlc_not_a, mlc_not_b, mlc_product_net0_0);
    primitive = _and mlc_sop_product_gate1 (mlc_not_a, c, mlc_product_net0_1);
    primitive = _and mlc_sop_product_gate2 (mlc_not_b, c, mlc_product_net0_2);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, carryb);
  )
) // end model INTCdsibase_rma413ad_37


model INTCdsibase_ru0022ad_38
  (carry, a, b)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  output (carry) ( )
  (
    primitive = _and mlc_gate0 (a, b, carry);
  )
) // end model INTCdsibase_ru0022ad_38


model INTCdsibase_ru0022ad_39
  (sum, a, b)
(
  model_source = verilog_udp;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  output (sum) ( )
  (
    primitive = _xor mlc_gate0 (a, b, sum);
  )
) // end model INTCdsibase_ru0022ad_39


model INTCdsibase_xnr002ad_40
  (out0, a, b)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    primitive = _xnor mlc_gate0 (a, mlc_data_net0, out0);
    primitive = _buf mlc_gate1 (b, mlc_data_net0);
  )
) // end model INTCdsibase_xnr002ad_40


model INTCdsibase_xnrna2ad_41
  (out0, a, b, c)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    primitive = _xnor mlc_gate0 (a, mlc_data_net0, out0);
    primitive = _and mlc_gate1 (b, c, mlc_data_net0);
  )
) // end model INTCdsibase_xnrna2ad_41


model INTCdsibase_xo2na2ad_42
  (out0, a, b, c)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    primitive = _or mlc_gate0 (mlc_inv_net1, mlc_data_net2, out0);
    primitive = _inv mlc_gate1 (c, mlc_inv_net1);
    primitive = _xnor mlc_gate3 (a, mlc_data_net3, mlc_data_net2);
    primitive = _buf mlc_gate4 (b, mlc_data_net3);
  )
) // end model INTCdsibase_xo2na2ad_42


model INTCdsibase_xo2no2ad_43
  (out0, a, b, c)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, out0);
    primitive = _inv mlc_gate1 (c, mlc_inv_net1);
    primitive = _xnor mlc_gate3 (a, mlc_data_net3, mlc_data_net2);
    primitive = _buf mlc_gate4 (b, mlc_data_net3);
  )
) // end model INTCdsibase_xo2no2ad_43


model INTCdsibase_xor003ad_44
  (out0, a, b, c)
(
  model_source = verilog_udp;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    primitive = _xor mlc_gate0 (a, mlc_data_net0, out0);
    primitive = _xor mlc_gate1 (b, c, mlc_data_net0);
  )
) // end model INTCdsibase_xor003ad_44


model INTCdsibase_xor004ad_45
  (out0, a, b, c,
   d)
(
  model_source = verilog_udp;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (out0) ( )
  (
    primitive = _xor mlc_gate0 (a, mlc_data_net0, out0);
    primitive = _xor mlc_gate1 (b, mlc_data_net1, mlc_data_net0);
    primitive = _xor mlc_gate2 (c, d, mlc_data_net1);
  )
) // end model INTCdsibase_xor004ad_45


model INTCdsibase_xorna2ad_46
  (out0, a, b, c)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    primitive = _xor mlc_gate0 (a, mlc_data_net0, out0);
    primitive = _and mlc_gate1 (b, c, mlc_data_net0);
  )
) // end model INTCdsibase_xorna2ad_46


model INTCdsibase_aboi24ad_func
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aboi24ad_0 inst1 (o1, a, c, e, f, d,
      b);
  )
) // end model INTCdsibase_aboi24ad_func


model INTCdsibase_and008ad_func
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_and008ad_1 inst1 (o, a, b, c, d, e,
      f, g, h);
  )
) // end model INTCdsibase_and008ad_func


model INTCdsibase_ao0013ad_func
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0013ad_2 inst1 (o, a, b, c, d);
  )
) // end model INTCdsibase_ao0013ad_func


model INTCdsibase_ao0023ad_func
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0023ad_3 inst1 (o, a, b, c, d, e);
  )
) // end model INTCdsibase_ao0023ad_func


model INTCdsibase_ao0033ad_func
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0033ad_4 inst1 (o, a, b, c, d, e,
      f);
  )
) // end model INTCdsibase_ao0033ad_func


model INTCdsibase_ao0112ad_func
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0112ad_5 inst1 (o, a, b, c, d);
  )
) // end model INTCdsibase_ao0112ad_func


model INTCdsibase_ao0122ad_func
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0122ad_6 inst1 (o, a, b, c, d, e);
  )
) // end model INTCdsibase_ao0122ad_func


model INTCdsibase_ao0222ad_func
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0222ad_7 inst1 (o, a, b, c, d, e,
      f);
  )
) // end model INTCdsibase_ao0222ad_func


model INTCdsibase_aoa112ad_func
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aoa112ad_8 inst1 (o, a, b, c, d);
  )
) // end model INTCdsibase_aoa112ad_func


model INTCdsibase_aobi23ad_func
  (a, b, c, d,
   e, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aobi23ad_9 inst1 (o1, a, c, d, e, b);
  )
) // end model INTCdsibase_aobi23ad_func


model INTCdsibase_aoi033ad_func
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aoi033ad_10 inst1 (o1, a, d, e, f, b,
      c);
  )
) // end model INTCdsibase_aoi033ad_func


model INTCdsibase_aox022ad_func
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aox022ad_11 inst1 (o, a, b, c, d, e,
      f, g, h);
  )
) // end model INTCdsibase_aox022ad_func


model INTCdsibase_aoxb22ad_func
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aoxb22ad_12 inst1 (o, a, b, c, d, e,
      f, g, h);
  )
) // end model INTCdsibase_aoxb22ad_func


model INTCdsibase_bfnb00ad_func
  (a, o)
(
  model_source = verilog_module;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfnb00ad_13 inst1 (o, a);
  )
) // end model INTCdsibase_bfnb00ad_func


model INTCdsibase_bfrf30ad_func
  (a, o)
(
  model_source = verilog_module;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfnb00ad_13 inst1 (o, a);
  )
) // end model INTCdsibase_bfrf30ad_func


model INTCdsibase_inrf00ad_func
  (a, o1)
(
  model_source = verilog_module;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf00ad_14 inst1 (o1, a);
  )
) // end model INTCdsibase_inrf00ad_func


model INTCdsibase_inrf20ad_func
  (a, o1)
(
  model_source = verilog_module;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf00ad_14 inst1 (o1, a);
  )
) // end model INTCdsibase_inrf20ad_func


model INTCdsibase_inrf30ad_func
  (a, o1)
(
  model_source = verilog_module;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf00ad_14 inst1 (o1, a);
  )
) // end model INTCdsibase_inrf30ad_func


model INTCdsibase_inrf40ad_func
  (a, o1)
(
  model_source = verilog_module;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf00ad_14 inst1 (o1, a);
  )
) // end model INTCdsibase_inrf40ad_func


model INTCdsibase_mbc005ad_func
  (a, b, c, d,
   e, o, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc005ad_15 inst1 (o, a, sa, b, sb, c,
      sc, d, sd, e, se);
  )
) // end model INTCdsibase_mbc005ad_func


model INTCdsibase_mbc006ad_func
  (a, b, c, d,
   e, f, o, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc006ad_16 inst1 (o, a, sa, b, sb, c,
      sc, d, sd, e, se, f,
      sf);
  )
) // end model INTCdsibase_mbc006ad_func


model INTCdsibase_mbc024ad_func
  (a, b, c, d,
   o, sa, sb)
(
  model_source = verilog_module;
  simulation_function = mux;

  input (a) ( mux_in0; )
  input (b) ( mux_in1; )
  input (c) ( mux_in2; )
  input (d) ( mux_in3; )
  input (sa) ( mux_select0; )
  input (sb) ( mux_select1; )
  output (o) ( mux_out; )
  (
    instance = INTCdsibase_mbc024ad_17 inst1 (int1, a, b, sa);
    instance = INTCdsibase_mbc024ad_17 inst2 (int2, c, d, sa);
    instance = INTCdsibase_mbc024ad_17 inst3 (o, int1, int2, sb);
  )
) // end model INTCdsibase_mbc024ad_func


model INTCdsibase_md2na2ad_func
  (a, b, c, out0,
   sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_md2na2ad_18 inst1 (out0, a, b, c, sa);
  )
) // end model INTCdsibase_md2na2ad_func


model INTCdsibase_md2no2ad_func
  (a, b, c, out0,
   sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_md2no2ad_19 inst1 (out0, a, c, sa, b);
  )
) // end model INTCdsibase_md2no2ad_func


model INTCdsibase_mdn022ad_func
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_mdn022ad_20 inst1 (o1, a, b, sa);
  )
) // end model INTCdsibase_mdn022ad_func


model INTCdsibase_nana24ad_func
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nana24ad_21 inst1 (out0, a, b, c, d, e);
  )
) // end model INTCdsibase_nana24ad_func


model INTCdsibase_nano24ad_func
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  simulation_function = and;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nano24ad_22 inst1 (out0, a, b, c, d, e);
  )
) // end model INTCdsibase_nano24ad_func


model INTCdsibase_nona24ad_func
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  simulation_function = or;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nona24ad_23 inst1 (out0, a, b, c, d, e);
  )
) // end model INTCdsibase_nona24ad_func


model INTCdsibase_nono24ad_func
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nono24ad_24 inst1 (out0, a, b, c, d, e);
  )
) // end model INTCdsibase_nono24ad_func


model INTCdsibase_oa0013ad_func
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0013ad_25 inst1 (o, a, b, c, d);
  )
) // end model INTCdsibase_oa0013ad_func


model INTCdsibase_oa0023ad_func
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0023ad_26 inst1 (o, a, c, d, e, b);
  )
) // end model INTCdsibase_oa0023ad_func


model INTCdsibase_oa0112ad_func
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0112ad_27 inst1 (o, a, b, c, d);
  )
) // end model INTCdsibase_oa0112ad_func


model INTCdsibase_oa0122ad_func
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0122ad_28 inst1 (o, a, b, d, e, c);
  )
) // end model INTCdsibase_oa0122ad_func


model INTCdsibase_oa0222ad_func
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0222ad_29 inst1 (o, a, c, e, f, d,
      b);
  )
) // end model INTCdsibase_oa0222ad_func


model INTCdsibase_oai033ad_func
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oai033ad_30 inst1 (o1, a, b, c, d, e,
      f);
  )
) // end model INTCdsibase_oai033ad_func


model INTCdsibase_oai113ad_func
  (a, b, c, d,
   e, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oai113ad_31 inst1 (o1, a, b, c, d, e);
  )
) // end model INTCdsibase_oai113ad_func


model INTCdsibase_oaib13ad_func
  (a, b, c, d,
   o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oaib13ad_32 inst1 (o1, a, b, c, d);
  )
) // end model INTCdsibase_oaib13ad_func


model INTCdsibase_oao112ad_func
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oao112ad_33 inst1 (o, a, b, c, d);
  )
) // end model INTCdsibase_oao112ad_func


model INTCdsibase_orn008ad_func
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  simulation_function = or;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_orn008ad_34 inst1 (o, a, b, c, d, e,
      f, g, h);
  )
) // end model INTCdsibase_orn008ad_func


model INTCdsibase_rm3023ad_func
  (a, b, c, carryb,
   sumb)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  output (sumb) ( )
  (
    instance = INTCdsibase_rm3023ad_35 inst1 (carryb, a, b, c);
    instance = INTCdsibase_rm3023ad_36 inst2 (sumb, a, b, c);
  )
) // end model INTCdsibase_rm3023ad_func


model INTCdsibase_rma413ad_func
  (a, b, c, carryb)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  (
    instance = INTCdsibase_rma413ad_37 inst1 (carryb, a, b, c);
  )
) // end model INTCdsibase_rma413ad_func


model INTCdsibase_ru0022ad_func
  (a, b, carry, sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (carry) ( )
  output (sum) ( )
  (
    instance = INTCdsibase_ru0022ad_38 inst1 (carry, a, b);
    instance = INTCdsibase_ru0022ad_39 inst2 (sum, a, b);
  )
) // end model INTCdsibase_ru0022ad_func


model INTCdsibase_xnr002ad_func
  (a, b, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr002ad_40 inst1 (out0, a, b);
  )
) // end model INTCdsibase_xnr002ad_func


model INTCdsibase_xnr003ad_func
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_rm3023ad_36 inst1 (out0, a, b, c);
  )
) // end model INTCdsibase_xnr003ad_func


model INTCdsibase_xnrna2ad_func
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnrna2ad_41 inst1 (out0, a, b, c);
  )
) // end model INTCdsibase_xnrna2ad_func


model INTCdsibase_xo2na2ad_func
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xo2na2ad_42 inst1 (out0, a, b, c);
  )
) // end model INTCdsibase_xo2na2ad_func


model INTCdsibase_xo2no2ad_func
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xo2no2ad_43 inst1 (out0, a, b, c);
  )
) // end model INTCdsibase_xo2no2ad_func


model INTCdsibase_xor002ad_func
  (a, b, out0)
(
  model_source = verilog_module;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_ru0022ad_39 inst1 (out0, a, b);
  )
) // end model INTCdsibase_xor002ad_func


model INTCdsibase_xor003ad_func
  (a, b, c, out0)
(
  model_source = verilog_module;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor003ad_44 inst1 (out0, a, b, c);
  )
) // end model INTCdsibase_xor003ad_func


model INTCdsibase_xor004ad_func
  (a, b, c, d,
   out0)
(
  model_source = verilog_module;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor004ad_45 inst1 (out0, a, b, c, d);
  )
) // end model INTCdsibase_xor004ad_func


model INTCdsibase_xor032ad_func
  (a, b, out0)
(
  model_source = verilog_module;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_ru0022ad_39 inst1 (out0, a, b);
  )
) // end model INTCdsibase_xor032ad_func


model INTCdsibase_xord22ad_func
  (a, b, oxnr, oxor)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (oxnr) ( )
  output (oxor) ( )
  (
    instance = INTCdsibase_xnr002ad_40 inst1 (oxnr, a, b);
    instance = INTCdsibase_ru0022ad_39 inst2 (oxor, a, b);
  )
) // end model INTCdsibase_xord22ad_func


model INTCdsibase_xorna2ad_func
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xorna2ad_46 inst1 (out0, a, b, c);
  )
) // end model INTCdsibase_xorna2ad_func


model i0saboi24ad1d12x5
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aboi24ad_func i0saboi24ad1d12x5_behav_inst (a, b, c, d, e, f,
      o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saboi24ad1d12x5


model i0saboi24ad1n02x5
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aboi24ad_func i0saboi24ad1n02x5_behav_inst (a, b, c, d, e, f,
      o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saboi24ad1n02x5


model i0saboi24ad1n03x5
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aboi24ad_func i0saboi24ad1n03x5_behav_inst (a, b, c, d, e, f,
      o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saboi24ad1n03x5


model i0saboi24ad1n06x5
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aboi24ad_func i0saboi24ad1n06x5_behav_inst (a, b, c, d, e, f,
      o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saboi24ad1n06x5


model i0saboi24ad1n09x5
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aboi24ad_func i0saboi24ad1n09x5_behav_inst (a, b, c, d, e, f,
      o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saboi24ad1n09x5


model i0sand008ad1d02x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_and008ad_func i0sand008ad1d02x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sand008ad1d02x5


model i0sand008ad1d02x7
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_and008ad_func i0sand008ad1d02x7_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sand008ad1d02x7


model i0sand008ad1d03x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_and008ad_func i0sand008ad1d03x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sand008ad1d03x5


model i0sand008ad1d04x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_and008ad_func i0sand008ad1d04x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sand008ad1d04x5


model i0sand008ad1d06x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_and008ad_func i0sand008ad1d06x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sand008ad1d06x5


model i0sand008ad1d09x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_and008ad_func i0sand008ad1d09x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sand008ad1d09x5


model i0sand008ad1d12x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_and008ad_func i0sand008ad1d12x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sand008ad1d12x5


model i0sand008ad1n02x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_and008ad_func i0sand008ad1n02x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sand008ad1n02x5


model i0sand008ad1n02x7
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_and008ad_func i0sand008ad1n02x7_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sand008ad1n02x7


model i0sand008ad1n03x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_and008ad_func i0sand008ad1n03x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sand008ad1n03x5


model i0sao0013ad1n02x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0013ad_func i0sao0013ad1n02x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0013ad1n02x5


model i0sao0013ad1n03x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0013ad_func i0sao0013ad1n03x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0013ad1n03x5


model i0sao0013ad1n06x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0013ad_func i0sao0013ad1n06x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0013ad1n06x5


model i0sao0013ad1n09x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0013ad_func i0sao0013ad1n09x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0013ad1n09x5


model i0sao0013ad1n12x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0013ad_func i0sao0013ad1n12x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0013ad1n12x5


model i0sao0023ad1n02x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0023ad_func i0sao0023ad1n02x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0023ad1n02x5


model i0sao0023ad1n03x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0023ad_func i0sao0023ad1n03x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0023ad1n03x5


model i0sao0023ad1n06x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0023ad_func i0sao0023ad1n06x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0023ad1n06x5


model i0sao0023ad1n09x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0023ad_func i0sao0023ad1n09x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0023ad1n09x5


model i0sao0023ad1n12x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0023ad_func i0sao0023ad1n12x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0023ad1n12x5


model i0sao0033ad1n02x5
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0033ad_func i0sao0033ad1n02x5_behav_inst (a, b, c, d, e, f,
      o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0033ad1n02x5


model i0sao0033ad1n03x5
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0033ad_func i0sao0033ad1n03x5_behav_inst (a, b, c, d, e, f,
      o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0033ad1n03x5


model i0sao0033ad1n06x5
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0033ad_func i0sao0033ad1n06x5_behav_inst (a, b, c, d, e, f,
      o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0033ad1n06x5


model i0sao0033ad1n09x5
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0033ad_func i0sao0033ad1n09x5_behav_inst (a, b, c, d, e, f,
      o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0033ad1n09x5


model i0sao0033ad1n12x5
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0033ad_func i0sao0033ad1n12x5_behav_inst (a, b, c, d, e, f,
      o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0033ad1n12x5


model i0sao0112ad1n02x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0112ad_func i0sao0112ad1n02x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0112ad1n02x5


model i0sao0112ad1n03x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0112ad_func i0sao0112ad1n03x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0112ad1n03x5


model i0sao0112ad1n06x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0112ad_func i0sao0112ad1n06x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0112ad1n06x5


model i0sao0112ad1n09x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0112ad_func i0sao0112ad1n09x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0112ad1n09x5


model i0sao0112ad1n12x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0112ad_func i0sao0112ad1n12x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0112ad1n12x5


model i0sao0122ad1n02x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0122ad_func i0sao0122ad1n02x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0122ad1n02x5


model i0sao0122ad1n03x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0122ad_func i0sao0122ad1n03x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0122ad1n03x5


model i0sao0122ad1n06x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0122ad_func i0sao0122ad1n06x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0122ad1n06x5


model i0sao0122ad1n09x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0122ad_func i0sao0122ad1n09x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0122ad1n09x5


model i0sao0122ad1n12x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0122ad_func i0sao0122ad1n12x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0122ad1n12x5


model i0sao0222ad1n02x5
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0222ad_func i0sao0222ad1n02x5_behav_inst (a, b, c, d, e, f,
      o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0222ad1n02x5


model i0sao0222ad1n03x5
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0222ad_func i0sao0222ad1n03x5_behav_inst (a, b, c, d, e, f,
      o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0222ad1n03x5


model i0sao0222ad1n06x5
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0222ad_func i0sao0222ad1n06x5_behav_inst (a, b, c, d, e, f,
      o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0222ad1n06x5


model i0sao0222ad1n12x5
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_ao0222ad_func i0sao0222ad1n12x5_behav_inst (a, b, c, d, e, f,
      o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sao0222ad1n12x5


model i0saoa112ad1n02x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aoa112ad_func i0saoa112ad1n02x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0saoa112ad1n02x5


model i0saoa112ad1n03x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aoa112ad_func i0saoa112ad1n03x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0saoa112ad1n03x5


model i0saoa112ad1n06x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aoa112ad_func i0saoa112ad1n06x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0saoa112ad1n06x5


model i0saoa112ad1n12x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aoa112ad_func i0saoa112ad1n12x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0saoa112ad1n12x5


model i0saobi23ad1d12x5
  (a, b, c, d,
   e, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aobi23ad_func i0saobi23ad1d12x5_behav_inst (a, b, c, d, e, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saobi23ad1d12x5


model i0saobi23ad1n02x5
  (a, b, c, d,
   e, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aobi23ad_func i0saobi23ad1n02x5_behav_inst (a, b, c, d, e, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saobi23ad1n02x5


model i0saobi23ad1n03x5
  (a, b, c, d,
   e, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aobi23ad_func i0saobi23ad1n03x5_behav_inst (a, b, c, d, e, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saobi23ad1n03x5


model i0saobi23ad1n06x5
  (a, b, c, d,
   e, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aobi23ad_func i0saobi23ad1n06x5_behav_inst (a, b, c, d, e, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saobi23ad1n06x5


model i0saobi23ad1n09x5
  (a, b, c, d,
   e, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aobi23ad_func i0saobi23ad1n09x5_behav_inst (a, b, c, d, e, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saobi23ad1n09x5


model i0saoi033ad1d12x5
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aoi033ad_func i0saoi033ad1d12x5_behav_inst (a, b, c, d, e, f,
      o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saoi033ad1d12x5


model i0saoi033ad1n02x5
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aoi033ad_func i0saoi033ad1n02x5_behav_inst (a, b, c, d, e, f,
      o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saoi033ad1n02x5


model i0saoi033ad1n03x5
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aoi033ad_func i0saoi033ad1n03x5_behav_inst (a, b, c, d, e, f,
      o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saoi033ad1n03x5


model i0saoi033ad1n06x5
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aoi033ad_func i0saoi033ad1n06x5_behav_inst (a, b, c, d, e, f,
      o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saoi033ad1n06x5


model i0saoi033ad1n09x5
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_aoi033ad_func i0saoi033ad1n09x5_behav_inst (a, b, c, d, e, f,
      o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saoi033ad1n09x5


model i0saox022ad1d02x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aox022ad_func i0saox022ad1d02x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0saox022ad1d02x5


model i0saox022ad1d03x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aox022ad_func i0saox022ad1d03x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0saox022ad1d03x5


model i0saox022ad1d06x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aox022ad_func i0saox022ad1d06x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0saox022ad1d06x5


model i0saox022ad1d09x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aox022ad_func i0saox022ad1d09x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0saox022ad1d09x5


model i0saox022ad1d12x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aox022ad_func i0saox022ad1d12x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0saox022ad1d12x5


model i0saoxb22ad1d02x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aoxb22ad_func i0saoxb22ad1d02x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0saoxb22ad1d02x5


model i0saoxb22ad1d03x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aoxb22ad_func i0saoxb22ad1d03x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0saoxb22ad1d03x5


model i0saoxb22ad1d06x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aoxb22ad_func i0saoxb22ad1d06x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0saoxb22ad1d06x5


model i0saoxb22ad1d09x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aoxb22ad_func i0saoxb22ad1d09x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0saoxb22ad1d09x5


model i0saoxb22ad1d12x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_aoxb22ad_func i0saoxb22ad1d12x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0saoxb22ad1d12x5


model i0sbfnb00ad1n02x5
  (a, o)
(
  model_source = verilog_module;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfnb00ad_func i0sbfnb00ad1n02x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfnb00ad1n02x5


model i0sbfnb00ad1n03x5
  (a, o)
(
  model_source = verilog_module;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfnb00ad_func i0sbfnb00ad1n03x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfnb00ad1n03x5


model i0sbfnb00ad1n04x5
  (a, o)
(
  model_source = verilog_module;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfnb00ad_func i0sbfnb00ad1n04x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfnb00ad1n04x5


model i0sbfnb00ad1n06x5
  (a, o)
(
  model_source = verilog_module;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfnb00ad_func i0sbfnb00ad1n06x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfnb00ad1n06x5


model i0sbfnb00ad1n09x5
  (a, o)
(
  model_source = verilog_module;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfnb00ad_func i0sbfnb00ad1n09x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfnb00ad1n09x5


model i0sbfnb00ad1n12x5
  (a, o)
(
  model_source = verilog_module;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfnb00ad_func i0sbfnb00ad1n12x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfnb00ad1n12x5


model i0sbfnb00ad1n18x5
  (a, o)
(
  model_source = verilog_module;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfnb00ad_func i0sbfnb00ad1n18x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfnb00ad1n18x5


model i0sbfnb00ad1n24x5
  (a, o)
(
  model_source = verilog_module;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfnb00ad_func i0sbfnb00ad1n24x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfnb00ad1n24x5


model i0sbfnb00ad1n30x5
  (a, o)
(
  model_source = verilog_module;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfnb00ad_func i0sbfnb00ad1n30x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfnb00ad1n30x5


model i0sbfnb00ad1n36x5
  (a, o)
(
  model_source = verilog_module;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfnb00ad_func i0sbfnb00ad1n36x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfnb00ad1n36x5


model i0sbfnb00ad1n42x5
  (a, o)
(
  model_source = verilog_module;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfnb00ad_func i0sbfnb00ad1n42x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfnb00ad1n42x5


model i0sbfnb00ad1n48x5
  (a, o)
(
  model_source = verilog_module;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfnb00ad_func i0sbfnb00ad1n48x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfnb00ad1n48x5


model i0sbfrf30ad1d12x5
  (a, o)
(
  model_source = verilog_module;
  cell_type = buffer;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfrf30ad_func i0sbfrf30ad1d12x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfrf30ad1d12x5


model i0sbfrf30ad1d18x5
  (a, o)
(
  model_source = verilog_module;
  cell_type = buffer;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfrf30ad_func i0sbfrf30ad1d18x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfrf30ad1d18x5


model i0sbfrf30ad1d24x5
  (a, o)
(
  model_source = verilog_module;
  cell_type = buffer;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfrf30ad_func i0sbfrf30ad1d24x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfrf30ad1d24x5


model i0sbfrf30ad1d30x5
  (a, o)
(
  model_source = verilog_module;
  cell_type = buffer;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfrf30ad_func i0sbfrf30ad1d30x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfrf30ad1d30x5


model i0sbfrf30ad1d36x5
  (a, o)
(
  model_source = verilog_module;
  cell_type = buffer;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfrf30ad_func i0sbfrf30ad1d36x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfrf30ad1d36x5


model i0sbfrf30ad1d42x5
  (a, o)
(
  model_source = verilog_module;
  cell_type = buffer;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfrf30ad_func i0sbfrf30ad1d42x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfrf30ad1d42x5


model i0sbfrf30ad1d48x5
  (a, o)
(
  model_source = verilog_module;
  cell_type = buffer;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfrf30ad_func i0sbfrf30ad1d48x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfrf30ad1d48x5


model i0sbfrf30ad1d72x5
  (a, o)
(
  model_source = verilog_module;
  cell_type = buffer;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    instance = INTCdsibase_bfrf30ad_func i0sbfrf30ad1d72x5_behav_inst (a, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sbfrf30ad1d72x5


model i0sinrf00ad1d12x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf00ad_func i0sinrf00ad1d12x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf00ad1d12x5


model i0sinrf00ad1d18x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf00ad_func i0sinrf00ad1d18x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf00ad1d18x5


model i0sinrf00ad1d24x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf00ad_func i0sinrf00ad1d24x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf00ad1d24x5


model i0sinrf00ad1d30x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf00ad_func i0sinrf00ad1d30x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf00ad1d30x5


model i0sinrf00ad1d36x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf00ad_func i0sinrf00ad1d36x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf00ad1d36x5


model i0sinrf00ad1d42x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf00ad_func i0sinrf00ad1d42x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf00ad1d42x5


model i0sinrf00ad1d48x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf00ad_func i0sinrf00ad1d48x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf00ad1d48x5


model i0sinrf00ad1d90x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf00ad_func i0sinrf00ad1d90x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf00ad1d90x5


model i0sinrf20ad1d08x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf20ad_func i0sinrf20ad1d08x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf20ad1d08x5


model i0sinrf20ad1d10x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf20ad_func i0sinrf20ad1d10x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf20ad1d10x5


model i0sinrf20ad1d12x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf20ad_func i0sinrf20ad1d12x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf20ad1d12x5


model i0sinrf20ad1d16x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf20ad_func i0sinrf20ad1d16x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf20ad1d16x5


model i0sinrf30ad1d12x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf30ad_func i0sinrf30ad1d12x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf30ad1d12x5


model i0sinrf30ad1d18x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf30ad_func i0sinrf30ad1d18x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf30ad1d18x5


model i0sinrf30ad1d24x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf30ad_func i0sinrf30ad1d24x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf30ad1d24x5


model i0sinrf30ad1d30x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf30ad_func i0sinrf30ad1d30x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf30ad1d30x5


model i0sinrf30ad1d36x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf30ad_func i0sinrf30ad1d36x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf30ad1d36x5


model i0sinrf30ad1d42x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf30ad_func i0sinrf30ad1d42x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf30ad1d42x5


model i0sinrf30ad1d48x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf30ad_func i0sinrf30ad1d48x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf30ad1d48x5


model i0sinrf30ad1d72x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf30ad_func i0sinrf30ad1d72x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf30ad1d72x5


model i0sinrf40ad1d12x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf40ad_func i0sinrf40ad1d12x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf40ad1d12x5


model i0sinrf40ad1d18x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf40ad_func i0sinrf40ad1d18x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf40ad1d18x5


model i0sinrf40ad1d24x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf40ad_func i0sinrf40ad1d24x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf40ad1d24x5


model i0sinrf40ad1d30x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_inrf40ad_func i0sinrf40ad1d30x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinrf40ad1d30x5


model i0smbc005ad1d02x7
  (a, b, c, d,
   e, o, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc005ad_func i0smbc005ad1d02x7_behav_inst (a, b, c, d, e, o_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc005ad1d02x7


model i0smbc005ad1d09x5
  (a, b, c, d,
   e, o, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc005ad_func i0smbc005ad1d09x5_behav_inst (a, b, c, d, e, o_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc005ad1d09x5


model i0smbc005ad1d12x5
  (a, b, c, d,
   e, o, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc005ad_func i0smbc005ad1d12x5_behav_inst (a, b, c, d, e, o_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc005ad1d12x5


model i0smbc005ad1n02x5
  (a, b, c, d,
   e, o, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc005ad_func i0smbc005ad1n02x5_behav_inst (a, b, c, d, e, o_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc005ad1n02x5


model i0smbc005ad1n02x7
  (a, b, c, d,
   e, o, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc005ad_func i0smbc005ad1n02x7_behav_inst (a, b, c, d, e, o_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc005ad1n02x7


model i0smbc005ad1n03x5
  (a, b, c, d,
   e, o, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc005ad_func i0smbc005ad1n03x5_behav_inst (a, b, c, d, e, o_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc005ad1n03x5


model i0smbc005ad1n03x7
  (a, b, c, d,
   e, o, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc005ad_func i0smbc005ad1n03x7_behav_inst (a, b, c, d, e, o_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc005ad1n03x7


model i0smbc005ad1n06x5
  (a, b, c, d,
   e, o, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc005ad_func i0smbc005ad1n06x5_behav_inst (a, b, c, d, e, o_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc005ad1n06x5


model i0smbc006ad1d02x7
  (a, b, c, d,
   e, f, o, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc006ad_func i0smbc006ad1d02x7_behav_inst (a, b, c, d, e, f,
      o_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc006ad1d02x7


model i0smbc006ad1d09x5
  (a, b, c, d,
   e, f, o, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc006ad_func i0smbc006ad1d09x5_behav_inst (a, b, c, d, e, f,
      o_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc006ad1d09x5


model i0smbc006ad1d12x5
  (a, b, c, d,
   e, f, o, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc006ad_func i0smbc006ad1d12x5_behav_inst (a, b, c, d, e, f,
      o_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc006ad1d12x5


model i0smbc006ad1n02x5
  (a, b, c, d,
   e, f, o, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc006ad_func i0smbc006ad1n02x5_behav_inst (a, b, c, d, e, f,
      o_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc006ad1n02x5


model i0smbc006ad1n02x7
  (a, b, c, d,
   e, f, o, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc006ad_func i0smbc006ad1n02x7_behav_inst (a, b, c, d, e, f,
      o_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc006ad1n02x7


model i0smbc006ad1n03x5
  (a, b, c, d,
   e, f, o, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc006ad_func i0smbc006ad1n03x5_behav_inst (a, b, c, d, e, f,
      o_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc006ad1n03x5


model i0smbc006ad1n06x5
  (a, b, c, d,
   e, f, o, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o) ( )
  (
    instance = INTCdsibase_mbc006ad_func i0smbc006ad1n06x5_behav_inst (a, b, c, d, e, f,
      o_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc006ad1n06x5


model i0smbc024ad1d12x5
  (a, b, c, d,
   o, sa, sb)
(
  model_source = verilog_module;
  cell_type = mux;
  simulation_function = mux;

  input (a) ( mux_in0; )
  input (b) ( mux_in1; )
  input (c) ( mux_in2; )
  input (d) ( mux_in3; )
  input (sa) ( mux_select0; )
  input (sb) ( mux_select1; )
  output (o) ( mux_out; )
  (
    instance = INTCdsibase_mbc024ad_func i0smbc024ad1d12x5_behav_inst (a, b, c, d, o_tmp, sa,
      sb);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc024ad1d12x5


model i0smbc024ad1n02x5
  (a, b, c, d,
   o, sa, sb)
(
  model_source = verilog_module;
  cell_type = mux;
  simulation_function = mux;

  input (a) ( mux_in0; )
  input (b) ( mux_in1; )
  input (c) ( mux_in2; )
  input (d) ( mux_in3; )
  input (sa) ( mux_select0; )
  input (sb) ( mux_select1; )
  output (o) ( mux_out; )
  (
    instance = INTCdsibase_mbc024ad_func i0smbc024ad1n02x5_behav_inst (a, b, c, d, o_tmp, sa,
      sb);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc024ad1n02x5


model i0smbc024ad1n03x5
  (a, b, c, d,
   o, sa, sb)
(
  model_source = verilog_module;
  cell_type = mux;
  simulation_function = mux;

  input (a) ( mux_in0; )
  input (b) ( mux_in1; )
  input (c) ( mux_in2; )
  input (d) ( mux_in3; )
  input (sa) ( mux_select0; )
  input (sb) ( mux_select1; )
  output (o) ( mux_out; )
  (
    instance = INTCdsibase_mbc024ad_func i0smbc024ad1n03x5_behav_inst (a, b, c, d, o_tmp, sa,
      sb);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc024ad1n03x5


model i0smbc024ad1n06x5
  (a, b, c, d,
   o, sa, sb)
(
  model_source = verilog_module;
  cell_type = mux;
  simulation_function = mux;

  input (a) ( mux_in0; )
  input (b) ( mux_in1; )
  input (c) ( mux_in2; )
  input (d) ( mux_in3; )
  input (sa) ( mux_select0; )
  input (sb) ( mux_select1; )
  output (o) ( mux_out; )
  (
    instance = INTCdsibase_mbc024ad_func i0smbc024ad1n06x5_behav_inst (a, b, c, d, o_tmp, sa,
      sb);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0smbc024ad1n06x5


model i0smd2na2ad1n02x5
  (a, b, c, out0,
   sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_md2na2ad_func i0smd2na2ad1n02x5_behav_inst (a, b, c, out0_tmp, sa);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smd2na2ad1n02x5


model i0smd2na2ad1n03x5
  (a, b, c, out0,
   sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_md2na2ad_func i0smd2na2ad1n03x5_behav_inst (a, b, c, out0_tmp, sa);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smd2na2ad1n03x5


model i0smd2na2ad1n06x5
  (a, b, c, out0,
   sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_md2na2ad_func i0smd2na2ad1n06x5_behav_inst (a, b, c, out0_tmp, sa);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smd2na2ad1n06x5


model i0smd2na2ad1n09x5
  (a, b, c, out0,
   sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_md2na2ad_func i0smd2na2ad1n09x5_behav_inst (a, b, c, out0_tmp, sa);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smd2na2ad1n09x5


model i0smd2no2ad1n02x5
  (a, b, c, out0,
   sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_md2no2ad_func i0smd2no2ad1n02x5_behav_inst (a, b, c, out0_tmp, sa);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smd2no2ad1n02x5


model i0smd2no2ad1n03x5
  (a, b, c, out0,
   sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_md2no2ad_func i0smd2no2ad1n03x5_behav_inst (a, b, c, out0_tmp, sa);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smd2no2ad1n03x5


model i0smd2no2ad1n06x5
  (a, b, c, out0,
   sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_md2no2ad_func i0smd2no2ad1n06x5_behav_inst (a, b, c, out0_tmp, sa);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smd2no2ad1n06x5


model i0smd2no2ad1n09x5
  (a, b, c, out0,
   sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_md2no2ad_func i0smd2no2ad1n09x5_behav_inst (a, b, c, out0_tmp, sa);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smd2no2ad1n09x5


model i0smdn022ad1d12x5
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_mdn022ad_func i0smdn022ad1d12x5_behav_inst (a, b, o1_tmp, sa);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn022ad1d12x5


model i0smdn022ad1d18x5
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_mdn022ad_func i0smdn022ad1d18x5_behav_inst (a, b, o1_tmp, sa);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn022ad1d18x5


model i0smdn022ad1n02x4
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_mdn022ad_func i0smdn022ad1n02x4_behav_inst (a, b, o1_tmp, sa);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn022ad1n02x4


model i0smdn022ad1n02x5
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_mdn022ad_func i0smdn022ad1n02x5_behav_inst (a, b, o1_tmp, sa);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn022ad1n02x5


model i0smdn022ad1n03x4
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_mdn022ad_func i0smdn022ad1n03x4_behav_inst (a, b, o1_tmp, sa);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn022ad1n03x4


model i0smdn022ad1n03x5
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_mdn022ad_func i0smdn022ad1n03x5_behav_inst (a, b, o1_tmp, sa);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn022ad1n03x5


model i0smdn022ad1n06x4
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_mdn022ad_func i0smdn022ad1n06x4_behav_inst (a, b, o1_tmp, sa);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn022ad1n06x4


model i0smdn022ad1n06x5
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_mdn022ad_func i0smdn022ad1n06x5_behav_inst (a, b, o1_tmp, sa);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn022ad1n06x5


model i0smdn022ad1n09x5
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_mdn022ad_func i0smdn022ad1n09x5_behav_inst (a, b, o1_tmp, sa);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn022ad1n09x5


model i0snana24ad1d18x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nana24ad_func i0snana24ad1d18x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snana24ad1d18x5


model i0snana24ad1d24x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nana24ad_func i0snana24ad1d24x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snana24ad1d24x5


model i0snana24ad1n02x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nana24ad_func i0snana24ad1n02x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snana24ad1n02x5


model i0snana24ad1n03x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nana24ad_func i0snana24ad1n03x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snana24ad1n03x5


model i0snana24ad1n06x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nana24ad_func i0snana24ad1n06x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snana24ad1n06x5


model i0snana24ad1n09x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nana24ad_func i0snana24ad1n09x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snana24ad1n09x5


model i0snana24ad1n12x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nana24ad_func i0snana24ad1n12x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snana24ad1n12x5


model i0snano24ad1d12x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nano24ad_func i0snano24ad1d12x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snano24ad1d12x5


model i0snano24ad1d18x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nano24ad_func i0snano24ad1d18x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snano24ad1d18x5


model i0snano24ad1d24x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nano24ad_func i0snano24ad1d24x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snano24ad1d24x5


model i0snano24ad1n02x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nano24ad_func i0snano24ad1n02x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snano24ad1n02x5


model i0snano24ad1n03x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nano24ad_func i0snano24ad1n03x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snano24ad1n03x5


model i0snano24ad1n06x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nano24ad_func i0snano24ad1n06x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snano24ad1n06x5


model i0snano24ad1n09x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  cell_type = and;
  simulation_function = and;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nano24ad_func i0snano24ad1n09x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snano24ad1n09x5


model i0snona24ad1d18x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nona24ad_func i0snona24ad1d18x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snona24ad1d18x5


model i0snona24ad1d24x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nona24ad_func i0snona24ad1d24x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snona24ad1d24x5


model i0snona24ad1n02x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nona24ad_func i0snona24ad1n02x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snona24ad1n02x5


model i0snona24ad1n03x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nona24ad_func i0snona24ad1n03x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snona24ad1n03x5


model i0snona24ad1n06x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nona24ad_func i0snona24ad1n06x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snona24ad1n06x5


model i0snona24ad1n09x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nona24ad_func i0snona24ad1n09x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snona24ad1n09x5


model i0snona24ad1n12x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( data_in_inv; )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nona24ad_func i0snona24ad1n12x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snona24ad1n12x5


model i0snono24ad1d12x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nono24ad_func i0snono24ad1d12x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snono24ad1d12x5


model i0snono24ad1d18x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nono24ad_func i0snono24ad1d18x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snono24ad1d18x5


model i0snono24ad1d24x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nono24ad_func i0snono24ad1d24x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snono24ad1d24x5


model i0snono24ad1n02x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nono24ad_func i0snono24ad1n02x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snono24ad1n02x5


model i0snono24ad1n03x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nono24ad_func i0snono24ad1n03x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snono24ad1n03x5


model i0snono24ad1n06x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nono24ad_func i0snono24ad1n06x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snono24ad1n06x5


model i0snono24ad1n09x5
  (a, b, c, d,
   e, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_nono24ad_func i0snono24ad1n09x5_behav_inst (a, b, c, d, e, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0snono24ad1n09x5


model i0soa0013ad1n02x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0013ad_func i0soa0013ad1n02x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0013ad1n02x5


model i0soa0013ad1n03x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0013ad_func i0soa0013ad1n03x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0013ad1n03x5


model i0soa0013ad1n06x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0013ad_func i0soa0013ad1n06x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0013ad1n06x5


model i0soa0013ad1n09x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0013ad_func i0soa0013ad1n09x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0013ad1n09x5


model i0soa0013ad1n12x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0013ad_func i0soa0013ad1n12x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0013ad1n12x5


model i0soa0023ad1n02x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0023ad_func i0soa0023ad1n02x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0023ad1n02x5


model i0soa0023ad1n03x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0023ad_func i0soa0023ad1n03x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0023ad1n03x5


model i0soa0023ad1n06x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0023ad_func i0soa0023ad1n06x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0023ad1n06x5


model i0soa0023ad1n09x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0023ad_func i0soa0023ad1n09x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0023ad1n09x5


model i0soa0023ad1n12x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0023ad_func i0soa0023ad1n12x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0023ad1n12x5


model i0soa0112ad1n02x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0112ad_func i0soa0112ad1n02x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0112ad1n02x5


model i0soa0112ad1n03x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0112ad_func i0soa0112ad1n03x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0112ad1n03x5


model i0soa0112ad1n06x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0112ad_func i0soa0112ad1n06x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0112ad1n06x5


model i0soa0112ad1n09x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0112ad_func i0soa0112ad1n09x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0112ad1n09x5


model i0soa0112ad1n12x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0112ad_func i0soa0112ad1n12x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0112ad1n12x5


model i0soa0122ad1n02x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0122ad_func i0soa0122ad1n02x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0122ad1n02x5


model i0soa0122ad1n03x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0122ad_func i0soa0122ad1n03x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0122ad1n03x5


model i0soa0122ad1n06x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0122ad_func i0soa0122ad1n06x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0122ad1n06x5


model i0soa0122ad1n09x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0122ad_func i0soa0122ad1n09x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0122ad1n09x5


model i0soa0122ad1n12x5
  (a, b, c, d,
   e, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0122ad_func i0soa0122ad1n12x5_behav_inst (a, b, c, d, e, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0122ad1n12x5


model i0soa0222ad1n02x5
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0222ad_func i0soa0222ad1n02x5_behav_inst (a, b, c, d, e, f,
      o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0222ad1n02x5


model i0soa0222ad1n03x5
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0222ad_func i0soa0222ad1n03x5_behav_inst (a, b, c, d, e, f,
      o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0222ad1n03x5


model i0soa0222ad1n06x5
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0222ad_func i0soa0222ad1n06x5_behav_inst (a, b, c, d, e, f,
      o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0222ad1n06x5


model i0soa0222ad1n09x5
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0222ad_func i0soa0222ad1n09x5_behav_inst (a, b, c, d, e, f,
      o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0222ad1n09x5


model i0soa0222ad1n12x5
  (a, b, c, d,
   e, f, o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oa0222ad_func i0soa0222ad1n12x5_behav_inst (a, b, c, d, e, f,
      o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soa0222ad1n12x5


model i0soai033ad1d12x5
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oai033ad_func i0soai033ad1d12x5_behav_inst (a, b, c, d, e, f,
      o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0soai033ad1d12x5


model i0soai033ad1n02x5
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oai033ad_func i0soai033ad1n02x5_behav_inst (a, b, c, d, e, f,
      o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0soai033ad1n02x5


model i0soai033ad1n03x5
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oai033ad_func i0soai033ad1n03x5_behav_inst (a, b, c, d, e, f,
      o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0soai033ad1n03x5


model i0soai033ad1n06x5
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oai033ad_func i0soai033ad1n06x5_behav_inst (a, b, c, d, e, f,
      o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0soai033ad1n06x5


model i0soai033ad1n09x5
  (a, b, c, d,
   e, f, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oai033ad_func i0soai033ad1n09x5_behav_inst (a, b, c, d, e, f,
      o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0soai033ad1n09x5


model i0soai113ad1n02x5
  (a, b, c, d,
   e, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oai113ad_func i0soai113ad1n02x5_behav_inst (a, b, c, d, e, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0soai113ad1n02x5


model i0soai113ad1n03x5
  (a, b, c, d,
   e, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oai113ad_func i0soai113ad1n03x5_behav_inst (a, b, c, d, e, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0soai113ad1n03x5


model i0soai113ad1n03x7
  (a, b, c, d,
   e, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oai113ad_func i0soai113ad1n03x7_behav_inst (a, b, c, d, e, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0soai113ad1n03x7


model i0soai113ad1n06x5
  (a, b, c, d,
   e, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oai113ad_func i0soai113ad1n06x5_behav_inst (a, b, c, d, e, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0soai113ad1n06x5


model i0soai113ad1n09x5
  (a, b, c, d,
   e, o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oai113ad_func i0soai113ad1n09x5_behav_inst (a, b, c, d, e, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0soai113ad1n09x5


model i0soaib13ad1n02x5
  (a, b, c, d,
   o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oaib13ad_func i0soaib13ad1n02x5_behav_inst (a, b, c, d, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0soaib13ad1n02x5


model i0soaib13ad1n03x5
  (a, b, c, d,
   o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oaib13ad_func i0soaib13ad1n03x5_behav_inst (a, b, c, d, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0soaib13ad1n03x5


model i0soaib13ad1n06x5
  (a, b, c, d,
   o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oaib13ad_func i0soaib13ad1n06x5_behav_inst (a, b, c, d, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0soaib13ad1n06x5


model i0soaib13ad1n09x5
  (a, b, c, d,
   o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oaib13ad_func i0soaib13ad1n09x5_behav_inst (a, b, c, d, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0soaib13ad1n09x5


model i0soaib13ad1n12x5
  (a, b, c, d,
   o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o1) ( )
  (
    instance = INTCdsibase_oaib13ad_func i0soaib13ad1n12x5_behav_inst (a, b, c, d, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0soaib13ad1n12x5


model i0soao112ad1n02x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oao112ad_func i0soao112ad1n02x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soao112ad1n02x5


model i0soao112ad1n03x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oao112ad_func i0soao112ad1n03x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soao112ad1n03x5


model i0soao112ad1n06x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oao112ad_func i0soao112ad1n06x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soao112ad1n06x5


model i0soao112ad1n09x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oao112ad_func i0soao112ad1n09x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soao112ad1n09x5


model i0soao112ad1n12x5
  (a, b, c, d,
   o)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o) ( )
  (
    instance = INTCdsibase_oao112ad_func i0soao112ad1n12x5_behav_inst (a, b, c, d, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0soao112ad1n12x5


model i0sorn008ad1d02x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_orn008ad_func i0sorn008ad1d02x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sorn008ad1d02x5


model i0sorn008ad1d02x7
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_orn008ad_func i0sorn008ad1d02x7_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sorn008ad1d02x7


model i0sorn008ad1d03x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_orn008ad_func i0sorn008ad1d03x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sorn008ad1d03x5


model i0sorn008ad1d04x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_orn008ad_func i0sorn008ad1d04x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sorn008ad1d04x5


model i0sorn008ad1d06x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_orn008ad_func i0sorn008ad1d06x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sorn008ad1d06x5


model i0sorn008ad1d09x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_orn008ad_func i0sorn008ad1d09x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sorn008ad1d09x5


model i0sorn008ad1d12x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_orn008ad_func i0sorn008ad1d12x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sorn008ad1d12x5


model i0sorn008ad1n02x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_orn008ad_func i0sorn008ad1n02x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sorn008ad1n02x5


model i0sorn008ad1n02x7
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_orn008ad_func i0sorn008ad1n02x7_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sorn008ad1n02x7


model i0sorn008ad1n03x5
  (a, b, c, d,
   e, f, g, h,
   o)
(
  model_source = verilog_module;
  cell_type = or;
  simulation_function = or;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (o) ( )
  (
    instance = INTCdsibase_orn008ad_func i0sorn008ad1n03x5_behav_inst (a, b, c, d, e, f,
      g, h, o_tmp);
    primitive = _wire o (o_tmp, o);
  )
) // end model i0sorn008ad1n03x5


model i0srm3023ad1d06x5
  (a, b, c, carryb,
   sumb)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  output (sumb) ( )
  (
    instance = INTCdsibase_rm3023ad_func i0srm3023ad1d06x5_behav_inst (a, b, c, carryb_tmp, sumb_tmp);
    primitive = _wire carryb (carryb_tmp, carryb);
    primitive = _wire sumb (sumb_tmp, sumb);
  )
) // end model i0srm3023ad1d06x5


model i0srm3023ad1n02x5
  (a, b, c, carryb,
   sumb)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  output (sumb) ( )
  (
    instance = INTCdsibase_rm3023ad_func i0srm3023ad1n02x5_behav_inst (a, b, c, carryb_tmp, sumb_tmp);
    primitive = _wire carryb (carryb_tmp, carryb);
    primitive = _wire sumb (sumb_tmp, sumb);
  )
) // end model i0srm3023ad1n02x5


model i0srm3023ad1n03x5
  (a, b, c, carryb,
   sumb)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  output (sumb) ( )
  (
    instance = INTCdsibase_rm3023ad_func i0srm3023ad1n03x5_behav_inst (a, b, c, carryb_tmp, sumb_tmp);
    primitive = _wire carryb (carryb_tmp, carryb);
    primitive = _wire sumb (sumb_tmp, sumb);
  )
) // end model i0srm3023ad1n03x5


model i0srma413ad1d12x5
  (a, b, c, carryb)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  (
    instance = INTCdsibase_rma413ad_func i0srma413ad1d12x5_behav_inst (a, b, c, carryb_tmp);
    primitive = _wire carryb (carryb_tmp, carryb);
  )
) // end model i0srma413ad1d12x5


model i0srma413ad1n02x5
  (a, b, c, carryb)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  (
    instance = INTCdsibase_rma413ad_func i0srma413ad1n02x5_behav_inst (a, b, c, carryb_tmp);
    primitive = _wire carryb (carryb_tmp, carryb);
  )
) // end model i0srma413ad1n02x5


model i0srma413ad1n03x5
  (a, b, c, carryb)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  (
    instance = INTCdsibase_rma413ad_func i0srma413ad1n03x5_behav_inst (a, b, c, carryb_tmp);
    primitive = _wire carryb (carryb_tmp, carryb);
  )
) // end model i0srma413ad1n03x5


model i0srma413ad1n06x5
  (a, b, c, carryb)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  (
    instance = INTCdsibase_rma413ad_func i0srma413ad1n06x5_behav_inst (a, b, c, carryb_tmp);
    primitive = _wire carryb (carryb_tmp, carryb);
  )
) // end model i0srma413ad1n06x5


model i0srma413ad1n09x5
  (a, b, c, carryb)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  (
    instance = INTCdsibase_rma413ad_func i0srma413ad1n09x5_behav_inst (a, b, c, carryb_tmp);
    primitive = _wire carryb (carryb_tmp, carryb);
  )
) // end model i0srma413ad1n09x5


model i0sru0022ad1d09x5
  (a, b, carry, sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (carry) ( )
  output (sum) ( )
  (
    instance = INTCdsibase_ru0022ad_func i0sru0022ad1d09x5_behav_inst (a, b, carry_tmp, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0sru0022ad1d09x5


model i0sru0022ad1d12x5
  (a, b, carry, sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (carry) ( )
  output (sum) ( )
  (
    instance = INTCdsibase_ru0022ad_func i0sru0022ad1d12x5_behav_inst (a, b, carry_tmp, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0sru0022ad1d12x5


model i0sru0022ad1n02x5
  (a, b, carry, sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (carry) ( )
  output (sum) ( )
  (
    instance = INTCdsibase_ru0022ad_func i0sru0022ad1n02x5_behav_inst (a, b, carry_tmp, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0sru0022ad1n02x5


model i0sru0022ad1n03x4
  (a, b, carry, sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (carry) ( )
  output (sum) ( )
  (
    instance = INTCdsibase_ru0022ad_func i0sru0022ad1n03x4_behav_inst (a, b, carry_tmp, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0sru0022ad1n03x4


model i0sru0022ad1n03x5
  (a, b, carry, sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (carry) ( )
  output (sum) ( )
  (
    instance = INTCdsibase_ru0022ad_func i0sru0022ad1n03x5_behav_inst (a, b, carry_tmp, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0sru0022ad1n03x5


model i0sru0022ad1n06x5
  (a, b, carry, sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (carry) ( )
  output (sum) ( )
  (
    instance = INTCdsibase_ru0022ad_func i0sru0022ad1n06x5_behav_inst (a, b, carry_tmp, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0sru0022ad1n06x5


model i0sxnr002ad1d09x5
  (a, b, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr002ad_func i0sxnr002ad1d09x5_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnr002ad1d09x5


model i0sxnr002ad1d12x5
  (a, b, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr002ad_func i0sxnr002ad1d12x5_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnr002ad1d12x5


model i0sxnr002ad1d18x5
  (a, b, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr002ad_func i0sxnr002ad1d18x5_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnr002ad1d18x5


model i0sxnr002ad1n02x5
  (a, b, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr002ad_func i0sxnr002ad1n02x5_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnr002ad1n02x5


model i0sxnr002ad1n02x7
  (a, b, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr002ad_func i0sxnr002ad1n02x7_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnr002ad1n02x7


model i0sxnr002ad1n03x5
  (a, b, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr002ad_func i0sxnr002ad1n03x5_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnr002ad1n03x5


model i0sxnr002ad1n03x7
  (a, b, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr002ad_func i0sxnr002ad1n03x7_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnr002ad1n03x7


model i0sxnr002ad1n06x5
  (a, b, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr002ad_func i0sxnr002ad1n06x5_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnr002ad1n06x5


model i0sxnr003ad1d09x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr003ad_func i0sxnr003ad1d09x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnr003ad1d09x5


model i0sxnr003ad1n02x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr003ad_func i0sxnr003ad1n02x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnr003ad1n02x5


model i0sxnr003ad1n03x4
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr003ad_func i0sxnr003ad1n03x4_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnr003ad1n03x4


model i0sxnr003ad1n03x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr003ad_func i0sxnr003ad1n03x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnr003ad1n03x5


model i0sxnr003ad1n03x7
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr003ad_func i0sxnr003ad1n03x7_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnr003ad1n03x7


model i0sxnr003ad1n06x4
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr003ad_func i0sxnr003ad1n06x4_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnr003ad1n06x4


model i0sxnr003ad1n06x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnr003ad_func i0sxnr003ad1n06x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnr003ad1n06x5


model i0sxnrna2ad1d09x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnrna2ad_func i0sxnrna2ad1d09x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnrna2ad1d09x5


model i0sxnrna2ad1n02x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnrna2ad_func i0sxnrna2ad1n02x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnrna2ad1n02x5


model i0sxnrna2ad1n03x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnrna2ad_func i0sxnrna2ad1n03x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnrna2ad1n03x5


model i0sxnrna2ad1n06x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xnrna2ad_func i0sxnrna2ad1n06x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxnrna2ad1n06x5


model i0sxo2na2ad1n02x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xo2na2ad_func i0sxo2na2ad1n02x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxo2na2ad1n02x5


model i0sxo2na2ad1n03x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xo2na2ad_func i0sxo2na2ad1n03x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxo2na2ad1n03x5


model i0sxo2na2ad1n06x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xo2na2ad_func i0sxo2na2ad1n06x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxo2na2ad1n06x5


model i0sxo2na2ad1n09x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xo2na2ad_func i0sxo2na2ad1n09x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxo2na2ad1n09x5


model i0sxo2no2ad1n02x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xo2no2ad_func i0sxo2no2ad1n02x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxo2no2ad1n02x5


model i0sxo2no2ad1n03x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xo2no2ad_func i0sxo2no2ad1n03x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxo2no2ad1n03x5


model i0sxo2no2ad1n06x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xo2no2ad_func i0sxo2no2ad1n06x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxo2no2ad1n06x5


model i0sxo2no2ad1n09x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xo2no2ad_func i0sxo2no2ad1n09x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxo2no2ad1n09x5


model i0sxor002ad1d09x5
  (a, b, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor002ad_func i0sxor002ad1d09x5_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor002ad1d09x5


model i0sxor002ad1d12x5
  (a, b, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor002ad_func i0sxor002ad1d12x5_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor002ad1d12x5


model i0sxor002ad1d18x5
  (a, b, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor002ad_func i0sxor002ad1d18x5_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor002ad1d18x5


model i0sxor002ad1n02x5
  (a, b, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor002ad_func i0sxor002ad1n02x5_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor002ad1n02x5


model i0sxor002ad1n02x7
  (a, b, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor002ad_func i0sxor002ad1n02x7_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor002ad1n02x7


model i0sxor002ad1n03x5
  (a, b, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor002ad_func i0sxor002ad1n03x5_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor002ad1n03x5


model i0sxor002ad1n03x7
  (a, b, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor002ad_func i0sxor002ad1n03x7_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor002ad1n03x7


model i0sxor002ad1n06x5
  (a, b, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor002ad_func i0sxor002ad1n06x5_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor002ad1n06x5


model i0sxor003ad1d09x5
  (a, b, c, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor003ad_func i0sxor003ad1d09x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor003ad1d09x5


model i0sxor003ad1n02x5
  (a, b, c, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor003ad_func i0sxor003ad1n02x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor003ad1n02x5


model i0sxor003ad1n03x4
  (a, b, c, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor003ad_func i0sxor003ad1n03x4_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor003ad1n03x4


model i0sxor003ad1n03x5
  (a, b, c, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor003ad_func i0sxor003ad1n03x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor003ad1n03x5


model i0sxor003ad1n03x7
  (a, b, c, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor003ad_func i0sxor003ad1n03x7_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor003ad1n03x7


model i0sxor003ad1n06x4
  (a, b, c, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor003ad_func i0sxor003ad1n06x4_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor003ad1n06x4


model i0sxor003ad1n06x5
  (a, b, c, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor003ad_func i0sxor003ad1n06x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor003ad1n06x5


model i0sxor004ad1d02x5
  (a, b, c, d,
   out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor004ad_func i0sxor004ad1d02x5_behav_inst (a, b, c, d, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor004ad1d02x5


model i0sxor004ad1d03x4
  (a, b, c, d,
   out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor004ad_func i0sxor004ad1d03x4_behav_inst (a, b, c, d, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor004ad1d03x4


model i0sxor004ad1d03x5
  (a, b, c, d,
   out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor004ad_func i0sxor004ad1d03x5_behav_inst (a, b, c, d, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor004ad1d03x5


model i0sxor004ad1d03x7
  (a, b, c, d,
   out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor004ad_func i0sxor004ad1d03x7_behav_inst (a, b, c, d, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor004ad1d03x7


model i0sxor004ad1d06x4
  (a, b, c, d,
   out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor004ad_func i0sxor004ad1d06x4_behav_inst (a, b, c, d, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor004ad1d06x4


model i0sxor004ad1d06x5
  (a, b, c, d,
   out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor004ad_func i0sxor004ad1d06x5_behav_inst (a, b, c, d, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor004ad1d06x5


model i0sxor004ad1d09x5
  (a, b, c, d,
   out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor004ad_func i0sxor004ad1d09x5_behav_inst (a, b, c, d, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor004ad1d09x5


model i0sxor032ad1n02x5
  (a, b, out0)
(
  model_source = verilog_module;
  cell_type = xor;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xor032ad_func i0sxor032ad1n02x5_behav_inst (a, b, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxor032ad1n02x5


model i0sxord22ad1d09x5
  (a, b, oxnr, oxor)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (oxnr) ( )
  output (oxor) ( )
  (
    instance = INTCdsibase_xord22ad_func i0sxord22ad1d09x5_behav_inst (a, b, oxnr_tmp, oxor_tmp);
    primitive = _wire oxnr (oxnr_tmp, oxnr);
    primitive = _wire oxor (oxor_tmp, oxor);
  )
) // end model i0sxord22ad1d09x5


model i0sxord22ad1n02x5
  (a, b, oxnr, oxor)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (oxnr) ( )
  output (oxor) ( )
  (
    instance = INTCdsibase_xord22ad_func i0sxord22ad1n02x5_behav_inst (a, b, oxnr_tmp, oxor_tmp);
    primitive = _wire oxnr (oxnr_tmp, oxnr);
    primitive = _wire oxor (oxor_tmp, oxor);
  )
) // end model i0sxord22ad1n02x5


model i0sxord22ad1n03x4
  (a, b, oxnr, oxor)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (oxnr) ( )
  output (oxor) ( )
  (
    instance = INTCdsibase_xord22ad_func i0sxord22ad1n03x4_behav_inst (a, b, oxnr_tmp, oxor_tmp);
    primitive = _wire oxnr (oxnr_tmp, oxnr);
    primitive = _wire oxor (oxor_tmp, oxor);
  )
) // end model i0sxord22ad1n03x4


model i0sxord22ad1n03x5
  (a, b, oxnr, oxor)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (oxnr) ( )
  output (oxor) ( )
  (
    instance = INTCdsibase_xord22ad_func i0sxord22ad1n03x5_behav_inst (a, b, oxnr_tmp, oxor_tmp);
    primitive = _wire oxnr (oxnr_tmp, oxnr);
    primitive = _wire oxor (oxor_tmp, oxor);
  )
) // end model i0sxord22ad1n03x5


model i0sxord22ad1n03x7
  (a, b, oxnr, oxor)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (oxnr) ( )
  output (oxor) ( )
  (
    instance = INTCdsibase_xord22ad_func i0sxord22ad1n03x7_behav_inst (a, b, oxnr_tmp, oxor_tmp);
    primitive = _wire oxnr (oxnr_tmp, oxnr);
    primitive = _wire oxor (oxor_tmp, oxor);
  )
) // end model i0sxord22ad1n03x7


model i0sxord22ad1n04x5
  (a, b, oxnr, oxor)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (oxnr) ( )
  output (oxor) ( )
  (
    instance = INTCdsibase_xord22ad_func i0sxord22ad1n04x5_behav_inst (a, b, oxnr_tmp, oxor_tmp);
    primitive = _wire oxnr (oxnr_tmp, oxnr);
    primitive = _wire oxor (oxor_tmp, oxor);
  )
) // end model i0sxord22ad1n04x5


model i0sxord22ad1n06x5
  (a, b, oxnr, oxor)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  output (oxnr) ( )
  output (oxor) ( )
  (
    instance = INTCdsibase_xord22ad_func i0sxord22ad1n06x5_behav_inst (a, b, oxnr_tmp, oxor_tmp);
    primitive = _wire oxnr (oxnr_tmp, oxnr);
    primitive = _wire oxor (oxor_tmp, oxor);
  )
) // end model i0sxord22ad1n06x5


model i0sxorna2ad1d09x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xorna2ad_func i0sxorna2ad1d09x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxorna2ad1d09x5


model i0sxorna2ad1n02x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xorna2ad_func i0sxorna2ad1n02x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxorna2ad1n02x5


model i0sxorna2ad1n03x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xorna2ad_func i0sxorna2ad1n03x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxorna2ad1n03x5


model i0sxorna2ad1n06x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsibase_xorna2ad_func i0sxorna2ad1n06x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0sxorna2ad1n06x5
