D:/Verilog/Fadd.v {1 {vlog -work work -stats=none D:/Verilog/Fadd.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module HalfAdderdf
-- Compiling module FullAdder2haor

Top level modules:
	FullAdder2haor

} {} {}}
