DECL|GPIO_PORTS_BASE|macro|GPIO_PORTS_BASE
DECL|GPIO_REG_SIZE|macro|GPIO_REG_SIZE
DECL|STM32F3X_PIN_CONFIG_AF|enumerator|STM32F3X_PIN_CONFIG_AF,
DECL|STM32F3X_PIN_CONFIG_ANALOG|enumerator|STM32F3X_PIN_CONFIG_ANALOG,
DECL|STM32F3X_PIN_CONFIG_BIAS_HIGH_IMPEDANCE|enumerator|STM32F3X_PIN_CONFIG_BIAS_HIGH_IMPEDANCE = 0,
DECL|STM32F3X_PIN_CONFIG_BIAS_PULL_DOWN|enumerator|STM32F3X_PIN_CONFIG_BIAS_PULL_DOWN,
DECL|STM32F3X_PIN_CONFIG_BIAS_PULL_UP|enumerator|STM32F3X_PIN_CONFIG_BIAS_PULL_UP,
DECL|STM32F3X_PIN_CONFIG_DRIVE_OPEN_DRAIN_PD|enumerator|STM32F3X_PIN_CONFIG_DRIVE_OPEN_DRAIN_PD,
DECL|STM32F3X_PIN_CONFIG_DRIVE_OPEN_DRAIN_PU|enumerator|STM32F3X_PIN_CONFIG_DRIVE_OPEN_DRAIN_PU,
DECL|STM32F3X_PIN_CONFIG_DRIVE_OPEN_DRAIN|enumerator|STM32F3X_PIN_CONFIG_DRIVE_OPEN_DRAIN,
DECL|STM32F3X_PIN_CONFIG_DRIVE_PUSH_PULL_PD|enumerator|STM32F3X_PIN_CONFIG_DRIVE_PUSH_PULL_PD,
DECL|STM32F3X_PIN_CONFIG_DRIVE_PUSH_PULL_PU|enumerator|STM32F3X_PIN_CONFIG_DRIVE_PUSH_PULL_PU,
DECL|STM32F3X_PIN_CONFIG_DRIVE_PUSH_PULL|enumerator|STM32F3X_PIN_CONFIG_DRIVE_PUSH_PULL,
DECL|_STM32F3_SOC_H_|macro|_STM32F3_SOC_H_
DECL|stm32f3x_pin_config_mode|enum|enum stm32f3x_pin_config_mode {
