

================================================================
== Vitis HLS Report for 'state_buffer_kernel'
================================================================
* Date:           Tue Jul 30 03:10:36 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.505 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364  |state_buffer_kernel_Pipeline_VITIS_LOOP_101_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382  |state_buffer_kernel_Pipeline_VITIS_LOOP_154_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_95_1  |        ?|        ?|         ?|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     219|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     263|     421|    -|
|Memory           |        6|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     604|    -|
|Register         |        -|     -|     330|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        6|     0|     593|    1244|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364  |state_buffer_kernel_Pipeline_VITIS_LOOP_101_2  |        0|   0|   90|  218|    0|
    |grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382  |state_buffer_kernel_Pipeline_VITIS_LOOP_154_1  |        0|   0|  173|  203|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                     |                                               |        0|   0|  263|  421|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |             Memory             |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |list_lp_heads_V_U               |list_lp_heads_V_RAM_AUTO_1R1W           |        1|  0|   0|    0|    64|   16|     1|         1024|
    |list_lp_sizes_V_U               |list_lp_sizes_V_RAM_AUTO_1R1W           |        1|  0|   0|    0|    64|   16|     1|         1024|
    |list_nodes_next_V_U             |list_nodes_next_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   128|   16|     1|         2048|
    |list_nodes_state_lp_id_V_U      |list_nodes_state_lp_id_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   16|     1|         2048|
    |list_nodes_state_lvt_V_U        |list_nodes_state_lvt_V_RAM_AUTO_1R1W    |        1|  0|   0|    0|   128|   32|     1|         4096|
    |list_nodes_state_rng_state_V_U  |list_nodes_state_lvt_V_RAM_AUTO_1R1W    |        1|  0|   0|    0|   128|   32|     1|         4096|
    +--------------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                           |                                        |        6|  0|   0|    0|   640|  128|     6|        14336|
    +--------------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln886_1_fu_500_p2  |         +|   0|  0|  15|           8|           1|
    |add_ln886_2_fu_530_p2  |         +|   0|  0|  14|           7|           1|
    |add_ln886_fu_634_p2    |         +|   0|  0|  23|          16|           1|
    |add_ln887_1_fu_592_p2  |         +|   0|  0|  23|          16|           2|
    |add_ln887_fu_585_p2    |         +|   0|  0|  23|          16|           2|
    |sub_ln887_1_fu_682_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln887_2_fu_671_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln887_fu_553_p2    |         -|   0|  0|  23|          16|          16|
    |ap_block_state16       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln1065_fu_579_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1073_fu_524_p2  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln1077_fu_480_p2  |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln1081_fu_665_p2  |      icmp|   0|  0|  13|          16|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 219|         161|          68|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  81|         17|    1|         17|
    |ap_phi_mux_retval_0_i91_phi_fu_355_p4  |   9|          2|    1|          2|
    |list_free_head_V                       |  20|          4|   16|         64|
    |list_lp_heads_V_address0               |  43|          8|    6|         48|
    |list_lp_heads_V_ce0                    |  20|          4|    1|          4|
    |list_lp_heads_V_d0                     |  26|          5|   16|         80|
    |list_lp_heads_V_we0                    |  20|          4|    1|          4|
    |list_lp_sizes_V_address0               |  43|          8|    6|         48|
    |list_lp_sizes_V_ce0                    |  14|          3|    1|          3|
    |list_lp_sizes_V_d0                     |  26|          5|   16|         80|
    |list_lp_sizes_V_we0                    |  14|          3|    1|          3|
    |list_nodes_next_V_address0             |  31|          6|    7|         42|
    |list_nodes_next_V_ce0                  |  20|          4|    1|          4|
    |list_nodes_next_V_d0                   |  26|          5|   16|         80|
    |list_nodes_next_V_we0                  |  20|          4|    1|          4|
    |list_nodes_state_lp_id_V_address0      |  14|          3|    7|         21|
    |list_nodes_state_lvt_V_address0        |  26|          5|    7|         35|
    |list_nodes_state_lvt_V_ce0             |  20|          4|    1|          4|
    |list_nodes_state_rng_state_V_address0  |  14|          3|    7|         21|
    |list_total_size_V                      |  20|          4|   16|         64|
    |lp_id_V_1_fu_134                       |   9|          2|    7|         14|
    |removed_V_1_fu_130                     |   9|          2|   16|         32|
    |result_i_ap_vld_in_sig                 |   9|          2|    1|          2|
    |result_i_ap_vld_preg                   |   9|          2|    1|          2|
    |result_i_in_sig                        |   9|          2|   80|        160|
    |result_o                               |  26|          5|   80|        400|
    |success                                |  26|          5|    1|          5|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 604|        121|  315|       1243|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |  16|   0|   16|          0|
    |commit_time_V_reg_725                                                  |  32|   0|   32|          0|
    |grp_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2_fu_364_ap_start_reg  |   1|   0|    1|          0|
    |grp_state_buffer_kernel_Pipeline_VITIS_LOOP_154_1_fu_382_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1077_reg_762                                                    |   1|   0|    1|          0|
    |icmp_ln1081_reg_840                                                    |   1|   0|    1|          0|
    |list_free_head_V                                                       |  16|   0|   16|          0|
    |list_lp_heads_V_addr_2_reg_807                                         |   6|   0|    6|          0|
    |list_lp_sizes_V_addr_1_reg_776                                         |   6|   0|    6|          0|
    |list_lp_sizes_V_addr_2_reg_844                                         |   6|   0|    6|          0|
    |list_lp_sizes_V_addr_reg_757                                           |   6|   0|    6|          0|
    |list_nodes_next_V_addr_reg_766                                         |   7|   0|    7|          0|
    |list_total_size_V                                                      |  16|   0|   16|          0|
    |list_total_size_V_load_reg_731                                         |  16|   0|   16|          0|
    |lp_id_V_1_fu_134                                                       |   7|   0|    7|          0|
    |reg_425                                                                |  16|   0|   16|          0|
    |removed_V_1_fu_130                                                     |  16|   0|   16|          0|
    |removed_V_loc_fu_126                                                   |  16|   0|   16|          0|
    |result_i_ap_vld_preg                                                   |   1|   0|    1|          0|
    |result_i_preg                                                          |  80|   0|   80|          0|
    |retval_0_i69_reg_323                                                   |   1|   0|    1|          0|
    |retval_0_i91_reg_351                                                   |   1|   0|    1|          0|
    |retval_0_i_reg_337                                                     |   1|   0|    1|          0|
    |state_lp_id_V_reg_720                                                  |  16|   0|   16|          0|
    |trunc_ln150_reg_832                                                    |   6|   0|    6|          0|
    |trunc_ln95_reg_794                                                     |   6|   0|    6|          0|
    |zext_ln587_2_reg_781                                                   |  16|   0|   64|         48|
    |zext_ln587_3_reg_752                                                   |  16|   0|   64|         48|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 330|   0|  426|         96|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------+-----+-----+------------+---------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  state_buffer_kernel|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  state_buffer_kernel|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  state_buffer_kernel|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  state_buffer_kernel|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  state_buffer_kernel|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  state_buffer_kernel|  return value|
|op               |   in|    2|     ap_none|                   op|        scalar|
|state            |   in|   96|     ap_none|                state|        scalar|
|result_i         |   in|   80|      ap_vld|               result|       pointer|
|result_o         |  out|   80|      ap_vld|               result|       pointer|
|result_i_ap_vld  |   in|    1|      ap_vld|               result|       pointer|
|result_o_ap_vld  |  out|    1|      ap_vld|               result|       pointer|
|success          |  out|    1|      ap_vld|              success|       pointer|
|success_ap_vld   |  out|    1|      ap_vld|              success|       pointer|
+-----------------+-----+-----+------------+---------------------+--------------+

