[{"commit":{"message":"Add tmpReg to replace the t1 register"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/gc\/x\/x_riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/z\/z_riscv.ad"}],"sha":"a97d3627c7b2bda96914c0da19e74eb4821e8b94"},{"commit":{"message":"RISC-V: Avoid passing t0 as temp register to MacroAssembler::cmpxchg\/cmpxchgptr"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/gc\/x\/x_riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/z\/z_riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"}],"sha":"cc041d22aaa1e617c624b377ac96ed54060f0c3a"}]