<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/samv71/instance/instance_usart1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_0d89778b8b998febf86480dc70bc2ffa.xhtml">samv71</a></li><li class="navelem"><a class="el" href="dir_d22541a70a8d2d4e4b4c043ec4961df3.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_usart1.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="samv71_2instance_2instance__usart1_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="samv71_2instance_2instance__usart1_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad285b4117cba43b601bb3a6f5acb6847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#ad285b4117cba43b601bb3a6f5acb6847">REG_USART1_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40028000U)</td></tr>
<tr class="memdesc:ad285b4117cba43b601bb3a6f5acb6847"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Control Register  <a href="#ad285b4117cba43b601bb3a6f5acb6847">More...</a><br /></td></tr>
<tr class="separator:ad285b4117cba43b601bb3a6f5acb6847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11cf3c4d9367e3dbc4527eb24e0d2627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a11cf3c4d9367e3dbc4527eb24e0d2627">REG_USART1_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028004U)</td></tr>
<tr class="memdesc:a11cf3c4d9367e3dbc4527eb24e0d2627"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Mode Register  <a href="#a11cf3c4d9367e3dbc4527eb24e0d2627">More...</a><br /></td></tr>
<tr class="separator:a11cf3c4d9367e3dbc4527eb24e0d2627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce9e0fff7bec58a6574fb559b9b7995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#adce9e0fff7bec58a6574fb559b9b7995">REG_USART1_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40028008U)</td></tr>
<tr class="memdesc:adce9e0fff7bec58a6574fb559b9b7995"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Interrupt Enable Register  <a href="#adce9e0fff7bec58a6574fb559b9b7995">More...</a><br /></td></tr>
<tr class="separator:adce9e0fff7bec58a6574fb559b9b7995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19f162611f7b590c6ff4f6b96f61a044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a19f162611f7b590c6ff4f6b96f61a044">REG_USART1_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002800CU)</td></tr>
<tr class="memdesc:a19f162611f7b590c6ff4f6b96f61a044"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Interrupt Disable Register  <a href="#a19f162611f7b590c6ff4f6b96f61a044">More...</a><br /></td></tr>
<tr class="separator:a19f162611f7b590c6ff4f6b96f61a044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f0c27f08424d32da7023c9d0ce3a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#af2f0c27f08424d32da7023c9d0ce3a32">REG_USART1_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40028010U)</td></tr>
<tr class="memdesc:af2f0c27f08424d32da7023c9d0ce3a32"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Interrupt Mask Register  <a href="#af2f0c27f08424d32da7023c9d0ce3a32">More...</a><br /></td></tr>
<tr class="separator:af2f0c27f08424d32da7023c9d0ce3a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5346076f114b8cc662433fef7874ed02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a5346076f114b8cc662433fef7874ed02">REG_USART1_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40028014U)</td></tr>
<tr class="memdesc:a5346076f114b8cc662433fef7874ed02"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Channel Status Register  <a href="#a5346076f114b8cc662433fef7874ed02">More...</a><br /></td></tr>
<tr class="separator:a5346076f114b8cc662433fef7874ed02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe2995d1f65294acdeffa4f009c435c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#abe2995d1f65294acdeffa4f009c435c9">REG_USART1_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40028018U)</td></tr>
<tr class="memdesc:abe2995d1f65294acdeffa4f009c435c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Receive Holding Register  <a href="#abe2995d1f65294acdeffa4f009c435c9">More...</a><br /></td></tr>
<tr class="separator:abe2995d1f65294acdeffa4f009c435c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a1b062b199991247602ad2677abdd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a84a1b062b199991247602ad2677abdd4">REG_USART1_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002801CU)</td></tr>
<tr class="memdesc:a84a1b062b199991247602ad2677abdd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transmit Holding Register  <a href="#a84a1b062b199991247602ad2677abdd4">More...</a><br /></td></tr>
<tr class="separator:a84a1b062b199991247602ad2677abdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0885aca4709a3a630bbd5a88c45ace6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a0885aca4709a3a630bbd5a88c45ace6f">REG_USART1_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028020U)</td></tr>
<tr class="memdesc:a0885aca4709a3a630bbd5a88c45ace6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Baud Rate Generator Register  <a href="#a0885aca4709a3a630bbd5a88c45ace6f">More...</a><br /></td></tr>
<tr class="separator:a0885aca4709a3a630bbd5a88c45ace6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355bac1d7f9ccc64cc91eeb5045b3068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a355bac1d7f9ccc64cc91eeb5045b3068">REG_USART1_RTOR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028024U)</td></tr>
<tr class="memdesc:a355bac1d7f9ccc64cc91eeb5045b3068"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Receiver Time-out Register  <a href="#a355bac1d7f9ccc64cc91eeb5045b3068">More...</a><br /></td></tr>
<tr class="separator:a355bac1d7f9ccc64cc91eeb5045b3068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58fe05f4dc068815edf64f8486254694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a58fe05f4dc068815edf64f8486254694">REG_USART1_TTGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028028U)</td></tr>
<tr class="memdesc:a58fe05f4dc068815edf64f8486254694"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Transmitter Timeguard Register  <a href="#a58fe05f4dc068815edf64f8486254694">More...</a><br /></td></tr>
<tr class="separator:a58fe05f4dc068815edf64f8486254694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dbd2aef30d4bcd9d3093ff8d4e3bf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a5dbd2aef30d4bcd9d3093ff8d4e3bf84">REG_USART1_FIDI</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028040U)</td></tr>
<tr class="memdesc:a5dbd2aef30d4bcd9d3093ff8d4e3bf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) FI DI Ratio Register  <a href="#a5dbd2aef30d4bcd9d3093ff8d4e3bf84">More...</a><br /></td></tr>
<tr class="separator:a5dbd2aef30d4bcd9d3093ff8d4e3bf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a65cc0273800916de6e7139b04ae66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#ac1a65cc0273800916de6e7139b04ae66">REG_USART1_NER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40028044U)</td></tr>
<tr class="memdesc:ac1a65cc0273800916de6e7139b04ae66"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Number of Errors Register  <a href="#ac1a65cc0273800916de6e7139b04ae66">More...</a><br /></td></tr>
<tr class="separator:ac1a65cc0273800916de6e7139b04ae66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e00cf3ee5a171720d1c7a118c0afa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a60e00cf3ee5a171720d1c7a118c0afa1">REG_USART1_IF</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002804CU)</td></tr>
<tr class="memdesc:a60e00cf3ee5a171720d1c7a118c0afa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) IrDA Filter Register  <a href="#a60e00cf3ee5a171720d1c7a118c0afa1">More...</a><br /></td></tr>
<tr class="separator:a60e00cf3ee5a171720d1c7a118c0afa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190a7ce19c5c92efaf1a0260792c3ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a190a7ce19c5c92efaf1a0260792c3ff9">REG_USART1_MAN</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028050U)</td></tr>
<tr class="memdesc:a190a7ce19c5c92efaf1a0260792c3ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Manchester Configuration Register  <a href="#a190a7ce19c5c92efaf1a0260792c3ff9">More...</a><br /></td></tr>
<tr class="separator:a190a7ce19c5c92efaf1a0260792c3ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5326578be5d8cd63ed55432f18dd77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a5d5326578be5d8cd63ed55432f18dd77">REG_USART1_LINMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028054U)</td></tr>
<tr class="memdesc:a5d5326578be5d8cd63ed55432f18dd77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) LIN Mode Register  <a href="#a5d5326578be5d8cd63ed55432f18dd77">More...</a><br /></td></tr>
<tr class="separator:a5d5326578be5d8cd63ed55432f18dd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f7e5fbb0c957cae754fda44d935acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a59f7e5fbb0c957cae754fda44d935acf">REG_USART1_LINIR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028058U)</td></tr>
<tr class="memdesc:a59f7e5fbb0c957cae754fda44d935acf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) LIN Identifier Register  <a href="#a59f7e5fbb0c957cae754fda44d935acf">More...</a><br /></td></tr>
<tr class="separator:a59f7e5fbb0c957cae754fda44d935acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e031762b99ee7bdefe7039ab0d20e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#ae7e031762b99ee7bdefe7039ab0d20e3">REG_USART1_LINBRR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002805CU)</td></tr>
<tr class="memdesc:ae7e031762b99ee7bdefe7039ab0d20e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) LIN Baud Rate Register  <a href="#ae7e031762b99ee7bdefe7039ab0d20e3">More...</a><br /></td></tr>
<tr class="separator:ae7e031762b99ee7bdefe7039ab0d20e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24b8cf4ff9baf2a3d0eb0bd3d2c471b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#ae24b8cf4ff9baf2a3d0eb0bd3d2c471b">REG_USART1_LONMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028060U)</td></tr>
<tr class="memdesc:ae24b8cf4ff9baf2a3d0eb0bd3d2c471b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) LON Mode Register  <a href="#ae24b8cf4ff9baf2a3d0eb0bd3d2c471b">More...</a><br /></td></tr>
<tr class="separator:ae24b8cf4ff9baf2a3d0eb0bd3d2c471b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8b954f1a320bede584aad6aaca533e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a9c8b954f1a320bede584aad6aaca533e">REG_USART1_LONPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028064U)</td></tr>
<tr class="memdesc:a9c8b954f1a320bede584aad6aaca533e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) LON Preamble Register  <a href="#a9c8b954f1a320bede584aad6aaca533e">More...</a><br /></td></tr>
<tr class="separator:a9c8b954f1a320bede584aad6aaca533e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab74ee38553e261b848edbd3450cc10d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#ab74ee38553e261b848edbd3450cc10d9">REG_USART1_LONDL</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028068U)</td></tr>
<tr class="memdesc:ab74ee38553e261b848edbd3450cc10d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) LON Data Length Register  <a href="#ab74ee38553e261b848edbd3450cc10d9">More...</a><br /></td></tr>
<tr class="separator:ab74ee38553e261b848edbd3450cc10d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49fd8ec40257f9d4bdf3e6713dfb6584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a49fd8ec40257f9d4bdf3e6713dfb6584">REG_USART1_LONL2HDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002806CU)</td></tr>
<tr class="memdesc:a49fd8ec40257f9d4bdf3e6713dfb6584"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) LON L2HDR Register  <a href="#a49fd8ec40257f9d4bdf3e6713dfb6584">More...</a><br /></td></tr>
<tr class="separator:a49fd8ec40257f9d4bdf3e6713dfb6584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a396819bf7dff8611d3ac4c107d966d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a396819bf7dff8611d3ac4c107d966d44">REG_USART1_LONBL</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40028070U)</td></tr>
<tr class="memdesc:a396819bf7dff8611d3ac4c107d966d44"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) LON Backlog Register  <a href="#a396819bf7dff8611d3ac4c107d966d44">More...</a><br /></td></tr>
<tr class="separator:a396819bf7dff8611d3ac4c107d966d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf55904f7a6de3f0d1d690ae4621c601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#adf55904f7a6de3f0d1d690ae4621c601">REG_USART1_LONB1TX</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028074U)</td></tr>
<tr class="memdesc:adf55904f7a6de3f0d1d690ae4621c601"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) LON Beta1 Tx Register  <a href="#adf55904f7a6de3f0d1d690ae4621c601">More...</a><br /></td></tr>
<tr class="separator:adf55904f7a6de3f0d1d690ae4621c601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a873613084a1105f1d3311a9afbfd047c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a873613084a1105f1d3311a9afbfd047c">REG_USART1_LONB1RX</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028078U)</td></tr>
<tr class="memdesc:a873613084a1105f1d3311a9afbfd047c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) LON Beta1 Rx Register  <a href="#a873613084a1105f1d3311a9afbfd047c">More...</a><br /></td></tr>
<tr class="separator:a873613084a1105f1d3311a9afbfd047c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51e2da0952c9007d4f2d9501fd687fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#aa51e2da0952c9007d4f2d9501fd687fd">REG_USART1_LONPRIO</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002807CU)</td></tr>
<tr class="memdesc:aa51e2da0952c9007d4f2d9501fd687fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) LON Priority Register  <a href="#aa51e2da0952c9007d4f2d9501fd687fd">More...</a><br /></td></tr>
<tr class="separator:aa51e2da0952c9007d4f2d9501fd687fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed3ce14c64ba8890b795aa7a52cbd347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#aed3ce14c64ba8890b795aa7a52cbd347">REG_USART1_IDTTX</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028080U)</td></tr>
<tr class="memdesc:aed3ce14c64ba8890b795aa7a52cbd347"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) LON IDT Tx Register  <a href="#aed3ce14c64ba8890b795aa7a52cbd347">More...</a><br /></td></tr>
<tr class="separator:aed3ce14c64ba8890b795aa7a52cbd347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c5499aecb7c4d66b24e16c2f7872f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a59c5499aecb7c4d66b24e16c2f7872f1">REG_USART1_IDTRX</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028084U)</td></tr>
<tr class="memdesc:a59c5499aecb7c4d66b24e16c2f7872f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) LON IDT Rx Register  <a href="#a59c5499aecb7c4d66b24e16c2f7872f1">More...</a><br /></td></tr>
<tr class="separator:a59c5499aecb7c4d66b24e16c2f7872f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b0d26e92286a1b96fdfab39d3b692f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a6b0d26e92286a1b96fdfab39d3b692f3">REG_USART1_ICDIFF</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028088U)</td></tr>
<tr class="memdesc:a6b0d26e92286a1b96fdfab39d3b692f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) IC DIFF Register  <a href="#a6b0d26e92286a1b96fdfab39d3b692f3">More...</a><br /></td></tr>
<tr class="separator:a6b0d26e92286a1b96fdfab39d3b692f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb1c5dd3dc1cdfefd14aa585964e216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#addb1c5dd3dc1cdfefd14aa585964e216">REG_USART1_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400280E4U)</td></tr>
<tr class="memdesc:addb1c5dd3dc1cdfefd14aa585964e216"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Write Protection Mode Register  <a href="#addb1c5dd3dc1cdfefd14aa585964e216">More...</a><br /></td></tr>
<tr class="separator:addb1c5dd3dc1cdfefd14aa585964e216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e11ef8628ae303ba8a8157c0b614b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a2e11ef8628ae303ba8a8157c0b614b1b">REG_USART1_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400280E8U)</td></tr>
<tr class="memdesc:a2e11ef8628ae303ba8a8157c0b614b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Write Protection Status Register  <a href="#a2e11ef8628ae303ba8a8157c0b614b1b">More...</a><br /></td></tr>
<tr class="separator:a2e11ef8628ae303ba8a8157c0b614b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477d7483f934a92d0b3a1b1dc47317fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="samv71_2instance_2instance__usart1_8h.xhtml#a477d7483f934a92d0b3a1b1dc47317fe">REG_USART1_VERSION</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400280FCU)</td></tr>
<tr class="memdesc:a477d7483f934a92d0b3a1b1dc47317fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART1) Version Register  <a href="#a477d7483f934a92d0b3a1b1dc47317fe">More...</a><br /></td></tr>
<tr class="separator:a477d7483f934a92d0b3a1b1dc47317fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a0885aca4709a3a630bbd5a88c45ace6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0885aca4709a3a630bbd5a88c45ace6f">&sect;&nbsp;</a></span>REG_USART1_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_BRGR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Baud Rate Generator Register </p>

</div>
</div>
<a id="ad285b4117cba43b601bb3a6f5acb6847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad285b4117cba43b601bb3a6f5acb6847">&sect;&nbsp;</a></span>REG_USART1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_CR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40028000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Control Register </p>

</div>
</div>
<a id="a5346076f114b8cc662433fef7874ed02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5346076f114b8cc662433fef7874ed02">&sect;&nbsp;</a></span>REG_USART1_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_CSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40028014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Channel Status Register </p>

</div>
</div>
<a id="a5dbd2aef30d4bcd9d3093ff8d4e3bf84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dbd2aef30d4bcd9d3093ff8d4e3bf84">&sect;&nbsp;</a></span>REG_USART1_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_FIDI&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) FI DI Ratio Register </p>

</div>
</div>
<a id="a6b0d26e92286a1b96fdfab39d3b692f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b0d26e92286a1b96fdfab39d3b692f3">&sect;&nbsp;</a></span>REG_USART1_ICDIFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_ICDIFF&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028088U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) IC DIFF Register </p>

</div>
</div>
<a id="a19f162611f7b590c6ff4f6b96f61a044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19f162611f7b590c6ff4f6b96f61a044">&sect;&nbsp;</a></span>REG_USART1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_IDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002800CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Interrupt Disable Register </p>

</div>
</div>
<a id="a59c5499aecb7c4d66b24e16c2f7872f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59c5499aecb7c4d66b24e16c2f7872f1">&sect;&nbsp;</a></span>REG_USART1_IDTRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_IDTRX&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028084U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) LON IDT Rx Register </p>

</div>
</div>
<a id="aed3ce14c64ba8890b795aa7a52cbd347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed3ce14c64ba8890b795aa7a52cbd347">&sect;&nbsp;</a></span>REG_USART1_IDTTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_IDTTX&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028080U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) LON IDT Tx Register </p>

</div>
</div>
<a id="adce9e0fff7bec58a6574fb559b9b7995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce9e0fff7bec58a6574fb559b9b7995">&sect;&nbsp;</a></span>REG_USART1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_IER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40028008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Interrupt Enable Register </p>

</div>
</div>
<a id="a60e00cf3ee5a171720d1c7a118c0afa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60e00cf3ee5a171720d1c7a118c0afa1">&sect;&nbsp;</a></span>REG_USART1_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_IF&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002804CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) IrDA Filter Register </p>

</div>
</div>
<a id="af2f0c27f08424d32da7023c9d0ce3a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f0c27f08424d32da7023c9d0ce3a32">&sect;&nbsp;</a></span>REG_USART1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_IMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40028010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Interrupt Mask Register </p>

</div>
</div>
<a id="ae7e031762b99ee7bdefe7039ab0d20e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e031762b99ee7bdefe7039ab0d20e3">&sect;&nbsp;</a></span>REG_USART1_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LINBRR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4002805CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) LIN Baud Rate Register </p>

</div>
</div>
<a id="a59f7e5fbb0c957cae754fda44d935acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f7e5fbb0c957cae754fda44d935acf">&sect;&nbsp;</a></span>REG_USART1_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LINIR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) LIN Identifier Register </p>

</div>
</div>
<a id="a5d5326578be5d8cd63ed55432f18dd77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d5326578be5d8cd63ed55432f18dd77">&sect;&nbsp;</a></span>REG_USART1_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LINMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) LIN Mode Register </p>

</div>
</div>
<a id="a873613084a1105f1d3311a9afbfd047c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a873613084a1105f1d3311a9afbfd047c">&sect;&nbsp;</a></span>REG_USART1_LONB1RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LONB1RX&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028078U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) LON Beta1 Rx Register </p>

</div>
</div>
<a id="adf55904f7a6de3f0d1d690ae4621c601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf55904f7a6de3f0d1d690ae4621c601">&sect;&nbsp;</a></span>REG_USART1_LONB1TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LONB1TX&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028074U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) LON Beta1 Tx Register </p>

</div>
</div>
<a id="a396819bf7dff8611d3ac4c107d966d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a396819bf7dff8611d3ac4c107d966d44">&sect;&nbsp;</a></span>REG_USART1_LONBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LONBL&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40028070U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) LON Backlog Register </p>

</div>
</div>
<a id="ab74ee38553e261b848edbd3450cc10d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab74ee38553e261b848edbd3450cc10d9">&sect;&nbsp;</a></span>REG_USART1_LONDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LONDL&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) LON Data Length Register </p>

</div>
</div>
<a id="a49fd8ec40257f9d4bdf3e6713dfb6584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49fd8ec40257f9d4bdf3e6713dfb6584">&sect;&nbsp;</a></span>REG_USART1_LONL2HDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LONL2HDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002806CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) LON L2HDR Register </p>

</div>
</div>
<a id="ae24b8cf4ff9baf2a3d0eb0bd3d2c471b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae24b8cf4ff9baf2a3d0eb0bd3d2c471b">&sect;&nbsp;</a></span>REG_USART1_LONMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LONMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) LON Mode Register </p>

</div>
</div>
<a id="a9c8b954f1a320bede584aad6aaca533e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8b954f1a320bede584aad6aaca533e">&sect;&nbsp;</a></span>REG_USART1_LONPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LONPR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) LON Preamble Register </p>

</div>
</div>
<a id="aa51e2da0952c9007d4f2d9501fd687fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51e2da0952c9007d4f2d9501fd687fd">&sect;&nbsp;</a></span>REG_USART1_LONPRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_LONPRIO&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4002807CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) LON Priority Register </p>

</div>
</div>
<a id="a190a7ce19c5c92efaf1a0260792c3ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190a7ce19c5c92efaf1a0260792c3ff9">&sect;&nbsp;</a></span>REG_USART1_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_MAN&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Manchester Configuration Register </p>

</div>
</div>
<a id="a11cf3c4d9367e3dbc4527eb24e0d2627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11cf3c4d9367e3dbc4527eb24e0d2627">&sect;&nbsp;</a></span>REG_USART1_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_MR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Mode Register </p>

</div>
</div>
<a id="ac1a65cc0273800916de6e7139b04ae66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1a65cc0273800916de6e7139b04ae66">&sect;&nbsp;</a></span>REG_USART1_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_NER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40028044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Number of Errors Register </p>

</div>
</div>
<a id="abe2995d1f65294acdeffa4f009c435c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe2995d1f65294acdeffa4f009c435c9">&sect;&nbsp;</a></span>REG_USART1_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_RHR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40028018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Receive Holding Register </p>

</div>
</div>
<a id="a355bac1d7f9ccc64cc91eeb5045b3068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355bac1d7f9ccc64cc91eeb5045b3068">&sect;&nbsp;</a></span>REG_USART1_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_RTOR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Receiver Time-out Register </p>

</div>
</div>
<a id="a84a1b062b199991247602ad2677abdd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84a1b062b199991247602ad2677abdd4">&sect;&nbsp;</a></span>REG_USART1_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_THR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4002801CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transmit Holding Register </p>

</div>
</div>
<a id="a58fe05f4dc068815edf64f8486254694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58fe05f4dc068815edf64f8486254694">&sect;&nbsp;</a></span>REG_USART1_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_TTGR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40028028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Transmitter Timeguard Register </p>

</div>
</div>
<a id="a477d7483f934a92d0b3a1b1dc47317fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477d7483f934a92d0b3a1b1dc47317fe">&sect;&nbsp;</a></span>REG_USART1_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_VERSION&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400280FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Version Register </p>

</div>
</div>
<a id="addb1c5dd3dc1cdfefd14aa585964e216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addb1c5dd3dc1cdfefd14aa585964e216">&sect;&nbsp;</a></span>REG_USART1_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400280E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Write Protection Mode Register </p>

</div>
</div>
<a id="a2e11ef8628ae303ba8a8157c0b614b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e11ef8628ae303ba8a8157c0b614b1b">&sect;&nbsp;</a></span>REG_USART1_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART1_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400280E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART1) Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
