#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov  2 15:57:40 2021
# Process ID: 29659
# Current directory: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex
# Command line: vivado -notrace -source /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/kcu_gtwiz_8links.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0_ex.tcl
# Log file: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/vivado.log
# Journal file: /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/kcu_gtwiz_8links.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 6829.121 ; gain = 224.746 ; free physical = 103992 ; free virtual = 149928
INFO: [open_example_project] Importing original IP ...
import_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 6831.332 ; gain = 0.004 ; free physical = 103982 ; free virtual = 149924
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
WARNING: [IP_Flow 19-4832] The IP name 'gtwizard_ultrascale_0_in_system_ibert_0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
create_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 7222.824 ; gain = 383.488 ; free physical = 103486 ; free virtual = 149428
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gtwizard_ultrascale_0_in_system_ibert_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gtwizard_ultrascale_0_in_system_ibert_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gtwizard_ultrascale_0_in_system_ibert_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gtwizard_ultrascale_0_in_system_ibert_0'...
generate_target: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:05 . Memory (MB): peak = 7235.695 ; gain = 0.000 ; free physical = 103486 ; free virtual = 149437
WARNING: [IP_Flow 19-4832] The IP name 'gtwizard_ultrascale_0_vio_0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gtwizard_ultrascale_0_vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gtwizard_ultrascale_0_vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gtwizard_ultrascale_0_vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gtwizard_ultrascale_0_vio_0'...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/xsim/gtwizard_ultrascale_0.sh'
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/modelsim/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/questa/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/ies/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/vcs/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/riviera/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/activehdl/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0/xcelium/gtwizard_ultrascale_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/xsim/gtwizard_ultrascale_0_in_system_ibert_0.sh'
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/modelsim/gtwizard_ultrascale_0_in_system_ibert_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/questa/gtwizard_ultrascale_0_in_system_ibert_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/ies/gtwizard_ultrascale_0_in_system_ibert_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/vcs/gtwizard_ultrascale_0_in_system_ibert_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/riviera/gtwizard_ultrascale_0_in_system_ibert_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/activehdl/gtwizard_ultrascale_0_in_system_ibert_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_in_system_ibert_0/xcelium/gtwizard_ultrascale_0_in_system_ibert_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/xsim/gtwizard_ultrascale_0_vio_0.sh'
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/modelsim/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/questa/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/ies/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/vcs/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/riviera/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/activehdl/gtwizard_ultrascale_0_vio_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad227/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.ip_user_files/sim_scripts/gtwizard_ultrascale_0_vio_0/xcelium/gtwizard_ultrascale_0_vio_0.sh'
export_ip_user_files: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 7286.469 ; gain = 34.770 ; free physical = 103455 ; free virtual = 149409
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
close_project
open_project /net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_quad228/gtwizard_ultrascale_0_ex/gtwizard_ultrascale_0_ex.xpr
INFO: [Project 1-313] Project file moved from '/net/top/homes/psiddire/ODMB/ODMBDevelopment/OpticalTests/kcu_gtwiz_228/gtwizard_ultrascale_0_ex' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  2 16:32:55 2021...
