
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/bzip2_183B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3166434 heartbeat IPC: 3.15813 cumulative IPC: 3.15813 (Simulation time: 0 hr 0 min 40 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3166436 (Simulation time: 0 hr 0 min 40 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 10318815 heartbeat IPC: 1.39814 cumulative IPC: 1.39814 (Simulation time: 0 hr 1 min 15 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 17841944 heartbeat IPC: 1.32923 cumulative IPC: 1.36281 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 25231710 heartbeat IPC: 1.35322 cumulative IPC: 1.3596 (Simulation time: 0 hr 2 min 22 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 33064874 heartbeat IPC: 1.27662 cumulative IPC: 1.33786 (Simulation time: 0 hr 2 min 55 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 40674685 heartbeat IPC: 1.31409 cumulative IPC: 1.33304 (Simulation time: 0 hr 3 min 28 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 49440334 heartbeat IPC: 1.14082 cumulative IPC: 1.29663 (Simulation time: 0 hr 4 min 1 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 57466007 heartbeat IPC: 1.246 cumulative IPC: 1.28914 (Simulation time: 0 hr 4 min 33 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 65891531 heartbeat IPC: 1.18687 cumulative IPC: 1.27541 (Simulation time: 0 hr 5 min 9 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 75130718 heartbeat IPC: 1.08235 cumulative IPC: 1.25062 (Simulation time: 0 hr 5 min 42 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 84321553 heartbeat IPC: 1.08804 cumulative IPC: 1.23221 (Simulation time: 0 hr 6 min 15 sec) 
Finished CPU 0 instructions: 100000003 cycles: 81155118 cumulative IPC: 1.23221 (Simulation time: 0 hr 6 min 15 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.23221 instructions: 100000003 cycles: 81155118
cpu0_DTLB TOTAL     ACCESS:   21899350  HIT:   21443163  MISS:     456187
cpu0_DTLB LOAD      ACCESS:   17508245  HIT:   17193326  MISS:     314919
cpu0_DTLB RFO       ACCESS:    4391105  HIT:    4249837  MISS:     141268
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.2483 cycles
cpu0_ITLB TOTAL     ACCESS:   10071851  HIT:   10071851  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10071851  HIT:   10071851  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      41374  HIT:      41373  MISS:          1
cpu0_L1I LOAD      ACCESS:      41374  HIT:      41373  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 195 cycles
cpu0_STLB TOTAL     ACCESS:     456187  HIT:     455794  MISS:        393
cpu0_STLB LOAD      ACCESS:     314919  HIT:     314778  MISS:        141
cpu0_STLB RFO       ACCESS:     141268  HIT:     141016  MISS:        252
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 202.631 cycles
cpu0_L1D TOTAL     ACCESS:   20754461  HIT:   19344171  MISS:    1410290
cpu0_L1D LOAD      ACCESS:   14095623  HIT:   13040276  MISS:    1055347
cpu0_L1D RFO       ACCESS:    6658468  HIT:    6303720  MISS:     354748
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        370  HIT:        175  MISS:        195
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 80.7209 cycles
cpu0_L2C TOTAL     ACCESS:    1812526  HIT:    1199280  MISS:     613246
cpu0_L2C LOAD      ACCESS:    1055330  HIT:     692815  MISS:     362515
cpu0_L2C RFO       ACCESS:     354703  HIT:     104075  MISS:     250628
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     402298  HIT:     402226  MISS:         72
cpu0_L2C TRANSLATION ACCESS:        195  HIT:        164  MISS:         31
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 160.2 cycles
LLC TOTAL     ACCESS:     901942  HIT:     752145  MISS:     149797
LLC LOAD      ACCESS:     362514  HIT:     297853  MISS:      64661
LLC RFO       ACCESS:     250606  HIT:     181142  MISS:      69464
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     288791  HIT:     273119  MISS:      15672
LLC TRANSLATION ACCESS:         31  HIT:         31  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 569.857 cycles
Insertion Distribution: 
	LOAD 745 0 72379 9404 
	RFO 2618 0 66481 13376 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 15687 
	 0 0 11 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       8333  ROW_BUFFER_MISS:     125076
 DBUS AVG_CONGESTED_CYCLE:    3.97493
 WQ ROW_BUFFER_HIT:       7010  ROW_BUFFER_MISS:      84870  FULL:          0


CPU 0 Branch Prediction Accuracy: 89.4501% MPKI: 18.6246 Average ROB Occupancy at Mispredict: 32.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 3e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.6246
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

