

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Mon Jan 29 18:55:24 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _LATBbits	set	3978
    48   000000                     _TRISB	set	3987
    49   000000                     _ADCON1	set	4033
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54   0009B2                     __pcinit:
    55                           	callstack 0
    56   0009B2                     start_initialization:
    57                           	callstack 0
    58   0009B2                     __initialization:
    59                           	callstack 0
    60   0009B2                     end_of_initialization:
    61                           	callstack 0
    62   0009B2                     __end_of__initialization:
    63                           	callstack 0
    64   0009B2  0100               	movlb	0
    65   0009B4  EF01  F004         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68   000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70   000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73   000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 13 in file "main.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          2       0       0       0       0       0       0       0       0
    97 ;;      Totals:         2       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107   000802                     __ptext0:
   108                           	callstack 0
   109   000802                     _main:
   110                           	callstack 31
   111   000802                     
   112                           ;main.c: 14:     ADCON1 = 0X0F;
   113   000802  0E0F               	movlw	15
   114   000804  6EC1               	movwf	193,c	;volatile
   115                           
   116                           ;main.c: 16:     TRISB = 0;
   117   000806  0E00               	movlw	0
   118   000808  6E93               	movwf	147,c	;volatile
   119   00080A                     l694:
   120                           
   121                           ;main.c: 19:         LATBbits.LB0 = 1;
   122   00080A  808A               	bsf	138,0,c	;volatile
   123   00080C                     
   124                           ;main.c: 20:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   125   00080C  0E1A               	movlw	26
   126   00080E  6E02               	movwf	(??_main+1)^0,c
   127   000810  0E5E               	movlw	94
   128   000812  6E01               	movwf	??_main^0,c
   129   000814  0E6E               	movlw	110
   130   000816                     u17:
   131   000816  2EE8               	decfsz	wreg,f,c
   132   000818  D7FE               	bra	u17
   133   00081A  2E01               	decfsz	??_main^0,f,c
   134   00081C  D7FC               	bra	u17
   135   00081E  2E02               	decfsz	(??_main+1)^0,f,c
   136   000820  D7FA               	bra	u17
   137   000822  D000               	nop2	
   138   000824                     
   139                           ;main.c: 21:         LATBbits.LB1 = 1;
   140   000824  828A               	bsf	138,1,c	;volatile
   141   000826                     
   142                           ;main.c: 22:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   143   000826  0E1A               	movlw	26
   144   000828  6E02               	movwf	(??_main+1)^0,c
   145   00082A  0E5E               	movlw	94
   146   00082C  6E01               	movwf	??_main^0,c
   147   00082E  0E6E               	movlw	110
   148   000830                     u27:
   149   000830  2EE8               	decfsz	wreg,f,c
   150   000832  D7FE               	bra	u27
   151   000834  2E01               	decfsz	??_main^0,f,c
   152   000836  D7FC               	bra	u27
   153   000838  2E02               	decfsz	(??_main+1)^0,f,c
   154   00083A  D7FA               	bra	u27
   155   00083C  D000               	nop2	
   156   00083E                     
   157                           ;main.c: 23:         LATBbits.LB2 = 1;
   158   00083E  848A               	bsf	138,2,c	;volatile
   159   000840                     
   160                           ;main.c: 24:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   161   000840  0E1A               	movlw	26
   162   000842  6E02               	movwf	(??_main+1)^0,c
   163   000844  0E5E               	movlw	94
   164   000846  6E01               	movwf	??_main^0,c
   165   000848  0E6E               	movlw	110
   166   00084A                     u37:
   167   00084A  2EE8               	decfsz	wreg,f,c
   168   00084C  D7FE               	bra	u37
   169   00084E  2E01               	decfsz	??_main^0,f,c
   170   000850  D7FC               	bra	u37
   171   000852  2E02               	decfsz	(??_main+1)^0,f,c
   172   000854  D7FA               	bra	u37
   173   000856  D000               	nop2	
   174   000858                     
   175                           ;main.c: 25:         LATBbits.LB3 = 1;
   176   000858  868A               	bsf	138,3,c	;volatile
   177   00085A                     
   178                           ;main.c: 26:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   179   00085A  0E1A               	movlw	26
   180   00085C  6E02               	movwf	(??_main+1)^0,c
   181   00085E  0E5E               	movlw	94
   182   000860  6E01               	movwf	??_main^0,c
   183   000862  0E6E               	movlw	110
   184   000864                     u47:
   185   000864  2EE8               	decfsz	wreg,f,c
   186   000866  D7FE               	bra	u47
   187   000868  2E01               	decfsz	??_main^0,f,c
   188   00086A  D7FC               	bra	u47
   189   00086C  2E02               	decfsz	(??_main+1)^0,f,c
   190   00086E  D7FA               	bra	u47
   191   000870  D000               	nop2	
   192   000872                     
   193                           ;main.c: 27:         LATBbits.LB4 = 1;
   194   000872  888A               	bsf	138,4,c	;volatile
   195   000874                     
   196                           ;main.c: 28:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   197   000874  0E1A               	movlw	26
   198   000876  6E02               	movwf	(??_main+1)^0,c
   199   000878  0E5E               	movlw	94
   200   00087A  6E01               	movwf	??_main^0,c
   201   00087C  0E6E               	movlw	110
   202   00087E                     u57:
   203   00087E  2EE8               	decfsz	wreg,f,c
   204   000880  D7FE               	bra	u57
   205   000882  2E01               	decfsz	??_main^0,f,c
   206   000884  D7FC               	bra	u57
   207   000886  2E02               	decfsz	(??_main+1)^0,f,c
   208   000888  D7FA               	bra	u57
   209   00088A  D000               	nop2	
   210   00088C                     
   211                           ;main.c: 29:         LATBbits.LB5 = 1;
   212   00088C  8A8A               	bsf	138,5,c	;volatile
   213   00088E                     
   214                           ;main.c: 30:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   215   00088E  0E1A               	movlw	26
   216   000890  6E02               	movwf	(??_main+1)^0,c
   217   000892  0E5E               	movlw	94
   218   000894  6E01               	movwf	??_main^0,c
   219   000896  0E6E               	movlw	110
   220   000898                     u67:
   221   000898  2EE8               	decfsz	wreg,f,c
   222   00089A  D7FE               	bra	u67
   223   00089C  2E01               	decfsz	??_main^0,f,c
   224   00089E  D7FC               	bra	u67
   225   0008A0  2E02               	decfsz	(??_main+1)^0,f,c
   226   0008A2  D7FA               	bra	u67
   227   0008A4  D000               	nop2	
   228   0008A6                     
   229                           ;main.c: 31:         LATBbits.LB6 = 1;
   230   0008A6  8C8A               	bsf	138,6,c	;volatile
   231   0008A8                     
   232                           ;main.c: 32:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   233   0008A8  0E1A               	movlw	26
   234   0008AA  6E02               	movwf	(??_main+1)^0,c
   235   0008AC  0E5E               	movlw	94
   236   0008AE  6E01               	movwf	??_main^0,c
   237   0008B0  0E6E               	movlw	110
   238   0008B2                     u77:
   239   0008B2  2EE8               	decfsz	wreg,f,c
   240   0008B4  D7FE               	bra	u77
   241   0008B6  2E01               	decfsz	??_main^0,f,c
   242   0008B8  D7FC               	bra	u77
   243   0008BA  2E02               	decfsz	(??_main+1)^0,f,c
   244   0008BC  D7FA               	bra	u77
   245   0008BE  D000               	nop2	
   246   0008C0                     
   247                           ;main.c: 33:         LATBbits.LB7 = 1;
   248   0008C0  8E8A               	bsf	138,7,c	;volatile
   249   0008C2                     
   250                           ;main.c: 34:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   251   0008C2  0E1A               	movlw	26
   252   0008C4  6E02               	movwf	(??_main+1)^0,c
   253   0008C6  0E5E               	movlw	94
   254   0008C8  6E01               	movwf	??_main^0,c
   255   0008CA  0E6E               	movlw	110
   256   0008CC                     u87:
   257   0008CC  2EE8               	decfsz	wreg,f,c
   258   0008CE  D7FE               	bra	u87
   259   0008D0  2E01               	decfsz	??_main^0,f,c
   260   0008D2  D7FC               	bra	u87
   261   0008D4  2E02               	decfsz	(??_main+1)^0,f,c
   262   0008D6  D7FA               	bra	u87
   263   0008D8  D000               	nop2	
   264   0008DA                     
   265                           ;main.c: 35:         LATBbits.LB0 = 0;
   266   0008DA  908A               	bcf	138,0,c	;volatile
   267   0008DC                     
   268                           ;main.c: 36:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   269   0008DC  0E1A               	movlw	26
   270   0008DE  6E02               	movwf	(??_main+1)^0,c
   271   0008E0  0E5E               	movlw	94
   272   0008E2  6E01               	movwf	??_main^0,c
   273   0008E4  0E6E               	movlw	110
   274   0008E6                     u97:
   275   0008E6  2EE8               	decfsz	wreg,f,c
   276   0008E8  D7FE               	bra	u97
   277   0008EA  2E01               	decfsz	??_main^0,f,c
   278   0008EC  D7FC               	bra	u97
   279   0008EE  2E02               	decfsz	(??_main+1)^0,f,c
   280   0008F0  D7FA               	bra	u97
   281   0008F2  D000               	nop2	
   282   0008F4                     
   283                           ;main.c: 37:         LATBbits.LB1 = 0;
   284   0008F4  928A               	bcf	138,1,c	;volatile
   285   0008F6                     
   286                           ;main.c: 38:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   287   0008F6  0E1A               	movlw	26
   288   0008F8  6E02               	movwf	(??_main+1)^0,c
   289   0008FA  0E5E               	movlw	94
   290   0008FC  6E01               	movwf	??_main^0,c
   291   0008FE  0E6E               	movlw	110
   292   000900                     u107:
   293   000900  2EE8               	decfsz	wreg,f,c
   294   000902  D7FE               	bra	u107
   295   000904  2E01               	decfsz	??_main^0,f,c
   296   000906  D7FC               	bra	u107
   297   000908  2E02               	decfsz	(??_main+1)^0,f,c
   298   00090A  D7FA               	bra	u107
   299   00090C  D000               	nop2	
   300   00090E                     
   301                           ;main.c: 39:         LATBbits.LB2 = 0;
   302   00090E  948A               	bcf	138,2,c	;volatile
   303   000910                     
   304                           ;main.c: 40:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   305   000910  0E1A               	movlw	26
   306   000912  6E02               	movwf	(??_main+1)^0,c
   307   000914  0E5E               	movlw	94
   308   000916  6E01               	movwf	??_main^0,c
   309   000918  0E6E               	movlw	110
   310   00091A                     u117:
   311   00091A  2EE8               	decfsz	wreg,f,c
   312   00091C  D7FE               	bra	u117
   313   00091E  2E01               	decfsz	??_main^0,f,c
   314   000920  D7FC               	bra	u117
   315   000922  2E02               	decfsz	(??_main+1)^0,f,c
   316   000924  D7FA               	bra	u117
   317   000926  D000               	nop2	
   318   000928                     
   319                           ;main.c: 41:         LATBbits.LB3 = 0;
   320   000928  968A               	bcf	138,3,c	;volatile
   321   00092A                     
   322                           ;main.c: 42:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   323   00092A  0E1A               	movlw	26
   324   00092C  6E02               	movwf	(??_main+1)^0,c
   325   00092E  0E5E               	movlw	94
   326   000930  6E01               	movwf	??_main^0,c
   327   000932  0E6E               	movlw	110
   328   000934                     u127:
   329   000934  2EE8               	decfsz	wreg,f,c
   330   000936  D7FE               	bra	u127
   331   000938  2E01               	decfsz	??_main^0,f,c
   332   00093A  D7FC               	bra	u127
   333   00093C  2E02               	decfsz	(??_main+1)^0,f,c
   334   00093E  D7FA               	bra	u127
   335   000940  D000               	nop2	
   336   000942                     
   337                           ;main.c: 43:         LATBbits.LB4 = 0;
   338   000942  988A               	bcf	138,4,c	;volatile
   339   000944                     
   340                           ;main.c: 44:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   341   000944  0E1A               	movlw	26
   342   000946  6E02               	movwf	(??_main+1)^0,c
   343   000948  0E5E               	movlw	94
   344   00094A  6E01               	movwf	??_main^0,c
   345   00094C  0E6E               	movlw	110
   346   00094E                     u137:
   347   00094E  2EE8               	decfsz	wreg,f,c
   348   000950  D7FE               	bra	u137
   349   000952  2E01               	decfsz	??_main^0,f,c
   350   000954  D7FC               	bra	u137
   351   000956  2E02               	decfsz	(??_main+1)^0,f,c
   352   000958  D7FA               	bra	u137
   353   00095A  D000               	nop2	
   354   00095C                     
   355                           ;main.c: 45:         LATBbits.LB5 = 0;
   356   00095C  9A8A               	bcf	138,5,c	;volatile
   357   00095E                     
   358                           ;main.c: 46:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   359   00095E  0E1A               	movlw	26
   360   000960  6E02               	movwf	(??_main+1)^0,c
   361   000962  0E5E               	movlw	94
   362   000964  6E01               	movwf	??_main^0,c
   363   000966  0E6E               	movlw	110
   364   000968                     u147:
   365   000968  2EE8               	decfsz	wreg,f,c
   366   00096A  D7FE               	bra	u147
   367   00096C  2E01               	decfsz	??_main^0,f,c
   368   00096E  D7FC               	bra	u147
   369   000970  2E02               	decfsz	(??_main+1)^0,f,c
   370   000972  D7FA               	bra	u147
   371   000974  D000               	nop2	
   372   000976                     
   373                           ;main.c: 47:         LATBbits.LB6 = 0;
   374   000976  9C8A               	bcf	138,6,c	;volatile
   375   000978                     
   376                           ;main.c: 48:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   377   000978  0E1A               	movlw	26
   378   00097A  6E02               	movwf	(??_main+1)^0,c
   379   00097C  0E5E               	movlw	94
   380   00097E  6E01               	movwf	??_main^0,c
   381   000980  0E6E               	movlw	110
   382   000982                     u157:
   383   000982  2EE8               	decfsz	wreg,f,c
   384   000984  D7FE               	bra	u157
   385   000986  2E01               	decfsz	??_main^0,f,c
   386   000988  D7FC               	bra	u157
   387   00098A  2E02               	decfsz	(??_main+1)^0,f,c
   388   00098C  D7FA               	bra	u157
   389   00098E  D000               	nop2	
   390   000990                     
   391                           ;main.c: 49:         LATBbits.LB7 = 0;
   392   000990  9E8A               	bcf	138,7,c	;volatile
   393   000992                     
   394                           ;main.c: 50:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   395   000992  0E1A               	movlw	26
   396   000994  6E02               	movwf	(??_main+1)^0,c
   397   000996  0E5E               	movlw	94
   398   000998  6E01               	movwf	??_main^0,c
   399   00099A  0E6E               	movlw	110
   400   00099C                     u167:
   401   00099C  2EE8               	decfsz	wreg,f,c
   402   00099E  D7FE               	bra	u167
   403   0009A0  2E01               	decfsz	??_main^0,f,c
   404   0009A2  D7FC               	bra	u167
   405   0009A4  2E02               	decfsz	(??_main+1)^0,f,c
   406   0009A6  D7FA               	bra	u167
   407   0009A8  D000               	nop2	
   408   0009AA  EF05  F004         	goto	l694
   409   0009AE  EF00  F000         	goto	start
   410   0009B2                     __end_of_main:
   411                           	callstack 0
   412                           
   413                           	psect	smallconst
   414   000800                     __psmallconst:
   415                           	callstack 0
   416   000800  00                 	db	0
   417   000801  00                 	db	0	; dummy byte at the end
   418   000000                     
   419                           	psect	rparam
   420   000000                     
   421                           	psect	config
   422                           
   423                           ;Config register CONFIG1L @ 0x300000
   424                           ;	PLL Prescaler Selection bits
   425                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   426                           ;	System Clock Postscaler Selection bits
   427                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   428                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   429                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   430   300000                     	org	3145728
   431   300000  00                 	db	0
   432                           
   433                           ;Config register CONFIG1H @ 0x300001
   434                           ;	Oscillator Selection bits
   435                           ;	FOSC = HS, HS oscillator (HS)
   436                           ;	Fail-Safe Clock Monitor Enable bit
   437                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   438                           ;	Internal/External Oscillator Switchover bit
   439                           ;	IESO = OFF, Oscillator Switchover mode disabled
   440   300001                     	org	3145729
   441   300001  0C                 	db	12
   442                           
   443                           ;Config register CONFIG2L @ 0x300002
   444                           ;	Power-up Timer Enable bit
   445                           ;	PWRT = OFF, PWRT disabled
   446                           ;	Brown-out Reset Enable bits
   447                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   448                           ;	Brown-out Reset Voltage bits
   449                           ;	BORV = 3, Minimum setting 2.05V
   450                           ;	USB Voltage Regulator Enable bit
   451                           ;	VREGEN = OFF, USB voltage regulator disabled
   452   300002                     	org	3145730
   453   300002  1F                 	db	31
   454                           
   455                           ;Config register CONFIG2H @ 0x300003
   456                           ;	Watchdog Timer Enable bit
   457                           ;	WDT = ON, WDT enabled
   458                           ;	Watchdog Timer Postscale Select bits
   459                           ;	WDTPS = 32768, 1:32768
   460   300003                     	org	3145731
   461   300003  1F                 	db	31
   462                           
   463                           ; Padding undefined space
   464   300004                     	org	3145732
   465   300004  FF                 	db	255
   466                           
   467                           ;Config register CONFIG3H @ 0x300005
   468                           ;	CCP2 MUX bit
   469                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   470                           ;	PORTB A/D Enable bit
   471                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   472                           ;	Low-Power Timer 1 Oscillator Enable bit
   473                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   474                           ;	MCLR Pin Enable bit
   475                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   476   300005                     	org	3145733
   477   300005  83                 	db	131
   478                           
   479                           ;Config register CONFIG4L @ 0x300006
   480                           ;	Stack Full/Underflow Reset Enable bit
   481                           ;	STVREN = ON, Stack full/underflow will cause Reset
   482                           ;	Single-Supply ICSP Enable bit
   483                           ;	LVP = ON, Single-Supply ICSP enabled
   484                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   485                           ;	ICPRT = OFF, ICPORT disabled
   486                           ;	Extended Instruction Set Enable bit
   487                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   488                           ;	Background Debugger Enable bit
   489                           ;	DEBUG = 0x1, unprogrammed default
   490   300006                     	org	3145734
   491   300006  85                 	db	133
   492                           
   493                           ; Padding undefined space
   494   300007                     	org	3145735
   495   300007  FF                 	db	255
   496                           
   497                           ;Config register CONFIG5L @ 0x300008
   498                           ;	Code Protection bit
   499                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   500                           ;	Code Protection bit
   501                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   502                           ;	Code Protection bit
   503                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   504                           ;	Code Protection bit
   505                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   506   300008                     	org	3145736
   507   300008  0F                 	db	15
   508                           
   509                           ;Config register CONFIG5H @ 0x300009
   510                           ;	Boot Block Code Protection bit
   511                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   512                           ;	Data EEPROM Code Protection bit
   513                           ;	CPD = OFF, Data EEPROM is not code-protected
   514   300009                     	org	3145737
   515   300009  C0                 	db	192
   516                           
   517                           ;Config register CONFIG6L @ 0x30000A
   518                           ;	Write Protection bit
   519                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   520                           ;	Write Protection bit
   521                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   522                           ;	Write Protection bit
   523                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   524                           ;	Write Protection bit
   525                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   526   30000A                     	org	3145738
   527   30000A  0F                 	db	15
   528                           
   529                           ;Config register CONFIG6H @ 0x30000B
   530                           ;	Configuration Register Write Protection bit
   531                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   532                           ;	Boot Block Write Protection bit
   533                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   534                           ;	Data EEPROM Write Protection bit
   535                           ;	WRTD = OFF, Data EEPROM is not write-protected
   536   30000B                     	org	3145739
   537   30000B  E0                 	db	224
   538                           
   539                           ;Config register CONFIG7L @ 0x30000C
   540                           ;	Table Read Protection bit
   541                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   542                           ;	Table Read Protection bit
   543                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   544                           ;	Table Read Protection bit
   545                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   546                           ;	Table Read Protection bit
   547                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   548   30000C                     	org	3145740
   549   30000C  0F                 	db	15
   550                           
   551                           ;Config register CONFIG7H @ 0x30000D
   552                           ;	Boot Block Table Read Protection bit
   553                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   554   30000D                     	org	3145741
   555   30000D  40                 	db	64
   556                           tosu	equ	0xFFF
   557                           tosh	equ	0xFFE
   558                           tosl	equ	0xFFD
   559                           stkptr	equ	0xFFC
   560                           pclatu	equ	0xFFB
   561                           pclath	equ	0xFFA
   562                           pcl	equ	0xFF9
   563                           tblptru	equ	0xFF8
   564                           tblptrh	equ	0xFF7
   565                           tblptrl	equ	0xFF6
   566                           tablat	equ	0xFF5
   567                           prodh	equ	0xFF4
   568                           prodl	equ	0xFF3
   569                           indf0	equ	0xFEF
   570                           postinc0	equ	0xFEE
   571                           postdec0	equ	0xFED
   572                           preinc0	equ	0xFEC
   573                           plusw0	equ	0xFEB
   574                           fsr0h	equ	0xFEA
   575                           fsr0l	equ	0xFE9
   576                           wreg	equ	0xFE8
   577                           indf1	equ	0xFE7
   578                           postinc1	equ	0xFE6
   579                           postdec1	equ	0xFE5
   580                           preinc1	equ	0xFE4
   581                           plusw1	equ	0xFE3
   582                           fsr1h	equ	0xFE2
   583                           fsr1l	equ	0xFE1
   584                           bsr	equ	0xFE0
   585                           indf2	equ	0xFDF
   586                           postinc2	equ	0xFDE
   587                           postdec2	equ	0xFDD
   588                           preinc2	equ	0xFDC
   589                           plusw2	equ	0xFDB
   590                           fsr2h	equ	0xFDA
   591                           fsr2l	equ	0xFD9
   592                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          3E      0       0      20        0.0%
BITBIGSFRlh         2D      0       0      21        0.0%
BITBIGSFRllh         8      0       0      22        0.0%
BITBIGSFRlll        2A      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Mon Jan 29 18:55:24 2024

                     u17 0816                       u27 0830                       u37 084A  
                     u47 0864                       u57 087E                       u67 0898  
                     u77 08B2                       u87 08CC                       u97 08E6  
                    l700 0826                      l710 0872                      l702 083E  
                    l720 08A8                      l712 0874                      l704 0840  
                    l730 08F4                      l722 08C0                      l714 088C  
                    l706 0858                      l740 092A                      l732 08F6  
                    l724 08C2                      l716 088E                      l708 085A  
                    l750 0976                      l742 0942                      l734 090E  
                    l726 08DA                      l718 08A6                      l752 0978  
                    l744 0944                      l736 0910                      l728 08DC  
                    l754 0990                      l746 095C                      l738 0928  
                    l756 0992                      l748 095E                      l692 0802  
                    l694 080A                      l696 080C                      l698 0824  
                    u107 0900                      u117 091A                      u127 0934  
                    u137 094E                      u147 0968                      u157 0982  
                    u167 099C                      wreg 0FE8                     _main 0802  
                   start 0000             ___param_bank 0000                    ?_main 0001  
                  _TRISB 0F93          __initialization 09B2             __end_of_main 09B2  
                 ??_main 0001            __activetblptr 0000                   _ADCON1 0FC1  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 09B2            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0800  
                __pcinit 09B2                  __ramtop 0800                  __ptext0 0802  
   end_of_initialization 09B2      start_initialization 09B2              __smallconst 0800  
               _LATBbits 0F8A                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
