{"hands_on_practices": [{"introduction": "The NOT gate is the physical embodiment of logical negation. A powerful application of this is in demonstrating the Law of Contradiction, which states that a proposition and its negation cannot both be true simultaneously. This exercise challenges you to apply this fundamental principle, expressed in Boolean algebra as $A \\cdot \\overline{A} = 0$, to drastically simplify a circuit that initially appears complex [@problem_id:1969927].", "problem": "A digital logic circuit is designed as a part of a self-check routine within a computer's boot sequence. The circuit receives three single-bit input signals, denoted as $A$, $B$, and $C$. The behavior of the circuit is described by the interconnected logical operations below. The logic levels are represented by `1` for high and `0` for low.\n\nFirst, an intermediate signal $P$ is generated by taking the logical AND of the input signal $A$ and its own logical complement, $\\overline{A}$.\n\nSecond, another intermediate signal $Q$ is produced by taking the logical OR of the input signals $B$ and $C$.\n\nThird, a final intermediate signal $R$ is created. This is done by first inverting the input signals $B$ and $C$ to produce $\\overline{B}$ and $\\overline{C}$ respectively, and then taking the logical AND of these two inverted signals.\n\nThe final output of the entire circuit, denoted by $Z$, is determined by taking the logical OR of the signal $P$ with the result of a logical AND operation between signals $Q$ and $R$.\n\nRegardless of the initial states of the input signals $A$, $B$, and $C$, the output $Z$ will always stabilize to a constant value. Determine this constant numerical value.", "solution": "Define the intermediate signals using Boolean algebra, with $+$ denoting logical OR, $\\cdot$ denoting logical AND, and an overline denoting logical NOT.\n\nBy definition,\n$$P = A \\cdot \\overline{A}, \\quad Q = B + C, \\quad R = \\overline{B} \\cdot \\overline{C}.$$\nThe final output is\n$$Z = P + (Q \\cdot R).$$\n\nApply the complementarity law $X \\cdot \\overline{X} = 0$ to $P$:\n$$P = A \\cdot \\overline{A} = 0.$$\nThus\n$$Z = 0 + \\big((B + C)(\\overline{B} \\cdot \\overline{C})\\big) = (B + C)\\overline{B}\\,\\overline{C}.$$\n\nUse the distributive law to expand:\n$$(B + C)\\overline{B}\\,\\overline{C} = B\\overline{B}\\,\\overline{C} + C\\overline{B}\\,\\overline{C}.$$\n\nApply the complementarity law to each term:\n$$B\\overline{B}\\,\\overline{C} = 0 \\cdot \\overline{C} = 0,$$\n$$C\\overline{B}\\,\\overline{C} = \\overline{B} \\cdot (C\\overline{C}) = \\overline{B} \\cdot 0 = 0.$$\n\nTherefore,\n$$(B + C)\\overline{B}\\,\\overline{C} = 0 + 0 = 0,$$\nand hence\n$$Z = 0.$$\n\nThe output $Z$ is identically zero, independent of $A$, $B$, and $C$.", "answer": "$$\\boxed{0}$$", "id": "1969927"}, {"introduction": "Complementing the Law of Contradiction is the Law of the Excluded Middle, which asserts that a proposition must be either true or false. In digital logic, this is represented by the identity $A + \\overline{A} = 1$. This practice problem demonstrates how creating a constant '1' signal using an input and its inverse can neutralize entire sections of a circuit, offering another essential technique for logical simplification [@problem_id:1969954].", "problem": "A digital logic circuit is constructed with five primary inputs, denoted as $A, B, C, D,$ and $E$, and produces a single final output, $Y$. The circuit is arranged as follows:\n\nThe final output $Y$ is the result of a three-input AND gate. The first input to this AND gate is the primary input signal $A$. The second input is sourced from the output of a two-input NAND gate, which itself takes primary inputs $B$ and $C$. The third input to the AND gate is provided by the output of a two-input Exclusive OR (XOR) gate.\n\nOne of the inputs to this XOR gate is the primary input signal $D$. The other input for the XOR gate is generated by a sub-circuit. This sub-circuit consists of a two-input OR gate where one input is the primary signal $E$, and the other input is its complement, $\\overline{E}$, which is obtained by passing the signal $E$ through a NOT gate.\n\nDerive the simplified Boolean expression for the final output $Y$ in terms of the primary inputs $A, B, C,$ and $D$.", "solution": "Let the AND gate output be written using Boolean algebraic notation. Using $\\cdot$ for AND, $+$ for OR, $\\overline{(\\,)}$ for NOT, and $\\oplus$ for XOR, the described circuit yields\n$$\nY \\;=\\; A \\cdot \\overline{B C} \\cdot \\bigl(D \\oplus (E + \\overline{E})\\bigr).\n$$\nApply the complementarity law $E + \\overline{E} = 1$ to simplify the XOR input:\n$$\nD \\oplus (E + \\overline{E}) \\;=\\; D \\oplus 1.\n$$\nUse the XOR identity $X \\oplus 1 = \\overline{X}$ to obtain\n$$\nD \\oplus 1 \\;=\\; \\overline{D}.\n$$\nSubstitute this into the expression for $Y$:\n$$\nY \\;=\\; A \\cdot \\overline{B C} \\cdot \\overline{D}.\n$$\nIf desired, apply De Morganâ€™s law $\\overline{B C} = \\overline{B} + \\overline{C}$ to express the result as a sum of literals:\n$$\nY \\;=\\; A \\cdot \\overline{D} \\cdot (\\overline{B} + \\overline{C}).\n$$\nEither form is a correct simplified Boolean expression in terms of $A, B, C$, and $D$.", "answer": "$$\\boxed{A\\overline{D}\\,(\\overline{B}+\\overline{C})}$$", "id": "1969954"}, {"introduction": "While Boolean algebra provides a powerful abstraction, real-world digital circuits are physical devices subject to manufacturing defects and failures. This problem moves beyond ideal logic to the practical realm of circuit analysis and fault diagnosis. By analyzing a CMOS inverter with a \"stuck-open\" fault, you will learn to connect abstract logical states to concrete physical realities like voltage levels and high-impedance states, a crucial skill for any hardware engineer [@problem_id:1969985].", "problem": "A standard Complementary Metal-Oxide-Semiconductor (CMOS) inverter is a fundamental building block in digital electronics. It consists of a p-channel Metal-Oxide-Semiconductor (PMOS) transistor in the pull-up network and an n-channel Metal-Oxide-Semiconductor (NMOS) transistor in the pull-down network. The inverter is powered by a supply voltage $V_{DD}$ with respect to a ground reference of 0 V. The input voltage is $V_{in}$ and the output voltage is $V_{out}$. The NMOS transistor has a positive threshold voltage $V_{Tn}$, and the PMOS transistor has a negative threshold voltage $V_{Tp}$.\n\nConsider a scenario where a specific inverter on a chip has a manufacturing defect. The PMOS transistor is \"stuck-open,\" meaning it behaves as a perfect open circuit between its source and drain terminals, regardless of the input voltage. The output of this faulty inverter is connected to an external load, which can be modeled by a resistor $R_U$ connected between the output node and $V_{DD}$, and a resistor $R_D$ connected between the output node and ground.\n\nThe input to this faulty inverter, $V_{in}$, is held steady at 0 V. For this analysis, assume the NMOS transistor functions as an ideal switch, acting as a perfect open circuit when in its cutoff state and a perfect short circuit when \"on.\"\n\nDetermine the steady-state output voltage $V_{out}$. Your answer should be a symbolic expression in terms of $V_{DD}$, $R_U$, and $R_D$.", "solution": "The problem asks for the steady-state output voltage $V_{out}$ of a faulty CMOS inverter. The input voltage is given as $V_{in} = 0$ V.\n\nFirst, we analyze the state of the two transistors that form the inverter under the given conditions.\n\n1.  **PMOS Transistor State:**\n    The problem states that the PMOS transistor is \"stuck-open.\" This is a fault condition which means it acts as a perfect open circuit, creating an infinite resistance between its source (connected to $V_{DD}$) and its drain (the output node $V_{out}$). This state is independent of the input voltage. Therefore, the pull-up network is disconnected from the output node.\n\n2.  **NMOS Transistor State:**\n    The NMOS transistor's state depends on its gate-to-source voltage, $V_{GS,n}$. The gate of the NMOS is connected to the inverter input, so its gate voltage is $V_G = V_{in} = 0$ V. The source of the NMOS is connected to ground, so its source voltage is $V_S = 0$ V.\n    The gate-to-source voltage is calculated as:\n    $$V_{GS,n} = V_G - V_S = 0 \\text{ V} - 0 \\text{ V} = 0 \\text{ V}$$\n    An NMOS transistor turns on (enters the linear or saturation region) only if its gate-to-source voltage exceeds its threshold voltage, i.e., $V_{GS,n}  V_{Tn}$. The problem states that $V_{Tn}$ is a positive value.\n    Since $V_{GS,n} = 0$ V, the condition $V_{GS,n}  V_{Tn}$ is not met. Therefore, the NMOS transistor is in the **cutoff** region. According to the ideal switch model specified in the problem, a transistor in the cutoff state acts as a perfect open circuit. This means there is an infinite resistance between the NMOS transistor's drain (the output node $V_{out}$) and its source (ground).\n\n3.  **Output Node Analysis:**\n    We have established that:\n    - The PMOS transistor provides an open circuit between $V_{DD}$ and $V_{out}$.\n    - The NMOS transistor provides an open circuit between $V_{out}$ and ground.\n    This means the output node $V_{out}$ is electrically disconnected from the inverter's internal power and ground connections. The output is in a high-impedance state (often denoted as 'Z') with respect to the inverter's own pull-up and pull-down networks.\n\n4.  **Effect of the External Load:**\n    The output voltage is not indeterminate because it is connected to an external load network. This network consists of a resistor $R_U$ connected between $V_{out}$ and $V_{DD}$, and a resistor $R_D$ connected between $V_{out}$ and ground.\n    Since the inverter itself presents an open circuit to the output node, the entire circuit seen from the output node simplifies to just the external load network. This network is a simple voltage divider. The resistors $R_U$ and $R_D$ are in series across the total potential difference of $V_{DD} - 0 = V_{DD}$.\n\n5.  **Calculating the Output Voltage:**\n    The output voltage $V_{out}$ is the voltage at the node between $R_U$ and $R_D$. We can find this using the voltage divider formula:\n    $$V_{out} = V_{DD} \\times \\frac{\\text{Resistance from the node to ground}}{\\text{Total series resistance}}$$\n    In this case, the resistance from the node to ground is $R_D$, and the total series resistance is $R_U + R_D$.\n    Plugging these into the formula gives:\n    $$V_{out} = V_{DD} \\frac{R_D}{R_U + R_D}$$\n    This is the final expression for the steady-state output voltage.", "answer": "$$\\boxed{V_{DD} \\frac{R_D}{R_U + R_D}}$$", "id": "1969985"}]}