/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [21:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  reg [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_24z ? celloutsig_0_4z : celloutsig_0_23z;
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[104] : celloutsig_1_0z;
  assign celloutsig_0_6z = celloutsig_0_5z ? celloutsig_0_0z[12] : celloutsig_0_0z[1];
  assign celloutsig_0_14z = celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_10z;
  assign celloutsig_0_2z = celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_0z[10];
  assign celloutsig_0_23z = celloutsig_0_4z ? celloutsig_0_4z : celloutsig_0_11z[16];
  assign celloutsig_0_1z = ~(celloutsig_0_0z[15] & in_data[59]);
  assign celloutsig_0_8z = ~((celloutsig_0_1z | celloutsig_0_4z) & (celloutsig_0_4z | celloutsig_0_3z[2]));
  assign celloutsig_0_21z = ~((celloutsig_0_4z | celloutsig_0_12z) & (celloutsig_0_10z | celloutsig_0_1z));
  assign celloutsig_0_5z = celloutsig_0_2z | ~(celloutsig_0_4z);
  assign celloutsig_0_17z = celloutsig_0_10z | ~(celloutsig_0_0z[21]);
  assign celloutsig_0_26z = celloutsig_0_7z | ~(celloutsig_0_0z[4]);
  assign celloutsig_1_12z = ~(celloutsig_1_0z ^ celloutsig_1_3z);
  assign celloutsig_0_0z = in_data[84:63] % { 1'h1, in_data[90:70] };
  assign celloutsig_0_3z = in_data[38:34] % { 1'h1, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_40z = celloutsig_0_11z[13] ? { celloutsig_0_20z[3:2], celloutsig_0_6z, celloutsig_0_16z } : { celloutsig_0_37z, celloutsig_0_15z };
  assign { celloutsig_1_9z[4], celloutsig_1_9z[0] } = celloutsig_1_2z ? { celloutsig_1_0z, celloutsig_1_1z } : { in_data[189], celloutsig_1_0z };
  assign celloutsig_0_37z = { celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_26z } != { celloutsig_0_11z[9:4], celloutsig_0_12z };
  assign celloutsig_1_4z = { in_data[119:106], celloutsig_1_0z, celloutsig_1_3z } != { in_data[138:125], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = { in_data[181:171], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z } !== in_data[166:147];
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z } !== celloutsig_0_3z[3:0];
  assign celloutsig_0_20z = ~ { celloutsig_0_3z[2:0], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_12z = celloutsig_0_8z & celloutsig_0_3z[4];
  assign celloutsig_0_30z = celloutsig_0_15z[2] & celloutsig_0_6z;
  assign celloutsig_1_0z = | in_data[121:117];
  assign celloutsig_0_24z = | { celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_4z = ~^ { celloutsig_0_0z[19:1], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_2z = ~^ { in_data[170:152], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = ^ { in_data[147:140], celloutsig_1_2z };
  assign celloutsig_0_7z = ^ { celloutsig_0_3z[3:0], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_16z = ^ celloutsig_0_11z[7:5];
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_9z[0] } ^ { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_11z = in_data[26:10] ^ { celloutsig_0_0z[15:1], celloutsig_0_2z, celloutsig_0_7z };
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 4'h0;
    else if (!celloutsig_1_12z) celloutsig_0_9z = { in_data[58:57], celloutsig_0_2z, celloutsig_0_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_15z = 3'h0;
    else if (!celloutsig_1_12z) celloutsig_0_15z = { celloutsig_0_0z[1], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_9z[3:1] = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_12z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
