{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 17:01:53 2019 " "Info: Processing started: Thu May 02 17:01:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Artificial_Neuron -c Artificial_Neuron " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Artificial_Neuron -c Artificial_Neuron" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_mux_4to1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file generic_mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic_Mux_4to1-Behavior " "Info: Found design unit 1: Generic_Mux_4to1-Behavior" {  } { { "Generic_Mux_4to1.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Mux_4to1.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Generic_Mux_4to1 " "Info: Found entity 1: Generic_Mux_4to1" {  } { { "Generic_Mux_4to1.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Mux_4to1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flip_flop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_Flip_Flop-Behavior " "Info: Found design unit 1: T_Flip_Flop-Behavior" {  } { { "T_Flip_Flop.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/T_Flip_Flop.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 T_Flip_Flop " "Info: Found entity 1: T_Flip_Flop" {  } { { "T_Flip_Flop.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/T_Flip_Flop.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_sync_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file generic_sync_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic_Sync_Counter-Behavior " "Info: Found design unit 1: Generic_Sync_Counter-Behavior" {  } { { "Generic_Sync_Counter.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Sync_Counter.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Generic_Sync_Counter " "Info: Found entity 1: Generic_Sync_Counter" {  } { { "Generic_Sync_Counter.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Sync_Counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file generic_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic_Register-Behavior " "Info: Found design unit 1: Generic_Register-Behavior" {  } { { "Generic_Register.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Register.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Generic_Register " "Info: Found entity 1: Generic_Register" {  } { { "Generic_Register.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Register.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_mux_2to1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file generic_mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic_Mux_2to1-Behavior " "Info: Found design unit 1: Generic_Mux_2to1-Behavior" {  } { { "Generic_Mux_2to1.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Mux_2to1.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Generic_Mux_2to1 " "Info: Found entity 1: Generic_Mux_2to1" {  } { { "Generic_Mux_2to1.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Mux_2to1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file generic_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic_Memory-Behavior " "Info: Found design unit 1: Generic_Memory-Behavior" {  } { { "Generic_Memory.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Memory.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Generic_Memory " "Info: Found entity 1: Generic_Memory" {  } { { "Generic_Memory.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Memory.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_add_sub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file generic_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic_Add_Sub-Behavior " "Info: Found design unit 1: Generic_Add_Sub-Behavior" {  } { { "Generic_Add_Sub.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Add_Sub.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Generic_Add_Sub " "Info: Found entity 1: Generic_Add_Sub" {  } { { "Generic_Add_Sub.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Add_Sub.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Behavior " "Info: Found design unit 1: Full_Adder-Behavior" {  } { { "Full_Adder.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Full_Adder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Info: Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Full_Adder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "artificial_neuron.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file artificial_neuron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Artificial_Neuron-Behavior " "Info: Found design unit 1: Artificial_Neuron-Behavior" {  } { { "Artificial_Neuron.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Artificial_Neuron.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Artificial_Neuron " "Info: Found entity 1: Artificial_Neuron" {  } { { "Artificial_Neuron.vhd" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Artificial_Neuron.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Artificial_Neuron " "Info: Elaborating entity \"Artificial_Neuron\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generic_Sync_Counter Generic_Sync_Counter:Counter " "Info: Elaborating entity \"Generic_Sync_Counter\" for hierarchy \"Generic_Sync_Counter:Counter\"" {  } { { "Artificial_Neuron.vhd" "Counter" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Artificial_Neuron.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_Flip_Flop Generic_Sync_Counter:Counter\|T_Flip_Flop:\\Counter_Generation:0:First_FF_Generation:First_FF " "Info: Elaborating entity \"T_Flip_Flop\" for hierarchy \"Generic_Sync_Counter:Counter\|T_Flip_Flop:\\Counter_Generation:0:First_FF_Generation:First_FF\"" {  } { { "Generic_Sync_Counter.vhd" "\\Counter_Generation:0:First_FF_Generation:First_FF" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Sync_Counter.vhd" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generic_Memory Generic_Memory:Mem_A " "Info: Elaborating entity \"Generic_Memory\" for hierarchy \"Generic_Memory:Mem_A\"" {  } { { "Artificial_Neuron.vhd" "Mem_A" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Artificial_Neuron.vhd" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generic_Register Generic_Register:Reg_A " "Info: Elaborating entity \"Generic_Register\" for hierarchy \"Generic_Register:Reg_A\"" {  } { { "Artificial_Neuron.vhd" "Reg_A" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Artificial_Neuron.vhd" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generic_Mux_4to1 Generic_Mux_4to1:Mux_Add_2 " "Info: Elaborating entity \"Generic_Mux_4to1\" for hierarchy \"Generic_Mux_4to1:Mux_Add_2\"" {  } { { "Artificial_Neuron.vhd" "Mux_Add_2" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Artificial_Neuron.vhd" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generic_Add_Sub Generic_Add_Sub:Add_Sub_Y " "Info: Elaborating entity \"Generic_Add_Sub\" for hierarchy \"Generic_Add_Sub:Add_Sub_Y\"" {  } { { "Artificial_Neuron.vhd" "Add_Sub_Y" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Artificial_Neuron.vhd" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Generic_Add_Sub:Add_Sub_Y\|Full_Adder:\\RC_Adder_Generation:0:First_One_Generation:FirstAdder " "Info: Elaborating entity \"Full_Adder\" for hierarchy \"Generic_Add_Sub:Add_Sub_Y\|Full_Adder:\\RC_Adder_Generation:0:First_One_Generation:FirstAdder\"" {  } { { "Generic_Add_Sub.vhd" "\\RC_Adder_Generation:0:First_One_Generation:FirstAdder" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Generic_Add_Sub.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generic_Register Generic_Register:Reg_Y " "Info: Elaborating entity \"Generic_Register\" for hierarchy \"Generic_Register:Reg_Y\"" {  } { { "Artificial_Neuron.vhd" "Reg_Y" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Artificial_Neuron.vhd" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generic_Mux_2to1 Generic_Mux_2to1:Mux_Data " "Info: Elaborating entity \"Generic_Mux_2to1\" for hierarchy \"Generic_Mux_2to1:Mux_Data\"" {  } { { "Artificial_Neuron.vhd" "Mux_Data" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/Artificial_Neuron.vhd" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Generic_Memory:Mem_A\|memory_rtl_0 " "Warning: Inferred RAM node \"Generic_Memory:Mem_A\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Generic_Memory:Mem_A\|memory_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"Generic_Memory:Mem_A\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Info: Parameter WIDTHAD_A set to 10" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Info: Parameter NUMWORDS_A set to 1024" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Info: Parameter WIDTHAD_B set to 10" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Info: Parameter NUMWORDS_B set to 1024" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Generic_Memory:Mem_A\|altsyncram:memory_rtl_0 " "Info: Elaborated megafunction instantiation \"Generic_Memory:Mem_A\|altsyncram:memory_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Generic_Memory:Mem_A\|altsyncram:memory_rtl_0 " "Info: Instantiated megafunction \"Generic_Memory:Mem_A\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Info: Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Info: Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Info: Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Info: Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_utg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_utg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_utg1 " "Info: Found entity 1: altsyncram_utg1" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/Users/TONI/Documents/Lab_ESD/Lab_06/Artificial_Neuron/db/altsyncram_utg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Info: Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Info: Implemented 177 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Info: Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 17:01:56 2019 " "Info: Processing ended: Thu May 02 17:01:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
