ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"system_n32g430.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../firmware/CMSIS/device/system_n32g430.c"
  20              		.global	SystemClockFrequency
  21              		.section	.data.SystemClockFrequency,"aw"
  22              		.align	2
  25              	SystemClockFrequency:
  26 0000 0020A107 		.word	128000000
  27              		.global	AHBPrescTable
  28              		.section	.rodata.AHBPrescTable,"a"
  29              		.align	2
  32              	AHBPrescTable:
  33 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
  33      00000000 
  33      01020304 
  33      06
  34 000d 070809   		.ascii	"\007\010\011"
  35              		.section	.text.PLL_TrimValueLoad,"ax",%progbits
  36              		.align	1
  37              		.global	PLL_TrimValueLoad
  38              		.syntax unified
  39              		.thumb
  40              		.thumb_func
  42              	PLL_TrimValueLoad:
  43              	.LFB130:
   1:../firmware/CMSIS/device/system_n32g430.c **** /**
   2:../firmware/CMSIS/device/system_n32g430.c **** *     Copyright (c) 2022, Nations Technologies Inc.
   3:../firmware/CMSIS/device/system_n32g430.c **** * 
   4:../firmware/CMSIS/device/system_n32g430.c **** *     All rights reserved.
   5:../firmware/CMSIS/device/system_n32g430.c **** *
   6:../firmware/CMSIS/device/system_n32g430.c **** *     This software is the exclusive property of Nations Technologies Inc. (Hereinafter 
   7:../firmware/CMSIS/device/system_n32g430.c **** * referred to as NATIONS). This software, and the product of NATIONS described herein 
   8:../firmware/CMSIS/device/system_n32g430.c **** * (Hereinafter referred to as the Product) are owned by NATIONS under the laws and treaties
   9:../firmware/CMSIS/device/system_n32g430.c **** * of the People’s Republic of China and other applicable jurisdictions worldwide.
  10:../firmware/CMSIS/device/system_n32g430.c **** *
  11:../firmware/CMSIS/device/system_n32g430.c **** *     NATIONS does not grant any license under its patents, copyrights, trademarks, or other 
  12:../firmware/CMSIS/device/system_n32g430.c **** * intellectual property rights. Names and brands of third party may be mentioned or referred 
  13:../firmware/CMSIS/device/system_n32g430.c **** * thereto (if any) for identification purposes only.
  14:../firmware/CMSIS/device/system_n32g430.c **** *
  15:../firmware/CMSIS/device/system_n32g430.c **** *     NATIONS reserves the right to make changes, corrections, enhancements, modifications, and 
  16:../firmware/CMSIS/device/system_n32g430.c **** * improvements to this software at any time without notice. Please contact NATIONS and obtain 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 2


  17:../firmware/CMSIS/device/system_n32g430.c **** * the latest version of this software before placing orders.
  18:../firmware/CMSIS/device/system_n32g430.c **** 
  19:../firmware/CMSIS/device/system_n32g430.c **** *     Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes 
  20:../firmware/CMSIS/device/system_n32g430.c **** * no responsibility for the accuracy and reliability of this software.
  21:../firmware/CMSIS/device/system_n32g430.c **** * 
  22:../firmware/CMSIS/device/system_n32g430.c **** *     It is the responsibility of the user of this software to properly design, program, and test 
  23:../firmware/CMSIS/device/system_n32g430.c **** * the functionality and safety of any application made of this information and any resulting produc
  24:../firmware/CMSIS/device/system_n32g430.c **** * In no event shall NATIONS be liable for any direct, indirect, incidental, special,exemplary, or 
  25:../firmware/CMSIS/device/system_n32g430.c **** * consequential damages arising in any way out of the use of this software or the Product.
  26:../firmware/CMSIS/device/system_n32g430.c **** *
  27:../firmware/CMSIS/device/system_n32g430.c **** *     NATIONS Products are neither intended nor warranted for usage in systems or equipment, any
  28:../firmware/CMSIS/device/system_n32g430.c **** * malfunction or failure of which may cause loss of human life, bodily injury or severe property 
  29:../firmware/CMSIS/device/system_n32g430.c **** * damage. Such applications are deemed, “Insecure Usage”.
  30:../firmware/CMSIS/device/system_n32g430.c **** *
  31:../firmware/CMSIS/device/system_n32g430.c **** *     All Insecure Usage shall be made at user’s risk. User shall indemnify NATIONS and hold NATION
  32:../firmware/CMSIS/device/system_n32g430.c **** * harmless from and against all claims, costs, damages, and other liabilities, arising from or rela
  33:../firmware/CMSIS/device/system_n32g430.c **** * to any customer’s Insecure Usage.
  34:../firmware/CMSIS/device/system_n32g430.c **** 
  35:../firmware/CMSIS/device/system_n32g430.c **** *     Any express or implied warranty with regard to this software or the Product, including,but no
  36:../firmware/CMSIS/device/system_n32g430.c **** * limited to, the warranties of merchantability, fitness for a particular purpose and non-infringem
  37:../firmware/CMSIS/device/system_n32g430.c **** * are disclaimed to the fullest extent permitted by law.
  38:../firmware/CMSIS/device/system_n32g430.c **** 
  39:../firmware/CMSIS/device/system_n32g430.c **** *     Unless otherwise explicitly permitted by NATIONS, anyone may not duplicate, modify, transcrib
  40:../firmware/CMSIS/device/system_n32g430.c **** * or otherwise distribute this software for any purposes, in whole or in part.
  41:../firmware/CMSIS/device/system_n32g430.c **** *
  42:../firmware/CMSIS/device/system_n32g430.c **** *     NATIONS products and technologies shall not be used for or incorporated into any products or 
  43:../firmware/CMSIS/device/system_n32g430.c **** * whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or re
  44:../firmware/CMSIS/device/system_n32g430.c **** * User shall comply with any applicable export control laws and regulations promulgated and adminis
  45:../firmware/CMSIS/device/system_n32g430.c **** * the governments of any countries asserting jurisdiction over the parties or transactions.
  46:../firmware/CMSIS/device/system_n32g430.c **** **/
  47:../firmware/CMSIS/device/system_n32g430.c **** 
  48:../firmware/CMSIS/device/system_n32g430.c **** /**
  49:../firmware/CMSIS/device/system_n32g430.c **** *\*\file system_n32g430.c
  50:../firmware/CMSIS/device/system_n32g430.c **** *\*\author Nations
  51:../firmware/CMSIS/device/system_n32g430.c **** *\*\version v1.0.3
  52:../firmware/CMSIS/device/system_n32g430.c **** *\*\copyright Copyright (c) 2022, Nations Technologies Inc. All rights reserved.
  53:../firmware/CMSIS/device/system_n32g430.c ****  */
  54:../firmware/CMSIS/device/system_n32g430.c **** #include "n32g430.h"
  55:../firmware/CMSIS/device/system_n32g430.c **** 
  56:../firmware/CMSIS/device/system_n32g430.c **** /* Uncomment the line corresponding to the desired System clock (SYSCLK)
  57:../firmware/CMSIS/device/system_n32g430.c ****    frequency (after reset the HSI is used as SYSCLK source)
  58:../firmware/CMSIS/device/system_n32g430.c **** 
  59:../firmware/CMSIS/device/system_n32g430.c ****    IMPORTANT NOTE:
  60:../firmware/CMSIS/device/system_n32g430.c ****    ==============
  61:../firmware/CMSIS/device/system_n32g430.c ****    1. After each device reset the HSI is used as System clock source.
  62:../firmware/CMSIS/device/system_n32g430.c **** 
  63:../firmware/CMSIS/device/system_n32g430.c ****    2. Please make sure that the selected System clock doesn't exceed your
  64:../firmware/CMSIS/device/system_n32g430.c ****    device's maximum frequency.
  65:../firmware/CMSIS/device/system_n32g430.c **** 
  66:../firmware/CMSIS/device/system_n32g430.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  67:../firmware/CMSIS/device/system_n32g430.c ****     source.
  68:../firmware/CMSIS/device/system_n32g430.c **** 
  69:../firmware/CMSIS/device/system_n32g430.c ****    4. The System clock configuration functions provided within this file assume
  70:../firmware/CMSIS/device/system_n32g430.c ****    that:
  71:../firmware/CMSIS/device/system_n32g430.c ****         - For Low, Medium and High density Value line devices an external 8MHz
  72:../firmware/CMSIS/device/system_n32g430.c ****           crystal is used to drive the System clock.
  73:../firmware/CMSIS/device/system_n32g430.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 3


  74:../firmware/CMSIS/device/system_n32g430.c ****           used to drive the System clock.
  75:../firmware/CMSIS/device/system_n32g430.c ****         - For Connectivity line devices an external 25MHz crystal is used to
  76:../firmware/CMSIS/device/system_n32g430.c ****    drive the System clock. If you are using different crystal you have to adapt
  77:../firmware/CMSIS/device/system_n32g430.c ****    those functions accordingly.
  78:../firmware/CMSIS/device/system_n32g430.c ****     */
  79:../firmware/CMSIS/device/system_n32g430.c **** 
  80:../firmware/CMSIS/device/system_n32g430.c **** #define SYSCLK_USE_HSI     0
  81:../firmware/CMSIS/device/system_n32g430.c **** #define SYSCLK_USE_HSE     1
  82:../firmware/CMSIS/device/system_n32g430.c **** #define SYSCLK_USE_HSI_PLL 2
  83:../firmware/CMSIS/device/system_n32g430.c **** #define SYSCLK_USE_HSE_PLL 3
  84:../firmware/CMSIS/device/system_n32g430.c **** 
  85:../firmware/CMSIS/device/system_n32g430.c **** #ifndef SYSCLK_FREQ
  86:../firmware/CMSIS/device/system_n32g430.c **** #define SYSCLK_FREQ 128000000
  87:../firmware/CMSIS/device/system_n32g430.c **** #endif
  88:../firmware/CMSIS/device/system_n32g430.c **** 
  89:../firmware/CMSIS/device/system_n32g430.c **** #ifndef SYSCLK_SRC
  90:../firmware/CMSIS/device/system_n32g430.c **** #define SYSCLK_SRC SYSCLK_USE_HSE_PLL
  91:../firmware/CMSIS/device/system_n32g430.c **** #endif
  92:../firmware/CMSIS/device/system_n32g430.c **** 
  93:../firmware/CMSIS/device/system_n32g430.c **** #if SYSCLK_SRC == SYSCLK_USE_HSI
  94:../firmware/CMSIS/device/system_n32g430.c **** 
  95:../firmware/CMSIS/device/system_n32g430.c ****     #if SYSCLK_FREQ != HSI_VALUE
  96:../firmware/CMSIS/device/system_n32g430.c ****     #error SYSCL_FREQ must be set to HSI_VALUE
  97:../firmware/CMSIS/device/system_n32g430.c ****     #endif
  98:../firmware/CMSIS/device/system_n32g430.c **** 
  99:../firmware/CMSIS/device/system_n32g430.c **** #elif SYSCLK_SRC == SYSCLK_USE_HSE
 100:../firmware/CMSIS/device/system_n32g430.c **** 
 101:../firmware/CMSIS/device/system_n32g430.c ****     #ifndef HSE_VALUE
 102:../firmware/CMSIS/device/system_n32g430.c ****     #error HSE_VALUE must be defined!
 103:../firmware/CMSIS/device/system_n32g430.c ****     #endif
 104:../firmware/CMSIS/device/system_n32g430.c **** 
 105:../firmware/CMSIS/device/system_n32g430.c ****     #if SYSCLK_FREQ != HSE_VALUE
 106:../firmware/CMSIS/device/system_n32g430.c ****     #error SYSCL_FREQ must be set to HSE_VALUE
 107:../firmware/CMSIS/device/system_n32g430.c ****     #endif
 108:../firmware/CMSIS/device/system_n32g430.c **** 
 109:../firmware/CMSIS/device/system_n32g430.c **** #elif SYSCLK_SRC == SYSCLK_USE_HSI_PLL
 110:../firmware/CMSIS/device/system_n32g430.c **** 
 111:../firmware/CMSIS/device/system_n32g430.c ****     #if SYSCLK_FREQ < 32000000
 112:../firmware/CMSIS/device/system_n32g430.c ****     #error When SYSCLK_SRC is PLL, SYSCLK_FREQ must be greater than or equal to 32MHz
 113:../firmware/CMSIS/device/system_n32g430.c ****     #endif
 114:../firmware/CMSIS/device/system_n32g430.c **** 
 115:../firmware/CMSIS/device/system_n32g430.c ****     #if (SYSCLK_FREQ % (HSI_VALUE / 2) == 0) && (SYSCLK_FREQ / (HSI_VALUE / 2) >= 2)               
 116:../firmware/CMSIS/device/system_n32g430.c ****         && (SYSCLK_FREQ / (HSI_VALUE / 2) <= 32)
 117:../firmware/CMSIS/device/system_n32g430.c **** 
 118:../firmware/CMSIS/device/system_n32g430.c ****         #define PLLSRC_DIV 2
 119:../firmware/CMSIS/device/system_n32g430.c ****         #define PLL_MUL    (SYSCLK_FREQ / (HSI_VALUE / 2))
 120:../firmware/CMSIS/device/system_n32g430.c **** 
 121:../firmware/CMSIS/device/system_n32g430.c ****     #elif (SYSCLK_FREQ % HSI_VALUE == 0) && (SYSCLK_FREQ / HSI_VALUE >= 2) 
 122:../firmware/CMSIS/device/system_n32g430.c ****         && (SYSCLK_FREQ / HSI_VALUE <= 32)
 123:../firmware/CMSIS/device/system_n32g430.c **** 
 124:../firmware/CMSIS/device/system_n32g430.c ****         #define PLLSRC_DIV 1
 125:../firmware/CMSIS/device/system_n32g430.c ****         #define PLL_MUL    (SYSCLK_FREQ / HSI_VALUE)
 126:../firmware/CMSIS/device/system_n32g430.c ****             
 127:../firmware/CMSIS/device/system_n32g430.c ****     #else
 128:../firmware/CMSIS/device/system_n32g430.c ****         #error Cannot make a PLL multiply factor to SYSCLK_FREQ.
 129:../firmware/CMSIS/device/system_n32g430.c ****     #endif
 130:../firmware/CMSIS/device/system_n32g430.c **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 4


 131:../firmware/CMSIS/device/system_n32g430.c **** #elif SYSCLK_SRC == SYSCLK_USE_HSE_PLL
 132:../firmware/CMSIS/device/system_n32g430.c **** 
 133:../firmware/CMSIS/device/system_n32g430.c ****     #if SYSCLK_FREQ < 32000000
 134:../firmware/CMSIS/device/system_n32g430.c ****     #error When SYSCLK_SRC is PLL, SYSCLK_FREQ must be greater than or equal to 32MHz
 135:../firmware/CMSIS/device/system_n32g430.c ****     #endif
 136:../firmware/CMSIS/device/system_n32g430.c **** 
 137:../firmware/CMSIS/device/system_n32g430.c ****     #ifndef HSE_VALUE
 138:../firmware/CMSIS/device/system_n32g430.c ****     #error HSE_VALUE must be defined!
 139:../firmware/CMSIS/device/system_n32g430.c ****     #endif
 140:../firmware/CMSIS/device/system_n32g430.c **** 
 141:../firmware/CMSIS/device/system_n32g430.c ****     #if ((SYSCLK_FREQ % (HSE_VALUE / 2)) == 0) && (SYSCLK_FREQ / (HSE_VALUE / 2) >= 2)             
 142:../firmware/CMSIS/device/system_n32g430.c ****         && (SYSCLK_FREQ / (HSE_VALUE / 2) <= 32)
 143:../firmware/CMSIS/device/system_n32g430.c **** 
 144:../firmware/CMSIS/device/system_n32g430.c ****         #define PLLSRC_DIV 2
 145:../firmware/CMSIS/device/system_n32g430.c ****         #define PLL_MUL    (SYSCLK_FREQ / (HSE_VALUE / 2))
 146:../firmware/CMSIS/device/system_n32g430.c **** 
 147:../firmware/CMSIS/device/system_n32g430.c ****     #elif (SYSCLK_FREQ % HSE_VALUE == 0) && (SYSCLK_FREQ / HSE_VALUE >= 2) 
 148:../firmware/CMSIS/device/system_n32g430.c ****         && (SYSCLK_FREQ / HSE_VALUE <= 32)
 149:../firmware/CMSIS/device/system_n32g430.c **** 
 150:../firmware/CMSIS/device/system_n32g430.c ****         #define PLLSRC_DIV 1
 151:../firmware/CMSIS/device/system_n32g430.c ****         #define PLL_MUL    (SYSCLK_FREQ / HSE_VALUE)
 152:../firmware/CMSIS/device/system_n32g430.c **** 
 153:../firmware/CMSIS/device/system_n32g430.c ****     #else
 154:../firmware/CMSIS/device/system_n32g430.c ****         #error Cannot make a PLL multiply factor to SYSCLK_FREQ.
 155:../firmware/CMSIS/device/system_n32g430.c ****     #endif
 156:../firmware/CMSIS/device/system_n32g430.c **** 
 157:../firmware/CMSIS/device/system_n32g430.c **** #else
 158:../firmware/CMSIS/device/system_n32g430.c **** #error wrong value for SYSCLK_SRC
 159:../firmware/CMSIS/device/system_n32g430.c **** #endif
 160:../firmware/CMSIS/device/system_n32g430.c **** 
 161:../firmware/CMSIS/device/system_n32g430.c **** /* If you want to use VECT_TAB_SRAM, release the comment*/
 162:../firmware/CMSIS/device/system_n32g430.c **** /* #define VECT_TAB_SRAM  */
 163:../firmware/CMSIS/device/system_n32g430.c **** 
 164:../firmware/CMSIS/device/system_n32g430.c **** /* Vector Table base offset field. This value must be a multiple of 0x200. */
 165:../firmware/CMSIS/device/system_n32g430.c **** #define VECT_TAB_OFFSET 0x0 
 166:../firmware/CMSIS/device/system_n32g430.c **** 
 167:../firmware/CMSIS/device/system_n32g430.c **** /** Clock Definitions **/
 168:../firmware/CMSIS/device/system_n32g430.c **** 
 169:../firmware/CMSIS/device/system_n32g430.c **** /* System Clock Frequency (Core Clock) */
 170:../firmware/CMSIS/device/system_n32g430.c **** uint32_t SystemClockFrequency = SYSCLK_FREQ; 
 171:../firmware/CMSIS/device/system_n32g430.c **** 
 172:../firmware/CMSIS/device/system_n32g430.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 173:../firmware/CMSIS/device/system_n32g430.c **** 
 174:../firmware/CMSIS/device/system_n32g430.c **** static void System_Clock_Set(void);
 175:../firmware/CMSIS/device/system_n32g430.c **** 
 176:../firmware/CMSIS/device/system_n32g430.c **** #ifdef DATA_IN_ExtSRAM
 177:../firmware/CMSIS/device/system_n32g430.c **** static void SystemInit_ExtMemCtl(void);
 178:../firmware/CMSIS/device/system_n32g430.c **** #endif /* DATA_IN_ExtSRAM */
 179:../firmware/CMSIS/device/system_n32g430.c **** 
 180:../firmware/CMSIS/device/system_n32g430.c **** typedef void (*pFunction)(uint32_t, uint32_t*);
 181:../firmware/CMSIS/device/system_n32g430.c **** 
 182:../firmware/CMSIS/device/system_n32g430.c **** /**
 183:../firmware/CMSIS/device/system_n32g430.c **** *\*\name    PLL_TrimValueLoad.
 184:../firmware/CMSIS/device/system_n32g430.c **** *\*\fun     Load PLL trim value.
 185:../firmware/CMSIS/device/system_n32g430.c **** *\*\param   none
 186:../firmware/CMSIS/device/system_n32g430.c **** *\*\return  none
 187:../firmware/CMSIS/device/system_n32g430.c **** **/
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 5


 188:../firmware/CMSIS/device/system_n32g430.c **** void PLL_TrimValueLoad(void)
 189:../firmware/CMSIS/device/system_n32g430.c **** {
  44              		.loc 1 189 1
  45              		.cfi_startproc
  46              		@ args = 0, pretend = 0, frame = 24
  47              		@ frame_needed = 1, uses_anonymous_args = 0
  48 0000 80B5     		push	{r7, lr}
  49              	.LCFI0:
  50              		.cfi_def_cfa_offset 8
  51              		.cfi_offset 7, -8
  52              		.cfi_offset 14, -4
  53 0002 86B0     		sub	sp, sp, #24
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 32
  56 0004 00AF     		add	r7, sp, #0
  57              	.LCFI2:
  58              		.cfi_def_cfa_register 7
 190:../firmware/CMSIS/device/system_n32g430.c ****     pFunction get_nvr = (pFunction)(0x1FFF02A5);
  59              		.loc 1 190 15
  60 0006 244B     		ldr	r3, .L3
  61 0008 7B61     		str	r3, [r7, #20]
 191:../firmware/CMSIS/device/system_n32g430.c ****     
 192:../firmware/CMSIS/device/system_n32g430.c ****     uint32_t value = 0, value1,value3,value4;
  62              		.loc 1 192 14
  63 000a 0023     		movs	r3, #0
  64 000c 3B60     		str	r3, [r7]
 193:../firmware/CMSIS/device/system_n32g430.c ****     uint32_t temp = 0;
  65              		.loc 1 193 14
  66 000e 0023     		movs	r3, #0
  67 0010 3B61     		str	r3, [r7, #16]
 194:../firmware/CMSIS/device/system_n32g430.c **** 
 195:../firmware/CMSIS/device/system_n32g430.c ****     /* Disable the iCache */
 196:../firmware/CMSIS/device/system_n32g430.c ****     FLASH->AC &= FLASH_ICACHE_DIS;
  68              		.loc 1 196 10
  69 0012 224B     		ldr	r3, .L3+4
  70 0014 1B68     		ldr	r3, [r3]
  71 0016 214A     		ldr	r2, .L3+4
  72              		.loc 1 196 15
  73 0018 23F08003 		bic	r3, r3, #128
  74 001c 1360     		str	r3, [r2]
 197:../firmware/CMSIS/device/system_n32g430.c ****     /* ICache Reset */
 198:../firmware/CMSIS/device/system_n32g430.c ****     FLASH->AC |= FLASH_ICAHRST_MSK;
  75              		.loc 1 198 10
  76 001e 1F4B     		ldr	r3, .L3+4
  77 0020 1B68     		ldr	r3, [r3]
  78 0022 1E4A     		ldr	r2, .L3+4
  79              		.loc 1 198 15
  80 0024 43F04003 		orr	r3, r3, #64
  81 0028 1360     		str	r3, [r2]
 199:../firmware/CMSIS/device/system_n32g430.c ****     
 200:../firmware/CMSIS/device/system_n32g430.c ****     get_nvr(0x1FFFF020, &value);
  82              		.loc 1 200 5
  83 002a 3A46     		mov	r2, r7
  84 002c 7B69     		ldr	r3, [r7, #20]
  85 002e 1146     		mov	r1, r2
  86 0030 1B48     		ldr	r0, .L3+8
  87 0032 9847     		blx	r3
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 6


  88              	.LVL0:
 201:../firmware/CMSIS/device/system_n32g430.c ****     if((value & 0xFF) <= 5)
  89              		.loc 1 201 15
  90 0034 3B68     		ldr	r3, [r7]
  91 0036 DBB2     		uxtb	r3, r3
  92              		.loc 1 201 7
  93 0038 052B     		cmp	r3, #5
  94 003a 23D8     		bhi	.L2
 202:../firmware/CMSIS/device/system_n32g430.c ****     {
 203:../firmware/CMSIS/device/system_n32g430.c ****         get_nvr(0x1FFFF230,&value);
  95              		.loc 1 203 9
  96 003c 3A46     		mov	r2, r7
  97 003e 7B69     		ldr	r3, [r7, #20]
  98 0040 1146     		mov	r1, r2
  99 0042 1848     		ldr	r0, .L3+12
 100 0044 9847     		blx	r3
 101              	.LVL1:
 204:../firmware/CMSIS/device/system_n32g430.c ****         /* Big-endian little-endian exchange */
 205:../firmware/CMSIS/device/system_n32g430.c ****         value1 = value >>24;
 102              		.loc 1 205 24
 103 0046 3B68     		ldr	r3, [r7]
 104              		.loc 1 205 16
 105 0048 1B0E     		lsrs	r3, r3, #24
 106 004a FB60     		str	r3, [r7, #12]
 206:../firmware/CMSIS/device/system_n32g430.c ****         value3 = (value & 0xFF0000)>>8;
 107              		.loc 1 206 36
 108 004c 3B68     		ldr	r3, [r7]
 109 004e 1B0A     		lsrs	r3, r3, #8
 110              		.loc 1 206 16
 111 0050 03F47F43 		and	r3, r3, #65280
 112 0054 BB60     		str	r3, [r7, #8]
 207:../firmware/CMSIS/device/system_n32g430.c ****         value4 = (value & 0xFF00)<<8;
 113              		.loc 1 207 34
 114 0056 3B68     		ldr	r3, [r7]
 115 0058 1B02     		lsls	r3, r3, #8
 116              		.loc 1 207 16
 117 005a 03F47F03 		and	r3, r3, #16711680
 118 005e 7B60     		str	r3, [r7, #4]
 208:../firmware/CMSIS/device/system_n32g430.c ****         value = value1 | value3  | value4;
 119              		.loc 1 208 24
 120 0060 FA68     		ldr	r2, [r7, #12]
 121 0062 BB68     		ldr	r3, [r7, #8]
 122 0064 1A43     		orrs	r2, r2, r3
 123              		.loc 1 208 34
 124 0066 7B68     		ldr	r3, [r7, #4]
 125 0068 1343     		orrs	r3, r3, r2
 126              		.loc 1 208 15
 127 006a 3B60     		str	r3, [r7]
 209:../firmware/CMSIS/device/system_n32g430.c ****         
 210:../firmware/CMSIS/device/system_n32g430.c ****         temp = AFEC->TRIMR1 &0xFF000000;
 128              		.loc 1 210 20
 129 006c 0E4B     		ldr	r3, .L3+16
 130 006e 5B68     		ldr	r3, [r3, #4]
 131              		.loc 1 210 14
 132 0070 03F07F43 		and	r3, r3, #-16777216
 133 0074 3B61     		str	r3, [r7, #16]
 211:../firmware/CMSIS/device/system_n32g430.c ****         temp |= value;
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 7


 134              		.loc 1 211 14
 135 0076 3B68     		ldr	r3, [r7]
 136 0078 3A69     		ldr	r2, [r7, #16]
 137 007a 1343     		orrs	r3, r3, r2
 138 007c 3B61     		str	r3, [r7, #16]
 212:../firmware/CMSIS/device/system_n32g430.c **** 
 213:../firmware/CMSIS/device/system_n32g430.c ****         AFEC->TRIMR1 = temp;
 139              		.loc 1 213 13
 140 007e 0A4A     		ldr	r2, .L3+16
 141              		.loc 1 213 22
 142 0080 3B69     		ldr	r3, [r7, #16]
 143 0082 5360     		str	r3, [r2, #4]
 144              	.L2:
 214:../firmware/CMSIS/device/system_n32g430.c ****     }
 215:../firmware/CMSIS/device/system_n32g430.c ****     else
 216:../firmware/CMSIS/device/system_n32g430.c ****     {
 217:../firmware/CMSIS/device/system_n32g430.c ****         
 218:../firmware/CMSIS/device/system_n32g430.c ****     }
 219:../firmware/CMSIS/device/system_n32g430.c ****     /* Enable the iCache */
 220:../firmware/CMSIS/device/system_n32g430.c ****     FLASH->AC |= FLASH_ICACHE_EN;
 145              		.loc 1 220 10
 146 0084 054B     		ldr	r3, .L3+4
 147 0086 1B68     		ldr	r3, [r3]
 148 0088 044A     		ldr	r2, .L3+4
 149              		.loc 1 220 15
 150 008a 43F08003 		orr	r3, r3, #128
 151 008e 1360     		str	r3, [r2]
 221:../firmware/CMSIS/device/system_n32g430.c **** }
 152              		.loc 1 221 1
 153 0090 00BF     		nop
 154 0092 1837     		adds	r7, r7, #24
 155              	.LCFI3:
 156              		.cfi_def_cfa_offset 8
 157 0094 BD46     		mov	sp, r7
 158              	.LCFI4:
 159              		.cfi_def_cfa_register 13
 160              		@ sp needed
 161 0096 80BD     		pop	{r7, pc}
 162              	.L4:
 163              		.align	2
 164              	.L3:
 165 0098 A502FF1F 		.word	536806053
 166 009c 00200240 		.word	1073881088
 167 00a0 20F0FF1F 		.word	536866848
 168 00a4 30F2FF1F 		.word	536867376
 169 00a8 00180040 		.word	1073747968
 170              		.cfi_endproc
 171              	.LFE130:
 173              		.section	.text.System_Initializes,"ax",%progbits
 174              		.align	1
 175              		.global	System_Initializes
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 180              	System_Initializes:
 181              	.LFB131:
 222:../firmware/CMSIS/device/system_n32g430.c **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 8


 223:../firmware/CMSIS/device/system_n32g430.c **** /**
 224:../firmware/CMSIS/device/system_n32g430.c **** *\*\name    System_Initializes.
 225:../firmware/CMSIS/device/system_n32g430.c **** *\*\fun     Setup the microcontroller system
 226:../firmware/CMSIS/device/system_n32g430.c **** *\*\        Initialize the Embedded Flash Interface, the PLL and update the
 227:../firmware/CMSIS/device/system_n32g430.c **** *\*\        SystemClockFrequency variable.
 228:../firmware/CMSIS/device/system_n32g430.c **** *\*\param   none.
 229:../firmware/CMSIS/device/system_n32g430.c **** *\*\return  none
 230:../firmware/CMSIS/device/system_n32g430.c **** *\*\note    This function should be used only after reset.
 231:../firmware/CMSIS/device/system_n32g430.c **** **/
 232:../firmware/CMSIS/device/system_n32g430.c **** void System_Initializes(void)
 233:../firmware/CMSIS/device/system_n32g430.c **** {
 182              		.loc 1 233 1
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 0
 185              		@ frame_needed = 1, uses_anonymous_args = 0
 186 0000 80B5     		push	{r7, lr}
 187              	.LCFI5:
 188              		.cfi_def_cfa_offset 8
 189              		.cfi_offset 7, -8
 190              		.cfi_offset 14, -4
 191 0002 00AF     		add	r7, sp, #0
 192              	.LCFI6:
 193              		.cfi_def_cfa_register 7
 234:../firmware/CMSIS/device/system_n32g430.c ****     /* FPU settings */
 235:../firmware/CMSIS/device/system_n32g430.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 236:../firmware/CMSIS/device/system_n32g430.c ****     /* set CP10 and CP11 Full Access */
 237:../firmware/CMSIS/device/system_n32g430.c ****     SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); 
 194              		.loc 1 237 8
 195 0004 2B4B     		ldr	r3, .L6
 196 0006 D3F88830 		ldr	r3, [r3, #136]
 197 000a 2A4A     		ldr	r2, .L6
 198              		.loc 1 237 16
 199 000c 43F47003 		orr	r3, r3, #15728640
 200 0010 C2F88830 		str	r3, [r2, #136]
 238:../firmware/CMSIS/device/system_n32g430.c **** #endif
 239:../firmware/CMSIS/device/system_n32g430.c **** 
 240:../firmware/CMSIS/device/system_n32g430.c ****     /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 241:../firmware/CMSIS/device/system_n32g430.c ****    /* Set HSIEN bit */
 242:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CTRL |= RCC_CTRL_HSIEN;            
 201              		.loc 1 242 8
 202 0014 284B     		ldr	r3, .L6+4
 203 0016 1B68     		ldr	r3, [r3]
 204 0018 274A     		ldr	r2, .L6+4
 205              		.loc 1 242 15
 206 001a 43F00103 		orr	r3, r3, #1
 207 001e 1360     		str	r3, [r2]
 243:../firmware/CMSIS/device/system_n32g430.c **** 
 244:../firmware/CMSIS/device/system_n32g430.c ****     /* Reset SCLKSW, AHBPRES, APB1PRES, APB2PRES and MCO bits */   
 245:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CFG &= ~(RCC_CFG_SCLKSW|RCC_CFG_AHBPRES|RCC_CFG_APB1PRES|RCC_CFG_APB2PRES|RCC_CFG_MCO);
 208              		.loc 1 245 8
 209 0020 254B     		ldr	r3, .L6+4
 210 0022 5A68     		ldr	r2, [r3, #4]
 211 0024 2449     		ldr	r1, .L6+4
 212              		.loc 1 245 14
 213 0026 254B     		ldr	r3, .L6+8
 214 0028 1340     		ands	r3, r3, r2
 215 002a 4B60     		str	r3, [r1, #4]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 9


 246:../firmware/CMSIS/device/system_n32g430.c **** 
 247:../firmware/CMSIS/device/system_n32g430.c ****     /* Reset HSEEN, CLKSSEN and PLLEN bits */
 248:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CTRL &= ~(RCC_CTRL_HSEEN|RCC_CTRL_CLKSSEN|RCC_CTRL_PLLEN);
 216              		.loc 1 248 8
 217 002c 224B     		ldr	r3, .L6+4
 218 002e 1B68     		ldr	r3, [r3]
 219 0030 214A     		ldr	r2, .L6+4
 220              		.loc 1 248 15
 221 0032 23F08473 		bic	r3, r3, #17301504
 222 0036 23F48033 		bic	r3, r3, #65536
 223 003a 1360     		str	r3, [r2]
 249:../firmware/CMSIS/device/system_n32g430.c **** 
 250:../firmware/CMSIS/device/system_n32g430.c ****     /* Reset HSEBP bit */
 251:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CTRL &= ~RCC_CTRL_HSEBP;
 224              		.loc 1 251 8
 225 003c 1E4B     		ldr	r3, .L6+4
 226 003e 1B68     		ldr	r3, [r3]
 227 0040 1D4A     		ldr	r2, .L6+4
 228              		.loc 1 251 15
 229 0042 23F48023 		bic	r3, r3, #262144
 230 0046 1360     		str	r3, [r2]
 252:../firmware/CMSIS/device/system_n32g430.c **** 
 253:../firmware/CMSIS/device/system_n32g430.c ****     /* Reset PLLSRC, PLLHSEPRES, PLLMULFCT bits */
 254:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CFG &= ~(RCC_CFG_PLLSRC|RCC_CFG_PLLHSEPRES|RCC_CFG_PLLMULFCT);
 231              		.loc 1 254 8
 232 0048 1B4B     		ldr	r3, .L6+4
 233 004a 5B68     		ldr	r3, [r3, #4]
 234 004c 1A4A     		ldr	r2, .L6+4
 235              		.loc 1 254 14
 236 004e 23F00363 		bic	r3, r3, #137363456
 237 0052 23F47023 		bic	r3, r3, #983040
 238 0056 5360     		str	r3, [r2, #4]
 255:../firmware/CMSIS/device/system_n32g430.c **** 
 256:../firmware/CMSIS/device/system_n32g430.c ****     /* Reset CFG2 register */
 257:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CFG2 = RCC_CFG2_ADC1MPRES_DIV8;
 239              		.loc 1 257 8
 240 0058 174B     		ldr	r3, .L6+4
 241              		.loc 1 257 15
 242 005a 4FF46052 		mov	r2, #14336
 243 005e DA62     		str	r2, [r3, #44]
 258:../firmware/CMSIS/device/system_n32g430.c **** 
 259:../firmware/CMSIS/device/system_n32g430.c ****     /* Reset PLLHSIPRE register */
 260:../firmware/CMSIS/device/system_n32g430.c ****     RCC->PLLHSIPRE |= RCC_PLLHSIPRE_PLLHSIPRE;
 244              		.loc 1 260 8
 245 0060 154B     		ldr	r3, .L6+4
 246 0062 1B6C     		ldr	r3, [r3, #64]
 247 0064 144A     		ldr	r2, .L6+4
 248              		.loc 1 260 20
 249 0066 43F00103 		orr	r3, r3, #1
 250 006a 1364     		str	r3, [r2, #64]
 261:../firmware/CMSIS/device/system_n32g430.c **** 
 262:../firmware/CMSIS/device/system_n32g430.c ****     /* Disable all interrupts and clear pending bits  */
 263:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CLKINT = (RCC_CLKINT_LSIRDICLR|RCC_CLKINT_LSERDICLR|RCC_CLKINT_HSIRDICLR
 251              		.loc 1 263 8
 252 006c 124B     		ldr	r3, .L6+4
 253              		.loc 1 263 17
 254 006e 144A     		ldr	r2, .L6+12
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 10


 255 0070 9A60     		str	r2, [r3, #8]
 264:../firmware/CMSIS/device/system_n32g430.c ****                   |RCC_CLKINT_HSERDICLR|RCC_CLKINT_PLLRDICLR
 265:../firmware/CMSIS/device/system_n32g430.c ****                   |RCC_CLKINT_CLKSSICLR|RCC_CLKINT_LSESSICLR);
 266:../firmware/CMSIS/device/system_n32g430.c **** 
 267:../firmware/CMSIS/device/system_n32g430.c ****     RCC->APB1PCLKEN |= RCC_APB1PCLKEN_PWREN;
 256              		.loc 1 267 8
 257 0072 114B     		ldr	r3, .L6+4
 258 0074 DB69     		ldr	r3, [r3, #28]
 259 0076 104A     		ldr	r2, .L6+4
 260              		.loc 1 267 21
 261 0078 43F08053 		orr	r3, r3, #268435456
 262 007c D361     		str	r3, [r2, #28]
 268:../firmware/CMSIS/device/system_n32g430.c ****     RCC->APB1PCLKEN &= (uint32_t)(~RCC_APB1PCLKEN_PWREN);
 263              		.loc 1 268 8
 264 007e 0E4B     		ldr	r3, .L6+4
 265 0080 DB69     		ldr	r3, [r3, #28]
 266 0082 0D4A     		ldr	r2, .L6+4
 267              		.loc 1 268 21
 268 0084 23F08053 		bic	r3, r3, #268435456
 269 0088 D361     		str	r3, [r2, #28]
 269:../firmware/CMSIS/device/system_n32g430.c **** 
 270:../firmware/CMSIS/device/system_n32g430.c ****     /* Enable ICACHE and Disable Prefetch Buffer */
 271:../firmware/CMSIS/device/system_n32g430.c ****      FLASH->AC |= (uint32_t)(FLASH_AC_ICAHEN);
 270              		.loc 1 271 11
 271 008a 0E4B     		ldr	r3, .L6+16
 272 008c 1B68     		ldr	r3, [r3]
 273 008e 0D4A     		ldr	r2, .L6+16
 274              		.loc 1 271 16
 275 0090 43F08003 		orr	r3, r3, #128
 276 0094 1360     		str	r3, [r2]
 272:../firmware/CMSIS/device/system_n32g430.c ****      FLASH->AC &= (~((uint32_t)FLASH_AC_PRFTBFEN));
 277              		.loc 1 272 11
 278 0096 0B4B     		ldr	r3, .L6+16
 279 0098 1B68     		ldr	r3, [r3]
 280 009a 0A4A     		ldr	r2, .L6+16
 281              		.loc 1 272 16
 282 009c 23F01003 		bic	r3, r3, #16
 283 00a0 1360     		str	r3, [r2]
 273:../firmware/CMSIS/device/system_n32g430.c **** 
 274:../firmware/CMSIS/device/system_n32g430.c **** #ifdef DATA_IN_ExtSRAM
 275:../firmware/CMSIS/device/system_n32g430.c ****     SystemInit_ExtMemCtl();
 276:../firmware/CMSIS/device/system_n32g430.c **** #endif /* DATA_IN_ExtSRAM */
 277:../firmware/CMSIS/device/system_n32g430.c **** 
 278:../firmware/CMSIS/device/system_n32g430.c ****     /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 279:../firmware/CMSIS/device/system_n32g430.c ****     /* Configure the Flash Latency cycles and enable prefetch buffer */
 280:../firmware/CMSIS/device/system_n32g430.c ****     System_Clock_Set();
 284              		.loc 1 280 5
 285 00a2 FFF7FEFF 		bl	System_Clock_Set
 281:../firmware/CMSIS/device/system_n32g430.c **** 
 282:../firmware/CMSIS/device/system_n32g430.c **** #ifdef VECT_TAB_SRAM
 283:../firmware/CMSIS/device/system_n32g430.c ****     SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 284:../firmware/CMSIS/device/system_n32g430.c **** #else
 285:../firmware/CMSIS/device/system_n32g430.c ****     SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 286              		.loc 1 285 8
 287 00a6 034B     		ldr	r3, .L6
 288              		.loc 1 285 15
 289 00a8 4FF00062 		mov	r2, #134217728
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 11


 290 00ac 9A60     		str	r2, [r3, #8]
 286:../firmware/CMSIS/device/system_n32g430.c **** #endif
 287:../firmware/CMSIS/device/system_n32g430.c **** }
 291              		.loc 1 287 1
 292 00ae 00BF     		nop
 293 00b0 80BD     		pop	{r7, pc}
 294              	.L7:
 295 00b2 00BF     		.align	2
 296              	.L6:
 297 00b4 00ED00E0 		.word	-536810240
 298 00b8 00100240 		.word	1073876992
 299 00bc 0CC07FF8 		.word	-125845492
 300 00c0 00009F04 		.word	77529088
 301 00c4 00200240 		.word	1073881088
 302              		.cfi_endproc
 303              	.LFE131:
 305              		.section	.text.System_Clock_Frequency_Update,"ax",%progbits
 306              		.align	1
 307              		.global	System_Clock_Frequency_Update
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
 312              	System_Clock_Frequency_Update:
 313              	.LFB132:
 288:../firmware/CMSIS/device/system_n32g430.c **** 
 289:../firmware/CMSIS/device/system_n32g430.c **** /**
 290:../firmware/CMSIS/device/system_n32g430.c **** *\*\name    System_Clock_Frequency_Update.
 291:../firmware/CMSIS/device/system_n32g430.c **** *\*\fun     Update SystemClockFrequency variable according to Clock Register Values.
 292:../firmware/CMSIS/device/system_n32g430.c **** *\*\         The SystemClockFrequency variable contains the core clock (HCLK), it can
 293:../firmware/CMSIS/device/system_n32g430.c **** *\*\         be used by the user application to setup the SysTick timer or
 294:../firmware/CMSIS/device/system_n32g430.c **** *\*\         configure other parameters.
 295:../firmware/CMSIS/device/system_n32g430.c **** *\*\param   none.
 296:../firmware/CMSIS/device/system_n32g430.c **** *\*\return  none
 297:../firmware/CMSIS/device/system_n32g430.c **** *\*\note    Each time the core clock (HCLK) changes, this function must be called
 298:../firmware/CMSIS/device/system_n32g430.c **** *\*\         to update SystemClockFrequency variable value. Otherwise, any
 299:../firmware/CMSIS/device/system_n32g430.c **** *\*\         configuration based on this variable will be incorrect.
 300:../firmware/CMSIS/device/system_n32g430.c **** *\*\
 301:../firmware/CMSIS/device/system_n32g430.c **** *\*\note    The system frequency computed by this function is not the real
 302:../firmware/CMSIS/device/system_n32g430.c **** *\*\         frequency in the chip. It is calculated based on the predefined
 303:../firmware/CMSIS/device/system_n32g430.c **** *\*\         constant and the selected clock source:
 304:../firmware/CMSIS/device/system_n32g430.c **** *\*\
 305:../firmware/CMSIS/device/system_n32g430.c **** *\*\           - If SYSCLK source is HSI, SystemClockFrequency will contain the HSI_VALUE
 306:../firmware/CMSIS/device/system_n32g430.c **** *\*\
 307:../firmware/CMSIS/device/system_n32g430.c **** *\*\           - If SYSCLK source is HSE, SystemClockFrequency will contain the HSE_VALUE
 308:../firmware/CMSIS/device/system_n32g430.c **** *\*\
 309:../firmware/CMSIS/device/system_n32g430.c **** *\*\           - If SYSCLK source is PLL, SystemClockFrequency will contain the
 310:../firmware/CMSIS/device/system_n32g430.c **** *\*\             HSE_VALUE or HSI_VALUE multiplied by the PLL factors.
 311:../firmware/CMSIS/device/system_n32g430.c **** *\*\
 312:../firmware/CMSIS/device/system_n32g430.c **** *\*\          HSI_VALUE is a constant defined in n32g430.h file (default value
 313:../firmware/CMSIS/device/system_n32g430.c **** *\*\             8 MHz) but the real value may vary depending on the variations
 314:../firmware/CMSIS/device/system_n32g430.c **** *\*\             in voltage and temperature.
 315:../firmware/CMSIS/device/system_n32g430.c **** *\*\
 316:../firmware/CMSIS/device/system_n32g430.c **** *\*\          HSE_VALUE is a constant defined in N32G430.h file (default value
 317:../firmware/CMSIS/device/system_n32g430.c **** *\*\              8 MHz, depedning on the product used), user has to ensure
 318:../firmware/CMSIS/device/system_n32g430.c **** *\*\              that HSE_VALUE is same as the real frequency of the crystal used.
 319:../firmware/CMSIS/device/system_n32g430.c **** *\*\              Otherwise, this function may have wrong result.
 320:../firmware/CMSIS/device/system_n32g430.c **** *\*\
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 12


 321:../firmware/CMSIS/device/system_n32g430.c **** *\*\         - The result of this function could be not correct when using
 322:../firmware/CMSIS/device/system_n32g430.c **** *\*\ fractional value for HSE crystal.
 323:../firmware/CMSIS/device/system_n32g430.c **** **/
 324:../firmware/CMSIS/device/system_n32g430.c **** void System_Clock_Frequency_Update(void)
 325:../firmware/CMSIS/device/system_n32g430.c **** {
 314              		.loc 1 325 1
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 16
 317              		@ frame_needed = 1, uses_anonymous_args = 0
 318              		@ link register save eliminated.
 319 0000 80B4     		push	{r7}
 320              	.LCFI7:
 321              		.cfi_def_cfa_offset 4
 322              		.cfi_offset 7, -4
 323 0002 85B0     		sub	sp, sp, #20
 324              	.LCFI8:
 325              		.cfi_def_cfa_offset 24
 326 0004 00AF     		add	r7, sp, #0
 327              	.LCFI9:
 328              		.cfi_def_cfa_register 7
 326:../firmware/CMSIS/device/system_n32g430.c ****     uint32_t temp_value = SYSCLOCK_SRC_HSI;
 329              		.loc 1 326 14
 330 0006 0023     		movs	r3, #0
 331 0008 BB60     		str	r3, [r7, #8]
 327:../firmware/CMSIS/device/system_n32g430.c ****     uint32_t pllmull_value = 0, pllsource_value = 0;
 332              		.loc 1 327 14
 333 000a 0023     		movs	r3, #0
 334 000c FB60     		str	r3, [r7, #12]
 335              		.loc 1 327 33
 336 000e 0023     		movs	r3, #0
 337 0010 7B60     		str	r3, [r7, #4]
 328:../firmware/CMSIS/device/system_n32g430.c **** 
 329:../firmware/CMSIS/device/system_n32g430.c ****     /* Get SYSCLK source
 330:../firmware/CMSIS/device/system_n32g430.c ****      * -------------------------------------------------------*/
 331:../firmware/CMSIS/device/system_n32g430.c ****     temp_value = RCC->CFG & RCC_CFG_SCLKSTS;
 338              		.loc 1 331 21
 339 0012 3B4B     		ldr	r3, .L20
 340 0014 5B68     		ldr	r3, [r3, #4]
 341              		.loc 1 331 16
 342 0016 03F00C03 		and	r3, r3, #12
 343 001a BB60     		str	r3, [r7, #8]
 332:../firmware/CMSIS/device/system_n32g430.c **** 
 333:../firmware/CMSIS/device/system_n32g430.c ****     switch (temp_value)
 344              		.loc 1 333 5
 345 001c BB68     		ldr	r3, [r7, #8]
 346 001e 082B     		cmp	r3, #8
 347 0020 11D0     		beq	.L9
 348 0022 BB68     		ldr	r3, [r7, #8]
 349 0024 082B     		cmp	r3, #8
 350 0026 52D8     		bhi	.L10
 351 0028 BB68     		ldr	r3, [r7, #8]
 352 002a 002B     		cmp	r3, #0
 353 002c 03D0     		beq	.L11
 354 002e BB68     		ldr	r3, [r7, #8]
 355 0030 042B     		cmp	r3, #4
 356 0032 04D0     		beq	.L12
 357 0034 4BE0     		b	.L10
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 13


 358              	.L11:
 334:../firmware/CMSIS/device/system_n32g430.c ****     {
 335:../firmware/CMSIS/device/system_n32g430.c ****         case SYSCLOCK_SRC_HSI: /* HSI used as system clock */
 336:../firmware/CMSIS/device/system_n32g430.c ****             SystemClockFrequency = HSI_VALUE;
 359              		.loc 1 336 34
 360 0036 334B     		ldr	r3, .L20+4
 361 0038 334A     		ldr	r2, .L20+8
 362 003a 1A60     		str	r2, [r3]
 337:../firmware/CMSIS/device/system_n32g430.c ****             break;
 363              		.loc 1 337 13
 364 003c 4BE0     		b	.L13
 365              	.L12:
 338:../firmware/CMSIS/device/system_n32g430.c ****         case SYSCLOCK_SRC_HSE: /* HSE used as system clock */
 339:../firmware/CMSIS/device/system_n32g430.c ****             SystemClockFrequency = HSE_VALUE;
 366              		.loc 1 339 34
 367 003e 314B     		ldr	r3, .L20+4
 368 0040 314A     		ldr	r2, .L20+8
 369 0042 1A60     		str	r2, [r3]
 340:../firmware/CMSIS/device/system_n32g430.c ****             break;
 370              		.loc 1 340 13
 371 0044 47E0     		b	.L13
 372              	.L9:
 341:../firmware/CMSIS/device/system_n32g430.c ****         case SYSCLOCK_SRC_PLL: /* PLL used as system clock */
 342:../firmware/CMSIS/device/system_n32g430.c **** 
 343:../firmware/CMSIS/device/system_n32g430.c ****             /* Get PLL clock source and multiplication factor
 344:../firmware/CMSIS/device/system_n32g430.c ****              * ----------------------*/
 345:../firmware/CMSIS/device/system_n32g430.c ****             pllmull_value   = RCC->CFG & RCC_CFG_PLLMULFCT;
 373              		.loc 1 345 34
 374 0046 2E4B     		ldr	r3, .L20
 375 0048 5A68     		ldr	r2, [r3, #4]
 376              		.loc 1 345 29
 377 004a 304B     		ldr	r3, .L20+12
 378 004c 1340     		ands	r3, r3, r2
 379 004e FB60     		str	r3, [r7, #12]
 346:../firmware/CMSIS/device/system_n32g430.c ****             pllsource_value = RCC->CFG & RCC_CFG_PLLSRC;
 380              		.loc 1 346 34
 381 0050 2B4B     		ldr	r3, .L20
 382 0052 5B68     		ldr	r3, [r3, #4]
 383              		.loc 1 346 29
 384 0054 03F48033 		and	r3, r3, #65536
 385 0058 7B60     		str	r3, [r7, #4]
 347:../firmware/CMSIS/device/system_n32g430.c **** 
 348:../firmware/CMSIS/device/system_n32g430.c ****             if ((pllmull_value & RCC_CFG_PLLMULFCT_4) == 0)
 386              		.loc 1 348 32
 387 005a FB68     		ldr	r3, [r7, #12]
 388 005c 03F00063 		and	r3, r3, #134217728
 389              		.loc 1 348 16
 390 0060 002B     		cmp	r3, #0
 391 0062 04D1     		bne	.L14
 349:../firmware/CMSIS/device/system_n32g430.c ****             {
 350:../firmware/CMSIS/device/system_n32g430.c ****                 // PLLMULFCT[4] = 0
 351:../firmware/CMSIS/device/system_n32g430.c ****                 pllmull_value = (pllmull_value >> 18) + 2; 
 392              		.loc 1 351 48
 393 0064 FB68     		ldr	r3, [r7, #12]
 394 0066 9B0C     		lsrs	r3, r3, #18
 395              		.loc 1 351 31
 396 0068 0233     		adds	r3, r3, #2
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 14


 397 006a FB60     		str	r3, [r7, #12]
 398 006c 04E0     		b	.L15
 399              	.L14:
 352:../firmware/CMSIS/device/system_n32g430.c ****             }
 353:../firmware/CMSIS/device/system_n32g430.c ****             else
 354:../firmware/CMSIS/device/system_n32g430.c ****             {
 355:../firmware/CMSIS/device/system_n32g430.c ****                 // PLLMULFCT[4] = 1
 356:../firmware/CMSIS/device/system_n32g430.c ****                 pllmull_value = ((pllmull_value >> 18) - 496) + 1; 
 400              		.loc 1 356 49
 401 006e FB68     		ldr	r3, [r7, #12]
 402 0070 9B0C     		lsrs	r3, r3, #18
 403              		.loc 1 356 31
 404 0072 A3F2EF13 		subw	r3, r3, #495
 405 0076 FB60     		str	r3, [r7, #12]
 406              	.L15:
 357:../firmware/CMSIS/device/system_n32g430.c ****             }
 358:../firmware/CMSIS/device/system_n32g430.c **** 
 359:../firmware/CMSIS/device/system_n32g430.c ****             if (pllsource_value == 0x00)
 407              		.loc 1 359 16
 408 0078 7B68     		ldr	r3, [r7, #4]
 409 007a 002B     		cmp	r3, #0
 410 007c 13D1     		bne	.L16
 360:../firmware/CMSIS/device/system_n32g430.c ****             {
 361:../firmware/CMSIS/device/system_n32g430.c ****                  /* HSI selected as PLL clock entry */
 362:../firmware/CMSIS/device/system_n32g430.c ****                 if ((RCC->PLLHSIPRE & RCC_PLLHSIPRE_PLLHSIPRE) != (uint32_t)RESET)
 411              		.loc 1 362 25
 412 007e 204B     		ldr	r3, .L20
 413 0080 1B6C     		ldr	r3, [r3, #64]
 414              		.loc 1 362 37
 415 0082 03F00103 		and	r3, r3, #1
 416              		.loc 1 362 20
 417 0086 002B     		cmp	r3, #0
 418 0088 06D0     		beq	.L17
 363:../firmware/CMSIS/device/system_n32g430.c ****                 { /* HSI oscillator clock divided by 2 */
 364:../firmware/CMSIS/device/system_n32g430.c ****                     SystemClockFrequency = (HSI_VALUE >> 1) * pllmull_value;
 419              		.loc 1 364 61
 420 008a FB68     		ldr	r3, [r7, #12]
 421 008c 204A     		ldr	r2, .L20+16
 422 008e 02FB03F3 		mul	r3, r2, r3
 423              		.loc 1 364 42
 424 0092 1C4A     		ldr	r2, .L20+4
 425 0094 1360     		str	r3, [r2]
 365:../firmware/CMSIS/device/system_n32g430.c ****                 }
 366:../firmware/CMSIS/device/system_n32g430.c ****                 else
 367:../firmware/CMSIS/device/system_n32g430.c ****                 {
 368:../firmware/CMSIS/device/system_n32g430.c ****                     SystemClockFrequency = HSI_VALUE * pllmull_value;
 369:../firmware/CMSIS/device/system_n32g430.c ****                 }
 370:../firmware/CMSIS/device/system_n32g430.c ****             }
 371:../firmware/CMSIS/device/system_n32g430.c ****             else
 372:../firmware/CMSIS/device/system_n32g430.c ****             {
 373:../firmware/CMSIS/device/system_n32g430.c ****                 /* HSE selected as PLL clock entry */
 374:../firmware/CMSIS/device/system_n32g430.c ****                 if ((RCC->CFG & RCC_CFG_PLLHSEPRES) != (uint32_t)RESET)
 375:../firmware/CMSIS/device/system_n32g430.c ****                 { /* HSE oscillator clock divided by 2 */
 376:../firmware/CMSIS/device/system_n32g430.c ****                     SystemClockFrequency = (HSE_VALUE >> 1) * pllmull_value;
 377:../firmware/CMSIS/device/system_n32g430.c ****                 }
 378:../firmware/CMSIS/device/system_n32g430.c ****                 else
 379:../firmware/CMSIS/device/system_n32g430.c ****                 {
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 15


 380:../firmware/CMSIS/device/system_n32g430.c ****                     SystemClockFrequency = HSE_VALUE * pllmull_value;
 381:../firmware/CMSIS/device/system_n32g430.c ****                 }
 382:../firmware/CMSIS/device/system_n32g430.c ****             }
 383:../firmware/CMSIS/device/system_n32g430.c **** 
 384:../firmware/CMSIS/device/system_n32g430.c ****             break;
 426              		.loc 1 384 13
 427 0096 1EE0     		b	.L13
 428              	.L17:
 368:../firmware/CMSIS/device/system_n32g430.c ****                 }
 429              		.loc 1 368 54
 430 0098 FB68     		ldr	r3, [r7, #12]
 431 009a 1B4A     		ldr	r2, .L20+8
 432 009c 02FB03F3 		mul	r3, r2, r3
 368:../firmware/CMSIS/device/system_n32g430.c ****                 }
 433              		.loc 1 368 42
 434 00a0 184A     		ldr	r2, .L20+4
 435 00a2 1360     		str	r3, [r2]
 436              		.loc 1 384 13
 437 00a4 17E0     		b	.L13
 438              	.L16:
 374:../firmware/CMSIS/device/system_n32g430.c ****                 { /* HSE oscillator clock divided by 2 */
 439              		.loc 1 374 25
 440 00a6 164B     		ldr	r3, .L20
 441 00a8 5B68     		ldr	r3, [r3, #4]
 374:../firmware/CMSIS/device/system_n32g430.c ****                 { /* HSE oscillator clock divided by 2 */
 442              		.loc 1 374 31
 443 00aa 03F40033 		and	r3, r3, #131072
 374:../firmware/CMSIS/device/system_n32g430.c ****                 { /* HSE oscillator clock divided by 2 */
 444              		.loc 1 374 20
 445 00ae 002B     		cmp	r3, #0
 446 00b0 06D0     		beq	.L19
 376:../firmware/CMSIS/device/system_n32g430.c ****                 }
 447              		.loc 1 376 61
 448 00b2 FB68     		ldr	r3, [r7, #12]
 449 00b4 164A     		ldr	r2, .L20+16
 450 00b6 02FB03F3 		mul	r3, r2, r3
 376:../firmware/CMSIS/device/system_n32g430.c ****                 }
 451              		.loc 1 376 42
 452 00ba 124A     		ldr	r2, .L20+4
 453 00bc 1360     		str	r3, [r2]
 454              		.loc 1 384 13
 455 00be 0AE0     		b	.L13
 456              	.L19:
 380:../firmware/CMSIS/device/system_n32g430.c ****                 }
 457              		.loc 1 380 54
 458 00c0 FB68     		ldr	r3, [r7, #12]
 459 00c2 114A     		ldr	r2, .L20+8
 460 00c4 02FB03F3 		mul	r3, r2, r3
 380:../firmware/CMSIS/device/system_n32g430.c ****                 }
 461              		.loc 1 380 42
 462 00c8 0E4A     		ldr	r2, .L20+4
 463 00ca 1360     		str	r3, [r2]
 464              		.loc 1 384 13
 465 00cc 03E0     		b	.L13
 466              	.L10:
 385:../firmware/CMSIS/device/system_n32g430.c **** 
 386:../firmware/CMSIS/device/system_n32g430.c ****         default:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 16


 387:../firmware/CMSIS/device/system_n32g430.c ****             SystemClockFrequency = HSI_VALUE;
 467              		.loc 1 387 34
 468 00ce 0D4B     		ldr	r3, .L20+4
 469 00d0 0D4A     		ldr	r2, .L20+8
 470 00d2 1A60     		str	r2, [r3]
 388:../firmware/CMSIS/device/system_n32g430.c ****         break;
 471              		.loc 1 388 9
 472 00d4 00BF     		nop
 473              	.L13:
 389:../firmware/CMSIS/device/system_n32g430.c ****     }
 390:../firmware/CMSIS/device/system_n32g430.c **** 
 391:../firmware/CMSIS/device/system_n32g430.c ****     /* Compute HCLK clock frequency ----------------*/
 392:../firmware/CMSIS/device/system_n32g430.c ****     /* Get HCLK prescaler */
 393:../firmware/CMSIS/device/system_n32g430.c ****     temp_value = AHBPrescTable[((RCC->CFG & RCC_CFG_AHBPRES) >> 4)];
 474              		.loc 1 393 37
 475 00d6 0A4B     		ldr	r3, .L20
 476 00d8 5B68     		ldr	r3, [r3, #4]
 477              		.loc 1 393 62
 478 00da 1B09     		lsrs	r3, r3, #4
 479 00dc 03F00F03 		and	r3, r3, #15
 480              		.loc 1 393 31
 481 00e0 0C4A     		ldr	r2, .L20+20
 482 00e2 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 483              		.loc 1 393 16
 484 00e4 BB60     		str	r3, [r7, #8]
 394:../firmware/CMSIS/device/system_n32g430.c ****     /* HCLK clock frequency */
 395:../firmware/CMSIS/device/system_n32g430.c ****     SystemClockFrequency >>= temp_value;
 485              		.loc 1 395 26
 486 00e6 074B     		ldr	r3, .L20+4
 487 00e8 1A68     		ldr	r2, [r3]
 488 00ea BB68     		ldr	r3, [r7, #8]
 489 00ec 22FA03F3 		lsr	r3, r2, r3
 490 00f0 044A     		ldr	r2, .L20+4
 491 00f2 1360     		str	r3, [r2]
 396:../firmware/CMSIS/device/system_n32g430.c **** }
 492              		.loc 1 396 1
 493 00f4 00BF     		nop
 494 00f6 1437     		adds	r7, r7, #20
 495              	.LCFI10:
 496              		.cfi_def_cfa_offset 4
 497 00f8 BD46     		mov	sp, r7
 498              	.LCFI11:
 499              		.cfi_def_cfa_register 13
 500              		@ sp needed
 501 00fa 5DF8047B 		ldr	r7, [sp], #4
 502              	.LCFI12:
 503              		.cfi_restore 7
 504              		.cfi_def_cfa_offset 0
 505 00fe 7047     		bx	lr
 506              	.L21:
 507              		.align	2
 508              	.L20:
 509 0100 00100240 		.word	1073876992
 510 0104 00000000 		.word	SystemClockFrequency
 511 0108 00127A00 		.word	8000000
 512 010c 00003C08 		.word	138149888
 513 0110 00093D00 		.word	4000000
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 17


 514 0114 00000000 		.word	AHBPrescTable
 515              		.cfi_endproc
 516              	.LFE132:
 518              		.section	.text.System_Clock_Set,"ax",%progbits
 519              		.align	1
 520              		.syntax unified
 521              		.thumb
 522              		.thumb_func
 524              	System_Clock_Set:
 525              	.LFB133:
 397:../firmware/CMSIS/device/system_n32g430.c **** 
 398:../firmware/CMSIS/device/system_n32g430.c **** /**
 399:../firmware/CMSIS/device/system_n32g430.c **** *\*\name    System_Clock_Set.
 400:../firmware/CMSIS/device/system_n32g430.c **** *\*\fun     Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 401:../firmware/CMSIS/device/system_n32g430.c **** *\*\param   none.
 402:../firmware/CMSIS/device/system_n32g430.c **** *\*\return  none
 403:../firmware/CMSIS/device/system_n32g430.c **** **/
 404:../firmware/CMSIS/device/system_n32g430.c **** static void System_Clock_Set(void)
 405:../firmware/CMSIS/device/system_n32g430.c **** {
 526              		.loc 1 405 1
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 24
 529              		@ frame_needed = 1, uses_anonymous_args = 0
 530 0000 80B5     		push	{r7, lr}
 531              	.LCFI13:
 532              		.cfi_def_cfa_offset 8
 533              		.cfi_offset 7, -8
 534              		.cfi_offset 14, -4
 535 0002 86B0     		sub	sp, sp, #24
 536              	.LCFI14:
 537              		.cfi_def_cfa_offset 32
 538 0004 00AF     		add	r7, sp, #0
 539              	.LCFI15:
 540              		.cfi_def_cfa_register 7
 406:../firmware/CMSIS/device/system_n32g430.c ****     volatile uint32_t temp_value,temp_value1 = 0;
 541              		.loc 1 406 34
 542 0006 0023     		movs	r3, #0
 543 0008 FB60     		str	r3, [r7, #12]
 407:../firmware/CMSIS/device/system_n32g430.c ****     volatile bool status_value      = 0;
 544              		.loc 1 407 19
 545 000a 0023     		movs	r3, #0
 546 000c FB72     		strb	r3, [r7, #11]
 408:../firmware/CMSIS/device/system_n32g430.c ****     volatile uint32_t counter_value = 0;
 547              		.loc 1 408 23
 548 000e 0023     		movs	r3, #0
 549 0010 7B60     		str	r3, [r7, #4]
 409:../firmware/CMSIS/device/system_n32g430.c ****     uint8_t id_version = 0;
 550              		.loc 1 409 13
 551 0012 0023     		movs	r3, #0
 552 0014 FB75     		strb	r3, [r7, #23]
 410:../firmware/CMSIS/device/system_n32g430.c **** 
 411:../firmware/CMSIS/device/system_n32g430.c **** #if ((SYSCLK_SRC == SYSCLK_USE_HSI) || (SYSCLK_SRC == SYSCLK_USE_HSI_PLL))
 412:../firmware/CMSIS/device/system_n32g430.c **** 
 413:../firmware/CMSIS/device/system_n32g430.c ****     /* Enable HSI */
 414:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CTRL |= ((uint32_t)RCC_CTRL_HSIEN);
 415:../firmware/CMSIS/device/system_n32g430.c **** 
 416:../firmware/CMSIS/device/system_n32g430.c ****     /* Wait till HSI is ready and if Time out is reached exit */
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 18


 417:../firmware/CMSIS/device/system_n32g430.c ****     do
 418:../firmware/CMSIS/device/system_n32g430.c ****     {
 419:../firmware/CMSIS/device/system_n32g430.c ****         status_value = RCC->CTRL & RCC_CTRL_HSIRDF;
 420:../firmware/CMSIS/device/system_n32g430.c ****         counter_value++;
 421:../firmware/CMSIS/device/system_n32g430.c ****     } while ((status_value == 0) && (counter_value != HSI_STARTUP_TIMEOUT));
 422:../firmware/CMSIS/device/system_n32g430.c **** 
 423:../firmware/CMSIS/device/system_n32g430.c ****     status_value = ((RCC->CTRL & RCC_CTRL_HSIRDF) != RESET);
 424:../firmware/CMSIS/device/system_n32g430.c ****     if (!status_value)
 425:../firmware/CMSIS/device/system_n32g430.c ****     {
 426:../firmware/CMSIS/device/system_n32g430.c ****         /* If HSI fails to start-up, the application will have wrong clock
 427:../firmware/CMSIS/device/system_n32g430.c ****          * configuration. User can add here some code to deal with this error */
 428:../firmware/CMSIS/device/system_n32g430.c ****         SystemClockFrequency = HSI_VALUE;
 429:../firmware/CMSIS/device/system_n32g430.c ****         return;
 430:../firmware/CMSIS/device/system_n32g430.c ****     }
 431:../firmware/CMSIS/device/system_n32g430.c **** 
 432:../firmware/CMSIS/device/system_n32g430.c **** #elif SYSCLK_SRC == SYSCLK_USE_HSE || SYSCLK_SRC == SYSCLK_USE_HSE_PLL
 433:../firmware/CMSIS/device/system_n32g430.c **** 
 434:../firmware/CMSIS/device/system_n32g430.c ****     /* Enable HSE */
 435:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CTRL |= ((uint32_t)RCC_CTRL_HSEEN);
 553              		.loc 1 435 8
 554 0016 534B     		ldr	r3, .L31
 555 0018 1B68     		ldr	r3, [r3]
 556 001a 524A     		ldr	r2, .L31
 557              		.loc 1 435 15
 558 001c 43F48033 		orr	r3, r3, #65536
 559 0020 1360     		str	r3, [r2]
 560              	.L24:
 436:../firmware/CMSIS/device/system_n32g430.c **** 
 437:../firmware/CMSIS/device/system_n32g430.c ****     /* Wait till HSE is ready and if Time out is reached exit */
 438:../firmware/CMSIS/device/system_n32g430.c ****     do
 439:../firmware/CMSIS/device/system_n32g430.c ****     {
 440:../firmware/CMSIS/device/system_n32g430.c ****         status_value = RCC->CTRL & RCC_CTRL_HSERDF;
 561              		.loc 1 440 27 discriminator 2
 562 0022 504B     		ldr	r3, .L31
 563 0024 1B68     		ldr	r3, [r3]
 564              		.loc 1 440 34 discriminator 2
 565 0026 03F40033 		and	r3, r3, #131072
 566 002a 002B     		cmp	r3, #0
 567 002c 14BF     		ite	ne
 568 002e 0123     		movne	r3, #1
 569 0030 0023     		moveq	r3, #0
 570 0032 DBB2     		uxtb	r3, r3
 571              		.loc 1 440 22 discriminator 2
 572 0034 FB72     		strb	r3, [r7, #11]
 441:../firmware/CMSIS/device/system_n32g430.c ****         counter_value++;
 573              		.loc 1 441 22 discriminator 2
 574 0036 7B68     		ldr	r3, [r7, #4]
 575 0038 0133     		adds	r3, r3, #1
 576 003a 7B60     		str	r3, [r7, #4]
 442:../firmware/CMSIS/device/system_n32g430.c ****     } while ((status_value == 0) && (counter_value != HSE_STARTUP_TIMEOUT));
 577              		.loc 1 442 28 discriminator 2
 578 003c FB7A     		ldrb	r3, [r7, #11]
 579 003e DBB2     		uxtb	r3, r3
 580 0040 83F00103 		eor	r3, r3, #1
 581 0044 DBB2     		uxtb	r3, r3
 582              		.loc 1 442 34 discriminator 2
 583 0046 002B     		cmp	r3, #0
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 19


 584 0048 03D0     		beq	.L23
 585              		.loc 1 442 52 discriminator 1
 586 004a 7B68     		ldr	r3, [r7, #4]
 587              		.loc 1 442 34 discriminator 1
 588 004c B3F5005F 		cmp	r3, #8192
 589 0050 E7D1     		bne	.L24
 590              	.L23:
 443:../firmware/CMSIS/device/system_n32g430.c **** 
 444:../firmware/CMSIS/device/system_n32g430.c ****     status_value = ((RCC->CTRL & RCC_CTRL_HSERDF) != RESET);
 591              		.loc 1 444 25
 592 0052 444B     		ldr	r3, .L31
 593 0054 1B68     		ldr	r3, [r3]
 594              		.loc 1 444 32
 595 0056 03F40033 		and	r3, r3, #131072
 596              		.loc 1 444 51
 597 005a 002B     		cmp	r3, #0
 598 005c 14BF     		ite	ne
 599 005e 0123     		movne	r3, #1
 600 0060 0023     		moveq	r3, #0
 601 0062 DBB2     		uxtb	r3, r3
 602              		.loc 1 444 18
 603 0064 FB72     		strb	r3, [r7, #11]
 445:../firmware/CMSIS/device/system_n32g430.c ****     if (!status_value)
 604              		.loc 1 445 9
 605 0066 FB7A     		ldrb	r3, [r7, #11]
 606 0068 DBB2     		uxtb	r3, r3
 607 006a 83F00103 		eor	r3, r3, #1
 608 006e DBB2     		uxtb	r3, r3
 609              		.loc 1 445 8
 610 0070 002B     		cmp	r3, #0
 611 0072 03D0     		beq	.L25
 446:../firmware/CMSIS/device/system_n32g430.c ****     {
 447:../firmware/CMSIS/device/system_n32g430.c ****         /* If HSE fails to start-up, the application will have wrong clock
 448:../firmware/CMSIS/device/system_n32g430.c ****          * configuration. User can add here some code to deal with this error */
 449:../firmware/CMSIS/device/system_n32g430.c ****         SystemClockFrequency = HSI_VALUE;
 612              		.loc 1 449 30
 613 0074 3C4B     		ldr	r3, .L31+4
 614 0076 3D4A     		ldr	r2, .L31+8
 615 0078 1A60     		str	r2, [r3]
 450:../firmware/CMSIS/device/system_n32g430.c ****         return;
 616              		.loc 1 450 9
 617 007a 6FE0     		b	.L22
 618              	.L25:
 451:../firmware/CMSIS/device/system_n32g430.c ****     }
 452:../firmware/CMSIS/device/system_n32g430.c **** #endif
 453:../firmware/CMSIS/device/system_n32g430.c **** 
 454:../firmware/CMSIS/device/system_n32g430.c ****     /* Flash wait state
 455:../firmware/CMSIS/device/system_n32g430.c ****         C version              D version
 456:../firmware/CMSIS/device/system_n32g430.c ****         0: HCLK <= 32M         0: HCLK <= 39M
 457:../firmware/CMSIS/device/system_n32g430.c ****         1: HCLK <= 64M         1: HCLK <= 78M
 458:../firmware/CMSIS/device/system_n32g430.c ****         2: HCLK <= 96M         2: HCLK <= 117M
 459:../firmware/CMSIS/device/system_n32g430.c ****         3: HCLK <= 128M        3: HCLK <= 128M
 460:../firmware/CMSIS/device/system_n32g430.c ****      */
 461:../firmware/CMSIS/device/system_n32g430.c ****     FLASH->AC &= (uint32_t)((uint32_t)~FLASH_AC_LATENCY);
 619              		.loc 1 461 10
 620 007c 3C4B     		ldr	r3, .L31+12
 621 007e 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 20


 622 0080 3B4A     		ldr	r2, .L31+12
 623              		.loc 1 461 15
 624 0082 23F00703 		bic	r3, r3, #7
 625 0086 1360     		str	r3, [r2]
 462:../firmware/CMSIS/device/system_n32g430.c ****     
 463:../firmware/CMSIS/device/system_n32g430.c ****     id_version = (uint8_t)(DBG->ID & 0x00FF);
 626              		.loc 1 463 31
 627 0088 3A4B     		ldr	r3, .L31+16
 628 008a 1B68     		ldr	r3, [r3]
 629              		.loc 1 463 16
 630 008c FB75     		strb	r3, [r7, #23]
 464:../firmware/CMSIS/device/system_n32g430.c ****     if(id_version <= 0x12)
 631              		.loc 1 464 7
 632 008e FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 633 0090 122B     		cmp	r3, #18
 634 0092 06D8     		bhi	.L27
 465:../firmware/CMSIS/device/system_n32g430.c ****     {
 466:../firmware/CMSIS/device/system_n32g430.c ****         FLASH->AC |= (uint32_t)((SYSCLK_FREQ - 1) / SYSCLK_FREQ_32M);
 635              		.loc 1 466 14
 636 0094 364B     		ldr	r3, .L31+12
 637 0096 1B68     		ldr	r3, [r3]
 638 0098 354A     		ldr	r2, .L31+12
 639              		.loc 1 466 19
 640 009a 43F00303 		orr	r3, r3, #3
 641 009e 1360     		str	r3, [r2]
 642 00a0 05E0     		b	.L28
 643              	.L27:
 467:../firmware/CMSIS/device/system_n32g430.c ****     }
 468:../firmware/CMSIS/device/system_n32g430.c ****     else
 469:../firmware/CMSIS/device/system_n32g430.c ****     {
 470:../firmware/CMSIS/device/system_n32g430.c ****         FLASH->AC |= (uint32_t)((SYSCLK_FREQ - 1) / SYSCLK_FREQ_39M);
 644              		.loc 1 470 14
 645 00a2 334B     		ldr	r3, .L31+12
 646 00a4 1B68     		ldr	r3, [r3]
 647 00a6 324A     		ldr	r2, .L31+12
 648              		.loc 1 470 19
 649 00a8 43F00303 		orr	r3, r3, #3
 650 00ac 1360     		str	r3, [r2]
 651              	.L28:
 471:../firmware/CMSIS/device/system_n32g430.c ****     }
 472:../firmware/CMSIS/device/system_n32g430.c ****         
 473:../firmware/CMSIS/device/system_n32g430.c **** 
 474:../firmware/CMSIS/device/system_n32g430.c ****     /* HCLK = SYSCLK */
 475:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CFG |= (uint32_t)RCC_CFG_AHBPRES_DIV1;
 652              		.loc 1 475 8
 653 00ae 2D4B     		ldr	r3, .L31
 654 00b0 2C4A     		ldr	r2, .L31
 655 00b2 5B68     		ldr	r3, [r3, #4]
 656              		.loc 1 475 14
 657 00b4 5360     		str	r3, [r2, #4]
 476:../firmware/CMSIS/device/system_n32g430.c **** 
 477:../firmware/CMSIS/device/system_n32g430.c ****     /* PCLK2 max 64M */
 478:../firmware/CMSIS/device/system_n32g430.c ****     if (SYSCLK_FREQ > SYSCLK_FREQ_64M) 
 479:../firmware/CMSIS/device/system_n32g430.c ****     {
 480:../firmware/CMSIS/device/system_n32g430.c ****         RCC->CFG |= (uint32_t)RCC_CFG_APB2PRES_DIV2;
 658              		.loc 1 480 12
 659 00b6 2B4B     		ldr	r3, .L31
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 21


 660 00b8 5B68     		ldr	r3, [r3, #4]
 661 00ba 2A4A     		ldr	r2, .L31
 662              		.loc 1 480 18
 663 00bc 43F40053 		orr	r3, r3, #8192
 664 00c0 5360     		str	r3, [r2, #4]
 481:../firmware/CMSIS/device/system_n32g430.c ****     }
 482:../firmware/CMSIS/device/system_n32g430.c ****     else
 483:../firmware/CMSIS/device/system_n32g430.c ****     {
 484:../firmware/CMSIS/device/system_n32g430.c ****         RCC->CFG |= (uint32_t)RCC_CFG_APB2PRES_DIV1;
 485:../firmware/CMSIS/device/system_n32g430.c ****     }
 486:../firmware/CMSIS/device/system_n32g430.c **** 
 487:../firmware/CMSIS/device/system_n32g430.c ****     /* PCLK1 max 32M */
 488:../firmware/CMSIS/device/system_n32g430.c ****     if (SYSCLK_FREQ > SYSCLK_FREQ_64M)
 489:../firmware/CMSIS/device/system_n32g430.c ****     {
 490:../firmware/CMSIS/device/system_n32g430.c ****         RCC->CFG |= (uint32_t)RCC_CFG_APB1PRES_DIV4;
 665              		.loc 1 490 12
 666 00c2 284B     		ldr	r3, .L31
 667 00c4 5B68     		ldr	r3, [r3, #4]
 668 00c6 274A     		ldr	r2, .L31
 669              		.loc 1 490 18
 670 00c8 43F4A063 		orr	r3, r3, #1280
 671 00cc 5360     		str	r3, [r2, #4]
 491:../firmware/CMSIS/device/system_n32g430.c ****     }
 492:../firmware/CMSIS/device/system_n32g430.c ****     else if (SYSCLK_FREQ > SYSCLK_FREQ_32M)
 493:../firmware/CMSIS/device/system_n32g430.c ****     {
 494:../firmware/CMSIS/device/system_n32g430.c ****         RCC->CFG |= (uint32_t)RCC_CFG_APB1PRES_DIV2;
 495:../firmware/CMSIS/device/system_n32g430.c ****     }
 496:../firmware/CMSIS/device/system_n32g430.c ****     else
 497:../firmware/CMSIS/device/system_n32g430.c ****     {
 498:../firmware/CMSIS/device/system_n32g430.c ****         RCC->CFG |= (uint32_t)RCC_CFG_APB1PRES_DIV1;
 499:../firmware/CMSIS/device/system_n32g430.c ****     }
 500:../firmware/CMSIS/device/system_n32g430.c **** 
 501:../firmware/CMSIS/device/system_n32g430.c **** #if SYSCLK_SRC == SYSCLK_USE_HSI
 502:../firmware/CMSIS/device/system_n32g430.c ****     /* Select HSI as system clock source */
 503:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CFG &= (uint32_t)((uint32_t) ~(RCC_CFG_SCLKSW));
 504:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CFG |= (uint32_t)RCC_CFG_SCLKSW_HSI;
 505:../firmware/CMSIS/device/system_n32g430.c **** 
 506:../firmware/CMSIS/device/system_n32g430.c ****     /* Wait till HSI is used as system clock source */
 507:../firmware/CMSIS/device/system_n32g430.c ****     while ((RCC->CFG & (uint32_t)RCC_CFG_SCLKSTS) != (uint32_t)SYSCLOCK_SRC_HSI)
 508:../firmware/CMSIS/device/system_n32g430.c ****     {
 509:../firmware/CMSIS/device/system_n32g430.c ****     }
 510:../firmware/CMSIS/device/system_n32g430.c **** #elif SYSCLK_SRC == SYSCLK_USE_HSE
 511:../firmware/CMSIS/device/system_n32g430.c ****     /* Select HSE as system clock source */
 512:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CFG &= (uint32_t)((uint32_t) ~(RCC_CFG_SCLKSW));
 513:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CFG |= (uint32_t)RCC_CFG_SCLKSW_HSE;
 514:../firmware/CMSIS/device/system_n32g430.c **** 
 515:../firmware/CMSIS/device/system_n32g430.c ****     /* Wait till HSE is used as system clock source */
 516:../firmware/CMSIS/device/system_n32g430.c ****     while ((RCC->CFG & (uint32_t)RCC_CFG_SCLKSTS) != (uint32_t)SYSCLOCK_SRC_HSE)
 517:../firmware/CMSIS/device/system_n32g430.c ****     {
 518:../firmware/CMSIS/device/system_n32g430.c ****     }
 519:../firmware/CMSIS/device/system_n32g430.c **** #elif SYSCLK_SRC == SYSCLK_USE_HSI_PLL || SYSCLK_SRC == SYSCLK_USE_HSE_PLL
 520:../firmware/CMSIS/device/system_n32g430.c ****     PLL_TrimValueLoad();
 672              		.loc 1 520 5
 673 00ce FFF7FEFF 		bl	PLL_TrimValueLoad
 521:../firmware/CMSIS/device/system_n32g430.c ****     /* clear bits */
 522:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CFG &= (uint32_t)((uint32_t) ~(RCC_CFG_PLLSRC | RCC_CFG_PLLHSEPRES | RCC_CFG_PLLMULFCT));
 674              		.loc 1 522 8
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 22


 675 00d2 244B     		ldr	r3, .L31
 676 00d4 5B68     		ldr	r3, [r3, #4]
 677 00d6 234A     		ldr	r2, .L31
 678              		.loc 1 522 14
 679 00d8 23F00363 		bic	r3, r3, #137363456
 680 00dc 23F47023 		bic	r3, r3, #983040
 681 00e0 5360     		str	r3, [r2, #4]
 523:../firmware/CMSIS/device/system_n32g430.c ****     RCC->PLLHSIPRE &= (uint32_t)((uint32_t) ~(RCC_PLLHSIPRE_PLLHSIPRE));
 682              		.loc 1 523 8
 683 00e2 204B     		ldr	r3, .L31
 684 00e4 1B6C     		ldr	r3, [r3, #64]
 685 00e6 1F4A     		ldr	r2, .L31
 686              		.loc 1 523 20
 687 00e8 23F00103 		bic	r3, r3, #1
 688 00ec 1364     		str	r3, [r2, #64]
 524:../firmware/CMSIS/device/system_n32g430.c **** 
 525:../firmware/CMSIS/device/system_n32g430.c ****     /* set PLL source */
 526:../firmware/CMSIS/device/system_n32g430.c ****     temp_value = RCC->CFG;
 689              		.loc 1 526 21
 690 00ee 1D4B     		ldr	r3, .L31
 691 00f0 5B68     		ldr	r3, [r3, #4]
 692              		.loc 1 526 16
 693 00f2 3B61     		str	r3, [r7, #16]
 527:../firmware/CMSIS/device/system_n32g430.c ****     temp_value |= (SYSCLK_SRC == SYSCLK_USE_HSI_PLL ? RCC_CFG_PLLSRC_HSI : RCC_CFG_PLLSRC_HSE);
 694              		.loc 1 527 16
 695 00f4 3B69     		ldr	r3, [r7, #16]
 696 00f6 43F48033 		orr	r3, r3, #65536
 697 00fa 3B61     		str	r3, [r7, #16]
 528:../firmware/CMSIS/device/system_n32g430.c **** 
 529:../firmware/CMSIS/device/system_n32g430.c ****     #if SYSCLK_SRC == SYSCLK_USE_HSI_PLL
 530:../firmware/CMSIS/device/system_n32g430.c ****         /* set PLLHSIPRES */
 531:../firmware/CMSIS/device/system_n32g430.c ****         temp_value1 |= (PLLSRC_DIV == 1 ? RCC_PLLHSIPRE_PLLHSIPRE_HSI : RCC_PLLHSIPRE_PLLHSIPRE_HSI
 532:../firmware/CMSIS/device/system_n32g430.c ****     #elif SYSCLK_SRC == SYSCLK_USE_HSE_PLL
 533:../firmware/CMSIS/device/system_n32g430.c ****         /* set PLLHSEPRES */
 534:../firmware/CMSIS/device/system_n32g430.c ****         temp_value |= (PLLSRC_DIV == 1 ? RCC_CFG_PLLHSEPRES_HSE : RCC_CFG_PLLHSEPRES_HSE_DIV2);
 698              		.loc 1 534 20
 699 00fc 3B69     		ldr	r3, [r7, #16]
 700 00fe 43F40033 		orr	r3, r3, #131072
 701 0102 3B61     		str	r3, [r7, #16]
 535:../firmware/CMSIS/device/system_n32g430.c ****     #endif
 536:../firmware/CMSIS/device/system_n32g430.c **** 
 537:../firmware/CMSIS/device/system_n32g430.c ****     /* set PLL multiply factor */
 538:../firmware/CMSIS/device/system_n32g430.c **** #if PLL_MUL <= PLL_MUL_FACTOR_16
 539:../firmware/CMSIS/device/system_n32g430.c ****     temp_value |= (PLL_MUL - 2) << RCC_PLLMULFCT_OFFSET; 
 540:../firmware/CMSIS/device/system_n32g430.c **** #else
 541:../firmware/CMSIS/device/system_n32g430.c ****     temp_value |= ((PLL_MUL - 17) << RCC_PLLMULFCT_OFFSET) | (1 << 27);
 702              		.loc 1 541 16
 703 0104 3B69     		ldr	r3, [r7, #16]
 704 0106 43F00363 		orr	r3, r3, #137363456
 705 010a 43F44023 		orr	r3, r3, #786432
 706 010e 3B61     		str	r3, [r7, #16]
 542:../firmware/CMSIS/device/system_n32g430.c **** #endif
 543:../firmware/CMSIS/device/system_n32g430.c **** 
 544:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CFG = temp_value;
 707              		.loc 1 544 8
 708 0110 144A     		ldr	r2, .L31
 709              		.loc 1 544 14
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 23


 710 0112 3B69     		ldr	r3, [r7, #16]
 711 0114 5360     		str	r3, [r2, #4]
 545:../firmware/CMSIS/device/system_n32g430.c ****     RCC->PLLHSIPRE = temp_value1;
 712              		.loc 1 545 8
 713 0116 134A     		ldr	r2, .L31
 714              		.loc 1 545 20
 715 0118 FB68     		ldr	r3, [r7, #12]
 716 011a 1364     		str	r3, [r2, #64]
 546:../firmware/CMSIS/device/system_n32g430.c **** 
 547:../firmware/CMSIS/device/system_n32g430.c ****     /* Enable PLL */
 548:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CTRL |= RCC_CTRL_PLLEN;
 717              		.loc 1 548 8
 718 011c 114B     		ldr	r3, .L31
 719 011e 1B68     		ldr	r3, [r3]
 720 0120 104A     		ldr	r2, .L31
 721              		.loc 1 548 15
 722 0122 43F08073 		orr	r3, r3, #16777216
 723 0126 1360     		str	r3, [r2]
 549:../firmware/CMSIS/device/system_n32g430.c **** 
 550:../firmware/CMSIS/device/system_n32g430.c ****     /* Wait till PLL is ready */
 551:../firmware/CMSIS/device/system_n32g430.c ****     while ((RCC->CTRL & RCC_CTRL_PLLRDF) == RESET) 
 724              		.loc 1 551 11
 725 0128 00BF     		nop
 726              	.L29:
 727              		.loc 1 551 16 discriminator 1
 728 012a 0E4B     		ldr	r3, .L31
 729 012c 1B68     		ldr	r3, [r3]
 730              		.loc 1 551 23 discriminator 1
 731 012e 03F00073 		and	r3, r3, #33554432
 732              		.loc 1 551 42 discriminator 1
 733 0132 002B     		cmp	r3, #0
 734 0134 F9D0     		beq	.L29
 552:../firmware/CMSIS/device/system_n32g430.c ****     {
 553:../firmware/CMSIS/device/system_n32g430.c ****     }
 554:../firmware/CMSIS/device/system_n32g430.c **** 
 555:../firmware/CMSIS/device/system_n32g430.c ****     /* Select PLL as system clock source */
 556:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CFG &= (uint32_t)((uint32_t) ~(RCC_CFG_SCLKSW));
 735              		.loc 1 556 8
 736 0136 0B4B     		ldr	r3, .L31
 737 0138 5B68     		ldr	r3, [r3, #4]
 738 013a 0A4A     		ldr	r2, .L31
 739              		.loc 1 556 14
 740 013c 23F00303 		bic	r3, r3, #3
 741 0140 5360     		str	r3, [r2, #4]
 557:../firmware/CMSIS/device/system_n32g430.c ****     RCC->CFG |= (uint32_t)RCC_CFG_SCLKSW_PLL;
 742              		.loc 1 557 8
 743 0142 084B     		ldr	r3, .L31
 744 0144 5B68     		ldr	r3, [r3, #4]
 745 0146 074A     		ldr	r2, .L31
 746              		.loc 1 557 14
 747 0148 43F00203 		orr	r3, r3, #2
 748 014c 5360     		str	r3, [r2, #4]
 558:../firmware/CMSIS/device/system_n32g430.c **** 
 559:../firmware/CMSIS/device/system_n32g430.c ****     /* Wait till PLL is used as system clock source */
 560:../firmware/CMSIS/device/system_n32g430.c ****     while ((RCC->CFG & (uint32_t)RCC_CFG_SCLKSTS) != (uint32_t)SYSCLOCK_SRC_PLL) 
 749              		.loc 1 560 11
 750 014e 00BF     		nop
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 24


 751              	.L30:
 752              		.loc 1 560 16 discriminator 1
 753 0150 044B     		ldr	r3, .L31
 754 0152 5B68     		ldr	r3, [r3, #4]
 755              		.loc 1 560 22 discriminator 1
 756 0154 03F00C03 		and	r3, r3, #12
 757              		.loc 1 560 51 discriminator 1
 758 0158 082B     		cmp	r3, #8
 759 015a F9D1     		bne	.L30
 760              	.L22:
 561:../firmware/CMSIS/device/system_n32g430.c ****     {
 562:../firmware/CMSIS/device/system_n32g430.c ****     }
 563:../firmware/CMSIS/device/system_n32g430.c **** #endif
 564:../firmware/CMSIS/device/system_n32g430.c **** }
 761              		.loc 1 564 1
 762 015c 1837     		adds	r7, r7, #24
 763              	.LCFI16:
 764              		.cfi_def_cfa_offset 8
 765 015e BD46     		mov	sp, r7
 766              	.LCFI17:
 767              		.cfi_def_cfa_register 13
 768              		@ sp needed
 769 0160 80BD     		pop	{r7, pc}
 770              	.L32:
 771 0162 00BF     		.align	2
 772              	.L31:
 773 0164 00100240 		.word	1073876992
 774 0168 00000000 		.word	SystemClockFrequency
 775 016c 00127A00 		.word	8000000
 776 0170 00200240 		.word	1073881088
 777 0174 002004E0 		.word	-536600576
 778              		.cfi_endproc
 779              	.LFE133:
 781              		.text
 782              	.Letext0:
 783              		.file 2 "d:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.3 rel1\\arm-none-eabi\\inclu
 784              		.file 3 "d:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.3 rel1\\arm-none-eabi\\inclu
 785              		.file 4 "../firmware/CMSIS/core/core_cm4.h"
 786              		.file 5 "../firmware/CMSIS/device/system_n32g430.h"
 787              		.file 6 "../firmware/CMSIS/device/n32g430.h"
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 system_n32g430.c
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:25     .data.SystemClockFrequency:00000000 SystemClockFrequency
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:22     .data.SystemClockFrequency:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:32     .rodata.AHBPrescTable:00000000 AHBPrescTable
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:29     .rodata.AHBPrescTable:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:36     .text.PLL_TrimValueLoad:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:42     .text.PLL_TrimValueLoad:00000000 PLL_TrimValueLoad
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:165    .text.PLL_TrimValueLoad:00000098 $d
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:174    .text.System_Initializes:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:180    .text.System_Initializes:00000000 System_Initializes
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:524    .text.System_Clock_Set:00000000 System_Clock_Set
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:297    .text.System_Initializes:000000b4 $d
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:306    .text.System_Clock_Frequency_Update:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:312    .text.System_Clock_Frequency_Update:00000000 System_Clock_Frequency_Update
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:509    .text.System_Clock_Frequency_Update:00000100 $d
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:519    .text.System_Clock_Set:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\cck5x6Nb.s:773    .text.System_Clock_Set:00000164 $d

NO UNDEFINED SYMBOLS
