#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("v220_address0", 14, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("v220_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("v220_q0", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("v221_address0", 20, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("v221_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("v221_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("v222_address0", 10, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("v222_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("v222_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("v223_address0", 20, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("v223_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("v223_q0", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("v224_address0", 10, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("v224_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("v224_q0", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("v225_address0", 20, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("v225_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("v225_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("v226_address0", 10, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("v226_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("v226_q0", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("v227_address0", 20, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("v227_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("v227_q0", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("v228_address0", 10, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("v228_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("v228_q0", 32, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("v229_address0", 22, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("v229_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("v229_q0", 32, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("v230_address0", 12, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("v230_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("v230_q0", 32, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("v231_address0", 22, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("v231_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("v231_q0", 32, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("v232_address0", 10, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("v232_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("v232_q0", 32, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("v233_address0", 10, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("v233_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("v233_q0", 32, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("v234_address0", 10, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("v234_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("v234_q0", 32, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("v235_address0", 10, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("v235_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("v235_q0", 32, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("v236_address0", 10, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("v236_ce0", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("v236_q0", 32, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("v237_address0", 14, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("v237_ce0", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("v237_we0", 1, hls_out, 17, "ap_memory", "mem_we", 1),
	Port_Property("v237_d0", 32, hls_out, 17, "ap_memory", "mem_din", 1),
};
const char* HLS_Design_Meta::dut_name = "Bert_layer";
