//////
/// don't edit! auto-generated by docc: cpu_wrp.h
////////////////////////////////////////////////////////////
#ifndef cpu_wrp_h
#define cpu_wrp_h (){}


#include "ctypes.h"

#pragma pack(1)
#ifdef __cplusplus
  extern "C" {
#endif

#ifndef _DOCC_H_BITOPS_
#define _DOCC_H_BITOPS_ (){}

    #define _bSETMASK_(b)                                      ((b)<32 ? (1<<((b)&31)) : 0)
    #define _NSETMASK_(msb,lsb)                                (_bSETMASK_((msb)+1)-_bSETMASK_(lsb))
    #define _bCLRMASK_(b)                                      (~_bSETMASK_(b))
    #define _NCLRMASK_(msb,lsb)                                (~_NSETMASK_(msb,lsb))
    #define _BFGET_(r,msb,lsb)                                 (_NSETMASK_((msb)-(lsb),0)&((r)>>(lsb)))
    #define _BFSET_(r,msb,lsb,v)                               do{ (r)&=_NCLRMASK_(msb,lsb); (r)|=_NSETMASK_(msb,lsb)&((v)<<(lsb)); }while(0)

#endif



//////
/// 
/// $INTERFACE CPU_REG                                  (4,4)
///     ###
///     * All the controls for CORTEXA53 system
///     ###
///     # # ----------------------------------------------------------
///     @ 0x00000 SRRESET_MP           (RW-)
///               ###
///               * Reset and that can recover by itself
///               ###
///               %unsigned 1  nRESETALL                 0x1
///                                    ###
///                                    * RESET the whole CPU
///                                    * 0 Apply reset to CPU
///                                    * 1 Do not apply reset to CPU
///                                    ###
///               %unsigned 1  nL2RESET                  0x1
///                                    ###
///                                    * Input L2 memory system reset:
///                                    * 0 Apply reset to shared L2 memory system controller.
///                                    * 1 Do not apply reset to shared L2 memory system controller.
///                                    ###
///               %unsigned 1  nPRESETDBG                0x1
///                                    ###
///                                    * APB reset, active-LOW:
///                                    * 0 Apply reset to APB interface.
///                                    * 1 Do not apply reset to APB interface.
///                                    ###
///               %%        29         # Stuffing bits...
///     @ 0x00004 SRRESET_0            (RW-)
///               ###
///               * Reset Core 0
///               ###
///               %unsigned 1  nCPUPORESET               0x1
///                                    ###
///                                    * Input Processor powerup reset:
///                                    * 0 Apply reset to all processor logic.
///                                    * 1 Do not apply reset to all processor logic.
///                                    ###
///               %unsigned 1  nCORERESET                0x1
///                                    ###
///                                    * Input Individual processor resets excluding Debug and ETM trace unit:
///                                    * 0 Apply reset to processor logicb.
///                                    * 1 Do not apply reset to processor logic.
///                                    ###
///               %%        30         # Stuffing bits...
///     @ 0x00008 SRRESET_1            (RW-)
///               ###
///               * Reset Core 1
///               ###
///               %unsigned 1  nCPUPORESET               0x1
///                                    ###
///                                    * Input Processor powerup reset:
///                                    * 0 Apply reset to all processor logic.
///                                    * 1 Do not apply reset to all processor logic.
///                                    ###
///               %unsigned 1  nCORERESET                0x1
///                                    ###
///                                    * Input Individual processor resets excluding Debug and ETM trace unit:
///                                    * 0 Apply reset to processor logicb.
///                                    * 1 Do not apply reset to processor logic.
///                                    ###
///               %%        30         # Stuffing bits...
///     @ 0x0000C SRRESET_2            (RW-)
///               ###
///               * Reset Core 2
///               ###
///               %unsigned 1  nCPUPORESET               0x1
///                                    ###
///                                    * Input Processor powerup reset:
///                                    * 0 Apply reset to all processor logic.
///                                    * 1 Do not apply reset to all processor logic.
///                                    ###
///               %unsigned 1  nCORERESET                0x1
///                                    ###
///                                    * Input Individual processor resets excluding Debug and ETM trace unit:
///                                    * 0 Apply reset to processor logicb.
///                                    * 1 Do not apply reset to processor logic.
///                                    ###
///               %%        30         # Stuffing bits...
///     @ 0x00010 SRRESET_3            (RW-)
///               ###
///               * Reset Core 3
///               ###
///               %unsigned 1  nCPUPORESET               0x1
///                                    ###
///                                    * Input Processor powerup reset:
///                                    * 0 Apply reset to all processor logic.
///                                    * 1 Do not apply reset to all processor logic.
///                                    ###
///               %unsigned 1  nCORERESET                0x1
///                                    ###
///                                    * Input Individual processor resets excluding Debug and ETM trace unit:
///                                    * 0 Apply reset to processor logicb.
///                                    * 1 Do not apply reset to processor logic.
///                                    ###
///               %%        30         # Stuffing bits...
///     @ 0x00014 RESET_MP             (RW-)
///               ###
///               * Reset and reset control signals, reset in this group will not reset itself
///               ###
///               %unsigned 1  nRESETALL                 0x0
///                                    ###
///                                    * RESET the whole CPU
///                                    * 0 Apply reset to CPU
///                                    * 1 Do not apply reset to CPU
///                                    ###
///               %unsigned 1  nL2RESET                  0x1
///                                    ###
///                                    * Input L2 memory system reset:
///                                    * 0 Apply reset to shared L2 memory system controller.
///                                    * 1 Do not apply reset to shared L2 memory system controller.
///                                    ###
///               %unsigned 1  nPRESETDBG                0x1
///                                    ###
///                                    * APB reset, active-LOW:
///                                    * 0 Apply reset to APB interface.
///                                    * 1 Do not apply reset to APB interface.
///                                    ###
///               %unsigned 1  L2RSTDISABLE              0x0
///                                    ###
///                                    * Input Disable automatic L2 cache invalidate at reset:
///                                    * 0 Hardware resets L2 cache.
///                                    * 1 Hardware does not reset L2 cache.
///                                    ###
///               %unsigned 1  RESETCPUTIMER             0x1
///                                    ###
///                                    * Reset CPU timer
///                                    * 0 resets
///                                    * 1 does not reset
///                                    ###
///               %unsigned 1  RESETPTMTIMER             0x1
///                                    ###
///                                    * Reset PTM timer
///                                    * 0 resets
///                                    * 1 does not reset
///                                    ###
///               %unsigned 1  nMBISTRESET               0x1
///                                    ###
///                                    * Reset MBIST
///                                    * 0 resets
///                                    * 1 does not reset
///                                    ###
///               %unsigned 1  L2_FNRST                  0x1
///                                    ###
///                                    * Reset L2 FNRST
///                                    * 0 resets
///                                    * 1 does not reset
///                                    ###
///               %%        24         # Stuffing bits...
///     @ 0x00018 RESET_0              (RW-)
///               ###
///               * Reset and reset control signals, reset in this group will not reset itself
///               ###
///               %unsigned 1  nCPUPORESET               0x1
///                                    ###
///                                    * Input Processor powerup reset:
///                                    * 0 Apply reset to all processor logic.
///                                    * 1 Do not apply reset to all processor logic.
///                                    ###
///               %unsigned 1  nCORERESET                0x1
///                                    ###
///                                    * Input Individual processor resets excluding Debug and ETM trace unit:
///                                    * 0 Apply reset to processor logicb.
///                                    * 1 Do not apply reset to processor logic.
///                                    ###
///               %unsigned 1  WARMRSTREQ                0x1
///                                    ###
///                                    * Output Processor warm reset request
///                                    * 0 Apply warm reset.
///                                    * 1 Do not apply warm reset.
///                                    ###
///               %%        29         # Stuffing bits...
///     @ 0x0001C RESET_1              (RW-)
///               ###
///               * Reset and reset control signals, reset in this group will not reset itself
///               ###
///               %unsigned 1  nCPUPORESET               0x1
///                                    ###
///                                    * Input Processor powerup reset:
///                                    * 0 Apply reset to all processor logic.
///                                    * 1 Do not apply reset to all processor logic.
///                                    ###
///               %unsigned 1  nCORERESET                0x1
///                                    ###
///                                    * Input Individual processor resets excluding Debug and ETM trace unit:
///                                    * 0 Apply reset to processor logicb.
///                                    * 1 Do not apply reset to processor logic.
///                                    ###
///               %unsigned 1  WARMRSTREQ                0x1
///                                    ###
///                                    * Output Processor warm reset request
///                                    * 0 Apply warm reset.
///                                    * 1 Do not apply warm reset.
///                                    ###
///               %%        29         # Stuffing bits...
///     @ 0x00020 RESET_2              (RW-)
///               ###
///               * Reset and reset control signals, reset in this group will not reset itself
///               ###
///               %unsigned 1  nCPUPORESET               0x1
///                                    ###
///                                    * Input Processor powerup reset:
///                                    * 0 Apply reset to all processor logic.
///                                    * 1 Do not apply reset to all processor logic.
///                                    ###
///               %unsigned 1  nCORERESET                0x1
///                                    ###
///                                    * Input Individual processor resets excluding Debug and ETM trace unit:
///                                    * 0 Apply reset to processor logicb.
///                                    * 1 Do not apply reset to processor logic.
///                                    ###
///               %unsigned 1  WARMRSTREQ                0x1
///                                    ###
///                                    * Output Processor warm reset request
///                                    * 0 Apply warm reset.
///                                    * 1 Do not apply warm reset.
///                                    ###
///               %%        29         # Stuffing bits...
///     @ 0x00024 RESET_3              (RW-)
///               ###
///               * Reset and reset control signals, reset in this group will not reset itself
///               ###
///               %unsigned 1  nCPUPORESET               0x1
///                                    ###
///                                    * Input Processor powerup reset:
///                                    * 0 Apply reset to all processor logic.
///                                    * 1 Do not apply reset to all processor logic.
///                                    ###
///               %unsigned 1  nCORERESET                0x1
///                                    ###
///                                    * Input Individual processor resets excluding Debug and ETM trace unit:
///                                    * 0 Apply reset to processor logicb.
///                                    * 1 Do not apply reset to processor logic.
///                                    ###
///               %unsigned 1  WARMRSTREQ                0x1
///                                    ###
///                                    * Output Processor warm reset request
///                                    * 0 Apply warm reset.
///                                    * 1 Do not apply warm reset.
///                                    ###
///               %%        29         # Stuffing bits...
///     @ 0x00028 CFG                  (RW-)
///               ###
///               * System controls of CPU. All the bits of this register are only sampled during reset of the CPU. Most of them should only be changed while the CPU is in reset.
///               ###
///               %unsigned 4  AA64nAA32                 0x0
///                                    ###
///                                    * Input Register width state:
///                                    * 0: AArch32.
///                                    * 1: AArch64.
///                                    * This pin is sampled only during reset of the processor.
///                                    * Bit0: core 0
///                                    * Bit1: core 1
///                                    * Bit2: core 2
///                                    * Bit3: core 3
///                                    ###
///               %unsigned 4  CFGEND                    0x0
///                                    ###
///                                    * Input Endianness configuration at reset. It sets the initial value of the EE bits in the CP15
///                                    * SCTLR_EL3 and SCTR_S registers:
///                                    * 0 EE bit is LOW.
///                                    * 1 EE bit is HIGH.
///                                    * This pin is sampled only during reset of the processor.
///                                    ###
///               %unsigned 4  CFGTE                     0x0
///                                    ###
///                                    * Input Enable T32 exceptions. It sets the initial value of the TE bit in the CP15 SCTLR register:
///                                    * 0 TE bit is LOW.
///                                    * 1 TE bit is HIGH.
///                                    * This pin is sampled only during reset of the processor.
///                                    ###
///               %unsigned 8  CLUSTERIDAFF1             0x0
///                                    ###
///                                    * Input Value read in the Cluster ID Affinity Level 1 field, MPIDR bits [15:8], of the CP15
///                                    * MPDIR register.
///                                    * These pins are sampled only during reset of the processor.
///                                    ###
///               %unsigned 8  CLUSTERIDAFF2             0x0
///                                    ###
///                                    * Input Value read in the Cluster ID Affinity Level 2 field, MPIDR bits [23:16], of the CP15
///                                    * MPDIR register.
///                                    * These pins are sampled only during reset of the processor.
///                                    ###
///               %unsigned 4  CRYPTODISABLE             0x0
///                                    ###
///                                    * Input Disables the Cryptography Extensions.
///                                    * This pin is sampled only during reset of the processor.
///                                    ###
///     # 0x0002C CFG1                 
///               %unsigned 4  VINITHI                   0xF
///                                    ###
///                                    * Input Location of the exception vectors at reset. It sets the initial value of the V bit in the CP15 SCTLR register:
///                                    * 0: Exception vectors start at address 0x00000000.
///                                    * 1: Exception vectors start at address 0xFFFF0000.
///                                    * This pin is sampled only during reset of the processor.
///                                    ###
///               %unsigned 8  RDMEMATTR                 0x0
///                                    ###
///                                    * Output Read request memory attributes.
///                                    ###
///               %unsigned 8  WRMEMATTR                 0x0
///                                    ###
///                                    * Output Write request memory attributes.
///                                    ###
///               %unsigned 1  ACINACTM                  0x0
///                                    ###
///                                    * Output Read request memory attributes.Input Snoop interface is inactive and not participating in coherency:
///                                    * 0 Snoop interface is active.
///                                    * 1 Snoop interface is inactive.
///                                    ###
///               %%        11         # Stuffing bits...
///     @ 0x00030 PWR_NO_RETENTION_MP  (RW-)
///               ###
///               * non-Retention power management signals
///               ###
///               %unsigned 1  CLREXMONREQ               0x0
///                                    ###
///                                    * Input Clearing of the external global exclusive monitor request. When this signal is asserted, it acts as a WFE wake-up event to all the processors in the MPCore device
///                                    ###
///               %unsigned 1  CLREXMONACK               0x0
///                                    ###
///                                    * Clearing of the external global exclusive monitor acknowledge
///                                    ###
///               %unsigned 1  EVENTI                    0x0
///                                    ###
///                                    * Input Event input for processor wake-up from WFE state
///                                    ###
///               %unsigned 1  EVENTO                    0x0
///                                    ###
///                                    * Output Event output. Active when a SEV instruction is executed
///                                    ###
///               %unsigned 1  STANDBYWFIL2              0x0
///               %unsigned 1  L2FLUSHREQ                0x0
///                                    ###
///                                    * Input L2 hardware flush request.
///                                    ###
///               %unsigned 1  L2FLUSHDONE               0x0
///                                    ###
///                                    * Output L2 hardware flush complete.
///                                    ###
///               %unsigned 1  SMPEN                     0x0
///               %%        24         # Stuffing bits...
///     @ 0x00034 PWR_NO_RETENTION_0   (RW-)
///               ###
///               * Core 0 non-Retention power management signals
///               ###
///               %unsigned 1  STANDBYWFI                0x0
///                                    ###
///                                    * Output Indicates whether a processor is in WFI low-power state:
///                                    * 0 Processor not in WFI low-power state.
///                                    * 1 Processor in WFI low-power state. This is the reset condition.
///                                    ###
///               %unsigned 1  STANDBYWFE                0x0
///                                    ###
///                                    * Output Indicates whether a processor is in WFE low-power state:
///                                    * 0 Processor not in WFE low-power state.
///                                    * 1 Processor in WFE low-power state.
///                                    ###
///               %unsigned 1  DBGNOPWRDWN               0x0
///                                    ###
///                                    * Output Processor no powerdown request
///                                    * 0 Do not request that the processor stays powered up.
///                                    * 1 Request that the processor stays powered up.
///                                    ###
///               %unsigned 1  DBGPWRUPREQ               0x0
///                                    ###
///                                    * Output Processor powerup request
///                                    * 0 Do not request processor to power up.
///                                    * 1 Request that the processor is not powered up.
///                                    ###
///               %unsigned 1  DBGPWRDUP                 0x1
///                                    ###
///                                    * Input Processor powered up
///                                    * 0 Processor is powered down.
///                                    * 1 Processor is powered up.
///                                    ###
///               %%        27         # Stuffing bits...
///     @ 0x00038 PWR_NO_RETENTION_1   (RW-)
///               ###
///               * Core 1 non-Retention power management signals
///               ###
///               %unsigned 1  STANDBYWFI                0x0
///                                    ###
///                                    * Output Indicates whether a processor is in WFI low-power state:
///                                    * 0 Processor not in WFI low-power state.
///                                    * 1 Processor in WFI low-power state. This is the reset condition.
///                                    ###
///               %unsigned 1  STANDBYWFE                0x0
///                                    ###
///                                    * Output Indicates whether a processor is in WFE low-power state:
///                                    * 0 Processor not in WFE low-power state.
///                                    * 1 Processor in WFE low-power state.
///                                    ###
///               %unsigned 1  DBGNOPWRDWN               0x0
///                                    ###
///                                    * Output Processor no powerdown request
///                                    * 0 Do not request that the processor stays powered up.
///                                    * 1 Request that the processor stays powered up.
///                                    ###
///               %unsigned 1  DBGPWRUPREQ               0x0
///                                    ###
///                                    * Output Processor powerup request
///                                    * 0 Do not request processor to power up.
///                                    * 1 Request that the processor is not powered up.
///                                    ###
///               %unsigned 1  DBGPWRDUP                 0x1
///                                    ###
///                                    * Input Processor powered up
///                                    * 0 Processor is powered down.
///                                    * 1 Processor is powered up.
///                                    ###
///               %%        27         # Stuffing bits...
///     @ 0x0003C PWR_NO_RETENTION_2   (RW-)
///               ###
///               * Core 2 non-Retention power management signals
///               ###
///               %unsigned 1  STANDBYWFI                0x0
///                                    ###
///                                    * Output Indicates whether a processor is in WFI low-power state:
///                                    * 0 Processor not in WFI low-power state.
///                                    * 1 Processor in WFI low-power state. This is the reset condition.
///                                    ###
///               %unsigned 1  STANDBYWFE                0x0
///                                    ###
///                                    * Output Indicates whether a processor is in WFE low-power state:
///                                    * 0 Processor not in WFE low-power state.
///                                    * 1 Processor in WFE low-power state.
///                                    ###
///               %unsigned 1  DBGNOPWRDWN               0x0
///                                    ###
///                                    * Output Processor no powerdown request
///                                    * 0 Do not request that the processor stays powered up.
///                                    * 1 Request that the processor stays powered up.
///                                    ###
///               %unsigned 1  DBGPWRUPREQ               0x0
///                                    ###
///                                    * Output Processor powerup request
///                                    * 0 Do not request processor to power up.
///                                    * 1 Request that the processor is not powered up.
///                                    ###
///               %unsigned 1  DBGPWRDUP                 0x1
///                                    ###
///                                    * Input Processor powered up
///                                    * 0 Processor is powered down.
///                                    * 1 Processor is powered up.
///                                    ###
///               %%        27         # Stuffing bits...
///     @ 0x00040 PWR_NO_RETENTION_3   (RW-)
///               ###
///               * Core 3 non-Retention power management signals
///               ###
///               %unsigned 1  STANDBYWFI                0x0
///                                    ###
///                                    * Output Indicates whether a processor is in WFI low-power state:
///                                    * 0 Processor not in WFI low-power state.
///                                    * 1 Processor in WFI low-power state. This is the reset condition.
///                                    ###
///               %unsigned 1  STANDBYWFE                0x0
///                                    ###
///                                    * Output Indicates whether a processor is in WFE low-power state:
///                                    * 0 Processor not in WFE low-power state.
///                                    * 1 Processor in WFE low-power state.
///                                    ###
///               %unsigned 1  DBGNOPWRDWN               0x0
///                                    ###
///                                    * Output Processor no powerdown request
///                                    * 0 Do not request that the processor stays powered up.
///                                    * 1 Request that the processor stays powered up.
///                                    ###
///               %unsigned 1  DBGPWRUPREQ               0x0
///                                    ###
///                                    * Output Processor powerup request
///                                    * 0 Do not request processor to power up.
///                                    * 1 Request that the processor is not powered up.
///                                    ###
///               %unsigned 1  DBGPWRDUP                 0x1
///                                    ###
///                                    * Input Processor powered up
///                                    * 0 Processor is powered down.
///                                    * 1 Processor is powered up.
///                                    ###
///               %%        27         # Stuffing bits...
///     @ 0x00044 PWR_RETENTION        (RW-)
///               ###
///               * Retention power management signals
///               ###
///               %unsigned 1  L2QACTIVE                 0x0
///                                    ###
///                                    * Output Indicates whether the L2 data RAMs are active
///                                    * L2QREQn Input Indicates that the power controller is ready to enter or exit retention for the L2 data
///                                    * RAMs
///                                    ###
///               %unsigned 1  L2QDENY                   0x0
///                                    ###
///                                    * Output Indicates that the L2 data RAMs deny the power controller retention request
///                                    ###
///               %unsigned 1  L2QACCEPTn                0x0
///                                    ###
///                                    * Output Indicates that the L2 data RAMs accept the power controller retention request
///                                    ###
///               %unsigned 1  L2QREQn                   0x1
///                                    ###
///                                    * Input Indicates that the power controller is ready to enter or exit retention for the L2 data
///                                    * RAMs
///                                    ###
///               %%        28         # Stuffing bits...
///     @ 0x00048 PWR_RETENTION_0      (RW-)
///               ###
///               * Core 0 Retention power management signals
///               ###
///               %unsigned 1  CPUQACTIVE                0x0
///                                    ###
///                                    * Output Indicates whether the referenced processor is active
///                                    ###
///               %unsigned 1  CPUQREQn                  0x1
///                                    ###
///                                    * Input Indicates that the power controller is ready to enter or exit retention for the referenced processor
///                                    ###
///               %unsigned 1  CPUQDENY                  0x0
///                                    ###
///                                    * Output Indicates that the referenced processor denies the power controller retention request
///                                    ###
///               %unsigned 1  CPUQACCEPTn               0x0
///                                    ###
///                                    * Output Indicates that the referenced processor accepts the power controller retention request
///                                    ###
///               %%        28         # Stuffing bits...
///     @ 0x0004C PWR_RETENTION_1      (RW-)
///               ###
///               * Core 1 Retention power management signals
///               ###
///               %unsigned 1  CPUQACTIVE                0x0
///                                    ###
///                                    * Output Indicates whether the referenced processor is active
///                                    ###
///               %unsigned 1  CPUQREQn                  0x1
///                                    ###
///                                    * Input Indicates that the power controller is ready to enter or exit retention for the referenced processor
///                                    ###
///               %unsigned 1  CPUQDENY                  0x0
///                                    ###
///                                    * Output Indicates that the referenced processor denies the power controller retention request
///                                    ###
///               %unsigned 1  CPUQACCEPTn               0x0
///                                    ###
///                                    * Output Indicates that the referenced processor accepts the power controller retention request
///                                    ###
///               %%        28         # Stuffing bits...
///     @ 0x00050 PWR_RETENTION_2      (RW-)
///               ###
///               * Core 2 Retention power management signals
///               ###
///               %unsigned 1  CPUQACTIVE                0x0
///                                    ###
///                                    * Output Indicates whether the referenced processor is active
///                                    ###
///               %unsigned 1  CPUQREQn                  0x1
///                                    ###
///                                    * Input Indicates that the power controller is ready to enter or exit retention for the referenced processor
///                                    ###
///               %unsigned 1  CPUQDENY                  0x0
///                                    ###
///                                    * Output Indicates that the referenced processor denies the power controller retention request
///                                    ###
///               %unsigned 1  CPUQACCEPTn               0x0
///                                    ###
///                                    * Output Indicates that the referenced processor accepts the power controller retention request
///                                    ###
///               %%        28         # Stuffing bits...
///     @ 0x00054 PWR_RETENTION_3      (RW-)
///               ###
///               * Core 3 Retention power management signals
///               ###
///               %unsigned 1  CPUQACTIVE                0x0
///                                    ###
///                                    * Output Indicates whether the referenced processor is active
///                                    ###
///               %unsigned 1  CPUQREQn                  0x1
///                                    ###
///                                    * Input Indicates that the power controller is ready to enter or exit retention for the referenced processor
///                                    ###
///               %unsigned 1  CPUQDENY                  0x0
///                                    ###
///                                    * Output Indicates that the referenced processor denies the power controller retention request
///                                    ###
///               %unsigned 1  CPUQACCEPTn               0x0
///                                    ###
///                                    * Output Indicates that the referenced processor accepts the power controller retention request
///                                    ###
///               %%        28         # Stuffing bits...
///     @ 0x00058 ACE_CHI              (RW-)
///               ###
///               * interface signals that both ACE and CHI use.
///               ###
///               %unsigned 1  BROADCASTCACHEMAINT       0x0
///                                    ###
///                                    * Input Enable broadcasting of cache maintenance operations to downstream caches:
///                                    * 0 Cache maintenance operations are not broadcast to downstream caches.
///                                    * 1 Cache maintenance operations are broadcast to downstream caches.
///                                    * This pin is sampled only during reset of the Cortex-A73 MPCore processor.
///                                    ###
///               %unsigned 1  BROADCASTCACHEMAINTPOU    0x0
///                                    ###
///                                    * Enable broadcasting of cache maintenance by Modified Virtual Address (MVA) to
///                                    * the Point of Unification (PoU) :
///                                    * 0 Cache maintenance operations by MVA to PoU are not broadcast to other
///                                    * clusters .
///                                    * 1 Cache maintenance operations by MVA to PoU are broadcast to other
///                                    * cluster .
///                                    * This pin is sampled only during reset of the Cortex-A73 MPCore processor.
///                                    ###
///               %unsigned 1  BROADCASTINNER            0x0
///                                    ###
///                                    * Input Enable broadcasting of Inner Shareable transactions:
///                                    * 0 Inner Shareable transactions are not broadcast externally.
///                                    * 1 Inner Shareable transactions are broadcast externally.
///                                    * If BROADCASTINNER is tied HIGH, you must also tie BROADCASTOUTER
///                                    * HIGH.
///                                    * This pin is sampled only during reset of the Cortex-A53 MPCore processor.
///                                    ###
///               %unsigned 1  BROADCASTOUTER            0x0
///                                    ###
///                                    * Input Enable broadcasting of outer shareable transactions:
///                                    * 0 Outer Shareable transactions are not broadcast externally.
///                                    * 1 Outer Shareable transactions are broadcast externally.
///                                    * This pin is sampled only during reset of the Cortex-A53 MPCore processor.
///                                    ###
///               %unsigned 1  SYSBARDISABLE             0x1
///                                    ###
///                                    * Disable broadcasting of barriers onto the system bus:
///                                    * 0 Barriers are broadcast onto the system bus. This requires an AMBA4 ACE, or
///                                    * AMBA5 CHI, interconnect.
///                                    * 1 Barriers are not broadcast onto the system bus. This is compatible with an
///                                    * AXI3 interconnect and most AMBA4 interconnects.a
///                                    * This pin is sampled only during reset of the Cortex-A53 MPCore processor
///                                    ###
///               %%        27         # Stuffing bits...
///     @ 0x0005C DEBUG                (RW-)
///               ###
///               * miscellaneous Debug signals
///               ###
///               %unsigned 28 DBGROMADDR                0x0
///                                    ###
///                                    * Input Debug ROM base address.
///                                    * Specifies bits[39:12] of the ROM table physical address.
///                                    * If the address cannot be determined, tie this signal LOW.
///                                    * This pin is sampled only during reset of the processor.
///                                    * (Not Used)
///                                    ###
///               %unsigned 1  DBGROMADDRV               0x1
///                                    ###
///                                    * Input Debug ROM base address valid.
///                                    * If the debug ROM address cannot be determined, tie this signal LOW.
///                                    * This pin is sampled only during reset of the processor.
///                                    * DBGACK[CN:0] Output Debug acknowledge:
///                                    * 0 External debug request not acknowledged.
///                                    * 1 External debug request acknowledged.
///                                    ###
///               %%        3          # Stuffing bits...
///     # 0x00060 DEBUG1               
///               %unsigned 4  DBGACK                    0x0
///                                    ###
///                                    * Debug acknowledge:
///                                    * 0 External debug request not acknowledged.
///                                    * 1 External debug request acknowledged.
///                                    ###
///               %unsigned 4  nCOMMIRQ                  0x0
///                                    ###
///                                    * Output Communications channel receive or transmit interrupt request
///                                    * 0 Request interrupt.
///                                    * 1 No interrupt request.
///                                    ###
///               %unsigned 4  COMMRX                    0x0
///                                    ###
///                                    * Output Communications channel receive. Receive portion of Data Transfer Register full flag:
///                                    * 0 Empty.
///                                    * 1 Full.
///                                    ###
///               %unsigned 4  COMMTX                    0x0
///                                    ###
///                                    * Output Communication transmit channel. Transmit portion of Data Transfer Register empty
///                                    * flag:
///                                    * 0 Full.
///                                    * 1 Empty.
///                                    ###
///               %unsigned 4  EDBGRQ                    0x0
///                                    ###
///                                    * Input External debug request:
///                                    * 0 No external debug request.
///                                    * 1 External debug request.
///                                    * The processor treats the EDBGRQ input as level-sensitive. The EDBGRQ input must
///                                    * be asserted until the processor asserts DBGACK.
///                                    ###
///               %unsigned 4  DBGEN                     0xF
///                                    ###
///                                    * Input Invasive debug enable:
///                                    * 0 Not enabled.
///                                    * 1 Enabled.
///                                    ###
///               %unsigned 4  NIDEN                     0xF
///                                    ###
///                                    * Input Non-invasive debug enable:
///                                    * 0 Not enabled.
///                                    * 1 Enabled.
///                                    * SPIDEN[CN:0] Input Secure privileged invasive debug enable:
///                                    * 0 Not enabled.
///                                    * 1 Enabled.
///                                    ###
///               %unsigned 4  SPIDEN                    0xF
///                                    ###
///                                    * Input Secure privileged invasive debug enable:
///                                    * 0 Not enabled.
///                                    * 1 Enabled.
///                                    ###
///     # 0x00064 DEBUG2               
///               %unsigned 4  SPNIDEN                   0xF
///                                    ###
///                                    * Input Secure privileged non-invasive debug enable:
///                                    * 0 Not enabled.
///                                    * 1 Enabled.
///                                    ###
///               %unsigned 4  DBGRSTREQ                 0x0
///                                    ###
///                                    * Output Warm reset request.
///                                    ###
///               %unsigned 4  DBGNOPWRDWN               0x0
///                                    ###
///                                    * Output No powerdown request:
///                                    * 0 On a powerdown request, the SoC power controller powers down the
///                                    * processor.
///                                    * 1 On a powerdown request, the SoC power controller does not power
///                                    * down the processor.
///                                    ###
///               %unsigned 4  DBGPWRUPREQ               0x0
///                                    ###
///                                    * Output Power up request:
///                                    * 0 Power down debug request to the power controller.
///                                    * 1 Power up request to the power controller.
///                                    ###
///               %unsigned 1  DBGL1RSTDISABLE           0x0
///                                    ###
///                                    * Input Disable L1 data cache automatic invalidate on reset functionality:
///                                    * 0 Enable automatic invalidation of L1 data cache on reset.
///                                    * 1 Disable automatic invalidation of L1 data cache on reset.
///                                    * This pin is sampled only during reset of the processor.
///                                    ###
///               %%        15         # Stuffing bits...
///     @ 0x00068 DFT                  (RW-)
///               ###
///               * CPU DFTControl
///               ###
///               %unsigned 1  DFTRAMHOLD                0x0
///                                    ###
///                                    * Disable the RAM chip select during scan testing
///                                    ###
///               %unsigned 1  DFTMCPHOLD                0x0
///                                    ###
///                                    * Disable Multicycle Paths on RAM interfaces
///                                    ###
///               %%        30         # Stuffing bits...
///     @ 0x0006C GIC                  (RW-)
///               ###
///               * GIC signals that are not used
///               ###
///               %unsigned 4  nSEI                      0xF
///                                    ###
///                                    * System Error Interrupt request. Active-LOW, edge sensitive.
///                                    ###
///               %unsigned 4  nVSEI                     0xF
///                                    ###
///                                    * Virtual System Error Interrupt request. Active-LOW
///                                    ###
///               %unsigned 4  nREI                      0xF
///                                    ###
///                                    * RAM Error Interrupt request. Active-LOW
///                                    ###
///               %unsigned 4  nVCPUMNTIRQ               0x0
///                                    ###
///                                    * Output Virtual CPU interface maintenance interrupt PPI output.
///                                    ###
///               %unsigned 1  GICCDISABLE               0x1
///                                    ###
///                                    * Globally disables the CPU interface logic and routes the “External” signals directly to the
///                                    * processor.
///                                    * Required to enable use of non-ARM interrupt controllers.
///                                    ###
///               %unsigned 1  ICDTVALID                 0x0
///                                    ###
///                                    * Input AXI4 Stream Protocol signal. Distributor to GIC CPU Interface messages. TVALID
///                                    * indicates that the master is driving a valid transfer.
///                                    ###
///               %unsigned 1  ICDTREADY                 0x0
///                                    ###
///                                    * Output AXI4 Stream Protocol signal. Distributor to GIC CPU Interface messages. TREADY
///                                    * indicates that the slave can accept a transfer in the current cycle.
///                                    ###
///               %%        13         # Stuffing bits...
///     # 0x00070 GIC1                 
///               %unsigned 16 ICDTDATA                  0x0
///                                    ###
///                                    * Input AXI4 Stream Protocol signal. Distributor to GIC CPU Interface messages. TDATA is the
///                                    * primary payload that is used to provide the data that is passing across the interface.
///                                    ###
///               %unsigned 1  ICDTLAST                  0x0
///                                    ###
///                                    * Input AXI4 Stream Protocol signal. Distributor to GIC CPU Interface messages. TLAST
///                                    * indicates the boundary of a packet.
///                                    ###
///               %unsigned 2  ICDTDEST                  0x0
///                                    ###
///                                    * Input AXI4 Stream Protocol signal. Distributor to GIC CPU Interface messages. TDEST
///                                    * provides routing information for the data stream.
///                                    ###
///               %unsigned 1  ICCTVALID                 0x0
///                                    ###
///                                    * Output AXI4 Stream Protocol signal. GIC CPU Interface to Distributor messages. TVALID
///                                    * indicates that the master is driving a valid transfer.
///                                    ###
///               %unsigned 1  ICCTREADY                 0x0
///                                    ###
///                                    * Input AXI4 Stream Protocol signal. GIC CPU Interface to Distributor messages. TREADY
///                                    * indicates that the slave can accept a transfer in the current cycle.
///                                    ###
///               %%        11         # Stuffing bits...
///     # 0x00074 GIC2                 
///               %unsigned 16 ICCTDATA                  0x0
///                                    ###
///                                    * Output AXI4 Stream Protocol signal. GIC CPU Interface to Distributor messages. TDATA is the
///                                    * primary payload that is used to provide the data that is passing across the interface
///                                    ###
///               %unsigned 1  ICCTLAST                  0x0
///                                    ###
///                                    * Output AXI4 Stream Protocol signal. GIC CPU Interface to Distributor messages. TLAST
///                                    * indicates the boundary of a packet.
///                                    ###
///               %unsigned 2  ICCTID                    0x0
///                                    ###
///                                    * Output AXI4 Stream Protocol signal. GIC CPU Interface to Distributor. TID is the data stream
///                                    * identifier that indicates different streams of data.
///                                    ###
///               %%        13         # Stuffing bits...
///     @ 0x00078 CNT                  (RW-)
///               ###
///               * Generic Timer Signals
///               ###
///               %unsigned 1  CNTCLKEN                  0x1
///                                    ###
///                                    * Input Counter clock enable.
///                                    * This clock enable must be inserted one cycle before the CNTVALUEB bus.
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x0007C ETM                  (RW-)
///               ###
///               * miscellaneous ETM trace unit signals
///               ###
///               %unsigned 1  SYNCREQM0                 0x0
///                                    ###
///                                    * Synchronization request from trace sink
///                                    ###
///               %unsigned 1  SYNCREQM1                 0x0
///                                    ###
///                                    * Synchronization request from trace sink
///                                    ###
///               %unsigned 1  SYNCREQM2                 0x0
///                                    ###
///                                    * Synchronization request from trace sink
///                                    ###
///               %unsigned 1  SYNCREQM3                 0x0
///                                    ###
///                                    * Synchronization request from trace sink
///                                    ###
///               %%        28         # Stuffing bits...
///     @ 0x00080 PMU                  (RW-)
///               ###
///               * PMU interfacet signals
///               ###
///               %unsigned 32 PMUEVENT0                 0x0
///                                    ###
///                                    * Output PMU event bus
///                                    ###
///     # 0x00084 PMU1                 
///               %unsigned 6  PMUEVENT0_MSB             0x0
///                                    ###
///                                    * Output PMU event bus [37:32]
///                                    ###
///               %%        26         # Stuffing bits...
///     # 0x00088 PMU2                 
///               %unsigned 32 PMUEVENT1                 0x0
///                                    ###
///                                    * Output PMU event bus
///                                    ###
///     # 0x0008C PMU3                 
///               %unsigned 6  PMUEVENT1_MSB             0x0
///                                    ###
///                                    * Output PMU event bus [37:32]
///                                    ###
///               %%        26         # Stuffing bits...
///     # 0x00090 PMU4                 
///               %unsigned 32 PMUEVENT2                 0x0
///                                    ###
///                                    * Output PMU event bus
///                                    ###
///     # 0x00094 PMU5                 
///               %unsigned 6  PMUEVENT2_MSB             0x0
///                                    ###
///                                    * Output PMU event bus [37:32]
///                                    ###
///               %%        26         # Stuffing bits...
///     # 0x00098 PMU6                 
///               %unsigned 32 PMUEVENT3                 0x0
///                                    ###
///                                    * Output PMU event bus
///                                    ###
///     # 0x0009C PMU7                 
///               %unsigned 6  PMUEVENT3_MSB             0x0
///                                    ###
///                                    * Output PMU event bus [37:32]
///                                    ###
///               %%        26         # Stuffing bits...
///     @ 0x000A0 PWRSW_0              (RW-)
///               ###
///               * Core 0 PWRSW ctrl
///               ###
///               %unsigned 1  PWRSW_CNTRL1_I            0x1
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  PWRSW_CNTRL2_I            0x1
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  PWRSW_ACK1_O              0x0
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  PWRSW_ACK2_O              0x0
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  nCPU_ISO_MODE_EN_         0x1
///                                    ###
///                                    * 0: ISOLATION ENABLE
///                                    * 1: ISOLATION DISABLE
///                                    ###
///               %%        27         # Stuffing bits...
///     @ 0x000A4 PWRSW_1              (RW-)
///               ###
///               * Core 1 PWRSW ctrl
///               ###
///               %unsigned 1  PWRSW_CNTRL1_I            0x1
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  PWRSW_CNTRL2_I            0x1
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  PWRSW_ACK1_O              0x0
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  PWRSW_ACK2_O              0x0
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  nCPU_ISO_MODE_EN_         0x1
///                                    ###
///                                    * 0: ISOLATION ENABLE
///                                    * 1: ISOLATION DISABLE
///                                    ###
///               %%        27         # Stuffing bits...
///     @ 0x000A8 PWRSW_2              (RW-)
///               ###
///               * Core 2 PWRSW ctrl
///               ###
///               %unsigned 1  PWRSW_CNTRL1_I            0x1
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  PWRSW_CNTRL2_I            0x1
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  PWRSW_ACK1_O              0x0
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  PWRSW_ACK2_O              0x0
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  nCPU_ISO_MODE_EN_         0x1
///                                    ###
///                                    * 0: ISOLATION ENABLE
///                                    * 1: ISOLATION DISABLE
///                                    ###
///               %%        27         # Stuffing bits...
///     @ 0x000AC PWRSW_3              (RW-)
///               ###
///               * Core 3 PWRSW ctrl
///               ###
///               %unsigned 1  PWRSW_CNTRL1_I            0x1
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  PWRSW_CNTRL2_I            0x1
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  PWRSW_ACK1_O              0x0
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  PWRSW_ACK2_O              0x0
///                                    ###
///                                    * 1: PSW ON
///                                    * 0: PSW OFF
///                                    ###
///               %unsigned 1  nCPU_ISO_MODE_EN_         0x1
///                                    ###
///                                    * 0: ISOLATION ENABLE
///                                    * 1: ISOLATION DISABLE
///                                    ###
///               %%        27         # Stuffing bits...
///     @ 0x000B0 CSSY_CTRL            (P)
///               ###
///               * CoreSight control
///               ###
///               %unsigned 1  dbgen                     0x1
///                                    ###
///                                    * Invasive Debug Enable
///                                    ###
///               %unsigned 1  spiden                    0x1
///                                    ###
///                                    * Secure Invasive Debug Enable
///                                    ###
///               %unsigned 1  niden                     0x1
///                                    ###
///                                    * Non Invasive Debug Enable
///                                    ###
///               %unsigned 1  spniden                   0x1
///                                    ###
///                                    * Secure Non Invasive Debug Enable
///                                    ###
///               %unsigned 1  DEVICEEN                  0x1
///                                    ###
///                                    * Enable APB-AP interface
///                                    ###
///               %%        27         # Stuffing bits...
///     @ 0x000B4 DynRWTC              (P)
///               ###
///               * CPU Dynamic RWTC Control for SRAMs in CPU
///               ###
///               %unsigned 1  En                        0x0
///                                    ###
///                                    * Enable the Dynamic RWTC Controls
///                                    ###
///               %unsigned 8  DelayHold                 0x0
///                                    ###
///                                    * Hold time for latching RWTC into cpuClk domain.
///                                    * Setting is (DelayHold + 1) clock cycles.
///                                    * Default: DelayHold = 1 clock cycle
///                                    ###
///               %unsigned 8  DelaySetup                0x0
///                                    ###
///                                    * Setup time for latching RWTC into cpuClk domain.
///                                    * Setting is (DelaySetup + 1) clock cycles.
///                                    * Default: DelaySetup = 1 clock cycle
///                                    ###
///               %%        15         # Stuffing bits...
///     @ 0x000B8 Cpu0ExtPmu           (P)
///               ###
///               * CPU0 PMU Controls
///               ###
///               %unsigned 1  En                        0x0
///                                    ###
///                                    * Enables the CPU0 PMU Control of the power switch and reset signals.
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x000BC Cpu1ExtPmu           (P)
///               ###
///               * CPU1 PMU Controls
///               ###
///               %unsigned 1  En                        0x0
///                                    ###
///                                    * Enables the CPU1 PMU Control of the power switch and reset signals.
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x000C0 Cpu2ExtPmu           (P)
///               ###
///               * CPU2 PMU Controls
///               ###
///               %unsigned 1  En                        0x0
///                                    ###
///                                    * Enables the CPU2 PMU Control of the power switch and reset signals.
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x000C4 Cpu3ExtPmu           (P)
///               ###
///               * CPU3 PMU Controls
///               ###
///               %unsigned 1  En                        0x0
///                                    ###
///                                    * Enables the CPU3 PMU Control of the power switch and reset signals.
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x000C8 CpuPmuPwrSwDly       (P)
///               %unsigned 26 PwrSwDly                  0x0
///                                    ###
///                                    * Delay time from assertion of PwrSw1 to PwrSw2. Runs on a 25MHz clock.
///                                    ###
///               %%        6          # Stuffing bits...
///     @ 0x000CC CpuPmuRstDly         (P)
///               %unsigned 26 PwrSwDly                  0x0
///                                    ###
///                                    * Delay time from PwrSw2 to ISO. RST is released 1 cycle after ISO. Runs on 25MHz clock.
///                                    ###
///               %%        6          # Stuffing bits...
///     @ 0x000D0 Cpu0WarmRst          (P)
///               %unsigned 1  En                        0x0
///                                    ###
///                                    * Enables CPU0 Warm Reset by detecting WARMRSTREQ and WFI. Once detected will reset the respective core.
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x000D4 Cpu1WarmRst          (P)
///               %unsigned 1  En                        0x0
///                                    ###
///                                    * Enables CPU1 Warm Reset by detecting WARMRSTREQ and WFI. Once detected will reset the respective core.
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x000D8 Cpu2WarmRst          (P)
///               %unsigned 1  En                        0x0
///                                    ###
///                                    * Enables CPU2 Warm Reset by detecting WARMRSTREQ and WFI. Once detected will reset the respective core.
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x000DC Cpu3WarmRst          (P)
///               %unsigned 1  En                        0x0
///                                    ###
///                                    * Enables CPU3 Warm Reset by detecting WARMRSTREQ and WFI. Once detected will reset the respective core.
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x000E0 Cpu0DbgWarmRst       (P)
///               %unsigned 1  En                        0x0
///                                    ###
///                                    * Enables CPU0 DBG Warm Reset by detecting DBGRSTREQ. Once detected will reset the respective core.
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x000E4 Cpu1DbgWarmRst       (P)
///               %unsigned 1  En                        0x0
///                                    ###
///                                    * Enables CPU1 DBG Warm Reset by detecting DBGRSTREQ. Once detected will reset the respective core.
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x000E8 Cpu2DbgWarmRst       (P)
///               %unsigned 1  En                        0x0
///                                    ###
///                                    * Enables CPU2 DBG Warm Reset by detecting DBGRSTREQ. Once detected will reset the respective core.
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x000EC Cpu3DbgWarmRst       (P)
///               %unsigned 1  En                        0x0
///                                    ###
///                                    * Enables CPU3 DBG Warm Reset by detecting DBGRSTREQ. Once detected will reset the respective core.
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x000F0 AxQoS                (P)
///               %unsigned 4  Wr                        0x0
///               %unsigned 4  Rd                        0x0
///               %%        24         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:     244B, bits:     547b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_CPU_REG
#define h_CPU_REG (){}

    #define     RA_CPU_REG_SRRESET_MP                          0x0000

    #define     BA_CPU_REG_SRRESET_MP_nRESETALL                0x0000
    #define     B16CPU_REG_SRRESET_MP_nRESETALL                0x0000
    #define   LSb32CPU_REG_SRRESET_MP_nRESETALL                   0
    #define   LSb16CPU_REG_SRRESET_MP_nRESETALL                   0
    #define       bCPU_REG_SRRESET_MP_nRESETALL                1
    #define   MSK32CPU_REG_SRRESET_MP_nRESETALL                   0x00000001

    #define     BA_CPU_REG_SRRESET_MP_nL2RESET                 0x0000
    #define     B16CPU_REG_SRRESET_MP_nL2RESET                 0x0000
    #define   LSb32CPU_REG_SRRESET_MP_nL2RESET                    1
    #define   LSb16CPU_REG_SRRESET_MP_nL2RESET                    1
    #define       bCPU_REG_SRRESET_MP_nL2RESET                 1
    #define   MSK32CPU_REG_SRRESET_MP_nL2RESET                    0x00000002

    #define     BA_CPU_REG_SRRESET_MP_nPRESETDBG               0x0000
    #define     B16CPU_REG_SRRESET_MP_nPRESETDBG               0x0000
    #define   LSb32CPU_REG_SRRESET_MP_nPRESETDBG                  2
    #define   LSb16CPU_REG_SRRESET_MP_nPRESETDBG                  2
    #define       bCPU_REG_SRRESET_MP_nPRESETDBG               1
    #define   MSK32CPU_REG_SRRESET_MP_nPRESETDBG                  0x00000004
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_SRRESET_0                           0x0004

    #define     BA_CPU_REG_SRRESET_0_nCPUPORESET               0x0004
    #define     B16CPU_REG_SRRESET_0_nCPUPORESET               0x0004
    #define   LSb32CPU_REG_SRRESET_0_nCPUPORESET                  0
    #define   LSb16CPU_REG_SRRESET_0_nCPUPORESET                  0
    #define       bCPU_REG_SRRESET_0_nCPUPORESET               1
    #define   MSK32CPU_REG_SRRESET_0_nCPUPORESET                  0x00000001

    #define     BA_CPU_REG_SRRESET_0_nCORERESET                0x0004
    #define     B16CPU_REG_SRRESET_0_nCORERESET                0x0004
    #define   LSb32CPU_REG_SRRESET_0_nCORERESET                   1
    #define   LSb16CPU_REG_SRRESET_0_nCORERESET                   1
    #define       bCPU_REG_SRRESET_0_nCORERESET                1
    #define   MSK32CPU_REG_SRRESET_0_nCORERESET                   0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_SRRESET_1                           0x0008

    #define     BA_CPU_REG_SRRESET_1_nCPUPORESET               0x0008
    #define     B16CPU_REG_SRRESET_1_nCPUPORESET               0x0008
    #define   LSb32CPU_REG_SRRESET_1_nCPUPORESET                  0
    #define   LSb16CPU_REG_SRRESET_1_nCPUPORESET                  0
    #define       bCPU_REG_SRRESET_1_nCPUPORESET               1
    #define   MSK32CPU_REG_SRRESET_1_nCPUPORESET                  0x00000001

    #define     BA_CPU_REG_SRRESET_1_nCORERESET                0x0008
    #define     B16CPU_REG_SRRESET_1_nCORERESET                0x0008
    #define   LSb32CPU_REG_SRRESET_1_nCORERESET                   1
    #define   LSb16CPU_REG_SRRESET_1_nCORERESET                   1
    #define       bCPU_REG_SRRESET_1_nCORERESET                1
    #define   MSK32CPU_REG_SRRESET_1_nCORERESET                   0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_SRRESET_2                           0x000C

    #define     BA_CPU_REG_SRRESET_2_nCPUPORESET               0x000C
    #define     B16CPU_REG_SRRESET_2_nCPUPORESET               0x000C
    #define   LSb32CPU_REG_SRRESET_2_nCPUPORESET                  0
    #define   LSb16CPU_REG_SRRESET_2_nCPUPORESET                  0
    #define       bCPU_REG_SRRESET_2_nCPUPORESET               1
    #define   MSK32CPU_REG_SRRESET_2_nCPUPORESET                  0x00000001

    #define     BA_CPU_REG_SRRESET_2_nCORERESET                0x000C
    #define     B16CPU_REG_SRRESET_2_nCORERESET                0x000C
    #define   LSb32CPU_REG_SRRESET_2_nCORERESET                   1
    #define   LSb16CPU_REG_SRRESET_2_nCORERESET                   1
    #define       bCPU_REG_SRRESET_2_nCORERESET                1
    #define   MSK32CPU_REG_SRRESET_2_nCORERESET                   0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_SRRESET_3                           0x0010

    #define     BA_CPU_REG_SRRESET_3_nCPUPORESET               0x0010
    #define     B16CPU_REG_SRRESET_3_nCPUPORESET               0x0010
    #define   LSb32CPU_REG_SRRESET_3_nCPUPORESET                  0
    #define   LSb16CPU_REG_SRRESET_3_nCPUPORESET                  0
    #define       bCPU_REG_SRRESET_3_nCPUPORESET               1
    #define   MSK32CPU_REG_SRRESET_3_nCPUPORESET                  0x00000001

    #define     BA_CPU_REG_SRRESET_3_nCORERESET                0x0010
    #define     B16CPU_REG_SRRESET_3_nCORERESET                0x0010
    #define   LSb32CPU_REG_SRRESET_3_nCORERESET                   1
    #define   LSb16CPU_REG_SRRESET_3_nCORERESET                   1
    #define       bCPU_REG_SRRESET_3_nCORERESET                1
    #define   MSK32CPU_REG_SRRESET_3_nCORERESET                   0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_RESET_MP                            0x0014

    #define     BA_CPU_REG_RESET_MP_nRESETALL                  0x0014
    #define     B16CPU_REG_RESET_MP_nRESETALL                  0x0014
    #define   LSb32CPU_REG_RESET_MP_nRESETALL                     0
    #define   LSb16CPU_REG_RESET_MP_nRESETALL                     0
    #define       bCPU_REG_RESET_MP_nRESETALL                  1
    #define   MSK32CPU_REG_RESET_MP_nRESETALL                     0x00000001

    #define     BA_CPU_REG_RESET_MP_nL2RESET                   0x0014
    #define     B16CPU_REG_RESET_MP_nL2RESET                   0x0014
    #define   LSb32CPU_REG_RESET_MP_nL2RESET                      1
    #define   LSb16CPU_REG_RESET_MP_nL2RESET                      1
    #define       bCPU_REG_RESET_MP_nL2RESET                   1
    #define   MSK32CPU_REG_RESET_MP_nL2RESET                      0x00000002

    #define     BA_CPU_REG_RESET_MP_nPRESETDBG                 0x0014
    #define     B16CPU_REG_RESET_MP_nPRESETDBG                 0x0014
    #define   LSb32CPU_REG_RESET_MP_nPRESETDBG                    2
    #define   LSb16CPU_REG_RESET_MP_nPRESETDBG                    2
    #define       bCPU_REG_RESET_MP_nPRESETDBG                 1
    #define   MSK32CPU_REG_RESET_MP_nPRESETDBG                    0x00000004

    #define     BA_CPU_REG_RESET_MP_L2RSTDISABLE               0x0014
    #define     B16CPU_REG_RESET_MP_L2RSTDISABLE               0x0014
    #define   LSb32CPU_REG_RESET_MP_L2RSTDISABLE                  3
    #define   LSb16CPU_REG_RESET_MP_L2RSTDISABLE                  3
    #define       bCPU_REG_RESET_MP_L2RSTDISABLE               1
    #define   MSK32CPU_REG_RESET_MP_L2RSTDISABLE                  0x00000008

    #define     BA_CPU_REG_RESET_MP_RESETCPUTIMER              0x0014
    #define     B16CPU_REG_RESET_MP_RESETCPUTIMER              0x0014
    #define   LSb32CPU_REG_RESET_MP_RESETCPUTIMER                 4
    #define   LSb16CPU_REG_RESET_MP_RESETCPUTIMER                 4
    #define       bCPU_REG_RESET_MP_RESETCPUTIMER              1
    #define   MSK32CPU_REG_RESET_MP_RESETCPUTIMER                 0x00000010

    #define     BA_CPU_REG_RESET_MP_RESETPTMTIMER              0x0014
    #define     B16CPU_REG_RESET_MP_RESETPTMTIMER              0x0014
    #define   LSb32CPU_REG_RESET_MP_RESETPTMTIMER                 5
    #define   LSb16CPU_REG_RESET_MP_RESETPTMTIMER                 5
    #define       bCPU_REG_RESET_MP_RESETPTMTIMER              1
    #define   MSK32CPU_REG_RESET_MP_RESETPTMTIMER                 0x00000020

    #define     BA_CPU_REG_RESET_MP_nMBISTRESET                0x0014
    #define     B16CPU_REG_RESET_MP_nMBISTRESET                0x0014
    #define   LSb32CPU_REG_RESET_MP_nMBISTRESET                   6
    #define   LSb16CPU_REG_RESET_MP_nMBISTRESET                   6
    #define       bCPU_REG_RESET_MP_nMBISTRESET                1
    #define   MSK32CPU_REG_RESET_MP_nMBISTRESET                   0x00000040

    #define     BA_CPU_REG_RESET_MP_L2_FNRST                   0x0014
    #define     B16CPU_REG_RESET_MP_L2_FNRST                   0x0014
    #define   LSb32CPU_REG_RESET_MP_L2_FNRST                      7
    #define   LSb16CPU_REG_RESET_MP_L2_FNRST                      7
    #define       bCPU_REG_RESET_MP_L2_FNRST                   1
    #define   MSK32CPU_REG_RESET_MP_L2_FNRST                      0x00000080
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_RESET_0                             0x0018

    #define     BA_CPU_REG_RESET_0_nCPUPORESET                 0x0018
    #define     B16CPU_REG_RESET_0_nCPUPORESET                 0x0018
    #define   LSb32CPU_REG_RESET_0_nCPUPORESET                    0
    #define   LSb16CPU_REG_RESET_0_nCPUPORESET                    0
    #define       bCPU_REG_RESET_0_nCPUPORESET                 1
    #define   MSK32CPU_REG_RESET_0_nCPUPORESET                    0x00000001

    #define     BA_CPU_REG_RESET_0_nCORERESET                  0x0018
    #define     B16CPU_REG_RESET_0_nCORERESET                  0x0018
    #define   LSb32CPU_REG_RESET_0_nCORERESET                     1
    #define   LSb16CPU_REG_RESET_0_nCORERESET                     1
    #define       bCPU_REG_RESET_0_nCORERESET                  1
    #define   MSK32CPU_REG_RESET_0_nCORERESET                     0x00000002

    #define     BA_CPU_REG_RESET_0_WARMRSTREQ                  0x0018
    #define     B16CPU_REG_RESET_0_WARMRSTREQ                  0x0018
    #define   LSb32CPU_REG_RESET_0_WARMRSTREQ                     2
    #define   LSb16CPU_REG_RESET_0_WARMRSTREQ                     2
    #define       bCPU_REG_RESET_0_WARMRSTREQ                  1
    #define   MSK32CPU_REG_RESET_0_WARMRSTREQ                     0x00000004
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_RESET_1                             0x001C

    #define     BA_CPU_REG_RESET_1_nCPUPORESET                 0x001C
    #define     B16CPU_REG_RESET_1_nCPUPORESET                 0x001C
    #define   LSb32CPU_REG_RESET_1_nCPUPORESET                    0
    #define   LSb16CPU_REG_RESET_1_nCPUPORESET                    0
    #define       bCPU_REG_RESET_1_nCPUPORESET                 1
    #define   MSK32CPU_REG_RESET_1_nCPUPORESET                    0x00000001

    #define     BA_CPU_REG_RESET_1_nCORERESET                  0x001C
    #define     B16CPU_REG_RESET_1_nCORERESET                  0x001C
    #define   LSb32CPU_REG_RESET_1_nCORERESET                     1
    #define   LSb16CPU_REG_RESET_1_nCORERESET                     1
    #define       bCPU_REG_RESET_1_nCORERESET                  1
    #define   MSK32CPU_REG_RESET_1_nCORERESET                     0x00000002

    #define     BA_CPU_REG_RESET_1_WARMRSTREQ                  0x001C
    #define     B16CPU_REG_RESET_1_WARMRSTREQ                  0x001C
    #define   LSb32CPU_REG_RESET_1_WARMRSTREQ                     2
    #define   LSb16CPU_REG_RESET_1_WARMRSTREQ                     2
    #define       bCPU_REG_RESET_1_WARMRSTREQ                  1
    #define   MSK32CPU_REG_RESET_1_WARMRSTREQ                     0x00000004
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_RESET_2                             0x0020

    #define     BA_CPU_REG_RESET_2_nCPUPORESET                 0x0020
    #define     B16CPU_REG_RESET_2_nCPUPORESET                 0x0020
    #define   LSb32CPU_REG_RESET_2_nCPUPORESET                    0
    #define   LSb16CPU_REG_RESET_2_nCPUPORESET                    0
    #define       bCPU_REG_RESET_2_nCPUPORESET                 1
    #define   MSK32CPU_REG_RESET_2_nCPUPORESET                    0x00000001

    #define     BA_CPU_REG_RESET_2_nCORERESET                  0x0020
    #define     B16CPU_REG_RESET_2_nCORERESET                  0x0020
    #define   LSb32CPU_REG_RESET_2_nCORERESET                     1
    #define   LSb16CPU_REG_RESET_2_nCORERESET                     1
    #define       bCPU_REG_RESET_2_nCORERESET                  1
    #define   MSK32CPU_REG_RESET_2_nCORERESET                     0x00000002

    #define     BA_CPU_REG_RESET_2_WARMRSTREQ                  0x0020
    #define     B16CPU_REG_RESET_2_WARMRSTREQ                  0x0020
    #define   LSb32CPU_REG_RESET_2_WARMRSTREQ                     2
    #define   LSb16CPU_REG_RESET_2_WARMRSTREQ                     2
    #define       bCPU_REG_RESET_2_WARMRSTREQ                  1
    #define   MSK32CPU_REG_RESET_2_WARMRSTREQ                     0x00000004
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_RESET_3                             0x0024

    #define     BA_CPU_REG_RESET_3_nCPUPORESET                 0x0024
    #define     B16CPU_REG_RESET_3_nCPUPORESET                 0x0024
    #define   LSb32CPU_REG_RESET_3_nCPUPORESET                    0
    #define   LSb16CPU_REG_RESET_3_nCPUPORESET                    0
    #define       bCPU_REG_RESET_3_nCPUPORESET                 1
    #define   MSK32CPU_REG_RESET_3_nCPUPORESET                    0x00000001

    #define     BA_CPU_REG_RESET_3_nCORERESET                  0x0024
    #define     B16CPU_REG_RESET_3_nCORERESET                  0x0024
    #define   LSb32CPU_REG_RESET_3_nCORERESET                     1
    #define   LSb16CPU_REG_RESET_3_nCORERESET                     1
    #define       bCPU_REG_RESET_3_nCORERESET                  1
    #define   MSK32CPU_REG_RESET_3_nCORERESET                     0x00000002

    #define     BA_CPU_REG_RESET_3_WARMRSTREQ                  0x0024
    #define     B16CPU_REG_RESET_3_WARMRSTREQ                  0x0024
    #define   LSb32CPU_REG_RESET_3_WARMRSTREQ                     2
    #define   LSb16CPU_REG_RESET_3_WARMRSTREQ                     2
    #define       bCPU_REG_RESET_3_WARMRSTREQ                  1
    #define   MSK32CPU_REG_RESET_3_WARMRSTREQ                     0x00000004
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_CFG                                 0x0028

    #define     BA_CPU_REG_CFG_AA64nAA32                       0x0028
    #define     B16CPU_REG_CFG_AA64nAA32                       0x0028
    #define   LSb32CPU_REG_CFG_AA64nAA32                          0
    #define   LSb16CPU_REG_CFG_AA64nAA32                          0
    #define       bCPU_REG_CFG_AA64nAA32                       4
    #define   MSK32CPU_REG_CFG_AA64nAA32                          0x0000000F

    #define     BA_CPU_REG_CFG_CFGEND                          0x0028
    #define     B16CPU_REG_CFG_CFGEND                          0x0028
    #define   LSb32CPU_REG_CFG_CFGEND                             4
    #define   LSb16CPU_REG_CFG_CFGEND                             4
    #define       bCPU_REG_CFG_CFGEND                          4
    #define   MSK32CPU_REG_CFG_CFGEND                             0x000000F0

    #define     BA_CPU_REG_CFG_CFGTE                           0x0029
    #define     B16CPU_REG_CFG_CFGTE                           0x0028
    #define   LSb32CPU_REG_CFG_CFGTE                              8
    #define   LSb16CPU_REG_CFG_CFGTE                              8
    #define       bCPU_REG_CFG_CFGTE                           4
    #define   MSK32CPU_REG_CFG_CFGTE                              0x00000F00

    #define     BA_CPU_REG_CFG_CLUSTERIDAFF1                   0x0029
    #define     B16CPU_REG_CFG_CLUSTERIDAFF1                   0x0028
    #define   LSb32CPU_REG_CFG_CLUSTERIDAFF1                      12
    #define   LSb16CPU_REG_CFG_CLUSTERIDAFF1                      12
    #define       bCPU_REG_CFG_CLUSTERIDAFF1                   8
    #define   MSK32CPU_REG_CFG_CLUSTERIDAFF1                      0x000FF000

    #define     BA_CPU_REG_CFG_CLUSTERIDAFF2                   0x002A
    #define     B16CPU_REG_CFG_CLUSTERIDAFF2                   0x002A
    #define   LSb32CPU_REG_CFG_CLUSTERIDAFF2                      20
    #define   LSb16CPU_REG_CFG_CLUSTERIDAFF2                      4
    #define       bCPU_REG_CFG_CLUSTERIDAFF2                   8
    #define   MSK32CPU_REG_CFG_CLUSTERIDAFF2                      0x0FF00000

    #define     BA_CPU_REG_CFG_CRYPTODISABLE                   0x002B
    #define     B16CPU_REG_CFG_CRYPTODISABLE                   0x002A
    #define   LSb32CPU_REG_CFG_CRYPTODISABLE                      28
    #define   LSb16CPU_REG_CFG_CRYPTODISABLE                      12
    #define       bCPU_REG_CFG_CRYPTODISABLE                   4
    #define   MSK32CPU_REG_CFG_CRYPTODISABLE                      0xF0000000

    #define     RA_CPU_REG_CFG1                                0x002C

    #define     BA_CPU_REG_CFG_VINITHI                         0x002C
    #define     B16CPU_REG_CFG_VINITHI                         0x002C
    #define   LSb32CPU_REG_CFG_VINITHI                            0
    #define   LSb16CPU_REG_CFG_VINITHI                            0
    #define       bCPU_REG_CFG_VINITHI                         4
    #define   MSK32CPU_REG_CFG_VINITHI                            0x0000000F

    #define     BA_CPU_REG_CFG_RDMEMATTR                       0x002C
    #define     B16CPU_REG_CFG_RDMEMATTR                       0x002C
    #define   LSb32CPU_REG_CFG_RDMEMATTR                          4
    #define   LSb16CPU_REG_CFG_RDMEMATTR                          4
    #define       bCPU_REG_CFG_RDMEMATTR                       8
    #define   MSK32CPU_REG_CFG_RDMEMATTR                          0x00000FF0

    #define     BA_CPU_REG_CFG_WRMEMATTR                       0x002D
    #define     B16CPU_REG_CFG_WRMEMATTR                       0x002C
    #define   LSb32CPU_REG_CFG_WRMEMATTR                          12
    #define   LSb16CPU_REG_CFG_WRMEMATTR                          12
    #define       bCPU_REG_CFG_WRMEMATTR                       8
    #define   MSK32CPU_REG_CFG_WRMEMATTR                          0x000FF000

    #define     BA_CPU_REG_CFG_ACINACTM                        0x002E
    #define     B16CPU_REG_CFG_ACINACTM                        0x002E
    #define   LSb32CPU_REG_CFG_ACINACTM                           20
    #define   LSb16CPU_REG_CFG_ACINACTM                           4
    #define       bCPU_REG_CFG_ACINACTM                        1
    #define   MSK32CPU_REG_CFG_ACINACTM                           0x00100000
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_PWR_NO_RETENTION_MP                 0x0030

    #define     BA_CPU_REG_PWR_NO_RETENTION_MP_CLREXMONREQ     0x0030
    #define     B16CPU_REG_PWR_NO_RETENTION_MP_CLREXMONREQ     0x0030
    #define   LSb32CPU_REG_PWR_NO_RETENTION_MP_CLREXMONREQ        0
    #define   LSb16CPU_REG_PWR_NO_RETENTION_MP_CLREXMONREQ        0
    #define       bCPU_REG_PWR_NO_RETENTION_MP_CLREXMONREQ     1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_MP_CLREXMONREQ        0x00000001

    #define     BA_CPU_REG_PWR_NO_RETENTION_MP_CLREXMONACK     0x0030
    #define     B16CPU_REG_PWR_NO_RETENTION_MP_CLREXMONACK     0x0030
    #define   LSb32CPU_REG_PWR_NO_RETENTION_MP_CLREXMONACK        1
    #define   LSb16CPU_REG_PWR_NO_RETENTION_MP_CLREXMONACK        1
    #define       bCPU_REG_PWR_NO_RETENTION_MP_CLREXMONACK     1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_MP_CLREXMONACK        0x00000002

    #define     BA_CPU_REG_PWR_NO_RETENTION_MP_EVENTI          0x0030
    #define     B16CPU_REG_PWR_NO_RETENTION_MP_EVENTI          0x0030
    #define   LSb32CPU_REG_PWR_NO_RETENTION_MP_EVENTI             2
    #define   LSb16CPU_REG_PWR_NO_RETENTION_MP_EVENTI             2
    #define       bCPU_REG_PWR_NO_RETENTION_MP_EVENTI          1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_MP_EVENTI             0x00000004

    #define     BA_CPU_REG_PWR_NO_RETENTION_MP_EVENTO          0x0030
    #define     B16CPU_REG_PWR_NO_RETENTION_MP_EVENTO          0x0030
    #define   LSb32CPU_REG_PWR_NO_RETENTION_MP_EVENTO             3
    #define   LSb16CPU_REG_PWR_NO_RETENTION_MP_EVENTO             3
    #define       bCPU_REG_PWR_NO_RETENTION_MP_EVENTO          1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_MP_EVENTO             0x00000008

    #define     BA_CPU_REG_PWR_NO_RETENTION_MP_STANDBYWFIL2    0x0030
    #define     B16CPU_REG_PWR_NO_RETENTION_MP_STANDBYWFIL2    0x0030
    #define   LSb32CPU_REG_PWR_NO_RETENTION_MP_STANDBYWFIL2       4
    #define   LSb16CPU_REG_PWR_NO_RETENTION_MP_STANDBYWFIL2       4
    #define       bCPU_REG_PWR_NO_RETENTION_MP_STANDBYWFIL2    1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_MP_STANDBYWFIL2       0x00000010

    #define     BA_CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHREQ      0x0030
    #define     B16CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHREQ      0x0030
    #define   LSb32CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHREQ         5
    #define   LSb16CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHREQ         5
    #define       bCPU_REG_PWR_NO_RETENTION_MP_L2FLUSHREQ      1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHREQ         0x00000020

    #define     BA_CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHDONE     0x0030
    #define     B16CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHDONE     0x0030
    #define   LSb32CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHDONE        6
    #define   LSb16CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHDONE        6
    #define       bCPU_REG_PWR_NO_RETENTION_MP_L2FLUSHDONE     1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHDONE        0x00000040

    #define     BA_CPU_REG_PWR_NO_RETENTION_MP_SMPEN           0x0030
    #define     B16CPU_REG_PWR_NO_RETENTION_MP_SMPEN           0x0030
    #define   LSb32CPU_REG_PWR_NO_RETENTION_MP_SMPEN              7
    #define   LSb16CPU_REG_PWR_NO_RETENTION_MP_SMPEN              7
    #define       bCPU_REG_PWR_NO_RETENTION_MP_SMPEN           1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_MP_SMPEN              0x00000080
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_PWR_NO_RETENTION_0                  0x0034

    #define     BA_CPU_REG_PWR_NO_RETENTION_0_STANDBYWFI       0x0034
    #define     B16CPU_REG_PWR_NO_RETENTION_0_STANDBYWFI       0x0034
    #define   LSb32CPU_REG_PWR_NO_RETENTION_0_STANDBYWFI          0
    #define   LSb16CPU_REG_PWR_NO_RETENTION_0_STANDBYWFI          0
    #define       bCPU_REG_PWR_NO_RETENTION_0_STANDBYWFI       1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_0_STANDBYWFI          0x00000001

    #define     BA_CPU_REG_PWR_NO_RETENTION_0_STANDBYWFE       0x0034
    #define     B16CPU_REG_PWR_NO_RETENTION_0_STANDBYWFE       0x0034
    #define   LSb32CPU_REG_PWR_NO_RETENTION_0_STANDBYWFE          1
    #define   LSb16CPU_REG_PWR_NO_RETENTION_0_STANDBYWFE          1
    #define       bCPU_REG_PWR_NO_RETENTION_0_STANDBYWFE       1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_0_STANDBYWFE          0x00000002

    #define     BA_CPU_REG_PWR_NO_RETENTION_0_DBGNOPWRDWN      0x0034
    #define     B16CPU_REG_PWR_NO_RETENTION_0_DBGNOPWRDWN      0x0034
    #define   LSb32CPU_REG_PWR_NO_RETENTION_0_DBGNOPWRDWN         2
    #define   LSb16CPU_REG_PWR_NO_RETENTION_0_DBGNOPWRDWN         2
    #define       bCPU_REG_PWR_NO_RETENTION_0_DBGNOPWRDWN      1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_0_DBGNOPWRDWN         0x00000004

    #define     BA_CPU_REG_PWR_NO_RETENTION_0_DBGPWRUPREQ      0x0034
    #define     B16CPU_REG_PWR_NO_RETENTION_0_DBGPWRUPREQ      0x0034
    #define   LSb32CPU_REG_PWR_NO_RETENTION_0_DBGPWRUPREQ         3
    #define   LSb16CPU_REG_PWR_NO_RETENTION_0_DBGPWRUPREQ         3
    #define       bCPU_REG_PWR_NO_RETENTION_0_DBGPWRUPREQ      1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_0_DBGPWRUPREQ         0x00000008

    #define     BA_CPU_REG_PWR_NO_RETENTION_0_DBGPWRDUP        0x0034
    #define     B16CPU_REG_PWR_NO_RETENTION_0_DBGPWRDUP        0x0034
    #define   LSb32CPU_REG_PWR_NO_RETENTION_0_DBGPWRDUP           4
    #define   LSb16CPU_REG_PWR_NO_RETENTION_0_DBGPWRDUP           4
    #define       bCPU_REG_PWR_NO_RETENTION_0_DBGPWRDUP        1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_0_DBGPWRDUP           0x00000010
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_PWR_NO_RETENTION_1                  0x0038

    #define     BA_CPU_REG_PWR_NO_RETENTION_1_STANDBYWFI       0x0038
    #define     B16CPU_REG_PWR_NO_RETENTION_1_STANDBYWFI       0x0038
    #define   LSb32CPU_REG_PWR_NO_RETENTION_1_STANDBYWFI          0
    #define   LSb16CPU_REG_PWR_NO_RETENTION_1_STANDBYWFI          0
    #define       bCPU_REG_PWR_NO_RETENTION_1_STANDBYWFI       1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_1_STANDBYWFI          0x00000001

    #define     BA_CPU_REG_PWR_NO_RETENTION_1_STANDBYWFE       0x0038
    #define     B16CPU_REG_PWR_NO_RETENTION_1_STANDBYWFE       0x0038
    #define   LSb32CPU_REG_PWR_NO_RETENTION_1_STANDBYWFE          1
    #define   LSb16CPU_REG_PWR_NO_RETENTION_1_STANDBYWFE          1
    #define       bCPU_REG_PWR_NO_RETENTION_1_STANDBYWFE       1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_1_STANDBYWFE          0x00000002

    #define     BA_CPU_REG_PWR_NO_RETENTION_1_DBGNOPWRDWN      0x0038
    #define     B16CPU_REG_PWR_NO_RETENTION_1_DBGNOPWRDWN      0x0038
    #define   LSb32CPU_REG_PWR_NO_RETENTION_1_DBGNOPWRDWN         2
    #define   LSb16CPU_REG_PWR_NO_RETENTION_1_DBGNOPWRDWN         2
    #define       bCPU_REG_PWR_NO_RETENTION_1_DBGNOPWRDWN      1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_1_DBGNOPWRDWN         0x00000004

    #define     BA_CPU_REG_PWR_NO_RETENTION_1_DBGPWRUPREQ      0x0038
    #define     B16CPU_REG_PWR_NO_RETENTION_1_DBGPWRUPREQ      0x0038
    #define   LSb32CPU_REG_PWR_NO_RETENTION_1_DBGPWRUPREQ         3
    #define   LSb16CPU_REG_PWR_NO_RETENTION_1_DBGPWRUPREQ         3
    #define       bCPU_REG_PWR_NO_RETENTION_1_DBGPWRUPREQ      1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_1_DBGPWRUPREQ         0x00000008

    #define     BA_CPU_REG_PWR_NO_RETENTION_1_DBGPWRDUP        0x0038
    #define     B16CPU_REG_PWR_NO_RETENTION_1_DBGPWRDUP        0x0038
    #define   LSb32CPU_REG_PWR_NO_RETENTION_1_DBGPWRDUP           4
    #define   LSb16CPU_REG_PWR_NO_RETENTION_1_DBGPWRDUP           4
    #define       bCPU_REG_PWR_NO_RETENTION_1_DBGPWRDUP        1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_1_DBGPWRDUP           0x00000010
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_PWR_NO_RETENTION_2                  0x003C

    #define     BA_CPU_REG_PWR_NO_RETENTION_2_STANDBYWFI       0x003C
    #define     B16CPU_REG_PWR_NO_RETENTION_2_STANDBYWFI       0x003C
    #define   LSb32CPU_REG_PWR_NO_RETENTION_2_STANDBYWFI          0
    #define   LSb16CPU_REG_PWR_NO_RETENTION_2_STANDBYWFI          0
    #define       bCPU_REG_PWR_NO_RETENTION_2_STANDBYWFI       1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_2_STANDBYWFI          0x00000001

    #define     BA_CPU_REG_PWR_NO_RETENTION_2_STANDBYWFE       0x003C
    #define     B16CPU_REG_PWR_NO_RETENTION_2_STANDBYWFE       0x003C
    #define   LSb32CPU_REG_PWR_NO_RETENTION_2_STANDBYWFE          1
    #define   LSb16CPU_REG_PWR_NO_RETENTION_2_STANDBYWFE          1
    #define       bCPU_REG_PWR_NO_RETENTION_2_STANDBYWFE       1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_2_STANDBYWFE          0x00000002

    #define     BA_CPU_REG_PWR_NO_RETENTION_2_DBGNOPWRDWN      0x003C
    #define     B16CPU_REG_PWR_NO_RETENTION_2_DBGNOPWRDWN      0x003C
    #define   LSb32CPU_REG_PWR_NO_RETENTION_2_DBGNOPWRDWN         2
    #define   LSb16CPU_REG_PWR_NO_RETENTION_2_DBGNOPWRDWN         2
    #define       bCPU_REG_PWR_NO_RETENTION_2_DBGNOPWRDWN      1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_2_DBGNOPWRDWN         0x00000004

    #define     BA_CPU_REG_PWR_NO_RETENTION_2_DBGPWRUPREQ      0x003C
    #define     B16CPU_REG_PWR_NO_RETENTION_2_DBGPWRUPREQ      0x003C
    #define   LSb32CPU_REG_PWR_NO_RETENTION_2_DBGPWRUPREQ         3
    #define   LSb16CPU_REG_PWR_NO_RETENTION_2_DBGPWRUPREQ         3
    #define       bCPU_REG_PWR_NO_RETENTION_2_DBGPWRUPREQ      1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_2_DBGPWRUPREQ         0x00000008

    #define     BA_CPU_REG_PWR_NO_RETENTION_2_DBGPWRDUP        0x003C
    #define     B16CPU_REG_PWR_NO_RETENTION_2_DBGPWRDUP        0x003C
    #define   LSb32CPU_REG_PWR_NO_RETENTION_2_DBGPWRDUP           4
    #define   LSb16CPU_REG_PWR_NO_RETENTION_2_DBGPWRDUP           4
    #define       bCPU_REG_PWR_NO_RETENTION_2_DBGPWRDUP        1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_2_DBGPWRDUP           0x00000010
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_PWR_NO_RETENTION_3                  0x0040

    #define     BA_CPU_REG_PWR_NO_RETENTION_3_STANDBYWFI       0x0040
    #define     B16CPU_REG_PWR_NO_RETENTION_3_STANDBYWFI       0x0040
    #define   LSb32CPU_REG_PWR_NO_RETENTION_3_STANDBYWFI          0
    #define   LSb16CPU_REG_PWR_NO_RETENTION_3_STANDBYWFI          0
    #define       bCPU_REG_PWR_NO_RETENTION_3_STANDBYWFI       1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_3_STANDBYWFI          0x00000001

    #define     BA_CPU_REG_PWR_NO_RETENTION_3_STANDBYWFE       0x0040
    #define     B16CPU_REG_PWR_NO_RETENTION_3_STANDBYWFE       0x0040
    #define   LSb32CPU_REG_PWR_NO_RETENTION_3_STANDBYWFE          1
    #define   LSb16CPU_REG_PWR_NO_RETENTION_3_STANDBYWFE          1
    #define       bCPU_REG_PWR_NO_RETENTION_3_STANDBYWFE       1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_3_STANDBYWFE          0x00000002

    #define     BA_CPU_REG_PWR_NO_RETENTION_3_DBGNOPWRDWN      0x0040
    #define     B16CPU_REG_PWR_NO_RETENTION_3_DBGNOPWRDWN      0x0040
    #define   LSb32CPU_REG_PWR_NO_RETENTION_3_DBGNOPWRDWN         2
    #define   LSb16CPU_REG_PWR_NO_RETENTION_3_DBGNOPWRDWN         2
    #define       bCPU_REG_PWR_NO_RETENTION_3_DBGNOPWRDWN      1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_3_DBGNOPWRDWN         0x00000004

    #define     BA_CPU_REG_PWR_NO_RETENTION_3_DBGPWRUPREQ      0x0040
    #define     B16CPU_REG_PWR_NO_RETENTION_3_DBGPWRUPREQ      0x0040
    #define   LSb32CPU_REG_PWR_NO_RETENTION_3_DBGPWRUPREQ         3
    #define   LSb16CPU_REG_PWR_NO_RETENTION_3_DBGPWRUPREQ         3
    #define       bCPU_REG_PWR_NO_RETENTION_3_DBGPWRUPREQ      1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_3_DBGPWRUPREQ         0x00000008

    #define     BA_CPU_REG_PWR_NO_RETENTION_3_DBGPWRDUP        0x0040
    #define     B16CPU_REG_PWR_NO_RETENTION_3_DBGPWRDUP        0x0040
    #define   LSb32CPU_REG_PWR_NO_RETENTION_3_DBGPWRDUP           4
    #define   LSb16CPU_REG_PWR_NO_RETENTION_3_DBGPWRDUP           4
    #define       bCPU_REG_PWR_NO_RETENTION_3_DBGPWRDUP        1
    #define   MSK32CPU_REG_PWR_NO_RETENTION_3_DBGPWRDUP           0x00000010
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_PWR_RETENTION                       0x0044

    #define     BA_CPU_REG_PWR_RETENTION_L2QACTIVE             0x0044
    #define     B16CPU_REG_PWR_RETENTION_L2QACTIVE             0x0044
    #define   LSb32CPU_REG_PWR_RETENTION_L2QACTIVE                0
    #define   LSb16CPU_REG_PWR_RETENTION_L2QACTIVE                0
    #define       bCPU_REG_PWR_RETENTION_L2QACTIVE             1
    #define   MSK32CPU_REG_PWR_RETENTION_L2QACTIVE                0x00000001

    #define     BA_CPU_REG_PWR_RETENTION_L2QDENY               0x0044
    #define     B16CPU_REG_PWR_RETENTION_L2QDENY               0x0044
    #define   LSb32CPU_REG_PWR_RETENTION_L2QDENY                  1
    #define   LSb16CPU_REG_PWR_RETENTION_L2QDENY                  1
    #define       bCPU_REG_PWR_RETENTION_L2QDENY               1
    #define   MSK32CPU_REG_PWR_RETENTION_L2QDENY                  0x00000002

    #define     BA_CPU_REG_PWR_RETENTION_L2QACCEPTn            0x0044
    #define     B16CPU_REG_PWR_RETENTION_L2QACCEPTn            0x0044
    #define   LSb32CPU_REG_PWR_RETENTION_L2QACCEPTn               2
    #define   LSb16CPU_REG_PWR_RETENTION_L2QACCEPTn               2
    #define       bCPU_REG_PWR_RETENTION_L2QACCEPTn            1
    #define   MSK32CPU_REG_PWR_RETENTION_L2QACCEPTn               0x00000004

    #define     BA_CPU_REG_PWR_RETENTION_L2QREQn               0x0044
    #define     B16CPU_REG_PWR_RETENTION_L2QREQn               0x0044
    #define   LSb32CPU_REG_PWR_RETENTION_L2QREQn                  3
    #define   LSb16CPU_REG_PWR_RETENTION_L2QREQn                  3
    #define       bCPU_REG_PWR_RETENTION_L2QREQn               1
    #define   MSK32CPU_REG_PWR_RETENTION_L2QREQn                  0x00000008
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_PWR_RETENTION_0                     0x0048

    #define     BA_CPU_REG_PWR_RETENTION_0_CPUQACTIVE          0x0048
    #define     B16CPU_REG_PWR_RETENTION_0_CPUQACTIVE          0x0048
    #define   LSb32CPU_REG_PWR_RETENTION_0_CPUQACTIVE             0
    #define   LSb16CPU_REG_PWR_RETENTION_0_CPUQACTIVE             0
    #define       bCPU_REG_PWR_RETENTION_0_CPUQACTIVE          1
    #define   MSK32CPU_REG_PWR_RETENTION_0_CPUQACTIVE             0x00000001

    #define     BA_CPU_REG_PWR_RETENTION_0_CPUQREQn            0x0048
    #define     B16CPU_REG_PWR_RETENTION_0_CPUQREQn            0x0048
    #define   LSb32CPU_REG_PWR_RETENTION_0_CPUQREQn               1
    #define   LSb16CPU_REG_PWR_RETENTION_0_CPUQREQn               1
    #define       bCPU_REG_PWR_RETENTION_0_CPUQREQn            1
    #define   MSK32CPU_REG_PWR_RETENTION_0_CPUQREQn               0x00000002

    #define     BA_CPU_REG_PWR_RETENTION_0_CPUQDENY            0x0048
    #define     B16CPU_REG_PWR_RETENTION_0_CPUQDENY            0x0048
    #define   LSb32CPU_REG_PWR_RETENTION_0_CPUQDENY               2
    #define   LSb16CPU_REG_PWR_RETENTION_0_CPUQDENY               2
    #define       bCPU_REG_PWR_RETENTION_0_CPUQDENY            1
    #define   MSK32CPU_REG_PWR_RETENTION_0_CPUQDENY               0x00000004

    #define     BA_CPU_REG_PWR_RETENTION_0_CPUQACCEPTn         0x0048
    #define     B16CPU_REG_PWR_RETENTION_0_CPUQACCEPTn         0x0048
    #define   LSb32CPU_REG_PWR_RETENTION_0_CPUQACCEPTn            3
    #define   LSb16CPU_REG_PWR_RETENTION_0_CPUQACCEPTn            3
    #define       bCPU_REG_PWR_RETENTION_0_CPUQACCEPTn         1
    #define   MSK32CPU_REG_PWR_RETENTION_0_CPUQACCEPTn            0x00000008
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_PWR_RETENTION_1                     0x004C

    #define     BA_CPU_REG_PWR_RETENTION_1_CPUQACTIVE          0x004C
    #define     B16CPU_REG_PWR_RETENTION_1_CPUQACTIVE          0x004C
    #define   LSb32CPU_REG_PWR_RETENTION_1_CPUQACTIVE             0
    #define   LSb16CPU_REG_PWR_RETENTION_1_CPUQACTIVE             0
    #define       bCPU_REG_PWR_RETENTION_1_CPUQACTIVE          1
    #define   MSK32CPU_REG_PWR_RETENTION_1_CPUQACTIVE             0x00000001

    #define     BA_CPU_REG_PWR_RETENTION_1_CPUQREQn            0x004C
    #define     B16CPU_REG_PWR_RETENTION_1_CPUQREQn            0x004C
    #define   LSb32CPU_REG_PWR_RETENTION_1_CPUQREQn               1
    #define   LSb16CPU_REG_PWR_RETENTION_1_CPUQREQn               1
    #define       bCPU_REG_PWR_RETENTION_1_CPUQREQn            1
    #define   MSK32CPU_REG_PWR_RETENTION_1_CPUQREQn               0x00000002

    #define     BA_CPU_REG_PWR_RETENTION_1_CPUQDENY            0x004C
    #define     B16CPU_REG_PWR_RETENTION_1_CPUQDENY            0x004C
    #define   LSb32CPU_REG_PWR_RETENTION_1_CPUQDENY               2
    #define   LSb16CPU_REG_PWR_RETENTION_1_CPUQDENY               2
    #define       bCPU_REG_PWR_RETENTION_1_CPUQDENY            1
    #define   MSK32CPU_REG_PWR_RETENTION_1_CPUQDENY               0x00000004

    #define     BA_CPU_REG_PWR_RETENTION_1_CPUQACCEPTn         0x004C
    #define     B16CPU_REG_PWR_RETENTION_1_CPUQACCEPTn         0x004C
    #define   LSb32CPU_REG_PWR_RETENTION_1_CPUQACCEPTn            3
    #define   LSb16CPU_REG_PWR_RETENTION_1_CPUQACCEPTn            3
    #define       bCPU_REG_PWR_RETENTION_1_CPUQACCEPTn         1
    #define   MSK32CPU_REG_PWR_RETENTION_1_CPUQACCEPTn            0x00000008
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_PWR_RETENTION_2                     0x0050

    #define     BA_CPU_REG_PWR_RETENTION_2_CPUQACTIVE          0x0050
    #define     B16CPU_REG_PWR_RETENTION_2_CPUQACTIVE          0x0050
    #define   LSb32CPU_REG_PWR_RETENTION_2_CPUQACTIVE             0
    #define   LSb16CPU_REG_PWR_RETENTION_2_CPUQACTIVE             0
    #define       bCPU_REG_PWR_RETENTION_2_CPUQACTIVE          1
    #define   MSK32CPU_REG_PWR_RETENTION_2_CPUQACTIVE             0x00000001

    #define     BA_CPU_REG_PWR_RETENTION_2_CPUQREQn            0x0050
    #define     B16CPU_REG_PWR_RETENTION_2_CPUQREQn            0x0050
    #define   LSb32CPU_REG_PWR_RETENTION_2_CPUQREQn               1
    #define   LSb16CPU_REG_PWR_RETENTION_2_CPUQREQn               1
    #define       bCPU_REG_PWR_RETENTION_2_CPUQREQn            1
    #define   MSK32CPU_REG_PWR_RETENTION_2_CPUQREQn               0x00000002

    #define     BA_CPU_REG_PWR_RETENTION_2_CPUQDENY            0x0050
    #define     B16CPU_REG_PWR_RETENTION_2_CPUQDENY            0x0050
    #define   LSb32CPU_REG_PWR_RETENTION_2_CPUQDENY               2
    #define   LSb16CPU_REG_PWR_RETENTION_2_CPUQDENY               2
    #define       bCPU_REG_PWR_RETENTION_2_CPUQDENY            1
    #define   MSK32CPU_REG_PWR_RETENTION_2_CPUQDENY               0x00000004

    #define     BA_CPU_REG_PWR_RETENTION_2_CPUQACCEPTn         0x0050
    #define     B16CPU_REG_PWR_RETENTION_2_CPUQACCEPTn         0x0050
    #define   LSb32CPU_REG_PWR_RETENTION_2_CPUQACCEPTn            3
    #define   LSb16CPU_REG_PWR_RETENTION_2_CPUQACCEPTn            3
    #define       bCPU_REG_PWR_RETENTION_2_CPUQACCEPTn         1
    #define   MSK32CPU_REG_PWR_RETENTION_2_CPUQACCEPTn            0x00000008
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_PWR_RETENTION_3                     0x0054

    #define     BA_CPU_REG_PWR_RETENTION_3_CPUQACTIVE          0x0054
    #define     B16CPU_REG_PWR_RETENTION_3_CPUQACTIVE          0x0054
    #define   LSb32CPU_REG_PWR_RETENTION_3_CPUQACTIVE             0
    #define   LSb16CPU_REG_PWR_RETENTION_3_CPUQACTIVE             0
    #define       bCPU_REG_PWR_RETENTION_3_CPUQACTIVE          1
    #define   MSK32CPU_REG_PWR_RETENTION_3_CPUQACTIVE             0x00000001

    #define     BA_CPU_REG_PWR_RETENTION_3_CPUQREQn            0x0054
    #define     B16CPU_REG_PWR_RETENTION_3_CPUQREQn            0x0054
    #define   LSb32CPU_REG_PWR_RETENTION_3_CPUQREQn               1
    #define   LSb16CPU_REG_PWR_RETENTION_3_CPUQREQn               1
    #define       bCPU_REG_PWR_RETENTION_3_CPUQREQn            1
    #define   MSK32CPU_REG_PWR_RETENTION_3_CPUQREQn               0x00000002

    #define     BA_CPU_REG_PWR_RETENTION_3_CPUQDENY            0x0054
    #define     B16CPU_REG_PWR_RETENTION_3_CPUQDENY            0x0054
    #define   LSb32CPU_REG_PWR_RETENTION_3_CPUQDENY               2
    #define   LSb16CPU_REG_PWR_RETENTION_3_CPUQDENY               2
    #define       bCPU_REG_PWR_RETENTION_3_CPUQDENY            1
    #define   MSK32CPU_REG_PWR_RETENTION_3_CPUQDENY               0x00000004

    #define     BA_CPU_REG_PWR_RETENTION_3_CPUQACCEPTn         0x0054
    #define     B16CPU_REG_PWR_RETENTION_3_CPUQACCEPTn         0x0054
    #define   LSb32CPU_REG_PWR_RETENTION_3_CPUQACCEPTn            3
    #define   LSb16CPU_REG_PWR_RETENTION_3_CPUQACCEPTn            3
    #define       bCPU_REG_PWR_RETENTION_3_CPUQACCEPTn         1
    #define   MSK32CPU_REG_PWR_RETENTION_3_CPUQACCEPTn            0x00000008
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_ACE_CHI                             0x0058

    #define     BA_CPU_REG_ACE_CHI_BROADCASTCACHEMAINT         0x0058
    #define     B16CPU_REG_ACE_CHI_BROADCASTCACHEMAINT         0x0058
    #define   LSb32CPU_REG_ACE_CHI_BROADCASTCACHEMAINT            0
    #define   LSb16CPU_REG_ACE_CHI_BROADCASTCACHEMAINT            0
    #define       bCPU_REG_ACE_CHI_BROADCASTCACHEMAINT         1
    #define   MSK32CPU_REG_ACE_CHI_BROADCASTCACHEMAINT            0x00000001

    #define     BA_CPU_REG_ACE_CHI_BROADCASTCACHEMAINTPOU      0x0058
    #define     B16CPU_REG_ACE_CHI_BROADCASTCACHEMAINTPOU      0x0058
    #define   LSb32CPU_REG_ACE_CHI_BROADCASTCACHEMAINTPOU         1
    #define   LSb16CPU_REG_ACE_CHI_BROADCASTCACHEMAINTPOU         1
    #define       bCPU_REG_ACE_CHI_BROADCASTCACHEMAINTPOU      1
    #define   MSK32CPU_REG_ACE_CHI_BROADCASTCACHEMAINTPOU         0x00000002

    #define     BA_CPU_REG_ACE_CHI_BROADCASTINNER              0x0058
    #define     B16CPU_REG_ACE_CHI_BROADCASTINNER              0x0058
    #define   LSb32CPU_REG_ACE_CHI_BROADCASTINNER                 2
    #define   LSb16CPU_REG_ACE_CHI_BROADCASTINNER                 2
    #define       bCPU_REG_ACE_CHI_BROADCASTINNER              1
    #define   MSK32CPU_REG_ACE_CHI_BROADCASTINNER                 0x00000004

    #define     BA_CPU_REG_ACE_CHI_BROADCASTOUTER              0x0058
    #define     B16CPU_REG_ACE_CHI_BROADCASTOUTER              0x0058
    #define   LSb32CPU_REG_ACE_CHI_BROADCASTOUTER                 3
    #define   LSb16CPU_REG_ACE_CHI_BROADCASTOUTER                 3
    #define       bCPU_REG_ACE_CHI_BROADCASTOUTER              1
    #define   MSK32CPU_REG_ACE_CHI_BROADCASTOUTER                 0x00000008

    #define     BA_CPU_REG_ACE_CHI_SYSBARDISABLE               0x0058
    #define     B16CPU_REG_ACE_CHI_SYSBARDISABLE               0x0058
    #define   LSb32CPU_REG_ACE_CHI_SYSBARDISABLE                  4
    #define   LSb16CPU_REG_ACE_CHI_SYSBARDISABLE                  4
    #define       bCPU_REG_ACE_CHI_SYSBARDISABLE               1
    #define   MSK32CPU_REG_ACE_CHI_SYSBARDISABLE                  0x00000010
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_DEBUG                               0x005C

    #define     BA_CPU_REG_DEBUG_DBGROMADDR                    0x005C
    #define     B16CPU_REG_DEBUG_DBGROMADDR                    0x005C
    #define   LSb32CPU_REG_DEBUG_DBGROMADDR                       0
    #define   LSb16CPU_REG_DEBUG_DBGROMADDR                       0
    #define       bCPU_REG_DEBUG_DBGROMADDR                    28
    #define   MSK32CPU_REG_DEBUG_DBGROMADDR                       0x0FFFFFFF

    #define     BA_CPU_REG_DEBUG_DBGROMADDRV                   0x005F
    #define     B16CPU_REG_DEBUG_DBGROMADDRV                   0x005E
    #define   LSb32CPU_REG_DEBUG_DBGROMADDRV                      28
    #define   LSb16CPU_REG_DEBUG_DBGROMADDRV                      12
    #define       bCPU_REG_DEBUG_DBGROMADDRV                   1
    #define   MSK32CPU_REG_DEBUG_DBGROMADDRV                      0x10000000

    #define     RA_CPU_REG_DEBUG1                              0x0060

    #define     BA_CPU_REG_DEBUG_DBGACK                        0x0060
    #define     B16CPU_REG_DEBUG_DBGACK                        0x0060
    #define   LSb32CPU_REG_DEBUG_DBGACK                           0
    #define   LSb16CPU_REG_DEBUG_DBGACK                           0
    #define       bCPU_REG_DEBUG_DBGACK                        4
    #define   MSK32CPU_REG_DEBUG_DBGACK                           0x0000000F

    #define     BA_CPU_REG_DEBUG_nCOMMIRQ                      0x0060
    #define     B16CPU_REG_DEBUG_nCOMMIRQ                      0x0060
    #define   LSb32CPU_REG_DEBUG_nCOMMIRQ                         4
    #define   LSb16CPU_REG_DEBUG_nCOMMIRQ                         4
    #define       bCPU_REG_DEBUG_nCOMMIRQ                      4
    #define   MSK32CPU_REG_DEBUG_nCOMMIRQ                         0x000000F0

    #define     BA_CPU_REG_DEBUG_COMMRX                        0x0061
    #define     B16CPU_REG_DEBUG_COMMRX                        0x0060
    #define   LSb32CPU_REG_DEBUG_COMMRX                           8
    #define   LSb16CPU_REG_DEBUG_COMMRX                           8
    #define       bCPU_REG_DEBUG_COMMRX                        4
    #define   MSK32CPU_REG_DEBUG_COMMRX                           0x00000F00

    #define     BA_CPU_REG_DEBUG_COMMTX                        0x0061
    #define     B16CPU_REG_DEBUG_COMMTX                        0x0060
    #define   LSb32CPU_REG_DEBUG_COMMTX                           12
    #define   LSb16CPU_REG_DEBUG_COMMTX                           12
    #define       bCPU_REG_DEBUG_COMMTX                        4
    #define   MSK32CPU_REG_DEBUG_COMMTX                           0x0000F000

    #define     BA_CPU_REG_DEBUG_EDBGRQ                        0x0062
    #define     B16CPU_REG_DEBUG_EDBGRQ                        0x0062
    #define   LSb32CPU_REG_DEBUG_EDBGRQ                           16
    #define   LSb16CPU_REG_DEBUG_EDBGRQ                           0
    #define       bCPU_REG_DEBUG_EDBGRQ                        4
    #define   MSK32CPU_REG_DEBUG_EDBGRQ                           0x000F0000

    #define     BA_CPU_REG_DEBUG_DBGEN                         0x0062
    #define     B16CPU_REG_DEBUG_DBGEN                         0x0062
    #define   LSb32CPU_REG_DEBUG_DBGEN                            20
    #define   LSb16CPU_REG_DEBUG_DBGEN                            4
    #define       bCPU_REG_DEBUG_DBGEN                         4
    #define   MSK32CPU_REG_DEBUG_DBGEN                            0x00F00000

    #define     BA_CPU_REG_DEBUG_NIDEN                         0x0063
    #define     B16CPU_REG_DEBUG_NIDEN                         0x0062
    #define   LSb32CPU_REG_DEBUG_NIDEN                            24
    #define   LSb16CPU_REG_DEBUG_NIDEN                            8
    #define       bCPU_REG_DEBUG_NIDEN                         4
    #define   MSK32CPU_REG_DEBUG_NIDEN                            0x0F000000

    #define     BA_CPU_REG_DEBUG_SPIDEN                        0x0063
    #define     B16CPU_REG_DEBUG_SPIDEN                        0x0062
    #define   LSb32CPU_REG_DEBUG_SPIDEN                           28
    #define   LSb16CPU_REG_DEBUG_SPIDEN                           12
    #define       bCPU_REG_DEBUG_SPIDEN                        4
    #define   MSK32CPU_REG_DEBUG_SPIDEN                           0xF0000000

    #define     RA_CPU_REG_DEBUG2                              0x0064

    #define     BA_CPU_REG_DEBUG_SPNIDEN                       0x0064
    #define     B16CPU_REG_DEBUG_SPNIDEN                       0x0064
    #define   LSb32CPU_REG_DEBUG_SPNIDEN                          0
    #define   LSb16CPU_REG_DEBUG_SPNIDEN                          0
    #define       bCPU_REG_DEBUG_SPNIDEN                       4
    #define   MSK32CPU_REG_DEBUG_SPNIDEN                          0x0000000F

    #define     BA_CPU_REG_DEBUG_DBGRSTREQ                     0x0064
    #define     B16CPU_REG_DEBUG_DBGRSTREQ                     0x0064
    #define   LSb32CPU_REG_DEBUG_DBGRSTREQ                        4
    #define   LSb16CPU_REG_DEBUG_DBGRSTREQ                        4
    #define       bCPU_REG_DEBUG_DBGRSTREQ                     4
    #define   MSK32CPU_REG_DEBUG_DBGRSTREQ                        0x000000F0

    #define     BA_CPU_REG_DEBUG_DBGNOPWRDWN                   0x0065
    #define     B16CPU_REG_DEBUG_DBGNOPWRDWN                   0x0064
    #define   LSb32CPU_REG_DEBUG_DBGNOPWRDWN                      8
    #define   LSb16CPU_REG_DEBUG_DBGNOPWRDWN                      8
    #define       bCPU_REG_DEBUG_DBGNOPWRDWN                   4
    #define   MSK32CPU_REG_DEBUG_DBGNOPWRDWN                      0x00000F00

    #define     BA_CPU_REG_DEBUG_DBGPWRUPREQ                   0x0065
    #define     B16CPU_REG_DEBUG_DBGPWRUPREQ                   0x0064
    #define   LSb32CPU_REG_DEBUG_DBGPWRUPREQ                      12
    #define   LSb16CPU_REG_DEBUG_DBGPWRUPREQ                      12
    #define       bCPU_REG_DEBUG_DBGPWRUPREQ                   4
    #define   MSK32CPU_REG_DEBUG_DBGPWRUPREQ                      0x0000F000

    #define     BA_CPU_REG_DEBUG_DBGL1RSTDISABLE               0x0066
    #define     B16CPU_REG_DEBUG_DBGL1RSTDISABLE               0x0066
    #define   LSb32CPU_REG_DEBUG_DBGL1RSTDISABLE                  16
    #define   LSb16CPU_REG_DEBUG_DBGL1RSTDISABLE                  0
    #define       bCPU_REG_DEBUG_DBGL1RSTDISABLE               1
    #define   MSK32CPU_REG_DEBUG_DBGL1RSTDISABLE                  0x00010000
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_DFT                                 0x0068

    #define     BA_CPU_REG_DFT_DFTRAMHOLD                      0x0068
    #define     B16CPU_REG_DFT_DFTRAMHOLD                      0x0068
    #define   LSb32CPU_REG_DFT_DFTRAMHOLD                         0
    #define   LSb16CPU_REG_DFT_DFTRAMHOLD                         0
    #define       bCPU_REG_DFT_DFTRAMHOLD                      1
    #define   MSK32CPU_REG_DFT_DFTRAMHOLD                         0x00000001

    #define     BA_CPU_REG_DFT_DFTMCPHOLD                      0x0068
    #define     B16CPU_REG_DFT_DFTMCPHOLD                      0x0068
    #define   LSb32CPU_REG_DFT_DFTMCPHOLD                         1
    #define   LSb16CPU_REG_DFT_DFTMCPHOLD                         1
    #define       bCPU_REG_DFT_DFTMCPHOLD                      1
    #define   MSK32CPU_REG_DFT_DFTMCPHOLD                         0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_GIC                                 0x006C

    #define     BA_CPU_REG_GIC_nSEI                            0x006C
    #define     B16CPU_REG_GIC_nSEI                            0x006C
    #define   LSb32CPU_REG_GIC_nSEI                               0
    #define   LSb16CPU_REG_GIC_nSEI                               0
    #define       bCPU_REG_GIC_nSEI                            4
    #define   MSK32CPU_REG_GIC_nSEI                               0x0000000F

    #define     BA_CPU_REG_GIC_nVSEI                           0x006C
    #define     B16CPU_REG_GIC_nVSEI                           0x006C
    #define   LSb32CPU_REG_GIC_nVSEI                              4
    #define   LSb16CPU_REG_GIC_nVSEI                              4
    #define       bCPU_REG_GIC_nVSEI                           4
    #define   MSK32CPU_REG_GIC_nVSEI                              0x000000F0

    #define     BA_CPU_REG_GIC_nREI                            0x006D
    #define     B16CPU_REG_GIC_nREI                            0x006C
    #define   LSb32CPU_REG_GIC_nREI                               8
    #define   LSb16CPU_REG_GIC_nREI                               8
    #define       bCPU_REG_GIC_nREI                            4
    #define   MSK32CPU_REG_GIC_nREI                               0x00000F00

    #define     BA_CPU_REG_GIC_nVCPUMNTIRQ                     0x006D
    #define     B16CPU_REG_GIC_nVCPUMNTIRQ                     0x006C
    #define   LSb32CPU_REG_GIC_nVCPUMNTIRQ                        12
    #define   LSb16CPU_REG_GIC_nVCPUMNTIRQ                        12
    #define       bCPU_REG_GIC_nVCPUMNTIRQ                     4
    #define   MSK32CPU_REG_GIC_nVCPUMNTIRQ                        0x0000F000

    #define     BA_CPU_REG_GIC_GICCDISABLE                     0x006E
    #define     B16CPU_REG_GIC_GICCDISABLE                     0x006E
    #define   LSb32CPU_REG_GIC_GICCDISABLE                        16
    #define   LSb16CPU_REG_GIC_GICCDISABLE                        0
    #define       bCPU_REG_GIC_GICCDISABLE                     1
    #define   MSK32CPU_REG_GIC_GICCDISABLE                        0x00010000

    #define     BA_CPU_REG_GIC_ICDTVALID                       0x006E
    #define     B16CPU_REG_GIC_ICDTVALID                       0x006E
    #define   LSb32CPU_REG_GIC_ICDTVALID                          17
    #define   LSb16CPU_REG_GIC_ICDTVALID                          1
    #define       bCPU_REG_GIC_ICDTVALID                       1
    #define   MSK32CPU_REG_GIC_ICDTVALID                          0x00020000

    #define     BA_CPU_REG_GIC_ICDTREADY                       0x006E
    #define     B16CPU_REG_GIC_ICDTREADY                       0x006E
    #define   LSb32CPU_REG_GIC_ICDTREADY                          18
    #define   LSb16CPU_REG_GIC_ICDTREADY                          2
    #define       bCPU_REG_GIC_ICDTREADY                       1
    #define   MSK32CPU_REG_GIC_ICDTREADY                          0x00040000

    #define     RA_CPU_REG_GIC1                                0x0070

    #define     BA_CPU_REG_GIC_ICDTDATA                        0x0070
    #define     B16CPU_REG_GIC_ICDTDATA                        0x0070
    #define   LSb32CPU_REG_GIC_ICDTDATA                           0
    #define   LSb16CPU_REG_GIC_ICDTDATA                           0
    #define       bCPU_REG_GIC_ICDTDATA                        16
    #define   MSK32CPU_REG_GIC_ICDTDATA                           0x0000FFFF

    #define     BA_CPU_REG_GIC_ICDTLAST                        0x0072
    #define     B16CPU_REG_GIC_ICDTLAST                        0x0072
    #define   LSb32CPU_REG_GIC_ICDTLAST                           16
    #define   LSb16CPU_REG_GIC_ICDTLAST                           0
    #define       bCPU_REG_GIC_ICDTLAST                        1
    #define   MSK32CPU_REG_GIC_ICDTLAST                           0x00010000

    #define     BA_CPU_REG_GIC_ICDTDEST                        0x0072
    #define     B16CPU_REG_GIC_ICDTDEST                        0x0072
    #define   LSb32CPU_REG_GIC_ICDTDEST                           17
    #define   LSb16CPU_REG_GIC_ICDTDEST                           1
    #define       bCPU_REG_GIC_ICDTDEST                        2
    #define   MSK32CPU_REG_GIC_ICDTDEST                           0x00060000

    #define     BA_CPU_REG_GIC_ICCTVALID                       0x0072
    #define     B16CPU_REG_GIC_ICCTVALID                       0x0072
    #define   LSb32CPU_REG_GIC_ICCTVALID                          19
    #define   LSb16CPU_REG_GIC_ICCTVALID                          3
    #define       bCPU_REG_GIC_ICCTVALID                       1
    #define   MSK32CPU_REG_GIC_ICCTVALID                          0x00080000

    #define     BA_CPU_REG_GIC_ICCTREADY                       0x0072
    #define     B16CPU_REG_GIC_ICCTREADY                       0x0072
    #define   LSb32CPU_REG_GIC_ICCTREADY                          20
    #define   LSb16CPU_REG_GIC_ICCTREADY                          4
    #define       bCPU_REG_GIC_ICCTREADY                       1
    #define   MSK32CPU_REG_GIC_ICCTREADY                          0x00100000

    #define     RA_CPU_REG_GIC2                                0x0074

    #define     BA_CPU_REG_GIC_ICCTDATA                        0x0074
    #define     B16CPU_REG_GIC_ICCTDATA                        0x0074
    #define   LSb32CPU_REG_GIC_ICCTDATA                           0
    #define   LSb16CPU_REG_GIC_ICCTDATA                           0
    #define       bCPU_REG_GIC_ICCTDATA                        16
    #define   MSK32CPU_REG_GIC_ICCTDATA                           0x0000FFFF

    #define     BA_CPU_REG_GIC_ICCTLAST                        0x0076
    #define     B16CPU_REG_GIC_ICCTLAST                        0x0076
    #define   LSb32CPU_REG_GIC_ICCTLAST                           16
    #define   LSb16CPU_REG_GIC_ICCTLAST                           0
    #define       bCPU_REG_GIC_ICCTLAST                        1
    #define   MSK32CPU_REG_GIC_ICCTLAST                           0x00010000

    #define     BA_CPU_REG_GIC_ICCTID                          0x0076
    #define     B16CPU_REG_GIC_ICCTID                          0x0076
    #define   LSb32CPU_REG_GIC_ICCTID                             17
    #define   LSb16CPU_REG_GIC_ICCTID                             1
    #define       bCPU_REG_GIC_ICCTID                          2
    #define   MSK32CPU_REG_GIC_ICCTID                             0x00060000
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_CNT                                 0x0078

    #define     BA_CPU_REG_CNT_CNTCLKEN                        0x0078
    #define     B16CPU_REG_CNT_CNTCLKEN                        0x0078
    #define   LSb32CPU_REG_CNT_CNTCLKEN                           0
    #define   LSb16CPU_REG_CNT_CNTCLKEN                           0
    #define       bCPU_REG_CNT_CNTCLKEN                        1
    #define   MSK32CPU_REG_CNT_CNTCLKEN                           0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_ETM                                 0x007C

    #define     BA_CPU_REG_ETM_SYNCREQM0                       0x007C
    #define     B16CPU_REG_ETM_SYNCREQM0                       0x007C
    #define   LSb32CPU_REG_ETM_SYNCREQM0                          0
    #define   LSb16CPU_REG_ETM_SYNCREQM0                          0
    #define       bCPU_REG_ETM_SYNCREQM0                       1
    #define   MSK32CPU_REG_ETM_SYNCREQM0                          0x00000001

    #define     BA_CPU_REG_ETM_SYNCREQM1                       0x007C
    #define     B16CPU_REG_ETM_SYNCREQM1                       0x007C
    #define   LSb32CPU_REG_ETM_SYNCREQM1                          1
    #define   LSb16CPU_REG_ETM_SYNCREQM1                          1
    #define       bCPU_REG_ETM_SYNCREQM1                       1
    #define   MSK32CPU_REG_ETM_SYNCREQM1                          0x00000002

    #define     BA_CPU_REG_ETM_SYNCREQM2                       0x007C
    #define     B16CPU_REG_ETM_SYNCREQM2                       0x007C
    #define   LSb32CPU_REG_ETM_SYNCREQM2                          2
    #define   LSb16CPU_REG_ETM_SYNCREQM2                          2
    #define       bCPU_REG_ETM_SYNCREQM2                       1
    #define   MSK32CPU_REG_ETM_SYNCREQM2                          0x00000004

    #define     BA_CPU_REG_ETM_SYNCREQM3                       0x007C
    #define     B16CPU_REG_ETM_SYNCREQM3                       0x007C
    #define   LSb32CPU_REG_ETM_SYNCREQM3                          3
    #define   LSb16CPU_REG_ETM_SYNCREQM3                          3
    #define       bCPU_REG_ETM_SYNCREQM3                       1
    #define   MSK32CPU_REG_ETM_SYNCREQM3                          0x00000008
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_PMU                                 0x0080

    #define     BA_CPU_REG_PMU_PMUEVENT0                       0x0080
    #define     B16CPU_REG_PMU_PMUEVENT0                       0x0080
    #define   LSb32CPU_REG_PMU_PMUEVENT0                          0
    #define   LSb16CPU_REG_PMU_PMUEVENT0                          0
    #define       bCPU_REG_PMU_PMUEVENT0                       32
    #define   MSK32CPU_REG_PMU_PMUEVENT0                          0xFFFFFFFF

    #define     RA_CPU_REG_PMU1                                0x0084

    #define     BA_CPU_REG_PMU_PMUEVENT0_MSB                   0x0084
    #define     B16CPU_REG_PMU_PMUEVENT0_MSB                   0x0084
    #define   LSb32CPU_REG_PMU_PMUEVENT0_MSB                      0
    #define   LSb16CPU_REG_PMU_PMUEVENT0_MSB                      0
    #define       bCPU_REG_PMU_PMUEVENT0_MSB                   6
    #define   MSK32CPU_REG_PMU_PMUEVENT0_MSB                      0x0000003F

    #define     RA_CPU_REG_PMU2                                0x0088

    #define     BA_CPU_REG_PMU_PMUEVENT1                       0x0088
    #define     B16CPU_REG_PMU_PMUEVENT1                       0x0088
    #define   LSb32CPU_REG_PMU_PMUEVENT1                          0
    #define   LSb16CPU_REG_PMU_PMUEVENT1                          0
    #define       bCPU_REG_PMU_PMUEVENT1                       32
    #define   MSK32CPU_REG_PMU_PMUEVENT1                          0xFFFFFFFF

    #define     RA_CPU_REG_PMU3                                0x008C

    #define     BA_CPU_REG_PMU_PMUEVENT1_MSB                   0x008C
    #define     B16CPU_REG_PMU_PMUEVENT1_MSB                   0x008C
    #define   LSb32CPU_REG_PMU_PMUEVENT1_MSB                      0
    #define   LSb16CPU_REG_PMU_PMUEVENT1_MSB                      0
    #define       bCPU_REG_PMU_PMUEVENT1_MSB                   6
    #define   MSK32CPU_REG_PMU_PMUEVENT1_MSB                      0x0000003F

    #define     RA_CPU_REG_PMU4                                0x0090

    #define     BA_CPU_REG_PMU_PMUEVENT2                       0x0090
    #define     B16CPU_REG_PMU_PMUEVENT2                       0x0090
    #define   LSb32CPU_REG_PMU_PMUEVENT2                          0
    #define   LSb16CPU_REG_PMU_PMUEVENT2                          0
    #define       bCPU_REG_PMU_PMUEVENT2                       32
    #define   MSK32CPU_REG_PMU_PMUEVENT2                          0xFFFFFFFF

    #define     RA_CPU_REG_PMU5                                0x0094

    #define     BA_CPU_REG_PMU_PMUEVENT2_MSB                   0x0094
    #define     B16CPU_REG_PMU_PMUEVENT2_MSB                   0x0094
    #define   LSb32CPU_REG_PMU_PMUEVENT2_MSB                      0
    #define   LSb16CPU_REG_PMU_PMUEVENT2_MSB                      0
    #define       bCPU_REG_PMU_PMUEVENT2_MSB                   6
    #define   MSK32CPU_REG_PMU_PMUEVENT2_MSB                      0x0000003F

    #define     RA_CPU_REG_PMU6                                0x0098

    #define     BA_CPU_REG_PMU_PMUEVENT3                       0x0098
    #define     B16CPU_REG_PMU_PMUEVENT3                       0x0098
    #define   LSb32CPU_REG_PMU_PMUEVENT3                          0
    #define   LSb16CPU_REG_PMU_PMUEVENT3                          0
    #define       bCPU_REG_PMU_PMUEVENT3                       32
    #define   MSK32CPU_REG_PMU_PMUEVENT3                          0xFFFFFFFF

    #define     RA_CPU_REG_PMU7                                0x009C

    #define     BA_CPU_REG_PMU_PMUEVENT3_MSB                   0x009C
    #define     B16CPU_REG_PMU_PMUEVENT3_MSB                   0x009C
    #define   LSb32CPU_REG_PMU_PMUEVENT3_MSB                      0
    #define   LSb16CPU_REG_PMU_PMUEVENT3_MSB                      0
    #define       bCPU_REG_PMU_PMUEVENT3_MSB                   6
    #define   MSK32CPU_REG_PMU_PMUEVENT3_MSB                      0x0000003F
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_PWRSW_0                             0x00A0

    #define     BA_CPU_REG_PWRSW_0_PWRSW_CNTRL1_I              0x00A0
    #define     B16CPU_REG_PWRSW_0_PWRSW_CNTRL1_I              0x00A0
    #define   LSb32CPU_REG_PWRSW_0_PWRSW_CNTRL1_I                 0
    #define   LSb16CPU_REG_PWRSW_0_PWRSW_CNTRL1_I                 0
    #define       bCPU_REG_PWRSW_0_PWRSW_CNTRL1_I              1
    #define   MSK32CPU_REG_PWRSW_0_PWRSW_CNTRL1_I                 0x00000001

    #define     BA_CPU_REG_PWRSW_0_PWRSW_CNTRL2_I              0x00A0
    #define     B16CPU_REG_PWRSW_0_PWRSW_CNTRL2_I              0x00A0
    #define   LSb32CPU_REG_PWRSW_0_PWRSW_CNTRL2_I                 1
    #define   LSb16CPU_REG_PWRSW_0_PWRSW_CNTRL2_I                 1
    #define       bCPU_REG_PWRSW_0_PWRSW_CNTRL2_I              1
    #define   MSK32CPU_REG_PWRSW_0_PWRSW_CNTRL2_I                 0x00000002

    #define     BA_CPU_REG_PWRSW_0_PWRSW_ACK1_O                0x00A0
    #define     B16CPU_REG_PWRSW_0_PWRSW_ACK1_O                0x00A0
    #define   LSb32CPU_REG_PWRSW_0_PWRSW_ACK1_O                   2
    #define   LSb16CPU_REG_PWRSW_0_PWRSW_ACK1_O                   2
    #define       bCPU_REG_PWRSW_0_PWRSW_ACK1_O                1
    #define   MSK32CPU_REG_PWRSW_0_PWRSW_ACK1_O                   0x00000004

    #define     BA_CPU_REG_PWRSW_0_PWRSW_ACK2_O                0x00A0
    #define     B16CPU_REG_PWRSW_0_PWRSW_ACK2_O                0x00A0
    #define   LSb32CPU_REG_PWRSW_0_PWRSW_ACK2_O                   3
    #define   LSb16CPU_REG_PWRSW_0_PWRSW_ACK2_O                   3
    #define       bCPU_REG_PWRSW_0_PWRSW_ACK2_O                1
    #define   MSK32CPU_REG_PWRSW_0_PWRSW_ACK2_O                   0x00000008

    #define     BA_CPU_REG_PWRSW_0_nCPU_ISO_MODE_EN_           0x00A0
    #define     B16CPU_REG_PWRSW_0_nCPU_ISO_MODE_EN_           0x00A0
    #define   LSb32CPU_REG_PWRSW_0_nCPU_ISO_MODE_EN_              4
    #define   LSb16CPU_REG_PWRSW_0_nCPU_ISO_MODE_EN_              4
    #define       bCPU_REG_PWRSW_0_nCPU_ISO_MODE_EN_           1
    #define   MSK32CPU_REG_PWRSW_0_nCPU_ISO_MODE_EN_              0x00000010
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_PWRSW_1                             0x00A4

    #define     BA_CPU_REG_PWRSW_1_PWRSW_CNTRL1_I              0x00A4
    #define     B16CPU_REG_PWRSW_1_PWRSW_CNTRL1_I              0x00A4
    #define   LSb32CPU_REG_PWRSW_1_PWRSW_CNTRL1_I                 0
    #define   LSb16CPU_REG_PWRSW_1_PWRSW_CNTRL1_I                 0
    #define       bCPU_REG_PWRSW_1_PWRSW_CNTRL1_I              1
    #define   MSK32CPU_REG_PWRSW_1_PWRSW_CNTRL1_I                 0x00000001

    #define     BA_CPU_REG_PWRSW_1_PWRSW_CNTRL2_I              0x00A4
    #define     B16CPU_REG_PWRSW_1_PWRSW_CNTRL2_I              0x00A4
    #define   LSb32CPU_REG_PWRSW_1_PWRSW_CNTRL2_I                 1
    #define   LSb16CPU_REG_PWRSW_1_PWRSW_CNTRL2_I                 1
    #define       bCPU_REG_PWRSW_1_PWRSW_CNTRL2_I              1
    #define   MSK32CPU_REG_PWRSW_1_PWRSW_CNTRL2_I                 0x00000002

    #define     BA_CPU_REG_PWRSW_1_PWRSW_ACK1_O                0x00A4
    #define     B16CPU_REG_PWRSW_1_PWRSW_ACK1_O                0x00A4
    #define   LSb32CPU_REG_PWRSW_1_PWRSW_ACK1_O                   2
    #define   LSb16CPU_REG_PWRSW_1_PWRSW_ACK1_O                   2
    #define       bCPU_REG_PWRSW_1_PWRSW_ACK1_O                1
    #define   MSK32CPU_REG_PWRSW_1_PWRSW_ACK1_O                   0x00000004

    #define     BA_CPU_REG_PWRSW_1_PWRSW_ACK2_O                0x00A4
    #define     B16CPU_REG_PWRSW_1_PWRSW_ACK2_O                0x00A4
    #define   LSb32CPU_REG_PWRSW_1_PWRSW_ACK2_O                   3
    #define   LSb16CPU_REG_PWRSW_1_PWRSW_ACK2_O                   3
    #define       bCPU_REG_PWRSW_1_PWRSW_ACK2_O                1
    #define   MSK32CPU_REG_PWRSW_1_PWRSW_ACK2_O                   0x00000008

    #define     BA_CPU_REG_PWRSW_1_nCPU_ISO_MODE_EN_           0x00A4
    #define     B16CPU_REG_PWRSW_1_nCPU_ISO_MODE_EN_           0x00A4
    #define   LSb32CPU_REG_PWRSW_1_nCPU_ISO_MODE_EN_              4
    #define   LSb16CPU_REG_PWRSW_1_nCPU_ISO_MODE_EN_              4
    #define       bCPU_REG_PWRSW_1_nCPU_ISO_MODE_EN_           1
    #define   MSK32CPU_REG_PWRSW_1_nCPU_ISO_MODE_EN_              0x00000010
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_PWRSW_2                             0x00A8

    #define     BA_CPU_REG_PWRSW_2_PWRSW_CNTRL1_I              0x00A8
    #define     B16CPU_REG_PWRSW_2_PWRSW_CNTRL1_I              0x00A8
    #define   LSb32CPU_REG_PWRSW_2_PWRSW_CNTRL1_I                 0
    #define   LSb16CPU_REG_PWRSW_2_PWRSW_CNTRL1_I                 0
    #define       bCPU_REG_PWRSW_2_PWRSW_CNTRL1_I              1
    #define   MSK32CPU_REG_PWRSW_2_PWRSW_CNTRL1_I                 0x00000001

    #define     BA_CPU_REG_PWRSW_2_PWRSW_CNTRL2_I              0x00A8
    #define     B16CPU_REG_PWRSW_2_PWRSW_CNTRL2_I              0x00A8
    #define   LSb32CPU_REG_PWRSW_2_PWRSW_CNTRL2_I                 1
    #define   LSb16CPU_REG_PWRSW_2_PWRSW_CNTRL2_I                 1
    #define       bCPU_REG_PWRSW_2_PWRSW_CNTRL2_I              1
    #define   MSK32CPU_REG_PWRSW_2_PWRSW_CNTRL2_I                 0x00000002

    #define     BA_CPU_REG_PWRSW_2_PWRSW_ACK1_O                0x00A8
    #define     B16CPU_REG_PWRSW_2_PWRSW_ACK1_O                0x00A8
    #define   LSb32CPU_REG_PWRSW_2_PWRSW_ACK1_O                   2
    #define   LSb16CPU_REG_PWRSW_2_PWRSW_ACK1_O                   2
    #define       bCPU_REG_PWRSW_2_PWRSW_ACK1_O                1
    #define   MSK32CPU_REG_PWRSW_2_PWRSW_ACK1_O                   0x00000004

    #define     BA_CPU_REG_PWRSW_2_PWRSW_ACK2_O                0x00A8
    #define     B16CPU_REG_PWRSW_2_PWRSW_ACK2_O                0x00A8
    #define   LSb32CPU_REG_PWRSW_2_PWRSW_ACK2_O                   3
    #define   LSb16CPU_REG_PWRSW_2_PWRSW_ACK2_O                   3
    #define       bCPU_REG_PWRSW_2_PWRSW_ACK2_O                1
    #define   MSK32CPU_REG_PWRSW_2_PWRSW_ACK2_O                   0x00000008

    #define     BA_CPU_REG_PWRSW_2_nCPU_ISO_MODE_EN_           0x00A8
    #define     B16CPU_REG_PWRSW_2_nCPU_ISO_MODE_EN_           0x00A8
    #define   LSb32CPU_REG_PWRSW_2_nCPU_ISO_MODE_EN_              4
    #define   LSb16CPU_REG_PWRSW_2_nCPU_ISO_MODE_EN_              4
    #define       bCPU_REG_PWRSW_2_nCPU_ISO_MODE_EN_           1
    #define   MSK32CPU_REG_PWRSW_2_nCPU_ISO_MODE_EN_              0x00000010
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_PWRSW_3                             0x00AC

    #define     BA_CPU_REG_PWRSW_3_PWRSW_CNTRL1_I              0x00AC
    #define     B16CPU_REG_PWRSW_3_PWRSW_CNTRL1_I              0x00AC
    #define   LSb32CPU_REG_PWRSW_3_PWRSW_CNTRL1_I                 0
    #define   LSb16CPU_REG_PWRSW_3_PWRSW_CNTRL1_I                 0
    #define       bCPU_REG_PWRSW_3_PWRSW_CNTRL1_I              1
    #define   MSK32CPU_REG_PWRSW_3_PWRSW_CNTRL1_I                 0x00000001

    #define     BA_CPU_REG_PWRSW_3_PWRSW_CNTRL2_I              0x00AC
    #define     B16CPU_REG_PWRSW_3_PWRSW_CNTRL2_I              0x00AC
    #define   LSb32CPU_REG_PWRSW_3_PWRSW_CNTRL2_I                 1
    #define   LSb16CPU_REG_PWRSW_3_PWRSW_CNTRL2_I                 1
    #define       bCPU_REG_PWRSW_3_PWRSW_CNTRL2_I              1
    #define   MSK32CPU_REG_PWRSW_3_PWRSW_CNTRL2_I                 0x00000002

    #define     BA_CPU_REG_PWRSW_3_PWRSW_ACK1_O                0x00AC
    #define     B16CPU_REG_PWRSW_3_PWRSW_ACK1_O                0x00AC
    #define   LSb32CPU_REG_PWRSW_3_PWRSW_ACK1_O                   2
    #define   LSb16CPU_REG_PWRSW_3_PWRSW_ACK1_O                   2
    #define       bCPU_REG_PWRSW_3_PWRSW_ACK1_O                1
    #define   MSK32CPU_REG_PWRSW_3_PWRSW_ACK1_O                   0x00000004

    #define     BA_CPU_REG_PWRSW_3_PWRSW_ACK2_O                0x00AC
    #define     B16CPU_REG_PWRSW_3_PWRSW_ACK2_O                0x00AC
    #define   LSb32CPU_REG_PWRSW_3_PWRSW_ACK2_O                   3
    #define   LSb16CPU_REG_PWRSW_3_PWRSW_ACK2_O                   3
    #define       bCPU_REG_PWRSW_3_PWRSW_ACK2_O                1
    #define   MSK32CPU_REG_PWRSW_3_PWRSW_ACK2_O                   0x00000008

    #define     BA_CPU_REG_PWRSW_3_nCPU_ISO_MODE_EN_           0x00AC
    #define     B16CPU_REG_PWRSW_3_nCPU_ISO_MODE_EN_           0x00AC
    #define   LSb32CPU_REG_PWRSW_3_nCPU_ISO_MODE_EN_              4
    #define   LSb16CPU_REG_PWRSW_3_nCPU_ISO_MODE_EN_              4
    #define       bCPU_REG_PWRSW_3_nCPU_ISO_MODE_EN_           1
    #define   MSK32CPU_REG_PWRSW_3_nCPU_ISO_MODE_EN_              0x00000010
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_CSSY_CTRL                           0x00B0

    #define     BA_CPU_REG_CSSY_CTRL_dbgen                     0x00B0
    #define     B16CPU_REG_CSSY_CTRL_dbgen                     0x00B0
    #define   LSb32CPU_REG_CSSY_CTRL_dbgen                        0
    #define   LSb16CPU_REG_CSSY_CTRL_dbgen                        0
    #define       bCPU_REG_CSSY_CTRL_dbgen                     1
    #define   MSK32CPU_REG_CSSY_CTRL_dbgen                        0x00000001

    #define     BA_CPU_REG_CSSY_CTRL_spiden                    0x00B0
    #define     B16CPU_REG_CSSY_CTRL_spiden                    0x00B0
    #define   LSb32CPU_REG_CSSY_CTRL_spiden                       1
    #define   LSb16CPU_REG_CSSY_CTRL_spiden                       1
    #define       bCPU_REG_CSSY_CTRL_spiden                    1
    #define   MSK32CPU_REG_CSSY_CTRL_spiden                       0x00000002

    #define     BA_CPU_REG_CSSY_CTRL_niden                     0x00B0
    #define     B16CPU_REG_CSSY_CTRL_niden                     0x00B0
    #define   LSb32CPU_REG_CSSY_CTRL_niden                        2
    #define   LSb16CPU_REG_CSSY_CTRL_niden                        2
    #define       bCPU_REG_CSSY_CTRL_niden                     1
    #define   MSK32CPU_REG_CSSY_CTRL_niden                        0x00000004

    #define     BA_CPU_REG_CSSY_CTRL_spniden                   0x00B0
    #define     B16CPU_REG_CSSY_CTRL_spniden                   0x00B0
    #define   LSb32CPU_REG_CSSY_CTRL_spniden                      3
    #define   LSb16CPU_REG_CSSY_CTRL_spniden                      3
    #define       bCPU_REG_CSSY_CTRL_spniden                   1
    #define   MSK32CPU_REG_CSSY_CTRL_spniden                      0x00000008

    #define     BA_CPU_REG_CSSY_CTRL_DEVICEEN                  0x00B0
    #define     B16CPU_REG_CSSY_CTRL_DEVICEEN                  0x00B0
    #define   LSb32CPU_REG_CSSY_CTRL_DEVICEEN                     4
    #define   LSb16CPU_REG_CSSY_CTRL_DEVICEEN                     4
    #define       bCPU_REG_CSSY_CTRL_DEVICEEN                  1
    #define   MSK32CPU_REG_CSSY_CTRL_DEVICEEN                     0x00000010
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_DynRWTC                             0x00B4

    #define     BA_CPU_REG_DynRWTC_En                          0x00B4
    #define     B16CPU_REG_DynRWTC_En                          0x00B4
    #define   LSb32CPU_REG_DynRWTC_En                             0
    #define   LSb16CPU_REG_DynRWTC_En                             0
    #define       bCPU_REG_DynRWTC_En                          1
    #define   MSK32CPU_REG_DynRWTC_En                             0x00000001

    #define     BA_CPU_REG_DynRWTC_DelayHold                   0x00B4
    #define     B16CPU_REG_DynRWTC_DelayHold                   0x00B4
    #define   LSb32CPU_REG_DynRWTC_DelayHold                      1
    #define   LSb16CPU_REG_DynRWTC_DelayHold                      1
    #define       bCPU_REG_DynRWTC_DelayHold                   8
    #define   MSK32CPU_REG_DynRWTC_DelayHold                      0x000001FE

    #define     BA_CPU_REG_DynRWTC_DelaySetup                  0x00B5
    #define     B16CPU_REG_DynRWTC_DelaySetup                  0x00B4
    #define   LSb32CPU_REG_DynRWTC_DelaySetup                     9
    #define   LSb16CPU_REG_DynRWTC_DelaySetup                     9
    #define       bCPU_REG_DynRWTC_DelaySetup                  8
    #define   MSK32CPU_REG_DynRWTC_DelaySetup                     0x0001FE00
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_Cpu0ExtPmu                          0x00B8

    #define     BA_CPU_REG_Cpu0ExtPmu_En                       0x00B8
    #define     B16CPU_REG_Cpu0ExtPmu_En                       0x00B8
    #define   LSb32CPU_REG_Cpu0ExtPmu_En                          0
    #define   LSb16CPU_REG_Cpu0ExtPmu_En                          0
    #define       bCPU_REG_Cpu0ExtPmu_En                       1
    #define   MSK32CPU_REG_Cpu0ExtPmu_En                          0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_Cpu1ExtPmu                          0x00BC

    #define     BA_CPU_REG_Cpu1ExtPmu_En                       0x00BC
    #define     B16CPU_REG_Cpu1ExtPmu_En                       0x00BC
    #define   LSb32CPU_REG_Cpu1ExtPmu_En                          0
    #define   LSb16CPU_REG_Cpu1ExtPmu_En                          0
    #define       bCPU_REG_Cpu1ExtPmu_En                       1
    #define   MSK32CPU_REG_Cpu1ExtPmu_En                          0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_Cpu2ExtPmu                          0x00C0

    #define     BA_CPU_REG_Cpu2ExtPmu_En                       0x00C0
    #define     B16CPU_REG_Cpu2ExtPmu_En                       0x00C0
    #define   LSb32CPU_REG_Cpu2ExtPmu_En                          0
    #define   LSb16CPU_REG_Cpu2ExtPmu_En                          0
    #define       bCPU_REG_Cpu2ExtPmu_En                       1
    #define   MSK32CPU_REG_Cpu2ExtPmu_En                          0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_Cpu3ExtPmu                          0x00C4

    #define     BA_CPU_REG_Cpu3ExtPmu_En                       0x00C4
    #define     B16CPU_REG_Cpu3ExtPmu_En                       0x00C4
    #define   LSb32CPU_REG_Cpu3ExtPmu_En                          0
    #define   LSb16CPU_REG_Cpu3ExtPmu_En                          0
    #define       bCPU_REG_Cpu3ExtPmu_En                       1
    #define   MSK32CPU_REG_Cpu3ExtPmu_En                          0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_CpuPmuPwrSwDly                      0x00C8

    #define     BA_CPU_REG_CpuPmuPwrSwDly_PwrSwDly             0x00C8
    #define     B16CPU_REG_CpuPmuPwrSwDly_PwrSwDly             0x00C8
    #define   LSb32CPU_REG_CpuPmuPwrSwDly_PwrSwDly                0
    #define   LSb16CPU_REG_CpuPmuPwrSwDly_PwrSwDly                0
    #define       bCPU_REG_CpuPmuPwrSwDly_PwrSwDly             26
    #define   MSK32CPU_REG_CpuPmuPwrSwDly_PwrSwDly                0x03FFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_CpuPmuRstDly                        0x00CC

    #define     BA_CPU_REG_CpuPmuRstDly_PwrSwDly               0x00CC
    #define     B16CPU_REG_CpuPmuRstDly_PwrSwDly               0x00CC
    #define   LSb32CPU_REG_CpuPmuRstDly_PwrSwDly                  0
    #define   LSb16CPU_REG_CpuPmuRstDly_PwrSwDly                  0
    #define       bCPU_REG_CpuPmuRstDly_PwrSwDly               26
    #define   MSK32CPU_REG_CpuPmuRstDly_PwrSwDly                  0x03FFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_Cpu0WarmRst                         0x00D0

    #define     BA_CPU_REG_Cpu0WarmRst_En                      0x00D0
    #define     B16CPU_REG_Cpu0WarmRst_En                      0x00D0
    #define   LSb32CPU_REG_Cpu0WarmRst_En                         0
    #define   LSb16CPU_REG_Cpu0WarmRst_En                         0
    #define       bCPU_REG_Cpu0WarmRst_En                      1
    #define   MSK32CPU_REG_Cpu0WarmRst_En                         0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_Cpu1WarmRst                         0x00D4

    #define     BA_CPU_REG_Cpu1WarmRst_En                      0x00D4
    #define     B16CPU_REG_Cpu1WarmRst_En                      0x00D4
    #define   LSb32CPU_REG_Cpu1WarmRst_En                         0
    #define   LSb16CPU_REG_Cpu1WarmRst_En                         0
    #define       bCPU_REG_Cpu1WarmRst_En                      1
    #define   MSK32CPU_REG_Cpu1WarmRst_En                         0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_Cpu2WarmRst                         0x00D8

    #define     BA_CPU_REG_Cpu2WarmRst_En                      0x00D8
    #define     B16CPU_REG_Cpu2WarmRst_En                      0x00D8
    #define   LSb32CPU_REG_Cpu2WarmRst_En                         0
    #define   LSb16CPU_REG_Cpu2WarmRst_En                         0
    #define       bCPU_REG_Cpu2WarmRst_En                      1
    #define   MSK32CPU_REG_Cpu2WarmRst_En                         0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_Cpu3WarmRst                         0x00DC

    #define     BA_CPU_REG_Cpu3WarmRst_En                      0x00DC
    #define     B16CPU_REG_Cpu3WarmRst_En                      0x00DC
    #define   LSb32CPU_REG_Cpu3WarmRst_En                         0
    #define   LSb16CPU_REG_Cpu3WarmRst_En                         0
    #define       bCPU_REG_Cpu3WarmRst_En                      1
    #define   MSK32CPU_REG_Cpu3WarmRst_En                         0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_Cpu0DbgWarmRst                      0x00E0

    #define     BA_CPU_REG_Cpu0DbgWarmRst_En                   0x00E0
    #define     B16CPU_REG_Cpu0DbgWarmRst_En                   0x00E0
    #define   LSb32CPU_REG_Cpu0DbgWarmRst_En                      0
    #define   LSb16CPU_REG_Cpu0DbgWarmRst_En                      0
    #define       bCPU_REG_Cpu0DbgWarmRst_En                   1
    #define   MSK32CPU_REG_Cpu0DbgWarmRst_En                      0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_Cpu1DbgWarmRst                      0x00E4

    #define     BA_CPU_REG_Cpu1DbgWarmRst_En                   0x00E4
    #define     B16CPU_REG_Cpu1DbgWarmRst_En                   0x00E4
    #define   LSb32CPU_REG_Cpu1DbgWarmRst_En                      0
    #define   LSb16CPU_REG_Cpu1DbgWarmRst_En                      0
    #define       bCPU_REG_Cpu1DbgWarmRst_En                   1
    #define   MSK32CPU_REG_Cpu1DbgWarmRst_En                      0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_Cpu2DbgWarmRst                      0x00E8

    #define     BA_CPU_REG_Cpu2DbgWarmRst_En                   0x00E8
    #define     B16CPU_REG_Cpu2DbgWarmRst_En                   0x00E8
    #define   LSb32CPU_REG_Cpu2DbgWarmRst_En                      0
    #define   LSb16CPU_REG_Cpu2DbgWarmRst_En                      0
    #define       bCPU_REG_Cpu2DbgWarmRst_En                   1
    #define   MSK32CPU_REG_Cpu2DbgWarmRst_En                      0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_Cpu3DbgWarmRst                      0x00EC

    #define     BA_CPU_REG_Cpu3DbgWarmRst_En                   0x00EC
    #define     B16CPU_REG_Cpu3DbgWarmRst_En                   0x00EC
    #define   LSb32CPU_REG_Cpu3DbgWarmRst_En                      0
    #define   LSb16CPU_REG_Cpu3DbgWarmRst_En                      0
    #define       bCPU_REG_Cpu3DbgWarmRst_En                   1
    #define   MSK32CPU_REG_Cpu3DbgWarmRst_En                      0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_REG_AxQoS                               0x00F0

    #define     BA_CPU_REG_AxQoS_Wr                            0x00F0
    #define     B16CPU_REG_AxQoS_Wr                            0x00F0
    #define   LSb32CPU_REG_AxQoS_Wr                               0
    #define   LSb16CPU_REG_AxQoS_Wr                               0
    #define       bCPU_REG_AxQoS_Wr                            4
    #define   MSK32CPU_REG_AxQoS_Wr                               0x0000000F

    #define     BA_CPU_REG_AxQoS_Rd                            0x00F0
    #define     B16CPU_REG_AxQoS_Rd                            0x00F0
    #define   LSb32CPU_REG_AxQoS_Rd                               4
    #define   LSb16CPU_REG_AxQoS_Rd                               4
    #define       bCPU_REG_AxQoS_Rd                            4
    #define   MSK32CPU_REG_AxQoS_Rd                               0x000000F0
    ///////////////////////////////////////////////////////////

    typedef struct SIE_CPU_REG {
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_SRRESET_MP_nRESETALL(r32)           _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_SRRESET_MP_nRESETALL(r32,v)         _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_SRRESET_MP_nRESETALL(r16)           _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_SRRESET_MP_nRESETALL(r16,v)         _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_SRRESET_MP_nL2RESET(r32)            _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_SRRESET_MP_nL2RESET(r32,v)          _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_SRRESET_MP_nL2RESET(r16)            _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_SRRESET_MP_nL2RESET(r16,v)          _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_SRRESET_MP_nPRESETDBG(r32)          _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_SRRESET_MP_nPRESETDBG(r32,v)        _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_SRRESET_MP_nPRESETDBG(r16)          _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_SRRESET_MP_nPRESETDBG(r16,v)        _BFSET_(r16, 2, 2,v)

    #define     w32CPU_REG_SRRESET_MP                          {\
            UNSG32 uSRRESET_MP_nRESETALL                       :  1;\
            UNSG32 uSRRESET_MP_nL2RESET                        :  1;\
            UNSG32 uSRRESET_MP_nPRESETDBG                      :  1;\
            UNSG32 RSVDx0_b3                                   : 29;\
          }
    union { UNSG32 u32CPU_REG_SRRESET_MP;
            struct w32CPU_REG_SRRESET_MP;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_SRRESET_0_nCPUPORESET(r32)          _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_SRRESET_0_nCPUPORESET(r32,v)        _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_SRRESET_0_nCPUPORESET(r16)          _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_SRRESET_0_nCPUPORESET(r16,v)        _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_SRRESET_0_nCORERESET(r32)           _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_SRRESET_0_nCORERESET(r32,v)         _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_SRRESET_0_nCORERESET(r16)           _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_SRRESET_0_nCORERESET(r16,v)         _BFSET_(r16, 1, 1,v)

    #define     w32CPU_REG_SRRESET_0                           {\
            UNSG32 uSRRESET_0_nCPUPORESET                      :  1;\
            UNSG32 uSRRESET_0_nCORERESET                       :  1;\
            UNSG32 RSVDx4_b2                                   : 30;\
          }
    union { UNSG32 u32CPU_REG_SRRESET_0;
            struct w32CPU_REG_SRRESET_0;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_SRRESET_1_nCPUPORESET(r32)          _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_SRRESET_1_nCPUPORESET(r32,v)        _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_SRRESET_1_nCPUPORESET(r16)          _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_SRRESET_1_nCPUPORESET(r16,v)        _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_SRRESET_1_nCORERESET(r32)           _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_SRRESET_1_nCORERESET(r32,v)         _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_SRRESET_1_nCORERESET(r16)           _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_SRRESET_1_nCORERESET(r16,v)         _BFSET_(r16, 1, 1,v)

    #define     w32CPU_REG_SRRESET_1                           {\
            UNSG32 uSRRESET_1_nCPUPORESET                      :  1;\
            UNSG32 uSRRESET_1_nCORERESET                       :  1;\
            UNSG32 RSVDx8_b2                                   : 30;\
          }
    union { UNSG32 u32CPU_REG_SRRESET_1;
            struct w32CPU_REG_SRRESET_1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_SRRESET_2_nCPUPORESET(r32)          _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_SRRESET_2_nCPUPORESET(r32,v)        _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_SRRESET_2_nCPUPORESET(r16)          _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_SRRESET_2_nCPUPORESET(r16,v)        _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_SRRESET_2_nCORERESET(r32)           _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_SRRESET_2_nCORERESET(r32,v)         _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_SRRESET_2_nCORERESET(r16)           _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_SRRESET_2_nCORERESET(r16,v)         _BFSET_(r16, 1, 1,v)

    #define     w32CPU_REG_SRRESET_2                           {\
            UNSG32 uSRRESET_2_nCPUPORESET                      :  1;\
            UNSG32 uSRRESET_2_nCORERESET                       :  1;\
            UNSG32 RSVDxC_b2                                   : 30;\
          }
    union { UNSG32 u32CPU_REG_SRRESET_2;
            struct w32CPU_REG_SRRESET_2;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_SRRESET_3_nCPUPORESET(r32)          _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_SRRESET_3_nCPUPORESET(r32,v)        _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_SRRESET_3_nCPUPORESET(r16)          _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_SRRESET_3_nCPUPORESET(r16,v)        _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_SRRESET_3_nCORERESET(r32)           _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_SRRESET_3_nCORERESET(r32,v)         _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_SRRESET_3_nCORERESET(r16)           _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_SRRESET_3_nCORERESET(r16,v)         _BFSET_(r16, 1, 1,v)

    #define     w32CPU_REG_SRRESET_3                           {\
            UNSG32 uSRRESET_3_nCPUPORESET                      :  1;\
            UNSG32 uSRRESET_3_nCORERESET                       :  1;\
            UNSG32 RSVDx10_b2                                  : 30;\
          }
    union { UNSG32 u32CPU_REG_SRRESET_3;
            struct w32CPU_REG_SRRESET_3;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_RESET_MP_nRESETALL(r32)             _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_RESET_MP_nRESETALL(r32,v)           _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_RESET_MP_nRESETALL(r16)             _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_RESET_MP_nRESETALL(r16,v)           _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_RESET_MP_nL2RESET(r32)              _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_RESET_MP_nL2RESET(r32,v)            _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_RESET_MP_nL2RESET(r16)              _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_RESET_MP_nL2RESET(r16,v)            _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_RESET_MP_nPRESETDBG(r32)            _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_RESET_MP_nPRESETDBG(r32,v)          _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_RESET_MP_nPRESETDBG(r16)            _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_RESET_MP_nPRESETDBG(r16,v)          _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_RESET_MP_L2RSTDISABLE(r32)          _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_RESET_MP_L2RSTDISABLE(r32,v)        _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_RESET_MP_L2RSTDISABLE(r16)          _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_RESET_MP_L2RSTDISABLE(r16,v)        _BFSET_(r16, 3, 3,v)

    #define   GET32CPU_REG_RESET_MP_RESETCPUTIMER(r32)         _BFGET_(r32, 4, 4)
    #define   SET32CPU_REG_RESET_MP_RESETCPUTIMER(r32,v)       _BFSET_(r32, 4, 4,v)
    #define   GET16CPU_REG_RESET_MP_RESETCPUTIMER(r16)         _BFGET_(r16, 4, 4)
    #define   SET16CPU_REG_RESET_MP_RESETCPUTIMER(r16,v)       _BFSET_(r16, 4, 4,v)

    #define   GET32CPU_REG_RESET_MP_RESETPTMTIMER(r32)         _BFGET_(r32, 5, 5)
    #define   SET32CPU_REG_RESET_MP_RESETPTMTIMER(r32,v)       _BFSET_(r32, 5, 5,v)
    #define   GET16CPU_REG_RESET_MP_RESETPTMTIMER(r16)         _BFGET_(r16, 5, 5)
    #define   SET16CPU_REG_RESET_MP_RESETPTMTIMER(r16,v)       _BFSET_(r16, 5, 5,v)

    #define   GET32CPU_REG_RESET_MP_nMBISTRESET(r32)           _BFGET_(r32, 6, 6)
    #define   SET32CPU_REG_RESET_MP_nMBISTRESET(r32,v)         _BFSET_(r32, 6, 6,v)
    #define   GET16CPU_REG_RESET_MP_nMBISTRESET(r16)           _BFGET_(r16, 6, 6)
    #define   SET16CPU_REG_RESET_MP_nMBISTRESET(r16,v)         _BFSET_(r16, 6, 6,v)

    #define   GET32CPU_REG_RESET_MP_L2_FNRST(r32)              _BFGET_(r32, 7, 7)
    #define   SET32CPU_REG_RESET_MP_L2_FNRST(r32,v)            _BFSET_(r32, 7, 7,v)
    #define   GET16CPU_REG_RESET_MP_L2_FNRST(r16)              _BFGET_(r16, 7, 7)
    #define   SET16CPU_REG_RESET_MP_L2_FNRST(r16,v)            _BFSET_(r16, 7, 7,v)

    #define     w32CPU_REG_RESET_MP                            {\
            UNSG32 uRESET_MP_nRESETALL                         :  1;\
            UNSG32 uRESET_MP_nL2RESET                          :  1;\
            UNSG32 uRESET_MP_nPRESETDBG                        :  1;\
            UNSG32 uRESET_MP_L2RSTDISABLE                      :  1;\
            UNSG32 uRESET_MP_RESETCPUTIMER                     :  1;\
            UNSG32 uRESET_MP_RESETPTMTIMER                     :  1;\
            UNSG32 uRESET_MP_nMBISTRESET                       :  1;\
            UNSG32 uRESET_MP_L2_FNRST                          :  1;\
            UNSG32 RSVDx14_b8                                  : 24;\
          }
    union { UNSG32 u32CPU_REG_RESET_MP;
            struct w32CPU_REG_RESET_MP;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_RESET_0_nCPUPORESET(r32)            _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_RESET_0_nCPUPORESET(r32,v)          _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_RESET_0_nCPUPORESET(r16)            _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_RESET_0_nCPUPORESET(r16,v)          _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_RESET_0_nCORERESET(r32)             _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_RESET_0_nCORERESET(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_RESET_0_nCORERESET(r16)             _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_RESET_0_nCORERESET(r16,v)           _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_RESET_0_WARMRSTREQ(r32)             _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_RESET_0_WARMRSTREQ(r32,v)           _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_RESET_0_WARMRSTREQ(r16)             _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_RESET_0_WARMRSTREQ(r16,v)           _BFSET_(r16, 2, 2,v)

    #define     w32CPU_REG_RESET_0                             {\
            UNSG32 uRESET_0_nCPUPORESET                        :  1;\
            UNSG32 uRESET_0_nCORERESET                         :  1;\
            UNSG32 uRESET_0_WARMRSTREQ                         :  1;\
            UNSG32 RSVDx18_b3                                  : 29;\
          }
    union { UNSG32 u32CPU_REG_RESET_0;
            struct w32CPU_REG_RESET_0;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_RESET_1_nCPUPORESET(r32)            _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_RESET_1_nCPUPORESET(r32,v)          _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_RESET_1_nCPUPORESET(r16)            _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_RESET_1_nCPUPORESET(r16,v)          _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_RESET_1_nCORERESET(r32)             _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_RESET_1_nCORERESET(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_RESET_1_nCORERESET(r16)             _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_RESET_1_nCORERESET(r16,v)           _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_RESET_1_WARMRSTREQ(r32)             _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_RESET_1_WARMRSTREQ(r32,v)           _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_RESET_1_WARMRSTREQ(r16)             _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_RESET_1_WARMRSTREQ(r16,v)           _BFSET_(r16, 2, 2,v)

    #define     w32CPU_REG_RESET_1                             {\
            UNSG32 uRESET_1_nCPUPORESET                        :  1;\
            UNSG32 uRESET_1_nCORERESET                         :  1;\
            UNSG32 uRESET_1_WARMRSTREQ                         :  1;\
            UNSG32 RSVDx1C_b3                                  : 29;\
          }
    union { UNSG32 u32CPU_REG_RESET_1;
            struct w32CPU_REG_RESET_1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_RESET_2_nCPUPORESET(r32)            _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_RESET_2_nCPUPORESET(r32,v)          _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_RESET_2_nCPUPORESET(r16)            _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_RESET_2_nCPUPORESET(r16,v)          _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_RESET_2_nCORERESET(r32)             _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_RESET_2_nCORERESET(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_RESET_2_nCORERESET(r16)             _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_RESET_2_nCORERESET(r16,v)           _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_RESET_2_WARMRSTREQ(r32)             _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_RESET_2_WARMRSTREQ(r32,v)           _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_RESET_2_WARMRSTREQ(r16)             _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_RESET_2_WARMRSTREQ(r16,v)           _BFSET_(r16, 2, 2,v)

    #define     w32CPU_REG_RESET_2                             {\
            UNSG32 uRESET_2_nCPUPORESET                        :  1;\
            UNSG32 uRESET_2_nCORERESET                         :  1;\
            UNSG32 uRESET_2_WARMRSTREQ                         :  1;\
            UNSG32 RSVDx20_b3                                  : 29;\
          }
    union { UNSG32 u32CPU_REG_RESET_2;
            struct w32CPU_REG_RESET_2;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_RESET_3_nCPUPORESET(r32)            _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_RESET_3_nCPUPORESET(r32,v)          _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_RESET_3_nCPUPORESET(r16)            _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_RESET_3_nCPUPORESET(r16,v)          _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_RESET_3_nCORERESET(r32)             _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_RESET_3_nCORERESET(r32,v)           _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_RESET_3_nCORERESET(r16)             _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_RESET_3_nCORERESET(r16,v)           _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_RESET_3_WARMRSTREQ(r32)             _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_RESET_3_WARMRSTREQ(r32,v)           _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_RESET_3_WARMRSTREQ(r16)             _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_RESET_3_WARMRSTREQ(r16,v)           _BFSET_(r16, 2, 2,v)

    #define     w32CPU_REG_RESET_3                             {\
            UNSG32 uRESET_3_nCPUPORESET                        :  1;\
            UNSG32 uRESET_3_nCORERESET                         :  1;\
            UNSG32 uRESET_3_WARMRSTREQ                         :  1;\
            UNSG32 RSVDx24_b3                                  : 29;\
          }
    union { UNSG32 u32CPU_REG_RESET_3;
            struct w32CPU_REG_RESET_3;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_CFG_AA64nAA32(r32)                  _BFGET_(r32, 3, 0)
    #define   SET32CPU_REG_CFG_AA64nAA32(r32,v)                _BFSET_(r32, 3, 0,v)
    #define   GET16CPU_REG_CFG_AA64nAA32(r16)                  _BFGET_(r16, 3, 0)
    #define   SET16CPU_REG_CFG_AA64nAA32(r16,v)                _BFSET_(r16, 3, 0,v)

    #define   GET32CPU_REG_CFG_CFGEND(r32)                     _BFGET_(r32, 7, 4)
    #define   SET32CPU_REG_CFG_CFGEND(r32,v)                   _BFSET_(r32, 7, 4,v)
    #define   GET16CPU_REG_CFG_CFGEND(r16)                     _BFGET_(r16, 7, 4)
    #define   SET16CPU_REG_CFG_CFGEND(r16,v)                   _BFSET_(r16, 7, 4,v)

    #define   GET32CPU_REG_CFG_CFGTE(r32)                      _BFGET_(r32,11, 8)
    #define   SET32CPU_REG_CFG_CFGTE(r32,v)                    _BFSET_(r32,11, 8,v)
    #define   GET16CPU_REG_CFG_CFGTE(r16)                      _BFGET_(r16,11, 8)
    #define   SET16CPU_REG_CFG_CFGTE(r16,v)                    _BFSET_(r16,11, 8,v)

    #define   GET32CPU_REG_CFG_CLUSTERIDAFF1(r32)              _BFGET_(r32,19,12)
    #define   SET32CPU_REG_CFG_CLUSTERIDAFF1(r32,v)            _BFSET_(r32,19,12,v)

    #define   GET32CPU_REG_CFG_CLUSTERIDAFF2(r32)              _BFGET_(r32,27,20)
    #define   SET32CPU_REG_CFG_CLUSTERIDAFF2(r32,v)            _BFSET_(r32,27,20,v)
    #define   GET16CPU_REG_CFG_CLUSTERIDAFF2(r16)              _BFGET_(r16,11, 4)
    #define   SET16CPU_REG_CFG_CLUSTERIDAFF2(r16,v)            _BFSET_(r16,11, 4,v)

    #define   GET32CPU_REG_CFG_CRYPTODISABLE(r32)              _BFGET_(r32,31,28)
    #define   SET32CPU_REG_CFG_CRYPTODISABLE(r32,v)            _BFSET_(r32,31,28,v)
    #define   GET16CPU_REG_CFG_CRYPTODISABLE(r16)              _BFGET_(r16,15,12)
    #define   SET16CPU_REG_CFG_CRYPTODISABLE(r16,v)            _BFSET_(r16,15,12,v)

    #define     w32CPU_REG_CFG                                 {\
            UNSG32 uCFG_AA64nAA32                              :  4;\
            UNSG32 uCFG_CFGEND                                 :  4;\
            UNSG32 uCFG_CFGTE                                  :  4;\
            UNSG32 uCFG_CLUSTERIDAFF1                          :  8;\
            UNSG32 uCFG_CLUSTERIDAFF2                          :  8;\
            UNSG32 uCFG_CRYPTODISABLE                          :  4;\
          }
    union { UNSG32 u32CPU_REG_CFG;
            struct w32CPU_REG_CFG;
          };
    #define   GET32CPU_REG_CFG_VINITHI(r32)                    _BFGET_(r32, 3, 0)
    #define   SET32CPU_REG_CFG_VINITHI(r32,v)                  _BFSET_(r32, 3, 0,v)
    #define   GET16CPU_REG_CFG_VINITHI(r16)                    _BFGET_(r16, 3, 0)
    #define   SET16CPU_REG_CFG_VINITHI(r16,v)                  _BFSET_(r16, 3, 0,v)

    #define   GET32CPU_REG_CFG_RDMEMATTR(r32)                  _BFGET_(r32,11, 4)
    #define   SET32CPU_REG_CFG_RDMEMATTR(r32,v)                _BFSET_(r32,11, 4,v)
    #define   GET16CPU_REG_CFG_RDMEMATTR(r16)                  _BFGET_(r16,11, 4)
    #define   SET16CPU_REG_CFG_RDMEMATTR(r16,v)                _BFSET_(r16,11, 4,v)

    #define   GET32CPU_REG_CFG_WRMEMATTR(r32)                  _BFGET_(r32,19,12)
    #define   SET32CPU_REG_CFG_WRMEMATTR(r32,v)                _BFSET_(r32,19,12,v)

    #define   GET32CPU_REG_CFG_ACINACTM(r32)                   _BFGET_(r32,20,20)
    #define   SET32CPU_REG_CFG_ACINACTM(r32,v)                 _BFSET_(r32,20,20,v)
    #define   GET16CPU_REG_CFG_ACINACTM(r16)                   _BFGET_(r16, 4, 4)
    #define   SET16CPU_REG_CFG_ACINACTM(r16,v)                 _BFSET_(r16, 4, 4,v)

    #define     w32CPU_REG_CFG1                                {\
            UNSG32 uCFG_VINITHI                                :  4;\
            UNSG32 uCFG_RDMEMATTR                              :  8;\
            UNSG32 uCFG_WRMEMATTR                              :  8;\
            UNSG32 uCFG_ACINACTM                               :  1;\
            UNSG32 RSVDx2C_b21                                 : 11;\
          }
    union { UNSG32 u32CPU_REG_CFG1;
            struct w32CPU_REG_CFG1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_PWR_NO_RETENTION_MP_CLREXMONREQ(r32) _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_PWR_NO_RETENTION_MP_CLREXMONREQ(r32,v) _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_MP_CLREXMONREQ(r16) _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_PWR_NO_RETENTION_MP_CLREXMONREQ(r16,v) _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_MP_CLREXMONACK(r32) _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_PWR_NO_RETENTION_MP_CLREXMONACK(r32,v) _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_MP_CLREXMONACK(r16) _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_PWR_NO_RETENTION_MP_CLREXMONACK(r16,v) _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_MP_EVENTI(r32)     _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_PWR_NO_RETENTION_MP_EVENTI(r32,v)   _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_MP_EVENTI(r16)     _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_PWR_NO_RETENTION_MP_EVENTI(r16,v)   _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_MP_EVENTO(r32)     _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_PWR_NO_RETENTION_MP_EVENTO(r32,v)   _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_MP_EVENTO(r16)     _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_PWR_NO_RETENTION_MP_EVENTO(r16,v)   _BFSET_(r16, 3, 3,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_MP_STANDBYWFIL2(r32) _BFGET_(r32, 4, 4)
    #define   SET32CPU_REG_PWR_NO_RETENTION_MP_STANDBYWFIL2(r32,v) _BFSET_(r32, 4, 4,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_MP_STANDBYWFIL2(r16) _BFGET_(r16, 4, 4)
    #define   SET16CPU_REG_PWR_NO_RETENTION_MP_STANDBYWFIL2(r16,v) _BFSET_(r16, 4, 4,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHREQ(r32) _BFGET_(r32, 5, 5)
    #define   SET32CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHREQ(r32,v) _BFSET_(r32, 5, 5,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHREQ(r16) _BFGET_(r16, 5, 5)
    #define   SET16CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHREQ(r16,v) _BFSET_(r16, 5, 5,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHDONE(r32) _BFGET_(r32, 6, 6)
    #define   SET32CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHDONE(r32,v) _BFSET_(r32, 6, 6,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHDONE(r16) _BFGET_(r16, 6, 6)
    #define   SET16CPU_REG_PWR_NO_RETENTION_MP_L2FLUSHDONE(r16,v) _BFSET_(r16, 6, 6,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_MP_SMPEN(r32)      _BFGET_(r32, 7, 7)
    #define   SET32CPU_REG_PWR_NO_RETENTION_MP_SMPEN(r32,v)    _BFSET_(r32, 7, 7,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_MP_SMPEN(r16)      _BFGET_(r16, 7, 7)
    #define   SET16CPU_REG_PWR_NO_RETENTION_MP_SMPEN(r16,v)    _BFSET_(r16, 7, 7,v)

    #define     w32CPU_REG_PWR_NO_RETENTION_MP                 {\
            UNSG32 uPWR_NO_RETENTION_MP_CLREXMONREQ            :  1;\
            UNSG32 uPWR_NO_RETENTION_MP_CLREXMONACK            :  1;\
            UNSG32 uPWR_NO_RETENTION_MP_EVENTI                 :  1;\
            UNSG32 uPWR_NO_RETENTION_MP_EVENTO                 :  1;\
            UNSG32 uPWR_NO_RETENTION_MP_STANDBYWFIL2           :  1;\
            UNSG32 uPWR_NO_RETENTION_MP_L2FLUSHREQ             :  1;\
            UNSG32 uPWR_NO_RETENTION_MP_L2FLUSHDONE            :  1;\
            UNSG32 uPWR_NO_RETENTION_MP_SMPEN                  :  1;\
            UNSG32 RSVDx30_b8                                  : 24;\
          }
    union { UNSG32 u32CPU_REG_PWR_NO_RETENTION_MP;
            struct w32CPU_REG_PWR_NO_RETENTION_MP;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_PWR_NO_RETENTION_0_STANDBYWFI(r32)  _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_PWR_NO_RETENTION_0_STANDBYWFI(r32,v) _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_0_STANDBYWFI(r16)  _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_PWR_NO_RETENTION_0_STANDBYWFI(r16,v) _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_0_STANDBYWFE(r32)  _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_PWR_NO_RETENTION_0_STANDBYWFE(r32,v) _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_0_STANDBYWFE(r16)  _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_PWR_NO_RETENTION_0_STANDBYWFE(r16,v) _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_0_DBGNOPWRDWN(r32) _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_PWR_NO_RETENTION_0_DBGNOPWRDWN(r32,v) _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_0_DBGNOPWRDWN(r16) _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_PWR_NO_RETENTION_0_DBGNOPWRDWN(r16,v) _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_0_DBGPWRUPREQ(r32) _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_PWR_NO_RETENTION_0_DBGPWRUPREQ(r32,v) _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_0_DBGPWRUPREQ(r16) _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_PWR_NO_RETENTION_0_DBGPWRUPREQ(r16,v) _BFSET_(r16, 3, 3,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_0_DBGPWRDUP(r32)   _BFGET_(r32, 4, 4)
    #define   SET32CPU_REG_PWR_NO_RETENTION_0_DBGPWRDUP(r32,v) _BFSET_(r32, 4, 4,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_0_DBGPWRDUP(r16)   _BFGET_(r16, 4, 4)
    #define   SET16CPU_REG_PWR_NO_RETENTION_0_DBGPWRDUP(r16,v) _BFSET_(r16, 4, 4,v)

    #define     w32CPU_REG_PWR_NO_RETENTION_0                  {\
            UNSG32 uPWR_NO_RETENTION_0_STANDBYWFI              :  1;\
            UNSG32 uPWR_NO_RETENTION_0_STANDBYWFE              :  1;\
            UNSG32 uPWR_NO_RETENTION_0_DBGNOPWRDWN             :  1;\
            UNSG32 uPWR_NO_RETENTION_0_DBGPWRUPREQ             :  1;\
            UNSG32 uPWR_NO_RETENTION_0_DBGPWRDUP               :  1;\
            UNSG32 RSVDx34_b5                                  : 27;\
          }
    union { UNSG32 u32CPU_REG_PWR_NO_RETENTION_0;
            struct w32CPU_REG_PWR_NO_RETENTION_0;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_PWR_NO_RETENTION_1_STANDBYWFI(r32)  _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_PWR_NO_RETENTION_1_STANDBYWFI(r32,v) _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_1_STANDBYWFI(r16)  _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_PWR_NO_RETENTION_1_STANDBYWFI(r16,v) _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_1_STANDBYWFE(r32)  _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_PWR_NO_RETENTION_1_STANDBYWFE(r32,v) _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_1_STANDBYWFE(r16)  _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_PWR_NO_RETENTION_1_STANDBYWFE(r16,v) _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_1_DBGNOPWRDWN(r32) _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_PWR_NO_RETENTION_1_DBGNOPWRDWN(r32,v) _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_1_DBGNOPWRDWN(r16) _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_PWR_NO_RETENTION_1_DBGNOPWRDWN(r16,v) _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_1_DBGPWRUPREQ(r32) _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_PWR_NO_RETENTION_1_DBGPWRUPREQ(r32,v) _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_1_DBGPWRUPREQ(r16) _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_PWR_NO_RETENTION_1_DBGPWRUPREQ(r16,v) _BFSET_(r16, 3, 3,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_1_DBGPWRDUP(r32)   _BFGET_(r32, 4, 4)
    #define   SET32CPU_REG_PWR_NO_RETENTION_1_DBGPWRDUP(r32,v) _BFSET_(r32, 4, 4,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_1_DBGPWRDUP(r16)   _BFGET_(r16, 4, 4)
    #define   SET16CPU_REG_PWR_NO_RETENTION_1_DBGPWRDUP(r16,v) _BFSET_(r16, 4, 4,v)

    #define     w32CPU_REG_PWR_NO_RETENTION_1                  {\
            UNSG32 uPWR_NO_RETENTION_1_STANDBYWFI              :  1;\
            UNSG32 uPWR_NO_RETENTION_1_STANDBYWFE              :  1;\
            UNSG32 uPWR_NO_RETENTION_1_DBGNOPWRDWN             :  1;\
            UNSG32 uPWR_NO_RETENTION_1_DBGPWRUPREQ             :  1;\
            UNSG32 uPWR_NO_RETENTION_1_DBGPWRDUP               :  1;\
            UNSG32 RSVDx38_b5                                  : 27;\
          }
    union { UNSG32 u32CPU_REG_PWR_NO_RETENTION_1;
            struct w32CPU_REG_PWR_NO_RETENTION_1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_PWR_NO_RETENTION_2_STANDBYWFI(r32)  _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_PWR_NO_RETENTION_2_STANDBYWFI(r32,v) _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_2_STANDBYWFI(r16)  _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_PWR_NO_RETENTION_2_STANDBYWFI(r16,v) _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_2_STANDBYWFE(r32)  _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_PWR_NO_RETENTION_2_STANDBYWFE(r32,v) _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_2_STANDBYWFE(r16)  _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_PWR_NO_RETENTION_2_STANDBYWFE(r16,v) _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_2_DBGNOPWRDWN(r32) _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_PWR_NO_RETENTION_2_DBGNOPWRDWN(r32,v) _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_2_DBGNOPWRDWN(r16) _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_PWR_NO_RETENTION_2_DBGNOPWRDWN(r16,v) _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_2_DBGPWRUPREQ(r32) _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_PWR_NO_RETENTION_2_DBGPWRUPREQ(r32,v) _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_2_DBGPWRUPREQ(r16) _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_PWR_NO_RETENTION_2_DBGPWRUPREQ(r16,v) _BFSET_(r16, 3, 3,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_2_DBGPWRDUP(r32)   _BFGET_(r32, 4, 4)
    #define   SET32CPU_REG_PWR_NO_RETENTION_2_DBGPWRDUP(r32,v) _BFSET_(r32, 4, 4,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_2_DBGPWRDUP(r16)   _BFGET_(r16, 4, 4)
    #define   SET16CPU_REG_PWR_NO_RETENTION_2_DBGPWRDUP(r16,v) _BFSET_(r16, 4, 4,v)

    #define     w32CPU_REG_PWR_NO_RETENTION_2                  {\
            UNSG32 uPWR_NO_RETENTION_2_STANDBYWFI              :  1;\
            UNSG32 uPWR_NO_RETENTION_2_STANDBYWFE              :  1;\
            UNSG32 uPWR_NO_RETENTION_2_DBGNOPWRDWN             :  1;\
            UNSG32 uPWR_NO_RETENTION_2_DBGPWRUPREQ             :  1;\
            UNSG32 uPWR_NO_RETENTION_2_DBGPWRDUP               :  1;\
            UNSG32 RSVDx3C_b5                                  : 27;\
          }
    union { UNSG32 u32CPU_REG_PWR_NO_RETENTION_2;
            struct w32CPU_REG_PWR_NO_RETENTION_2;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_PWR_NO_RETENTION_3_STANDBYWFI(r32)  _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_PWR_NO_RETENTION_3_STANDBYWFI(r32,v) _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_3_STANDBYWFI(r16)  _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_PWR_NO_RETENTION_3_STANDBYWFI(r16,v) _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_3_STANDBYWFE(r32)  _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_PWR_NO_RETENTION_3_STANDBYWFE(r32,v) _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_3_STANDBYWFE(r16)  _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_PWR_NO_RETENTION_3_STANDBYWFE(r16,v) _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_3_DBGNOPWRDWN(r32) _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_PWR_NO_RETENTION_3_DBGNOPWRDWN(r32,v) _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_3_DBGNOPWRDWN(r16) _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_PWR_NO_RETENTION_3_DBGNOPWRDWN(r16,v) _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_3_DBGPWRUPREQ(r32) _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_PWR_NO_RETENTION_3_DBGPWRUPREQ(r32,v) _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_3_DBGPWRUPREQ(r16) _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_PWR_NO_RETENTION_3_DBGPWRUPREQ(r16,v) _BFSET_(r16, 3, 3,v)

    #define   GET32CPU_REG_PWR_NO_RETENTION_3_DBGPWRDUP(r32)   _BFGET_(r32, 4, 4)
    #define   SET32CPU_REG_PWR_NO_RETENTION_3_DBGPWRDUP(r32,v) _BFSET_(r32, 4, 4,v)
    #define   GET16CPU_REG_PWR_NO_RETENTION_3_DBGPWRDUP(r16)   _BFGET_(r16, 4, 4)
    #define   SET16CPU_REG_PWR_NO_RETENTION_3_DBGPWRDUP(r16,v) _BFSET_(r16, 4, 4,v)

    #define     w32CPU_REG_PWR_NO_RETENTION_3                  {\
            UNSG32 uPWR_NO_RETENTION_3_STANDBYWFI              :  1;\
            UNSG32 uPWR_NO_RETENTION_3_STANDBYWFE              :  1;\
            UNSG32 uPWR_NO_RETENTION_3_DBGNOPWRDWN             :  1;\
            UNSG32 uPWR_NO_RETENTION_3_DBGPWRUPREQ             :  1;\
            UNSG32 uPWR_NO_RETENTION_3_DBGPWRDUP               :  1;\
            UNSG32 RSVDx40_b5                                  : 27;\
          }
    union { UNSG32 u32CPU_REG_PWR_NO_RETENTION_3;
            struct w32CPU_REG_PWR_NO_RETENTION_3;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_PWR_RETENTION_L2QACTIVE(r32)        _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_PWR_RETENTION_L2QACTIVE(r32,v)      _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_PWR_RETENTION_L2QACTIVE(r16)        _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_PWR_RETENTION_L2QACTIVE(r16,v)      _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_PWR_RETENTION_L2QDENY(r32)          _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_PWR_RETENTION_L2QDENY(r32,v)        _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_PWR_RETENTION_L2QDENY(r16)          _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_PWR_RETENTION_L2QDENY(r16,v)        _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_PWR_RETENTION_L2QACCEPTn(r32)       _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_PWR_RETENTION_L2QACCEPTn(r32,v)     _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_PWR_RETENTION_L2QACCEPTn(r16)       _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_PWR_RETENTION_L2QACCEPTn(r16,v)     _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_PWR_RETENTION_L2QREQn(r32)          _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_PWR_RETENTION_L2QREQn(r32,v)        _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_PWR_RETENTION_L2QREQn(r16)          _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_PWR_RETENTION_L2QREQn(r16,v)        _BFSET_(r16, 3, 3,v)

    #define     w32CPU_REG_PWR_RETENTION                       {\
            UNSG32 uPWR_RETENTION_L2QACTIVE                    :  1;\
            UNSG32 uPWR_RETENTION_L2QDENY                      :  1;\
            UNSG32 uPWR_RETENTION_L2QACCEPTn                   :  1;\
            UNSG32 uPWR_RETENTION_L2QREQn                      :  1;\
            UNSG32 RSVDx44_b4                                  : 28;\
          }
    union { UNSG32 u32CPU_REG_PWR_RETENTION;
            struct w32CPU_REG_PWR_RETENTION;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_PWR_RETENTION_0_CPUQACTIVE(r32)     _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_PWR_RETENTION_0_CPUQACTIVE(r32,v)   _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_PWR_RETENTION_0_CPUQACTIVE(r16)     _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_PWR_RETENTION_0_CPUQACTIVE(r16,v)   _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_PWR_RETENTION_0_CPUQREQn(r32)       _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_PWR_RETENTION_0_CPUQREQn(r32,v)     _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_PWR_RETENTION_0_CPUQREQn(r16)       _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_PWR_RETENTION_0_CPUQREQn(r16,v)     _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_PWR_RETENTION_0_CPUQDENY(r32)       _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_PWR_RETENTION_0_CPUQDENY(r32,v)     _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_PWR_RETENTION_0_CPUQDENY(r16)       _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_PWR_RETENTION_0_CPUQDENY(r16,v)     _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_PWR_RETENTION_0_CPUQACCEPTn(r32)    _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_PWR_RETENTION_0_CPUQACCEPTn(r32,v)  _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_PWR_RETENTION_0_CPUQACCEPTn(r16)    _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_PWR_RETENTION_0_CPUQACCEPTn(r16,v)  _BFSET_(r16, 3, 3,v)

    #define     w32CPU_REG_PWR_RETENTION_0                     {\
            UNSG32 uPWR_RETENTION_0_CPUQACTIVE                 :  1;\
            UNSG32 uPWR_RETENTION_0_CPUQREQn                   :  1;\
            UNSG32 uPWR_RETENTION_0_CPUQDENY                   :  1;\
            UNSG32 uPWR_RETENTION_0_CPUQACCEPTn                :  1;\
            UNSG32 RSVDx48_b4                                  : 28;\
          }
    union { UNSG32 u32CPU_REG_PWR_RETENTION_0;
            struct w32CPU_REG_PWR_RETENTION_0;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_PWR_RETENTION_1_CPUQACTIVE(r32)     _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_PWR_RETENTION_1_CPUQACTIVE(r32,v)   _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_PWR_RETENTION_1_CPUQACTIVE(r16)     _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_PWR_RETENTION_1_CPUQACTIVE(r16,v)   _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_PWR_RETENTION_1_CPUQREQn(r32)       _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_PWR_RETENTION_1_CPUQREQn(r32,v)     _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_PWR_RETENTION_1_CPUQREQn(r16)       _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_PWR_RETENTION_1_CPUQREQn(r16,v)     _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_PWR_RETENTION_1_CPUQDENY(r32)       _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_PWR_RETENTION_1_CPUQDENY(r32,v)     _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_PWR_RETENTION_1_CPUQDENY(r16)       _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_PWR_RETENTION_1_CPUQDENY(r16,v)     _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_PWR_RETENTION_1_CPUQACCEPTn(r32)    _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_PWR_RETENTION_1_CPUQACCEPTn(r32,v)  _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_PWR_RETENTION_1_CPUQACCEPTn(r16)    _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_PWR_RETENTION_1_CPUQACCEPTn(r16,v)  _BFSET_(r16, 3, 3,v)

    #define     w32CPU_REG_PWR_RETENTION_1                     {\
            UNSG32 uPWR_RETENTION_1_CPUQACTIVE                 :  1;\
            UNSG32 uPWR_RETENTION_1_CPUQREQn                   :  1;\
            UNSG32 uPWR_RETENTION_1_CPUQDENY                   :  1;\
            UNSG32 uPWR_RETENTION_1_CPUQACCEPTn                :  1;\
            UNSG32 RSVDx4C_b4                                  : 28;\
          }
    union { UNSG32 u32CPU_REG_PWR_RETENTION_1;
            struct w32CPU_REG_PWR_RETENTION_1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_PWR_RETENTION_2_CPUQACTIVE(r32)     _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_PWR_RETENTION_2_CPUQACTIVE(r32,v)   _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_PWR_RETENTION_2_CPUQACTIVE(r16)     _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_PWR_RETENTION_2_CPUQACTIVE(r16,v)   _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_PWR_RETENTION_2_CPUQREQn(r32)       _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_PWR_RETENTION_2_CPUQREQn(r32,v)     _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_PWR_RETENTION_2_CPUQREQn(r16)       _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_PWR_RETENTION_2_CPUQREQn(r16,v)     _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_PWR_RETENTION_2_CPUQDENY(r32)       _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_PWR_RETENTION_2_CPUQDENY(r32,v)     _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_PWR_RETENTION_2_CPUQDENY(r16)       _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_PWR_RETENTION_2_CPUQDENY(r16,v)     _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_PWR_RETENTION_2_CPUQACCEPTn(r32)    _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_PWR_RETENTION_2_CPUQACCEPTn(r32,v)  _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_PWR_RETENTION_2_CPUQACCEPTn(r16)    _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_PWR_RETENTION_2_CPUQACCEPTn(r16,v)  _BFSET_(r16, 3, 3,v)

    #define     w32CPU_REG_PWR_RETENTION_2                     {\
            UNSG32 uPWR_RETENTION_2_CPUQACTIVE                 :  1;\
            UNSG32 uPWR_RETENTION_2_CPUQREQn                   :  1;\
            UNSG32 uPWR_RETENTION_2_CPUQDENY                   :  1;\
            UNSG32 uPWR_RETENTION_2_CPUQACCEPTn                :  1;\
            UNSG32 RSVDx50_b4                                  : 28;\
          }
    union { UNSG32 u32CPU_REG_PWR_RETENTION_2;
            struct w32CPU_REG_PWR_RETENTION_2;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_PWR_RETENTION_3_CPUQACTIVE(r32)     _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_PWR_RETENTION_3_CPUQACTIVE(r32,v)   _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_PWR_RETENTION_3_CPUQACTIVE(r16)     _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_PWR_RETENTION_3_CPUQACTIVE(r16,v)   _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_PWR_RETENTION_3_CPUQREQn(r32)       _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_PWR_RETENTION_3_CPUQREQn(r32,v)     _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_PWR_RETENTION_3_CPUQREQn(r16)       _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_PWR_RETENTION_3_CPUQREQn(r16,v)     _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_PWR_RETENTION_3_CPUQDENY(r32)       _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_PWR_RETENTION_3_CPUQDENY(r32,v)     _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_PWR_RETENTION_3_CPUQDENY(r16)       _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_PWR_RETENTION_3_CPUQDENY(r16,v)     _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_PWR_RETENTION_3_CPUQACCEPTn(r32)    _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_PWR_RETENTION_3_CPUQACCEPTn(r32,v)  _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_PWR_RETENTION_3_CPUQACCEPTn(r16)    _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_PWR_RETENTION_3_CPUQACCEPTn(r16,v)  _BFSET_(r16, 3, 3,v)

    #define     w32CPU_REG_PWR_RETENTION_3                     {\
            UNSG32 uPWR_RETENTION_3_CPUQACTIVE                 :  1;\
            UNSG32 uPWR_RETENTION_3_CPUQREQn                   :  1;\
            UNSG32 uPWR_RETENTION_3_CPUQDENY                   :  1;\
            UNSG32 uPWR_RETENTION_3_CPUQACCEPTn                :  1;\
            UNSG32 RSVDx54_b4                                  : 28;\
          }
    union { UNSG32 u32CPU_REG_PWR_RETENTION_3;
            struct w32CPU_REG_PWR_RETENTION_3;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_ACE_CHI_BROADCASTCACHEMAINT(r32)    _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_ACE_CHI_BROADCASTCACHEMAINT(r32,v)  _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_ACE_CHI_BROADCASTCACHEMAINT(r16)    _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_ACE_CHI_BROADCASTCACHEMAINT(r16,v)  _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_ACE_CHI_BROADCASTCACHEMAINTPOU(r32) _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_ACE_CHI_BROADCASTCACHEMAINTPOU(r32,v) _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_ACE_CHI_BROADCASTCACHEMAINTPOU(r16) _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_ACE_CHI_BROADCASTCACHEMAINTPOU(r16,v) _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_ACE_CHI_BROADCASTINNER(r32)         _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_ACE_CHI_BROADCASTINNER(r32,v)       _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_ACE_CHI_BROADCASTINNER(r16)         _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_ACE_CHI_BROADCASTINNER(r16,v)       _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_ACE_CHI_BROADCASTOUTER(r32)         _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_ACE_CHI_BROADCASTOUTER(r32,v)       _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_ACE_CHI_BROADCASTOUTER(r16)         _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_ACE_CHI_BROADCASTOUTER(r16,v)       _BFSET_(r16, 3, 3,v)

    #define   GET32CPU_REG_ACE_CHI_SYSBARDISABLE(r32)          _BFGET_(r32, 4, 4)
    #define   SET32CPU_REG_ACE_CHI_SYSBARDISABLE(r32,v)        _BFSET_(r32, 4, 4,v)
    #define   GET16CPU_REG_ACE_CHI_SYSBARDISABLE(r16)          _BFGET_(r16, 4, 4)
    #define   SET16CPU_REG_ACE_CHI_SYSBARDISABLE(r16,v)        _BFSET_(r16, 4, 4,v)

    #define     w32CPU_REG_ACE_CHI                             {\
            UNSG32 uACE_CHI_BROADCASTCACHEMAINT                :  1;\
            UNSG32 uACE_CHI_BROADCASTCACHEMAINTPOU             :  1;\
            UNSG32 uACE_CHI_BROADCASTINNER                     :  1;\
            UNSG32 uACE_CHI_BROADCASTOUTER                     :  1;\
            UNSG32 uACE_CHI_SYSBARDISABLE                      :  1;\
            UNSG32 RSVDx58_b5                                  : 27;\
          }
    union { UNSG32 u32CPU_REG_ACE_CHI;
            struct w32CPU_REG_ACE_CHI;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_DEBUG_DBGROMADDR(r32)               _BFGET_(r32,27, 0)
    #define   SET32CPU_REG_DEBUG_DBGROMADDR(r32,v)             _BFSET_(r32,27, 0,v)

    #define   GET32CPU_REG_DEBUG_DBGROMADDRV(r32)              _BFGET_(r32,28,28)
    #define   SET32CPU_REG_DEBUG_DBGROMADDRV(r32,v)            _BFSET_(r32,28,28,v)
    #define   GET16CPU_REG_DEBUG_DBGROMADDRV(r16)              _BFGET_(r16,12,12)
    #define   SET16CPU_REG_DEBUG_DBGROMADDRV(r16,v)            _BFSET_(r16,12,12,v)

    #define     w32CPU_REG_DEBUG                               {\
            UNSG32 uDEBUG_DBGROMADDR                           : 28;\
            UNSG32 uDEBUG_DBGROMADDRV                          :  1;\
            UNSG32 RSVDx5C_b29                                 :  3;\
          }
    union { UNSG32 u32CPU_REG_DEBUG;
            struct w32CPU_REG_DEBUG;
          };
    #define   GET32CPU_REG_DEBUG_DBGACK(r32)                   _BFGET_(r32, 3, 0)
    #define   SET32CPU_REG_DEBUG_DBGACK(r32,v)                 _BFSET_(r32, 3, 0,v)
    #define   GET16CPU_REG_DEBUG_DBGACK(r16)                   _BFGET_(r16, 3, 0)
    #define   SET16CPU_REG_DEBUG_DBGACK(r16,v)                 _BFSET_(r16, 3, 0,v)

    #define   GET32CPU_REG_DEBUG_nCOMMIRQ(r32)                 _BFGET_(r32, 7, 4)
    #define   SET32CPU_REG_DEBUG_nCOMMIRQ(r32,v)               _BFSET_(r32, 7, 4,v)
    #define   GET16CPU_REG_DEBUG_nCOMMIRQ(r16)                 _BFGET_(r16, 7, 4)
    #define   SET16CPU_REG_DEBUG_nCOMMIRQ(r16,v)               _BFSET_(r16, 7, 4,v)

    #define   GET32CPU_REG_DEBUG_COMMRX(r32)                   _BFGET_(r32,11, 8)
    #define   SET32CPU_REG_DEBUG_COMMRX(r32,v)                 _BFSET_(r32,11, 8,v)
    #define   GET16CPU_REG_DEBUG_COMMRX(r16)                   _BFGET_(r16,11, 8)
    #define   SET16CPU_REG_DEBUG_COMMRX(r16,v)                 _BFSET_(r16,11, 8,v)

    #define   GET32CPU_REG_DEBUG_COMMTX(r32)                   _BFGET_(r32,15,12)
    #define   SET32CPU_REG_DEBUG_COMMTX(r32,v)                 _BFSET_(r32,15,12,v)
    #define   GET16CPU_REG_DEBUG_COMMTX(r16)                   _BFGET_(r16,15,12)
    #define   SET16CPU_REG_DEBUG_COMMTX(r16,v)                 _BFSET_(r16,15,12,v)

    #define   GET32CPU_REG_DEBUG_EDBGRQ(r32)                   _BFGET_(r32,19,16)
    #define   SET32CPU_REG_DEBUG_EDBGRQ(r32,v)                 _BFSET_(r32,19,16,v)
    #define   GET16CPU_REG_DEBUG_EDBGRQ(r16)                   _BFGET_(r16, 3, 0)
    #define   SET16CPU_REG_DEBUG_EDBGRQ(r16,v)                 _BFSET_(r16, 3, 0,v)

    #define   GET32CPU_REG_DEBUG_DBGEN(r32)                    _BFGET_(r32,23,20)
    #define   SET32CPU_REG_DEBUG_DBGEN(r32,v)                  _BFSET_(r32,23,20,v)
    #define   GET16CPU_REG_DEBUG_DBGEN(r16)                    _BFGET_(r16, 7, 4)
    #define   SET16CPU_REG_DEBUG_DBGEN(r16,v)                  _BFSET_(r16, 7, 4,v)

    #define   GET32CPU_REG_DEBUG_NIDEN(r32)                    _BFGET_(r32,27,24)
    #define   SET32CPU_REG_DEBUG_NIDEN(r32,v)                  _BFSET_(r32,27,24,v)
    #define   GET16CPU_REG_DEBUG_NIDEN(r16)                    _BFGET_(r16,11, 8)
    #define   SET16CPU_REG_DEBUG_NIDEN(r16,v)                  _BFSET_(r16,11, 8,v)

    #define   GET32CPU_REG_DEBUG_SPIDEN(r32)                   _BFGET_(r32,31,28)
    #define   SET32CPU_REG_DEBUG_SPIDEN(r32,v)                 _BFSET_(r32,31,28,v)
    #define   GET16CPU_REG_DEBUG_SPIDEN(r16)                   _BFGET_(r16,15,12)
    #define   SET16CPU_REG_DEBUG_SPIDEN(r16,v)                 _BFSET_(r16,15,12,v)

    #define     w32CPU_REG_DEBUG1                              {\
            UNSG32 uDEBUG_DBGACK                               :  4;\
            UNSG32 uDEBUG_nCOMMIRQ                             :  4;\
            UNSG32 uDEBUG_COMMRX                               :  4;\
            UNSG32 uDEBUG_COMMTX                               :  4;\
            UNSG32 uDEBUG_EDBGRQ                               :  4;\
            UNSG32 uDEBUG_DBGEN                                :  4;\
            UNSG32 uDEBUG_NIDEN                                :  4;\
            UNSG32 uDEBUG_SPIDEN                               :  4;\
          }
    union { UNSG32 u32CPU_REG_DEBUG1;
            struct w32CPU_REG_DEBUG1;
          };
    #define   GET32CPU_REG_DEBUG_SPNIDEN(r32)                  _BFGET_(r32, 3, 0)
    #define   SET32CPU_REG_DEBUG_SPNIDEN(r32,v)                _BFSET_(r32, 3, 0,v)
    #define   GET16CPU_REG_DEBUG_SPNIDEN(r16)                  _BFGET_(r16, 3, 0)
    #define   SET16CPU_REG_DEBUG_SPNIDEN(r16,v)                _BFSET_(r16, 3, 0,v)

    #define   GET32CPU_REG_DEBUG_DBGRSTREQ(r32)                _BFGET_(r32, 7, 4)
    #define   SET32CPU_REG_DEBUG_DBGRSTREQ(r32,v)              _BFSET_(r32, 7, 4,v)
    #define   GET16CPU_REG_DEBUG_DBGRSTREQ(r16)                _BFGET_(r16, 7, 4)
    #define   SET16CPU_REG_DEBUG_DBGRSTREQ(r16,v)              _BFSET_(r16, 7, 4,v)

    #define   GET32CPU_REG_DEBUG_DBGNOPWRDWN(r32)              _BFGET_(r32,11, 8)
    #define   SET32CPU_REG_DEBUG_DBGNOPWRDWN(r32,v)            _BFSET_(r32,11, 8,v)
    #define   GET16CPU_REG_DEBUG_DBGNOPWRDWN(r16)              _BFGET_(r16,11, 8)
    #define   SET16CPU_REG_DEBUG_DBGNOPWRDWN(r16,v)            _BFSET_(r16,11, 8,v)

    #define   GET32CPU_REG_DEBUG_DBGPWRUPREQ(r32)              _BFGET_(r32,15,12)
    #define   SET32CPU_REG_DEBUG_DBGPWRUPREQ(r32,v)            _BFSET_(r32,15,12,v)
    #define   GET16CPU_REG_DEBUG_DBGPWRUPREQ(r16)              _BFGET_(r16,15,12)
    #define   SET16CPU_REG_DEBUG_DBGPWRUPREQ(r16,v)            _BFSET_(r16,15,12,v)

    #define   GET32CPU_REG_DEBUG_DBGL1RSTDISABLE(r32)          _BFGET_(r32,16,16)
    #define   SET32CPU_REG_DEBUG_DBGL1RSTDISABLE(r32,v)        _BFSET_(r32,16,16,v)
    #define   GET16CPU_REG_DEBUG_DBGL1RSTDISABLE(r16)          _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_DEBUG_DBGL1RSTDISABLE(r16,v)        _BFSET_(r16, 0, 0,v)

    #define     w32CPU_REG_DEBUG2                              {\
            UNSG32 uDEBUG_SPNIDEN                              :  4;\
            UNSG32 uDEBUG_DBGRSTREQ                            :  4;\
            UNSG32 uDEBUG_DBGNOPWRDWN                          :  4;\
            UNSG32 uDEBUG_DBGPWRUPREQ                          :  4;\
            UNSG32 uDEBUG_DBGL1RSTDISABLE                      :  1;\
            UNSG32 RSVDx64_b17                                 : 15;\
          }
    union { UNSG32 u32CPU_REG_DEBUG2;
            struct w32CPU_REG_DEBUG2;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_DFT_DFTRAMHOLD(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_DFT_DFTRAMHOLD(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_DFT_DFTRAMHOLD(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_DFT_DFTRAMHOLD(r16,v)               _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_DFT_DFTMCPHOLD(r32)                 _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_DFT_DFTMCPHOLD(r32,v)               _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_DFT_DFTMCPHOLD(r16)                 _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_DFT_DFTMCPHOLD(r16,v)               _BFSET_(r16, 1, 1,v)

    #define     w32CPU_REG_DFT                                 {\
            UNSG32 uDFT_DFTRAMHOLD                             :  1;\
            UNSG32 uDFT_DFTMCPHOLD                             :  1;\
            UNSG32 RSVDx68_b2                                  : 30;\
          }
    union { UNSG32 u32CPU_REG_DFT;
            struct w32CPU_REG_DFT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_GIC_nSEI(r32)                       _BFGET_(r32, 3, 0)
    #define   SET32CPU_REG_GIC_nSEI(r32,v)                     _BFSET_(r32, 3, 0,v)
    #define   GET16CPU_REG_GIC_nSEI(r16)                       _BFGET_(r16, 3, 0)
    #define   SET16CPU_REG_GIC_nSEI(r16,v)                     _BFSET_(r16, 3, 0,v)

    #define   GET32CPU_REG_GIC_nVSEI(r32)                      _BFGET_(r32, 7, 4)
    #define   SET32CPU_REG_GIC_nVSEI(r32,v)                    _BFSET_(r32, 7, 4,v)
    #define   GET16CPU_REG_GIC_nVSEI(r16)                      _BFGET_(r16, 7, 4)
    #define   SET16CPU_REG_GIC_nVSEI(r16,v)                    _BFSET_(r16, 7, 4,v)

    #define   GET32CPU_REG_GIC_nREI(r32)                       _BFGET_(r32,11, 8)
    #define   SET32CPU_REG_GIC_nREI(r32,v)                     _BFSET_(r32,11, 8,v)
    #define   GET16CPU_REG_GIC_nREI(r16)                       _BFGET_(r16,11, 8)
    #define   SET16CPU_REG_GIC_nREI(r16,v)                     _BFSET_(r16,11, 8,v)

    #define   GET32CPU_REG_GIC_nVCPUMNTIRQ(r32)                _BFGET_(r32,15,12)
    #define   SET32CPU_REG_GIC_nVCPUMNTIRQ(r32,v)              _BFSET_(r32,15,12,v)
    #define   GET16CPU_REG_GIC_nVCPUMNTIRQ(r16)                _BFGET_(r16,15,12)
    #define   SET16CPU_REG_GIC_nVCPUMNTIRQ(r16,v)              _BFSET_(r16,15,12,v)

    #define   GET32CPU_REG_GIC_GICCDISABLE(r32)                _BFGET_(r32,16,16)
    #define   SET32CPU_REG_GIC_GICCDISABLE(r32,v)              _BFSET_(r32,16,16,v)
    #define   GET16CPU_REG_GIC_GICCDISABLE(r16)                _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_GIC_GICCDISABLE(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_GIC_ICDTVALID(r32)                  _BFGET_(r32,17,17)
    #define   SET32CPU_REG_GIC_ICDTVALID(r32,v)                _BFSET_(r32,17,17,v)
    #define   GET16CPU_REG_GIC_ICDTVALID(r16)                  _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_GIC_ICDTVALID(r16,v)                _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_GIC_ICDTREADY(r32)                  _BFGET_(r32,18,18)
    #define   SET32CPU_REG_GIC_ICDTREADY(r32,v)                _BFSET_(r32,18,18,v)
    #define   GET16CPU_REG_GIC_ICDTREADY(r16)                  _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_GIC_ICDTREADY(r16,v)                _BFSET_(r16, 2, 2,v)

    #define     w32CPU_REG_GIC                                 {\
            UNSG32 uGIC_nSEI                                   :  4;\
            UNSG32 uGIC_nVSEI                                  :  4;\
            UNSG32 uGIC_nREI                                   :  4;\
            UNSG32 uGIC_nVCPUMNTIRQ                            :  4;\
            UNSG32 uGIC_GICCDISABLE                            :  1;\
            UNSG32 uGIC_ICDTVALID                              :  1;\
            UNSG32 uGIC_ICDTREADY                              :  1;\
            UNSG32 RSVDx6C_b19                                 : 13;\
          }
    union { UNSG32 u32CPU_REG_GIC;
            struct w32CPU_REG_GIC;
          };
    #define   GET32CPU_REG_GIC_ICDTDATA(r32)                   _BFGET_(r32,15, 0)
    #define   SET32CPU_REG_GIC_ICDTDATA(r32,v)                 _BFSET_(r32,15, 0,v)
    #define   GET16CPU_REG_GIC_ICDTDATA(r16)                   _BFGET_(r16,15, 0)
    #define   SET16CPU_REG_GIC_ICDTDATA(r16,v)                 _BFSET_(r16,15, 0,v)

    #define   GET32CPU_REG_GIC_ICDTLAST(r32)                   _BFGET_(r32,16,16)
    #define   SET32CPU_REG_GIC_ICDTLAST(r32,v)                 _BFSET_(r32,16,16,v)
    #define   GET16CPU_REG_GIC_ICDTLAST(r16)                   _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_GIC_ICDTLAST(r16,v)                 _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_GIC_ICDTDEST(r32)                   _BFGET_(r32,18,17)
    #define   SET32CPU_REG_GIC_ICDTDEST(r32,v)                 _BFSET_(r32,18,17,v)
    #define   GET16CPU_REG_GIC_ICDTDEST(r16)                   _BFGET_(r16, 2, 1)
    #define   SET16CPU_REG_GIC_ICDTDEST(r16,v)                 _BFSET_(r16, 2, 1,v)

    #define   GET32CPU_REG_GIC_ICCTVALID(r32)                  _BFGET_(r32,19,19)
    #define   SET32CPU_REG_GIC_ICCTVALID(r32,v)                _BFSET_(r32,19,19,v)
    #define   GET16CPU_REG_GIC_ICCTVALID(r16)                  _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_GIC_ICCTVALID(r16,v)                _BFSET_(r16, 3, 3,v)

    #define   GET32CPU_REG_GIC_ICCTREADY(r32)                  _BFGET_(r32,20,20)
    #define   SET32CPU_REG_GIC_ICCTREADY(r32,v)                _BFSET_(r32,20,20,v)
    #define   GET16CPU_REG_GIC_ICCTREADY(r16)                  _BFGET_(r16, 4, 4)
    #define   SET16CPU_REG_GIC_ICCTREADY(r16,v)                _BFSET_(r16, 4, 4,v)

    #define     w32CPU_REG_GIC1                                {\
            UNSG32 uGIC_ICDTDATA                               : 16;\
            UNSG32 uGIC_ICDTLAST                               :  1;\
            UNSG32 uGIC_ICDTDEST                               :  2;\
            UNSG32 uGIC_ICCTVALID                              :  1;\
            UNSG32 uGIC_ICCTREADY                              :  1;\
            UNSG32 RSVDx70_b21                                 : 11;\
          }
    union { UNSG32 u32CPU_REG_GIC1;
            struct w32CPU_REG_GIC1;
          };
    #define   GET32CPU_REG_GIC_ICCTDATA(r32)                   _BFGET_(r32,15, 0)
    #define   SET32CPU_REG_GIC_ICCTDATA(r32,v)                 _BFSET_(r32,15, 0,v)
    #define   GET16CPU_REG_GIC_ICCTDATA(r16)                   _BFGET_(r16,15, 0)
    #define   SET16CPU_REG_GIC_ICCTDATA(r16,v)                 _BFSET_(r16,15, 0,v)

    #define   GET32CPU_REG_GIC_ICCTLAST(r32)                   _BFGET_(r32,16,16)
    #define   SET32CPU_REG_GIC_ICCTLAST(r32,v)                 _BFSET_(r32,16,16,v)
    #define   GET16CPU_REG_GIC_ICCTLAST(r16)                   _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_GIC_ICCTLAST(r16,v)                 _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_GIC_ICCTID(r32)                     _BFGET_(r32,18,17)
    #define   SET32CPU_REG_GIC_ICCTID(r32,v)                   _BFSET_(r32,18,17,v)
    #define   GET16CPU_REG_GIC_ICCTID(r16)                     _BFGET_(r16, 2, 1)
    #define   SET16CPU_REG_GIC_ICCTID(r16,v)                   _BFSET_(r16, 2, 1,v)

    #define     w32CPU_REG_GIC2                                {\
            UNSG32 uGIC_ICCTDATA                               : 16;\
            UNSG32 uGIC_ICCTLAST                               :  1;\
            UNSG32 uGIC_ICCTID                                 :  2;\
            UNSG32 RSVDx74_b19                                 : 13;\
          }
    union { UNSG32 u32CPU_REG_GIC2;
            struct w32CPU_REG_GIC2;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_CNT_CNTCLKEN(r32)                   _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_CNT_CNTCLKEN(r32,v)                 _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_CNT_CNTCLKEN(r16)                   _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_CNT_CNTCLKEN(r16,v)                 _BFSET_(r16, 0, 0,v)

    #define     w32CPU_REG_CNT                                 {\
            UNSG32 uCNT_CNTCLKEN                               :  1;\
            UNSG32 RSVDx78_b1                                  : 31;\
          }
    union { UNSG32 u32CPU_REG_CNT;
            struct w32CPU_REG_CNT;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_ETM_SYNCREQM0(r32)                  _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_ETM_SYNCREQM0(r32,v)                _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_ETM_SYNCREQM0(r16)                  _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_ETM_SYNCREQM0(r16,v)                _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_ETM_SYNCREQM1(r32)                  _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_ETM_SYNCREQM1(r32,v)                _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_ETM_SYNCREQM1(r16)                  _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_ETM_SYNCREQM1(r16,v)                _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_ETM_SYNCREQM2(r32)                  _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_ETM_SYNCREQM2(r32,v)                _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_ETM_SYNCREQM2(r16)                  _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_ETM_SYNCREQM2(r16,v)                _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_ETM_SYNCREQM3(r32)                  _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_ETM_SYNCREQM3(r32,v)                _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_ETM_SYNCREQM3(r16)                  _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_ETM_SYNCREQM3(r16,v)                _BFSET_(r16, 3, 3,v)

    #define     w32CPU_REG_ETM                                 {\
            UNSG32 uETM_SYNCREQM0                              :  1;\
            UNSG32 uETM_SYNCREQM1                              :  1;\
            UNSG32 uETM_SYNCREQM2                              :  1;\
            UNSG32 uETM_SYNCREQM3                              :  1;\
            UNSG32 RSVDx7C_b4                                  : 28;\
          }
    union { UNSG32 u32CPU_REG_ETM;
            struct w32CPU_REG_ETM;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_PMU_PMUEVENT0(r32)                  _BFGET_(r32,31, 0)
    #define   SET32CPU_REG_PMU_PMUEVENT0(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32CPU_REG_PMU                                 {\
            UNSG32 uPMU_PMUEVENT0                              : 32;\
          }
    union { UNSG32 u32CPU_REG_PMU;
            struct w32CPU_REG_PMU;
          };
    #define   GET32CPU_REG_PMU_PMUEVENT0_MSB(r32)              _BFGET_(r32, 5, 0)
    #define   SET32CPU_REG_PMU_PMUEVENT0_MSB(r32,v)            _BFSET_(r32, 5, 0,v)
    #define   GET16CPU_REG_PMU_PMUEVENT0_MSB(r16)              _BFGET_(r16, 5, 0)
    #define   SET16CPU_REG_PMU_PMUEVENT0_MSB(r16,v)            _BFSET_(r16, 5, 0,v)

    #define     w32CPU_REG_PMU1                                {\
            UNSG32 uPMU_PMUEVENT0_MSB                          :  6;\
            UNSG32 RSVDx84_b6                                  : 26;\
          }
    union { UNSG32 u32CPU_REG_PMU1;
            struct w32CPU_REG_PMU1;
          };
    #define   GET32CPU_REG_PMU_PMUEVENT1(r32)                  _BFGET_(r32,31, 0)
    #define   SET32CPU_REG_PMU_PMUEVENT1(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32CPU_REG_PMU2                                {\
            UNSG32 uPMU_PMUEVENT1                              : 32;\
          }
    union { UNSG32 u32CPU_REG_PMU2;
            struct w32CPU_REG_PMU2;
          };
    #define   GET32CPU_REG_PMU_PMUEVENT1_MSB(r32)              _BFGET_(r32, 5, 0)
    #define   SET32CPU_REG_PMU_PMUEVENT1_MSB(r32,v)            _BFSET_(r32, 5, 0,v)
    #define   GET16CPU_REG_PMU_PMUEVENT1_MSB(r16)              _BFGET_(r16, 5, 0)
    #define   SET16CPU_REG_PMU_PMUEVENT1_MSB(r16,v)            _BFSET_(r16, 5, 0,v)

    #define     w32CPU_REG_PMU3                                {\
            UNSG32 uPMU_PMUEVENT1_MSB                          :  6;\
            UNSG32 RSVDx8C_b6                                  : 26;\
          }
    union { UNSG32 u32CPU_REG_PMU3;
            struct w32CPU_REG_PMU3;
          };
    #define   GET32CPU_REG_PMU_PMUEVENT2(r32)                  _BFGET_(r32,31, 0)
    #define   SET32CPU_REG_PMU_PMUEVENT2(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32CPU_REG_PMU4                                {\
            UNSG32 uPMU_PMUEVENT2                              : 32;\
          }
    union { UNSG32 u32CPU_REG_PMU4;
            struct w32CPU_REG_PMU4;
          };
    #define   GET32CPU_REG_PMU_PMUEVENT2_MSB(r32)              _BFGET_(r32, 5, 0)
    #define   SET32CPU_REG_PMU_PMUEVENT2_MSB(r32,v)            _BFSET_(r32, 5, 0,v)
    #define   GET16CPU_REG_PMU_PMUEVENT2_MSB(r16)              _BFGET_(r16, 5, 0)
    #define   SET16CPU_REG_PMU_PMUEVENT2_MSB(r16,v)            _BFSET_(r16, 5, 0,v)

    #define     w32CPU_REG_PMU5                                {\
            UNSG32 uPMU_PMUEVENT2_MSB                          :  6;\
            UNSG32 RSVDx94_b6                                  : 26;\
          }
    union { UNSG32 u32CPU_REG_PMU5;
            struct w32CPU_REG_PMU5;
          };
    #define   GET32CPU_REG_PMU_PMUEVENT3(r32)                  _BFGET_(r32,31, 0)
    #define   SET32CPU_REG_PMU_PMUEVENT3(r32,v)                _BFSET_(r32,31, 0,v)

    #define     w32CPU_REG_PMU6                                {\
            UNSG32 uPMU_PMUEVENT3                              : 32;\
          }
    union { UNSG32 u32CPU_REG_PMU6;
            struct w32CPU_REG_PMU6;
          };
    #define   GET32CPU_REG_PMU_PMUEVENT3_MSB(r32)              _BFGET_(r32, 5, 0)
    #define   SET32CPU_REG_PMU_PMUEVENT3_MSB(r32,v)            _BFSET_(r32, 5, 0,v)
    #define   GET16CPU_REG_PMU_PMUEVENT3_MSB(r16)              _BFGET_(r16, 5, 0)
    #define   SET16CPU_REG_PMU_PMUEVENT3_MSB(r16,v)            _BFSET_(r16, 5, 0,v)

    #define     w32CPU_REG_PMU7                                {\
            UNSG32 uPMU_PMUEVENT3_MSB                          :  6;\
            UNSG32 RSVDx9C_b6                                  : 26;\
          }
    union { UNSG32 u32CPU_REG_PMU7;
            struct w32CPU_REG_PMU7;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_PWRSW_0_PWRSW_CNTRL1_I(r32)         _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_PWRSW_0_PWRSW_CNTRL1_I(r32,v)       _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_PWRSW_0_PWRSW_CNTRL1_I(r16)         _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_PWRSW_0_PWRSW_CNTRL1_I(r16,v)       _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_PWRSW_0_PWRSW_CNTRL2_I(r32)         _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_PWRSW_0_PWRSW_CNTRL2_I(r32,v)       _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_PWRSW_0_PWRSW_CNTRL2_I(r16)         _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_PWRSW_0_PWRSW_CNTRL2_I(r16,v)       _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_PWRSW_0_PWRSW_ACK1_O(r32)           _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_PWRSW_0_PWRSW_ACK1_O(r32,v)         _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_PWRSW_0_PWRSW_ACK1_O(r16)           _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_PWRSW_0_PWRSW_ACK1_O(r16,v)         _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_PWRSW_0_PWRSW_ACK2_O(r32)           _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_PWRSW_0_PWRSW_ACK2_O(r32,v)         _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_PWRSW_0_PWRSW_ACK2_O(r16)           _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_PWRSW_0_PWRSW_ACK2_O(r16,v)         _BFSET_(r16, 3, 3,v)

    #define   GET32CPU_REG_PWRSW_0_nCPU_ISO_MODE_EN_(r32)      _BFGET_(r32, 4, 4)
    #define   SET32CPU_REG_PWRSW_0_nCPU_ISO_MODE_EN_(r32,v)    _BFSET_(r32, 4, 4,v)
    #define   GET16CPU_REG_PWRSW_0_nCPU_ISO_MODE_EN_(r16)      _BFGET_(r16, 4, 4)
    #define   SET16CPU_REG_PWRSW_0_nCPU_ISO_MODE_EN_(r16,v)    _BFSET_(r16, 4, 4,v)

    #define     w32CPU_REG_PWRSW_0                             {\
            UNSG32 uPWRSW_0_PWRSW_CNTRL1_I                     :  1;\
            UNSG32 uPWRSW_0_PWRSW_CNTRL2_I                     :  1;\
            UNSG32 uPWRSW_0_PWRSW_ACK1_O                       :  1;\
            UNSG32 uPWRSW_0_PWRSW_ACK2_O                       :  1;\
            UNSG32 uPWRSW_0_nCPU_ISO_MODE_EN_                  :  1;\
            UNSG32 RSVDxA0_b5                                  : 27;\
          }
    union { UNSG32 u32CPU_REG_PWRSW_0;
            struct w32CPU_REG_PWRSW_0;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_PWRSW_1_PWRSW_CNTRL1_I(r32)         _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_PWRSW_1_PWRSW_CNTRL1_I(r32,v)       _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_PWRSW_1_PWRSW_CNTRL1_I(r16)         _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_PWRSW_1_PWRSW_CNTRL1_I(r16,v)       _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_PWRSW_1_PWRSW_CNTRL2_I(r32)         _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_PWRSW_1_PWRSW_CNTRL2_I(r32,v)       _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_PWRSW_1_PWRSW_CNTRL2_I(r16)         _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_PWRSW_1_PWRSW_CNTRL2_I(r16,v)       _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_PWRSW_1_PWRSW_ACK1_O(r32)           _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_PWRSW_1_PWRSW_ACK1_O(r32,v)         _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_PWRSW_1_PWRSW_ACK1_O(r16)           _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_PWRSW_1_PWRSW_ACK1_O(r16,v)         _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_PWRSW_1_PWRSW_ACK2_O(r32)           _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_PWRSW_1_PWRSW_ACK2_O(r32,v)         _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_PWRSW_1_PWRSW_ACK2_O(r16)           _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_PWRSW_1_PWRSW_ACK2_O(r16,v)         _BFSET_(r16, 3, 3,v)

    #define   GET32CPU_REG_PWRSW_1_nCPU_ISO_MODE_EN_(r32)      _BFGET_(r32, 4, 4)
    #define   SET32CPU_REG_PWRSW_1_nCPU_ISO_MODE_EN_(r32,v)    _BFSET_(r32, 4, 4,v)
    #define   GET16CPU_REG_PWRSW_1_nCPU_ISO_MODE_EN_(r16)      _BFGET_(r16, 4, 4)
    #define   SET16CPU_REG_PWRSW_1_nCPU_ISO_MODE_EN_(r16,v)    _BFSET_(r16, 4, 4,v)

    #define     w32CPU_REG_PWRSW_1                             {\
            UNSG32 uPWRSW_1_PWRSW_CNTRL1_I                     :  1;\
            UNSG32 uPWRSW_1_PWRSW_CNTRL2_I                     :  1;\
            UNSG32 uPWRSW_1_PWRSW_ACK1_O                       :  1;\
            UNSG32 uPWRSW_1_PWRSW_ACK2_O                       :  1;\
            UNSG32 uPWRSW_1_nCPU_ISO_MODE_EN_                  :  1;\
            UNSG32 RSVDxA4_b5                                  : 27;\
          }
    union { UNSG32 u32CPU_REG_PWRSW_1;
            struct w32CPU_REG_PWRSW_1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_PWRSW_2_PWRSW_CNTRL1_I(r32)         _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_PWRSW_2_PWRSW_CNTRL1_I(r32,v)       _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_PWRSW_2_PWRSW_CNTRL1_I(r16)         _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_PWRSW_2_PWRSW_CNTRL1_I(r16,v)       _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_PWRSW_2_PWRSW_CNTRL2_I(r32)         _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_PWRSW_2_PWRSW_CNTRL2_I(r32,v)       _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_PWRSW_2_PWRSW_CNTRL2_I(r16)         _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_PWRSW_2_PWRSW_CNTRL2_I(r16,v)       _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_PWRSW_2_PWRSW_ACK1_O(r32)           _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_PWRSW_2_PWRSW_ACK1_O(r32,v)         _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_PWRSW_2_PWRSW_ACK1_O(r16)           _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_PWRSW_2_PWRSW_ACK1_O(r16,v)         _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_PWRSW_2_PWRSW_ACK2_O(r32)           _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_PWRSW_2_PWRSW_ACK2_O(r32,v)         _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_PWRSW_2_PWRSW_ACK2_O(r16)           _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_PWRSW_2_PWRSW_ACK2_O(r16,v)         _BFSET_(r16, 3, 3,v)

    #define   GET32CPU_REG_PWRSW_2_nCPU_ISO_MODE_EN_(r32)      _BFGET_(r32, 4, 4)
    #define   SET32CPU_REG_PWRSW_2_nCPU_ISO_MODE_EN_(r32,v)    _BFSET_(r32, 4, 4,v)
    #define   GET16CPU_REG_PWRSW_2_nCPU_ISO_MODE_EN_(r16)      _BFGET_(r16, 4, 4)
    #define   SET16CPU_REG_PWRSW_2_nCPU_ISO_MODE_EN_(r16,v)    _BFSET_(r16, 4, 4,v)

    #define     w32CPU_REG_PWRSW_2                             {\
            UNSG32 uPWRSW_2_PWRSW_CNTRL1_I                     :  1;\
            UNSG32 uPWRSW_2_PWRSW_CNTRL2_I                     :  1;\
            UNSG32 uPWRSW_2_PWRSW_ACK1_O                       :  1;\
            UNSG32 uPWRSW_2_PWRSW_ACK2_O                       :  1;\
            UNSG32 uPWRSW_2_nCPU_ISO_MODE_EN_                  :  1;\
            UNSG32 RSVDxA8_b5                                  : 27;\
          }
    union { UNSG32 u32CPU_REG_PWRSW_2;
            struct w32CPU_REG_PWRSW_2;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_PWRSW_3_PWRSW_CNTRL1_I(r32)         _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_PWRSW_3_PWRSW_CNTRL1_I(r32,v)       _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_PWRSW_3_PWRSW_CNTRL1_I(r16)         _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_PWRSW_3_PWRSW_CNTRL1_I(r16,v)       _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_PWRSW_3_PWRSW_CNTRL2_I(r32)         _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_PWRSW_3_PWRSW_CNTRL2_I(r32,v)       _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_PWRSW_3_PWRSW_CNTRL2_I(r16)         _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_PWRSW_3_PWRSW_CNTRL2_I(r16,v)       _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_PWRSW_3_PWRSW_ACK1_O(r32)           _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_PWRSW_3_PWRSW_ACK1_O(r32,v)         _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_PWRSW_3_PWRSW_ACK1_O(r16)           _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_PWRSW_3_PWRSW_ACK1_O(r16,v)         _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_PWRSW_3_PWRSW_ACK2_O(r32)           _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_PWRSW_3_PWRSW_ACK2_O(r32,v)         _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_PWRSW_3_PWRSW_ACK2_O(r16)           _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_PWRSW_3_PWRSW_ACK2_O(r16,v)         _BFSET_(r16, 3, 3,v)

    #define   GET32CPU_REG_PWRSW_3_nCPU_ISO_MODE_EN_(r32)      _BFGET_(r32, 4, 4)
    #define   SET32CPU_REG_PWRSW_3_nCPU_ISO_MODE_EN_(r32,v)    _BFSET_(r32, 4, 4,v)
    #define   GET16CPU_REG_PWRSW_3_nCPU_ISO_MODE_EN_(r16)      _BFGET_(r16, 4, 4)
    #define   SET16CPU_REG_PWRSW_3_nCPU_ISO_MODE_EN_(r16,v)    _BFSET_(r16, 4, 4,v)

    #define     w32CPU_REG_PWRSW_3                             {\
            UNSG32 uPWRSW_3_PWRSW_CNTRL1_I                     :  1;\
            UNSG32 uPWRSW_3_PWRSW_CNTRL2_I                     :  1;\
            UNSG32 uPWRSW_3_PWRSW_ACK1_O                       :  1;\
            UNSG32 uPWRSW_3_PWRSW_ACK2_O                       :  1;\
            UNSG32 uPWRSW_3_nCPU_ISO_MODE_EN_                  :  1;\
            UNSG32 RSVDxAC_b5                                  : 27;\
          }
    union { UNSG32 u32CPU_REG_PWRSW_3;
            struct w32CPU_REG_PWRSW_3;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_CSSY_CTRL_dbgen(r32)                _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_CSSY_CTRL_dbgen(r32,v)              _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_CSSY_CTRL_dbgen(r16)                _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_CSSY_CTRL_dbgen(r16,v)              _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_CSSY_CTRL_spiden(r32)               _BFGET_(r32, 1, 1)
    #define   SET32CPU_REG_CSSY_CTRL_spiden(r32,v)             _BFSET_(r32, 1, 1,v)
    #define   GET16CPU_REG_CSSY_CTRL_spiden(r16)               _BFGET_(r16, 1, 1)
    #define   SET16CPU_REG_CSSY_CTRL_spiden(r16,v)             _BFSET_(r16, 1, 1,v)

    #define   GET32CPU_REG_CSSY_CTRL_niden(r32)                _BFGET_(r32, 2, 2)
    #define   SET32CPU_REG_CSSY_CTRL_niden(r32,v)              _BFSET_(r32, 2, 2,v)
    #define   GET16CPU_REG_CSSY_CTRL_niden(r16)                _BFGET_(r16, 2, 2)
    #define   SET16CPU_REG_CSSY_CTRL_niden(r16,v)              _BFSET_(r16, 2, 2,v)

    #define   GET32CPU_REG_CSSY_CTRL_spniden(r32)              _BFGET_(r32, 3, 3)
    #define   SET32CPU_REG_CSSY_CTRL_spniden(r32,v)            _BFSET_(r32, 3, 3,v)
    #define   GET16CPU_REG_CSSY_CTRL_spniden(r16)              _BFGET_(r16, 3, 3)
    #define   SET16CPU_REG_CSSY_CTRL_spniden(r16,v)            _BFSET_(r16, 3, 3,v)

    #define   GET32CPU_REG_CSSY_CTRL_DEVICEEN(r32)             _BFGET_(r32, 4, 4)
    #define   SET32CPU_REG_CSSY_CTRL_DEVICEEN(r32,v)           _BFSET_(r32, 4, 4,v)
    #define   GET16CPU_REG_CSSY_CTRL_DEVICEEN(r16)             _BFGET_(r16, 4, 4)
    #define   SET16CPU_REG_CSSY_CTRL_DEVICEEN(r16,v)           _BFSET_(r16, 4, 4,v)

    #define     w32CPU_REG_CSSY_CTRL                           {\
            UNSG32 uCSSY_CTRL_dbgen                            :  1;\
            UNSG32 uCSSY_CTRL_spiden                           :  1;\
            UNSG32 uCSSY_CTRL_niden                            :  1;\
            UNSG32 uCSSY_CTRL_spniden                          :  1;\
            UNSG32 uCSSY_CTRL_DEVICEEN                         :  1;\
            UNSG32 RSVDxB0_b5                                  : 27;\
          }
    union { UNSG32 u32CPU_REG_CSSY_CTRL;
            struct w32CPU_REG_CSSY_CTRL;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_DynRWTC_En(r32)                     _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_DynRWTC_En(r32,v)                   _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_DynRWTC_En(r16)                     _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_DynRWTC_En(r16,v)                   _BFSET_(r16, 0, 0,v)

    #define   GET32CPU_REG_DynRWTC_DelayHold(r32)              _BFGET_(r32, 8, 1)
    #define   SET32CPU_REG_DynRWTC_DelayHold(r32,v)            _BFSET_(r32, 8, 1,v)
    #define   GET16CPU_REG_DynRWTC_DelayHold(r16)              _BFGET_(r16, 8, 1)
    #define   SET16CPU_REG_DynRWTC_DelayHold(r16,v)            _BFSET_(r16, 8, 1,v)

    #define   GET32CPU_REG_DynRWTC_DelaySetup(r32)             _BFGET_(r32,16, 9)
    #define   SET32CPU_REG_DynRWTC_DelaySetup(r32,v)           _BFSET_(r32,16, 9,v)

    #define     w32CPU_REG_DynRWTC                             {\
            UNSG32 uDynRWTC_En                                 :  1;\
            UNSG32 uDynRWTC_DelayHold                          :  8;\
            UNSG32 uDynRWTC_DelaySetup                         :  8;\
            UNSG32 RSVDxB4_b17                                 : 15;\
          }
    union { UNSG32 u32CPU_REG_DynRWTC;
            struct w32CPU_REG_DynRWTC;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_Cpu0ExtPmu_En(r32)                  _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_Cpu0ExtPmu_En(r32,v)                _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_Cpu0ExtPmu_En(r16)                  _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_Cpu0ExtPmu_En(r16,v)                _BFSET_(r16, 0, 0,v)

    #define     w32CPU_REG_Cpu0ExtPmu                          {\
            UNSG32 uCpu0ExtPmu_En                              :  1;\
            UNSG32 RSVDxB8_b1                                  : 31;\
          }
    union { UNSG32 u32CPU_REG_Cpu0ExtPmu;
            struct w32CPU_REG_Cpu0ExtPmu;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_Cpu1ExtPmu_En(r32)                  _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_Cpu1ExtPmu_En(r32,v)                _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_Cpu1ExtPmu_En(r16)                  _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_Cpu1ExtPmu_En(r16,v)                _BFSET_(r16, 0, 0,v)

    #define     w32CPU_REG_Cpu1ExtPmu                          {\
            UNSG32 uCpu1ExtPmu_En                              :  1;\
            UNSG32 RSVDxBC_b1                                  : 31;\
          }
    union { UNSG32 u32CPU_REG_Cpu1ExtPmu;
            struct w32CPU_REG_Cpu1ExtPmu;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_Cpu2ExtPmu_En(r32)                  _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_Cpu2ExtPmu_En(r32,v)                _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_Cpu2ExtPmu_En(r16)                  _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_Cpu2ExtPmu_En(r16,v)                _BFSET_(r16, 0, 0,v)

    #define     w32CPU_REG_Cpu2ExtPmu                          {\
            UNSG32 uCpu2ExtPmu_En                              :  1;\
            UNSG32 RSVDxC0_b1                                  : 31;\
          }
    union { UNSG32 u32CPU_REG_Cpu2ExtPmu;
            struct w32CPU_REG_Cpu2ExtPmu;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_Cpu3ExtPmu_En(r32)                  _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_Cpu3ExtPmu_En(r32,v)                _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_Cpu3ExtPmu_En(r16)                  _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_Cpu3ExtPmu_En(r16,v)                _BFSET_(r16, 0, 0,v)

    #define     w32CPU_REG_Cpu3ExtPmu                          {\
            UNSG32 uCpu3ExtPmu_En                              :  1;\
            UNSG32 RSVDxC4_b1                                  : 31;\
          }
    union { UNSG32 u32CPU_REG_Cpu3ExtPmu;
            struct w32CPU_REG_Cpu3ExtPmu;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_CpuPmuPwrSwDly_PwrSwDly(r32)        _BFGET_(r32,25, 0)
    #define   SET32CPU_REG_CpuPmuPwrSwDly_PwrSwDly(r32,v)      _BFSET_(r32,25, 0,v)

    #define     w32CPU_REG_CpuPmuPwrSwDly                      {\
            UNSG32 uCpuPmuPwrSwDly_PwrSwDly                    : 26;\
            UNSG32 RSVDxC8_b26                                 :  6;\
          }
    union { UNSG32 u32CPU_REG_CpuPmuPwrSwDly;
            struct w32CPU_REG_CpuPmuPwrSwDly;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_CpuPmuRstDly_PwrSwDly(r32)          _BFGET_(r32,25, 0)
    #define   SET32CPU_REG_CpuPmuRstDly_PwrSwDly(r32,v)        _BFSET_(r32,25, 0,v)

    #define     w32CPU_REG_CpuPmuRstDly                        {\
            UNSG32 uCpuPmuRstDly_PwrSwDly                      : 26;\
            UNSG32 RSVDxCC_b26                                 :  6;\
          }
    union { UNSG32 u32CPU_REG_CpuPmuRstDly;
            struct w32CPU_REG_CpuPmuRstDly;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_Cpu0WarmRst_En(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_Cpu0WarmRst_En(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_Cpu0WarmRst_En(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_Cpu0WarmRst_En(r16,v)               _BFSET_(r16, 0, 0,v)

    #define     w32CPU_REG_Cpu0WarmRst                         {\
            UNSG32 uCpu0WarmRst_En                             :  1;\
            UNSG32 RSVDxD0_b1                                  : 31;\
          }
    union { UNSG32 u32CPU_REG_Cpu0WarmRst;
            struct w32CPU_REG_Cpu0WarmRst;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_Cpu1WarmRst_En(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_Cpu1WarmRst_En(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_Cpu1WarmRst_En(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_Cpu1WarmRst_En(r16,v)               _BFSET_(r16, 0, 0,v)

    #define     w32CPU_REG_Cpu1WarmRst                         {\
            UNSG32 uCpu1WarmRst_En                             :  1;\
            UNSG32 RSVDxD4_b1                                  : 31;\
          }
    union { UNSG32 u32CPU_REG_Cpu1WarmRst;
            struct w32CPU_REG_Cpu1WarmRst;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_Cpu2WarmRst_En(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_Cpu2WarmRst_En(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_Cpu2WarmRst_En(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_Cpu2WarmRst_En(r16,v)               _BFSET_(r16, 0, 0,v)

    #define     w32CPU_REG_Cpu2WarmRst                         {\
            UNSG32 uCpu2WarmRst_En                             :  1;\
            UNSG32 RSVDxD8_b1                                  : 31;\
          }
    union { UNSG32 u32CPU_REG_Cpu2WarmRst;
            struct w32CPU_REG_Cpu2WarmRst;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_Cpu3WarmRst_En(r32)                 _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_Cpu3WarmRst_En(r32,v)               _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_Cpu3WarmRst_En(r16)                 _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_Cpu3WarmRst_En(r16,v)               _BFSET_(r16, 0, 0,v)

    #define     w32CPU_REG_Cpu3WarmRst                         {\
            UNSG32 uCpu3WarmRst_En                             :  1;\
            UNSG32 RSVDxDC_b1                                  : 31;\
          }
    union { UNSG32 u32CPU_REG_Cpu3WarmRst;
            struct w32CPU_REG_Cpu3WarmRst;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_Cpu0DbgWarmRst_En(r32)              _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_Cpu0DbgWarmRst_En(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_Cpu0DbgWarmRst_En(r16)              _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_Cpu0DbgWarmRst_En(r16,v)            _BFSET_(r16, 0, 0,v)

    #define     w32CPU_REG_Cpu0DbgWarmRst                      {\
            UNSG32 uCpu0DbgWarmRst_En                          :  1;\
            UNSG32 RSVDxE0_b1                                  : 31;\
          }
    union { UNSG32 u32CPU_REG_Cpu0DbgWarmRst;
            struct w32CPU_REG_Cpu0DbgWarmRst;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_Cpu1DbgWarmRst_En(r32)              _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_Cpu1DbgWarmRst_En(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_Cpu1DbgWarmRst_En(r16)              _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_Cpu1DbgWarmRst_En(r16,v)            _BFSET_(r16, 0, 0,v)

    #define     w32CPU_REG_Cpu1DbgWarmRst                      {\
            UNSG32 uCpu1DbgWarmRst_En                          :  1;\
            UNSG32 RSVDxE4_b1                                  : 31;\
          }
    union { UNSG32 u32CPU_REG_Cpu1DbgWarmRst;
            struct w32CPU_REG_Cpu1DbgWarmRst;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_Cpu2DbgWarmRst_En(r32)              _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_Cpu2DbgWarmRst_En(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_Cpu2DbgWarmRst_En(r16)              _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_Cpu2DbgWarmRst_En(r16,v)            _BFSET_(r16, 0, 0,v)

    #define     w32CPU_REG_Cpu2DbgWarmRst                      {\
            UNSG32 uCpu2DbgWarmRst_En                          :  1;\
            UNSG32 RSVDxE8_b1                                  : 31;\
          }
    union { UNSG32 u32CPU_REG_Cpu2DbgWarmRst;
            struct w32CPU_REG_Cpu2DbgWarmRst;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_Cpu3DbgWarmRst_En(r32)              _BFGET_(r32, 0, 0)
    #define   SET32CPU_REG_Cpu3DbgWarmRst_En(r32,v)            _BFSET_(r32, 0, 0,v)
    #define   GET16CPU_REG_Cpu3DbgWarmRst_En(r16)              _BFGET_(r16, 0, 0)
    #define   SET16CPU_REG_Cpu3DbgWarmRst_En(r16,v)            _BFSET_(r16, 0, 0,v)

    #define     w32CPU_REG_Cpu3DbgWarmRst                      {\
            UNSG32 uCpu3DbgWarmRst_En                          :  1;\
            UNSG32 RSVDxEC_b1                                  : 31;\
          }
    union { UNSG32 u32CPU_REG_Cpu3DbgWarmRst;
            struct w32CPU_REG_Cpu3DbgWarmRst;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CPU_REG_AxQoS_Wr(r32)                       _BFGET_(r32, 3, 0)
    #define   SET32CPU_REG_AxQoS_Wr(r32,v)                     _BFSET_(r32, 3, 0,v)
    #define   GET16CPU_REG_AxQoS_Wr(r16)                       _BFGET_(r16, 3, 0)
    #define   SET16CPU_REG_AxQoS_Wr(r16,v)                     _BFSET_(r16, 3, 0,v)

    #define   GET32CPU_REG_AxQoS_Rd(r32)                       _BFGET_(r32, 7, 4)
    #define   SET32CPU_REG_AxQoS_Rd(r32,v)                     _BFSET_(r32, 7, 4,v)
    #define   GET16CPU_REG_AxQoS_Rd(r16)                       _BFGET_(r16, 7, 4)
    #define   SET16CPU_REG_AxQoS_Rd(r16,v)                     _BFSET_(r16, 7, 4,v)

    #define     w32CPU_REG_AxQoS                               {\
            UNSG32 uAxQoS_Wr                                   :  4;\
            UNSG32 uAxQoS_Rd                                   :  4;\
            UNSG32 RSVDxF0_b8                                  : 24;\
          }
    union { UNSG32 u32CPU_REG_AxQoS;
            struct w32CPU_REG_AxQoS;
          };
    ///////////////////////////////////////////////////////////
    } SIE_CPU_REG;

    typedef union  T32CPU_REG_SRRESET_MP
          { UNSG32 u32;
            struct w32CPU_REG_SRRESET_MP;
                 } T32CPU_REG_SRRESET_MP;
    typedef union  T32CPU_REG_SRRESET_0
          { UNSG32 u32;
            struct w32CPU_REG_SRRESET_0;
                 } T32CPU_REG_SRRESET_0;
    typedef union  T32CPU_REG_SRRESET_1
          { UNSG32 u32;
            struct w32CPU_REG_SRRESET_1;
                 } T32CPU_REG_SRRESET_1;
    typedef union  T32CPU_REG_SRRESET_2
          { UNSG32 u32;
            struct w32CPU_REG_SRRESET_2;
                 } T32CPU_REG_SRRESET_2;
    typedef union  T32CPU_REG_SRRESET_3
          { UNSG32 u32;
            struct w32CPU_REG_SRRESET_3;
                 } T32CPU_REG_SRRESET_3;
    typedef union  T32CPU_REG_RESET_MP
          { UNSG32 u32;
            struct w32CPU_REG_RESET_MP;
                 } T32CPU_REG_RESET_MP;
    typedef union  T32CPU_REG_RESET_0
          { UNSG32 u32;
            struct w32CPU_REG_RESET_0;
                 } T32CPU_REG_RESET_0;
    typedef union  T32CPU_REG_RESET_1
          { UNSG32 u32;
            struct w32CPU_REG_RESET_1;
                 } T32CPU_REG_RESET_1;
    typedef union  T32CPU_REG_RESET_2
          { UNSG32 u32;
            struct w32CPU_REG_RESET_2;
                 } T32CPU_REG_RESET_2;
    typedef union  T32CPU_REG_RESET_3
          { UNSG32 u32;
            struct w32CPU_REG_RESET_3;
                 } T32CPU_REG_RESET_3;
    typedef union  T32CPU_REG_CFG
          { UNSG32 u32;
            struct w32CPU_REG_CFG;
                 } T32CPU_REG_CFG;
    typedef union  T32CPU_REG_CFG1
          { UNSG32 u32;
            struct w32CPU_REG_CFG1;
                 } T32CPU_REG_CFG1;
    typedef union  T32CPU_REG_PWR_NO_RETENTION_MP
          { UNSG32 u32;
            struct w32CPU_REG_PWR_NO_RETENTION_MP;
                 } T32CPU_REG_PWR_NO_RETENTION_MP;
    typedef union  T32CPU_REG_PWR_NO_RETENTION_0
          { UNSG32 u32;
            struct w32CPU_REG_PWR_NO_RETENTION_0;
                 } T32CPU_REG_PWR_NO_RETENTION_0;
    typedef union  T32CPU_REG_PWR_NO_RETENTION_1
          { UNSG32 u32;
            struct w32CPU_REG_PWR_NO_RETENTION_1;
                 } T32CPU_REG_PWR_NO_RETENTION_1;
    typedef union  T32CPU_REG_PWR_NO_RETENTION_2
          { UNSG32 u32;
            struct w32CPU_REG_PWR_NO_RETENTION_2;
                 } T32CPU_REG_PWR_NO_RETENTION_2;
    typedef union  T32CPU_REG_PWR_NO_RETENTION_3
          { UNSG32 u32;
            struct w32CPU_REG_PWR_NO_RETENTION_3;
                 } T32CPU_REG_PWR_NO_RETENTION_3;
    typedef union  T32CPU_REG_PWR_RETENTION
          { UNSG32 u32;
            struct w32CPU_REG_PWR_RETENTION;
                 } T32CPU_REG_PWR_RETENTION;
    typedef union  T32CPU_REG_PWR_RETENTION_0
          { UNSG32 u32;
            struct w32CPU_REG_PWR_RETENTION_0;
                 } T32CPU_REG_PWR_RETENTION_0;
    typedef union  T32CPU_REG_PWR_RETENTION_1
          { UNSG32 u32;
            struct w32CPU_REG_PWR_RETENTION_1;
                 } T32CPU_REG_PWR_RETENTION_1;
    typedef union  T32CPU_REG_PWR_RETENTION_2
          { UNSG32 u32;
            struct w32CPU_REG_PWR_RETENTION_2;
                 } T32CPU_REG_PWR_RETENTION_2;
    typedef union  T32CPU_REG_PWR_RETENTION_3
          { UNSG32 u32;
            struct w32CPU_REG_PWR_RETENTION_3;
                 } T32CPU_REG_PWR_RETENTION_3;
    typedef union  T32CPU_REG_ACE_CHI
          { UNSG32 u32;
            struct w32CPU_REG_ACE_CHI;
                 } T32CPU_REG_ACE_CHI;
    typedef union  T32CPU_REG_DEBUG
          { UNSG32 u32;
            struct w32CPU_REG_DEBUG;
                 } T32CPU_REG_DEBUG;
    typedef union  T32CPU_REG_DEBUG1
          { UNSG32 u32;
            struct w32CPU_REG_DEBUG1;
                 } T32CPU_REG_DEBUG1;
    typedef union  T32CPU_REG_DEBUG2
          { UNSG32 u32;
            struct w32CPU_REG_DEBUG2;
                 } T32CPU_REG_DEBUG2;
    typedef union  T32CPU_REG_DFT
          { UNSG32 u32;
            struct w32CPU_REG_DFT;
                 } T32CPU_REG_DFT;
    typedef union  T32CPU_REG_GIC
          { UNSG32 u32;
            struct w32CPU_REG_GIC;
                 } T32CPU_REG_GIC;
    typedef union  T32CPU_REG_GIC1
          { UNSG32 u32;
            struct w32CPU_REG_GIC1;
                 } T32CPU_REG_GIC1;
    typedef union  T32CPU_REG_GIC2
          { UNSG32 u32;
            struct w32CPU_REG_GIC2;
                 } T32CPU_REG_GIC2;
    typedef union  T32CPU_REG_CNT
          { UNSG32 u32;
            struct w32CPU_REG_CNT;
                 } T32CPU_REG_CNT;
    typedef union  T32CPU_REG_ETM
          { UNSG32 u32;
            struct w32CPU_REG_ETM;
                 } T32CPU_REG_ETM;
    typedef union  T32CPU_REG_PMU
          { UNSG32 u32;
            struct w32CPU_REG_PMU;
                 } T32CPU_REG_PMU;
    typedef union  T32CPU_REG_PMU1
          { UNSG32 u32;
            struct w32CPU_REG_PMU1;
                 } T32CPU_REG_PMU1;
    typedef union  T32CPU_REG_PMU2
          { UNSG32 u32;
            struct w32CPU_REG_PMU2;
                 } T32CPU_REG_PMU2;
    typedef union  T32CPU_REG_PMU3
          { UNSG32 u32;
            struct w32CPU_REG_PMU3;
                 } T32CPU_REG_PMU3;
    typedef union  T32CPU_REG_PMU4
          { UNSG32 u32;
            struct w32CPU_REG_PMU4;
                 } T32CPU_REG_PMU4;
    typedef union  T32CPU_REG_PMU5
          { UNSG32 u32;
            struct w32CPU_REG_PMU5;
                 } T32CPU_REG_PMU5;
    typedef union  T32CPU_REG_PMU6
          { UNSG32 u32;
            struct w32CPU_REG_PMU6;
                 } T32CPU_REG_PMU6;
    typedef union  T32CPU_REG_PMU7
          { UNSG32 u32;
            struct w32CPU_REG_PMU7;
                 } T32CPU_REG_PMU7;
    typedef union  T32CPU_REG_PWRSW_0
          { UNSG32 u32;
            struct w32CPU_REG_PWRSW_0;
                 } T32CPU_REG_PWRSW_0;
    typedef union  T32CPU_REG_PWRSW_1
          { UNSG32 u32;
            struct w32CPU_REG_PWRSW_1;
                 } T32CPU_REG_PWRSW_1;
    typedef union  T32CPU_REG_PWRSW_2
          { UNSG32 u32;
            struct w32CPU_REG_PWRSW_2;
                 } T32CPU_REG_PWRSW_2;
    typedef union  T32CPU_REG_PWRSW_3
          { UNSG32 u32;
            struct w32CPU_REG_PWRSW_3;
                 } T32CPU_REG_PWRSW_3;
    typedef union  T32CPU_REG_CSSY_CTRL
          { UNSG32 u32;
            struct w32CPU_REG_CSSY_CTRL;
                 } T32CPU_REG_CSSY_CTRL;
    typedef union  T32CPU_REG_DynRWTC
          { UNSG32 u32;
            struct w32CPU_REG_DynRWTC;
                 } T32CPU_REG_DynRWTC;
    typedef union  T32CPU_REG_Cpu0ExtPmu
          { UNSG32 u32;
            struct w32CPU_REG_Cpu0ExtPmu;
                 } T32CPU_REG_Cpu0ExtPmu;
    typedef union  T32CPU_REG_Cpu1ExtPmu
          { UNSG32 u32;
            struct w32CPU_REG_Cpu1ExtPmu;
                 } T32CPU_REG_Cpu1ExtPmu;
    typedef union  T32CPU_REG_Cpu2ExtPmu
          { UNSG32 u32;
            struct w32CPU_REG_Cpu2ExtPmu;
                 } T32CPU_REG_Cpu2ExtPmu;
    typedef union  T32CPU_REG_Cpu3ExtPmu
          { UNSG32 u32;
            struct w32CPU_REG_Cpu3ExtPmu;
                 } T32CPU_REG_Cpu3ExtPmu;
    typedef union  T32CPU_REG_CpuPmuPwrSwDly
          { UNSG32 u32;
            struct w32CPU_REG_CpuPmuPwrSwDly;
                 } T32CPU_REG_CpuPmuPwrSwDly;
    typedef union  T32CPU_REG_CpuPmuRstDly
          { UNSG32 u32;
            struct w32CPU_REG_CpuPmuRstDly;
                 } T32CPU_REG_CpuPmuRstDly;
    typedef union  T32CPU_REG_Cpu0WarmRst
          { UNSG32 u32;
            struct w32CPU_REG_Cpu0WarmRst;
                 } T32CPU_REG_Cpu0WarmRst;
    typedef union  T32CPU_REG_Cpu1WarmRst
          { UNSG32 u32;
            struct w32CPU_REG_Cpu1WarmRst;
                 } T32CPU_REG_Cpu1WarmRst;
    typedef union  T32CPU_REG_Cpu2WarmRst
          { UNSG32 u32;
            struct w32CPU_REG_Cpu2WarmRst;
                 } T32CPU_REG_Cpu2WarmRst;
    typedef union  T32CPU_REG_Cpu3WarmRst
          { UNSG32 u32;
            struct w32CPU_REG_Cpu3WarmRst;
                 } T32CPU_REG_Cpu3WarmRst;
    typedef union  T32CPU_REG_Cpu0DbgWarmRst
          { UNSG32 u32;
            struct w32CPU_REG_Cpu0DbgWarmRst;
                 } T32CPU_REG_Cpu0DbgWarmRst;
    typedef union  T32CPU_REG_Cpu1DbgWarmRst
          { UNSG32 u32;
            struct w32CPU_REG_Cpu1DbgWarmRst;
                 } T32CPU_REG_Cpu1DbgWarmRst;
    typedef union  T32CPU_REG_Cpu2DbgWarmRst
          { UNSG32 u32;
            struct w32CPU_REG_Cpu2DbgWarmRst;
                 } T32CPU_REG_Cpu2DbgWarmRst;
    typedef union  T32CPU_REG_Cpu3DbgWarmRst
          { UNSG32 u32;
            struct w32CPU_REG_Cpu3DbgWarmRst;
                 } T32CPU_REG_Cpu3DbgWarmRst;
    typedef union  T32CPU_REG_AxQoS
          { UNSG32 u32;
            struct w32CPU_REG_AxQoS;
                 } T32CPU_REG_AxQoS;
    ///////////////////////////////////////////////////////////

    typedef union  TCPU_REG_SRRESET_MP
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_SRRESET_MP;
                   };
                 } TCPU_REG_SRRESET_MP;
    typedef union  TCPU_REG_SRRESET_0
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_SRRESET_0;
                   };
                 } TCPU_REG_SRRESET_0;
    typedef union  TCPU_REG_SRRESET_1
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_SRRESET_1;
                   };
                 } TCPU_REG_SRRESET_1;
    typedef union  TCPU_REG_SRRESET_2
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_SRRESET_2;
                   };
                 } TCPU_REG_SRRESET_2;
    typedef union  TCPU_REG_SRRESET_3
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_SRRESET_3;
                   };
                 } TCPU_REG_SRRESET_3;
    typedef union  TCPU_REG_RESET_MP
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_RESET_MP;
                   };
                 } TCPU_REG_RESET_MP;
    typedef union  TCPU_REG_RESET_0
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_RESET_0;
                   };
                 } TCPU_REG_RESET_0;
    typedef union  TCPU_REG_RESET_1
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_RESET_1;
                   };
                 } TCPU_REG_RESET_1;
    typedef union  TCPU_REG_RESET_2
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_RESET_2;
                   };
                 } TCPU_REG_RESET_2;
    typedef union  TCPU_REG_RESET_3
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_RESET_3;
                   };
                 } TCPU_REG_RESET_3;
    typedef union  TCPU_REG_CFG
          { UNSG32 u32[2];
            struct {
            struct w32CPU_REG_CFG;
            struct w32CPU_REG_CFG1;
                   };
                 } TCPU_REG_CFG;
    typedef union  TCPU_REG_PWR_NO_RETENTION_MP
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_PWR_NO_RETENTION_MP;
                   };
                 } TCPU_REG_PWR_NO_RETENTION_MP;
    typedef union  TCPU_REG_PWR_NO_RETENTION_0
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_PWR_NO_RETENTION_0;
                   };
                 } TCPU_REG_PWR_NO_RETENTION_0;
    typedef union  TCPU_REG_PWR_NO_RETENTION_1
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_PWR_NO_RETENTION_1;
                   };
                 } TCPU_REG_PWR_NO_RETENTION_1;
    typedef union  TCPU_REG_PWR_NO_RETENTION_2
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_PWR_NO_RETENTION_2;
                   };
                 } TCPU_REG_PWR_NO_RETENTION_2;
    typedef union  TCPU_REG_PWR_NO_RETENTION_3
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_PWR_NO_RETENTION_3;
                   };
                 } TCPU_REG_PWR_NO_RETENTION_3;
    typedef union  TCPU_REG_PWR_RETENTION
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_PWR_RETENTION;
                   };
                 } TCPU_REG_PWR_RETENTION;
    typedef union  TCPU_REG_PWR_RETENTION_0
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_PWR_RETENTION_0;
                   };
                 } TCPU_REG_PWR_RETENTION_0;
    typedef union  TCPU_REG_PWR_RETENTION_1
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_PWR_RETENTION_1;
                   };
                 } TCPU_REG_PWR_RETENTION_1;
    typedef union  TCPU_REG_PWR_RETENTION_2
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_PWR_RETENTION_2;
                   };
                 } TCPU_REG_PWR_RETENTION_2;
    typedef union  TCPU_REG_PWR_RETENTION_3
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_PWR_RETENTION_3;
                   };
                 } TCPU_REG_PWR_RETENTION_3;
    typedef union  TCPU_REG_ACE_CHI
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_ACE_CHI;
                   };
                 } TCPU_REG_ACE_CHI;
    typedef union  TCPU_REG_DEBUG
          { UNSG32 u32[3];
            struct {
            struct w32CPU_REG_DEBUG;
            struct w32CPU_REG_DEBUG1;
            struct w32CPU_REG_DEBUG2;
                   };
                 } TCPU_REG_DEBUG;
    typedef union  TCPU_REG_DFT
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_DFT;
                   };
                 } TCPU_REG_DFT;
    typedef union  TCPU_REG_GIC
          { UNSG32 u32[3];
            struct {
            struct w32CPU_REG_GIC;
            struct w32CPU_REG_GIC1;
            struct w32CPU_REG_GIC2;
                   };
                 } TCPU_REG_GIC;
    typedef union  TCPU_REG_CNT
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_CNT;
                   };
                 } TCPU_REG_CNT;
    typedef union  TCPU_REG_ETM
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_ETM;
                   };
                 } TCPU_REG_ETM;
    typedef union  TCPU_REG_PMU
          { UNSG32 u32[8];
            struct {
            struct w32CPU_REG_PMU;
            struct w32CPU_REG_PMU1;
            struct w32CPU_REG_PMU2;
            struct w32CPU_REG_PMU3;
            struct w32CPU_REG_PMU4;
            struct w32CPU_REG_PMU5;
            struct w32CPU_REG_PMU6;
            struct w32CPU_REG_PMU7;
                   };
                 } TCPU_REG_PMU;
    typedef union  TCPU_REG_PWRSW_0
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_PWRSW_0;
                   };
                 } TCPU_REG_PWRSW_0;
    typedef union  TCPU_REG_PWRSW_1
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_PWRSW_1;
                   };
                 } TCPU_REG_PWRSW_1;
    typedef union  TCPU_REG_PWRSW_2
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_PWRSW_2;
                   };
                 } TCPU_REG_PWRSW_2;
    typedef union  TCPU_REG_PWRSW_3
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_PWRSW_3;
                   };
                 } TCPU_REG_PWRSW_3;
    typedef union  TCPU_REG_CSSY_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_CSSY_CTRL;
                   };
                 } TCPU_REG_CSSY_CTRL;
    typedef union  TCPU_REG_DynRWTC
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_DynRWTC;
                   };
                 } TCPU_REG_DynRWTC;
    typedef union  TCPU_REG_Cpu0ExtPmu
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_Cpu0ExtPmu;
                   };
                 } TCPU_REG_Cpu0ExtPmu;
    typedef union  TCPU_REG_Cpu1ExtPmu
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_Cpu1ExtPmu;
                   };
                 } TCPU_REG_Cpu1ExtPmu;
    typedef union  TCPU_REG_Cpu2ExtPmu
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_Cpu2ExtPmu;
                   };
                 } TCPU_REG_Cpu2ExtPmu;
    typedef union  TCPU_REG_Cpu3ExtPmu
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_Cpu3ExtPmu;
                   };
                 } TCPU_REG_Cpu3ExtPmu;
    typedef union  TCPU_REG_CpuPmuPwrSwDly
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_CpuPmuPwrSwDly;
                   };
                 } TCPU_REG_CpuPmuPwrSwDly;
    typedef union  TCPU_REG_CpuPmuRstDly
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_CpuPmuRstDly;
                   };
                 } TCPU_REG_CpuPmuRstDly;
    typedef union  TCPU_REG_Cpu0WarmRst
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_Cpu0WarmRst;
                   };
                 } TCPU_REG_Cpu0WarmRst;
    typedef union  TCPU_REG_Cpu1WarmRst
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_Cpu1WarmRst;
                   };
                 } TCPU_REG_Cpu1WarmRst;
    typedef union  TCPU_REG_Cpu2WarmRst
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_Cpu2WarmRst;
                   };
                 } TCPU_REG_Cpu2WarmRst;
    typedef union  TCPU_REG_Cpu3WarmRst
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_Cpu3WarmRst;
                   };
                 } TCPU_REG_Cpu3WarmRst;
    typedef union  TCPU_REG_Cpu0DbgWarmRst
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_Cpu0DbgWarmRst;
                   };
                 } TCPU_REG_Cpu0DbgWarmRst;
    typedef union  TCPU_REG_Cpu1DbgWarmRst
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_Cpu1DbgWarmRst;
                   };
                 } TCPU_REG_Cpu1DbgWarmRst;
    typedef union  TCPU_REG_Cpu2DbgWarmRst
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_Cpu2DbgWarmRst;
                   };
                 } TCPU_REG_Cpu2DbgWarmRst;
    typedef union  TCPU_REG_Cpu3DbgWarmRst
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_Cpu3DbgWarmRst;
                   };
                 } TCPU_REG_Cpu3DbgWarmRst;
    typedef union  TCPU_REG_AxQoS
          { UNSG32 u32[1];
            struct {
            struct w32CPU_REG_AxQoS;
                   };
                 } TCPU_REG_AxQoS;

    ///////////////////////////////////////////////////////////
     SIGN32 CPU_REG_drvrd(SIE_CPU_REG *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 CPU_REG_drvwr(SIE_CPU_REG *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void CPU_REG_reset(SIE_CPU_REG *p);
     SIGN32 CPU_REG_cmp  (SIE_CPU_REG *p, SIE_CPU_REG *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define CPU_REG_check(p,pie,pfx,hLOG) CPU_REG_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define CPU_REG_print(p,    pfx,hLOG) CPU_REG_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: CPU_REG
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE TIMER_REG                                (4,4)
///     ###
///     * CPU and PTM Timer control
///     ###
///     # # ----------------------------------------------------------
///     @ 0x00000 CPUTimerEn           (P)
///               %unsigned 1  CPUTimerEn                0x0
///                                    ###
///                                    * Cpu timer enable
///                                    * 1'b1: enable counter 1'b0: disable counter
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x00004 CPUTimerLoad         (P)
///               %unsigned 1  CPUTimerLoad              0x0
///                                    ###
///                                    * Load CPU Timer Value from register
///                                    * This load is valid when CPUTimerEn is 1'b0
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x00008 CPUTimerLoadValueHi  (P)
///               %unsigned 32 CPUTimerLoadValueHi       0x0
///                                    ###
///                                    * Cpu timer load value(High 32 bits)
///                                    ###
///     @ 0x0000C CPUTimerLoadValueLo  (P)
///               %unsigned 32 CPUTimerLoadValueLo       0x0
///                                    ###
///                                    * Cpu timer load value(Low 32 bits)
///                                    ###
///     @ 0x00010 PTMTimerEn           (P)
///               %unsigned 1  PTMTimerEn                0x0
///                                    ###
///                                    * PTM timer enable
///                                    * 1'b1: enable counter 1'b0: disable counter
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x00014 PTMTimerLoad         (P)
///               %unsigned 1  PTMTimerLoad              0x0
///                                    ###
///                                    * Load PTMTimer Value from register
///                                    * This load is valid when CPUTimerEn is 1'b0
///                                    ###
///               %%        31         # Stuffing bits...
///     @ 0x00018 PTMTimerLoadValueHi  (P)
///               %unsigned 32 PTMTimerLoadValueHi       0x0
///                                    ###
///                                    * PTM timer load value(High 32 bits)
///                                    ###
///     @ 0x0001C PTMTimerLoadValueLo  (P)
///               %unsigned 32 PTMTimerLoadValueLo       0x0
///                                    ###
///                                    * PTM timer load value(Low 32 bits)
///                                    ###
///     @ 0x00020 CPUTimerValueHi      (R-)
///               %unsigned 32 CPUTimerValueHi           
///                                    ###
///                                    * Cpu timer value(High 32 bits)
///                                    ###
///     @ 0x00024 CPUTimerValueLo      (R-)
///               %unsigned 32 CPUTimerValueLo           
///                                    ###
///                                    * Cpu timer value(Low 32 bits)
///                                    ###
///     @ 0x00028 PTMTimerValueHi      (R-)
///               %unsigned 32 PTMTimerValueHi           
///                                    ###
///                                    * PTM timer value(High 32 bits)
///                                    ###
///     @ 0x0002C PTMTimerValueLo      (R-)
///               %unsigned 32 PTMTimerValueLo           
///                                    ###
///                                    * PTM timer value(Low 32 bits)
///                                    ###
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:      48B, bits:     260b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_TIMER_REG
#define h_TIMER_REG (){}

    #define     RA_TIMER_REG_CPUTimerEn                        0x0000

    #define     BA_TIMER_REG_CPUTimerEn_CPUTimerEn             0x0000
    #define     B16TIMER_REG_CPUTimerEn_CPUTimerEn             0x0000
    #define   LSb32TIMER_REG_CPUTimerEn_CPUTimerEn                0
    #define   LSb16TIMER_REG_CPUTimerEn_CPUTimerEn                0
    #define       bTIMER_REG_CPUTimerEn_CPUTimerEn             1
    #define   MSK32TIMER_REG_CPUTimerEn_CPUTimerEn                0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_TIMER_REG_CPUTimerLoad                      0x0004

    #define     BA_TIMER_REG_CPUTimerLoad_CPUTimerLoad         0x0004
    #define     B16TIMER_REG_CPUTimerLoad_CPUTimerLoad         0x0004
    #define   LSb32TIMER_REG_CPUTimerLoad_CPUTimerLoad            0
    #define   LSb16TIMER_REG_CPUTimerLoad_CPUTimerLoad            0
    #define       bTIMER_REG_CPUTimerLoad_CPUTimerLoad         1
    #define   MSK32TIMER_REG_CPUTimerLoad_CPUTimerLoad            0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_TIMER_REG_CPUTimerLoadValueHi               0x0008

    #define     BA_TIMER_REG_CPUTimerLoadValueHi_CPUTimerLoadValueHi 0x0008
    #define     B16TIMER_REG_CPUTimerLoadValueHi_CPUTimerLoadValueHi 0x0008
    #define   LSb32TIMER_REG_CPUTimerLoadValueHi_CPUTimerLoadValueHi    0
    #define   LSb16TIMER_REG_CPUTimerLoadValueHi_CPUTimerLoadValueHi    0
    #define       bTIMER_REG_CPUTimerLoadValueHi_CPUTimerLoadValueHi 32
    #define   MSK32TIMER_REG_CPUTimerLoadValueHi_CPUTimerLoadValueHi    0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_TIMER_REG_CPUTimerLoadValueLo               0x000C

    #define     BA_TIMER_REG_CPUTimerLoadValueLo_CPUTimerLoadValueLo 0x000C
    #define     B16TIMER_REG_CPUTimerLoadValueLo_CPUTimerLoadValueLo 0x000C
    #define   LSb32TIMER_REG_CPUTimerLoadValueLo_CPUTimerLoadValueLo    0
    #define   LSb16TIMER_REG_CPUTimerLoadValueLo_CPUTimerLoadValueLo    0
    #define       bTIMER_REG_CPUTimerLoadValueLo_CPUTimerLoadValueLo 32
    #define   MSK32TIMER_REG_CPUTimerLoadValueLo_CPUTimerLoadValueLo    0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_TIMER_REG_PTMTimerEn                        0x0010

    #define     BA_TIMER_REG_PTMTimerEn_PTMTimerEn             0x0010
    #define     B16TIMER_REG_PTMTimerEn_PTMTimerEn             0x0010
    #define   LSb32TIMER_REG_PTMTimerEn_PTMTimerEn                0
    #define   LSb16TIMER_REG_PTMTimerEn_PTMTimerEn                0
    #define       bTIMER_REG_PTMTimerEn_PTMTimerEn             1
    #define   MSK32TIMER_REG_PTMTimerEn_PTMTimerEn                0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_TIMER_REG_PTMTimerLoad                      0x0014

    #define     BA_TIMER_REG_PTMTimerLoad_PTMTimerLoad         0x0014
    #define     B16TIMER_REG_PTMTimerLoad_PTMTimerLoad         0x0014
    #define   LSb32TIMER_REG_PTMTimerLoad_PTMTimerLoad            0
    #define   LSb16TIMER_REG_PTMTimerLoad_PTMTimerLoad            0
    #define       bTIMER_REG_PTMTimerLoad_PTMTimerLoad         1
    #define   MSK32TIMER_REG_PTMTimerLoad_PTMTimerLoad            0x00000001
    ///////////////////////////////////////////////////////////
    #define     RA_TIMER_REG_PTMTimerLoadValueHi               0x0018

    #define     BA_TIMER_REG_PTMTimerLoadValueHi_PTMTimerLoadValueHi 0x0018
    #define     B16TIMER_REG_PTMTimerLoadValueHi_PTMTimerLoadValueHi 0x0018
    #define   LSb32TIMER_REG_PTMTimerLoadValueHi_PTMTimerLoadValueHi    0
    #define   LSb16TIMER_REG_PTMTimerLoadValueHi_PTMTimerLoadValueHi    0
    #define       bTIMER_REG_PTMTimerLoadValueHi_PTMTimerLoadValueHi 32
    #define   MSK32TIMER_REG_PTMTimerLoadValueHi_PTMTimerLoadValueHi    0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_TIMER_REG_PTMTimerLoadValueLo               0x001C

    #define     BA_TIMER_REG_PTMTimerLoadValueLo_PTMTimerLoadValueLo 0x001C
    #define     B16TIMER_REG_PTMTimerLoadValueLo_PTMTimerLoadValueLo 0x001C
    #define   LSb32TIMER_REG_PTMTimerLoadValueLo_PTMTimerLoadValueLo    0
    #define   LSb16TIMER_REG_PTMTimerLoadValueLo_PTMTimerLoadValueLo    0
    #define       bTIMER_REG_PTMTimerLoadValueLo_PTMTimerLoadValueLo 32
    #define   MSK32TIMER_REG_PTMTimerLoadValueLo_PTMTimerLoadValueLo    0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_TIMER_REG_CPUTimerValueHi                   0x0020

    #define     BA_TIMER_REG_CPUTimerValueHi_CPUTimerValueHi   0x0020
    #define     B16TIMER_REG_CPUTimerValueHi_CPUTimerValueHi   0x0020
    #define   LSb32TIMER_REG_CPUTimerValueHi_CPUTimerValueHi      0
    #define   LSb16TIMER_REG_CPUTimerValueHi_CPUTimerValueHi      0
    #define       bTIMER_REG_CPUTimerValueHi_CPUTimerValueHi   32
    #define   MSK32TIMER_REG_CPUTimerValueHi_CPUTimerValueHi      0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_TIMER_REG_CPUTimerValueLo                   0x0024

    #define     BA_TIMER_REG_CPUTimerValueLo_CPUTimerValueLo   0x0024
    #define     B16TIMER_REG_CPUTimerValueLo_CPUTimerValueLo   0x0024
    #define   LSb32TIMER_REG_CPUTimerValueLo_CPUTimerValueLo      0
    #define   LSb16TIMER_REG_CPUTimerValueLo_CPUTimerValueLo      0
    #define       bTIMER_REG_CPUTimerValueLo_CPUTimerValueLo   32
    #define   MSK32TIMER_REG_CPUTimerValueLo_CPUTimerValueLo      0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_TIMER_REG_PTMTimerValueHi                   0x0028

    #define     BA_TIMER_REG_PTMTimerValueHi_PTMTimerValueHi   0x0028
    #define     B16TIMER_REG_PTMTimerValueHi_PTMTimerValueHi   0x0028
    #define   LSb32TIMER_REG_PTMTimerValueHi_PTMTimerValueHi      0
    #define   LSb16TIMER_REG_PTMTimerValueHi_PTMTimerValueHi      0
    #define       bTIMER_REG_PTMTimerValueHi_PTMTimerValueHi   32
    #define   MSK32TIMER_REG_PTMTimerValueHi_PTMTimerValueHi      0xFFFFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_TIMER_REG_PTMTimerValueLo                   0x002C

    #define     BA_TIMER_REG_PTMTimerValueLo_PTMTimerValueLo   0x002C
    #define     B16TIMER_REG_PTMTimerValueLo_PTMTimerValueLo   0x002C
    #define   LSb32TIMER_REG_PTMTimerValueLo_PTMTimerValueLo      0
    #define   LSb16TIMER_REG_PTMTimerValueLo_PTMTimerValueLo      0
    #define       bTIMER_REG_PTMTimerValueLo_PTMTimerValueLo   32
    #define   MSK32TIMER_REG_PTMTimerValueLo_PTMTimerValueLo      0xFFFFFFFF
    ///////////////////////////////////////////////////////////

    typedef struct SIE_TIMER_REG {
    ///////////////////////////////////////////////////////////
    #define   GET32TIMER_REG_CPUTimerEn_CPUTimerEn(r32)        _BFGET_(r32, 0, 0)
    #define   SET32TIMER_REG_CPUTimerEn_CPUTimerEn(r32,v)      _BFSET_(r32, 0, 0,v)
    #define   GET16TIMER_REG_CPUTimerEn_CPUTimerEn(r16)        _BFGET_(r16, 0, 0)
    #define   SET16TIMER_REG_CPUTimerEn_CPUTimerEn(r16,v)      _BFSET_(r16, 0, 0,v)

    #define     w32TIMER_REG_CPUTimerEn                        {\
            UNSG32 uCPUTimerEn_CPUTimerEn                      :  1;\
            UNSG32 RSVDx0_b1                                   : 31;\
          }
    union { UNSG32 u32TIMER_REG_CPUTimerEn;
            struct w32TIMER_REG_CPUTimerEn;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32TIMER_REG_CPUTimerLoad_CPUTimerLoad(r32)    _BFGET_(r32, 0, 0)
    #define   SET32TIMER_REG_CPUTimerLoad_CPUTimerLoad(r32,v)  _BFSET_(r32, 0, 0,v)
    #define   GET16TIMER_REG_CPUTimerLoad_CPUTimerLoad(r16)    _BFGET_(r16, 0, 0)
    #define   SET16TIMER_REG_CPUTimerLoad_CPUTimerLoad(r16,v)  _BFSET_(r16, 0, 0,v)

    #define     w32TIMER_REG_CPUTimerLoad                      {\
            UNSG32 uCPUTimerLoad_CPUTimerLoad                  :  1;\
            UNSG32 RSVDx4_b1                                   : 31;\
          }
    union { UNSG32 u32TIMER_REG_CPUTimerLoad;
            struct w32TIMER_REG_CPUTimerLoad;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32TIMER_REG_CPUTimerLoadValueHi_CPUTimerLoadValueHi(r32) _BFGET_(r32,31, 0)
    #define   SET32TIMER_REG_CPUTimerLoadValueHi_CPUTimerLoadValueHi(r32,v) _BFSET_(r32,31, 0,v)

    #define     w32TIMER_REG_CPUTimerLoadValueHi               {\
            UNSG32 uCPUTimerLoadValueHi_CPUTimerLoadValueHi    : 32;\
          }
    union { UNSG32 u32TIMER_REG_CPUTimerLoadValueHi;
            struct w32TIMER_REG_CPUTimerLoadValueHi;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32TIMER_REG_CPUTimerLoadValueLo_CPUTimerLoadValueLo(r32) _BFGET_(r32,31, 0)
    #define   SET32TIMER_REG_CPUTimerLoadValueLo_CPUTimerLoadValueLo(r32,v) _BFSET_(r32,31, 0,v)

    #define     w32TIMER_REG_CPUTimerLoadValueLo               {\
            UNSG32 uCPUTimerLoadValueLo_CPUTimerLoadValueLo    : 32;\
          }
    union { UNSG32 u32TIMER_REG_CPUTimerLoadValueLo;
            struct w32TIMER_REG_CPUTimerLoadValueLo;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32TIMER_REG_PTMTimerEn_PTMTimerEn(r32)        _BFGET_(r32, 0, 0)
    #define   SET32TIMER_REG_PTMTimerEn_PTMTimerEn(r32,v)      _BFSET_(r32, 0, 0,v)
    #define   GET16TIMER_REG_PTMTimerEn_PTMTimerEn(r16)        _BFGET_(r16, 0, 0)
    #define   SET16TIMER_REG_PTMTimerEn_PTMTimerEn(r16,v)      _BFSET_(r16, 0, 0,v)

    #define     w32TIMER_REG_PTMTimerEn                        {\
            UNSG32 uPTMTimerEn_PTMTimerEn                      :  1;\
            UNSG32 RSVDx10_b1                                  : 31;\
          }
    union { UNSG32 u32TIMER_REG_PTMTimerEn;
            struct w32TIMER_REG_PTMTimerEn;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32TIMER_REG_PTMTimerLoad_PTMTimerLoad(r32)    _BFGET_(r32, 0, 0)
    #define   SET32TIMER_REG_PTMTimerLoad_PTMTimerLoad(r32,v)  _BFSET_(r32, 0, 0,v)
    #define   GET16TIMER_REG_PTMTimerLoad_PTMTimerLoad(r16)    _BFGET_(r16, 0, 0)
    #define   SET16TIMER_REG_PTMTimerLoad_PTMTimerLoad(r16,v)  _BFSET_(r16, 0, 0,v)

    #define     w32TIMER_REG_PTMTimerLoad                      {\
            UNSG32 uPTMTimerLoad_PTMTimerLoad                  :  1;\
            UNSG32 RSVDx14_b1                                  : 31;\
          }
    union { UNSG32 u32TIMER_REG_PTMTimerLoad;
            struct w32TIMER_REG_PTMTimerLoad;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32TIMER_REG_PTMTimerLoadValueHi_PTMTimerLoadValueHi(r32) _BFGET_(r32,31, 0)
    #define   SET32TIMER_REG_PTMTimerLoadValueHi_PTMTimerLoadValueHi(r32,v) _BFSET_(r32,31, 0,v)

    #define     w32TIMER_REG_PTMTimerLoadValueHi               {\
            UNSG32 uPTMTimerLoadValueHi_PTMTimerLoadValueHi    : 32;\
          }
    union { UNSG32 u32TIMER_REG_PTMTimerLoadValueHi;
            struct w32TIMER_REG_PTMTimerLoadValueHi;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32TIMER_REG_PTMTimerLoadValueLo_PTMTimerLoadValueLo(r32) _BFGET_(r32,31, 0)
    #define   SET32TIMER_REG_PTMTimerLoadValueLo_PTMTimerLoadValueLo(r32,v) _BFSET_(r32,31, 0,v)

    #define     w32TIMER_REG_PTMTimerLoadValueLo               {\
            UNSG32 uPTMTimerLoadValueLo_PTMTimerLoadValueLo    : 32;\
          }
    union { UNSG32 u32TIMER_REG_PTMTimerLoadValueLo;
            struct w32TIMER_REG_PTMTimerLoadValueLo;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32TIMER_REG_CPUTimerValueHi_CPUTimerValueHi(r32) _BFGET_(r32,31, 0)
    #define   SET32TIMER_REG_CPUTimerValueHi_CPUTimerValueHi(r32,v) _BFSET_(r32,31, 0,v)

    #define     w32TIMER_REG_CPUTimerValueHi                   {\
            UNSG32 uCPUTimerValueHi_CPUTimerValueHi            : 32;\
          }
    union { UNSG32 u32TIMER_REG_CPUTimerValueHi;
            struct w32TIMER_REG_CPUTimerValueHi;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32TIMER_REG_CPUTimerValueLo_CPUTimerValueLo(r32) _BFGET_(r32,31, 0)
    #define   SET32TIMER_REG_CPUTimerValueLo_CPUTimerValueLo(r32,v) _BFSET_(r32,31, 0,v)

    #define     w32TIMER_REG_CPUTimerValueLo                   {\
            UNSG32 uCPUTimerValueLo_CPUTimerValueLo            : 32;\
          }
    union { UNSG32 u32TIMER_REG_CPUTimerValueLo;
            struct w32TIMER_REG_CPUTimerValueLo;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32TIMER_REG_PTMTimerValueHi_PTMTimerValueHi(r32) _BFGET_(r32,31, 0)
    #define   SET32TIMER_REG_PTMTimerValueHi_PTMTimerValueHi(r32,v) _BFSET_(r32,31, 0,v)

    #define     w32TIMER_REG_PTMTimerValueHi                   {\
            UNSG32 uPTMTimerValueHi_PTMTimerValueHi            : 32;\
          }
    union { UNSG32 u32TIMER_REG_PTMTimerValueHi;
            struct w32TIMER_REG_PTMTimerValueHi;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32TIMER_REG_PTMTimerValueLo_PTMTimerValueLo(r32) _BFGET_(r32,31, 0)
    #define   SET32TIMER_REG_PTMTimerValueLo_PTMTimerValueLo(r32,v) _BFSET_(r32,31, 0,v)

    #define     w32TIMER_REG_PTMTimerValueLo                   {\
            UNSG32 uPTMTimerValueLo_PTMTimerValueLo            : 32;\
          }
    union { UNSG32 u32TIMER_REG_PTMTimerValueLo;
            struct w32TIMER_REG_PTMTimerValueLo;
          };
    ///////////////////////////////////////////////////////////
    } SIE_TIMER_REG;

    typedef union  T32TIMER_REG_CPUTimerEn
          { UNSG32 u32;
            struct w32TIMER_REG_CPUTimerEn;
                 } T32TIMER_REG_CPUTimerEn;
    typedef union  T32TIMER_REG_CPUTimerLoad
          { UNSG32 u32;
            struct w32TIMER_REG_CPUTimerLoad;
                 } T32TIMER_REG_CPUTimerLoad;
    typedef union  T32TIMER_REG_CPUTimerLoadValueHi
          { UNSG32 u32;
            struct w32TIMER_REG_CPUTimerLoadValueHi;
                 } T32TIMER_REG_CPUTimerLoadValueHi;
    typedef union  T32TIMER_REG_CPUTimerLoadValueLo
          { UNSG32 u32;
            struct w32TIMER_REG_CPUTimerLoadValueLo;
                 } T32TIMER_REG_CPUTimerLoadValueLo;
    typedef union  T32TIMER_REG_PTMTimerEn
          { UNSG32 u32;
            struct w32TIMER_REG_PTMTimerEn;
                 } T32TIMER_REG_PTMTimerEn;
    typedef union  T32TIMER_REG_PTMTimerLoad
          { UNSG32 u32;
            struct w32TIMER_REG_PTMTimerLoad;
                 } T32TIMER_REG_PTMTimerLoad;
    typedef union  T32TIMER_REG_PTMTimerLoadValueHi
          { UNSG32 u32;
            struct w32TIMER_REG_PTMTimerLoadValueHi;
                 } T32TIMER_REG_PTMTimerLoadValueHi;
    typedef union  T32TIMER_REG_PTMTimerLoadValueLo
          { UNSG32 u32;
            struct w32TIMER_REG_PTMTimerLoadValueLo;
                 } T32TIMER_REG_PTMTimerLoadValueLo;
    typedef union  T32TIMER_REG_CPUTimerValueHi
          { UNSG32 u32;
            struct w32TIMER_REG_CPUTimerValueHi;
                 } T32TIMER_REG_CPUTimerValueHi;
    typedef union  T32TIMER_REG_CPUTimerValueLo
          { UNSG32 u32;
            struct w32TIMER_REG_CPUTimerValueLo;
                 } T32TIMER_REG_CPUTimerValueLo;
    typedef union  T32TIMER_REG_PTMTimerValueHi
          { UNSG32 u32;
            struct w32TIMER_REG_PTMTimerValueHi;
                 } T32TIMER_REG_PTMTimerValueHi;
    typedef union  T32TIMER_REG_PTMTimerValueLo
          { UNSG32 u32;
            struct w32TIMER_REG_PTMTimerValueLo;
                 } T32TIMER_REG_PTMTimerValueLo;
    ///////////////////////////////////////////////////////////

    typedef union  TTIMER_REG_CPUTimerEn
          { UNSG32 u32[1];
            struct {
            struct w32TIMER_REG_CPUTimerEn;
                   };
                 } TTIMER_REG_CPUTimerEn;
    typedef union  TTIMER_REG_CPUTimerLoad
          { UNSG32 u32[1];
            struct {
            struct w32TIMER_REG_CPUTimerLoad;
                   };
                 } TTIMER_REG_CPUTimerLoad;
    typedef union  TTIMER_REG_CPUTimerLoadValueHi
          { UNSG32 u32[1];
            struct {
            struct w32TIMER_REG_CPUTimerLoadValueHi;
                   };
                 } TTIMER_REG_CPUTimerLoadValueHi;
    typedef union  TTIMER_REG_CPUTimerLoadValueLo
          { UNSG32 u32[1];
            struct {
            struct w32TIMER_REG_CPUTimerLoadValueLo;
                   };
                 } TTIMER_REG_CPUTimerLoadValueLo;
    typedef union  TTIMER_REG_PTMTimerEn
          { UNSG32 u32[1];
            struct {
            struct w32TIMER_REG_PTMTimerEn;
                   };
                 } TTIMER_REG_PTMTimerEn;
    typedef union  TTIMER_REG_PTMTimerLoad
          { UNSG32 u32[1];
            struct {
            struct w32TIMER_REG_PTMTimerLoad;
                   };
                 } TTIMER_REG_PTMTimerLoad;
    typedef union  TTIMER_REG_PTMTimerLoadValueHi
          { UNSG32 u32[1];
            struct {
            struct w32TIMER_REG_PTMTimerLoadValueHi;
                   };
                 } TTIMER_REG_PTMTimerLoadValueHi;
    typedef union  TTIMER_REG_PTMTimerLoadValueLo
          { UNSG32 u32[1];
            struct {
            struct w32TIMER_REG_PTMTimerLoadValueLo;
                   };
                 } TTIMER_REG_PTMTimerLoadValueLo;
    typedef union  TTIMER_REG_CPUTimerValueHi
          { UNSG32 u32[1];
            struct {
            struct w32TIMER_REG_CPUTimerValueHi;
                   };
                 } TTIMER_REG_CPUTimerValueHi;
    typedef union  TTIMER_REG_CPUTimerValueLo
          { UNSG32 u32[1];
            struct {
            struct w32TIMER_REG_CPUTimerValueLo;
                   };
                 } TTIMER_REG_CPUTimerValueLo;
    typedef union  TTIMER_REG_PTMTimerValueHi
          { UNSG32 u32[1];
            struct {
            struct w32TIMER_REG_PTMTimerValueHi;
                   };
                 } TTIMER_REG_PTMTimerValueHi;
    typedef union  TTIMER_REG_PTMTimerValueLo
          { UNSG32 u32[1];
            struct {
            struct w32TIMER_REG_PTMTimerValueLo;
                   };
                 } TTIMER_REG_PTMTimerValueLo;

    ///////////////////////////////////////////////////////////
     SIGN32 TIMER_REG_drvrd(SIE_TIMER_REG *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 TIMER_REG_drvwr(SIE_TIMER_REG *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void TIMER_REG_reset(SIE_TIMER_REG *p);
     SIGN32 TIMER_REG_cmp  (SIE_TIMER_REG *p, SIE_TIMER_REG *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define TIMER_REG_check(p,pie,pfx,hLOG) TIMER_REG_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define TIMER_REG_print(p,    pfx,hLOG) TIMER_REG_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: TIMER_REG
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE CFG64_REG                                (4,4)
///     ###
///     * CPU 8-byte aligned registers
///     ###
///     # # ----------------------------------------------------------
///     @ 0x00000 CFG64_0              (RW-)
///               %unsigned 2  RESERVED                  0x0
///               %unsigned 30 RVBARADDR0_31_2           0x0
///                                    ###
///                                    * Input Reset Vector Base Address for executing in 64-bit state.
///                                    * These pins are sampled only during reset of the processor.
///                                    ###
///     @ 0x00004 CFG64_1              (RW-)
///               %unsigned 12 RVBARADDR0_43_32          0x0
///                                    ###
///                                    * Input Reset Vector Base Address for executing in 64-bit state.
///                                    * These pins are sampled only during reset of the processor.
///                                    ###
///               %%        20         # Stuffing bits...
///     @ 0x00008 CFG64_2              (RW-)
///               %unsigned 2  RESERVED                  0x0
///               %unsigned 30 RVBARADDR1_31_2           0x0
///                                    ###
///                                    * Input Reset Vector Base Address for executing in 64-bit state.
///                                    * These pins are sampled only during reset of the processor.
///                                    ###
///     @ 0x0000C CFG64_3              (RW-)
///               %unsigned 12 RVBARADDR1_43_32          0x0
///                                    ###
///                                    * Input Reset Vector Base Address for executing in 64-bit state.
///                                    * These pins are sampled only during reset of the processor.
///                                    ###
///               %%        20         # Stuffing bits...
///     @ 0x00010 CFG64_4              (RW-)
///               %unsigned 2  RESERVED                  0x0
///               %unsigned 30 RVBARADDR2_31_2           0x0
///                                    ###
///                                    * Input Reset Vector Base Address for executing in 64-bit state.
///                                    * These pins are sampled only during reset of the processor.
///                                    ###
///     @ 0x00014 CFG64_5              (RW-)
///               %unsigned 12 RVBARADDR2_43_32          0x0
///                                    ###
///                                    * Input Reset Vector Base Address for executing in 64-bit state.
///                                    * These pins are sampled only during reset of the processor.
///                                    ###
///               %%        20         # Stuffing bits...
///     @ 0x00018 CFG64_6              (RW-)
///               %unsigned 2  RESERVED                  0x0
///               %unsigned 30 RVBARADDR3_31_2           0x0
///                                    ###
///                                    * Input Reset Vector Base Address for executing in 64-bit state.
///                                    * These pins are sampled only during reset of the processor.
///                                    ###
///     @ 0x0001C CFG64_7              (RW-)
///               %unsigned 12 RVBARADDR3_43_32          0x0
///                                    ###
///                                    * Input Reset Vector Base Address for executing in 64-bit state.
///                                    * These pins are sampled only during reset of the processor.
///                                    ###
///               %%        20         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:      32B, bits:     176b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_CFG64_REG
#define h_CFG64_REG (){}

    #define     RA_CFG64_REG_CFG64_0                           0x0000

    #define     BA_CFG64_REG_CFG64_0_RESERVED                  0x0000
    #define     B16CFG64_REG_CFG64_0_RESERVED                  0x0000
    #define   LSb32CFG64_REG_CFG64_0_RESERVED                     0
    #define   LSb16CFG64_REG_CFG64_0_RESERVED                     0
    #define       bCFG64_REG_CFG64_0_RESERVED                  2
    #define   MSK32CFG64_REG_CFG64_0_RESERVED                     0x00000003

    #define     BA_CFG64_REG_CFG64_0_RVBARADDR0_31_2           0x0000
    #define     B16CFG64_REG_CFG64_0_RVBARADDR0_31_2           0x0000
    #define   LSb32CFG64_REG_CFG64_0_RVBARADDR0_31_2              2
    #define   LSb16CFG64_REG_CFG64_0_RVBARADDR0_31_2              2
    #define       bCFG64_REG_CFG64_0_RVBARADDR0_31_2           30
    #define   MSK32CFG64_REG_CFG64_0_RVBARADDR0_31_2              0xFFFFFFFC
    ///////////////////////////////////////////////////////////
    #define     RA_CFG64_REG_CFG64_1                           0x0004

    #define     BA_CFG64_REG_CFG64_1_RVBARADDR0_43_32          0x0004
    #define     B16CFG64_REG_CFG64_1_RVBARADDR0_43_32          0x0004
    #define   LSb32CFG64_REG_CFG64_1_RVBARADDR0_43_32             0
    #define   LSb16CFG64_REG_CFG64_1_RVBARADDR0_43_32             0
    #define       bCFG64_REG_CFG64_1_RVBARADDR0_43_32          12
    #define   MSK32CFG64_REG_CFG64_1_RVBARADDR0_43_32             0x00000FFF
    ///////////////////////////////////////////////////////////
    #define     RA_CFG64_REG_CFG64_2                           0x0008

    #define     BA_CFG64_REG_CFG64_2_RESERVED                  0x0008
    #define     B16CFG64_REG_CFG64_2_RESERVED                  0x0008
    #define   LSb32CFG64_REG_CFG64_2_RESERVED                     0
    #define   LSb16CFG64_REG_CFG64_2_RESERVED                     0
    #define       bCFG64_REG_CFG64_2_RESERVED                  2
    #define   MSK32CFG64_REG_CFG64_2_RESERVED                     0x00000003

    #define     BA_CFG64_REG_CFG64_2_RVBARADDR1_31_2           0x0008
    #define     B16CFG64_REG_CFG64_2_RVBARADDR1_31_2           0x0008
    #define   LSb32CFG64_REG_CFG64_2_RVBARADDR1_31_2              2
    #define   LSb16CFG64_REG_CFG64_2_RVBARADDR1_31_2              2
    #define       bCFG64_REG_CFG64_2_RVBARADDR1_31_2           30
    #define   MSK32CFG64_REG_CFG64_2_RVBARADDR1_31_2              0xFFFFFFFC
    ///////////////////////////////////////////////////////////
    #define     RA_CFG64_REG_CFG64_3                           0x000C

    #define     BA_CFG64_REG_CFG64_3_RVBARADDR1_43_32          0x000C
    #define     B16CFG64_REG_CFG64_3_RVBARADDR1_43_32          0x000C
    #define   LSb32CFG64_REG_CFG64_3_RVBARADDR1_43_32             0
    #define   LSb16CFG64_REG_CFG64_3_RVBARADDR1_43_32             0
    #define       bCFG64_REG_CFG64_3_RVBARADDR1_43_32          12
    #define   MSK32CFG64_REG_CFG64_3_RVBARADDR1_43_32             0x00000FFF
    ///////////////////////////////////////////////////////////
    #define     RA_CFG64_REG_CFG64_4                           0x0010

    #define     BA_CFG64_REG_CFG64_4_RESERVED                  0x0010
    #define     B16CFG64_REG_CFG64_4_RESERVED                  0x0010
    #define   LSb32CFG64_REG_CFG64_4_RESERVED                     0
    #define   LSb16CFG64_REG_CFG64_4_RESERVED                     0
    #define       bCFG64_REG_CFG64_4_RESERVED                  2
    #define   MSK32CFG64_REG_CFG64_4_RESERVED                     0x00000003

    #define     BA_CFG64_REG_CFG64_4_RVBARADDR2_31_2           0x0010
    #define     B16CFG64_REG_CFG64_4_RVBARADDR2_31_2           0x0010
    #define   LSb32CFG64_REG_CFG64_4_RVBARADDR2_31_2              2
    #define   LSb16CFG64_REG_CFG64_4_RVBARADDR2_31_2              2
    #define       bCFG64_REG_CFG64_4_RVBARADDR2_31_2           30
    #define   MSK32CFG64_REG_CFG64_4_RVBARADDR2_31_2              0xFFFFFFFC
    ///////////////////////////////////////////////////////////
    #define     RA_CFG64_REG_CFG64_5                           0x0014

    #define     BA_CFG64_REG_CFG64_5_RVBARADDR2_43_32          0x0014
    #define     B16CFG64_REG_CFG64_5_RVBARADDR2_43_32          0x0014
    #define   LSb32CFG64_REG_CFG64_5_RVBARADDR2_43_32             0
    #define   LSb16CFG64_REG_CFG64_5_RVBARADDR2_43_32             0
    #define       bCFG64_REG_CFG64_5_RVBARADDR2_43_32          12
    #define   MSK32CFG64_REG_CFG64_5_RVBARADDR2_43_32             0x00000FFF
    ///////////////////////////////////////////////////////////
    #define     RA_CFG64_REG_CFG64_6                           0x0018

    #define     BA_CFG64_REG_CFG64_6_RESERVED                  0x0018
    #define     B16CFG64_REG_CFG64_6_RESERVED                  0x0018
    #define   LSb32CFG64_REG_CFG64_6_RESERVED                     0
    #define   LSb16CFG64_REG_CFG64_6_RESERVED                     0
    #define       bCFG64_REG_CFG64_6_RESERVED                  2
    #define   MSK32CFG64_REG_CFG64_6_RESERVED                     0x00000003

    #define     BA_CFG64_REG_CFG64_6_RVBARADDR3_31_2           0x0018
    #define     B16CFG64_REG_CFG64_6_RVBARADDR3_31_2           0x0018
    #define   LSb32CFG64_REG_CFG64_6_RVBARADDR3_31_2              2
    #define   LSb16CFG64_REG_CFG64_6_RVBARADDR3_31_2              2
    #define       bCFG64_REG_CFG64_6_RVBARADDR3_31_2           30
    #define   MSK32CFG64_REG_CFG64_6_RVBARADDR3_31_2              0xFFFFFFFC
    ///////////////////////////////////////////////////////////
    #define     RA_CFG64_REG_CFG64_7                           0x001C

    #define     BA_CFG64_REG_CFG64_7_RVBARADDR3_43_32          0x001C
    #define     B16CFG64_REG_CFG64_7_RVBARADDR3_43_32          0x001C
    #define   LSb32CFG64_REG_CFG64_7_RVBARADDR3_43_32             0
    #define   LSb16CFG64_REG_CFG64_7_RVBARADDR3_43_32             0
    #define       bCFG64_REG_CFG64_7_RVBARADDR3_43_32          12
    #define   MSK32CFG64_REG_CFG64_7_RVBARADDR3_43_32             0x00000FFF
    ///////////////////////////////////////////////////////////

    typedef struct SIE_CFG64_REG {
    ///////////////////////////////////////////////////////////
    #define   GET32CFG64_REG_CFG64_0_RESERVED(r32)             _BFGET_(r32, 1, 0)
    #define   SET32CFG64_REG_CFG64_0_RESERVED(r32,v)           _BFSET_(r32, 1, 0,v)
    #define   GET16CFG64_REG_CFG64_0_RESERVED(r16)             _BFGET_(r16, 1, 0)
    #define   SET16CFG64_REG_CFG64_0_RESERVED(r16,v)           _BFSET_(r16, 1, 0,v)

    #define   GET32CFG64_REG_CFG64_0_RVBARADDR0_31_2(r32)      _BFGET_(r32,31, 2)
    #define   SET32CFG64_REG_CFG64_0_RVBARADDR0_31_2(r32,v)    _BFSET_(r32,31, 2,v)

    #define     w32CFG64_REG_CFG64_0                           {\
            UNSG32 uCFG64_0_RESERVED                           :  2;\
            UNSG32 uCFG64_0_RVBARADDR0_31_2                    : 30;\
          }
    union { UNSG32 u32CFG64_REG_CFG64_0;
            struct w32CFG64_REG_CFG64_0;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CFG64_REG_CFG64_1_RVBARADDR0_43_32(r32)     _BFGET_(r32,11, 0)
    #define   SET32CFG64_REG_CFG64_1_RVBARADDR0_43_32(r32,v)   _BFSET_(r32,11, 0,v)
    #define   GET16CFG64_REG_CFG64_1_RVBARADDR0_43_32(r16)     _BFGET_(r16,11, 0)
    #define   SET16CFG64_REG_CFG64_1_RVBARADDR0_43_32(r16,v)   _BFSET_(r16,11, 0,v)

    #define     w32CFG64_REG_CFG64_1                           {\
            UNSG32 uCFG64_1_RVBARADDR0_43_32                   : 12;\
            UNSG32 RSVDx4_b12                                  : 20;\
          }
    union { UNSG32 u32CFG64_REG_CFG64_1;
            struct w32CFG64_REG_CFG64_1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CFG64_REG_CFG64_2_RESERVED(r32)             _BFGET_(r32, 1, 0)
    #define   SET32CFG64_REG_CFG64_2_RESERVED(r32,v)           _BFSET_(r32, 1, 0,v)
    #define   GET16CFG64_REG_CFG64_2_RESERVED(r16)             _BFGET_(r16, 1, 0)
    #define   SET16CFG64_REG_CFG64_2_RESERVED(r16,v)           _BFSET_(r16, 1, 0,v)

    #define   GET32CFG64_REG_CFG64_2_RVBARADDR1_31_2(r32)      _BFGET_(r32,31, 2)
    #define   SET32CFG64_REG_CFG64_2_RVBARADDR1_31_2(r32,v)    _BFSET_(r32,31, 2,v)

    #define     w32CFG64_REG_CFG64_2                           {\
            UNSG32 uCFG64_2_RESERVED                           :  2;\
            UNSG32 uCFG64_2_RVBARADDR1_31_2                    : 30;\
          }
    union { UNSG32 u32CFG64_REG_CFG64_2;
            struct w32CFG64_REG_CFG64_2;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CFG64_REG_CFG64_3_RVBARADDR1_43_32(r32)     _BFGET_(r32,11, 0)
    #define   SET32CFG64_REG_CFG64_3_RVBARADDR1_43_32(r32,v)   _BFSET_(r32,11, 0,v)
    #define   GET16CFG64_REG_CFG64_3_RVBARADDR1_43_32(r16)     _BFGET_(r16,11, 0)
    #define   SET16CFG64_REG_CFG64_3_RVBARADDR1_43_32(r16,v)   _BFSET_(r16,11, 0,v)

    #define     w32CFG64_REG_CFG64_3                           {\
            UNSG32 uCFG64_3_RVBARADDR1_43_32                   : 12;\
            UNSG32 RSVDxC_b12                                  : 20;\
          }
    union { UNSG32 u32CFG64_REG_CFG64_3;
            struct w32CFG64_REG_CFG64_3;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CFG64_REG_CFG64_4_RESERVED(r32)             _BFGET_(r32, 1, 0)
    #define   SET32CFG64_REG_CFG64_4_RESERVED(r32,v)           _BFSET_(r32, 1, 0,v)
    #define   GET16CFG64_REG_CFG64_4_RESERVED(r16)             _BFGET_(r16, 1, 0)
    #define   SET16CFG64_REG_CFG64_4_RESERVED(r16,v)           _BFSET_(r16, 1, 0,v)

    #define   GET32CFG64_REG_CFG64_4_RVBARADDR2_31_2(r32)      _BFGET_(r32,31, 2)
    #define   SET32CFG64_REG_CFG64_4_RVBARADDR2_31_2(r32,v)    _BFSET_(r32,31, 2,v)

    #define     w32CFG64_REG_CFG64_4                           {\
            UNSG32 uCFG64_4_RESERVED                           :  2;\
            UNSG32 uCFG64_4_RVBARADDR2_31_2                    : 30;\
          }
    union { UNSG32 u32CFG64_REG_CFG64_4;
            struct w32CFG64_REG_CFG64_4;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CFG64_REG_CFG64_5_RVBARADDR2_43_32(r32)     _BFGET_(r32,11, 0)
    #define   SET32CFG64_REG_CFG64_5_RVBARADDR2_43_32(r32,v)   _BFSET_(r32,11, 0,v)
    #define   GET16CFG64_REG_CFG64_5_RVBARADDR2_43_32(r16)     _BFGET_(r16,11, 0)
    #define   SET16CFG64_REG_CFG64_5_RVBARADDR2_43_32(r16,v)   _BFSET_(r16,11, 0,v)

    #define     w32CFG64_REG_CFG64_5                           {\
            UNSG32 uCFG64_5_RVBARADDR2_43_32                   : 12;\
            UNSG32 RSVDx14_b12                                 : 20;\
          }
    union { UNSG32 u32CFG64_REG_CFG64_5;
            struct w32CFG64_REG_CFG64_5;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CFG64_REG_CFG64_6_RESERVED(r32)             _BFGET_(r32, 1, 0)
    #define   SET32CFG64_REG_CFG64_6_RESERVED(r32,v)           _BFSET_(r32, 1, 0,v)
    #define   GET16CFG64_REG_CFG64_6_RESERVED(r16)             _BFGET_(r16, 1, 0)
    #define   SET16CFG64_REG_CFG64_6_RESERVED(r16,v)           _BFSET_(r16, 1, 0,v)

    #define   GET32CFG64_REG_CFG64_6_RVBARADDR3_31_2(r32)      _BFGET_(r32,31, 2)
    #define   SET32CFG64_REG_CFG64_6_RVBARADDR3_31_2(r32,v)    _BFSET_(r32,31, 2,v)

    #define     w32CFG64_REG_CFG64_6                           {\
            UNSG32 uCFG64_6_RESERVED                           :  2;\
            UNSG32 uCFG64_6_RVBARADDR3_31_2                    : 30;\
          }
    union { UNSG32 u32CFG64_REG_CFG64_6;
            struct w32CFG64_REG_CFG64_6;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32CFG64_REG_CFG64_7_RVBARADDR3_43_32(r32)     _BFGET_(r32,11, 0)
    #define   SET32CFG64_REG_CFG64_7_RVBARADDR3_43_32(r32,v)   _BFSET_(r32,11, 0,v)
    #define   GET16CFG64_REG_CFG64_7_RVBARADDR3_43_32(r16)     _BFGET_(r16,11, 0)
    #define   SET16CFG64_REG_CFG64_7_RVBARADDR3_43_32(r16,v)   _BFSET_(r16,11, 0,v)

    #define     w32CFG64_REG_CFG64_7                           {\
            UNSG32 uCFG64_7_RVBARADDR3_43_32                   : 12;\
            UNSG32 RSVDx1C_b12                                 : 20;\
          }
    union { UNSG32 u32CFG64_REG_CFG64_7;
            struct w32CFG64_REG_CFG64_7;
          };
    ///////////////////////////////////////////////////////////
    } SIE_CFG64_REG;

    typedef union  T32CFG64_REG_CFG64_0
          { UNSG32 u32;
            struct w32CFG64_REG_CFG64_0;
                 } T32CFG64_REG_CFG64_0;
    typedef union  T32CFG64_REG_CFG64_1
          { UNSG32 u32;
            struct w32CFG64_REG_CFG64_1;
                 } T32CFG64_REG_CFG64_1;
    typedef union  T32CFG64_REG_CFG64_2
          { UNSG32 u32;
            struct w32CFG64_REG_CFG64_2;
                 } T32CFG64_REG_CFG64_2;
    typedef union  T32CFG64_REG_CFG64_3
          { UNSG32 u32;
            struct w32CFG64_REG_CFG64_3;
                 } T32CFG64_REG_CFG64_3;
    typedef union  T32CFG64_REG_CFG64_4
          { UNSG32 u32;
            struct w32CFG64_REG_CFG64_4;
                 } T32CFG64_REG_CFG64_4;
    typedef union  T32CFG64_REG_CFG64_5
          { UNSG32 u32;
            struct w32CFG64_REG_CFG64_5;
                 } T32CFG64_REG_CFG64_5;
    typedef union  T32CFG64_REG_CFG64_6
          { UNSG32 u32;
            struct w32CFG64_REG_CFG64_6;
                 } T32CFG64_REG_CFG64_6;
    typedef union  T32CFG64_REG_CFG64_7
          { UNSG32 u32;
            struct w32CFG64_REG_CFG64_7;
                 } T32CFG64_REG_CFG64_7;
    ///////////////////////////////////////////////////////////

    typedef union  TCFG64_REG_CFG64_0
          { UNSG32 u32[1];
            struct {
            struct w32CFG64_REG_CFG64_0;
                   };
                 } TCFG64_REG_CFG64_0;
    typedef union  TCFG64_REG_CFG64_1
          { UNSG32 u32[1];
            struct {
            struct w32CFG64_REG_CFG64_1;
                   };
                 } TCFG64_REG_CFG64_1;
    typedef union  TCFG64_REG_CFG64_2
          { UNSG32 u32[1];
            struct {
            struct w32CFG64_REG_CFG64_2;
                   };
                 } TCFG64_REG_CFG64_2;
    typedef union  TCFG64_REG_CFG64_3
          { UNSG32 u32[1];
            struct {
            struct w32CFG64_REG_CFG64_3;
                   };
                 } TCFG64_REG_CFG64_3;
    typedef union  TCFG64_REG_CFG64_4
          { UNSG32 u32[1];
            struct {
            struct w32CFG64_REG_CFG64_4;
                   };
                 } TCFG64_REG_CFG64_4;
    typedef union  TCFG64_REG_CFG64_5
          { UNSG32 u32[1];
            struct {
            struct w32CFG64_REG_CFG64_5;
                   };
                 } TCFG64_REG_CFG64_5;
    typedef union  TCFG64_REG_CFG64_6
          { UNSG32 u32[1];
            struct {
            struct w32CFG64_REG_CFG64_6;
                   };
                 } TCFG64_REG_CFG64_6;
    typedef union  TCFG64_REG_CFG64_7
          { UNSG32 u32[1];
            struct {
            struct w32CFG64_REG_CFG64_7;
                   };
                 } TCFG64_REG_CFG64_7;

    ///////////////////////////////////////////////////////////
     SIGN32 CFG64_REG_drvrd(SIE_CFG64_REG *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 CFG64_REG_drvwr(SIE_CFG64_REG *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void CFG64_REG_reset(SIE_CFG64_REG *p);
     SIGN32 CFG64_REG_cmp  (SIE_CFG64_REG *p, SIE_CFG64_REG *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define CFG64_REG_check(p,pie,pfx,hLOG) CFG64_REG_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define CFG64_REG_print(p,    pfx,hLOG) CFG64_REG_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: CFG64_REG
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE abipll                  biu              (4,4)
///     # # ----------------------------------------------------------
///     @ 0x00000 ctrlA                (P-)
///               ###
///               * PLL Control
///               ###
///               %unsigned 1  RESET                     0x0
///                                    ###
///                                    * PLL Internal Reset Active High
///                                    ###
///               %unsigned 1  BYPASS                    0x0
///                                    ###
///                                    * PLL Bypass Enable Active High
///                                    ###
///               %unsigned 1  NEWDIV                    0x0
///                                    ###
///                                    * Fractional Divide Input Control
///                                    ###
///               %unsigned 3  RANGE                     0x2
///                                    ###
///                                    * PLL Filter Range
///                                    ###
///               %%        26         # Stuffing bits...
///     @ 0x00004 ctrlB                (P-)
///               %unsigned 4  SSMF                      0x0
///                                    ###
///                                    * Spread Spectrum Modulation Frequency
///                                    ###
///               %unsigned 3  SSMD                      0x0
///                                    ###
///                                    * Spread Spectrum Modulation Depth
///                                    ###
///               %unsigned 1  SSE_RSVD                  0x0
///                                    ###
///                                    * Spread Spectrum Reserve Bit
///                                    ###
///               %unsigned 1  SSE                       0x0
///                                    ###
///                                    * Enables Spread Spectrum Mode Active High
///                                    ###
///               %unsigned 1  SSDS                      0x0
///                                    ###
///                                    * Spread Spectrum Down Spread Center Spread
///                                    ###
///               %%        22         # Stuffing bits...
///     @ 0x00008 ctrlC                (P-)
///               %unsigned 6  DIVR                      0x1
///                                    ###
///                                    * Reference Divider
///                                    ###
///               %%        26         # Stuffing bits...
///     @ 0x0000C ctrlD                (P-)
///               %unsigned 9  DIVFI                     0x1F
///                                    ###
///                                    * Integer Divider
///                                    ###
///               %%        23         # Stuffing bits...
///     @ 0x00010 ctrlE                (P-)
///               %unsigned 24 DIVFF                     0x0
///                                    ###
///                                    * Fractional Divider Control
///                                    ###
///               %%        8          # Stuffing bits...
///     @ 0x00014 ctrlF                (P-)
///               %unsigned 5  DIVQ                      0x1
///                                    ###
///                                    * Output Divider Control for PLLOUT
///                                    ###
///               %%        27         # Stuffing bits...
///     @ 0x00018 ctrlG                (P-)
///               %unsigned 3  DIVQF                     0x3
///                                    ###
///                                    * Output Divider Control for PLLOUTF
///                                    ###
///               %%        29         # Stuffing bits...
///     @ 0x0001C status               (R-)
///               ###
///               * PLL status register
///               ###
///               %unsigned 1  LOCK                      
///                                    ###
///                                    * Output. Lock detection
///                                    ###
///               %unsigned 1  DIVACK                    
///                                    ###
///                                    * Fractional Divide Hand-shake signal
///                                    ###
///               %%        30         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:      32B, bits:      65b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_abipll
#define h_abipll (){}

    #define     RA_abipll_ctrlA                                0x0000

    #define     BA_abipll_ctrlA_RESET                          0x0000
    #define     B16abipll_ctrlA_RESET                          0x0000
    #define   LSb32abipll_ctrlA_RESET                             0
    #define   LSb16abipll_ctrlA_RESET                             0
    #define       babipll_ctrlA_RESET                          1
    #define   MSK32abipll_ctrlA_RESET                             0x00000001

    #define     BA_abipll_ctrlA_BYPASS                         0x0000
    #define     B16abipll_ctrlA_BYPASS                         0x0000
    #define   LSb32abipll_ctrlA_BYPASS                            1
    #define   LSb16abipll_ctrlA_BYPASS                            1
    #define       babipll_ctrlA_BYPASS                         1
    #define   MSK32abipll_ctrlA_BYPASS                            0x00000002

    #define     BA_abipll_ctrlA_NEWDIV                         0x0000
    #define     B16abipll_ctrlA_NEWDIV                         0x0000
    #define   LSb32abipll_ctrlA_NEWDIV                            2
    #define   LSb16abipll_ctrlA_NEWDIV                            2
    #define       babipll_ctrlA_NEWDIV                         1
    #define   MSK32abipll_ctrlA_NEWDIV                            0x00000004

    #define     BA_abipll_ctrlA_RANGE                          0x0000
    #define     B16abipll_ctrlA_RANGE                          0x0000
    #define   LSb32abipll_ctrlA_RANGE                             3
    #define   LSb16abipll_ctrlA_RANGE                             3
    #define       babipll_ctrlA_RANGE                          3
    #define   MSK32abipll_ctrlA_RANGE                             0x00000038
    ///////////////////////////////////////////////////////////
    #define     RA_abipll_ctrlB                                0x0004

    #define     BA_abipll_ctrlB_SSMF                           0x0004
    #define     B16abipll_ctrlB_SSMF                           0x0004
    #define   LSb32abipll_ctrlB_SSMF                              0
    #define   LSb16abipll_ctrlB_SSMF                              0
    #define       babipll_ctrlB_SSMF                           4
    #define   MSK32abipll_ctrlB_SSMF                              0x0000000F

    #define     BA_abipll_ctrlB_SSMD                           0x0004
    #define     B16abipll_ctrlB_SSMD                           0x0004
    #define   LSb32abipll_ctrlB_SSMD                              4
    #define   LSb16abipll_ctrlB_SSMD                              4
    #define       babipll_ctrlB_SSMD                           3
    #define   MSK32abipll_ctrlB_SSMD                              0x00000070

    #define     BA_abipll_ctrlB_SSE_RSVD                       0x0004
    #define     B16abipll_ctrlB_SSE_RSVD                       0x0004
    #define   LSb32abipll_ctrlB_SSE_RSVD                          7
    #define   LSb16abipll_ctrlB_SSE_RSVD                          7
    #define       babipll_ctrlB_SSE_RSVD                       1
    #define   MSK32abipll_ctrlB_SSE_RSVD                          0x00000080

    #define     BA_abipll_ctrlB_SSE                            0x0005
    #define     B16abipll_ctrlB_SSE                            0x0004
    #define   LSb32abipll_ctrlB_SSE                               8
    #define   LSb16abipll_ctrlB_SSE                               8
    #define       babipll_ctrlB_SSE                            1
    #define   MSK32abipll_ctrlB_SSE                               0x00000100

    #define     BA_abipll_ctrlB_SSDS                           0x0005
    #define     B16abipll_ctrlB_SSDS                           0x0004
    #define   LSb32abipll_ctrlB_SSDS                              9
    #define   LSb16abipll_ctrlB_SSDS                              9
    #define       babipll_ctrlB_SSDS                           1
    #define   MSK32abipll_ctrlB_SSDS                              0x00000200
    ///////////////////////////////////////////////////////////
    #define     RA_abipll_ctrlC                                0x0008

    #define     BA_abipll_ctrlC_DIVR                           0x0008
    #define     B16abipll_ctrlC_DIVR                           0x0008
    #define   LSb32abipll_ctrlC_DIVR                              0
    #define   LSb16abipll_ctrlC_DIVR                              0
    #define       babipll_ctrlC_DIVR                           6
    #define   MSK32abipll_ctrlC_DIVR                              0x0000003F
    ///////////////////////////////////////////////////////////
    #define     RA_abipll_ctrlD                                0x000C

    #define     BA_abipll_ctrlD_DIVFI                          0x000C
    #define     B16abipll_ctrlD_DIVFI                          0x000C
    #define   LSb32abipll_ctrlD_DIVFI                             0
    #define   LSb16abipll_ctrlD_DIVFI                             0
    #define       babipll_ctrlD_DIVFI                          9
    #define   MSK32abipll_ctrlD_DIVFI                             0x000001FF
    ///////////////////////////////////////////////////////////
    #define     RA_abipll_ctrlE                                0x0010

    #define     BA_abipll_ctrlE_DIVFF                          0x0010
    #define     B16abipll_ctrlE_DIVFF                          0x0010
    #define   LSb32abipll_ctrlE_DIVFF                             0
    #define   LSb16abipll_ctrlE_DIVFF                             0
    #define       babipll_ctrlE_DIVFF                          24
    #define   MSK32abipll_ctrlE_DIVFF                             0x00FFFFFF
    ///////////////////////////////////////////////////////////
    #define     RA_abipll_ctrlF                                0x0014

    #define     BA_abipll_ctrlF_DIVQ                           0x0014
    #define     B16abipll_ctrlF_DIVQ                           0x0014
    #define   LSb32abipll_ctrlF_DIVQ                              0
    #define   LSb16abipll_ctrlF_DIVQ                              0
    #define       babipll_ctrlF_DIVQ                           5
    #define   MSK32abipll_ctrlF_DIVQ                              0x0000001F
    ///////////////////////////////////////////////////////////
    #define     RA_abipll_ctrlG                                0x0018

    #define     BA_abipll_ctrlG_DIVQF                          0x0018
    #define     B16abipll_ctrlG_DIVQF                          0x0018
    #define   LSb32abipll_ctrlG_DIVQF                             0
    #define   LSb16abipll_ctrlG_DIVQF                             0
    #define       babipll_ctrlG_DIVQF                          3
    #define   MSK32abipll_ctrlG_DIVQF                             0x00000007
    ///////////////////////////////////////////////////////////
    #define     RA_abipll_status                               0x001C

    #define     BA_abipll_status_LOCK                          0x001C
    #define     B16abipll_status_LOCK                          0x001C
    #define   LSb32abipll_status_LOCK                             0
    #define   LSb16abipll_status_LOCK                             0
    #define       babipll_status_LOCK                          1
    #define   MSK32abipll_status_LOCK                             0x00000001

    #define     BA_abipll_status_DIVACK                        0x001C
    #define     B16abipll_status_DIVACK                        0x001C
    #define   LSb32abipll_status_DIVACK                           1
    #define   LSb16abipll_status_DIVACK                           1
    #define       babipll_status_DIVACK                        1
    #define   MSK32abipll_status_DIVACK                           0x00000002
    ///////////////////////////////////////////////////////////

    typedef struct SIE_abipll {
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_ctrlA_RESET(r32)                     _BFGET_(r32, 0, 0)
    #define   SET32abipll_ctrlA_RESET(r32,v)                   _BFSET_(r32, 0, 0,v)
    #define   GET16abipll_ctrlA_RESET(r16)                     _BFGET_(r16, 0, 0)
    #define   SET16abipll_ctrlA_RESET(r16,v)                   _BFSET_(r16, 0, 0,v)

    #define   GET32abipll_ctrlA_BYPASS(r32)                    _BFGET_(r32, 1, 1)
    #define   SET32abipll_ctrlA_BYPASS(r32,v)                  _BFSET_(r32, 1, 1,v)
    #define   GET16abipll_ctrlA_BYPASS(r16)                    _BFGET_(r16, 1, 1)
    #define   SET16abipll_ctrlA_BYPASS(r16,v)                  _BFSET_(r16, 1, 1,v)

    #define   GET32abipll_ctrlA_NEWDIV(r32)                    _BFGET_(r32, 2, 2)
    #define   SET32abipll_ctrlA_NEWDIV(r32,v)                  _BFSET_(r32, 2, 2,v)
    #define   GET16abipll_ctrlA_NEWDIV(r16)                    _BFGET_(r16, 2, 2)
    #define   SET16abipll_ctrlA_NEWDIV(r16,v)                  _BFSET_(r16, 2, 2,v)

    #define   GET32abipll_ctrlA_RANGE(r32)                     _BFGET_(r32, 5, 3)
    #define   SET32abipll_ctrlA_RANGE(r32,v)                   _BFSET_(r32, 5, 3,v)
    #define   GET16abipll_ctrlA_RANGE(r16)                     _BFGET_(r16, 5, 3)
    #define   SET16abipll_ctrlA_RANGE(r16,v)                   _BFSET_(r16, 5, 3,v)

    #define     w32abipll_ctrlA                                {\
            UNSG32 uctrlA_RESET                                :  1;\
            UNSG32 uctrlA_BYPASS                               :  1;\
            UNSG32 uctrlA_NEWDIV                               :  1;\
            UNSG32 uctrlA_RANGE                                :  3;\
            UNSG32 RSVDx0_b6                                   : 26;\
          }
    union { UNSG32 u32abipll_ctrlA;
            struct w32abipll_ctrlA;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_ctrlB_SSMF(r32)                      _BFGET_(r32, 3, 0)
    #define   SET32abipll_ctrlB_SSMF(r32,v)                    _BFSET_(r32, 3, 0,v)
    #define   GET16abipll_ctrlB_SSMF(r16)                      _BFGET_(r16, 3, 0)
    #define   SET16abipll_ctrlB_SSMF(r16,v)                    _BFSET_(r16, 3, 0,v)

    #define   GET32abipll_ctrlB_SSMD(r32)                      _BFGET_(r32, 6, 4)
    #define   SET32abipll_ctrlB_SSMD(r32,v)                    _BFSET_(r32, 6, 4,v)
    #define   GET16abipll_ctrlB_SSMD(r16)                      _BFGET_(r16, 6, 4)
    #define   SET16abipll_ctrlB_SSMD(r16,v)                    _BFSET_(r16, 6, 4,v)

    #define   GET32abipll_ctrlB_SSE_RSVD(r32)                  _BFGET_(r32, 7, 7)
    #define   SET32abipll_ctrlB_SSE_RSVD(r32,v)                _BFSET_(r32, 7, 7,v)
    #define   GET16abipll_ctrlB_SSE_RSVD(r16)                  _BFGET_(r16, 7, 7)
    #define   SET16abipll_ctrlB_SSE_RSVD(r16,v)                _BFSET_(r16, 7, 7,v)

    #define   GET32abipll_ctrlB_SSE(r32)                       _BFGET_(r32, 8, 8)
    #define   SET32abipll_ctrlB_SSE(r32,v)                     _BFSET_(r32, 8, 8,v)
    #define   GET16abipll_ctrlB_SSE(r16)                       _BFGET_(r16, 8, 8)
    #define   SET16abipll_ctrlB_SSE(r16,v)                     _BFSET_(r16, 8, 8,v)

    #define   GET32abipll_ctrlB_SSDS(r32)                      _BFGET_(r32, 9, 9)
    #define   SET32abipll_ctrlB_SSDS(r32,v)                    _BFSET_(r32, 9, 9,v)
    #define   GET16abipll_ctrlB_SSDS(r16)                      _BFGET_(r16, 9, 9)
    #define   SET16abipll_ctrlB_SSDS(r16,v)                    _BFSET_(r16, 9, 9,v)

    #define     w32abipll_ctrlB                                {\
            UNSG32 uctrlB_SSMF                                 :  4;\
            UNSG32 uctrlB_SSMD                                 :  3;\
            UNSG32 uctrlB_SSE_RSVD                             :  1;\
            UNSG32 uctrlB_SSE                                  :  1;\
            UNSG32 uctrlB_SSDS                                 :  1;\
            UNSG32 RSVDx4_b10                                  : 22;\
          }
    union { UNSG32 u32abipll_ctrlB;
            struct w32abipll_ctrlB;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_ctrlC_DIVR(r32)                      _BFGET_(r32, 5, 0)
    #define   SET32abipll_ctrlC_DIVR(r32,v)                    _BFSET_(r32, 5, 0,v)
    #define   GET16abipll_ctrlC_DIVR(r16)                      _BFGET_(r16, 5, 0)
    #define   SET16abipll_ctrlC_DIVR(r16,v)                    _BFSET_(r16, 5, 0,v)

    #define     w32abipll_ctrlC                                {\
            UNSG32 uctrlC_DIVR                                 :  6;\
            UNSG32 RSVDx8_b6                                   : 26;\
          }
    union { UNSG32 u32abipll_ctrlC;
            struct w32abipll_ctrlC;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_ctrlD_DIVFI(r32)                     _BFGET_(r32, 8, 0)
    #define   SET32abipll_ctrlD_DIVFI(r32,v)                   _BFSET_(r32, 8, 0,v)
    #define   GET16abipll_ctrlD_DIVFI(r16)                     _BFGET_(r16, 8, 0)
    #define   SET16abipll_ctrlD_DIVFI(r16,v)                   _BFSET_(r16, 8, 0,v)

    #define     w32abipll_ctrlD                                {\
            UNSG32 uctrlD_DIVFI                                :  9;\
            UNSG32 RSVDxC_b9                                   : 23;\
          }
    union { UNSG32 u32abipll_ctrlD;
            struct w32abipll_ctrlD;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_ctrlE_DIVFF(r32)                     _BFGET_(r32,23, 0)
    #define   SET32abipll_ctrlE_DIVFF(r32,v)                   _BFSET_(r32,23, 0,v)

    #define     w32abipll_ctrlE                                {\
            UNSG32 uctrlE_DIVFF                                : 24;\
            UNSG32 RSVDx10_b24                                 :  8;\
          }
    union { UNSG32 u32abipll_ctrlE;
            struct w32abipll_ctrlE;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_ctrlF_DIVQ(r32)                      _BFGET_(r32, 4, 0)
    #define   SET32abipll_ctrlF_DIVQ(r32,v)                    _BFSET_(r32, 4, 0,v)
    #define   GET16abipll_ctrlF_DIVQ(r16)                      _BFGET_(r16, 4, 0)
    #define   SET16abipll_ctrlF_DIVQ(r16,v)                    _BFSET_(r16, 4, 0,v)

    #define     w32abipll_ctrlF                                {\
            UNSG32 uctrlF_DIVQ                                 :  5;\
            UNSG32 RSVDx14_b5                                  : 27;\
          }
    union { UNSG32 u32abipll_ctrlF;
            struct w32abipll_ctrlF;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_ctrlG_DIVQF(r32)                     _BFGET_(r32, 2, 0)
    #define   SET32abipll_ctrlG_DIVQF(r32,v)                   _BFSET_(r32, 2, 0,v)
    #define   GET16abipll_ctrlG_DIVQF(r16)                     _BFGET_(r16, 2, 0)
    #define   SET16abipll_ctrlG_DIVQF(r16,v)                   _BFSET_(r16, 2, 0,v)

    #define     w32abipll_ctrlG                                {\
            UNSG32 uctrlG_DIVQF                                :  3;\
            UNSG32 RSVDx18_b3                                  : 29;\
          }
    union { UNSG32 u32abipll_ctrlG;
            struct w32abipll_ctrlG;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32abipll_status_LOCK(r32)                     _BFGET_(r32, 0, 0)
    #define   SET32abipll_status_LOCK(r32,v)                   _BFSET_(r32, 0, 0,v)
    #define   GET16abipll_status_LOCK(r16)                     _BFGET_(r16, 0, 0)
    #define   SET16abipll_status_LOCK(r16,v)                   _BFSET_(r16, 0, 0,v)

    #define   GET32abipll_status_DIVACK(r32)                   _BFGET_(r32, 1, 1)
    #define   SET32abipll_status_DIVACK(r32,v)                 _BFSET_(r32, 1, 1,v)
    #define   GET16abipll_status_DIVACK(r16)                   _BFGET_(r16, 1, 1)
    #define   SET16abipll_status_DIVACK(r16,v)                 _BFSET_(r16, 1, 1,v)

    #define     w32abipll_status                               {\
            UNSG32 ustatus_LOCK                                :  1;\
            UNSG32 ustatus_DIVACK                              :  1;\
            UNSG32 RSVDx1C_b2                                  : 30;\
          }
    union { UNSG32 u32abipll_status;
            struct w32abipll_status;
          };
    ///////////////////////////////////////////////////////////
    } SIE_abipll;

    typedef union  T32abipll_ctrlA
          { UNSG32 u32;
            struct w32abipll_ctrlA;
                 } T32abipll_ctrlA;
    typedef union  T32abipll_ctrlB
          { UNSG32 u32;
            struct w32abipll_ctrlB;
                 } T32abipll_ctrlB;
    typedef union  T32abipll_ctrlC
          { UNSG32 u32;
            struct w32abipll_ctrlC;
                 } T32abipll_ctrlC;
    typedef union  T32abipll_ctrlD
          { UNSG32 u32;
            struct w32abipll_ctrlD;
                 } T32abipll_ctrlD;
    typedef union  T32abipll_ctrlE
          { UNSG32 u32;
            struct w32abipll_ctrlE;
                 } T32abipll_ctrlE;
    typedef union  T32abipll_ctrlF
          { UNSG32 u32;
            struct w32abipll_ctrlF;
                 } T32abipll_ctrlF;
    typedef union  T32abipll_ctrlG
          { UNSG32 u32;
            struct w32abipll_ctrlG;
                 } T32abipll_ctrlG;
    typedef union  T32abipll_status
          { UNSG32 u32;
            struct w32abipll_status;
                 } T32abipll_status;
    ///////////////////////////////////////////////////////////

    typedef union  Tabipll_ctrlA
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlA;
                   };
                 } Tabipll_ctrlA;
    typedef union  Tabipll_ctrlB
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlB;
                   };
                 } Tabipll_ctrlB;
    typedef union  Tabipll_ctrlC
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlC;
                   };
                 } Tabipll_ctrlC;
    typedef union  Tabipll_ctrlD
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlD;
                   };
                 } Tabipll_ctrlD;
    typedef union  Tabipll_ctrlE
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlE;
                   };
                 } Tabipll_ctrlE;
    typedef union  Tabipll_ctrlF
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlF;
                   };
                 } Tabipll_ctrlF;
    typedef union  Tabipll_ctrlG
          { UNSG32 u32[1];
            struct {
            struct w32abipll_ctrlG;
                   };
                 } Tabipll_ctrlG;
    typedef union  Tabipll_status
          { UNSG32 u32[1];
            struct {
            struct w32abipll_status;
                   };
                 } Tabipll_status;

    ///////////////////////////////////////////////////////////
     SIGN32 abipll_drvrd(SIE_abipll *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 abipll_drvwr(SIE_abipll *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void abipll_reset(SIE_abipll *p);
     SIGN32 abipll_cmp  (SIE_abipll *p, SIE_abipll *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define abipll_check(p,pie,pfx,hLOG) abipll_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define abipll_print(p,    pfx,hLOG) abipll_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: abipll
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE pwrOff                                   (4,4)
///     ###
///     * Register for the Power domain which is OFF by default
///     ###
///     # # ----------------------------------------------------------
///     @ 0x00000 ctrl                 (P-)
///               ###
///               * Power Domain Control Register
///               ###
///               %unsigned 1  iso_eN                    0x0
///                                    : enable                    0x0
///                                    : disable                   0x1
///                                                 ###
///                                                 * Isolation control bit. Active low
///                                                 * 0 : Isolation is enabled
///                                                 * 1 : Isolation is disabled (default)
///                                                 ###
///               %unsigned 2  pwrSwitchCtrl             0x0
///                                    : PWROFF                    0x0
///                                    : PWRON                     0x3
///                                                 ###
///                                                 * Power Switch control
///                                                 * Bit 1 : SLP1B
///                                                 * Bit 0 : SLP2B
///                                                 * SLP1B SLP2B
///                                                 * 0               X               Switch is turned off
///                                                 * 1               0               PMOS switch in current mirror configuration. Constant current charging to limit in-rush current
///                                                 * 1               1               PMOS switch is fully turned on to reduce Ron
///                                                 ###
///               %unsigned 1  pwrDomainRstN             0x0
///                                    : enable                    0x0
///                                    : disable                   0x1
///                                                 ###
///                                                 * Power Domain Reset. Active low.
///                                                 * 0 : Reset the power domain
///                                                 * 1:   De-assert the reset for the power domain
///                                                 ###
///               %%        28         # Stuffing bits...
///     @ 0x00004 status               (R-)
///               %unsigned 2  pwrStatus                 
///                                    ###
///                                    * Power domain Status output from the power domain module
///                                    * Bit 1 : SLP1B
///                                    * Bit 0 : SLP2B
///                                    * SLP1B SLP2B
///                                    * 0               X               Switch is turned off
///                                    * 1               0               PMOS switch in current mirror configuration. Constant current charging to limit in-rush current
///                                    * 1               1               PMOS switch is fully turned on to reduce Ron
///                                    ###
///               %%        30         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:       8B, bits:       6b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_pwrOff
#define h_pwrOff (){}

    #define     RA_pwrOff_ctrl                                 0x0000

    #define     BA_pwrOff_ctrl_iso_eN                          0x0000
    #define     B16pwrOff_ctrl_iso_eN                          0x0000
    #define   LSb32pwrOff_ctrl_iso_eN                             0
    #define   LSb16pwrOff_ctrl_iso_eN                             0
    #define       bpwrOff_ctrl_iso_eN                          1
    #define   MSK32pwrOff_ctrl_iso_eN                             0x00000001
    #define        pwrOff_ctrl_iso_eN_enable                                0x0
    #define        pwrOff_ctrl_iso_eN_disable                               0x1

    #define     BA_pwrOff_ctrl_pwrSwitchCtrl                   0x0000
    #define     B16pwrOff_ctrl_pwrSwitchCtrl                   0x0000
    #define   LSb32pwrOff_ctrl_pwrSwitchCtrl                      1
    #define   LSb16pwrOff_ctrl_pwrSwitchCtrl                      1
    #define       bpwrOff_ctrl_pwrSwitchCtrl                   2
    #define   MSK32pwrOff_ctrl_pwrSwitchCtrl                      0x00000006
    #define        pwrOff_ctrl_pwrSwitchCtrl_PWROFF                         0x0
    #define        pwrOff_ctrl_pwrSwitchCtrl_PWRON                          0x3

    #define     BA_pwrOff_ctrl_pwrDomainRstN                   0x0000
    #define     B16pwrOff_ctrl_pwrDomainRstN                   0x0000
    #define   LSb32pwrOff_ctrl_pwrDomainRstN                      3
    #define   LSb16pwrOff_ctrl_pwrDomainRstN                      3
    #define       bpwrOff_ctrl_pwrDomainRstN                   1
    #define   MSK32pwrOff_ctrl_pwrDomainRstN                      0x00000008
    #define        pwrOff_ctrl_pwrDomainRstN_enable                         0x0
    #define        pwrOff_ctrl_pwrDomainRstN_disable                        0x1
    ///////////////////////////////////////////////////////////
    #define     RA_pwrOff_status                               0x0004

    #define     BA_pwrOff_status_pwrStatus                     0x0004
    #define     B16pwrOff_status_pwrStatus                     0x0004
    #define   LSb32pwrOff_status_pwrStatus                        0
    #define   LSb16pwrOff_status_pwrStatus                        0
    #define       bpwrOff_status_pwrStatus                     2
    #define   MSK32pwrOff_status_pwrStatus                        0x00000003
    ///////////////////////////////////////////////////////////

    typedef struct SIE_pwrOff {
    ///////////////////////////////////////////////////////////
    #define   GET32pwrOff_ctrl_iso_eN(r32)                     _BFGET_(r32, 0, 0)
    #define   SET32pwrOff_ctrl_iso_eN(r32,v)                   _BFSET_(r32, 0, 0,v)
    #define   GET16pwrOff_ctrl_iso_eN(r16)                     _BFGET_(r16, 0, 0)
    #define   SET16pwrOff_ctrl_iso_eN(r16,v)                   _BFSET_(r16, 0, 0,v)

    #define   GET32pwrOff_ctrl_pwrSwitchCtrl(r32)              _BFGET_(r32, 2, 1)
    #define   SET32pwrOff_ctrl_pwrSwitchCtrl(r32,v)            _BFSET_(r32, 2, 1,v)
    #define   GET16pwrOff_ctrl_pwrSwitchCtrl(r16)              _BFGET_(r16, 2, 1)
    #define   SET16pwrOff_ctrl_pwrSwitchCtrl(r16,v)            _BFSET_(r16, 2, 1,v)

    #define   GET32pwrOff_ctrl_pwrDomainRstN(r32)              _BFGET_(r32, 3, 3)
    #define   SET32pwrOff_ctrl_pwrDomainRstN(r32,v)            _BFSET_(r32, 3, 3,v)
    #define   GET16pwrOff_ctrl_pwrDomainRstN(r16)              _BFGET_(r16, 3, 3)
    #define   SET16pwrOff_ctrl_pwrDomainRstN(r16,v)            _BFSET_(r16, 3, 3,v)

    #define     w32pwrOff_ctrl                                 {\
            UNSG32 uctrl_iso_eN                                :  1;\
            UNSG32 uctrl_pwrSwitchCtrl                         :  2;\
            UNSG32 uctrl_pwrDomainRstN                         :  1;\
            UNSG32 RSVDx0_b4                                   : 28;\
          }
    union { UNSG32 u32pwrOff_ctrl;
            struct w32pwrOff_ctrl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32pwrOff_status_pwrStatus(r32)                _BFGET_(r32, 1, 0)
    #define   SET32pwrOff_status_pwrStatus(r32,v)              _BFSET_(r32, 1, 0,v)
    #define   GET16pwrOff_status_pwrStatus(r16)                _BFGET_(r16, 1, 0)
    #define   SET16pwrOff_status_pwrStatus(r16,v)              _BFSET_(r16, 1, 0,v)

    #define     w32pwrOff_status                               {\
            UNSG32 ustatus_pwrStatus                           :  2;\
            UNSG32 RSVDx4_b2                                   : 30;\
          }
    union { UNSG32 u32pwrOff_status;
            struct w32pwrOff_status;
          };
    ///////////////////////////////////////////////////////////
    } SIE_pwrOff;

    typedef union  T32pwrOff_ctrl
          { UNSG32 u32;
            struct w32pwrOff_ctrl;
                 } T32pwrOff_ctrl;
    typedef union  T32pwrOff_status
          { UNSG32 u32;
            struct w32pwrOff_status;
                 } T32pwrOff_status;
    ///////////////////////////////////////////////////////////

    typedef union  TpwrOff_ctrl
          { UNSG32 u32[1];
            struct {
            struct w32pwrOff_ctrl;
                   };
                 } TpwrOff_ctrl;
    typedef union  TpwrOff_status
          { UNSG32 u32[1];
            struct {
            struct w32pwrOff_status;
                   };
                 } TpwrOff_status;

    ///////////////////////////////////////////////////////////
     SIGN32 pwrOff_drvrd(SIE_pwrOff *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 pwrOff_drvwr(SIE_pwrOff *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void pwrOff_reset(SIE_pwrOff *p);
     SIGN32 pwrOff_cmp  (SIE_pwrOff *p, SIE_pwrOff *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define pwrOff_check(p,pie,pfx,hLOG) pwrOff_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define pwrOff_print(p,    pfx,hLOG) pwrOff_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: pwrOff
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE pwrOn                                    (4,4)
///     ###
///     * Register for the Power domain which is ON by default
///     ###
///     # # ----------------------------------------------------------
///     @ 0x00000 ctrl                 (P-)
///               ###
///               * Power Domain Control Register
///               ###
///               %unsigned 1  iso_eN                    0x1
///                                    : enable                    0x0
///                                    : disable                   0x1
///                                                 ###
///                                                 * Isolation control bit. Active low
///                                                 * 0 : Isolation is enabled
///                                                 * 1 : Isolation is disabled (default)
///                                                 ###
///               %unsigned 2  pwrSwitchCtrl             0x3
///                                    ###
///                                    * Power Switch control
///                                    * Bit 1 : SLP1B
///                                    * Bit 0 : SLP2B
///                                    * SLP1B SLP2B
///                                    * 0               X               Switch is turned off
///                                    * 1               0               PMOS switch in current mirror configuration. Constant current charging to limit in-rush current
///                                    * 1               1               PMOS switch is fully turned on to reduce Ron
///                                    ###
///               %unsigned 1  pwrDomainRstN             0x1
///                                    ###
///                                    * Power Domain Reset. Active low.
///                                    * 0 : Reset the power domain
///                                    * 1:   De-assert the reset for the power domain
///                                    ###
///               %%        28         # Stuffing bits...
///     @ 0x00004 status               (R-)
///               %unsigned 2  pwrStatus                 
///                                    ###
///                                    * Power domain Status output from the power domain module
///                                    * Bit 1 : SLP1B
///                                    * Bit 0 : SLP2B
///                                    * SLP1B SLP2B
///                                    * 0               X               Switch is turned off
///                                    * 1               0               PMOS switch in current mirror configuration. Constant current charging to limit in-rush current
///                                    * 1               1               PMOS switch is fully turned on to reduce Ron
///                                    ###
///               %%        30         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:       8B, bits:       6b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_pwrOn
#define h_pwrOn (){}

    #define     RA_pwrOn_ctrl                                  0x0000

    #define     BA_pwrOn_ctrl_iso_eN                           0x0000
    #define     B16pwrOn_ctrl_iso_eN                           0x0000
    #define   LSb32pwrOn_ctrl_iso_eN                              0
    #define   LSb16pwrOn_ctrl_iso_eN                              0
    #define       bpwrOn_ctrl_iso_eN                           1
    #define   MSK32pwrOn_ctrl_iso_eN                              0x00000001
    #define        pwrOn_ctrl_iso_eN_enable                                 0x0
    #define        pwrOn_ctrl_iso_eN_disable                                0x1

    #define     BA_pwrOn_ctrl_pwrSwitchCtrl                    0x0000
    #define     B16pwrOn_ctrl_pwrSwitchCtrl                    0x0000
    #define   LSb32pwrOn_ctrl_pwrSwitchCtrl                       1
    #define   LSb16pwrOn_ctrl_pwrSwitchCtrl                       1
    #define       bpwrOn_ctrl_pwrSwitchCtrl                    2
    #define   MSK32pwrOn_ctrl_pwrSwitchCtrl                       0x00000006

    #define     BA_pwrOn_ctrl_pwrDomainRstN                    0x0000
    #define     B16pwrOn_ctrl_pwrDomainRstN                    0x0000
    #define   LSb32pwrOn_ctrl_pwrDomainRstN                       3
    #define   LSb16pwrOn_ctrl_pwrDomainRstN                       3
    #define       bpwrOn_ctrl_pwrDomainRstN                    1
    #define   MSK32pwrOn_ctrl_pwrDomainRstN                       0x00000008
    ///////////////////////////////////////////////////////////
    #define     RA_pwrOn_status                                0x0004

    #define     BA_pwrOn_status_pwrStatus                      0x0004
    #define     B16pwrOn_status_pwrStatus                      0x0004
    #define   LSb32pwrOn_status_pwrStatus                         0
    #define   LSb16pwrOn_status_pwrStatus                         0
    #define       bpwrOn_status_pwrStatus                      2
    #define   MSK32pwrOn_status_pwrStatus                         0x00000003
    ///////////////////////////////////////////////////////////

    typedef struct SIE_pwrOn {
    ///////////////////////////////////////////////////////////
    #define   GET32pwrOn_ctrl_iso_eN(r32)                      _BFGET_(r32, 0, 0)
    #define   SET32pwrOn_ctrl_iso_eN(r32,v)                    _BFSET_(r32, 0, 0,v)
    #define   GET16pwrOn_ctrl_iso_eN(r16)                      _BFGET_(r16, 0, 0)
    #define   SET16pwrOn_ctrl_iso_eN(r16,v)                    _BFSET_(r16, 0, 0,v)

    #define   GET32pwrOn_ctrl_pwrSwitchCtrl(r32)               _BFGET_(r32, 2, 1)
    #define   SET32pwrOn_ctrl_pwrSwitchCtrl(r32,v)             _BFSET_(r32, 2, 1,v)
    #define   GET16pwrOn_ctrl_pwrSwitchCtrl(r16)               _BFGET_(r16, 2, 1)
    #define   SET16pwrOn_ctrl_pwrSwitchCtrl(r16,v)             _BFSET_(r16, 2, 1,v)

    #define   GET32pwrOn_ctrl_pwrDomainRstN(r32)               _BFGET_(r32, 3, 3)
    #define   SET32pwrOn_ctrl_pwrDomainRstN(r32,v)             _BFSET_(r32, 3, 3,v)
    #define   GET16pwrOn_ctrl_pwrDomainRstN(r16)               _BFGET_(r16, 3, 3)
    #define   SET16pwrOn_ctrl_pwrDomainRstN(r16,v)             _BFSET_(r16, 3, 3,v)

    #define     w32pwrOn_ctrl                                  {\
            UNSG32 uctrl_iso_eN                                :  1;\
            UNSG32 uctrl_pwrSwitchCtrl                         :  2;\
            UNSG32 uctrl_pwrDomainRstN                         :  1;\
            UNSG32 RSVDx0_b4                                   : 28;\
          }
    union { UNSG32 u32pwrOn_ctrl;
            struct w32pwrOn_ctrl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32pwrOn_status_pwrStatus(r32)                 _BFGET_(r32, 1, 0)
    #define   SET32pwrOn_status_pwrStatus(r32,v)               _BFSET_(r32, 1, 0,v)
    #define   GET16pwrOn_status_pwrStatus(r16)                 _BFGET_(r16, 1, 0)
    #define   SET16pwrOn_status_pwrStatus(r16,v)               _BFSET_(r16, 1, 0,v)

    #define     w32pwrOn_status                                {\
            UNSG32 ustatus_pwrStatus                           :  2;\
            UNSG32 RSVDx4_b2                                   : 30;\
          }
    union { UNSG32 u32pwrOn_status;
            struct w32pwrOn_status;
          };
    ///////////////////////////////////////////////////////////
    } SIE_pwrOn;

    typedef union  T32pwrOn_ctrl
          { UNSG32 u32;
            struct w32pwrOn_ctrl;
                 } T32pwrOn_ctrl;
    typedef union  T32pwrOn_status
          { UNSG32 u32;
            struct w32pwrOn_status;
                 } T32pwrOn_status;
    ///////////////////////////////////////////////////////////

    typedef union  TpwrOn_ctrl
          { UNSG32 u32[1];
            struct {
            struct w32pwrOn_ctrl;
                   };
                 } TpwrOn_ctrl;
    typedef union  TpwrOn_status
          { UNSG32 u32[1];
            struct {
            struct w32pwrOn_status;
                   };
                 } TpwrOn_status;

    ///////////////////////////////////////////////////////////
     SIGN32 pwrOn_drvrd(SIE_pwrOn *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 pwrOn_drvwr(SIE_pwrOn *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void pwrOn_reset(SIE_pwrOn *p);
     SIGN32 pwrOn_cmp  (SIE_pwrOn *p, SIE_pwrOn *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define pwrOn_check(p,pie,pfx,hLOG) pwrOn_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define pwrOn_print(p,    pfx,hLOG) pwrOn_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: pwrOn
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE pwrOn_iso                                (4,4)
///     ###
///     * Register for the Power domain which is ON by default
///     ###
///     # # ----------------------------------------------------------
///     @ 0x00000 ctrl                 (P-)
///               ###
///               * Power Domain Control Register
///               ###
///               %unsigned 1  iso_eN                    0x0
///                                    : enable                    0x0
///                                    : disable                   0x1
///                                                 ###
///                                                 * Isolation control bit. Active low
///                                                 * 0 : Isolation is enabled
///                                                 * 1 : Isolation is disabled (default)
///                                                 ###
///               %unsigned 2  pwrSwitchCtrl             0x3
///                                    ###
///                                    * Power Switch control
///                                    * Bit 1 : SLP1B
///                                    * Bit 0 : SLP2B
///                                    * SLP1B SLP2B
///                                    * 0               X               Switch is turned off
///                                    * 1               0               PMOS switch in current mirror configuration. Constant current charging to limit in-rush current
///                                    * 1               1               PMOS switch is fully turned on to reduce Ron
///                                    ###
///               %unsigned 1  pwrDomainRstN             0x0
///                                    ###
///                                    * Power Domain Reset. Active low.
///                                    * 0 : Reset the power domain
///                                    * 1:   De-assert the reset for the power domain
///                                    ###
///               %%        28         # Stuffing bits...
///     @ 0x00004 status               (R-)
///               %unsigned 2  pwrStatus                 
///                                    ###
///                                    * Power domain Status output from the power domain module
///                                    * Bit 1 : SLP1B
///                                    * Bit 0 : SLP2B
///                                    * SLP1B SLP2B
///                                    * 0               X               Switch is turned off
///                                    * 1               0               PMOS switch in current mirror configuration. Constant current charging to limit in-rush current
///                                    * 1               1               PMOS switch is fully turned on to reduce Ron
///                                    ###
///               %unsigned 1  IP_IDLE                   
///                                    ###
///                                    * Indication from IP that it is idle and can be powered down.
///                                    * 1: Idle
///                                    * 0: Busy
///                                    ###
///               %%        29         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:       8B, bits:       7b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_pwrOn_iso
#define h_pwrOn_iso (){}

    #define     RA_pwrOn_iso_ctrl                              0x0000

    #define     BA_pwrOn_iso_ctrl_iso_eN                       0x0000
    #define     B16pwrOn_iso_ctrl_iso_eN                       0x0000
    #define   LSb32pwrOn_iso_ctrl_iso_eN                          0
    #define   LSb16pwrOn_iso_ctrl_iso_eN                          0
    #define       bpwrOn_iso_ctrl_iso_eN                       1
    #define   MSK32pwrOn_iso_ctrl_iso_eN                          0x00000001
    #define        pwrOn_iso_ctrl_iso_eN_enable                             0x0
    #define        pwrOn_iso_ctrl_iso_eN_disable                            0x1

    #define     BA_pwrOn_iso_ctrl_pwrSwitchCtrl                0x0000
    #define     B16pwrOn_iso_ctrl_pwrSwitchCtrl                0x0000
    #define   LSb32pwrOn_iso_ctrl_pwrSwitchCtrl                   1
    #define   LSb16pwrOn_iso_ctrl_pwrSwitchCtrl                   1
    #define       bpwrOn_iso_ctrl_pwrSwitchCtrl                2
    #define   MSK32pwrOn_iso_ctrl_pwrSwitchCtrl                   0x00000006

    #define     BA_pwrOn_iso_ctrl_pwrDomainRstN                0x0000
    #define     B16pwrOn_iso_ctrl_pwrDomainRstN                0x0000
    #define   LSb32pwrOn_iso_ctrl_pwrDomainRstN                   3
    #define   LSb16pwrOn_iso_ctrl_pwrDomainRstN                   3
    #define       bpwrOn_iso_ctrl_pwrDomainRstN                1
    #define   MSK32pwrOn_iso_ctrl_pwrDomainRstN                   0x00000008
    ///////////////////////////////////////////////////////////
    #define     RA_pwrOn_iso_status                            0x0004

    #define     BA_pwrOn_iso_status_pwrStatus                  0x0004
    #define     B16pwrOn_iso_status_pwrStatus                  0x0004
    #define   LSb32pwrOn_iso_status_pwrStatus                     0
    #define   LSb16pwrOn_iso_status_pwrStatus                     0
    #define       bpwrOn_iso_status_pwrStatus                  2
    #define   MSK32pwrOn_iso_status_pwrStatus                     0x00000003

    #define     BA_pwrOn_iso_status_IP_IDLE                    0x0004
    #define     B16pwrOn_iso_status_IP_IDLE                    0x0004
    #define   LSb32pwrOn_iso_status_IP_IDLE                       2
    #define   LSb16pwrOn_iso_status_IP_IDLE                       2
    #define       bpwrOn_iso_status_IP_IDLE                    1
    #define   MSK32pwrOn_iso_status_IP_IDLE                       0x00000004
    ///////////////////////////////////////////////////////////

    typedef struct SIE_pwrOn_iso {
    ///////////////////////////////////////////////////////////
    #define   GET32pwrOn_iso_ctrl_iso_eN(r32)                  _BFGET_(r32, 0, 0)
    #define   SET32pwrOn_iso_ctrl_iso_eN(r32,v)                _BFSET_(r32, 0, 0,v)
    #define   GET16pwrOn_iso_ctrl_iso_eN(r16)                  _BFGET_(r16, 0, 0)
    #define   SET16pwrOn_iso_ctrl_iso_eN(r16,v)                _BFSET_(r16, 0, 0,v)

    #define   GET32pwrOn_iso_ctrl_pwrSwitchCtrl(r32)           _BFGET_(r32, 2, 1)
    #define   SET32pwrOn_iso_ctrl_pwrSwitchCtrl(r32,v)         _BFSET_(r32, 2, 1,v)
    #define   GET16pwrOn_iso_ctrl_pwrSwitchCtrl(r16)           _BFGET_(r16, 2, 1)
    #define   SET16pwrOn_iso_ctrl_pwrSwitchCtrl(r16,v)         _BFSET_(r16, 2, 1,v)

    #define   GET32pwrOn_iso_ctrl_pwrDomainRstN(r32)           _BFGET_(r32, 3, 3)
    #define   SET32pwrOn_iso_ctrl_pwrDomainRstN(r32,v)         _BFSET_(r32, 3, 3,v)
    #define   GET16pwrOn_iso_ctrl_pwrDomainRstN(r16)           _BFGET_(r16, 3, 3)
    #define   SET16pwrOn_iso_ctrl_pwrDomainRstN(r16,v)         _BFSET_(r16, 3, 3,v)

    #define     w32pwrOn_iso_ctrl                              {\
            UNSG32 uctrl_iso_eN                                :  1;\
            UNSG32 uctrl_pwrSwitchCtrl                         :  2;\
            UNSG32 uctrl_pwrDomainRstN                         :  1;\
            UNSG32 RSVDx0_b4                                   : 28;\
          }
    union { UNSG32 u32pwrOn_iso_ctrl;
            struct w32pwrOn_iso_ctrl;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32pwrOn_iso_status_pwrStatus(r32)             _BFGET_(r32, 1, 0)
    #define   SET32pwrOn_iso_status_pwrStatus(r32,v)           _BFSET_(r32, 1, 0,v)
    #define   GET16pwrOn_iso_status_pwrStatus(r16)             _BFGET_(r16, 1, 0)
    #define   SET16pwrOn_iso_status_pwrStatus(r16,v)           _BFSET_(r16, 1, 0,v)

    #define   GET32pwrOn_iso_status_IP_IDLE(r32)               _BFGET_(r32, 2, 2)
    #define   SET32pwrOn_iso_status_IP_IDLE(r32,v)             _BFSET_(r32, 2, 2,v)
    #define   GET16pwrOn_iso_status_IP_IDLE(r16)               _BFGET_(r16, 2, 2)
    #define   SET16pwrOn_iso_status_IP_IDLE(r16,v)             _BFSET_(r16, 2, 2,v)

    #define     w32pwrOn_iso_status                            {\
            UNSG32 ustatus_pwrStatus                           :  2;\
            UNSG32 ustatus_IP_IDLE                             :  1;\
            UNSG32 RSVDx4_b3                                   : 29;\
          }
    union { UNSG32 u32pwrOn_iso_status;
            struct w32pwrOn_iso_status;
          };
    ///////////////////////////////////////////////////////////
    } SIE_pwrOn_iso;

    typedef union  T32pwrOn_iso_ctrl
          { UNSG32 u32;
            struct w32pwrOn_iso_ctrl;
                 } T32pwrOn_iso_ctrl;
    typedef union  T32pwrOn_iso_status
          { UNSG32 u32;
            struct w32pwrOn_iso_status;
                 } T32pwrOn_iso_status;
    ///////////////////////////////////////////////////////////

    typedef union  TpwrOn_iso_ctrl
          { UNSG32 u32[1];
            struct {
            struct w32pwrOn_iso_ctrl;
                   };
                 } TpwrOn_iso_ctrl;
    typedef union  TpwrOn_iso_status
          { UNSG32 u32[1];
            struct {
            struct w32pwrOn_iso_status;
                   };
                 } TpwrOn_iso_status;

    ///////////////////////////////////////////////////////////
     SIGN32 pwrOn_iso_drvrd(SIE_pwrOn_iso *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 pwrOn_iso_drvwr(SIE_pwrOn_iso *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void pwrOn_iso_reset(SIE_pwrOn_iso *p);
     SIGN32 pwrOn_iso_cmp  (SIE_pwrOn_iso *p, SIE_pwrOn_iso *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define pwrOn_iso_check(p,pie,pfx,hLOG) pwrOn_iso_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define pwrOn_iso_print(p,    pfx,hLOG) pwrOn_iso_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: pwrOn_iso
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE TSEN                                     (4,4)
///     # # ----------------------------------------------------------
///     @ 0x00000 CTRL                 (P-)
///               ###
///               * PLL Control register
///               ###
///               %unsigned 1  ENA                       0x0
///                                    ###
///                                    * An asynchronous control signal commanding the sensor to re-evaluate the local die PVT parameter (active High). When ENA goes from 0 to 1, all control signals: VSAMPLE, PSAMPLE[1:0], TRIMG[4:0] and TRIMO[5:0], will be sampled.
///                                    ###
///               %unsigned 1  CLK_EN                    0x0
///                                    ###
///                                    * Enable to the divby20 clock divider circuit to generate clock TSEN_CLK
///                                    ###
///               %unsigned 2  PSAMPLE                   0x0
///                                    ###
///                                    * Select for Process sample mode
///                                    * ENA =0, VSAMPLE=PSAMPLE0=PSAMPLE1=X => Reset
///                                    * ENA=1, VSAMPLE=PSAMPLE0=PSAMPLE1=0   => Temperature
///                                    * ENA=1, VSAMPLE=1, PSAMPLE0=PSAMPLE1=X => Voltage evaluation.
///                                    * ENA=1, VSAMPLE=0, PSAMPLE0=1, PSAMPLE1=0 => Process evaluation (LVT)
///                                    * ENA=1, VSAMPLE=0, PSAMPLE0=0, PSAMPLE1=1 => Process evaluation (ULVT)
///                                    * ENA=1, VSAMPLE=0, PSAMPLE0=1, PSAMPLE1=1 => Process evaluation (SLVT)
///                                    ###
///               %unsigned 1  VSAMPLE                   0x0
///                                    ###
///                                    * Select for voltage sample mode (active High)
///                                    ###
///               %unsigned 5  TRIMG                     0xF
///                                    ###
///                                    * Trim gain bits. Optional programmable inputs which may be used to improve the absolute accuracy of the temperature sensor.
///                                    ###
///               %unsigned 6  TRIMO                     0x0
///                                    ###
///                                    * Trim offset bits. Optional programmable inputs which may be used to improve the absolute accuracy of the temperature sensor.
///                                    ###
///               %unsigned 5  TSEN_DAT_LT               0x0
///                                    ###
///                                    * Delay interms of pclk after data ready at which the data is to be latched
///                                    ###
///               %%        11         # Stuffing bits...
///     @ 0x00004 STATUS               (RW)
///               ###
///               * TSEN status register
///               ###
///               %unsigned 1  DATA_RDY                  0x0
///                                    ###
///                                    * ADC data ready, write 0 to clear interrupt, write 1 won't effect anything
///                                    * 0: no valid data
///                                    * 1: data ready to read
///                                    ###
///               %unsigned 1  INT_EN                    0x0
///                                    ###
///                                    * ADC interrupt enable
///                                    * 0: disable
///                                    * 1: enable
///                                    ###
///               %%        30         # Stuffing bits...
///     @ 0x00008 DATA                 (R-)
///               %unsigned 10 DATA                      
///                                    ###
///                                    * A 10 bit output representing the sensed temperature or voltage.
///                                    ###
///               %%        22         # Stuffing bits...
///     @ 0x0000C TSEN_CHK_CTRL        (P-)
///               %unsigned 10 TSEN_DATA_MAX             0x3FF
///                                    ###
///                                    * Maximum value used to check against TSEN_DATA
///                                    ###
///               %unsigned 10 TSEN_DATA_MIN             0x0
///                                    ###
///                                    * Minimum value used to check against TSEN_DATA
///                                    ###
///               %unsigned 1  TSEN_OVERHEAT_SEL         0x0
///                                    ###
///                                    * 0: Overheat flag uses TSEN_MAX_FAIL
///                                    * 1: Overheat flag uses TSEN_MIN_FAIL
///                                    ###
///               %%        11         # Stuffing bits...
///     @ 0x00010 TSEN_DATA_STATUS     (R-)
///               ###
///               * SM TSEN Data Threshold Check Status
///               ###
///               %unsigned 1  TSEN_MAX_FAIL             0x0
///                                    ###
///                                    * 0: TSEN_DATA <= TSEN_DATA_MAX
///                                    * 1: TSEN_DATA > TSEN_DATA_MAX
///                                    ###
///               %unsigned 1  TSEN_MIN_FAIL             0x0
///                                    ###
///                                    * 0: TSEN_DATA >= TSEN_DATA_MIN
///                                    * 1: TSEN_DATA < TSEN_DATA_MIN
///                                    ###
///               %%        30         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:      20B, bits:      56b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_TSEN
#define h_TSEN (){}

    #define     RA_TSEN_CTRL                                   0x0000

    #define     BA_TSEN_CTRL_ENA                               0x0000
    #define     B16TSEN_CTRL_ENA                               0x0000
    #define   LSb32TSEN_CTRL_ENA                                  0
    #define   LSb16TSEN_CTRL_ENA                                  0
    #define       bTSEN_CTRL_ENA                               1
    #define   MSK32TSEN_CTRL_ENA                                  0x00000001

    #define     BA_TSEN_CTRL_CLK_EN                            0x0000
    #define     B16TSEN_CTRL_CLK_EN                            0x0000
    #define   LSb32TSEN_CTRL_CLK_EN                               1
    #define   LSb16TSEN_CTRL_CLK_EN                               1
    #define       bTSEN_CTRL_CLK_EN                            1
    #define   MSK32TSEN_CTRL_CLK_EN                               0x00000002

    #define     BA_TSEN_CTRL_PSAMPLE                           0x0000
    #define     B16TSEN_CTRL_PSAMPLE                           0x0000
    #define   LSb32TSEN_CTRL_PSAMPLE                              2
    #define   LSb16TSEN_CTRL_PSAMPLE                              2
    #define       bTSEN_CTRL_PSAMPLE                           2
    #define   MSK32TSEN_CTRL_PSAMPLE                              0x0000000C

    #define     BA_TSEN_CTRL_VSAMPLE                           0x0000
    #define     B16TSEN_CTRL_VSAMPLE                           0x0000
    #define   LSb32TSEN_CTRL_VSAMPLE                              4
    #define   LSb16TSEN_CTRL_VSAMPLE                              4
    #define       bTSEN_CTRL_VSAMPLE                           1
    #define   MSK32TSEN_CTRL_VSAMPLE                              0x00000010

    #define     BA_TSEN_CTRL_TRIMG                             0x0000
    #define     B16TSEN_CTRL_TRIMG                             0x0000
    #define   LSb32TSEN_CTRL_TRIMG                                5
    #define   LSb16TSEN_CTRL_TRIMG                                5
    #define       bTSEN_CTRL_TRIMG                             5
    #define   MSK32TSEN_CTRL_TRIMG                                0x000003E0

    #define     BA_TSEN_CTRL_TRIMO                             0x0001
    #define     B16TSEN_CTRL_TRIMO                             0x0000
    #define   LSb32TSEN_CTRL_TRIMO                                10
    #define   LSb16TSEN_CTRL_TRIMO                                10
    #define       bTSEN_CTRL_TRIMO                             6
    #define   MSK32TSEN_CTRL_TRIMO                                0x0000FC00

    #define     BA_TSEN_CTRL_TSEN_DAT_LT                       0x0002
    #define     B16TSEN_CTRL_TSEN_DAT_LT                       0x0002
    #define   LSb32TSEN_CTRL_TSEN_DAT_LT                          16
    #define   LSb16TSEN_CTRL_TSEN_DAT_LT                          0
    #define       bTSEN_CTRL_TSEN_DAT_LT                       5
    #define   MSK32TSEN_CTRL_TSEN_DAT_LT                          0x001F0000
    ///////////////////////////////////////////////////////////
    #define     RA_TSEN_STATUS                                 0x0004

    #define     BA_TSEN_STATUS_DATA_RDY                        0x0004
    #define     B16TSEN_STATUS_DATA_RDY                        0x0004
    #define   LSb32TSEN_STATUS_DATA_RDY                           0
    #define   LSb16TSEN_STATUS_DATA_RDY                           0
    #define       bTSEN_STATUS_DATA_RDY                        1
    #define   MSK32TSEN_STATUS_DATA_RDY                           0x00000001

    #define     BA_TSEN_STATUS_INT_EN                          0x0004
    #define     B16TSEN_STATUS_INT_EN                          0x0004
    #define   LSb32TSEN_STATUS_INT_EN                             1
    #define   LSb16TSEN_STATUS_INT_EN                             1
    #define       bTSEN_STATUS_INT_EN                          1
    #define   MSK32TSEN_STATUS_INT_EN                             0x00000002
    ///////////////////////////////////////////////////////////
    #define     RA_TSEN_DATA                                   0x0008

    #define     BA_TSEN_DATA_DATA                              0x0008
    #define     B16TSEN_DATA_DATA                              0x0008
    #define   LSb32TSEN_DATA_DATA                                 0
    #define   LSb16TSEN_DATA_DATA                                 0
    #define       bTSEN_DATA_DATA                              10
    #define   MSK32TSEN_DATA_DATA                                 0x000003FF
    ///////////////////////////////////////////////////////////
    #define     RA_TSEN_TSEN_CHK_CTRL                          0x000C

    #define     BA_TSEN_TSEN_CHK_CTRL_TSEN_DATA_MAX            0x000C
    #define     B16TSEN_TSEN_CHK_CTRL_TSEN_DATA_MAX            0x000C
    #define   LSb32TSEN_TSEN_CHK_CTRL_TSEN_DATA_MAX               0
    #define   LSb16TSEN_TSEN_CHK_CTRL_TSEN_DATA_MAX               0
    #define       bTSEN_TSEN_CHK_CTRL_TSEN_DATA_MAX            10
    #define   MSK32TSEN_TSEN_CHK_CTRL_TSEN_DATA_MAX               0x000003FF

    #define     BA_TSEN_TSEN_CHK_CTRL_TSEN_DATA_MIN            0x000D
    #define     B16TSEN_TSEN_CHK_CTRL_TSEN_DATA_MIN            0x000C
    #define   LSb32TSEN_TSEN_CHK_CTRL_TSEN_DATA_MIN               10
    #define   LSb16TSEN_TSEN_CHK_CTRL_TSEN_DATA_MIN               10
    #define       bTSEN_TSEN_CHK_CTRL_TSEN_DATA_MIN            10
    #define   MSK32TSEN_TSEN_CHK_CTRL_TSEN_DATA_MIN               0x000FFC00

    #define     BA_TSEN_TSEN_CHK_CTRL_TSEN_OVERHEAT_SEL        0x000E
    #define     B16TSEN_TSEN_CHK_CTRL_TSEN_OVERHEAT_SEL        0x000E
    #define   LSb32TSEN_TSEN_CHK_CTRL_TSEN_OVERHEAT_SEL           20
    #define   LSb16TSEN_TSEN_CHK_CTRL_TSEN_OVERHEAT_SEL           4
    #define       bTSEN_TSEN_CHK_CTRL_TSEN_OVERHEAT_SEL        1
    #define   MSK32TSEN_TSEN_CHK_CTRL_TSEN_OVERHEAT_SEL           0x00100000
    ///////////////////////////////////////////////////////////
    #define     RA_TSEN_TSEN_DATA_STATUS                       0x0010

    #define     BA_TSEN_TSEN_DATA_STATUS_TSEN_MAX_FAIL         0x0010
    #define     B16TSEN_TSEN_DATA_STATUS_TSEN_MAX_FAIL         0x0010
    #define   LSb32TSEN_TSEN_DATA_STATUS_TSEN_MAX_FAIL            0
    #define   LSb16TSEN_TSEN_DATA_STATUS_TSEN_MAX_FAIL            0
    #define       bTSEN_TSEN_DATA_STATUS_TSEN_MAX_FAIL         1
    #define   MSK32TSEN_TSEN_DATA_STATUS_TSEN_MAX_FAIL            0x00000001

    #define     BA_TSEN_TSEN_DATA_STATUS_TSEN_MIN_FAIL         0x0010
    #define     B16TSEN_TSEN_DATA_STATUS_TSEN_MIN_FAIL         0x0010
    #define   LSb32TSEN_TSEN_DATA_STATUS_TSEN_MIN_FAIL            1
    #define   LSb16TSEN_TSEN_DATA_STATUS_TSEN_MIN_FAIL            1
    #define       bTSEN_TSEN_DATA_STATUS_TSEN_MIN_FAIL         1
    #define   MSK32TSEN_TSEN_DATA_STATUS_TSEN_MIN_FAIL            0x00000002
    ///////////////////////////////////////////////////////////

    typedef struct SIE_TSEN {
    ///////////////////////////////////////////////////////////
    #define   GET32TSEN_CTRL_ENA(r32)                          _BFGET_(r32, 0, 0)
    #define   SET32TSEN_CTRL_ENA(r32,v)                        _BFSET_(r32, 0, 0,v)
    #define   GET16TSEN_CTRL_ENA(r16)                          _BFGET_(r16, 0, 0)
    #define   SET16TSEN_CTRL_ENA(r16,v)                        _BFSET_(r16, 0, 0,v)

    #define   GET32TSEN_CTRL_CLK_EN(r32)                       _BFGET_(r32, 1, 1)
    #define   SET32TSEN_CTRL_CLK_EN(r32,v)                     _BFSET_(r32, 1, 1,v)
    #define   GET16TSEN_CTRL_CLK_EN(r16)                       _BFGET_(r16, 1, 1)
    #define   SET16TSEN_CTRL_CLK_EN(r16,v)                     _BFSET_(r16, 1, 1,v)

    #define   GET32TSEN_CTRL_PSAMPLE(r32)                      _BFGET_(r32, 3, 2)
    #define   SET32TSEN_CTRL_PSAMPLE(r32,v)                    _BFSET_(r32, 3, 2,v)
    #define   GET16TSEN_CTRL_PSAMPLE(r16)                      _BFGET_(r16, 3, 2)
    #define   SET16TSEN_CTRL_PSAMPLE(r16,v)                    _BFSET_(r16, 3, 2,v)

    #define   GET32TSEN_CTRL_VSAMPLE(r32)                      _BFGET_(r32, 4, 4)
    #define   SET32TSEN_CTRL_VSAMPLE(r32,v)                    _BFSET_(r32, 4, 4,v)
    #define   GET16TSEN_CTRL_VSAMPLE(r16)                      _BFGET_(r16, 4, 4)
    #define   SET16TSEN_CTRL_VSAMPLE(r16,v)                    _BFSET_(r16, 4, 4,v)

    #define   GET32TSEN_CTRL_TRIMG(r32)                        _BFGET_(r32, 9, 5)
    #define   SET32TSEN_CTRL_TRIMG(r32,v)                      _BFSET_(r32, 9, 5,v)
    #define   GET16TSEN_CTRL_TRIMG(r16)                        _BFGET_(r16, 9, 5)
    #define   SET16TSEN_CTRL_TRIMG(r16,v)                      _BFSET_(r16, 9, 5,v)

    #define   GET32TSEN_CTRL_TRIMO(r32)                        _BFGET_(r32,15,10)
    #define   SET32TSEN_CTRL_TRIMO(r32,v)                      _BFSET_(r32,15,10,v)
    #define   GET16TSEN_CTRL_TRIMO(r16)                        _BFGET_(r16,15,10)
    #define   SET16TSEN_CTRL_TRIMO(r16,v)                      _BFSET_(r16,15,10,v)

    #define   GET32TSEN_CTRL_TSEN_DAT_LT(r32)                  _BFGET_(r32,20,16)
    #define   SET32TSEN_CTRL_TSEN_DAT_LT(r32,v)                _BFSET_(r32,20,16,v)
    #define   GET16TSEN_CTRL_TSEN_DAT_LT(r16)                  _BFGET_(r16, 4, 0)
    #define   SET16TSEN_CTRL_TSEN_DAT_LT(r16,v)                _BFSET_(r16, 4, 0,v)

    #define     w32TSEN_CTRL                                   {\
            UNSG32 uCTRL_ENA                                   :  1;\
            UNSG32 uCTRL_CLK_EN                                :  1;\
            UNSG32 uCTRL_PSAMPLE                               :  2;\
            UNSG32 uCTRL_VSAMPLE                               :  1;\
            UNSG32 uCTRL_TRIMG                                 :  5;\
            UNSG32 uCTRL_TRIMO                                 :  6;\
            UNSG32 uCTRL_TSEN_DAT_LT                           :  5;\
            UNSG32 RSVDx0_b21                                  : 11;\
          }
    union { UNSG32 u32TSEN_CTRL;
            struct w32TSEN_CTRL;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32TSEN_STATUS_DATA_RDY(r32)                   _BFGET_(r32, 0, 0)
    #define   SET32TSEN_STATUS_DATA_RDY(r32,v)                 _BFSET_(r32, 0, 0,v)
    #define   GET16TSEN_STATUS_DATA_RDY(r16)                   _BFGET_(r16, 0, 0)
    #define   SET16TSEN_STATUS_DATA_RDY(r16,v)                 _BFSET_(r16, 0, 0,v)

    #define   GET32TSEN_STATUS_INT_EN(r32)                     _BFGET_(r32, 1, 1)
    #define   SET32TSEN_STATUS_INT_EN(r32,v)                   _BFSET_(r32, 1, 1,v)
    #define   GET16TSEN_STATUS_INT_EN(r16)                     _BFGET_(r16, 1, 1)
    #define   SET16TSEN_STATUS_INT_EN(r16,v)                   _BFSET_(r16, 1, 1,v)

    #define     w32TSEN_STATUS                                 {\
            UNSG32 uSTATUS_DATA_RDY                            :  1;\
            UNSG32 uSTATUS_INT_EN                              :  1;\
            UNSG32 RSVDx4_b2                                   : 30;\
          }
    union { UNSG32 u32TSEN_STATUS;
            struct w32TSEN_STATUS;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32TSEN_DATA_DATA(r32)                         _BFGET_(r32, 9, 0)
    #define   SET32TSEN_DATA_DATA(r32,v)                       _BFSET_(r32, 9, 0,v)
    #define   GET16TSEN_DATA_DATA(r16)                         _BFGET_(r16, 9, 0)
    #define   SET16TSEN_DATA_DATA(r16,v)                       _BFSET_(r16, 9, 0,v)

    #define     w32TSEN_DATA                                   {\
            UNSG32 uDATA_DATA                                  : 10;\
            UNSG32 RSVDx8_b10                                  : 22;\
          }
    union { UNSG32 u32TSEN_DATA;
            struct w32TSEN_DATA;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32TSEN_TSEN_CHK_CTRL_TSEN_DATA_MAX(r32)       _BFGET_(r32, 9, 0)
    #define   SET32TSEN_TSEN_CHK_CTRL_TSEN_DATA_MAX(r32,v)     _BFSET_(r32, 9, 0,v)
    #define   GET16TSEN_TSEN_CHK_CTRL_TSEN_DATA_MAX(r16)       _BFGET_(r16, 9, 0)
    #define   SET16TSEN_TSEN_CHK_CTRL_TSEN_DATA_MAX(r16,v)     _BFSET_(r16, 9, 0,v)

    #define   GET32TSEN_TSEN_CHK_CTRL_TSEN_DATA_MIN(r32)       _BFGET_(r32,19,10)
    #define   SET32TSEN_TSEN_CHK_CTRL_TSEN_DATA_MIN(r32,v)     _BFSET_(r32,19,10,v)

    #define   GET32TSEN_TSEN_CHK_CTRL_TSEN_OVERHEAT_SEL(r32)   _BFGET_(r32,20,20)
    #define   SET32TSEN_TSEN_CHK_CTRL_TSEN_OVERHEAT_SEL(r32,v) _BFSET_(r32,20,20,v)
    #define   GET16TSEN_TSEN_CHK_CTRL_TSEN_OVERHEAT_SEL(r16)   _BFGET_(r16, 4, 4)
    #define   SET16TSEN_TSEN_CHK_CTRL_TSEN_OVERHEAT_SEL(r16,v) _BFSET_(r16, 4, 4,v)

    #define     w32TSEN_TSEN_CHK_CTRL                          {\
            UNSG32 uTSEN_CHK_CTRL_TSEN_DATA_MAX                : 10;\
            UNSG32 uTSEN_CHK_CTRL_TSEN_DATA_MIN                : 10;\
            UNSG32 uTSEN_CHK_CTRL_TSEN_OVERHEAT_SEL            :  1;\
            UNSG32 RSVDxC_b21                                  : 11;\
          }
    union { UNSG32 u32TSEN_TSEN_CHK_CTRL;
            struct w32TSEN_TSEN_CHK_CTRL;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32TSEN_TSEN_DATA_STATUS_TSEN_MAX_FAIL(r32)    _BFGET_(r32, 0, 0)
    #define   SET32TSEN_TSEN_DATA_STATUS_TSEN_MAX_FAIL(r32,v)  _BFSET_(r32, 0, 0,v)
    #define   GET16TSEN_TSEN_DATA_STATUS_TSEN_MAX_FAIL(r16)    _BFGET_(r16, 0, 0)
    #define   SET16TSEN_TSEN_DATA_STATUS_TSEN_MAX_FAIL(r16,v)  _BFSET_(r16, 0, 0,v)

    #define   GET32TSEN_TSEN_DATA_STATUS_TSEN_MIN_FAIL(r32)    _BFGET_(r32, 1, 1)
    #define   SET32TSEN_TSEN_DATA_STATUS_TSEN_MIN_FAIL(r32,v)  _BFSET_(r32, 1, 1,v)
    #define   GET16TSEN_TSEN_DATA_STATUS_TSEN_MIN_FAIL(r16)    _BFGET_(r16, 1, 1)
    #define   SET16TSEN_TSEN_DATA_STATUS_TSEN_MIN_FAIL(r16,v)  _BFSET_(r16, 1, 1,v)

    #define     w32TSEN_TSEN_DATA_STATUS                       {\
            UNSG32 uTSEN_DATA_STATUS_TSEN_MAX_FAIL             :  1;\
            UNSG32 uTSEN_DATA_STATUS_TSEN_MIN_FAIL             :  1;\
            UNSG32 RSVDx10_b2                                  : 30;\
          }
    union { UNSG32 u32TSEN_TSEN_DATA_STATUS;
            struct w32TSEN_TSEN_DATA_STATUS;
          };
    ///////////////////////////////////////////////////////////
    } SIE_TSEN;

    typedef union  T32TSEN_CTRL
          { UNSG32 u32;
            struct w32TSEN_CTRL;
                 } T32TSEN_CTRL;
    typedef union  T32TSEN_STATUS
          { UNSG32 u32;
            struct w32TSEN_STATUS;
                 } T32TSEN_STATUS;
    typedef union  T32TSEN_DATA
          { UNSG32 u32;
            struct w32TSEN_DATA;
                 } T32TSEN_DATA;
    typedef union  T32TSEN_TSEN_CHK_CTRL
          { UNSG32 u32;
            struct w32TSEN_TSEN_CHK_CTRL;
                 } T32TSEN_TSEN_CHK_CTRL;
    typedef union  T32TSEN_TSEN_DATA_STATUS
          { UNSG32 u32;
            struct w32TSEN_TSEN_DATA_STATUS;
                 } T32TSEN_TSEN_DATA_STATUS;
    ///////////////////////////////////////////////////////////

    typedef union  TTSEN_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32TSEN_CTRL;
                   };
                 } TTSEN_CTRL;
    typedef union  TTSEN_STATUS
          { UNSG32 u32[1];
            struct {
            struct w32TSEN_STATUS;
                   };
                 } TTSEN_STATUS;
    typedef union  TTSEN_DATA
          { UNSG32 u32[1];
            struct {
            struct w32TSEN_DATA;
                   };
                 } TTSEN_DATA;
    typedef union  TTSEN_TSEN_CHK_CTRL
          { UNSG32 u32[1];
            struct {
            struct w32TSEN_TSEN_CHK_CTRL;
                   };
                 } TTSEN_TSEN_CHK_CTRL;
    typedef union  TTSEN_TSEN_DATA_STATUS
          { UNSG32 u32[1];
            struct {
            struct w32TSEN_TSEN_DATA_STATUS;
                   };
                 } TTSEN_TSEN_DATA_STATUS;

    ///////////////////////////////////////////////////////////
     SIGN32 TSEN_drvrd(SIE_TSEN *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 TSEN_drvwr(SIE_TSEN *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void TSEN_reset(SIE_TSEN *p);
     SIGN32 TSEN_cmp  (SIE_TSEN *p, SIE_TSEN *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define TSEN_check(p,pie,pfx,hLOG) TSEN_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define TSEN_print(p,    pfx,hLOG) TSEN_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: TSEN
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE SRAMPWR                                  (4,4)
///     # # ----------------------------------------------------------
///     @ 0x00000 ctrl                 (P-)
///               ###
///               * Control register
///               ###
///               %unsigned 1  SD                        0x0
///                                    : ON                        0x0
///                                    : SHUTDWN                   0x1
///                                                 ###
///                                                 * Shut down mode achieves highest leakage reduction without data retention
///                                                 ###
///               %unsigned 1  DSLP                      0x0
///                                    : ON                        0x0
///                                    : DEEPSLP                   0x1
///                                                 ###
///                                                 * Deep sleep mode powers down the most of peripheral circuit for leakage reduction and retains memory
///                                                 * array content with lower voltage
///                                                 ###
///               %unsigned 1  SLP                       0x0
///                                    : ON                        0x0
///                                    : SLEEP                     0x1
///                                                 ###
///                                                 * Sleep mode powers down most peripheral circuit for leakage reduction with data retention
///                                                 ###
///               %%        29         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:       4B, bits:       3b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_SRAMPWR
#define h_SRAMPWR (){}

    #define     RA_SRAMPWR_ctrl                                0x0000

    #define     BA_SRAMPWR_ctrl_SD                             0x0000
    #define     B16SRAMPWR_ctrl_SD                             0x0000
    #define   LSb32SRAMPWR_ctrl_SD                                0
    #define   LSb16SRAMPWR_ctrl_SD                                0
    #define       bSRAMPWR_ctrl_SD                             1
    #define   MSK32SRAMPWR_ctrl_SD                                0x00000001
    #define        SRAMPWR_ctrl_SD_ON                                       0x0
    #define        SRAMPWR_ctrl_SD_SHUTDWN                                  0x1

    #define     BA_SRAMPWR_ctrl_DSLP                           0x0000
    #define     B16SRAMPWR_ctrl_DSLP                           0x0000
    #define   LSb32SRAMPWR_ctrl_DSLP                              1
    #define   LSb16SRAMPWR_ctrl_DSLP                              1
    #define       bSRAMPWR_ctrl_DSLP                           1
    #define   MSK32SRAMPWR_ctrl_DSLP                              0x00000002
    #define        SRAMPWR_ctrl_DSLP_ON                                     0x0
    #define        SRAMPWR_ctrl_DSLP_DEEPSLP                                0x1

    #define     BA_SRAMPWR_ctrl_SLP                            0x0000
    #define     B16SRAMPWR_ctrl_SLP                            0x0000
    #define   LSb32SRAMPWR_ctrl_SLP                               2
    #define   LSb16SRAMPWR_ctrl_SLP                               2
    #define       bSRAMPWR_ctrl_SLP                            1
    #define   MSK32SRAMPWR_ctrl_SLP                               0x00000004
    #define        SRAMPWR_ctrl_SLP_ON                                      0x0
    #define        SRAMPWR_ctrl_SLP_SLEEP                                   0x1
    ///////////////////////////////////////////////////////////

    typedef struct SIE_SRAMPWR {
    ///////////////////////////////////////////////////////////
    #define   GET32SRAMPWR_ctrl_SD(r32)                        _BFGET_(r32, 0, 0)
    #define   SET32SRAMPWR_ctrl_SD(r32,v)                      _BFSET_(r32, 0, 0,v)
    #define   GET16SRAMPWR_ctrl_SD(r16)                        _BFGET_(r16, 0, 0)
    #define   SET16SRAMPWR_ctrl_SD(r16,v)                      _BFSET_(r16, 0, 0,v)

    #define   GET32SRAMPWR_ctrl_DSLP(r32)                      _BFGET_(r32, 1, 1)
    #define   SET32SRAMPWR_ctrl_DSLP(r32,v)                    _BFSET_(r32, 1, 1,v)
    #define   GET16SRAMPWR_ctrl_DSLP(r16)                      _BFGET_(r16, 1, 1)
    #define   SET16SRAMPWR_ctrl_DSLP(r16,v)                    _BFSET_(r16, 1, 1,v)

    #define   GET32SRAMPWR_ctrl_SLP(r32)                       _BFGET_(r32, 2, 2)
    #define   SET32SRAMPWR_ctrl_SLP(r32,v)                     _BFSET_(r32, 2, 2,v)
    #define   GET16SRAMPWR_ctrl_SLP(r16)                       _BFGET_(r16, 2, 2)
    #define   SET16SRAMPWR_ctrl_SLP(r16,v)                     _BFSET_(r16, 2, 2,v)

    #define     w32SRAMPWR_ctrl                                {\
            UNSG32 uctrl_SD                                    :  1;\
            UNSG32 uctrl_DSLP                                  :  1;\
            UNSG32 uctrl_SLP                                   :  1;\
            UNSG32 RSVDx0_b3                                   : 29;\
          }
    union { UNSG32 u32SRAMPWR_ctrl;
            struct w32SRAMPWR_ctrl;
          };
    ///////////////////////////////////////////////////////////
    } SIE_SRAMPWR;

    typedef union  T32SRAMPWR_ctrl
          { UNSG32 u32;
            struct w32SRAMPWR_ctrl;
                 } T32SRAMPWR_ctrl;
    ///////////////////////////////////////////////////////////

    typedef union  TSRAMPWR_ctrl
          { UNSG32 u32[1];
            struct {
            struct w32SRAMPWR_ctrl;
                   };
                 } TSRAMPWR_ctrl;

    ///////////////////////////////////////////////////////////
     SIGN32 SRAMPWR_drvrd(SIE_SRAMPWR *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 SRAMPWR_drvwr(SIE_SRAMPWR *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void SRAMPWR_reset(SIE_SRAMPWR *p);
     SIGN32 SRAMPWR_cmp  (SIE_SRAMPWR *p, SIE_SRAMPWR *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define SRAMPWR_check(p,pie,pfx,hLOG) SRAMPWR_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define SRAMPWR_print(p,    pfx,hLOG) SRAMPWR_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: SRAMPWR
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE SRAMRWTC                                 (4,4)
///     # # ----------------------------------------------------------
///     @ 0x00000 ctrl0                (P-)
///               ###
///               * Control register
///               ###
///               %unsigned 4  RF1P                      0x5
///                                    ###
///                                    * RTSEL [1:0] = 01 (default)
///                                    * WTSEL[3:2] = 01 (default)
///                                    ###
///               %unsigned 4  UHDRF1P                   0x9
///                                    ###
///                                    * RTSEL [1:0] = 01 (default)
///                                    * WTSEL[3:2] = 10 (default)
///                                    ###
///               %unsigned 8  RF2P                      0x35
///                                    ###
///                                    * RCT [1:0] = 01 (default)
///                                    * WCT [3:2] = 01 (default)
///                                    * KP[6:4]      = 011 (default)
///                                    * Bit7 not used
///                                    ###
///               %unsigned 8  UHDRF2P                   0x1
///                                    ###
///                                    * RTSEL [1:0] = 01 (default)
///                                    * WTSEL [3:2] = 00 (default)
///                                    * MTSEL [5:4] = 00 (default)
///                                    * Bit 7 and 8 not used
///                                    ###
///               %unsigned 8  UHDRF2P_ULVT              0x15
///                                    ###
///                                    * RTSEL [1:0] = 01 (default)
///                                    * WTSEL [3:2] = 01 (default)
///                                    * MTSEL [5:4] = 01 (default)
///                                    * Bit 7 and 8 not used
///                                    ###
///     @ 0x00004 ctrl1                (P-)
///               ###
///               * Control register
///               ###
///               %unsigned 4  SHDMBSR1P                 0x5
///                                    ###
///                                    * RTSEL[1:0] = 01 (default)
///                                    * WTSEL[3:2] = 01 (default)
///                                    ###
///               %unsigned 4  SHDSBSR1P                 0x1
///                                    ###
///                                    * RTSEL[1:0] = 01 (default)
///                                    * WTSEL[3:2] = 00 (default)
///                                    ###
///               %unsigned 4  SHCMBSR1P_SSEG            0x1
///                                    ###
///                                    * RTSEL[1:0] = 01 (default)
///                                    * WTSEL[3:2] = 00 (default)
///                                    ###
///               %unsigned 4  SHCMBSR1P_USEG            0x5
///                                    ###
///                                    * RTSEL[1:0] = 01 (default)
///                                    * WTSEL[3:2] = 01 (default)
///                                    ###
///               %unsigned 4  SHCSBSR1P                 0x5
///                                    ###
///                                    * RTSEL[1:0] = 01 (default)
///                                    * WTSEL[3:2] = 01 (default)
///                                    ###
///               %unsigned 4  SHCSBSR1P_CUSTM           0xD
///                                    ###
///                                    * RTSEL[1:0] = 01 (default)
///                                    * WTSEL[3:2] = 11 (default)
///                                    ###
///               %unsigned 4  SPSRAM_WT0                0x1
///                                    ###
///                                    * RTSEL[1:0] = 01 (default)
///                                    * WTSEL[3:2] = 00 (default)
///                                    ###
///               %unsigned 4  SPSRAM_WT1                0x5
///                                    ###
///                                    * RTSEL[1:0] = 01 (default)
///                                    * WTSEL[3:2] = 01 (default)
///                                    ###
///     @ 0x00008 ctrl2                (P-)
///               ###
///               * Control register
///               ###
///               %unsigned 4  L1CACHE                   0x0
///                                    ###
///                                    * MCR[1:0] = 00 (default)
///                                    * MCW[3:2] = 00 (default)
///                                    ###
///               %unsigned 4  DPSR2P                    0x5
///                                    ###
///                                    * RTSEL[1:0] = 01 (default)
///                                    * WTSEL[3:2] = 01 (default)
///                                    ###
///               %unsigned 8  ROM                       0x15
///                                    ###
///                                    * RTSEL[1:0] = 01 (default)
///                                    * PTSEL[3:2] = 01 (default)
///                                    * TRB[5:4]: 01
///                                    * TM[6]: 0
///                                    * Bit 7 not used
///                                    ###
///               %%        16         # Stuffing bits...
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:      12B, bits:      80b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_SRAMRWTC
#define h_SRAMRWTC (){}

    #define     RA_SRAMRWTC_ctrl0                              0x0000

    #define     BA_SRAMRWTC_ctrl0_RF1P                         0x0000
    #define     B16SRAMRWTC_ctrl0_RF1P                         0x0000
    #define   LSb32SRAMRWTC_ctrl0_RF1P                            0
    #define   LSb16SRAMRWTC_ctrl0_RF1P                            0
    #define       bSRAMRWTC_ctrl0_RF1P                         4
    #define   MSK32SRAMRWTC_ctrl0_RF1P                            0x0000000F

    #define     BA_SRAMRWTC_ctrl0_UHDRF1P                      0x0000
    #define     B16SRAMRWTC_ctrl0_UHDRF1P                      0x0000
    #define   LSb32SRAMRWTC_ctrl0_UHDRF1P                         4
    #define   LSb16SRAMRWTC_ctrl0_UHDRF1P                         4
    #define       bSRAMRWTC_ctrl0_UHDRF1P                      4
    #define   MSK32SRAMRWTC_ctrl0_UHDRF1P                         0x000000F0

    #define     BA_SRAMRWTC_ctrl0_RF2P                         0x0001
    #define     B16SRAMRWTC_ctrl0_RF2P                         0x0000
    #define   LSb32SRAMRWTC_ctrl0_RF2P                            8
    #define   LSb16SRAMRWTC_ctrl0_RF2P                            8
    #define       bSRAMRWTC_ctrl0_RF2P                         8
    #define   MSK32SRAMRWTC_ctrl0_RF2P                            0x0000FF00

    #define     BA_SRAMRWTC_ctrl0_UHDRF2P                      0x0002
    #define     B16SRAMRWTC_ctrl0_UHDRF2P                      0x0002
    #define   LSb32SRAMRWTC_ctrl0_UHDRF2P                         16
    #define   LSb16SRAMRWTC_ctrl0_UHDRF2P                         0
    #define       bSRAMRWTC_ctrl0_UHDRF2P                      8
    #define   MSK32SRAMRWTC_ctrl0_UHDRF2P                         0x00FF0000

    #define     BA_SRAMRWTC_ctrl0_UHDRF2P_ULVT                 0x0003
    #define     B16SRAMRWTC_ctrl0_UHDRF2P_ULVT                 0x0002
    #define   LSb32SRAMRWTC_ctrl0_UHDRF2P_ULVT                    24
    #define   LSb16SRAMRWTC_ctrl0_UHDRF2P_ULVT                    8
    #define       bSRAMRWTC_ctrl0_UHDRF2P_ULVT                 8
    #define   MSK32SRAMRWTC_ctrl0_UHDRF2P_ULVT                    0xFF000000
    ///////////////////////////////////////////////////////////
    #define     RA_SRAMRWTC_ctrl1                              0x0004

    #define     BA_SRAMRWTC_ctrl1_SHDMBSR1P                    0x0004
    #define     B16SRAMRWTC_ctrl1_SHDMBSR1P                    0x0004
    #define   LSb32SRAMRWTC_ctrl1_SHDMBSR1P                       0
    #define   LSb16SRAMRWTC_ctrl1_SHDMBSR1P                       0
    #define       bSRAMRWTC_ctrl1_SHDMBSR1P                    4
    #define   MSK32SRAMRWTC_ctrl1_SHDMBSR1P                       0x0000000F

    #define     BA_SRAMRWTC_ctrl1_SHDSBSR1P                    0x0004
    #define     B16SRAMRWTC_ctrl1_SHDSBSR1P                    0x0004
    #define   LSb32SRAMRWTC_ctrl1_SHDSBSR1P                       4
    #define   LSb16SRAMRWTC_ctrl1_SHDSBSR1P                       4
    #define       bSRAMRWTC_ctrl1_SHDSBSR1P                    4
    #define   MSK32SRAMRWTC_ctrl1_SHDSBSR1P                       0x000000F0

    #define     BA_SRAMRWTC_ctrl1_SHCMBSR1P_SSEG               0x0005
    #define     B16SRAMRWTC_ctrl1_SHCMBSR1P_SSEG               0x0004
    #define   LSb32SRAMRWTC_ctrl1_SHCMBSR1P_SSEG                  8
    #define   LSb16SRAMRWTC_ctrl1_SHCMBSR1P_SSEG                  8
    #define       bSRAMRWTC_ctrl1_SHCMBSR1P_SSEG               4
    #define   MSK32SRAMRWTC_ctrl1_SHCMBSR1P_SSEG                  0x00000F00

    #define     BA_SRAMRWTC_ctrl1_SHCMBSR1P_USEG               0x0005
    #define     B16SRAMRWTC_ctrl1_SHCMBSR1P_USEG               0x0004
    #define   LSb32SRAMRWTC_ctrl1_SHCMBSR1P_USEG                  12
    #define   LSb16SRAMRWTC_ctrl1_SHCMBSR1P_USEG                  12
    #define       bSRAMRWTC_ctrl1_SHCMBSR1P_USEG               4
    #define   MSK32SRAMRWTC_ctrl1_SHCMBSR1P_USEG                  0x0000F000

    #define     BA_SRAMRWTC_ctrl1_SHCSBSR1P                    0x0006
    #define     B16SRAMRWTC_ctrl1_SHCSBSR1P                    0x0006
    #define   LSb32SRAMRWTC_ctrl1_SHCSBSR1P                       16
    #define   LSb16SRAMRWTC_ctrl1_SHCSBSR1P                       0
    #define       bSRAMRWTC_ctrl1_SHCSBSR1P                    4
    #define   MSK32SRAMRWTC_ctrl1_SHCSBSR1P                       0x000F0000

    #define     BA_SRAMRWTC_ctrl1_SHCSBSR1P_CUSTM              0x0006
    #define     B16SRAMRWTC_ctrl1_SHCSBSR1P_CUSTM              0x0006
    #define   LSb32SRAMRWTC_ctrl1_SHCSBSR1P_CUSTM                 20
    #define   LSb16SRAMRWTC_ctrl1_SHCSBSR1P_CUSTM                 4
    #define       bSRAMRWTC_ctrl1_SHCSBSR1P_CUSTM              4
    #define   MSK32SRAMRWTC_ctrl1_SHCSBSR1P_CUSTM                 0x00F00000

    #define     BA_SRAMRWTC_ctrl1_SPSRAM_WT0                   0x0007
    #define     B16SRAMRWTC_ctrl1_SPSRAM_WT0                   0x0006
    #define   LSb32SRAMRWTC_ctrl1_SPSRAM_WT0                      24
    #define   LSb16SRAMRWTC_ctrl1_SPSRAM_WT0                      8
    #define       bSRAMRWTC_ctrl1_SPSRAM_WT0                   4
    #define   MSK32SRAMRWTC_ctrl1_SPSRAM_WT0                      0x0F000000

    #define     BA_SRAMRWTC_ctrl1_SPSRAM_WT1                   0x0007
    #define     B16SRAMRWTC_ctrl1_SPSRAM_WT1                   0x0006
    #define   LSb32SRAMRWTC_ctrl1_SPSRAM_WT1                      28
    #define   LSb16SRAMRWTC_ctrl1_SPSRAM_WT1                      12
    #define       bSRAMRWTC_ctrl1_SPSRAM_WT1                   4
    #define   MSK32SRAMRWTC_ctrl1_SPSRAM_WT1                      0xF0000000
    ///////////////////////////////////////////////////////////
    #define     RA_SRAMRWTC_ctrl2                              0x0008

    #define     BA_SRAMRWTC_ctrl2_L1CACHE                      0x0008
    #define     B16SRAMRWTC_ctrl2_L1CACHE                      0x0008
    #define   LSb32SRAMRWTC_ctrl2_L1CACHE                         0
    #define   LSb16SRAMRWTC_ctrl2_L1CACHE                         0
    #define       bSRAMRWTC_ctrl2_L1CACHE                      4
    #define   MSK32SRAMRWTC_ctrl2_L1CACHE                         0x0000000F

    #define     BA_SRAMRWTC_ctrl2_DPSR2P                       0x0008
    #define     B16SRAMRWTC_ctrl2_DPSR2P                       0x0008
    #define   LSb32SRAMRWTC_ctrl2_DPSR2P                          4
    #define   LSb16SRAMRWTC_ctrl2_DPSR2P                          4
    #define       bSRAMRWTC_ctrl2_DPSR2P                       4
    #define   MSK32SRAMRWTC_ctrl2_DPSR2P                          0x000000F0

    #define     BA_SRAMRWTC_ctrl2_ROM                          0x0009
    #define     B16SRAMRWTC_ctrl2_ROM                          0x0008
    #define   LSb32SRAMRWTC_ctrl2_ROM                             8
    #define   LSb16SRAMRWTC_ctrl2_ROM                             8
    #define       bSRAMRWTC_ctrl2_ROM                          8
    #define   MSK32SRAMRWTC_ctrl2_ROM                             0x0000FF00
    ///////////////////////////////////////////////////////////

    typedef struct SIE_SRAMRWTC {
    ///////////////////////////////////////////////////////////
    #define   GET32SRAMRWTC_ctrl0_RF1P(r32)                    _BFGET_(r32, 3, 0)
    #define   SET32SRAMRWTC_ctrl0_RF1P(r32,v)                  _BFSET_(r32, 3, 0,v)
    #define   GET16SRAMRWTC_ctrl0_RF1P(r16)                    _BFGET_(r16, 3, 0)
    #define   SET16SRAMRWTC_ctrl0_RF1P(r16,v)                  _BFSET_(r16, 3, 0,v)

    #define   GET32SRAMRWTC_ctrl0_UHDRF1P(r32)                 _BFGET_(r32, 7, 4)
    #define   SET32SRAMRWTC_ctrl0_UHDRF1P(r32,v)               _BFSET_(r32, 7, 4,v)
    #define   GET16SRAMRWTC_ctrl0_UHDRF1P(r16)                 _BFGET_(r16, 7, 4)
    #define   SET16SRAMRWTC_ctrl0_UHDRF1P(r16,v)               _BFSET_(r16, 7, 4,v)

    #define   GET32SRAMRWTC_ctrl0_RF2P(r32)                    _BFGET_(r32,15, 8)
    #define   SET32SRAMRWTC_ctrl0_RF2P(r32,v)                  _BFSET_(r32,15, 8,v)
    #define   GET16SRAMRWTC_ctrl0_RF2P(r16)                    _BFGET_(r16,15, 8)
    #define   SET16SRAMRWTC_ctrl0_RF2P(r16,v)                  _BFSET_(r16,15, 8,v)

    #define   GET32SRAMRWTC_ctrl0_UHDRF2P(r32)                 _BFGET_(r32,23,16)
    #define   SET32SRAMRWTC_ctrl0_UHDRF2P(r32,v)               _BFSET_(r32,23,16,v)
    #define   GET16SRAMRWTC_ctrl0_UHDRF2P(r16)                 _BFGET_(r16, 7, 0)
    #define   SET16SRAMRWTC_ctrl0_UHDRF2P(r16,v)               _BFSET_(r16, 7, 0,v)

    #define   GET32SRAMRWTC_ctrl0_UHDRF2P_ULVT(r32)            _BFGET_(r32,31,24)
    #define   SET32SRAMRWTC_ctrl0_UHDRF2P_ULVT(r32,v)          _BFSET_(r32,31,24,v)
    #define   GET16SRAMRWTC_ctrl0_UHDRF2P_ULVT(r16)            _BFGET_(r16,15, 8)
    #define   SET16SRAMRWTC_ctrl0_UHDRF2P_ULVT(r16,v)          _BFSET_(r16,15, 8,v)

    #define     w32SRAMRWTC_ctrl0                              {\
            UNSG32 uctrl0_RF1P                                 :  4;\
            UNSG32 uctrl0_UHDRF1P                              :  4;\
            UNSG32 uctrl0_RF2P                                 :  8;\
            UNSG32 uctrl0_UHDRF2P                              :  8;\
            UNSG32 uctrl0_UHDRF2P_ULVT                         :  8;\
          }
    union { UNSG32 u32SRAMRWTC_ctrl0;
            struct w32SRAMRWTC_ctrl0;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32SRAMRWTC_ctrl1_SHDMBSR1P(r32)               _BFGET_(r32, 3, 0)
    #define   SET32SRAMRWTC_ctrl1_SHDMBSR1P(r32,v)             _BFSET_(r32, 3, 0,v)
    #define   GET16SRAMRWTC_ctrl1_SHDMBSR1P(r16)               _BFGET_(r16, 3, 0)
    #define   SET16SRAMRWTC_ctrl1_SHDMBSR1P(r16,v)             _BFSET_(r16, 3, 0,v)

    #define   GET32SRAMRWTC_ctrl1_SHDSBSR1P(r32)               _BFGET_(r32, 7, 4)
    #define   SET32SRAMRWTC_ctrl1_SHDSBSR1P(r32,v)             _BFSET_(r32, 7, 4,v)
    #define   GET16SRAMRWTC_ctrl1_SHDSBSR1P(r16)               _BFGET_(r16, 7, 4)
    #define   SET16SRAMRWTC_ctrl1_SHDSBSR1P(r16,v)             _BFSET_(r16, 7, 4,v)

    #define   GET32SRAMRWTC_ctrl1_SHCMBSR1P_SSEG(r32)          _BFGET_(r32,11, 8)
    #define   SET32SRAMRWTC_ctrl1_SHCMBSR1P_SSEG(r32,v)        _BFSET_(r32,11, 8,v)
    #define   GET16SRAMRWTC_ctrl1_SHCMBSR1P_SSEG(r16)          _BFGET_(r16,11, 8)
    #define   SET16SRAMRWTC_ctrl1_SHCMBSR1P_SSEG(r16,v)        _BFSET_(r16,11, 8,v)

    #define   GET32SRAMRWTC_ctrl1_SHCMBSR1P_USEG(r32)          _BFGET_(r32,15,12)
    #define   SET32SRAMRWTC_ctrl1_SHCMBSR1P_USEG(r32,v)        _BFSET_(r32,15,12,v)
    #define   GET16SRAMRWTC_ctrl1_SHCMBSR1P_USEG(r16)          _BFGET_(r16,15,12)
    #define   SET16SRAMRWTC_ctrl1_SHCMBSR1P_USEG(r16,v)        _BFSET_(r16,15,12,v)

    #define   GET32SRAMRWTC_ctrl1_SHCSBSR1P(r32)               _BFGET_(r32,19,16)
    #define   SET32SRAMRWTC_ctrl1_SHCSBSR1P(r32,v)             _BFSET_(r32,19,16,v)
    #define   GET16SRAMRWTC_ctrl1_SHCSBSR1P(r16)               _BFGET_(r16, 3, 0)
    #define   SET16SRAMRWTC_ctrl1_SHCSBSR1P(r16,v)             _BFSET_(r16, 3, 0,v)

    #define   GET32SRAMRWTC_ctrl1_SHCSBSR1P_CUSTM(r32)         _BFGET_(r32,23,20)
    #define   SET32SRAMRWTC_ctrl1_SHCSBSR1P_CUSTM(r32,v)       _BFSET_(r32,23,20,v)
    #define   GET16SRAMRWTC_ctrl1_SHCSBSR1P_CUSTM(r16)         _BFGET_(r16, 7, 4)
    #define   SET16SRAMRWTC_ctrl1_SHCSBSR1P_CUSTM(r16,v)       _BFSET_(r16, 7, 4,v)

    #define   GET32SRAMRWTC_ctrl1_SPSRAM_WT0(r32)              _BFGET_(r32,27,24)
    #define   SET32SRAMRWTC_ctrl1_SPSRAM_WT0(r32,v)            _BFSET_(r32,27,24,v)
    #define   GET16SRAMRWTC_ctrl1_SPSRAM_WT0(r16)              _BFGET_(r16,11, 8)
    #define   SET16SRAMRWTC_ctrl1_SPSRAM_WT0(r16,v)            _BFSET_(r16,11, 8,v)

    #define   GET32SRAMRWTC_ctrl1_SPSRAM_WT1(r32)              _BFGET_(r32,31,28)
    #define   SET32SRAMRWTC_ctrl1_SPSRAM_WT1(r32,v)            _BFSET_(r32,31,28,v)
    #define   GET16SRAMRWTC_ctrl1_SPSRAM_WT1(r16)              _BFGET_(r16,15,12)
    #define   SET16SRAMRWTC_ctrl1_SPSRAM_WT1(r16,v)            _BFSET_(r16,15,12,v)

    #define     w32SRAMRWTC_ctrl1                              {\
            UNSG32 uctrl1_SHDMBSR1P                            :  4;\
            UNSG32 uctrl1_SHDSBSR1P                            :  4;\
            UNSG32 uctrl1_SHCMBSR1P_SSEG                       :  4;\
            UNSG32 uctrl1_SHCMBSR1P_USEG                       :  4;\
            UNSG32 uctrl1_SHCSBSR1P                            :  4;\
            UNSG32 uctrl1_SHCSBSR1P_CUSTM                      :  4;\
            UNSG32 uctrl1_SPSRAM_WT0                           :  4;\
            UNSG32 uctrl1_SPSRAM_WT1                           :  4;\
          }
    union { UNSG32 u32SRAMRWTC_ctrl1;
            struct w32SRAMRWTC_ctrl1;
          };
    ///////////////////////////////////////////////////////////
    #define   GET32SRAMRWTC_ctrl2_L1CACHE(r32)                 _BFGET_(r32, 3, 0)
    #define   SET32SRAMRWTC_ctrl2_L1CACHE(r32,v)               _BFSET_(r32, 3, 0,v)
    #define   GET16SRAMRWTC_ctrl2_L1CACHE(r16)                 _BFGET_(r16, 3, 0)
    #define   SET16SRAMRWTC_ctrl2_L1CACHE(r16,v)               _BFSET_(r16, 3, 0,v)

    #define   GET32SRAMRWTC_ctrl2_DPSR2P(r32)                  _BFGET_(r32, 7, 4)
    #define   SET32SRAMRWTC_ctrl2_DPSR2P(r32,v)                _BFSET_(r32, 7, 4,v)
    #define   GET16SRAMRWTC_ctrl2_DPSR2P(r16)                  _BFGET_(r16, 7, 4)
    #define   SET16SRAMRWTC_ctrl2_DPSR2P(r16,v)                _BFSET_(r16, 7, 4,v)

    #define   GET32SRAMRWTC_ctrl2_ROM(r32)                     _BFGET_(r32,15, 8)
    #define   SET32SRAMRWTC_ctrl2_ROM(r32,v)                   _BFSET_(r32,15, 8,v)
    #define   GET16SRAMRWTC_ctrl2_ROM(r16)                     _BFGET_(r16,15, 8)
    #define   SET16SRAMRWTC_ctrl2_ROM(r16,v)                   _BFSET_(r16,15, 8,v)

    #define     w32SRAMRWTC_ctrl2                              {\
            UNSG32 uctrl2_L1CACHE                              :  4;\
            UNSG32 uctrl2_DPSR2P                               :  4;\
            UNSG32 uctrl2_ROM                                  :  8;\
            UNSG32 RSVDx8_b16                                  : 16;\
          }
    union { UNSG32 u32SRAMRWTC_ctrl2;
            struct w32SRAMRWTC_ctrl2;
          };
    ///////////////////////////////////////////////////////////
    } SIE_SRAMRWTC;

    typedef union  T32SRAMRWTC_ctrl0
          { UNSG32 u32;
            struct w32SRAMRWTC_ctrl0;
                 } T32SRAMRWTC_ctrl0;
    typedef union  T32SRAMRWTC_ctrl1
          { UNSG32 u32;
            struct w32SRAMRWTC_ctrl1;
                 } T32SRAMRWTC_ctrl1;
    typedef union  T32SRAMRWTC_ctrl2
          { UNSG32 u32;
            struct w32SRAMRWTC_ctrl2;
                 } T32SRAMRWTC_ctrl2;
    ///////////////////////////////////////////////////////////

    typedef union  TSRAMRWTC_ctrl0
          { UNSG32 u32[1];
            struct {
            struct w32SRAMRWTC_ctrl0;
                   };
                 } TSRAMRWTC_ctrl0;
    typedef union  TSRAMRWTC_ctrl1
          { UNSG32 u32[1];
            struct {
            struct w32SRAMRWTC_ctrl1;
                   };
                 } TSRAMRWTC_ctrl1;
    typedef union  TSRAMRWTC_ctrl2
          { UNSG32 u32[1];
            struct {
            struct w32SRAMRWTC_ctrl2;
                   };
                 } TSRAMRWTC_ctrl2;

    ///////////////////////////////////////////////////////////
     SIGN32 SRAMRWTC_drvrd(SIE_SRAMRWTC *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 SRAMRWTC_drvwr(SIE_SRAMRWTC *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void SRAMRWTC_reset(SIE_SRAMRWTC *p);
     SIGN32 SRAMRWTC_cmp  (SIE_SRAMRWTC *p, SIE_SRAMRWTC *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define SRAMRWTC_check(p,pie,pfx,hLOG) SRAMRWTC_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define SRAMRWTC_print(p,    pfx,hLOG) SRAMRWTC_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: SRAMRWTC
////////////////////////////////////////////////////////////

//////
/// 
/// $INTERFACE CPU_WRP                 biu              (4,4)
///     # # ----------------------------------------------------------
///     @ 0x00000 CPU_REG              (P)
///     # 0x00000 CPU_REG              
///               $CPU_REG             CPU_REG           REG          
///     @ 0x000F4                      (P)
///     # 0x000F4 RWTC                 
///               $SRAMRWTC            RWTC              REG          
///     @ 0x00100                      (P)
///     # 0x00100 TSEN                 
///               $TSEN                TSEN              REG          
///     @ 0x00114                      (W-)
///     #         # Stuffing bytes...
///               %% 14176
///     @ 0x00800 CFG64_REG            (P)
///     # 0x00800 CFG64_REG            
///               $CFG64_REG           CFG64_REG         REG          
///     @ 0x00820                      (W-)
///     #         # Stuffing bytes...
///               %% 16128
///     @ 0x01000 TIMER_REG            (P)
///     # 0x01000 TIMER_REG            
///               $TIMER_REG           TIMER_REG         REG          
///     @ 0x01030                      (W-)
///     #         # Stuffing bytes...
///               %% 32384
///     @ 0x02000 PLL_REG              (P)
///     # 0x02000 PLL_REG              
///               $abipll              PLL_REG           REG          
///     # # ----------------------------------------------------------
/// $ENDOFINTERFACE  # size:    8224B, bits:    1184b, padding:     0B
////////////////////////////////////////////////////////////
#ifndef h_CPU_WRP
#define h_CPU_WRP (){}

    #define     RA_CPU_WRP_CPU_REG                             0x0000
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_WRP_RWTC                                0x00F4
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_WRP_TSEN                                0x0100
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_WRP_CFG64_REG                           0x0800
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_WRP_TIMER_REG                           0x1000
    ///////////////////////////////////////////////////////////
    #define     RA_CPU_WRP_PLL_REG                             0x2000
    ///////////////////////////////////////////////////////////

    typedef struct SIE_CPU_WRP {
    ///////////////////////////////////////////////////////////
              SIE_CPU_REG                                      ie_CPU_REG;
    ///////////////////////////////////////////////////////////
              SIE_SRAMRWTC                                     ie_RWTC;
    ///////////////////////////////////////////////////////////
              SIE_TSEN                                         ie_TSEN;
    ///////////////////////////////////////////////////////////
             UNSG8 RSVDx114                                    [1772];
    ///////////////////////////////////////////////////////////
              SIE_CFG64_REG                                    ie_CFG64_REG;
    ///////////////////////////////////////////////////////////
             UNSG8 RSVDx820                                    [2016];
    ///////////////////////////////////////////////////////////
              SIE_TIMER_REG                                    ie_TIMER_REG;
    ///////////////////////////////////////////////////////////
             UNSG8 RSVDx1030                                   [4048];
    ///////////////////////////////////////////////////////////
              SIE_abipll                                       ie_PLL_REG;
    ///////////////////////////////////////////////////////////
    } SIE_CPU_WRP;

    ///////////////////////////////////////////////////////////
     SIGN32 CPU_WRP_drvrd(SIE_CPU_WRP *p, UNSG32 base, SIGN32 mem, SIGN32 tst);
     SIGN32 CPU_WRP_drvwr(SIE_CPU_WRP *p, UNSG32 base, SIGN32 mem, SIGN32 tst, UNSG32 *pcmd);
       void CPU_WRP_reset(SIE_CPU_WRP *p);
     SIGN32 CPU_WRP_cmp  (SIE_CPU_WRP *p, SIE_CPU_WRP *pie, char *pfx, void *hLOG, SIGN32 mem, SIGN32 tst);
    #define CPU_WRP_check(p,pie,pfx,hLOG) CPU_WRP_cmp(p,pie,pfx,(void*)(hLOG),0,0)
    #define CPU_WRP_print(p,    pfx,hLOG) CPU_WRP_cmp(p,0,  pfx,(void*)(hLOG),0,0)

#endif
//////
/// ENDOFINTERFACE: CPU_WRP
////////////////////////////////////////////////////////////



#ifdef __cplusplus
  }
#endif
#pragma  pack()

#endif
//////
/// ENDOFFILE: cpu_wrp.h
////////////////////////////////////////////////////////////

