{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523367128460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523367128461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 22:32:08 2018 " "Processing started: Tue Apr 10 22:32:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523367128461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523367128461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digitalWatch -c digitalWatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off digitalWatch -c digitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523367128461 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523367128910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/vhdl_source/digitalwatch/source/sec_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/vhdl_source/digitalwatch/source/sec_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sec_gen-BEH " "Found design unit 1: sec_gen-BEH" {  } { { "../source/sec_gen.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/sec_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523367129423 ""} { "Info" "ISGN_ENTITY_NAME" "1 sec_gen " "Found entity 1: sec_gen" {  } { { "../source/sec_gen.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/sec_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523367129423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523367129423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/vhdl_source/digitalwatch/source/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/vhdl_source/digitalwatch/source/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-BEH " "Found design unit 1: multiplexer-BEH" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523367129428 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/multiplexer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523367129428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523367129428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/vhdl_source/digitalwatch/source/fnd_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/vhdl_source/digitalwatch/source/fnd_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fnd_decoder-beh " "Found design unit 1: fnd_decoder-beh" {  } { { "../source/fnd_decoder.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/fnd_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523367129432 ""} { "Info" "ISGN_ENTITY_NAME" "1 fnd_decoder " "Found entity 1: fnd_decoder" {  } { { "../source/fnd_decoder.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/fnd_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523367129432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523367129432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/vhdl_source/digitalwatch/source/counter_60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/vhdl_source/digitalwatch/source/counter_60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_60-BEH " "Found design unit 1: counter_60-BEH" {  } { { "../source/counter_60.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/counter_60.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523367129438 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_60 " "Found entity 1: counter_60" {  } { { "../source/counter_60.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/counter_60.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523367129438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523367129438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/vhdl_source/digitalwatch/source/counter_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/vhdl_source/digitalwatch/source/counter_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_12-BEH " "Found design unit 1: counter_12-BEH" {  } { { "../source/counter_12.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/counter_12.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523367129444 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_12 " "Found entity 1: counter_12" {  } { { "../source/counter_12.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/counter_12.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523367129444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523367129444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digitalwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digitalWatch " "Found entity 1: digitalWatch" {  } { { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523367129448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523367129448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digitalWatch " "Elaborating entity \"digitalWatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523367129485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd_decoder fnd_decoder:U_fnd_hr_one " "Elaborating entity \"fnd_decoder\" for hierarchy \"fnd_decoder:U_fnd_hr_one\"" {  } { { "digitalWatch.bdf" "U_fnd_hr_one" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 480 848 1040 560 "U_fnd_hr_one" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523367129509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_12 counter_12:U_cnt_hr " "Elaborating entity \"counter_12\" for hierarchy \"counter_12:U_cnt_hr\"" {  } { { "digitalWatch.bdf" "U_cnt_hr" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 520 544 720 600 "U_cnt_hr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523367129524 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_one counter_12.vhd(51) " "VHDL Process Statement warning at counter_12.vhd(51): signal \"count_one\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/counter_12.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/counter_12.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523367129525 "|digitalWatch|counter_12:U_cnt_hr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_ten counter_12.vhd(52) " "VHDL Process Statement warning at counter_12.vhd(52): signal \"count_ten\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/counter_12.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/counter_12.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523367129525 "|digitalWatch|counter_12:U_cnt_hr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:U_hr_mux " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:U_hr_mux\"" {  } { { "digitalWatch.bdf" "U_hr_mux" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 536 272 400 648 "U_hr_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523367129536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_60 counter_60:U_cnt_min " "Elaborating entity \"counter_60\" for hierarchy \"counter_60:U_cnt_min\"" {  } { { "digitalWatch.bdf" "U_cnt_min" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 360 544 720 472 "U_cnt_min" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523367129546 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_carry counter_60.vhd(56) " "VHDL Process Statement warning at counter_60.vhd(56): signal \"count_carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/counter_60.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/counter_60.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523367129546 "|digitalWatch|counter_60:U_cnt_min"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_one counter_60.vhd(57) " "VHDL Process Statement warning at counter_60.vhd(57): signal \"count_one\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/counter_60.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/counter_60.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523367129547 "|digitalWatch|counter_60:U_cnt_min"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_ten counter_60.vhd(58) " "VHDL Process Statement warning at counter_60.vhd(58): signal \"count_ten\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/counter_60.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/counter_60.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523367129547 "|digitalWatch|counter_60:U_cnt_min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec_gen sec_gen:U_sec_gen " "Elaborating entity \"sec_gen\" for hierarchy \"sec_gen:U_sec_gen\"" {  } { { "digitalWatch.bdf" "U_sec_gen" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 80 272 424 160 "U_sec_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523367129580 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "multiplexer:U_sec_mux\|Y " "Converted tri-state buffer \"multiplexer:U_sec_mux\|Y\" feeding internal logic into a wire" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/multiplexer.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1523367129735 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "multiplexer:U_min_mux\|Y " "Converted tri-state buffer \"multiplexer:U_min_mux\|Y\" feeding internal logic into a wire" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/multiplexer.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1523367129735 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "multiplexer:U_hr_mux\|Y " "Converted tri-state buffer \"multiplexer:U_hr_mux\|Y\" feeding internal logic into a wire" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/multiplexer.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1523367129735 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1523367129735 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "multiplexer:U_hr_mux\|Y~synth " "Found clock multiplexer multiplexer:U_hr_mux\|Y~synth" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/multiplexer.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1523367129795 "|digitalWatch|multiplexer:U_hr_mux|Y"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "multiplexer:U_min_mux\|Y~synth " "Found clock multiplexer multiplexer:U_min_mux\|Y~synth" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/multiplexer.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1523367129795 "|digitalWatch|multiplexer:U_min_mux|Y"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "multiplexer:U_sec_mux\|Y~synth " "Found clock multiplexer multiplexer:U_sec_mux\|Y~synth" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/multiplexer.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1523367129795 "|digitalWatch|multiplexer:U_sec_mux|Y"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1523367129795 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/counter_12.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/counter_12.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1523367130199 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1523367130199 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523367130525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523367130525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523367130577 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523367130577 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523367130577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523367130577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523367130601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 22:32:10 2018 " "Processing ended: Tue Apr 10 22:32:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523367130601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523367130601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523367130601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523367130601 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523367131834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523367131835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 22:32:11 2018 " "Processing started: Tue Apr 10 22:32:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523367131835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1523367131835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digitalWatch -c digitalWatch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off digitalWatch -c digitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1523367131835 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1523367131988 ""}
{ "Info" "0" "" "Project  = digitalWatch" {  } {  } 0 0 "Project  = digitalWatch" 0 0 "Fitter" 0 0 1523367131989 ""}
{ "Info" "0" "" "Revision = digitalWatch" {  } {  } 0 0 "Revision = digitalWatch" 0 0 "Fitter" 0 0 1523367131989 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1523367132053 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digitalWatch EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"digitalWatch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523367132061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523367132102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523367132103 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523367132186 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1523367132198 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523367132819 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523367132819 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1523367132819 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523367132821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523367132821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523367132821 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1523367132821 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "No exact pin location assignment(s) for 48 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_hr_one\[6\] " "Pin fnd_hr_one\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_hr_one[6] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 504 1072 1249 520 "fnd_hr_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_hr_one[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_hr_one\[5\] " "Pin fnd_hr_one\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_hr_one[5] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 504 1072 1249 520 "fnd_hr_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_hr_one[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_hr_one\[4\] " "Pin fnd_hr_one\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_hr_one[4] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 504 1072 1249 520 "fnd_hr_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_hr_one[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_hr_one\[3\] " "Pin fnd_hr_one\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_hr_one[3] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 504 1072 1249 520 "fnd_hr_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_hr_one[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_hr_one\[2\] " "Pin fnd_hr_one\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_hr_one[2] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 504 1072 1249 520 "fnd_hr_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_hr_one[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_hr_one\[1\] " "Pin fnd_hr_one\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_hr_one[1] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 504 1072 1249 520 "fnd_hr_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_hr_one[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_hr_one\[0\] " "Pin fnd_hr_one\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_hr_one[0] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 504 1072 1249 520 "fnd_hr_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_hr_one[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_hr_ten\[6\] " "Pin fnd_hr_ten\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_hr_ten[6] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 584 1072 1248 600 "fnd_hr_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_hr_ten[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_hr_ten\[5\] " "Pin fnd_hr_ten\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_hr_ten[5] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 584 1072 1248 600 "fnd_hr_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_hr_ten[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_hr_ten\[4\] " "Pin fnd_hr_ten\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_hr_ten[4] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 584 1072 1248 600 "fnd_hr_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_hr_ten[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_hr_ten\[3\] " "Pin fnd_hr_ten\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_hr_ten[3] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 584 1072 1248 600 "fnd_hr_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_hr_ten[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_hr_ten\[2\] " "Pin fnd_hr_ten\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_hr_ten[2] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 584 1072 1248 600 "fnd_hr_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_hr_ten[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_hr_ten\[1\] " "Pin fnd_hr_ten\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_hr_ten[1] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 584 1072 1248 600 "fnd_hr_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_hr_ten[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_hr_ten\[0\] " "Pin fnd_hr_ten\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_hr_ten[0] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 584 1072 1248 600 "fnd_hr_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_hr_ten[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_min_one\[6\] " "Pin fnd_min_one\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_min_one[6] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 344 1072 1257 360 "fnd_min_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_min_one[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_min_one\[5\] " "Pin fnd_min_one\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_min_one[5] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 344 1072 1257 360 "fnd_min_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_min_one[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_min_one\[4\] " "Pin fnd_min_one\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_min_one[4] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 344 1072 1257 360 "fnd_min_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_min_one[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_min_one\[3\] " "Pin fnd_min_one\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_min_one[3] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 344 1072 1257 360 "fnd_min_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_min_one[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_min_one\[2\] " "Pin fnd_min_one\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_min_one[2] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 344 1072 1257 360 "fnd_min_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_min_one[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_min_one\[1\] " "Pin fnd_min_one\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_min_one[1] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 344 1072 1257 360 "fnd_min_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_min_one[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_min_one\[0\] " "Pin fnd_min_one\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_min_one[0] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 344 1072 1257 360 "fnd_min_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_min_one[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_min_ten\[6\] " "Pin fnd_min_ten\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_min_ten[6] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 424 1072 1255 440 "fnd_min_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_min_ten[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_min_ten\[5\] " "Pin fnd_min_ten\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_min_ten[5] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 424 1072 1255 440 "fnd_min_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_min_ten[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_min_ten\[4\] " "Pin fnd_min_ten\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_min_ten[4] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 424 1072 1255 440 "fnd_min_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_min_ten[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_min_ten\[3\] " "Pin fnd_min_ten\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_min_ten[3] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 424 1072 1255 440 "fnd_min_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_min_ten[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_min_ten\[2\] " "Pin fnd_min_ten\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_min_ten[2] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 424 1072 1255 440 "fnd_min_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_min_ten[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_min_ten\[1\] " "Pin fnd_min_ten\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_min_ten[1] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 424 1072 1255 440 "fnd_min_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_min_ten[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_min_ten\[0\] " "Pin fnd_min_ten\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_min_ten[0] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 424 1072 1255 440 "fnd_min_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_min_ten[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_sec_one\[6\] " "Pin fnd_sec_one\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_sec_one[6] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 184 1072 1257 200 "fnd_sec_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_sec_one[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_sec_one\[5\] " "Pin fnd_sec_one\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_sec_one[5] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 184 1072 1257 200 "fnd_sec_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_sec_one[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_sec_one\[4\] " "Pin fnd_sec_one\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_sec_one[4] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 184 1072 1257 200 "fnd_sec_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_sec_one[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_sec_one\[3\] " "Pin fnd_sec_one\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_sec_one[3] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 184 1072 1257 200 "fnd_sec_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_sec_one[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_sec_one\[2\] " "Pin fnd_sec_one\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_sec_one[2] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 184 1072 1257 200 "fnd_sec_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_sec_one[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_sec_one\[1\] " "Pin fnd_sec_one\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_sec_one[1] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 184 1072 1257 200 "fnd_sec_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_sec_one[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_sec_one\[0\] " "Pin fnd_sec_one\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_sec_one[0] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 184 1072 1257 200 "fnd_sec_one" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_sec_one[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_sec_ten\[6\] " "Pin fnd_sec_ten\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_sec_ten[6] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 264 1072 1255 280 "fnd_sec_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_sec_ten[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_sec_ten\[5\] " "Pin fnd_sec_ten\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_sec_ten[5] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 264 1072 1255 280 "fnd_sec_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_sec_ten[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_sec_ten\[4\] " "Pin fnd_sec_ten\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_sec_ten[4] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 264 1072 1255 280 "fnd_sec_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_sec_ten[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_sec_ten\[3\] " "Pin fnd_sec_ten\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_sec_ten[3] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 264 1072 1255 280 "fnd_sec_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_sec_ten[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_sec_ten\[2\] " "Pin fnd_sec_ten\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_sec_ten[2] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 264 1072 1255 280 "fnd_sec_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_sec_ten[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_sec_ten\[1\] " "Pin fnd_sec_ten\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_sec_ten[1] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 264 1072 1255 280 "fnd_sec_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_sec_ten[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fnd_sec_ten\[0\] " "Pin fnd_sec_ten\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { fnd_sec_ten[0] } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 264 1072 1255 280 "fnd_sec_ten" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnd_sec_ten[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nRst " "Pin nRst not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { nRst } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 32 -72 96 48 "nRst" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nRst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_hr " "Pin key_hr not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { key_hr } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 576 -8 160 592 "key_hr" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_hr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel_sw " "Pin sel_sw not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { sel_sw } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 648 -80 88 664 "sel_sw" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel_sw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_min " "Pin key_min not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { key_min } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 416 -8 160 432 "key_min" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_min } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_sec " "Pin key_sec not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { key_sec } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 256 -8 160 272 "key_sec" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_sec } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 120 -72 96 136 "clk" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1523367132932 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1523367132932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digitalWatch.sdc " "Synopsys Design Constraints File file not found: 'digitalWatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1523367133055 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1523367133055 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1523367133092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523367133115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sec_gen:U_sec_gen\|sig " "Destination node sec_gen:U_sec_gen\|sig" {  } { { "../source/sec_gen.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/sec_gen.vhd" 29 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_gen:U_sec_gen|sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523367133115 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1523367133115 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 120 -72 96 136 "clk" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523367133115 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multiplexer:U_hr_mux\|Y  " "Automatically promoted node multiplexer:U_hr_mux\|Y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523367133116 ""}  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/multiplexer.vhd" 11 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multiplexer:U_hr_mux|Y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523367133116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multiplexer:U_min_mux\|Y  " "Automatically promoted node multiplexer:U_min_mux\|Y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523367133116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_60:U_cnt_min\|count_carry " "Destination node counter_60:U_cnt_min\|count_carry" {  } { { "../source/counter_60.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/counter_60.vhd" 31 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter_60:U_cnt_min|count_carry } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523367133116 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1523367133116 ""}  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/multiplexer.vhd" 11 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multiplexer:U_min_mux|Y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523367133116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multiplexer:U_sec_mux\|Y  " "Automatically promoted node multiplexer:U_sec_mux\|Y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523367133116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_60:U_cnt_sec\|count_carry " "Destination node counter_60:U_cnt_sec\|count_carry" {  } { { "../source/counter_60.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/counter_60.vhd" 31 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter_60:U_cnt_sec|count_carry } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523367133116 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1523367133116 ""}  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/multiplexer.vhd" 11 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multiplexer:U_sec_mux|Y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523367133116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nRst (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node nRst (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523367133117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_60:U_cnt_min\|count_carry " "Destination node counter_60:U_cnt_min\|count_carry" {  } { { "../source/counter_60.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/counter_60.vhd" 31 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter_60:U_cnt_min|count_carry } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523367133117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_60:U_cnt_sec\|count_carry " "Destination node counter_60:U_cnt_sec\|count_carry" {  } { { "../source/counter_60.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch/source/counter_60.vhd" 31 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter_60:U_cnt_sec|count_carry } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523367133117 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1523367133117 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { nRst } } } { "digitalWatch.bdf" "" { Schematic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/digitalWatch.bdf" { { 32 -72 96 48 "nRst" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nRst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523367133117 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523367133190 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523367133190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523367133190 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523367133191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523367133192 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1523367133192 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1523367133192 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523367133192 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523367133193 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1523367133193 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523367133193 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 3.3V 4 42 0 " "Number of I/O pins in group: 46 (unused VREF, 3.3V VCCIO, 4 input, 42 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1523367133195 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1523367133195 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1523367133195 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523367133196 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523367133196 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523367133196 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523367133196 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523367133196 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523367133196 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523367133196 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1523367133196 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1523367133196 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1523367133196 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523367133225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523367134897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523367135025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523367135033 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523367135891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523367135891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523367135959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1523367138219 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523367138219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523367138634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1523367138636 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523367138636 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1523367138647 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523367138650 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_hr_one\[6\] 0 " "Pin \"fnd_hr_one\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_hr_one\[5\] 0 " "Pin \"fnd_hr_one\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_hr_one\[4\] 0 " "Pin \"fnd_hr_one\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_hr_one\[3\] 0 " "Pin \"fnd_hr_one\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_hr_one\[2\] 0 " "Pin \"fnd_hr_one\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_hr_one\[1\] 0 " "Pin \"fnd_hr_one\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_hr_one\[0\] 0 " "Pin \"fnd_hr_one\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_hr_ten\[6\] 0 " "Pin \"fnd_hr_ten\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_hr_ten\[5\] 0 " "Pin \"fnd_hr_ten\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_hr_ten\[4\] 0 " "Pin \"fnd_hr_ten\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_hr_ten\[3\] 0 " "Pin \"fnd_hr_ten\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_hr_ten\[2\] 0 " "Pin \"fnd_hr_ten\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_hr_ten\[1\] 0 " "Pin \"fnd_hr_ten\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_hr_ten\[0\] 0 " "Pin \"fnd_hr_ten\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_min_one\[6\] 0 " "Pin \"fnd_min_one\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_min_one\[5\] 0 " "Pin \"fnd_min_one\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_min_one\[4\] 0 " "Pin \"fnd_min_one\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_min_one\[3\] 0 " "Pin \"fnd_min_one\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_min_one\[2\] 0 " "Pin \"fnd_min_one\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_min_one\[1\] 0 " "Pin \"fnd_min_one\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_min_one\[0\] 0 " "Pin \"fnd_min_one\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_min_ten\[6\] 0 " "Pin \"fnd_min_ten\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_min_ten\[5\] 0 " "Pin \"fnd_min_ten\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_min_ten\[4\] 0 " "Pin \"fnd_min_ten\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_min_ten\[3\] 0 " "Pin \"fnd_min_ten\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_min_ten\[2\] 0 " "Pin \"fnd_min_ten\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_min_ten\[1\] 0 " "Pin \"fnd_min_ten\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_min_ten\[0\] 0 " "Pin \"fnd_min_ten\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_sec_one\[6\] 0 " "Pin \"fnd_sec_one\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_sec_one\[5\] 0 " "Pin \"fnd_sec_one\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_sec_one\[4\] 0 " "Pin \"fnd_sec_one\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_sec_one\[3\] 0 " "Pin \"fnd_sec_one\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_sec_one\[2\] 0 " "Pin \"fnd_sec_one\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_sec_one\[1\] 0 " "Pin \"fnd_sec_one\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_sec_one\[0\] 0 " "Pin \"fnd_sec_one\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_sec_ten\[6\] 0 " "Pin \"fnd_sec_ten\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_sec_ten\[5\] 0 " "Pin \"fnd_sec_ten\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_sec_ten\[4\] 0 " "Pin \"fnd_sec_ten\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_sec_ten\[3\] 0 " "Pin \"fnd_sec_ten\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_sec_ten\[2\] 0 " "Pin \"fnd_sec_ten\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_sec_ten\[1\] 0 " "Pin \"fnd_sec_ten\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fnd_sec_ten\[0\] 0 " "Pin \"fnd_sec_ten\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523367138655 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1523367138655 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523367138782 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523367138796 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523367138922 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523367139253 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1523367139359 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/output_files/digitalWatch.fit.smsg " "Generated suppressed messages file C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/output_files/digitalWatch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523367139478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523367139648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 22:32:19 2018 " "Processing ended: Tue Apr 10 22:32:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523367139648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523367139648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523367139648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523367139648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1523367140706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523367140707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 22:32:20 2018 " "Processing started: Tue Apr 10 22:32:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523367140707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1523367140707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off digitalWatch -c digitalWatch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off digitalWatch -c digitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1523367140707 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1523367142119 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1523367142173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523367142765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 22:32:22 2018 " "Processing ended: Tue Apr 10 22:32:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523367142765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523367142765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523367142765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1523367142765 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1523367143395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1523367144031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 22:32:23 2018 " "Processing started: Tue Apr 10 22:32:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523367144031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523367144031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta digitalWatch -c digitalWatch " "Command: quartus_sta digitalWatch -c digitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523367144032 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1523367144166 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523367144365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1523367144406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1523367144406 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digitalWatch.sdc " "Synopsys Design Constraints File file not found: 'digitalWatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1523367144509 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1523367144509 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_hr key_hr " "create_clock -period 1.000 -name key_hr key_hr" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_min key_min " "create_clock -period 1.000 -name key_min key_min" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144510 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_sec key_sec " "create_clock -period 1.000 -name key_sec key_sec" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144510 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144510 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1523367144513 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1523367144523 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1523367144541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.009 " "Worst-case setup slack is -3.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.009       -64.345 clk  " "   -3.009       -64.345 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.613        -7.192 key_sec  " "   -1.613        -7.192 key_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.495        -5.830 key_min  " "   -1.495        -5.830 key_min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.446        -9.028 key_hr  " "   -1.446        -9.028 key_hr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523367144544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk  " "    0.391         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 key_hr  " "    0.391         0.000 key_hr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 key_min  " "    0.391         0.000 key_min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 key_sec  " "    0.391         0.000 key_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523367144547 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523367144549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523367144552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -34.380 clk  " "   -1.380       -34.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 key_hr  " "   -1.380        -9.380 key_hr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -10.222 key_min  " "   -1.222       -10.222 key_min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -10.222 key_sec  " "   -1.222       -10.222 key_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523367144554 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1523367144625 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1523367144627 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1523367144640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.914 " "Worst-case setup slack is -0.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.914       -14.749 clk  " "   -0.914       -14.749 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.481        -0.826 key_sec  " "   -0.481        -0.826 key_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381        -0.522 key_min  " "   -0.381        -0.522 key_min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113        -0.125 key_hr  " "   -0.113        -0.125 key_hr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523367144645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 key_hr  " "    0.215         0.000 key_hr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 key_min  " "    0.215         0.000 key_min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 key_sec  " "    0.215         0.000 key_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523367144650 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523367144656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1523367144662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -34.380 clk  " "   -1.380       -34.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 key_hr  " "   -1.380        -9.380 key_hr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -10.222 key_min  " "   -1.222       -10.222 key_min " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -10.222 key_sec  " "   -1.222       -10.222 key_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523367144667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523367144667 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1523367144766 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1523367144795 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1523367144796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523367144874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 22:32:24 2018 " "Processing ended: Tue Apr 10 22:32:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523367144874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523367144874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523367144874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523367144874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523367145970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523367145970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 22:32:25 2018 " "Processing started: Tue Apr 10 22:32:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523367145970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523367145970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off digitalWatch -c digitalWatch " "Command: quartus_eda --read_settings_files=off --write_settings_files=off digitalWatch -c digitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523367145970 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "digitalWatch.vho\", \"digitalWatch_fast.vho digitalWatch_vhd.sdo digitalWatch_vhd_fast.sdo C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/simulation/modelsim/ simulation " "Generated files \"digitalWatch.vho\", \"digitalWatch_fast.vho\", \"digitalWatch_vhd.sdo\" and \"digitalWatch_vhd_fast.sdo\" in directory \"C:/Users/USER/Desktop/VHDL_source/digitalWatch/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1523367146462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523367146512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 22:32:26 2018 " "Processing ended: Tue Apr 10 22:32:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523367146512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523367146512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523367146512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523367146512 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523367147157 ""}
