Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Feb 22 16:25:04 2023
| Host         : DESKTOP-SOJGS7H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.866        0.000                      0                11650        0.074        0.000                      0                11650        1.100        0.000                       0                  6646  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           6.642        0.000                      0                   14        0.168        0.000                      0                   14        4.232        0.000                       0                   107  
  clkout2          34.427        0.000                      0                  298        0.096        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          36.284        0.000                      0                 9487        0.074        0.000                      0                 9487       49.358        0.000                       0                  6373  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             1.339        0.000                      0                  264        0.181        0.000                      0                  264  
clkout3       clkout0             0.866        0.000                      0                   32        1.310        0.000                      0                   32  
clkout0       clkout2             6.296        0.000                      0                   12        0.183        0.000                      0                   12  
clkout3       clkout2            14.293        0.000                      0                  135        0.166        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 44.635        0.000                      0                 1554        0.316        0.000                      0                 1554  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 1.223ns (36.718%)  route 2.108ns (63.282%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.638    -1.956    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y61         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.247 r  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.655    -0.592    vga/U12/number0[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I3_O)        0.134    -0.458 r  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.458    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X24Y63         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.350 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.220     0.869    vga/U12/number__0[2]
    SLICE_X6Y83          LUT5 (Prop_lut5_I1_O)        0.134     1.003 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.233     1.237    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I2_O)        0.138     1.375 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     1.375    vga/U12_n_85
    SLICE_X7Y83          FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.554     8.648    vga/CLK_OUT1
    SLICE_X7Y83          FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.599     8.050    
                         clock uncertainty           -0.066     7.984    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.033     8.017    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 1.118ns (33.727%)  route 2.197ns (66.273%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 8.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.638    -1.956    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y61         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.247 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.655    -0.592    vga/U12/number0[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I3_O)        0.134    -0.458 f  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.458    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X24Y63         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.350 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.214     0.864    vga/U12/number__0[2]
    SLICE_X6Y84          LUT5 (Prop_lut5_I1_O)        0.124     0.988 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.328     1.316    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.043     1.359 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     1.359    vga/U12_n_87
    SLICE_X6Y85          FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.556     8.650    vga/CLK_OUT1
    SLICE_X6Y85          FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.599     8.052    
                         clock uncertainty           -0.066     7.986    
    SLICE_X6Y85          FDRE (Setup_fdre_C_D)        0.064     8.050    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 1.118ns (34.061%)  route 2.164ns (65.939%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 8.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.638    -1.956    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y61         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.247 r  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.655    -0.592    vga/U12/number0[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I3_O)        0.134    -0.458 r  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.458    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X24Y63         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.350 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.214     0.864    vga/U12/number__0[2]
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.124     0.988 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.296     1.283    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.043     1.326 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     1.326    vga/U12_n_89
    SLICE_X7Y85          FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.556     8.650    vga/CLK_OUT1
    SLICE_X7Y85          FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.599     8.052    
                         clock uncertainty           -0.066     7.986    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)        0.034     8.020    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.221ns (37.522%)  route 2.033ns (62.478%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 8.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.638    -1.956    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y61         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.247 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.655    -0.592    vga/U12/number0[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I3_O)        0.134    -0.458 f  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.458    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X24Y63         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.350 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.214     0.864    vga/U12/number__0[2]
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.132     0.996 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.164     1.160    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.138     1.298 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     1.298    vga/U12_n_86
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.555     8.649    vga/CLK_OUT1
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.599     8.051    
                         clock uncertainty           -0.066     7.985    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.066     8.051    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.051    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 1.118ns (34.588%)  route 2.114ns (65.412%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 8.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.638    -1.956    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y61         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.247 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.655    -0.592    vga/U12/number0[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I3_O)        0.134    -0.458 f  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.458    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X24Y63         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.350 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.220     0.869    vga/U12/number__0[2]
    SLICE_X6Y83          LUT5 (Prop_lut5_I1_O)        0.124     0.993 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.240     1.233    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.043     1.276 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     1.276    vga/U12_n_88
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.555     8.649    vga/CLK_OUT1
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.599     8.051    
                         clock uncertainty           -0.066     7.985    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.064     8.049    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.049    
                         arrival time                          -1.276    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 1.118ns (36.209%)  route 1.970ns (63.791%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 8.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.638    -1.956    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y61         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.247 r  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.655    -0.592    vga/U12/number0[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I3_O)        0.134    -0.458 r  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.458    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X24Y63         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.350 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.216     0.866    vga/U12/number__0[2]
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.124     0.990 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.099     1.088    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I2_O)        0.043     1.131 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.131    vga/U12_n_91
    SLICE_X7Y84          FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.555     8.649    vga/CLK_OUT1
    SLICE_X7Y84          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.599     8.051    
                         clock uncertainty           -0.066     7.985    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.033     8.018    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.018    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 1.118ns (36.063%)  route 1.982ns (63.937%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.638    -1.956    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y61         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.247 r  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.655    -0.592    vga/U12/number0[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I3_O)        0.134    -0.458 r  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.458    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X24Y63         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.350 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.220     0.869    vga/U12/number__0[2]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.124     0.993 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.108     1.101    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I2_O)        0.043     1.144 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     1.144    vga/U12_n_90
    SLICE_X6Y83          FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.554     8.648    vga/CLK_OUT1
    SLICE_X6Y83          FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.599     8.050    
                         clock uncertainty           -0.066     7.984    
    SLICE_X6Y83          FDRE (Setup_fdre_C_D)        0.064     8.048    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.048    
                         arrival time                          -1.144    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.259ns (30.049%)  route 0.603ns (69.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.690    -1.904    vga/CLK_OUT1
    SLICE_X6Y83          FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.603    -1.042    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.533     8.627    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.028    
                         clock uncertainty           -0.066     7.962    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     7.546    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.626ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.223ns (27.043%)  route 0.602ns (72.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.690    -1.904    vga/CLK_OUT1
    SLICE_X7Y83          FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.223    -1.681 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.602    -1.080    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.533     8.627    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.028    
                         clock uncertainty           -0.066     7.962    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     7.546    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  8.626    

Slack (MET) :             8.671ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.259ns (33.329%)  route 0.518ns (66.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.692    -1.902    vga/CLK_OUT1
    SLICE_X6Y85          FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.259    -1.643 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.518    -1.125    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.533     8.627    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.028    
                         clock uncertainty           -0.066     7.962    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     7.546    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  8.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.045%)  route 0.284ns (73.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.723    -0.470    vga/CLK_OUT1
    SLICE_X7Y85          FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.284    -0.086    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.100ns (25.938%)  route 0.286ns (74.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.723    -0.470    vga/CLK_OUT1
    SLICE_X7Y84          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.286    -0.084    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.118ns (29.568%)  route 0.281ns (70.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.723    -0.470    vga/CLK_OUT1
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.118    -0.352 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.281    -0.070    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.118ns (29.242%)  route 0.286ns (70.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.723    -0.470    vga/CLK_OUT1
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.118    -0.352 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.286    -0.066    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.100ns (24.714%)  route 0.305ns (75.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.722    -0.471    vga/CLK_OUT1
    SLICE_X7Y83          FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.305    -0.066    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.118ns (28.986%)  route 0.289ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.723    -0.470    vga/CLK_OUT1
    SLICE_X6Y85          FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.118    -0.352 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.289    -0.062    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.118ns (27.901%)  route 0.305ns (72.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.722    -0.471    vga/CLK_OUT1
    SLICE_X6Y83          FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.305    -0.048    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.964    -0.495    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.437    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.254    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 vga/strdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.174ns (32.647%)  route 0.359ns (67.353%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X8Y80          FDRE                                         r  vga/strdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.118    -0.387 r  vga/strdata_reg[27]/Q
                         net (fo=1, routed)           0.078    -0.309    vga/U12/strdata[24]
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.028    -0.281 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.281     0.000    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I1_O)        0.028     0.028 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.028    vga/U12_n_88
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.961    -0.497    vga/CLK_OUT1
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.058    -0.440    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.087    -0.353    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 vga/strdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.156ns (24.921%)  route 0.470ns (75.078%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X9Y80          FDRE                                         r  vga/strdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.405 r  vga/strdata_reg[26]/Q
                         net (fo=1, routed)           0.083    -0.322    vga/U12/strdata[23]
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.028    -0.294 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.387     0.093    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.028     0.121 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.121    vga/U12_n_89
    SLICE_X7Y85          FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.962    -0.496    vga/CLK_OUT1
    SLICE_X7Y85          FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.058    -0.439    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.060    -0.379    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 vga/strdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.184ns (28.712%)  route 0.457ns (71.288%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.714    -0.479    vga/CLK_OUT1
    SLICE_X4Y75          FDRE                                         r  vga/strdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.100    -0.379 r  vga/strdata_reg[53]/Q
                         net (fo=1, routed)           0.052    -0.327    vga/U12/strdata[47]
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.028    -0.299 r  vga/U12/ascii_code[5]_i_6/O
                         net (fo=1, routed)           0.163    -0.136    vga/U12/ascii_code[5]_i_6_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.028    -0.108 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.242     0.134    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I1_O)        0.028     0.162 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.162    vga/U12_n_86
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.961    -0.497    vga/CLK_OUT1
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.040    -0.458    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.087    -0.371    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.533    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y34     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X8Y80      vga/strdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X8Y77      vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X8Y76      vga/strdata_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X10Y80     vga/strdata_reg[40]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X8Y79      vga/strdata_reg[42]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X9Y80      vga/strdata_reg[43]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X13Y80     vga/strdata_reg[48]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y62     vga/data_buf_reg_0_3_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y62     vga/data_buf_reg_0_3_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y62     vga/data_buf_reg_0_3_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y62     vga/data_buf_reg_0_3_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y61     vga/data_buf_reg_0_3_18_23/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.427ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 0.669ns (12.651%)  route 4.619ns (87.349%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.594 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.689    -1.905    vga/U12/CLK_OUT3
    SLICE_X6Y82          FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.646 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.679    -0.968    vga/U12/h_count_reg_n_0_[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.204    -0.721    vga/U12/h_count[8]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.043    -0.678 f  vga/U12/data_buf_reg_0_3_0_5_i_49/O
                         net (fo=37, routed)          1.424     0.746    vga/U12/data_buf_reg_0_3_0_5_i_49_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.051     0.797 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.448     1.245    vga/U12/R[3]_i_22_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.136     1.381 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.444     1.825    vga/U12/p_33_in
    SLICE_X9Y85          LUT6 (Prop_lut6_I5_O)        0.043     1.868 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.429     2.297    vga/U12/R[3]_i_3_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.043     2.340 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.446     2.786    vga/U12/dout1
    SLICE_X8Y83          LUT5 (Prop_lut5_I4_O)        0.051     2.837 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.546     3.383    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.500    38.594    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.996    
                         clock uncertainty           -0.081    37.914    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)       -0.104    37.810    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.810    
                         arrival time                          -3.383    
  -------------------------------------------------------------------
                         slack                                 34.427    

Slack (MET) :             34.440ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 0.661ns (12.316%)  route 4.706ns (87.684%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 38.592 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.689    -1.905    vga/U12/CLK_OUT3
    SLICE_X6Y82          FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.646 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.679    -0.968    vga/U12/h_count_reg_n_0_[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.204    -0.721    vga/U12/h_count[8]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.043    -0.678 f  vga/U12/data_buf_reg_0_3_0_5_i_49/O
                         net (fo=37, routed)          1.424     0.746    vga/U12/data_buf_reg_0_3_0_5_i_49_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.051     0.797 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.448     1.245    vga/U12/R[3]_i_22_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.136     1.381 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.444     1.825    vga/U12/p_33_in
    SLICE_X9Y85          LUT6 (Prop_lut6_I5_O)        0.043     1.868 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.429     2.297    vga/U12/R[3]_i_3_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.043     2.340 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.446     2.786    vga/U12/dout1
    SLICE_X8Y83          LUT5 (Prop_lut5_I4_O)        0.043     2.829 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.633     3.462    vga/U12/B[2]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.498    38.592    vga/U12/CLK_OUT3
    SLICE_X8Y81          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.599    37.994    
                         clock uncertainty           -0.081    37.912    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)       -0.010    37.902    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.902    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                 34.440    

Slack (MET) :             34.617ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 0.671ns (13.136%)  route 4.437ns (86.864%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.594 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.689    -1.905    vga/U12/CLK_OUT3
    SLICE_X6Y82          FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.646 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.679    -0.968    vga/U12/h_count_reg_n_0_[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.204    -0.721    vga/U12/h_count[8]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.043    -0.678 f  vga/U12/data_buf_reg_0_3_0_5_i_49/O
                         net (fo=37, routed)          1.424     0.746    vga/U12/data_buf_reg_0_3_0_5_i_49_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.051     0.797 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.448     1.245    vga/U12/R[3]_i_22_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.136     1.381 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.444     1.825    vga/U12/p_33_in
    SLICE_X9Y85          LUT6 (Prop_lut6_I5_O)        0.043     1.868 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.429     2.297    vga/U12/R[3]_i_3_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.043     2.340 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.479     2.819    vga/U12/dout1
    SLICE_X8Y83          LUT2 (Prop_lut2_I0_O)        0.053     2.872 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.331     3.203    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.500    38.594    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.996    
                         clock uncertainty           -0.081    37.914    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)       -0.095    37.819    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.819    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                 34.617    

Slack (MET) :             34.727ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.671ns (13.426%)  route 4.327ns (86.574%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.594 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.689    -1.905    vga/U12/CLK_OUT3
    SLICE_X6Y82          FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.646 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.679    -0.968    vga/U12/h_count_reg_n_0_[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.204    -0.721    vga/U12/h_count[8]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.043    -0.678 f  vga/U12/data_buf_reg_0_3_0_5_i_49/O
                         net (fo=37, routed)          1.424     0.746    vga/U12/data_buf_reg_0_3_0_5_i_49_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.051     0.797 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.448     1.245    vga/U12/R[3]_i_22_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.136     1.381 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.444     1.825    vga/U12/p_33_in
    SLICE_X9Y85          LUT6 (Prop_lut6_I5_O)        0.043     1.868 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.429     2.297    vga/U12/R[3]_i_3_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.043     2.340 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.479     2.819    vga/U12/dout1
    SLICE_X8Y83          LUT2 (Prop_lut2_I0_O)        0.053     2.872 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.221     3.092    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.500    38.594    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.599    37.996    
                         clock uncertainty           -0.081    37.914    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)       -0.095    37.819    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.819    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                 34.727    

Slack (MET) :             35.137ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.669ns (14.108%)  route 4.073ns (85.892%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.594 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.689    -1.905    vga/U12/CLK_OUT3
    SLICE_X6Y82          FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.646 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.679    -0.968    vga/U12/h_count_reg_n_0_[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.204    -0.721    vga/U12/h_count[8]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.043    -0.678 f  vga/U12/data_buf_reg_0_3_0_5_i_49/O
                         net (fo=37, routed)          1.424     0.746    vga/U12/data_buf_reg_0_3_0_5_i_49_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.051     0.797 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.448     1.245    vga/U12/R[3]_i_22_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I5_O)        0.136     1.381 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.444     1.825    vga/U12/p_33_in
    SLICE_X9Y85          LUT6 (Prop_lut6_I5_O)        0.043     1.868 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.429     2.297    vga/U12/R[3]_i_3_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.043     2.340 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.446     2.786    vga/U12/dout1
    SLICE_X8Y83          LUT5 (Prop_lut5_I4_O)        0.051     2.837 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.000     2.837    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.500    38.594    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.599    37.996    
                         clock uncertainty           -0.081    37.914    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)        0.059    37.973    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.973    
                         arrival time                          -2.837    
  -------------------------------------------------------------------
                         slack                                 35.137    

Slack (MET) :             35.270ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/rdn_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.491ns (10.642%)  route 4.123ns (89.358%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.594 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.690    -1.904    vga/U12/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.223    -1.681 r  vga/U12/h_count_reg[4]/Q
                         net (fo=559, routed)         2.107     0.426    vga/U12/G[3]_i_2_0[1]
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.050     0.476 r  vga/U12/rdn_i_9/O
                         net (fo=1, routed)           1.144     1.620    vga/U12/rdn_i_9_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.132     1.752 f  vga/U12/rdn_i_8/O
                         net (fo=1, routed)           0.682     2.434    vga/U12/rdn_i_8_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I5_O)        0.043     2.477 r  vga/U12/rdn_i_4/O
                         net (fo=1, routed)           0.190     2.667    vga/U12/rdn_i_4_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.043     2.710 r  vga/U12/rdn_i_1/O
                         net (fo=1, routed)           0.000     2.710    vga/U12/rdn_i_1_n_0
    SLICE_X12Y83         FDRE                                         r  vga/U12/rdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.500    38.594    vga/U12/CLK_OUT3
    SLICE_X12Y83         FDRE                                         r  vga/U12/rdn_reg/C
                         clock pessimism             -0.599    37.996    
                         clock uncertainty           -0.081    37.914    
    SLICE_X12Y83         FDRE (Setup_fdre_C_D)        0.065    37.979    vga/U12/rdn_reg
  -------------------------------------------------------------------
                         required time                         37.979    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 35.270    

Slack (MET) :             35.588ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.388ns (9.061%)  route 3.894ns (90.939%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 38.592 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.637    -1.957    vga/U12/CLK_OUT3
    SLICE_X12Y85         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.259    -1.698 r  vga/U12/v_count_reg[2]/Q
                         net (fo=27, routed)          1.141    -0.557    vga/U12/PRow[2]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.043    -0.514 r  vga/U12/G[3]_i_7/O
                         net (fo=1, routed)           0.436    -0.078    vga/U12/G[3]_i_7_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I4_O)        0.043    -0.035 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          1.576     1.542    vga/U12/v_count_reg[8]_20
    SLICE_X8Y83          LUT4 (Prop_lut4_I2_O)        0.043     1.585 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.740     2.325    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.498    38.592    vga/U12/CLK_OUT3
    SLICE_X8Y81          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.599    37.994    
                         clock uncertainty           -0.081    37.912    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.000    37.912    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.912    
                         arrival time                          -2.325    
  -------------------------------------------------------------------
                         slack                                 35.588    

Slack (MET) :             35.600ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.388ns (9.090%)  route 3.880ns (90.910%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.637    -1.957    vga/U12/CLK_OUT3
    SLICE_X12Y85         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.259    -1.698 r  vga/U12/v_count_reg[2]/Q
                         net (fo=27, routed)          1.141    -0.557    vga/U12/PRow[2]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.043    -0.514 r  vga/U12/G[3]_i_7/O
                         net (fo=1, routed)           0.436    -0.078    vga/U12/G[3]_i_7_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I4_O)        0.043    -0.035 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          1.576     1.542    vga/U12/v_count_reg[8]_20
    SLICE_X8Y83          LUT4 (Prop_lut4_I2_O)        0.043     1.585 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.726     2.311    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X8Y82          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    37.995    
                         clock uncertainty           -0.081    37.913    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)       -0.002    37.911    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.911    
                         arrival time                          -2.311    
  -------------------------------------------------------------------
                         slack                                 35.600    

Slack (MET) :             35.800ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.530ns (13.322%)  route 3.448ns (86.678%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 38.592 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.637    -1.957    vga/U12/CLK_OUT3
    SLICE_X12Y85         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.259    -1.698 r  vga/U12/v_count_reg[1]/Q
                         net (fo=26, routed)          0.680    -1.018    vga/U12/PRow[1]
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.047    -0.971 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.353    -0.618    vga/U12/v_count[5]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I1_O)        0.134    -0.484 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.733     0.249    vga/U12/G[3]_i_4_n_0
    SLICE_X11Y83         LUT4 (Prop_lut4_I0_O)        0.043     0.292 f  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         1.121     1.413    vga/U12/G[3]_i_2_0[3]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.047     1.460 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.561     2.021    vga/U12/B[3]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.498    38.592    vga/U12/CLK_OUT3
    SLICE_X8Y81          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.599    37.994    
                         clock uncertainty           -0.081    37.912    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)       -0.091    37.821    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.821    
                         arrival time                          -2.021    
  -------------------------------------------------------------------
                         slack                                 35.800    

Slack (MET) :             35.966ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.526ns (13.551%)  route 3.356ns (86.449%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 38.592 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.637    -1.957    vga/U12/CLK_OUT3
    SLICE_X12Y85         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.259    -1.698 r  vga/U12/v_count_reg[1]/Q
                         net (fo=26, routed)          0.680    -1.018    vga/U12/PRow[1]
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.047    -0.971 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.353    -0.618    vga/U12/v_count[5]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I1_O)        0.134    -0.484 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.733     0.249    vga/U12/G[3]_i_4_n_0
    SLICE_X11Y83         LUT4 (Prop_lut4_I0_O)        0.043     0.292 f  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         1.121     1.413    vga/U12/G[3]_i_2_0[3]
    SLICE_X8Y81          LUT4 (Prop_lut4_I2_O)        0.043     1.456 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.468     1.924    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y81          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.498    38.592    vga/U12/CLK_OUT3
    SLICE_X9Y81          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.599    37.994    
                         clock uncertainty           -0.081    37.912    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.022    37.890    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.890    
                         arrival time                          -1.924    
  -------------------------------------------------------------------
                         slack                                 35.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.505%)  route 0.134ns (59.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.715    -0.478    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDSE (Prop_fdse_C_Q)         0.091    -0.387 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.134    -0.253    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y75          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.952    -0.506    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y75          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.467    
    SLICE_X2Y75          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.349    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.697%)  route 0.092ns (50.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.716    -0.477    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y76          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.091    -0.386 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.092    -0.293    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y76          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.953    -0.505    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y76          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.466    
    SLICE_X2Y76          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.408    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.135%)  route 0.106ns (53.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.715    -0.478    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDSE (Prop_fdse_C_Q)         0.091    -0.387 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.106    -0.280    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y75          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.952    -0.506    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y75          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.467    
    SLICE_X2Y75          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.409    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.118ns (62.101%)  route 0.072ns (37.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.692    -0.501    BTN_SCAN/CLK_OUT3
    SLICE_X14Y87         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDRE (Prop_fdre_C_Q)         0.118    -0.383 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.072    -0.311    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X14Y87         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.932    -0.526    BTN_SCAN/CLK_OUT3
    SLICE_X14Y87         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                         clock pessimism              0.026    -0.501    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.045    -0.456    BTN_SCAN/FSM_onehot_btn_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.133ns (53.437%)  route 0.116ns (46.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.716    -0.477    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.116    -0.261    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.033    -0.228 r  DISPLAY/P2S_SEG/data_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    DISPLAY/P2S_SEG/data_count[2]_i_1__0_n_0
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.954    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.039    -0.466    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.075    -0.391    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.445%)  route 0.099ns (43.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.717    -0.476    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.100    -0.376 r  DISPLAY/P2S_SEG/data_count_reg[5]/Q
                         net (fo=2, routed)           0.099    -0.277    DISPLAY/P2S_SEG/sel0[5]
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.028    -0.249 r  DISPLAY/P2S_SEG/data_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.249    DISPLAY/P2S_SEG/data_count[5]_i_2_n_0
    SLICE_X3Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.955    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.028    -0.476    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.060    -0.416    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.879%)  route 0.139ns (52.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y90          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  DISPLAY/P2S_LED/s_clk_reg/Q
                         net (fo=18, routed)          0.139    -0.226    DISPLAY/P2S_LED/s_clk_reg_0
    SLICE_X2Y90          LUT4 (Prop_lut4_I2_O)        0.028    -0.198 r  DISPLAY/P2S_LED/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    DISPLAY/P2S_LED/FSM_onehot_state[1]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y90          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.037    -0.455    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.087    -0.368    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.482%)  route 0.116ns (47.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.716    -0.477    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.116    -0.261    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X4Y77          LUT4 (Prop_lut4_I2_O)        0.028    -0.233 r  DISPLAY/P2S_SEG/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    DISPLAY/P2S_SEG/data_count[1]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.954    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.039    -0.466    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.060    -0.406    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.312%)  route 0.117ns (47.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.716    -0.477    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y76          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  DISPLAY/P2S_SEG/buff_reg[13]/Q
                         net (fo=1, routed)           0.117    -0.260    DISPLAY/P2S_SEG/buff__0[13]
    SLICE_X3Y75          LUT4 (Prop_lut4_I3_O)        0.028    -0.232 r  DISPLAY/P2S_SEG/buff[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.232    DISPLAY/P2S_SEG/buff[14]_i_1__0_n_0
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.952    -0.506    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism              0.040    -0.467    
    SLICE_X3Y75          FDSE (Hold_fdse_C_D)         0.060    -0.407    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (50.091%)  route 0.129ns (49.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.716    -0.477    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y76          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDSE (Prop_fdse_C_Q)         0.100    -0.377 r  DISPLAY/P2S_SEG/buff_reg[30]/Q
                         net (fo=1, routed)           0.129    -0.248    DISPLAY/P2S_SEG/buff__0[30]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.029    -0.219 r  DISPLAY/P2S_SEG/buff[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    DISPLAY/P2S_SEG/buff[31]_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.953    -0.505    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y76          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
                         clock pessimism              0.029    -0.477    
    SLICE_X1Y76          FDSE (Hold_fdse_C_D)         0.075    -0.402    DISPLAY/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X14Y87     BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y90      DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y91      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y77      DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y75      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y75      DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y75      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y75      DISPLAY/P2S_SEG/buff_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y75      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y75      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y75      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y75      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y75      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y75      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y75      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y75      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y75      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y75      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y75      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y75      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       36.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.284ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[13][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.619ns  (logic 0.693ns (5.088%)  route 12.926ns (94.912%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.554ns = ( 50.554 - 50.000 ) 
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.629     0.265    core/mem/debug_clk
    SLICE_X40Y58         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.223     0.488 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.362     0.850    core/mem/add/Q[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.893 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.893    core_n_312
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.111 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        5.099     6.210    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.123     6.333 r  core/mem/add/i___4_i_1/O
                         net (fo=103, routed)         5.680    12.013    core/mem/add/rs1_data_reg_reg[3]_1
    SLICE_X60Y61         LUT6 (Prop_lut6_I3_O)        0.043    12.056 r  core/mem/add/data[13][7]_i_2/O
                         net (fo=8, routed)           1.786    13.841    core/mem/add/data[13][7]_i_2_n_0
    SLICE_X26Y58         LUT6 (Prop_lut6_I1_O)        0.043    13.884 r  core/mem/add/data[13][4]_i_1/O
                         net (fo=1, routed)           0.000    13.884    core/mem/ram/data_reg[13][7]_1[4]
    SLICE_X26Y58         FDRE                                         r  core/mem/ram/data_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.499    50.554    core/mem/ram/debug_clk
    SLICE_X26Y58         FDRE                                         r  core/mem/ram/data_reg[13][4]/C  (IS_INVERTED)
                         clock pessimism             -0.329    50.225    
                         clock uncertainty           -0.095    50.131    
    SLICE_X26Y58         FDRE (Setup_fdre_C_D)        0.038    50.169    core/mem/ram/data_reg[13][4]
  -------------------------------------------------------------------
                         required time                         50.169    
                         arrival time                         -13.884    
  -------------------------------------------------------------------
                         slack                                 36.284    

Slack (MET) :             36.410ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[13][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.492ns  (logic 0.693ns (5.136%)  route 12.799ns (94.864%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.553ns = ( 50.553 - 50.000 ) 
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.629     0.265    core/mem/debug_clk
    SLICE_X40Y58         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.223     0.488 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.362     0.850    core/mem/add/Q[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.893 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.893    core_n_312
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.111 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        5.099     6.210    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.123     6.333 r  core/mem/add/i___4_i_1/O
                         net (fo=103, routed)         5.680    12.013    core/mem/add/rs1_data_reg_reg[3]_1
    SLICE_X60Y61         LUT6 (Prop_lut6_I3_O)        0.043    12.056 r  core/mem/add/data[13][7]_i_2/O
                         net (fo=8, routed)           1.659    13.715    core/mem/add/data[13][7]_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I1_O)        0.043    13.758 r  core/mem/add/data[13][2]_i_1/O
                         net (fo=1, routed)           0.000    13.758    core/mem/ram/data_reg[13][7]_1[2]
    SLICE_X26Y60         FDRE                                         r  core/mem/ram/data_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.498    50.553    core/mem/ram/debug_clk
    SLICE_X26Y60         FDRE                                         r  core/mem/ram/data_reg[13][2]/C  (IS_INVERTED)
                         clock pessimism             -0.329    50.224    
                         clock uncertainty           -0.095    50.130    
    SLICE_X26Y60         FDRE (Setup_fdre_C_D)        0.038    50.168    core/mem/ram/data_reg[13][2]
  -------------------------------------------------------------------
                         required time                         50.168    
                         arrival time                         -13.758    
  -------------------------------------------------------------------
                         slack                                 36.410    

Slack (MET) :             36.535ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[13][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.366ns  (logic 0.693ns (5.185%)  route 12.673ns (94.815%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.553ns = ( 50.553 - 50.000 ) 
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.629     0.265    core/mem/debug_clk
    SLICE_X40Y58         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.223     0.488 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.362     0.850    core/mem/add/Q[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.893 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.893    core_n_312
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.111 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        5.099     6.210    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.123     6.333 r  core/mem/add/i___4_i_1/O
                         net (fo=103, routed)         5.680    12.013    core/mem/add/rs1_data_reg_reg[3]_1
    SLICE_X60Y61         LUT6 (Prop_lut6_I3_O)        0.043    12.056 r  core/mem/add/data[13][7]_i_2/O
                         net (fo=8, routed)           1.533    13.589    core/mem/add/data[13][7]_i_2_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I4_O)        0.043    13.632 r  core/mem/add/data[13][3]_i_1/O
                         net (fo=1, routed)           0.000    13.632    core/mem/ram/data_reg[13][7]_1[3]
    SLICE_X26Y60         FDRE                                         r  core/mem/ram/data_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.498    50.553    core/mem/ram/debug_clk
    SLICE_X26Y60         FDRE                                         r  core/mem/ram/data_reg[13][3]/C  (IS_INVERTED)
                         clock pessimism             -0.329    50.224    
                         clock uncertainty           -0.095    50.130    
    SLICE_X26Y60         FDRE (Setup_fdre_C_D)        0.037    50.167    core/mem/ram/data_reg[13][3]
  -------------------------------------------------------------------
                         required time                         50.167    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                 36.535    

Slack (MET) :             36.583ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[13][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.318ns  (logic 0.693ns (5.203%)  route 12.625ns (94.797%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.552ns = ( 50.552 - 50.000 ) 
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.629     0.265    core/mem/debug_clk
    SLICE_X40Y58         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.223     0.488 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.362     0.850    core/mem/add/Q[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.893 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.893    core_n_312
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.111 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        5.099     6.210    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.123     6.333 r  core/mem/add/i___4_i_1/O
                         net (fo=103, routed)         5.680    12.013    core/mem/add/rs1_data_reg_reg[3]_1
    SLICE_X60Y61         LUT6 (Prop_lut6_I3_O)        0.043    12.056 r  core/mem/add/data[13][7]_i_2/O
                         net (fo=8, routed)           1.485    13.540    core/mem/add/data[13][7]_i_2_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I5_O)        0.043    13.583 r  core/mem/add/data[13][0]_i_1/O
                         net (fo=1, routed)           0.000    13.583    core/mem/ram/data_reg[13][7]_1[0]
    SLICE_X30Y60         FDRE                                         r  core/mem/ram/data_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.497    50.552    core/mem/ram/debug_clk
    SLICE_X30Y60         FDRE                                         r  core/mem/ram/data_reg[13][0]/C  (IS_INVERTED)
                         clock pessimism             -0.329    50.223    
                         clock uncertainty           -0.095    50.129    
    SLICE_X30Y60         FDRE (Setup_fdre_C_D)        0.038    50.167    core/mem/ram/data_reg[13][0]
  -------------------------------------------------------------------
                         required time                         50.167    
                         arrival time                         -13.583    
  -------------------------------------------------------------------
                         slack                                 36.583    

Slack (MET) :             36.728ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[18][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.062ns  (logic 0.736ns (5.635%)  route 12.326ns (94.365%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 50.484 - 50.000 ) 
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.629     0.265    core/mem/debug_clk
    SLICE_X40Y58         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.223     0.488 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.362     0.850    core/mem/add/Q[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.893 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.893    core_n_312
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.111 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        5.099     6.210    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.123     6.333 r  core/mem/add/i___4_i_1/O
                         net (fo=103, routed)         5.603    11.936    core/mem/add/rs1_data_reg_reg[3]_1
    SLICE_X57Y58         LUT6 (Prop_lut6_I0_O)        0.043    11.979 r  core/mem/add/data[18][7]_i_3/O
                         net (fo=4, routed)           0.449    12.428    core/mem/add/rs1_data_reg_reg[7]_41
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.043    12.471 r  core/mem/add/data[18][7]_i_2/O
                         net (fo=1, routed)           0.528    12.999    core/mem/add/data[18][7]_i_2_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I4_O)        0.043    13.042 r  core/mem/add/data[18][7]_i_1/O
                         net (fo=1, routed)           0.285    13.327    core/mem/ram/data_reg[18][7]_1[6]
    SLICE_X55Y58         FDRE                                         r  core/mem/ram/data_reg[18][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.429    50.484    core/mem/ram/debug_clk
    SLICE_X55Y58         FDRE                                         r  core/mem/ram/data_reg[18][7]/C  (IS_INVERTED)
                         clock pessimism             -0.329    50.155    
                         clock uncertainty           -0.095    50.061    
    SLICE_X55Y58         FDRE (Setup_fdre_C_D)       -0.006    50.055    core/mem/ram/data_reg[18][7]
  -------------------------------------------------------------------
                         required time                         50.055    
                         arrival time                         -13.327    
  -------------------------------------------------------------------
                         slack                                 36.728    

Slack (MET) :             36.730ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[18][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.164ns  (logic 0.693ns (5.264%)  route 12.471ns (94.736%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.544ns = ( 50.544 - 50.000 ) 
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.629     0.265    core/mem/debug_clk
    SLICE_X40Y58         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.223     0.488 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.362     0.850    core/mem/add/Q[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.893 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.893    core_n_312
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.111 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        5.099     6.210    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.123     6.333 r  core/mem/add/i___4_i_1/O
                         net (fo=103, routed)         6.486    12.819    core/mem/add/rs1_data_reg_reg[3]_1
    SLICE_X47Y57         LUT6 (Prop_lut6_I2_O)        0.043    12.862 f  core/mem/add/data[18][1]_i_3/O
                         net (fo=1, routed)           0.524    13.386    core/mem/add/data[18][1]_i_3_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I4_O)        0.043    13.429 r  core/mem/add/data[18][1]_i_1/O
                         net (fo=1, routed)           0.000    13.429    core/mem/ram/data_reg[18][7]_1[1]
    SLICE_X47Y56         FDRE                                         r  core/mem/ram/data_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.489    50.544    core/mem/ram/debug_clk
    SLICE_X47Y56         FDRE                                         r  core/mem/ram/data_reg[18][1]/C  (IS_INVERTED)
                         clock pessimism             -0.329    50.215    
                         clock uncertainty           -0.095    50.121    
    SLICE_X47Y56         FDRE (Setup_fdre_C_D)        0.038    50.159    core/mem/ram/data_reg[18][1]
  -------------------------------------------------------------------
                         required time                         50.159    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                 36.730    

Slack (MET) :             36.769ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[2][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.095ns  (logic 0.736ns (5.620%)  route 12.359ns (94.380%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 50.485 - 50.000 ) 
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.629     0.265    core/mem/debug_clk
    SLICE_X40Y58         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.223     0.488 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.362     0.850    core/mem/add/Q[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.893 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.893    core_n_312
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.111 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        5.099     6.210    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.123     6.333 r  core/mem/add/i___4_i_1/O
                         net (fo=103, routed)         5.878    12.211    core/mem/add/rs1_data_reg_reg[3]_1
    SLICE_X54Y59         LUT6 (Prop_lut6_I5_O)        0.043    12.254 r  core/mem/add/i___29_i_1/O
                         net (fo=7, routed)           0.658    12.912    core/mem/ram/data_reg[2][4]_1
    SLICE_X52Y58         LUT6 (Prop_lut6_I1_O)        0.043    12.955 r  core/mem/ram/data[2][4]_i_2/O
                         net (fo=1, routed)           0.363    13.317    core/mem/ram/data[2][4]_i_2_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.043    13.360 r  core/mem/ram/data[2][4]_i_1/O
                         net (fo=1, routed)           0.000    13.360    core/mem/ram/data[2][4]_i_1_n_0
    SLICE_X52Y58         FDRE                                         r  core/mem/ram/data_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.430    50.485    core/mem/ram/debug_clk
    SLICE_X52Y58         FDRE                                         r  core/mem/ram/data_reg[2][4]/C  (IS_INVERTED)
                         clock pessimism             -0.329    50.156    
                         clock uncertainty           -0.095    50.062    
    SLICE_X52Y58         FDRE (Setup_fdre_C_D)        0.068    50.130    core/mem/ram/data_reg[2][4]
  -------------------------------------------------------------------
                         required time                         50.130    
                         arrival time                         -13.360    
  -------------------------------------------------------------------
                         slack                                 36.769    

Slack (MET) :             36.800ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[61][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.139ns  (logic 0.693ns (5.274%)  route 12.446ns (94.726%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.560ns = ( 50.560 - 50.000 ) 
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.629     0.265    core/mem/debug_clk
    SLICE_X40Y58         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.223     0.488 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.362     0.850    core/mem/add/Q[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.893 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.893    core_n_312
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.111 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        5.099     6.210    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.123     6.333 r  core/mem/add/i___4_i_1/O
                         net (fo=103, routed)         5.221    11.553    core/mem/add/rs1_data_reg_reg[3]_1
    SLICE_X58Y54         LUT6 (Prop_lut6_I0_O)        0.043    11.596 r  core/mem/add/data[61][7]_i_3/O
                         net (fo=7, routed)           1.765    13.362    core/mem/ram/data_reg[61][3]_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I1_O)        0.043    13.405 r  core/mem/ram/data[61][0]_i_1/O
                         net (fo=1, routed)           0.000    13.405    core/mem/ram/data[61][0]_i_1_n_0
    SLICE_X18Y56         FDRE                                         r  core/mem/ram/data_reg[61][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.505    50.560    core/mem/ram/debug_clk
    SLICE_X18Y56         FDRE                                         r  core/mem/ram/data_reg[61][0]/C  (IS_INVERTED)
                         clock pessimism             -0.329    50.231    
                         clock uncertainty           -0.095    50.137    
    SLICE_X18Y56         FDRE (Setup_fdre_C_D)        0.068    50.205    core/mem/ram/data_reg[61][0]
  -------------------------------------------------------------------
                         required time                         50.205    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                 36.800    

Slack (MET) :             36.835ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[61][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.071ns  (logic 0.693ns (5.302%)  route 12.378ns (94.698%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.556ns = ( 50.556 - 50.000 ) 
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.629     0.265    core/mem/debug_clk
    SLICE_X40Y58         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.223     0.488 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.362     0.850    core/mem/add/Q[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.893 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.893    core_n_312
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.111 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        5.099     6.210    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.123     6.333 r  core/mem/add/i___4_i_1/O
                         net (fo=103, routed)         5.221    11.553    core/mem/add/rs1_data_reg_reg[3]_1
    SLICE_X58Y54         LUT6 (Prop_lut6_I0_O)        0.043    11.596 r  core/mem/add/data[61][7]_i_3/O
                         net (fo=7, routed)           1.697    13.293    core/mem/add/bhw_reg_reg[1]_rep__1_41
    SLICE_X26Y50         LUT6 (Prop_lut6_I5_O)        0.043    13.336 r  core/mem/add/data[61][1]_i_1/O
                         net (fo=1, routed)           0.000    13.336    core/mem/ram/data_reg[61][7]_1[0]
    SLICE_X26Y50         FDRE                                         r  core/mem/ram/data_reg[61][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.501    50.556    core/mem/ram/debug_clk
    SLICE_X26Y50         FDRE                                         r  core/mem/ram/data_reg[61][1]/C  (IS_INVERTED)
                         clock pessimism             -0.329    50.227    
                         clock uncertainty           -0.095    50.133    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.038    50.171    core/mem/ram/data_reg[61][1]
  -------------------------------------------------------------------
                         required time                         50.171    
                         arrival time                         -13.336    
  -------------------------------------------------------------------
                         slack                                 36.835    

Slack (MET) :             36.879ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[13][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.045ns  (logic 0.693ns (5.313%)  route 12.352ns (94.687%))
  Logic Levels:           5  (CARRY4=1 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.543ns = ( 50.543 - 50.000 ) 
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.629     0.265    core/mem/debug_clk
    SLICE_X40Y58         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.223     0.488 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.362     0.850    core/mem/add/Q[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.893 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.893    core_n_312
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.111 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        5.099     6.210    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X52Y40         LUT2 (Prop_lut2_I0_O)        0.123     6.333 r  core/mem/add/i___4_i_1/O
                         net (fo=103, routed)         5.680    12.013    core/mem/add/rs1_data_reg_reg[3]_1
    SLICE_X60Y61         LUT6 (Prop_lut6_I3_O)        0.043    12.056 r  core/mem/add/data[13][7]_i_2/O
                         net (fo=8, routed)           1.211    13.267    core/mem/add/data[13][7]_i_2_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.043    13.310 r  core/mem/add/data[13][1]_i_1/O
                         net (fo=1, routed)           0.000    13.310    core/mem/ram/data_reg[13][7]_1[1]
    SLICE_X42Y61         FDRE                                         r  core/mem/ram/data_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.488    50.543    core/mem/ram/debug_clk
    SLICE_X42Y61         FDRE                                         r  core/mem/ram/data_reg[13][1]/C  (IS_INVERTED)
                         clock pessimism             -0.329    50.214    
                         clock uncertainty           -0.095    50.120    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)        0.069    50.189    core/mem/ram/data_reg[13][1]
  -------------------------------------------------------------------
                         required time                         50.189    
                         arrival time                         -13.310    
  -------------------------------------------------------------------
                         slack                                 36.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.194ns (63.681%)  route 0.111ns (36.319%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.649     0.466    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X51Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.100     0.566 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=2, routed)           0.111     0.677    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][19]
    SLICE_X52Y100        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     0.771 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.771    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[21]
    SLICE_X52Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.816     0.652    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism             -0.047     0.605    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.092     0.697    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.175ns (56.294%)  route 0.136ns (43.706%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.688ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.685     0.502    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.100     0.602 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=2, routed)           0.136     0.738    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][24]
    SLICE_X38Y100        LUT3 (Prop_lut3_I2_O)        0.028     0.766 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[25].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.766    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[25]
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.813 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.813    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[25]
    SLICE_X38Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.852     0.688    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X38Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[25]/C
                         clock pessimism             -0.047     0.641    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.092     0.733    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.079%)  route 0.142ns (60.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.685     0.502    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X37Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.091     0.593 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/Q
                         net (fo=2, routed)           0.142     0.735    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[31]
    SLICE_X37Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.854     0.690    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X37Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism             -0.047     0.643    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.011     0.654    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.190ns (64.933%)  route 0.103ns (35.067%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.681     0.498    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X47Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.100     0.598 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=2, routed)           0.103     0.701    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][19]
    SLICE_X48Y100        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     0.791 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.791    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[21]
    SLICE_X48Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.848     0.684    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism             -0.047     0.637    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.071     0.708    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.678     0.495    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X39Y82         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.100     0.595 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.096     0.691    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/first_q[1]
    SLICE_X38Y82         SRLC32E                                      r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.915     0.751    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X38Y82         SRLC32E                                      r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
                         clock pessimism             -0.245     0.506    
    SLICE_X38Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.605    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (38.997%)  route 0.142ns (61.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.648     0.465    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X59Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.091     0.556 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=2, routed)           0.142     0.698    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[23]
    SLICE_X58Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.815     0.651    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X58Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism             -0.047     0.604    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.002     0.606    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.197ns (46.191%)  route 0.229ns (53.809%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.723ns
    Source Clock Delay      (SCD):    0.413ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.596     0.413    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X56Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.118     0.531 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[25]/Q
                         net (fo=2, routed)           0.229     0.760    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][25]
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.028     0.788 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[26].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.788    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[26]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.839 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.839    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[26]
    SLICE_X57Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.887     0.723    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X57Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism             -0.047     0.676    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.071     0.747    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 core/mu/B_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.439%)  route 0.130ns (56.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.646     0.463    core/mu/debug_clk
    SLICE_X53Y60         FDRE                                         r  core/mu/B_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.100     0.563 r  core/mu/B_reg_reg[19]/Q
                         net (fo=1, routed)           0.130     0.693    core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/B[19]
    DSP48_X2Y25          DSP48E1                                      r  core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.939     0.775    core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y25          DSP48E1                                      r  core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism             -0.244     0.531    
    DSP48_X2Y25          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.070     0.601    core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.162%)  route 0.154ns (62.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.685     0.502    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X36Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.091     0.593 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=2, routed)           0.154     0.747    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[28]
    SLICE_X36Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.854     0.690    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X36Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/C
                         clock pessimism             -0.047     0.643    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.011     0.654    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 core/mu/B_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.100ns (43.065%)  route 0.132ns (56.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.646     0.463    core/mu/debug_clk
    SLICE_X53Y61         FDRE                                         r  core/mu/B_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.100     0.563 r  core/mu/B_reg_reg[21]/Q
                         net (fo=1, routed)           0.132     0.695    core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/B[21]
    DSP48_X2Y25          DSP48E1                                      r  core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.939     0.775    core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y25          DSP48E1                                      r  core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism             -0.244     0.531    
    DSP48_X2Y25          DSP48E1 (Hold_dsp48e1_CLK_B[4])
                                                      0.070     0.601    core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            1.538         100.000     98.462     DSP48_X2Y25      core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         100.000     98.462     DSP48_X2Y26      core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         100.000     98.462     DSP48_X2Y24      core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X51Y90     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X41Y95     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X29Y94     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X25Y93     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y82     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y66     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y66     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X50Y64     core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_srl16e/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X52Y61     core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X52Y61     core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X52Y61     core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y66     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X38Y66     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X50Y64     core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_srl16e/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X52Y61     core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X52Y61     core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X52Y61     core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X52Y61     core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X52Y61     core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X52Y61     core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X52Y61     core/mu/mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.215ns  (logic 1.687ns (20.536%)  route 6.528ns (79.464%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.689    -1.905    vga/U12/CLK_OUT3
    SLICE_X6Y82          FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.646 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.679    -0.968    vga/U12/h_count_reg_n_0_[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.335    -0.590    vga/U12/h_count[8]_i_2_n_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.055    -0.535 r  vga/U12/data_buf_reg_0_3_0_5_i_51/O
                         net (fo=72, routed)          0.569     0.034    vga/U12/data_buf_reg_0_3_0_5_i_51_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.143     0.177 r  vga/U12/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=7, routed)           0.378     0.555    vga/U12/char_index_col[3]
    SLICE_X4Y80          LUT2 (Prop_lut2_I0_O)        0.136     0.691 r  vga/U12/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=1, routed)           0.000     0.691    vga/U12/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     0.973 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[2]
                         net (fo=5, routed)           0.546     1.519    vga/U12/data_buf_reg_0_3_0_5_i_21_n_5
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.122     1.641 r  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.325     1.966    vga/U12/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.043     2.009 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.114     2.123    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.043     2.166 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.475     3.641    vga/data_buf_reg_0_3_18_23/ADDRA1
    SLICE_X22Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     3.688 r  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.655     4.343    vga/U12/number0[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I3_O)        0.134     4.477 r  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000     4.477    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X24Y63         MUXF7 (Prop_muxf7_I1_O)      0.108     4.585 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.220     5.804    vga/U12/number__0[2]
    SLICE_X6Y83          LUT5 (Prop_lut5_I1_O)        0.134     5.938 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.233     6.171    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I2_O)        0.138     6.309 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     6.309    vga/U12_n_85
    SLICE_X7Y83          FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.554     8.648    vga/CLK_OUT1
    SLICE_X7Y83          FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.817    
                         clock uncertainty           -0.201     7.615    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.033     7.648    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.199ns  (logic 1.582ns (19.296%)  route 6.617ns (80.704%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 8.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.689    -1.905    vga/U12/CLK_OUT3
    SLICE_X6Y82          FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.646 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.679    -0.968    vga/U12/h_count_reg_n_0_[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.335    -0.590    vga/U12/h_count[8]_i_2_n_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.055    -0.535 r  vga/U12/data_buf_reg_0_3_0_5_i_51/O
                         net (fo=72, routed)          0.569     0.034    vga/U12/data_buf_reg_0_3_0_5_i_51_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.143     0.177 r  vga/U12/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=7, routed)           0.378     0.555    vga/U12/char_index_col[3]
    SLICE_X4Y80          LUT2 (Prop_lut2_I0_O)        0.136     0.691 r  vga/U12/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=1, routed)           0.000     0.691    vga/U12/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     0.973 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[2]
                         net (fo=5, routed)           0.546     1.519    vga/U12/data_buf_reg_0_3_0_5_i_21_n_5
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.122     1.641 r  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.325     1.966    vga/U12/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.043     2.009 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.114     2.123    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.043     2.166 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.475     3.641    vga/data_buf_reg_0_3_18_23/ADDRA1
    SLICE_X22Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     3.688 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.655     4.343    vga/U12/number0[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I3_O)        0.134     4.477 f  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000     4.477    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X24Y63         MUXF7 (Prop_muxf7_I1_O)      0.108     4.585 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.214     5.799    vga/U12/number__0[2]
    SLICE_X6Y84          LUT5 (Prop_lut5_I1_O)        0.124     5.923 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.328     6.250    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.043     6.293 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     6.293    vga/U12_n_87
    SLICE_X6Y85          FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.556     8.650    vga/CLK_OUT1
    SLICE_X6Y85          FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.819    
                         clock uncertainty           -0.201     7.617    
    SLICE_X6Y85          FDRE (Setup_fdre_C_D)        0.064     7.681    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 1.582ns (19.373%)  route 6.584ns (80.627%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 8.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.689    -1.905    vga/U12/CLK_OUT3
    SLICE_X6Y82          FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.646 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.679    -0.968    vga/U12/h_count_reg_n_0_[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.335    -0.590    vga/U12/h_count[8]_i_2_n_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.055    -0.535 r  vga/U12/data_buf_reg_0_3_0_5_i_51/O
                         net (fo=72, routed)          0.569     0.034    vga/U12/data_buf_reg_0_3_0_5_i_51_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.143     0.177 r  vga/U12/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=7, routed)           0.378     0.555    vga/U12/char_index_col[3]
    SLICE_X4Y80          LUT2 (Prop_lut2_I0_O)        0.136     0.691 r  vga/U12/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=1, routed)           0.000     0.691    vga/U12/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     0.973 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[2]
                         net (fo=5, routed)           0.546     1.519    vga/U12/data_buf_reg_0_3_0_5_i_21_n_5
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.122     1.641 r  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.325     1.966    vga/U12/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.043     2.009 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.114     2.123    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.043     2.166 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.475     3.641    vga/data_buf_reg_0_3_18_23/ADDRA1
    SLICE_X22Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     3.688 r  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.655     4.343    vga/U12/number0[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I3_O)        0.134     4.477 r  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000     4.477    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X24Y63         MUXF7 (Prop_muxf7_I1_O)      0.108     4.585 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.214     5.798    vga/U12/number__0[2]
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.124     5.922 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.296     6.218    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.043     6.261 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     6.261    vga/U12_n_89
    SLICE_X7Y85          FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.556     8.650    vga/CLK_OUT1
    SLICE_X7Y85          FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.819    
                         clock uncertainty           -0.201     7.617    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)        0.034     7.651    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.651    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 1.685ns (20.706%)  route 6.453ns (79.294%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 8.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.689    -1.905    vga/U12/CLK_OUT3
    SLICE_X6Y82          FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.646 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.679    -0.968    vga/U12/h_count_reg_n_0_[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.335    -0.590    vga/U12/h_count[8]_i_2_n_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.055    -0.535 r  vga/U12/data_buf_reg_0_3_0_5_i_51/O
                         net (fo=72, routed)          0.569     0.034    vga/U12/data_buf_reg_0_3_0_5_i_51_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.143     0.177 r  vga/U12/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=7, routed)           0.378     0.555    vga/U12/char_index_col[3]
    SLICE_X4Y80          LUT2 (Prop_lut2_I0_O)        0.136     0.691 r  vga/U12/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=1, routed)           0.000     0.691    vga/U12/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     0.973 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[2]
                         net (fo=5, routed)           0.546     1.519    vga/U12/data_buf_reg_0_3_0_5_i_21_n_5
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.122     1.641 r  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.325     1.966    vga/U12/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.043     2.009 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.114     2.123    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.043     2.166 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.475     3.641    vga/data_buf_reg_0_3_18_23/ADDRA1
    SLICE_X22Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     3.688 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.655     4.343    vga/U12/number0[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I3_O)        0.134     4.477 f  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000     4.477    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X24Y63         MUXF7 (Prop_muxf7_I1_O)      0.108     4.585 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.214     5.799    vga/U12/number__0[2]
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.132     5.931 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.164     6.095    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.138     6.233 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     6.233    vga/U12_n_86
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.555     8.649    vga/CLK_OUT1
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.818    
                         clock uncertainty           -0.201     7.616    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.066     7.682    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.682    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 1.582ns (19.492%)  route 6.534ns (80.508%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 8.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.689    -1.905    vga/U12/CLK_OUT3
    SLICE_X6Y82          FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.646 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.679    -0.968    vga/U12/h_count_reg_n_0_[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.335    -0.590    vga/U12/h_count[8]_i_2_n_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.055    -0.535 r  vga/U12/data_buf_reg_0_3_0_5_i_51/O
                         net (fo=72, routed)          0.569     0.034    vga/U12/data_buf_reg_0_3_0_5_i_51_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.143     0.177 r  vga/U12/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=7, routed)           0.378     0.555    vga/U12/char_index_col[3]
    SLICE_X4Y80          LUT2 (Prop_lut2_I0_O)        0.136     0.691 r  vga/U12/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=1, routed)           0.000     0.691    vga/U12/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     0.973 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[2]
                         net (fo=5, routed)           0.546     1.519    vga/U12/data_buf_reg_0_3_0_5_i_21_n_5
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.122     1.641 r  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.325     1.966    vga/U12/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.043     2.009 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.114     2.123    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.043     2.166 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.475     3.641    vga/data_buf_reg_0_3_18_23/ADDRA1
    SLICE_X22Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     3.688 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.655     4.343    vga/U12/number0[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I3_O)        0.134     4.477 f  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000     4.477    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X24Y63         MUXF7 (Prop_muxf7_I1_O)      0.108     4.585 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.220     5.804    vga/U12/number__0[2]
    SLICE_X6Y83          LUT5 (Prop_lut5_I1_O)        0.124     5.928 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.240     6.168    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I2_O)        0.043     6.211 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     6.211    vga/U12_n_88
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.555     8.649    vga/CLK_OUT1
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.818    
                         clock uncertainty           -0.201     7.616    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.064     7.680    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.680    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 1.582ns (19.846%)  route 6.389ns (80.154%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 8.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.689    -1.905    vga/U12/CLK_OUT3
    SLICE_X6Y82          FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.646 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.679    -0.968    vga/U12/h_count_reg_n_0_[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.335    -0.590    vga/U12/h_count[8]_i_2_n_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.055    -0.535 r  vga/U12/data_buf_reg_0_3_0_5_i_51/O
                         net (fo=72, routed)          0.569     0.034    vga/U12/data_buf_reg_0_3_0_5_i_51_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.143     0.177 r  vga/U12/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=7, routed)           0.378     0.555    vga/U12/char_index_col[3]
    SLICE_X4Y80          LUT2 (Prop_lut2_I0_O)        0.136     0.691 r  vga/U12/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=1, routed)           0.000     0.691    vga/U12/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     0.973 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[2]
                         net (fo=5, routed)           0.546     1.519    vga/U12/data_buf_reg_0_3_0_5_i_21_n_5
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.122     1.641 r  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.325     1.966    vga/U12/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.043     2.009 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.114     2.123    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.043     2.166 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.475     3.641    vga/data_buf_reg_0_3_18_23/ADDRA1
    SLICE_X22Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     3.688 r  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.655     4.343    vga/U12/number0[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I3_O)        0.134     4.477 r  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000     4.477    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X24Y63         MUXF7 (Prop_muxf7_I1_O)      0.108     4.585 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.216     5.800    vga/U12/number__0[2]
    SLICE_X7Y84          LUT6 (Prop_lut6_I1_O)        0.124     5.924 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.099     6.023    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I2_O)        0.043     6.066 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.066    vga/U12_n_91
    SLICE_X7Y84          FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.555     8.649    vga/CLK_OUT1
    SLICE_X7Y84          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.818    
                         clock uncertainty           -0.201     7.616    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.033     7.649    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.649    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 1.582ns (19.815%)  route 6.402ns (80.185%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 8.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.689    -1.905    vga/U12/CLK_OUT3
    SLICE_X6Y82          FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.259    -1.646 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.679    -0.968    vga/U12/h_count_reg_n_0_[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.043    -0.925 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.335    -0.590    vga/U12/h_count[8]_i_2_n_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.055    -0.535 r  vga/U12/data_buf_reg_0_3_0_5_i_51/O
                         net (fo=72, routed)          0.569     0.034    vga/U12/data_buf_reg_0_3_0_5_i_51_n_0
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.143     0.177 r  vga/U12/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=7, routed)           0.378     0.555    vga/U12/char_index_col[3]
    SLICE_X4Y80          LUT2 (Prop_lut2_I0_O)        0.136     0.691 r  vga/U12/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=1, routed)           0.000     0.691    vga/U12/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     0.973 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[2]
                         net (fo=5, routed)           0.546     1.519    vga/U12/data_buf_reg_0_3_0_5_i_21_n_5
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.122     1.641 r  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.325     1.966    vga/U12/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.043     2.009 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.114     2.123    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.043     2.166 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.475     3.641    vga/data_buf_reg_0_3_18_23/ADDRA1
    SLICE_X22Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     3.688 r  vga/data_buf_reg_0_3_18_23/RAMA/O
                         net (fo=1, routed)           0.655     4.343    vga/U12/number0[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I3_O)        0.134     4.477 r  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000     4.477    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X24Y63         MUXF7 (Prop_muxf7_I1_O)      0.108     4.585 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.220     5.804    vga/U12/number__0[2]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.124     5.928 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.108     6.036    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I2_O)        0.043     6.079 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     6.079    vga/U12_n_90
    SLICE_X6Y83          FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.554     8.648    vga/CLK_OUT1
    SLICE_X6Y83          FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.817    
                         clock uncertainty           -0.201     7.615    
    SLICE_X6Y83          FDRE (Setup_fdre_C_D)        0.064     7.679    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.767ns (12.940%)  route 5.160ns (87.060%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X14Y82         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.259    -1.701 r  vga/U12/v_count_reg[3]/Q
                         net (fo=25, routed)          0.919    -0.782    vga/U12/PRow[3]
    SLICE_X14Y81         LUT5 (Prop_lut5_I0_O)        0.047    -0.735 r  vga/U12/data_buf_reg_0_3_24_29_i_38/O
                         net (fo=104, routed)         2.630     1.895    core/register/data_buf_reg_0_3_24_29_i_27_0
    SLICE_X52Y72         MUXF7 (Prop_muxf7_S_O)       0.245     2.140 r  core/register/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=1, routed)           0.000     2.140    core/register/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X52Y72         MUXF8 (Prop_muxf8_I1_O)      0.043     2.183 r  core/register/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=1, routed)           0.935     3.118    vga/U12/data_buf_reg_0_3_0_5_i_2_2
    SLICE_X30Y64         LUT6 (Prop_lut6_I5_O)        0.125     3.243 r  vga/U12/data_buf_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.340     3.583    vga/U12/debug_data[1]
    SLICE_X24Y64         LUT2 (Prop_lut2_I1_O)        0.048     3.631 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.336     3.967    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X22Y63         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.501     8.595    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X22Y63         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.832     7.764    
                         clock uncertainty           -0.201     7.562    
    SLICE_X22Y63         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.229     7.333    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.333    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 0.569ns (9.677%)  route 5.311ns (90.323%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.637    -1.957    vga/U12/CLK_OUT3
    SLICE_X12Y85         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.259    -1.698 r  vga/U12/v_count_reg[1]/Q
                         net (fo=26, routed)          0.680    -1.018    vga/U12/PRow[1]
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.047    -0.971 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.353    -0.618    vga/U12/v_count[5]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I1_O)        0.134    -0.484 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.733     0.249    vga/U12/G[3]_i_4_n_0
    SLICE_X11Y83         LUT4 (Prop_lut4_I0_O)        0.043     0.292 r  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         2.784     3.076    vga/U12/G[3]_i_2_0[3]
    SLICE_X37Y67         LUT6 (Prop_lut6_I1_O)        0.043     3.119 r  vga/U12/data_buf_reg_0_3_6_11_i_7/O
                         net (fo=1, routed)           0.428     3.548    vga/U12/debug_data[7]
    SLICE_X26Y64         LUT2 (Prop_lut2_I1_O)        0.043     3.591 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.332     3.923    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X22Y64         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.500     8.594    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X22Y64         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.832     7.763    
                         clock uncertainty           -0.201     7.561    
    SLICE_X22Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.421    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.421    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.569ns (9.621%)  route 5.345ns (90.379%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.957ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.637    -1.957    vga/U12/CLK_OUT3
    SLICE_X12Y85         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.259    -1.698 r  vga/U12/v_count_reg[1]/Q
                         net (fo=26, routed)          0.680    -1.018    vga/U12/PRow[1]
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.047    -0.971 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.353    -0.618    vga/U12/v_count[5]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I1_O)        0.134    -0.484 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.733     0.249    vga/U12/G[3]_i_4_n_0
    SLICE_X11Y83         LUT4 (Prop_lut4_I0_O)        0.043     0.292 r  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         2.634     2.926    vga/U12/G[3]_i_2_0[3]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.043     2.969 r  vga/U12/data_buf_reg_0_3_6_11_i_8/O
                         net (fo=1, routed)           0.530     3.499    vga/U12/debug_data[6]
    SLICE_X26Y64         LUT2 (Prop_lut2_I1_O)        0.043     3.542 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.415     3.957    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X22Y64         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.500     8.594    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X22Y64         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.832     7.763    
                         clock uncertainty           -0.201     7.561    
    SLICE_X22Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.465    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -3.957    
  -------------------------------------------------------------------
                         slack                                  3.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.174ns (22.377%)  route 0.604ns (77.623%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.689    -0.504    vga/U12/CLK_OUT3
    SLICE_X14Y82         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.118    -0.386 r  vga/U12/v_count_reg[3]/Q
                         net (fo=25, routed)          0.308    -0.078    vga/U12/PRow[3]
    SLICE_X11Y81         LUT6 (Prop_lut6_I4_O)        0.028    -0.050 f  vga/U12/strdata[4]_i_2/O
                         net (fo=1, routed)           0.296     0.246    vga/U12/strdata[4]_i_2_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I3_O)        0.028     0.274 r  vga/U12/strdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.274    vga/U12_n_60
    SLICE_X10Y78         FDRE                                         r  vga/strdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.924    -0.534    vga/CLK_OUT1
    SLICE_X10Y78         FDRE                                         r  vga/strdata_reg[4]/C
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.201     0.006    
    SLICE_X10Y78         FDRE (Hold_fdre_C_D)         0.087     0.093    vga/strdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.174ns (21.596%)  route 0.632ns (78.404%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X12Y84         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.384 r  vga/U12/v_count_reg[4]/Q
                         net (fo=22, routed)          0.266    -0.118    vga/U12/PRow[4]
    SLICE_X13Y83         LUT6 (Prop_lut6_I3_O)        0.028    -0.090 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.366     0.276    vga/U12/v_count_reg[8]_20
    SLICE_X13Y81         LUT6 (Prop_lut6_I0_O)        0.028     0.304 r  vga/U12/strdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.304    vga/U12_n_70
    SLICE_X13Y81         FDRE                                         r  vga/strdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.927    -0.531    vga/CLK_OUT1
    SLICE_X13Y81         FDRE                                         r  vga/strdata_reg[3]/C
                         clock pessimism              0.339    -0.193    
                         clock uncertainty            0.201     0.009    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.060     0.069    vga/strdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.178ns (20.999%)  route 0.670ns (79.001%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X12Y84         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.384 r  vga/U12/v_count_reg[4]/Q
                         net (fo=22, routed)          0.266    -0.118    vga/U12/PRow[4]
    SLICE_X13Y83         LUT6 (Prop_lut6_I3_O)        0.028    -0.090 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.404     0.314    vga/U12/v_count_reg[8]_20
    SLICE_X10Y80         LUT3 (Prop_lut3_I0_O)        0.032     0.346 r  vga/U12/strdata[40]_i_1/O
                         net (fo=1, routed)           0.000     0.346    vga/U12_n_58
    SLICE_X10Y80         FDRE                                         r  vga/strdata_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.926    -0.532    vga/CLK_OUT1
    SLICE_X10Y80         FDRE                                         r  vga/strdata_reg[40]/C
                         clock pessimism              0.339    -0.194    
                         clock uncertainty            0.201     0.008    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.096     0.104    vga/strdata_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.184ns (21.712%)  route 0.663ns (78.288%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.720    -0.473    vga/U12/CLK_OUT3
    SLICE_X4Y81          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.100    -0.373 r  vga/U12/h_count_reg[3]/Q
                         net (fo=567, routed)         0.312    -0.060    vga/U12/G[3]_i_2_0[0]
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.028    -0.032 r  vga/U12/ascii_code[3]_i_12/O
                         net (fo=1, routed)           0.184     0.151    vga/U12/ascii_code[3]_i_12_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I2_O)        0.028     0.179 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.167     0.347    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.028     0.375 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.375    vga/U12_n_88
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.961    -0.497    vga/CLK_OUT1
    SLICE_X6Y84          FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.201     0.043    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.087     0.130    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.174ns (20.649%)  route 0.669ns (79.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X12Y84         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.384 r  vga/U12/v_count_reg[4]/Q
                         net (fo=22, routed)          0.266    -0.118    vga/U12/PRow[4]
    SLICE_X13Y83         LUT6 (Prop_lut6_I3_O)        0.028    -0.090 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.403     0.313    vga/U12/v_count_reg[8]_20
    SLICE_X10Y79         LUT5 (Prop_lut5_I2_O)        0.028     0.341 r  vga/U12/strdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.341    vga/U12_n_61
    SLICE_X10Y79         FDRE                                         r  vga/strdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.925    -0.533    vga/CLK_OUT1
    SLICE_X10Y79         FDRE                                         r  vga/strdata_reg[10]/C
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.087     0.094    vga/strdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.174ns (20.624%)  route 0.670ns (79.376%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X12Y84         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.384 r  vga/U12/v_count_reg[4]/Q
                         net (fo=22, routed)          0.266    -0.118    vga/U12/PRow[4]
    SLICE_X13Y83         LUT6 (Prop_lut6_I3_O)        0.028    -0.090 f  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.404     0.314    vga/U12/v_count_reg[8]_20
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.028     0.342 r  vga/U12/strdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.342    vga/U12_n_62
    SLICE_X10Y80         FDRE                                         r  vga/strdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.926    -0.532    vga/CLK_OUT1
    SLICE_X10Y80         FDRE                                         r  vga/strdata_reg[22]/C
                         clock pessimism              0.339    -0.194    
                         clock uncertainty            0.201     0.008    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.087     0.095    vga/strdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.174ns (20.590%)  route 0.671ns (79.410%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X12Y84         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.384 r  vga/U12/v_count_reg[4]/Q
                         net (fo=22, routed)          0.266    -0.118    vga/U12/PRow[4]
    SLICE_X13Y83         LUT6 (Prop_lut6_I3_O)        0.028    -0.090 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.405     0.316    vga/U12/v_count_reg[8]_20
    SLICE_X12Y80         LUT5 (Prop_lut5_I4_O)        0.028     0.344 r  vga/U12/strdata[35]_i_1/O
                         net (fo=1, routed)           0.000     0.344    vga/U12_n_64
    SLICE_X12Y80         FDRE                                         r  vga/strdata_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.926    -0.532    vga/CLK_OUT1
    SLICE_X12Y80         FDRE                                         r  vga/strdata_reg[35]/C
                         clock pessimism              0.339    -0.194    
                         clock uncertainty            0.201     0.008    
    SLICE_X12Y80         FDRE (Hold_fdre_C_D)         0.087     0.095    vga/strdata_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.174ns (20.547%)  route 0.673ns (79.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X12Y84         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.118    -0.384 r  vga/U12/v_count_reg[4]/Q
                         net (fo=22, routed)          0.266    -0.118    vga/U12/PRow[4]
    SLICE_X13Y83         LUT6 (Prop_lut6_I3_O)        0.028    -0.090 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.407     0.317    vga/U12/v_count_reg[8]_20
    SLICE_X12Y79         LUT6 (Prop_lut6_I2_O)        0.028     0.345 r  vga/U12/strdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.345    vga/U12_n_67
    SLICE_X12Y79         FDRE                                         r  vga/strdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.925    -0.533    vga/CLK_OUT1
    SLICE_X12Y79         FDRE                                         r  vga/strdata_reg[9]/C
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.087     0.094    vga/strdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.185ns (22.213%)  route 0.648ns (77.787%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X13Y84         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.091    -0.411 r  vga/U12/v_count_reg[6]/Q
                         net (fo=19, routed)          0.316    -0.094    vga/U12/PRow[6]
    SLICE_X13Y82         LUT6 (Prop_lut6_I0_O)        0.066    -0.028 f  vga/U12/strdata[8]_i_4/O
                         net (fo=105, routed)         0.332     0.303    vga/U12/v_count_reg[6]_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I3_O)        0.028     0.331 r  vga/U12/strdata[51]_i_1/O
                         net (fo=1, routed)           0.000     0.331    vga/U12_n_23
    SLICE_X11Y80         FDRE                                         r  vga/strdata_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.926    -0.532    vga/CLK_OUT1
    SLICE_X11Y80         FDRE                                         r  vga/strdata_reg[51]/C
                         clock pessimism              0.339    -0.194    
                         clock uncertainty            0.201     0.008    
    SLICE_X11Y80         FDRE (Hold_fdre_C_D)         0.060     0.068    vga/strdata_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.128ns (15.593%)  route 0.693ns (84.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.720    -0.473    vga/U12/CLK_OUT3
    SLICE_X3Y80          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.373 r  vga/U12/h_count_reg[2]/Q
                         net (fo=36, routed)          0.472     0.100    vga/U12/h_count_reg_n_0_[2]
    SLICE_X6Y85          LUT6 (Prop_lut6_I3_O)        0.028     0.128 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.221     0.348    vga/ascii_code
    SLICE_X6Y85          FDRE                                         r  vga/ascii_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.962    -0.496    vga/CLK_OUT1
    SLICE_X6Y85          FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.201     0.044    
    SLICE_X6Y85          FDRE (Hold_fdre_C_CE)        0.030     0.074    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[3][27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.098ns (17.388%)  route 5.217ns (82.612%))
  Logic Levels:           10  (LUT2=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    0.272ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.636     0.272    core/ctrl/debug_clk
    SLICE_X21Y64         FDCE                                         r  core/ctrl/FUS_reg[3][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDCE (Prop_fdce_C_Q)         0.223     0.495 r  core/ctrl/FUS_reg[3][27]/Q
                         net (fo=8, routed)           0.579     1.074    core/ctrl/p_26_in
    SLICE_X21Y64         LUT2 (Prop_lut2_I0_O)        0.051     1.125 r  core/ctrl/rs1_data_reg[31]_i_22/O
                         net (fo=6, routed)           0.453     1.578    core/ctrl/rs1_data_reg[31]_i_22_n_0
    SLICE_X18Y65         LUT6 (Prop_lut6_I2_O)        0.135     1.713 f  core/ctrl/rs2_data_reg[31]_i_19/O
                         net (fo=1, routed)           0.300     2.013    core/ctrl/rs2_data_reg[31]_i_19_n_0
    SLICE_X18Y66         LUT6 (Prop_lut6_I0_O)        0.043     2.056 r  core/ctrl/rs2_data_reg[31]_i_8/O
                         net (fo=127, routed)         0.804     2.860    core/register/rs2_addr_ctrl[2]
    SLICE_X9Y75          MUXF7 (Prop_muxf7_S_O)       0.163     3.023 r  core/register/rs2_data_reg_reg[18]_i_4/O
                         net (fo=1, routed)           0.662     3.685    core/register/rs2_data_reg_reg[18]_i_4_n_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I3_O)        0.122     3.807 r  core/register/rs2_data_reg[18]_i_1/O
                         net (fo=6, routed)           0.493     4.300    core/mux_imm_ALU_RO_B/data_buf_reg_0_3_30_31_i_17[15]
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.043     4.343 r  core/mux_imm_ALU_RO_B/B[18]_i_1/O
                         net (fo=2, routed)           0.543     4.886    vga/U12/data_buf_reg_0_3_30_31_i_6_0[13]
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.043     4.929 r  vga/U12/data_buf_reg_0_3_18_23_i_50/O
                         net (fo=1, routed)           0.000     4.929    vga/U12/data_buf_reg_0_3_18_23_i_50_n_0
    SLICE_X33Y76         MUXF7 (Prop_muxf7_I1_O)      0.108     5.037 r  vga/U12/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.408     5.444    vga/U12/data_buf_reg_0_3_18_23_i_18_n_0
    SLICE_X27Y71         LUT6 (Prop_lut6_I3_O)        0.124     5.568 r  vga/U12/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=1, routed)           0.548     6.116    vga/U12/debug_data[18]
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.043     6.159 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.428     6.587    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X22Y61         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.501     8.595    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y61         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.832     7.764    
                         clock uncertainty           -0.215     7.549    
    SLICE_X22Y61         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.453    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[3][27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 1.106ns (18.126%)  route 4.996ns (81.874%))
  Logic Levels:           10  (LUT2=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    0.272ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.636     0.272    core/ctrl/debug_clk
    SLICE_X21Y64         FDCE                                         r  core/ctrl/FUS_reg[3][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDCE (Prop_fdce_C_Q)         0.223     0.495 r  core/ctrl/FUS_reg[3][27]/Q
                         net (fo=8, routed)           0.579     1.074    core/ctrl/p_26_in
    SLICE_X21Y64         LUT2 (Prop_lut2_I0_O)        0.051     1.125 r  core/ctrl/rs1_data_reg[31]_i_22/O
                         net (fo=6, routed)           0.453     1.578    core/ctrl/rs1_data_reg[31]_i_22_n_0
    SLICE_X18Y65         LUT6 (Prop_lut6_I2_O)        0.135     1.713 f  core/ctrl/rs2_data_reg[31]_i_19/O
                         net (fo=1, routed)           0.300     2.013    core/ctrl/rs2_data_reg[31]_i_19_n_0
    SLICE_X18Y66         LUT6 (Prop_lut6_I0_O)        0.043     2.056 r  core/ctrl/rs2_data_reg[31]_i_8/O
                         net (fo=127, routed)         0.762     2.818    core/register/rs2_addr_ctrl[2]
    SLICE_X14Y77         MUXF7 (Prop_muxf7_S_O)       0.171     2.989 r  core/register/rs2_data_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.621     3.610    core/register/rs2_data_reg_reg[5]_i_4_n_0
    SLICE_X20Y67         LUT6 (Prop_lut6_I3_O)        0.122     3.732 r  core/register/rs2_data_reg[5]_i_1/O
                         net (fo=6, routed)           0.705     4.437    core/mux_imm_ALU_RO_B/data_buf_reg_0_3_30_31_i_17[3]
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.043     4.480 r  core/mux_imm_ALU_RO_B/B[5]_i_1/O
                         net (fo=2, routed)           0.594     5.075    vga/U12/data_buf_reg_0_3_30_31_i_6_0[1]
    SLICE_X26Y66         LUT6 (Prop_lut6_I3_O)        0.043     5.118 r  vga/U12/data_buf_reg_0_3_0_5_i_104/O
                         net (fo=1, routed)           0.000     5.118    vga/U12/data_buf_reg_0_3_0_5_i_104_n_0
    SLICE_X26Y66         MUXF7 (Prop_muxf7_I1_O)      0.108     5.226 r  vga/U12/data_buf_reg_0_3_0_5_i_39/O
                         net (fo=1, routed)           0.303     5.528    vga/U12/data_buf_reg_0_3_0_5_i_39_n_0
    SLICE_X24Y65         LUT6 (Prop_lut6_I3_O)        0.124     5.652 r  vga/U12/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=1, routed)           0.351     6.003    vga/U12/debug_data[5]
    SLICE_X24Y64         LUT2 (Prop_lut2_I1_O)        0.043     6.046 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.328     6.374    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X22Y63         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.501     8.595    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X22Y63         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.832     7.764    
                         clock uncertainty           -0.215     7.549    
    SLICE_X22Y63         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.402    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.146ns (18.921%)  route 4.911ns (81.079%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.629     0.265    core/mem/debug_clk
    SLICE_X40Y58         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.223     0.488 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.362     0.850    core/mem/add/Q[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.893 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.893    core_n_312
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266     1.159 r  add/i__i_2/O[2]
                         net (fo=1144, routed)        1.006     2.166    core/mem/ram/data_reg[81][1]_0[2]
    SLICE_X48Y44         MUXF7 (Prop_muxf7_S_O)       0.226     2.392 r  core/mem/ram/Q_reg[30]_i_6/O
                         net (fo=1, routed)           0.574     2.966    core/mem/ram/Q_reg[30]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.124     3.090 r  core/mem/ram/Q[30]_i_3/O
                         net (fo=1, routed)           0.584     3.674    core/mem/ram/Q[30]_i_3_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.043     3.717 r  core/mem/ram/Q[30]_i_2/O
                         net (fo=1, routed)           0.550     4.267    core/mem/ram/Q[30]_i_2_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.043     4.310 r  core/mem/ram/Q[30]_i_1/O
                         net (fo=2, routed)           0.365     4.675    core/du/data_buf_reg_0_3_30_31_i_5_1[20]
    SLICE_X33Y65         LUT6 (Prop_lut6_I4_O)        0.043     4.718 r  core/du/data_buf_reg_0_3_30_31_i_24/O
                         net (fo=1, routed)           0.292     5.010    vga/U12/data_buf_reg_0_3_30_31_i_4_2
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.043     5.053 r  vga/U12/data_buf_reg_0_3_30_31_i_9/O
                         net (fo=1, routed)           0.313     5.366    vga/U12/data_buf_reg_0_3_30_31_i_9_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I2_O)        0.043     5.409 r  vga/U12/data_buf_reg_0_3_30_31_i_4/O
                         net (fo=1, routed)           0.240     5.650    vga/U12/debug_data[30]
    SLICE_X29Y67         LUT2 (Prop_lut2_I1_O)        0.049     5.699 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.623     6.322    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X20Y63         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.501     8.595    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X20Y63         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism             -0.832     7.764    
                         clock uncertainty           -0.215     7.549    
    SLICE_X20Y63         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     7.360    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          7.360    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 0.717ns (11.806%)  route 5.356ns (88.194%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    0.273ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.637     0.273    core/ctrl/debug_clk
    SLICE_X19Y64         FDCE                                         r  core/ctrl/FUS_reg[2][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDCE (Prop_fdce_C_Q)         0.204     0.477 r  core/ctrl/FUS_reg[2][18]/Q
                         net (fo=5, routed)           0.577     1.054    core/ctrl/p_1_in4_in[2]
    SLICE_X13Y64         LUT6 (Prop_lut6_I1_O)        0.126     1.180 f  core/ctrl/FUS[4][29]_i_58/O
                         net (fo=1, routed)           0.300     1.480    core/ctrl/FUS[4][29]_i_58_n_0
    SLICE_X12Y65         LUT5 (Prop_lut5_I2_O)        0.043     1.523 r  core/ctrl/FUS[4][29]_i_28/O
                         net (fo=1, routed)           0.316     1.838    core/ctrl/FUS[4][29]_i_28_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I2_O)        0.043     1.881 r  core/ctrl/FUS[4][29]_i_8/O
                         net (fo=2, routed)           0.411     2.293    core/ctrl/FUS[4][29]_i_8_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.043     2.336 r  core/ctrl/FUS[2][28]_i_8/O
                         net (fo=44, routed)          0.716     3.051    core/ctrl/FUS[2][28]_i_8_n_0
    SLICE_X29Y62         LUT3 (Prop_lut3_I1_O)        0.043     3.094 r  core/ctrl/register[1][31]_i_6/O
                         net (fo=27, routed)          0.580     3.675    core/ctrl/register[1][31]_i_6_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I0_O)        0.043     3.718 r  core/ctrl/register[1][15]_i_2/O
                         net (fo=2, routed)           0.482     4.199    core/ctrl/register[1][15]_i_2_n_0
    SLICE_X28Y65         LUT6 (Prop_lut6_I5_O)        0.043     4.242 r  core/ctrl/data_buf_reg_0_3_12_17_i_55/O
                         net (fo=1, routed)           0.359     4.601    vga/U12/data_buf_reg_0_3_12_17_i_9_1
    SLICE_X28Y65         LUT6 (Prop_lut6_I1_O)        0.043     4.644 r  vga/U12/data_buf_reg_0_3_12_17_i_21/O
                         net (fo=1, routed)           0.603     5.246    vga/U12/data_buf_reg_0_3_12_17_i_21_n_0
    SLICE_X27Y76         LUT6 (Prop_lut6_I2_O)        0.043     5.289 r  vga/U12/data_buf_reg_0_3_12_17_i_9/O
                         net (fo=1, routed)           0.616     5.906    vga/U12/debug_data[15]
    SLICE_X23Y64         LUT2 (Prop_lut2_I1_O)        0.043     5.949 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.398     6.347    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X22Y62         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.501     8.595    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X22Y62         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.832     7.764    
                         clock uncertainty           -0.215     7.549    
    SLICE_X22Y62         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.414    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.414    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 1.059ns (17.776%)  route 4.898ns (82.224%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 8.596 - 10.000 ) 
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.629     0.265    core/mem/debug_clk
    SLICE_X40Y58         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.223     0.488 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.362     0.850    core/mem/add/Q[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.893 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.893    core_n_312
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     1.017 r  add/i__i_2/O[0]
                         net (fo=1892, routed)        0.952     1.969    core/mem/ram/data_reg[81][1]_0[0]
    SLICE_X31Y46         LUT3 (Prop_lut3_I1_O)        0.124     2.093 r  core/mem/ram/Q[24]_i_43/O
                         net (fo=1, routed)           0.355     2.448    core/mem/ram/Q[24]_i_43_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.043     2.491 f  core/mem/ram/Q[24]_i_19/O
                         net (fo=1, routed)           0.709     3.200    core/mem/ram/Q[24]_i_19_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I4_O)        0.043     3.243 r  core/mem/ram/Q[24]_i_7/O
                         net (fo=1, routed)           0.000     3.243    core/mem/ram/Q[24]_i_7_n_0
    SLICE_X33Y57         MUXF7 (Prop_muxf7_I0_O)      0.107     3.350 r  core/mem/ram/Q_reg[24]_i_4/O
                         net (fo=1, routed)           0.000     3.350    core/mem/ram/Q_reg[24]_i_4_n_0
    SLICE_X33Y57         MUXF8 (Prop_muxf8_I1_O)      0.043     3.393 r  core/mem/ram/Q_reg[24]_i_2/O
                         net (fo=1, routed)           0.322     3.715    core/mem/ram/Q_reg[24]_i_2_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.126     3.841 r  core/mem/ram/Q[24]_i_1/O
                         net (fo=2, routed)           0.339     4.180    core/du/data_buf_reg_0_3_30_31_i_5_1[14]
    SLICE_X34Y66         LUT6 (Prop_lut6_I4_O)        0.043     4.223 r  core/du/data_buf_reg_0_3_24_29_i_49/O
                         net (fo=1, routed)           0.420     4.643    vga/U12/data_buf_reg_0_3_24_29_i_8_2
    SLICE_X32Y70         LUT6 (Prop_lut6_I5_O)        0.043     4.686 r  vga/U12/data_buf_reg_0_3_24_29_i_17/O
                         net (fo=1, routed)           0.477     5.163    vga/U12/data_buf_reg_0_3_24_29_i_17_n_0
    SLICE_X25Y74         LUT6 (Prop_lut6_I2_O)        0.043     5.206 r  vga/U12/data_buf_reg_0_3_24_29_i_8/O
                         net (fo=1, routed)           0.623     5.829    vga/U12/debug_data[24]
    SLICE_X25Y61         LUT2 (Prop_lut2_I1_O)        0.054     5.883 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.340     6.223    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X22Y60         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.502     8.596    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X22Y60         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.832     7.765    
                         clock uncertainty           -0.215     7.550    
    SLICE_X22Y60         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.190     7.360    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          7.360    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[3][27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.025ns  (logic 1.090ns (18.091%)  route 4.935ns (81.909%))
  Logic Levels:           10  (LUT2=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 8.596 - 10.000 ) 
    Source Clock Delay      (SCD):    0.272ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.636     0.272    core/ctrl/debug_clk
    SLICE_X21Y64         FDCE                                         r  core/ctrl/FUS_reg[3][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDCE (Prop_fdce_C_Q)         0.223     0.495 r  core/ctrl/FUS_reg[3][27]/Q
                         net (fo=8, routed)           0.579     1.074    core/ctrl/p_26_in
    SLICE_X21Y64         LUT2 (Prop_lut2_I0_O)        0.051     1.125 r  core/ctrl/rs1_data_reg[31]_i_22/O
                         net (fo=6, routed)           0.453     1.578    core/ctrl/rs1_data_reg[31]_i_22_n_0
    SLICE_X18Y65         LUT6 (Prop_lut6_I2_O)        0.135     1.713 f  core/ctrl/rs2_data_reg[31]_i_19/O
                         net (fo=1, routed)           0.300     2.013    core/ctrl/rs2_data_reg[31]_i_19_n_0
    SLICE_X18Y66         LUT6 (Prop_lut6_I0_O)        0.043     2.056 r  core/ctrl/rs2_data_reg[31]_i_8/O
                         net (fo=127, routed)         0.758     2.813    core/register/rs2_addr_ctrl[2]
    SLICE_X14Y76         MUXF7 (Prop_muxf7_S_O)       0.154     2.967 r  core/register/rs2_data_reg_reg[28]_i_3/O
                         net (fo=1, routed)           0.605     3.573    core/register/rs2_data_reg_reg[28]_i_3_n_0
    SLICE_X20Y72         LUT6 (Prop_lut6_I1_O)        0.123     3.696 r  core/register/rs2_data_reg[28]_i_1/O
                         net (fo=7, routed)           0.573     4.269    core/mux_imm_ALU_RO_B/data_buf_reg_0_3_30_31_i_17[25]
    SLICE_X26Y65         LUT6 (Prop_lut6_I1_O)        0.043     4.312 r  core/mux_imm_ALU_RO_B/data_buf_reg_0_3_24_29_i_146/O
                         net (fo=1, routed)           0.452     4.764    vga/U12/data_buf_reg_0_3_30_31_i_6_0[23]
    SLICE_X25Y71         LUT6 (Prop_lut6_I3_O)        0.043     4.807 r  vga/U12/data_buf_reg_0_3_24_29_i_87/O
                         net (fo=1, routed)           0.000     4.807    vga/U12/data_buf_reg_0_3_24_29_i_87_n_0
    SLICE_X25Y71         MUXF7 (Prop_muxf7_I1_O)      0.108     4.915 r  vga/U12/data_buf_reg_0_3_24_29_i_34/O
                         net (fo=1, routed)           0.526     5.441    vga/U12/data_buf_reg_0_3_24_29_i_34_n_0
    SLICE_X24Y65         LUT6 (Prop_lut6_I3_O)        0.124     5.565 r  vga/U12/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=1, routed)           0.358     5.923    vga/U12/debug_data[28]
    SLICE_X24Y61         LUT2 (Prop_lut2_I1_O)        0.043     5.966 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.331     6.298    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X22Y60         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.502     8.596    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X22Y60         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.832     7.765    
                         clock uncertainty           -0.215     7.550    
    SLICE_X22Y60         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.438    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          7.438    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 1.089ns (18.212%)  route 4.891ns (81.788%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.629     0.265    core/mem/debug_clk
    SLICE_X40Y58         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.223     0.488 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.362     0.850    core/mem/add/Q[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.893 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.893    core_n_312
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.111 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        0.964     2.075    core/mem/ram/data_reg[81][1]_0[1]
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.123     2.198 r  core/mem/ram/Q[13]_i_66/O
                         net (fo=1, routed)           0.000     2.198    core/mem/ram/Q[13]_i_66_n_0
    SLICE_X50Y51         MUXF7 (Prop_muxf7_I0_O)      0.101     2.299 r  core/mem/ram/Q_reg[13]_i_34/O
                         net (fo=1, routed)           0.446     2.745    core/mem/ram/Q_reg[13]_i_34_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.123     2.868 r  core/mem/ram/Q[13]_i_11/O
                         net (fo=1, routed)           0.464     3.332    core/reg_WB_mem/Q_reg[13]_3
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.043     3.375 r  core/reg_WB_mem/Q[13]_i_4/O
                         net (fo=1, routed)           0.542     3.917    core/mem/ram/Q_reg[13]_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.043     3.960 r  core/mem/ram/Q[13]_i_1/O
                         net (fo=2, routed)           0.604     4.564    core/du/data_buf_reg_0_3_30_31_i_5_1[5]
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.043     4.607 r  core/du/data_buf_reg_0_3_12_17_i_39/O
                         net (fo=1, routed)           0.336     4.943    vga/U12/data_buf_reg_0_3_12_17_i_7_2
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.043     4.986 r  vga/U12/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=1, routed)           0.468     5.454    vga/U12/data_buf_reg_0_3_12_17_i_13_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I2_O)        0.043     5.497 r  vga/U12/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=1, routed)           0.321     5.818    vga/U12/debug_data[13]
    SLICE_X25Y66         LUT2 (Prop_lut2_I1_O)        0.043     5.861 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.384     6.245    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X22Y62         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.501     8.595    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X22Y62         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.832     7.764    
                         clock uncertainty           -0.215     7.549    
    SLICE_X22Y62         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.409    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.409    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[3][27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.084ns (18.200%)  route 4.872ns (81.800%))
  Logic Levels:           10  (LUT2=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    0.272ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.636     0.272    core/ctrl/debug_clk
    SLICE_X21Y64         FDCE                                         r  core/ctrl/FUS_reg[3][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDCE (Prop_fdce_C_Q)         0.223     0.495 r  core/ctrl/FUS_reg[3][27]/Q
                         net (fo=8, routed)           0.579     1.074    core/ctrl/p_26_in
    SLICE_X21Y64         LUT2 (Prop_lut2_I0_O)        0.051     1.125 r  core/ctrl/rs1_data_reg[31]_i_22/O
                         net (fo=6, routed)           0.453     1.578    core/ctrl/rs1_data_reg[31]_i_22_n_0
    SLICE_X18Y65         LUT6 (Prop_lut6_I2_O)        0.135     1.713 f  core/ctrl/rs2_data_reg[31]_i_19/O
                         net (fo=1, routed)           0.300     2.013    core/ctrl/rs2_data_reg[31]_i_19_n_0
    SLICE_X18Y66         LUT6 (Prop_lut6_I0_O)        0.043     2.056 r  core/ctrl/rs2_data_reg[31]_i_8/O
                         net (fo=127, routed)         0.667     2.723    core/register/rs2_addr_ctrl[2]
    SLICE_X9Y69          MUXF7 (Prop_muxf7_S_O)       0.147     2.870 r  core/register/rs2_data_reg_reg[11]_i_2/O
                         net (fo=1, routed)           0.543     3.413    core/register/rs2_data_reg_reg[11]_i_2_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.537 r  core/register/rs2_data_reg[11]_i_1/O
                         net (fo=6, routed)           0.774     4.311    core/mux_imm_ALU_RO_B/data_buf_reg_0_3_30_31_i_17[9]
    SLICE_X36Y71         LUT6 (Prop_lut6_I1_O)        0.043     4.354 r  core/mux_imm_ALU_RO_B/B[11]_i_1/O
                         net (fo=2, routed)           0.373     4.727    vga/U12/data_buf_reg_0_3_30_31_i_6_0[7]
    SLICE_X30Y73         LUT6 (Prop_lut6_I3_O)        0.043     4.770 r  vga/U12/data_buf_reg_0_3_6_11_i_77/O
                         net (fo=1, routed)           0.000     4.770    vga/U12/data_buf_reg_0_3_6_11_i_77_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I1_O)      0.108     4.878 r  vga/U12/data_buf_reg_0_3_6_11_i_30/O
                         net (fo=1, routed)           0.318     5.196    vga/U12/data_buf_reg_0_3_6_11_i_30_n_0
    SLICE_X29Y67         LUT6 (Prop_lut6_I3_O)        0.124     5.320 r  vga/U12/data_buf_reg_0_3_6_11_i_11/O
                         net (fo=1, routed)           0.355     5.675    vga/U12/debug_data[11]
    SLICE_X29Y67         LUT2 (Prop_lut2_I1_O)        0.043     5.718 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.510     6.228    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X22Y64         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.500     8.594    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X22Y64         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.832     7.763    
                         clock uncertainty           -0.215     7.548    
    SLICE_X22Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.401    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.401    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 1.151ns (19.562%)  route 4.733ns (80.438%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.629     0.265    core/mem/debug_clk
    SLICE_X40Y58         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.223     0.488 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.362     0.850    core/mem/add/Q[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.893 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.893    core_n_312
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.111 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        0.885     1.996    core/mem/ram/data_reg[81][1]_0[1]
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.123     2.119 r  core/mem/ram/i___231_i_29/O
                         net (fo=1, routed)           0.000     2.119    core/mem/ram/i___231_i_29_n_0
    SLICE_X51Y51         MUXF7 (Prop_muxf7_I0_O)      0.107     2.226 r  core/mem/ram/i___231_i_12/O
                         net (fo=1, routed)           0.000     2.226    core/mem/ram/i___231_i_12_n_0
    SLICE_X51Y51         MUXF8 (Prop_muxf8_I1_O)      0.043     2.269 r  core/mem/ram/i___231_i_3/O
                         net (fo=1, routed)           0.831     3.100    core/mem/ram/i___231_i_3_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.126     3.226 r  core/mem/ram/i___231_i_1/O
                         net (fo=1, routed)           0.265     3.491    core/mem/ram_n_986
    SLICE_X48Y57         LUT4 (Prop_lut4_I0_O)        0.043     3.534 r  core/mem/i___231/O
                         net (fo=1, routed)           0.669     4.202    core/mem/ram/Q_reg[21]
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.043     4.245 r  core/mem/ram/Q[21]_i_1/O
                         net (fo=2, routed)           0.403     4.649    core/du/data_buf_reg_0_3_30_31_i_5_1[11]
    SLICE_X38Y64         LUT6 (Prop_lut6_I4_O)        0.043     4.692 r  core/du/data_buf_reg_0_3_18_23_i_57/O
                         net (fo=1, routed)           0.279     4.971    vga/U12/data_buf_reg_0_3_18_23_i_9_2
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.043     5.014 r  vga/U12/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           0.432     5.447    vga/U12/data_buf_reg_0_3_18_23_i_21_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I2_O)        0.043     5.490 r  vga/U12/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.319     5.809    vga/U12/debug_data[21]
    SLICE_X23Y63         LUT2 (Prop_lut2_I1_O)        0.053     5.862 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.287     6.149    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X22Y61         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.501     8.595    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y61         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.832     7.764    
                         clock uncertainty           -0.215     7.549    
    SLICE_X22Y61         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.227     7.322    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.322    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 1.150ns (19.475%)  route 4.755ns (80.525%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 8.596 - 10.000 ) 
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.629     0.265    core/mem/debug_clk
    SLICE_X40Y58         FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.223     0.488 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.362     0.850    core/mem/add/Q[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     0.893 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.893    core_n_312
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     1.111 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        0.863     1.974    core/mem/ram/data_reg[81][1]_0[1]
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.123     2.097 r  core/mem/ram/i___228_i_50/O
                         net (fo=1, routed)           0.000     2.097    core/mem/ram/i___228_i_50_n_0
    SLICE_X41Y45         MUXF7 (Prop_muxf7_I1_O)      0.108     2.205 r  core/mem/ram/i___228_i_22/O
                         net (fo=1, routed)           0.000     2.205    core/mem/ram/i___228_i_22_n_0
    SLICE_X41Y45         MUXF8 (Prop_muxf8_I1_O)      0.043     2.248 r  core/mem/ram/i___228_i_8/O
                         net (fo=1, routed)           0.620     2.868    core/mem/ram/i___228_i_8_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.126     2.994 r  core/mem/ram/i___228_i_2/O
                         net (fo=1, routed)           0.595     3.589    core/mem/ram_n_967
    SLICE_X32Y58         LUT4 (Prop_lut4_I2_O)        0.043     3.632 r  core/mem/i___228/O
                         net (fo=1, routed)           0.377     4.008    core/mem/ram/Q_reg[26]
    SLICE_X32Y63         LUT6 (Prop_lut6_I1_O)        0.043     4.051 r  core/mem/ram/Q[26]_i_1/O
                         net (fo=2, routed)           0.374     4.425    core/du/data_buf_reg_0_3_30_31_i_5_1[16]
    SLICE_X28Y66         LUT6 (Prop_lut6_I4_O)        0.043     4.468 r  core/du/data_buf_reg_0_3_24_29_i_67/O
                         net (fo=1, routed)           0.236     4.704    vga/U12/data_buf_reg_0_3_24_29_i_10_2
    SLICE_X28Y66         LUT6 (Prop_lut6_I5_O)        0.043     4.747 r  vga/U12/data_buf_reg_0_3_24_29_i_25/O
                         net (fo=1, routed)           0.358     5.105    vga/U12/data_buf_reg_0_3_24_29_i_25_n_0
    SLICE_X28Y68         LUT6 (Prop_lut6_I2_O)        0.043     5.148 r  vga/U12/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=1, routed)           0.498     5.645    vga/U12/debug_data[26]
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.051     5.696 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.474     6.170    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X22Y60         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.502     8.596    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X22Y60         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.832     7.765    
                         clock uncertainty           -0.215     7.550    
    SLICE_X22Y60         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.204     7.346    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.346    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  1.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.310ns  (arrival time - required time)
  Source:                 core/register/register_reg[23][7]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.946ns  (logic 0.309ns (32.674%)  route 0.637ns (67.326%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns = ( 49.470 - 50.000 ) 
    Source Clock Delay      (SCD):    0.495ns = ( 50.495 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    49.468    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.496 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    49.791    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.817 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.678    50.495    core/register/debug_clk
    SLICE_X37Y67         FDCE                                         r  core/register/register_reg[23][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDCE (Prop_fdce_C_Q)         0.107    50.602 r  core/register/register_reg[23][7]/Q
                         net (fo=3, routed)           0.093    50.695    core/register/register_reg[23]_155[7]
    SLICE_X36Y67         LUT6 (Prop_lut6_I0_O)        0.028    50.723 r  core/register/data_buf_reg_0_3_6_11_i_95/O
                         net (fo=1, routed)           0.000    50.723    core/register/data_buf_reg_0_3_6_11_i_95_n_0
    SLICE_X36Y67         MUXF7 (Prop_muxf7_I1_O)      0.059    50.782 r  core/register/data_buf_reg_0_3_6_11_i_42/O
                         net (fo=1, routed)           0.000    50.782    core/register/data_buf_reg_0_3_6_11_i_42_n_0
    SLICE_X36Y67         MUXF8 (Prop_muxf8_I0_O)      0.017    50.799 r  core/register/data_buf_reg_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.130    50.929    vga/U12/data_buf_reg_0_3_6_11_i_1_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.070    50.999 r  vga/U12/data_buf_reg_0_3_6_11_i_7/O
                         net (fo=1, routed)           0.226    51.225    vga/U12/debug_data[7]
    SLICE_X26Y64         LUT2 (Prop_lut2_I1_O)        0.028    51.253 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.187    51.441    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X22Y64         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.928    49.470    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X22Y64         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.339    49.808    
                         clock uncertainty            0.215    50.023    
    SLICE_X22Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    50.131    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -50.131    
                         arrival time                          51.441    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.341ns  (arrival time - required time)
  Source:                 core/reg_WB_ALU/Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.212ns (21.263%)  route 0.785ns (78.737%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.680     0.497    core/reg_WB_ALU/debug_clk
    SLICE_X36Y65         FDCE                                         r  core/reg_WB_ALU/Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDCE (Prop_fdce_C_Q)         0.100     0.597 r  core/reg_WB_ALU/Q_reg[16]/Q
                         net (fo=2, routed)           0.191     0.788    core/ctrl/register_reg[30][31]_0[16]
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.028     0.816 r  core/ctrl/data_buf_reg_0_3_12_17_i_82/O
                         net (fo=1, routed)           0.184     1.001    vga/U12/data_buf_reg_0_3_12_17_i_12_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.028     1.029 r  vga/U12/data_buf_reg_0_3_12_17_i_33/O
                         net (fo=1, routed)           0.107     1.136    vga/U12/data_buf_reg_0_3_12_17_i_33_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I2_O)        0.028     1.164 r  vga/U12/data_buf_reg_0_3_12_17_i_12/O
                         net (fo=1, routed)           0.057     1.220    vga/U12/debug_data[16]
    SLICE_X30Y64         LUT2 (Prop_lut2_I1_O)        0.028     1.248 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.246     1.494    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X22Y62         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.929    -0.529    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X22Y62         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.339    -0.191    
                         clock uncertainty            0.215     0.024    
    SLICE_X22Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.153    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.364ns  (arrival time - required time)
  Source:                 core/ctrl/PCR_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.303ns (30.336%)  route 0.696ns (69.664%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.682     0.499    core/ctrl/debug_clk
    SLICE_X24Y69         FDRE                                         r  core/ctrl/PCR_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y69         FDRE (Prop_fdre_C_Q)         0.100     0.599 r  core/ctrl/PCR_reg[1][19]/Q
                         net (fo=1, routed)           0.052     0.651    core/mux_imm_ALU_RO_A/A_reg[31]_0[15]
    SLICE_X25Y69         LUT6 (Prop_lut6_I2_O)        0.028     0.679 r  core/mux_imm_ALU_RO_A/A[19]_i_1/O
                         net (fo=2, routed)           0.173     0.852    vga/U12/ALUA[14]
    SLICE_X25Y64         LUT6 (Prop_lut6_I1_O)        0.028     0.880 r  vga/U12/data_buf_reg_0_3_18_23_i_41/O
                         net (fo=1, routed)           0.000     0.880    vga/U12/data_buf_reg_0_3_18_23_i_41_n_0
    SLICE_X25Y64         MUXF7 (Prop_muxf7_I1_O)      0.051     0.931 r  vga/U12/data_buf_reg_0_3_18_23_i_14/O
                         net (fo=1, routed)           0.116     1.046    vga/U12/data_buf_reg_0_3_18_23_i_14_n_0
    SLICE_X25Y64         LUT6 (Prop_lut6_I3_O)        0.068     1.114 r  vga/U12/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=1, routed)           0.163     1.278    vga/U12/debug_data[19]
    SLICE_X25Y61         LUT2 (Prop_lut2_I1_O)        0.028     1.306 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.192     1.498    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X22Y61         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.931    -0.527    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y61         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.215     0.026    
    SLICE_X22Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.134    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 core/ctrl/PCR_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.303ns (29.786%)  route 0.714ns (70.214%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.682     0.499    core/ctrl/debug_clk
    SLICE_X28Y67         FDRE                                         r  core/ctrl/PCR_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.100     0.599 r  core/ctrl/PCR_reg[5][5]/Q
                         net (fo=2, routed)           0.145     0.744    core/mux_imm_ALU_RO_A/A_reg[31][5]
    SLICE_X26Y66         LUT6 (Prop_lut6_I0_O)        0.028     0.772 r  core/mux_imm_ALU_RO_A/A[5]_i_1/O
                         net (fo=2, routed)           0.061     0.833    vga/U12/ALUA[1]
    SLICE_X26Y66         LUT6 (Prop_lut6_I1_O)        0.028     0.861 r  vga/U12/data_buf_reg_0_3_0_5_i_104/O
                         net (fo=1, routed)           0.000     0.861    vga/U12/data_buf_reg_0_3_0_5_i_104_n_0
    SLICE_X26Y66         MUXF7 (Prop_muxf7_I1_O)      0.051     0.912 r  vga/U12/data_buf_reg_0_3_0_5_i_39/O
                         net (fo=1, routed)           0.149     1.061    vga/U12/data_buf_reg_0_3_0_5_i_39_n_0
    SLICE_X24Y65         LUT6 (Prop_lut6_I3_O)        0.068     1.129 r  vga/U12/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=1, routed)           0.172     1.300    vga/U12/debug_data[5]
    SLICE_X24Y64         LUT2 (Prop_lut2_I1_O)        0.028     1.328 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.188     1.516    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X22Y63         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.928    -0.530    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X22Y63         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.339    -0.192    
                         clock uncertainty            0.215     0.023    
    SLICE_X22Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.129    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 core/reg_WB_mul/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.240ns (23.471%)  route 0.783ns (76.529%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.683     0.500    core/reg_WB_mul/debug_clk
    SLICE_X29Y66         FDCE                                         r  core/reg_WB_mul/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDCE (Prop_fdce_C_Q)         0.100     0.600 r  core/reg_WB_mul/Q_reg[31]/Q
                         net (fo=1, routed)           0.171     0.771    core/ctrl/register_reg[30][31]_2[31]
    SLICE_X29Y66         LUT6 (Prop_lut6_I3_O)        0.028     0.799 r  core/ctrl/register[1][31]_i_4/O
                         net (fo=2, routed)           0.051     0.849    core/ctrl/register[1][31]_i_4_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I5_O)        0.028     0.877 r  core/ctrl/data_buf_reg_0_3_30_31_i_13/O
                         net (fo=1, routed)           0.166     1.044    vga/U12/data_buf_reg_0_3_30_31_i_3_1
    SLICE_X29Y65         LUT6 (Prop_lut6_I1_O)        0.028     1.072 r  vga/U12/data_buf_reg_0_3_30_31_i_5/O
                         net (fo=1, routed)           0.050     1.122    vga/U12/data_buf_reg_0_3_30_31_i_5_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I2_O)        0.028     1.150 r  vga/U12/data_buf_reg_0_3_30_31_i_3/O
                         net (fo=1, routed)           0.051     1.201    vga/U12/debug_data[31]
    SLICE_X29Y65         LUT2 (Prop_lut2_I1_O)        0.028     1.229 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=1, routed)           0.294     1.523    vga/data_buf_reg_0_3_30_31/DIA1
    SLICE_X20Y63         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.929    -0.529    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X20Y63         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism              0.339    -0.191    
                         clock uncertainty            0.215     0.024    
    SLICE_X20Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.132    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.391ns  (arrival time - required time)
  Source:                 core/register/register_reg[25][27]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.037ns  (logic 0.300ns (28.929%)  route 0.737ns (71.071%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns = ( 49.473 - 50.000 ) 
    Source Clock Delay      (SCD):    0.495ns = ( 50.495 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    49.468    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.496 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    49.791    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.817 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.678    50.495    core/register/debug_clk
    SLICE_X24Y73         FDCE                                         r  core/register/register_reg[25][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y73         FDCE (Prop_fdce_C_Q)         0.107    50.602 r  core/register/register_reg[25][27]/Q
                         net (fo=3, routed)           0.099    50.701    core/register/register_reg[25]_157[27]
    SLICE_X27Y72         LUT6 (Prop_lut6_I3_O)        0.028    50.729 r  core/register/data_buf_reg_0_3_24_29_i_117/O
                         net (fo=1, routed)           0.000    50.729    core/register/data_buf_reg_0_3_24_29_i_117_n_0
    SLICE_X27Y72         MUXF7 (Prop_muxf7_I0_O)      0.050    50.779 r  core/register/data_buf_reg_0_3_24_29_i_62/O
                         net (fo=1, routed)           0.000    50.779    core/register/data_buf_reg_0_3_24_29_i_62_n_0
    SLICE_X27Y72         MUXF8 (Prop_muxf8_I1_O)      0.017    50.796 r  core/register/data_buf_reg_0_3_24_29_i_23/O
                         net (fo=1, routed)           0.224    51.020    vga/U12/data_buf_reg_0_3_24_29_i_3_0
    SLICE_X27Y65         LUT6 (Prop_lut6_I4_O)        0.070    51.090 r  vga/U12/data_buf_reg_0_3_24_29_i_9/O
                         net (fo=1, routed)           0.191    51.281    vga/U12/debug_data[27]
    SLICE_X27Y60         LUT2 (Prop_lut2_I1_O)        0.028    51.309 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.223    51.532    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X22Y60         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.931    49.473    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X22Y60         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.339    49.811    
                         clock uncertainty            0.215    50.026    
    SLICE_X22Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    50.141    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -50.141    
                         arrival time                          51.532    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.405ns  (arrival time - required time)
  Source:                 core/reg_WB_ALU/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.214ns (20.993%)  route 0.805ns (79.007%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.680     0.497    core/reg_WB_ALU/debug_clk
    SLICE_X36Y65         FDCE                                         r  core/reg_WB_ALU/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDCE (Prop_fdce_C_Q)         0.100     0.597 r  core/reg_WB_ALU/Q_reg[10]/Q
                         net (fo=2, routed)           0.188     0.785    core/ctrl/register_reg[30][31]_0[10]
    SLICE_X33Y65         LUT6 (Prop_lut6_I3_O)        0.028     0.813 r  core/ctrl/data_buf_reg_0_3_6_11_i_82/O
                         net (fo=1, routed)           0.096     0.910    vga/U12/data_buf_reg_0_3_6_11_i_12_1
    SLICE_X34Y65         LUT6 (Prop_lut6_I1_O)        0.028     0.938 r  vga/U12/data_buf_reg_0_3_6_11_i_33/O
                         net (fo=1, routed)           0.176     1.114    vga/U12/data_buf_reg_0_3_6_11_i_33_n_0
    SLICE_X25Y66         LUT6 (Prop_lut6_I2_O)        0.028     1.142 r  vga/U12/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.115     1.257    vga/U12/debug_data[10]
    SLICE_X25Y66         LUT2 (Prop_lut2_I1_O)        0.030     1.287 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.230     1.516    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X22Y64         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.928    -0.530    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X22Y64         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.192    
                         clock uncertainty            0.215     0.023    
    SLICE_X22Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.088     0.111    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.411ns  (arrival time - required time)
  Source:                 core/register/register_reg[26][9]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.051ns  (logic 0.300ns (28.556%)  route 0.751ns (71.444%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns = ( 49.470 - 50.000 ) 
    Source Clock Delay      (SCD):    0.499ns = ( 50.499 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    49.468    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.496 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    49.791    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.817 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.682    50.499    core/register/debug_clk
    SLICE_X35Y66         FDCE                                         r  core/register/register_reg[26][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDCE (Prop_fdce_C_Q)         0.107    50.606 r  core/register/register_reg[26][9]/Q
                         net (fo=3, routed)           0.101    50.707    core/register/register_reg[26]_158[9]
    SLICE_X35Y67         LUT6 (Prop_lut6_I1_O)        0.028    50.735 r  core/register/data_buf_reg_0_3_6_11_i_118/O
                         net (fo=1, routed)           0.000    50.735    core/register/data_buf_reg_0_3_6_11_i_118_n_0
    SLICE_X35Y67         MUXF7 (Prop_muxf7_I0_O)      0.050    50.785 r  core/register/data_buf_reg_0_3_6_11_i_61/O
                         net (fo=1, routed)           0.000    50.785    core/register/data_buf_reg_0_3_6_11_i_61_n_0
    SLICE_X35Y67         MUXF8 (Prop_muxf8_I1_O)      0.017    50.802 r  core/register/data_buf_reg_0_3_6_11_i_23/O
                         net (fo=1, routed)           0.249    51.051    vga/U12/data_buf_reg_0_3_6_11_i_3_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I4_O)        0.070    51.121 r  vga/U12/data_buf_reg_0_3_6_11_i_9/O
                         net (fo=1, routed)           0.115    51.236    vga/U12/debug_data[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.028    51.264 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.286    51.550    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X22Y64         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.928    49.470    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X22Y64         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    49.808    
                         clock uncertainty            0.215    50.023    
    SLICE_X22Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    50.138    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -50.138    
                         arrival time                          51.550    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 core/reg_WB_ALU/Q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.212ns (19.860%)  route 0.855ns (80.140%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.673     0.490    core/reg_WB_ALU/debug_clk
    SLICE_X37Y72         FDCE                                         r  core/reg_WB_ALU/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDCE (Prop_fdce_C_Q)         0.100     0.590 r  core/reg_WB_ALU/Q_reg[13]/Q
                         net (fo=2, routed)           0.177     0.767    core/ctrl/register_reg[30][31]_0[13]
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.028     0.795 r  core/ctrl/data_buf_reg_0_3_12_17_i_37/O
                         net (fo=1, routed)           0.049     0.844    vga/U12/data_buf_reg_0_3_12_17_i_7_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.028     0.872 r  vga/U12/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=1, routed)           0.240     1.112    vga/U12/data_buf_reg_0_3_12_17_i_13_n_0
    SLICE_X25Y69         LUT6 (Prop_lut6_I2_O)        0.028     1.140 r  vga/U12/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=1, routed)           0.163     1.303    vga/U12/debug_data[13]
    SLICE_X25Y66         LUT2 (Prop_lut2_I1_O)        0.028     1.331 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.227     1.557    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X22Y62         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.929    -0.529    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X22Y62         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.339    -0.191    
                         clock uncertainty            0.215     0.024    
    SLICE_X22Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.132    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 core/register/register_reg[17][20]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.089ns  (logic 0.309ns (28.366%)  route 0.780ns (71.634%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns = ( 49.473 - 50.000 ) 
    Source Clock Delay      (SCD):    0.497ns = ( 50.497 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    49.468    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.496 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    49.791    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.817 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.680    50.497    core/register/debug_clk
    SLICE_X26Y71         FDCE                                         r  core/register/register_reg[17][20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDCE (Prop_fdce_C_Q)         0.107    50.604 r  core/register/register_reg[17][20]/Q
                         net (fo=3, routed)           0.119    50.723    core/register/register_reg[17]_149[20]
    SLICE_X26Y73         LUT6 (Prop_lut6_I3_O)        0.028    50.751 r  core/register/data_buf_reg_0_3_18_23_i_123/O
                         net (fo=1, routed)           0.000    50.751    core/register/data_buf_reg_0_3_18_23_i_123_n_0
    SLICE_X26Y73         MUXF7 (Prop_muxf7_I0_O)      0.059    50.810 r  core/register/data_buf_reg_0_3_18_23_i_69/O
                         net (fo=1, routed)           0.000    50.810    core/register/data_buf_reg_0_3_18_23_i_69_n_0
    SLICE_X26Y73         MUXF8 (Prop_muxf8_I0_O)      0.017    50.827 r  core/register/data_buf_reg_0_3_18_23_i_27/O
                         net (fo=1, routed)           0.245    51.072    vga/U12/data_buf_reg_0_3_18_23_i_4_0
    SLICE_X27Y66         LUT6 (Prop_lut6_I4_O)        0.070    51.142 r  vga/U12/data_buf_reg_0_3_18_23_i_10/O
                         net (fo=1, routed)           0.228    51.369    vga/U12/debug_data[20]
    SLICE_X25Y61         LUT2 (Prop_lut2_I1_O)        0.028    51.397 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.189    51.586    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X22Y61         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.931    49.473    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y61         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.339    49.811    
                         clock uncertainty            0.215    50.026    
    SLICE_X22Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    50.158    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                        -50.158    
                         arrival time                          51.586    
  -------------------------------------------------------------------
                         slack                                  1.428    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.097ns  (logic 1.851ns (59.772%)  route 1.246ns (40.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 38.592 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 28.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.670    28.075    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.875 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.685    30.560    vga/U12/DO[0]
    SLICE_X8Y81          LUT4 (Prop_lut4_I0_O)        0.051    30.611 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.561    31.172    vga/U12/B[3]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.498    38.592    vga/U12/CLK_OUT3
    SLICE_X8Y81          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.761    
                         clock uncertainty           -0.201    37.559    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)       -0.091    37.468    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.468    
                         arrival time                         -31.172    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.055ns  (logic 1.843ns (60.330%)  route 1.212ns (39.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 38.592 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 28.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.670    28.075    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.875 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.472    30.347    vga/U12/DO[0]
    SLICE_X8Y83          LUT4 (Prop_lut4_I1_O)        0.043    30.390 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.740    31.130    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.498    38.592    vga/U12/CLK_OUT3
    SLICE_X8Y81          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.761    
                         clock uncertainty           -0.201    37.559    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.000    37.559    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.559    
                         arrival time                         -31.130    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.041ns  (logic 1.843ns (60.600%)  route 1.198ns (39.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 28.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.670    28.075    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.875 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.472    30.347    vga/U12/DO[0]
    SLICE_X8Y83          LUT4 (Prop_lut4_I1_O)        0.043    30.390 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.726    31.117    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X8Y82          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.762    
                         clock uncertainty           -0.201    37.560    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)       -0.002    37.558    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.558    
                         arrival time                         -31.117    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.996ns  (logic 1.843ns (61.515%)  route 1.153ns (38.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 38.592 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 28.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.670    28.075    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.875 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.685    30.560    vga/U12/DO[0]
    SLICE_X8Y81          LUT4 (Prop_lut4_I0_O)        0.043    30.603 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.468    31.071    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y81          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.498    38.592    vga/U12/CLK_OUT3
    SLICE_X9Y81          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.761    
                         clock uncertainty           -0.201    37.559    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.022    37.537    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.537    
                         arrival time                         -31.071    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.863ns  (logic 1.847ns (64.508%)  route 1.016ns (35.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.594 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 28.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.670    28.075    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.875 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.470    30.345    vga/U12/DO[0]
    SLICE_X8Y83          LUT5 (Prop_lut5_I3_O)        0.047    30.392 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.546    30.939    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.500    38.594    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.763    
                         clock uncertainty           -0.201    37.561    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)       -0.104    37.457    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.457    
                         arrival time                         -30.939    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.946ns  (logic 1.843ns (62.556%)  route 1.103ns (37.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 38.592 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 28.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.670    28.075    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.875 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.470    30.345    vga/U12/DO[0]
    SLICE_X8Y83          LUT5 (Prop_lut5_I3_O)        0.043    30.388 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.633    31.022    vga/U12/B[2]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.498    38.592    vga/U12/CLK_OUT3
    SLICE_X8Y81          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.761    
                         clock uncertainty           -0.201    37.559    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)       -0.010    37.549    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.549    
                         arrival time                         -31.022    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.818ns  (logic 1.800ns (63.881%)  route 1.018ns (36.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 38.646 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 28.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.670    28.075    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.875 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.018    30.893    vga/U12/DO[0]
    SLICE_X5Y81          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552    38.646    vga/U12/CLK_OUT3
    SLICE_X5Y81          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.815    
                         clock uncertainty           -0.201    37.613    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)       -0.013    37.600    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.600    
                         arrival time                         -30.893    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.714ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.817ns  (logic 1.800ns (63.903%)  route 1.017ns (36.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 38.646 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 28.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.670    28.075    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.875 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.017    30.892    vga/U12/DO[0]
    SLICE_X5Y81          FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552    38.646    vga/U12/CLK_OUT3
    SLICE_X5Y81          FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism             -0.832    37.815    
                         clock uncertainty           -0.201    37.613    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)       -0.007    37.606    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         37.606    
                         arrival time                         -30.892    
  -------------------------------------------------------------------
                         slack                                  6.714    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.654ns  (logic 1.851ns (69.745%)  route 0.803ns (30.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.594 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 28.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.670    28.075    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.875 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.472    30.347    vga/U12/DO[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.051    30.398 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.331    30.729    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.500    38.594    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.763    
                         clock uncertainty           -0.201    37.561    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)       -0.095    37.466    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.466    
                         arrival time                         -30.729    
  -------------------------------------------------------------------
                         slack                                  6.737    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.544ns  (logic 1.851ns (72.771%)  route 0.693ns (27.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.594 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.925ns = ( 28.075 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.670    28.075    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.875 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.472    30.347    vga/U12/DO[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.051    30.398 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.221    30.619    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.500    38.594    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.763    
                         clock uncertainty           -0.201    37.561    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)       -0.095    37.466    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.466    
                         arrival time                         -30.619    
  -------------------------------------------------------------------
                         slack                                  6.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.126ns (16.141%)  route 0.655ns (83.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.692    -0.501    vga/CLK_OUT1
    SLICE_X9Y84          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.655     0.254    vga/U12/flag
    SLICE_X8Y83          LUT5 (Prop_lut5_I0_O)        0.026     0.280 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.000     0.280    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.929    -0.529    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.191    
                         clock uncertainty            0.201     0.011    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.086     0.097    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.128ns (15.392%)  route 0.704ns (84.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.692    -0.501    vga/CLK_OUT1
    SLICE_X9Y84          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.704     0.303    vga/U12/flag
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.028     0.331 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000     0.331    vga/U12/B[1]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.927    -0.531    vga/U12/CLK_OUT3
    SLICE_X8Y81          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.193    
                         clock uncertainty            0.201     0.009    
    SLICE_X8Y81          FDRE (Hold_fdre_C_D)         0.087     0.096    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.128ns (15.458%)  route 0.700ns (84.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.692    -0.501    vga/CLK_OUT1
    SLICE_X9Y84          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.316    -0.085    vga/U12/flag
    SLICE_X8Y83          LUT4 (Prop_lut4_I0_O)        0.028    -0.057 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.384     0.327    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.928    -0.530    vga/U12/CLK_OUT3
    SLICE_X8Y82          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.192    
                         clock uncertainty            0.201     0.010    
    SLICE_X8Y82          FDRE (Hold_fdre_C_D)         0.037     0.047    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.128ns (15.354%)  route 0.706ns (84.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.692    -0.501    vga/CLK_OUT1
    SLICE_X9Y84          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.316    -0.085    vga/U12/flag
    SLICE_X8Y83          LUT4 (Prop_lut4_I0_O)        0.028    -0.057 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.390     0.333    vga/U12/G[1]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.927    -0.531    vga/U12/CLK_OUT3
    SLICE_X8Y81          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.193    
                         clock uncertainty            0.201     0.009    
    SLICE_X8Y81          FDRE (Hold_fdre_C_D)         0.040     0.049    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.617ns (63.570%)  route 0.354ns (36.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.724    -0.469    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.116 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.247     0.363    vga/U12/DO[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.032     0.395 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.107     0.502    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.929    -0.529    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism              0.339    -0.191    
                         clock uncertainty            0.201     0.011    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)        -0.003     0.008    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.617ns (60.316%)  route 0.406ns (39.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.724    -0.469    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.116 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.247     0.363    vga/U12/DO[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.032     0.395 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.159     0.554    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.929    -0.529    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.191    
                         clock uncertainty            0.201     0.011    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)        -0.003     0.008    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.128ns (11.492%)  route 0.986ns (88.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.692    -0.501    vga/CLK_OUT1
    SLICE_X9Y84          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.704     0.303    vga/U12/flag
    SLICE_X8Y81          LUT4 (Prop_lut4_I1_O)        0.028     0.331 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.282     0.613    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y81          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.927    -0.531    vga/U12/CLK_OUT3
    SLICE_X9Y81          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.193    
                         clock uncertainty            0.201     0.009    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.040     0.049    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.585ns (51.103%)  route 0.560ns (48.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.724    -0.469    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.116 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.560     0.676    vga/U12/DO[0]
    SLICE_X5Y81          FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.958    -0.500    vga/U12/CLK_OUT3
    SLICE_X5Y81          FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.162    
                         clock uncertainty            0.201     0.040    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.039     0.079    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.585ns (51.148%)  route 0.559ns (48.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.724    -0.469    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y34         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.116 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.559     0.675    vga/U12/DO[0]
    SLICE_X5Y81          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.958    -0.500    vga/U12/CLK_OUT3
    SLICE_X5Y81          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.162    
                         clock uncertainty            0.201     0.040    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.036     0.076    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.126ns (11.455%)  route 0.974ns (88.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.692    -0.501    vga/CLK_OUT1
    SLICE_X9Y84          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.100    -0.401 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.655     0.254    vga/U12/flag
    SLICE_X8Y83          LUT5 (Prop_lut5_I0_O)        0.026     0.280 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.319     0.599    vga/U12/G[3]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.929    -0.529    vga/U12/CLK_OUT3
    SLICE_X8Y83          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.191    
                         clock uncertainty            0.201     0.011    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)        -0.012    -0.001    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.599    
  -------------------------------------------------------------------
                         slack                                  0.600    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       14.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.293ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.806ns  (logic 0.277ns (5.763%)  route 4.529ns (94.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 118.641 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1602, routed)        3.747   102.068    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.054   102.122 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.782   102.904    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.547   118.641    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism             -0.832   117.810    
                         clock uncertainty           -0.215   117.595    
    SLICE_X3Y75          FDSE (Setup_fdse_C_S)       -0.398   117.197    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.197    
                         arrival time                        -102.904    
  -------------------------------------------------------------------
                         slack                                 14.293    

Slack (MET) :             14.293ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.806ns  (logic 0.277ns (5.763%)  route 4.529ns (94.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 118.641 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1602, routed)        3.747   102.068    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.054   102.122 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.782   102.904    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.547   118.641    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
                         clock pessimism             -0.832   117.810    
                         clock uncertainty           -0.215   117.595    
    SLICE_X3Y75          FDSE (Setup_fdse_C_S)       -0.398   117.197    DISPLAY/P2S_SEG/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.197    
                         arrival time                        -102.904    
  -------------------------------------------------------------------
                         slack                                 14.293    

Slack (MET) :             14.293ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.806ns  (logic 0.277ns (5.763%)  route 4.529ns (94.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 118.641 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1602, routed)        3.747   102.068    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.054   102.122 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.782   102.904    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.547   118.641    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism             -0.832   117.810    
                         clock uncertainty           -0.215   117.595    
    SLICE_X3Y75          FDSE (Setup_fdse_C_S)       -0.398   117.197    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                        117.197    
                         arrival time                        -102.904    
  -------------------------------------------------------------------
                         slack                                 14.293    

Slack (MET) :             14.293ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.806ns  (logic 0.277ns (5.763%)  route 4.529ns (94.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 118.641 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1602, routed)        3.747   102.068    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.054   102.122 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.782   102.904    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.547   118.641    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                         clock pessimism             -0.832   117.810    
                         clock uncertainty           -0.215   117.595    
    SLICE_X3Y75          FDSE (Setup_fdse_C_S)       -0.398   117.197    DISPLAY/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                        117.197    
                         arrival time                        -102.904    
  -------------------------------------------------------------------
                         slack                                 14.293    

Slack (MET) :             14.293ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[46]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.806ns  (logic 0.277ns (5.763%)  route 4.529ns (94.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 118.641 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1602, routed)        3.747   102.068    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.054   102.122 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.782   102.904    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.547   118.641    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/C
                         clock pessimism             -0.832   117.810    
                         clock uncertainty           -0.215   117.595    
    SLICE_X3Y75          FDSE (Setup_fdse_C_S)       -0.398   117.197    DISPLAY/P2S_SEG/buff_reg[46]
  -------------------------------------------------------------------
                         required time                        117.197    
                         arrival time                        -102.904    
  -------------------------------------------------------------------
                         slack                                 14.293    

Slack (MET) :             14.293ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[47]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.806ns  (logic 0.277ns (5.763%)  route 4.529ns (94.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 118.641 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1602, routed)        3.747   102.068    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.054   102.122 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.782   102.904    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.547   118.641    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y75          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
                         clock pessimism             -0.832   117.810    
                         clock uncertainty           -0.215   117.595    
    SLICE_X3Y75          FDSE (Setup_fdse_C_S)       -0.398   117.197    DISPLAY/P2S_SEG/buff_reg[47]
  -------------------------------------------------------------------
                         required time                        117.197    
                         arrival time                        -102.904    
  -------------------------------------------------------------------
                         slack                                 14.293    

Slack (MET) :             14.306ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.795ns  (logic 0.277ns (5.777%)  route 4.518ns (94.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 118.642 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1602, routed)        3.747   102.068    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.054   102.122 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.771   102.893    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.548   118.642    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y76          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism             -0.832   117.811    
                         clock uncertainty           -0.215   117.596    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.398   117.198    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                        117.198    
                         arrival time                        -102.893    
  -------------------------------------------------------------------
                         slack                                 14.306    

Slack (MET) :             14.306ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.795ns  (logic 0.277ns (5.777%)  route 4.518ns (94.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 118.642 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1602, routed)        3.747   102.068    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.054   102.122 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.771   102.893    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.548   118.642    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y76          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
                         clock pessimism             -0.832   117.811    
                         clock uncertainty           -0.215   117.596    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.398   117.198    DISPLAY/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                        117.198    
                         arrival time                        -102.893    
  -------------------------------------------------------------------
                         slack                                 14.306    

Slack (MET) :             14.306ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.795ns  (logic 0.277ns (5.777%)  route 4.518ns (94.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 118.642 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1602, routed)        3.747   102.068    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.054   102.122 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.771   102.893    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.548   118.642    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y76          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/C
                         clock pessimism             -0.832   117.811    
                         clock uncertainty           -0.215   117.596    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.398   117.198    DISPLAY/P2S_SEG/buff_reg[54]
  -------------------------------------------------------------------
                         required time                        117.198    
                         arrival time                        -102.893    
  -------------------------------------------------------------------
                         slack                                 14.306    

Slack (MET) :             14.306ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[55]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.795ns  (logic 0.277ns (5.777%)  route 4.518ns (94.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 118.642 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1602, routed)        3.747   102.068    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y77          LUT5 (Prop_lut5_I0_O)        0.054   102.122 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.771   102.893    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X1Y76          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.548   118.642    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y76          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
                         clock pessimism             -0.832   117.811    
                         clock uncertainty           -0.215   117.596    
    SLICE_X1Y76          FDSE (Setup_fdse_C_S)       -0.398   117.198    DISPLAY/P2S_SEG/buff_reg[55]
  -------------------------------------------------------------------
                         required time                        117.198    
                         arrival time                        -102.893    
  -------------------------------------------------------------------
                         slack                                 14.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.100ns (14.203%)  route 0.604ns (85.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.604     0.235    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X2Y91          FDRE (Hold_fdre_C_R)         0.006     0.068    DISPLAY/P2S_LED/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.100ns (14.203%)  route 0.604ns (85.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.604     0.235    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X2Y91          FDRE (Hold_fdre_C_R)         0.006     0.068    DISPLAY/P2S_LED/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.100ns (14.203%)  route 0.604ns (85.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.604     0.235    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X2Y91          FDRE (Hold_fdre_C_R)         0.006     0.068    DISPLAY/P2S_LED/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.100ns (14.203%)  route 0.604ns (85.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.604     0.235    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y91          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X2Y91          FDRE (Hold_fdre_C_R)         0.006     0.068    DISPLAY/P2S_LED/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.100ns (14.329%)  route 0.598ns (85.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.598     0.228    DISPLAY/rst_all
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[16]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X1Y88          FDRE (Hold_fdre_C_R)        -0.014     0.047    DISPLAY/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.100ns (14.329%)  route 0.598ns (85.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.598     0.228    DISPLAY/rst_all
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[17]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X1Y88          FDRE (Hold_fdre_C_R)        -0.014     0.047    DISPLAY/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.100ns (14.329%)  route 0.598ns (85.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.598     0.228    DISPLAY/rst_all
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[18]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X1Y88          FDRE (Hold_fdre_C_R)        -0.014     0.047    DISPLAY/clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.100ns (14.329%)  route 0.598ns (85.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.598     0.228    DISPLAY/rst_all
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X1Y88          FDRE                                         r  DISPLAY/clk_count_reg[19]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X1Y88          FDRE (Hold_fdre_C_R)        -0.014     0.047    DISPLAY/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.233%)  route 0.603ns (85.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.603     0.233    DISPLAY/rst_all
    SLICE_X1Y89          FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X1Y89          FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X1Y89          FDRE (Hold_fdre_C_R)        -0.014     0.047    DISPLAY/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.233%)  route 0.603ns (85.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.603     0.233    DISPLAY/rst_all
    SLICE_X1Y89          FDRE                                         r  DISPLAY/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X1Y89          FDRE                                         r  DISPLAY/clk_count_reg[21]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X1Y89          FDRE (Hold_fdre_C_R)        -0.014     0.047    DISPLAY/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       44.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.635ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 0.223ns (3.305%)  route 6.525ns (96.695%))
  Logic Levels:           0  
  Clock Path Skew:        1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.472ns = ( 50.472 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.525     4.845    core/register/AR[0]
    SLICE_X51Y73         FDCE                                         f  core/register/register_reg[10][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.417    50.472    core/register/debug_clk
    SLICE_X51Y73         FDCE                                         r  core/register/register_reg[10][1]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.783    
                         clock uncertainty           -0.095    49.689    
    SLICE_X51Y73         FDCE (Recov_fdce_C_CLR)     -0.208    49.481    core/register/register_reg[10][1]
  -------------------------------------------------------------------
                         required time                         49.481    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 44.635    

Slack (MET) :             44.692ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 0.223ns (3.305%)  route 6.525ns (96.695%))
  Logic Levels:           0  
  Clock Path Skew:        1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.472ns = ( 50.472 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.525     4.845    core/register/AR[0]
    SLICE_X50Y73         FDCE                                         f  core/register/register_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.417    50.472    core/register/debug_clk
    SLICE_X50Y73         FDCE                                         r  core/register/register_reg[4][1]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.783    
                         clock uncertainty           -0.095    49.689    
    SLICE_X50Y73         FDCE (Recov_fdce_C_CLR)     -0.151    49.538    core/register/register_reg[4][1]
  -------------------------------------------------------------------
                         required time                         49.538    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 44.692    

Slack (MET) :             44.692ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][6]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 0.223ns (3.305%)  route 6.525ns (96.695%))
  Logic Levels:           0  
  Clock Path Skew:        1.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.472ns = ( 50.472 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.525     4.845    core/register/AR[0]
    SLICE_X50Y73         FDCE                                         f  core/register/register_reg[4][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.417    50.472    core/register/debug_clk
    SLICE_X50Y73         FDCE                                         r  core/register/register_reg[4][6]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.783    
                         clock uncertainty           -0.095    49.689    
    SLICE_X50Y73         FDCE (Recov_fdce_C_CLR)     -0.151    49.538    core/register/register_reg[4][6]
  -------------------------------------------------------------------
                         required time                         49.538    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 44.692    

Slack (MET) :             44.726ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[14][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 0.223ns (3.349%)  route 6.435ns (96.651%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 50.473 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.435     4.756    core/register/AR[0]
    SLICE_X51Y72         FDCE                                         f  core/register/register_reg[14][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.418    50.473    core/register/debug_clk
    SLICE_X51Y72         FDCE                                         r  core/register/register_reg[14][1]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.784    
                         clock uncertainty           -0.095    49.690    
    SLICE_X51Y72         FDCE (Recov_fdce_C_CLR)     -0.208    49.482    core/register/register_reg[14][1]
  -------------------------------------------------------------------
                         required time                         49.482    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                 44.726    

Slack (MET) :             44.783ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[15][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 0.223ns (3.349%)  route 6.435ns (96.651%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 50.473 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.435     4.756    core/register/AR[0]
    SLICE_X50Y72         FDCE                                         f  core/register/register_reg[15][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.418    50.473    core/register/debug_clk
    SLICE_X50Y72         FDCE                                         r  core/register/register_reg[15][1]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.784    
                         clock uncertainty           -0.095    49.690    
    SLICE_X50Y72         FDCE (Recov_fdce_C_CLR)     -0.151    49.539    core/register/register_reg[15][1]
  -------------------------------------------------------------------
                         required time                         49.539    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                 44.783    

Slack (MET) :             44.821ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 0.223ns (3.397%)  route 6.341ns (96.603%))
  Logic Levels:           0  
  Clock Path Skew:        1.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.474ns = ( 50.474 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.341     4.662    core/register/AR[0]
    SLICE_X51Y71         FDCE                                         f  core/register/register_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.419    50.474    core/register/debug_clk
    SLICE_X51Y71         FDCE                                         r  core/register/register_reg[7][1]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.785    
                         clock uncertainty           -0.095    49.691    
    SLICE_X51Y71         FDCE (Recov_fdce_C_CLR)     -0.208    49.483    core/register/register_reg[7][1]
  -------------------------------------------------------------------
                         required time                         49.483    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                 44.821    

Slack (MET) :             44.878ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[8][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 0.223ns (3.397%)  route 6.341ns (96.603%))
  Logic Levels:           0  
  Clock Path Skew:        1.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.474ns = ( 50.474 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.341     4.662    core/register/AR[0]
    SLICE_X50Y71         FDCE                                         f  core/register/register_reg[8][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.419    50.474    core/register/debug_clk
    SLICE_X50Y71         FDCE                                         r  core/register/register_reg[8][1]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.785    
                         clock uncertainty           -0.095    49.691    
    SLICE_X50Y71         FDCE (Recov_fdce_C_CLR)     -0.151    49.540    core/register/register_reg[8][1]
  -------------------------------------------------------------------
                         required time                         49.540    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                 44.878    

Slack (MET) :             44.924ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 0.223ns (3.451%)  route 6.239ns (96.549%))
  Logic Levels:           0  
  Clock Path Skew:        1.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.475ns = ( 50.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.239     4.560    core/register/AR[0]
    SLICE_X53Y71         FDCE                                         f  core/register/register_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.420    50.475    core/register/debug_clk
    SLICE_X53Y71         FDCE                                         r  core/register/register_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.786    
                         clock uncertainty           -0.095    49.692    
    SLICE_X53Y71         FDCE (Recov_fdce_C_CLR)     -0.208    49.484    core/register/register_reg[1][1]
  -------------------------------------------------------------------
                         required time                         49.484    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                 44.924    

Slack (MET) :             44.981ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 0.223ns (3.451%)  route 6.239ns (96.549%))
  Logic Levels:           0  
  Clock Path Skew:        1.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.475ns = ( 50.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.239     4.560    core/register/AR[0]
    SLICE_X52Y71         FDCE                                         f  core/register/register_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.420    50.475    core/register/debug_clk
    SLICE_X52Y71         FDCE                                         r  core/register/register_reg[6][1]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.786    
                         clock uncertainty           -0.095    49.692    
    SLICE_X52Y71         FDCE (Recov_fdce_C_CLR)     -0.151    49.541    core/register/register_reg[6][1]
  -------------------------------------------------------------------
                         required time                         49.541    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                 44.981    

Slack (MET) :             45.005ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[9][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 0.223ns (3.465%)  route 6.213ns (96.535%))
  Logic Levels:           0  
  Clock Path Skew:        1.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 50.473 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.213     4.534    core/register/AR[0]
    SLICE_X52Y73         FDCE                                         f  core/register/register_reg[9][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        1.418    50.473    core/register/debug_clk
    SLICE_X52Y73         FDCE                                         r  core/register/register_reg[9][1]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.784    
                         clock uncertainty           -0.095    49.690    
    SLICE_X52Y73         FDCE (Recov_fdce_C_CLR)     -0.151    49.539    core/register/register_reg[9][1]
  -------------------------------------------------------------------
                         required time                         49.539    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                 45.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/RRS_reg[24][2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.100ns (5.568%)  route 1.696ns (94.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.696     1.326    core/ctrl/AR[0]
    SLICE_X6Y67          FDCE                                         f  core/ctrl/RRS_reg[24][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.959     0.795    core/ctrl/debug_clk
    SLICE_X6Y67          FDCE                                         r  core/ctrl/RRS_reg[24][2]/C
                         clock pessimism              0.266     1.061    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.050     1.011    core/ctrl/RRS_reg[24][2]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/RRS_reg[29][1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.100ns (5.520%)  route 1.712ns (94.480%))
  Logic Levels:           0  
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.797ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.712     1.342    core/ctrl/AR[0]
    SLICE_X5Y65          FDCE                                         f  core/ctrl/RRS_reg[29][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.961     0.797    core/ctrl/debug_clk
    SLICE_X5Y65          FDCE                                         r  core/ctrl/RRS_reg[29][1]/C
                         clock pessimism              0.266     1.063    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.069     0.994    core/ctrl/RRS_reg[29][1]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/RRS_reg[30][0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.100ns (5.520%)  route 1.712ns (94.480%))
  Logic Levels:           0  
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.797ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.712     1.342    core/ctrl/AR[0]
    SLICE_X5Y65          FDCE                                         f  core/ctrl/RRS_reg[30][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.961     0.797    core/ctrl/debug_clk
    SLICE_X5Y65          FDCE                                         r  core/ctrl/RRS_reg[30][0]/C
                         clock pessimism              0.266     1.063    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.069     0.994    core/ctrl/RRS_reg[30][0]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/RRS_reg[4][0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.100ns (5.520%)  route 1.712ns (94.480%))
  Logic Levels:           0  
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.797ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.712     1.342    core/ctrl/AR[0]
    SLICE_X5Y65          FDCE                                         f  core/ctrl/RRS_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.961     0.797    core/ctrl/debug_clk
    SLICE_X5Y65          FDCE                                         r  core/ctrl/RRS_reg[4][0]/C
                         clock pessimism              0.266     1.063    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.069     0.994    core/ctrl/RRS_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/RRS_reg[31][1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.100ns (5.513%)  route 1.714ns (94.487%))
  Logic Levels:           0  
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.797ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.714     1.344    core/ctrl/AR[0]
    SLICE_X4Y65          FDCE                                         f  core/ctrl/RRS_reg[31][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.961     0.797    core/ctrl/debug_clk
    SLICE_X4Y65          FDCE                                         r  core/ctrl/RRS_reg[31][1]/C
                         clock pessimism              0.266     1.063    
    SLICE_X4Y65          FDCE (Remov_fdce_C_CLR)     -0.069     0.994    core/ctrl/RRS_reg[31][1]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[3][16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.100ns (5.526%)  route 1.710ns (94.474%))
  Logic Levels:           0  
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.710     1.340    core/ctrl/AR[0]
    SLICE_X16Y64         FDCE                                         f  core/ctrl/FUS_reg[3][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.930     0.766    core/ctrl/debug_clk
    SLICE_X16Y64         FDCE                                         r  core/ctrl/FUS_reg[3][16]/C
                         clock pessimism              0.266     1.032    
    SLICE_X16Y64         FDCE (Remov_fdce_C_CLR)     -0.050     0.982    core/ctrl/FUS_reg[3][16]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[3][17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.100ns (5.526%)  route 1.710ns (94.474%))
  Logic Levels:           0  
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.710     1.340    core/ctrl/AR[0]
    SLICE_X16Y64         FDCE                                         f  core/ctrl/FUS_reg[3][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.930     0.766    core/ctrl/debug_clk
    SLICE_X16Y64         FDCE                                         r  core/ctrl/FUS_reg[3][17]/C
                         clock pessimism              0.266     1.032    
    SLICE_X16Y64         FDCE (Remov_fdce_C_CLR)     -0.050     0.982    core/ctrl/FUS_reg[3][17]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[3][18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.100ns (5.526%)  route 1.710ns (94.474%))
  Logic Levels:           0  
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.710     1.340    core/ctrl/AR[0]
    SLICE_X16Y64         FDCE                                         f  core/ctrl/FUS_reg[3][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.930     0.766    core/ctrl/debug_clk
    SLICE_X16Y64         FDCE                                         r  core/ctrl/FUS_reg[3][18]/C
                         clock pessimism              0.266     1.032    
    SLICE_X16Y64         FDCE (Remov_fdce_C_CLR)     -0.050     0.982    core/ctrl/FUS_reg[3][18]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[3][19]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.100ns (5.526%)  route 1.710ns (94.474%))
  Logic Levels:           0  
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.710     1.340    core/ctrl/AR[0]
    SLICE_X16Y64         FDCE                                         f  core/ctrl/FUS_reg[3][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.930     0.766    core/ctrl/debug_clk
    SLICE_X16Y64         FDCE                                         r  core/ctrl/FUS_reg[3][19]/C
                         clock pessimism              0.266     1.032    
    SLICE_X16Y64         FDCE (Remov_fdce_C_CLR)     -0.050     0.982    core/ctrl/FUS_reg[3][19]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[3][20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.100ns (5.526%)  route 1.710ns (94.474%))
  Logic Levels:           0  
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X5Y64          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.710     1.340    core/ctrl/AR[0]
    SLICE_X16Y64         FDCE                                         f  core/ctrl/FUS_reg[3][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=6353, routed)        0.930     0.766    core/ctrl/debug_clk
    SLICE_X16Y64         FDCE                                         r  core/ctrl/FUS_reg[3][20]/C
                         clock pessimism              0.266     1.032    
    SLICE_X16Y64         FDCE (Remov_fdce_C_CLR)     -0.050     0.982    core/ctrl/FUS_reg[3][20]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.358    





