INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/questao5/questao5.srcs/sources_1/new/dis_est.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dis_est'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/questao5/questao5.srcs/sources_1/new/gk_1.vhd" into library xil_defaultlib
ERROR: [VRFC 10-2987] 'fpupack' is not compiled in library 'xil_defaultlib' [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/questao5/questao5.srcs/sources_1/new/gk_1.vhd:3]
ERROR: [VRFC 10-2987] 'entities' is not compiled in library 'xil_defaultlib' [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/questao5/questao5.srcs/sources_1/new/gk_1.vhd:4]
INFO: [VRFC 10-3107] analyzing entity 'gk_1'
ERROR: [VRFC 10-3782] unit 'gk_1' ignored due to previous errors [/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/questao5/questao5.srcs/sources_1/new/gk_1.vhd:7]
INFO: [VRFC 10-3070] VHDL file '/home/filipe/Documentos/Matérias/Projetos-de-Circuitos-Reconfigur-veis_UnB_2019_1/prova/questao5/questao5.srcs/sources_1/new/gk_1.vhd' ignored due to errors
