// Seed: 1227111041
module module_0 (
    id_1,
    id_2#(.id_3(-1'b0)),
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11[-1 :-1]
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3  = id_3;
  assign id_10 = id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd41,
    parameter id_7 = 32'd42
) (
    id_1,
    id_2,
    id_3[-1 : 1],
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9[id_6.id_7 : ~id_7]
);
  input logic [7:0] id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_1,
      id_8,
      id_1,
      id_5,
      id_1,
      id_1,
      id_1
  );
  input wire _id_7;
  inout wire _id_6;
  input wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  wire id_10;
  parameter id_11 = 1 * 1'b0;
endmodule
