{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436062101296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436062101297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 23:08:21 2015 " "Processing started: Sat Jul 04 23:08:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436062101297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436062101297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regEXMEM -c regEXMEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off regEXMEM -c regEXMEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436062101297 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1436062101863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regexmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_regexmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_regEXMEM-TB " "Found design unit 1: tb_regEXMEM-TB" {  } { { "tb_regEXMEM.vhd" "" { Text "E:/Projeto Final Disciplina/regEXMEM/tb_regEXMEM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436062102753 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_regEXMEM " "Found entity 1: tb_regEXMEM" {  } { { "tb_regEXMEM.vhd" "" { Text "E:/Projeto Final Disciplina/regEXMEM/tb_regEXMEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436062102753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436062102753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regexmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regexmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regEXMEM-behavioral " "Found design unit 1: regEXMEM-behavioral" {  } { { "regEXMEM.vhd" "" { Text "E:/Projeto Final Disciplina/regEXMEM/regEXMEM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436062102772 ""} { "Info" "ISGN_ENTITY_NAME" "1 regEXMEM " "Found entity 1: regEXMEM" {  } { { "regEXMEM.vhd" "" { Text "E:/Projeto Final Disciplina/regEXMEM/regEXMEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436062102772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436062102772 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regEXMEM " "Elaborating entity \"regEXMEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1436062102837 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regWrite regEXMEM.vhd(43) " "VHDL Process Statement warning at regEXMEM.vhd(43): signal \"regWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regEXMEM.vhd" "" { Text "E:/Projeto Final Disciplina/regEXMEM/regEXMEM.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436062102842 "|regEXMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memtoreg regEXMEM.vhd(44) " "VHDL Process Statement warning at regEXMEM.vhd(44): signal \"memtoreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regEXMEM.vhd" "" { Text "E:/Projeto Final Disciplina/regEXMEM/regEXMEM.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436062102842 "|regEXMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memWrite regEXMEM.vhd(45) " "VHDL Process Statement warning at regEXMEM.vhd(45): signal \"memWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regEXMEM.vhd" "" { Text "E:/Projeto Final Disciplina/regEXMEM/regEXMEM.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436062102843 "|regEXMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALUout regEXMEM.vhd(46) " "VHDL Process Statement warning at regEXMEM.vhd(46): signal \"ALUout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regEXMEM.vhd" "" { Text "E:/Projeto Final Disciplina/regEXMEM/regEXMEM.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436062102843 "|regEXMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteData regEXMEM.vhd(47) " "VHDL Process Statement warning at regEXMEM.vhd(47): signal \"WriteData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regEXMEM.vhd" "" { Text "E:/Projeto Final Disciplina/regEXMEM/regEXMEM.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436062102843 "|regEXMEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteReg regEXMEM.vhd(48) " "VHDL Process Statement warning at regEXMEM.vhd(48): signal \"WriteReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regEXMEM.vhd" "" { Text "E:/Projeto Final Disciplina/regEXMEM/regEXMEM.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436062102843 "|regEXMEM"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1436062103815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436062103815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1436062103926 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1436062103926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1436062103926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1436062103926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436062103981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 23:08:23 2015 " "Processing ended: Sat Jul 04 23:08:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436062103981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436062103981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436062103981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436062103981 ""}
