arch = "AArch64"
name = "Z6.4+dmb.sy+dmb.ld+dmb.ld"
hash = "135ccb36f8949ba79e5035ace76c1f29"
cycle = "Fre DMB.LDdWR Fre DMB.SYdWW Wse DMB.LDdWR"
relax = "DMB.LDdWR DMB.SYdWW"
safe = "Fre Wse"
prefetch = "0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:x=T"
com = "Ws Fr Fr"
orig = "DMB.SYdWW Wse DMB.LDdWR Fre DMB.LDdWR Fre"
symbolic = ["x", "y", "z"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	MOV W0,#1
	STR W0,[X1]
	DMB SY
	MOV W2,#1
	STR W2,[X3]
"""

[thread.1]
init = { X3 = "z", X1 = "y" }
code = """
	MOV W0,#2
	STR W0,[X1]
	DMB LD
	LDR W2,[X3]
"""

[thread.2]
init = { X3 = "x", X1 = "z" }
code = """
	MOV W0,#1
	STR W0,[X1]
	DMB LD
	LDR W2,[X3]
"""

[final]
expect = "sat"
assertion = "*y = 2 & 1:X2 = 0 & 2:X2 = 0"
