
---------- Begin Simulation Statistics ----------
final_tick                               162090843000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 251707                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662188                       # Number of bytes of host memory used
host_op_rate                                   252201                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   397.29                       # Real time elapsed on the host
host_tick_rate                              407993999                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162091                       # Number of seconds simulated
sim_ticks                                162090843000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.620908                       # CPI: cycles per instruction
system.cpu.discardedOps                        189412                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        29435081                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.616938                       # IPC: instructions per cycle
system.cpu.numCycles                        162090843                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132655762                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       213117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        443242                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           76                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       681816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          770                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365293                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            777                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485812                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735510                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80995                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103816                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101821                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905172                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51333463                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51333463                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51333973                       # number of overall hits
system.cpu.dcache.overall_hits::total        51333973                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       727302                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         727302                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       735211                       # number of overall misses
system.cpu.dcache.overall_misses::total        735211                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37865046000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37865046000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37865046000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37865046000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52060765                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52060765                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52069184                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52069184                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013970                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013970                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014120                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014120                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52062.342741                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52062.342741                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51502.284378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51502.284378                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       104827                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3219                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.565082                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       597228                       # number of writebacks
system.cpu.dcache.writebacks::total            597228                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52406                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52406                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52406                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52406                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682801                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682801                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34893654000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34893654000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35718914999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35718914999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012964                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012964                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51702.268201                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51702.268201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52312.335511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52312.335511                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681777                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40723424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40723424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16079676000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16079676000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41111683                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41111683                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41414.818459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41414.818459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15298459000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15298459000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39418.147573                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39418.147573                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10610039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10610039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       339043                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       339043                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21785370000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21785370000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030965                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030965                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64255.477919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64255.477919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52254                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52254                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286789                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286789                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19595195000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19595195000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68326.173598                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68326.173598                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    825260999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    825260999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104397.343327                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104397.343327                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 162090843000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.671505                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52016850                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682801                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.181567                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.671505                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          717                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104821321                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104821321                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162090843000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162090843000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162090843000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685839                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474962                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024867                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278068                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278068                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278068                       # number of overall hits
system.cpu.icache.overall_hits::total        10278068                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          678                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            678                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          678                       # number of overall misses
system.cpu.icache.overall_misses::total           678                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68609000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68609000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68609000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68609000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278746                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278746                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278746                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278746                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101193.215339                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101193.215339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101193.215339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101193.215339                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu.icache.writebacks::total                37                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          678                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          678                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          678                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          678                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67253000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67253000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67253000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67253000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99193.215339                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99193.215339                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99193.215339                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99193.215339                       # average overall mshr miss latency
system.cpu.icache.replacements                     37                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278068                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278068                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          678                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           678                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68609000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68609000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101193.215339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101193.215339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67253000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67253000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99193.215339                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99193.215339                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 162090843000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           520.253084                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278746                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               678                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15160.392330                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   520.253084                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.254030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.254030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          641                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          641                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.312988                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558170                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558170                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162090843000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162090843000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162090843000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 162090843000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               453319                       # number of demand (read+write) hits
system.l2.demand_hits::total                   453339                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data              453319                       # number of overall hits
system.l2.overall_hits::total                  453339                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             229482                       # number of demand (read+write) misses
system.l2.demand_misses::total                 230140                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            229482                       # number of overall misses
system.l2.overall_misses::total                230140                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64761000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24135175000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24199936000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64761000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24135175000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24199936000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              678                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682801                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683479                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             678                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682801                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683479                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970501                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.336089                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.336718                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970501                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.336089                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.336718                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98420.972644                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105172.410037                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105153.106805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98420.972644                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105172.410037                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105153.106805                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              143202                       # number of writebacks
system.l2.writebacks::total                    143202                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        229476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            230134                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       229476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           230134                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51601000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19544978000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19596579000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51601000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19544978000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19596579000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.970501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.336080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.336710                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.970501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.336080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.336710                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78420.972644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85172.209730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85152.906567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78420.972644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85172.209730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85152.906567                       # average overall mshr miss latency
system.l2.replacements                         213864                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       597228                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           597228                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       597228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       597228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           37                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               37                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           37                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           37                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            139439                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                139439                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          147350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              147350                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15796049000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15796049000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286789                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286789                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.513792                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.513792                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107200.875467                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107200.875467                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       147350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         147350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12849049000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12849049000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.513792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.513792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87200.875467                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87200.875467                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64761000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64761000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98420.972644                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98420.972644                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51601000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51601000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.970501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78420.972644                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78420.972644                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        313880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            313880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        82132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           82132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8339126000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8339126000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.207398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.207398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101533.214825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101533.214825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        82126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        82126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6695929000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6695929000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.207383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.207383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81532.389256                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81532.389256                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 162090843000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16130.978979                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365190                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    230248                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.929215                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.726390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        42.737003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16072.515585                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984557                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9030                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5797                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5691116                       # Number of tag accesses
system.l2.tags.data_accesses                  5691116                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162090843000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    143202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    229299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007991454500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8468                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8468                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              634109                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             134966                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      230134                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     143202                       # Number of write requests accepted
system.mem_ctrls.readBursts                    230134                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   143202                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    177                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                230134                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               143202                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.155645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.225821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.283534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8379     98.95%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           22      0.26%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           63      0.74%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8468                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.908833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.877675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4688     55.36%     55.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              109      1.29%     56.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3432     40.53%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              234      2.76%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8468                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   11328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14728576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9164928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     90.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     56.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  162075251000                       # Total gap between requests
system.mem_ctrls.avgGap                     434127.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14675136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9163776                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 259804.929264264472                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 90536490.084143728018                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 56534816.096921645105                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          658                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       229476                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       143202                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17823000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7741975250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3784110578500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27086.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33737.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  26424984.14                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14686464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14728576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9164928                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9164928                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          658                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       229476                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         230134                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       143202                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        143202                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       259805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     90606377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         90866182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       259805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       259805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     56541923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        56541923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     56541923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       259805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     90606377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       147408105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               229957                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              143184                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14537                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8845                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9072                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3448104500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1149785000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7759798250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14994.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33744.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              137536                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              85904                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            59.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       149701                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   159.524813                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    98.337817                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   226.753056                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       108799     72.68%     72.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17481     11.68%     84.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5081      3.39%     87.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1361      0.91%     88.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9058      6.05%     94.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          691      0.46%     95.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          447      0.30%     95.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          535      0.36%     95.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6248      4.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       149701                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14717248                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9163776                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               90.796295                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               56.534816                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 162090843000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       533979180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       283816665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      821271360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     374665500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12794960880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  36576646350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  31441497600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   82826837535                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   510.990232                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  81356116250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5412420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  75322306750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       534885960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       284298630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      820621620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     372754980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12794960880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  36230732160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31732793760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   82771047990                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   510.646046                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  82113544500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5412420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  74564878500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 162090843000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82784                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       143202                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69906                       # Transaction distribution
system.membus.trans_dist::ReadExReq            147350                       # Transaction distribution
system.membus.trans_dist::ReadExResp           147350                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82784                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       673376                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 673376                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23893504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23893504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            230134                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  230134    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              230134                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 162090843000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1016050000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1247053750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396690                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       740430                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           37                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          155211                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286789                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286789                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           678                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396012                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1393                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047379                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2048772                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        45760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     81921856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               81967616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          213864                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9164928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           897343                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000961                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031230                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 896488     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    848      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             897343                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 162090843000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2559823000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2034000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2048408994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
