`include "defines.v"
module ex (
    input wire rst,

    //è¯‘ç é˜¶æ®µé€åˆ°æ‰§è¡Œé˜¶æ®µçš„ä¿¡æ?
    input wire [`AluSelBus] alusel_i,
    input wire [`AluOpBus] aluop_i,
    input wire [`RegBus] reg1_i,
    input wire [`RegBus] reg2_i,
    input wire wreg_i,
    input wire [`RegAddrBus] wd_i,

    //HILOæ¨¡å—ç»™å‡ºçš„æ•°å€?
    input wire [`RegBus] hi_i,
    input wire [`RegBus] lo_i,

    // å»¶è¿Ÿæ§?
    input wire is_in_delayslot_i,
    input wire [`RegBus] link_address_i,
    
    // å½“å‰å¤„äºæ‰§è¡Œé˜¶æ®µçš„æŒ‡ä»?
    input wire [`RegBus] inst_i,

    // æ‰§è¡Œé˜¶æ®µè¿ç®—å­ç±»å?
    output wire [`AluOpBus] aluop_o,

    // åŠ è½½å­˜å‚¨æŒ‡ä»¤çš„åœ°å?
    output wire [`RegBus] mem_addr_o,

    // å­˜å‚¨æŒ‡ä»¤è¦å­˜å‚¨çš„æ•°æ®
    output wire [`RegBus] reg2_o,

    //æ‰§è¡Œçš„ç»“æ?
    output reg [`RegAddrBus] wd_o,
    output reg wreg_o,
    output reg [`RegBus] wdata_o
);

  reg [`RegBus] logicout;  // ä¿å­˜é€»è¾‘è¿ç®—ç»“æœ
  reg [`RegBus] shiftres;  // ä¿å­˜ç§»ä½è¿ç®—ç»“æœ

  // æ–°å®šä¹‰äº†ä¸?äº›å˜é‡?
  wire ov_sum;  // ä¿å­˜æº¢å‡ºæƒ…å†µ
  wire reg1_eq_reg2;  // ç¬¬ä¸€ä¸ªæ“ä½œæ•°æ˜¯å¦ç­‰äºç¬¬äºŒä¸ªæ“ä½œæ•°
  wire reg1_lt_reg2;  // ç¬¬ä¸€ä¸ªæ“ä½œæ•°æ˜¯å¦å°äºç¬¬äºŒä¸ªæ“ä½œæ•°
  reg [`RegBus] arithmeticres;  // ä¿å­˜ç®—æœ¯è¿ç®—çš„ç»“æ?
  wire [`RegBus] reg2_i_mux;  // ä¿? å­? è¾? å…? çš? ç¬? äº? ä¸? æ“? ä½? æ•°reg2_içš„è¡¥ç ?
  wire [`RegBus] reg1_i_not;  // ä¿? å­? è¾? å…? çš? ç¬? ä¸? ä¸? æ“? ä½? æ•°reg1_iå–ååçš„å€?
  wire [`RegBus] result_sum;  // ä¿å­˜åŠ æ³•ç»“æœ
  wire [`RegBus] opdata1_mult;  // ä¹˜æ³•æ“ä½œä¸­çš„è¢«ä¹˜æ•?
  wire [`RegBus] opdata2_mult;  // ä¹˜æ³•æ“ä½œä¸­çš„ä¹˜æ•°
  wire [`DoubleRegBus] temp_mul;
  reg [`DoubleRegBus] mulres;  // ä¿å­˜ä¹˜æ³•ç»“æœï¼Œå®½åº¦ä¸º64ä½?

  // ä¼ åˆ°è®¿å­˜é˜¶æ®µç¡®å®šåŠ è½½å­˜å‚¨ç±»å‹
  assign aluop_o = aluop_i;

  // å­˜å‚¨åŠ è½½æŒ‡ä»¤çš„å­˜å‚¨å™¨åœ°å€ reg1_iä¸ºbase, inst[15:0]æœ‰ç¬¦å·æ‰©å±? 
  assign mem_addr_o = reg1_i + {{16{inst_i[15]}},inst_i[15:0]};

  assign reg2_o = reg2_i;

  /******************************************************************
** ç¬¬ä¸€æ®µï¼šè®¡ç®—ä»¥ä¸‹5ä¸ªå˜é‡çš„å€?**
*******************************************************************/

  //ï¼?1ï¼‰å¦‚æœæ˜¯å‡æ³•æˆ–è?…æœ‰ç¬¦å·æ¯”è¾ƒè¿ç®—ï¼Œé‚£ä¹ˆreg2_i_muxç­‰äºç¬¬äºŒä¸ªæ“ä½œæ•°reg2_içš„è¡¥ç ?
  // å‡æ³•â€”â?”ç¬¬äºŒä¸ªæ•°å–åçš„åŠ æ³•ï¼Œæœ‰ç¬¦å·æ•°æ¯”è¾ƒâ?”â?”ä¸¤ä¸ªæ•°ç›¸å‡
  // å¦åˆ™reg2_i_muxå°±ç­‰äºç¬¬äºŒä¸ªæ“ä½œæ•°reg2_i
  assign reg2_i_mux = ((aluop_i == `EXE_SUB_OP) || (aluop_i == `EXE_SLT_OP)) ?
                      (~reg2_i)+1 : reg2_i;

  //ï¼?2ï¼‰åˆ†ä¸‰ç§æƒ…å†µï¼?
  // Aï¼å¦‚æœæ˜¯åŠ æ³•è¿ç®—ï¼Œæ­¤æ—¶reg2_i_muxå°±æ˜¯ç¬¬äºŒä¸ªæ“ä½œæ•°reg2_iï¼?
  // æ‰?ä»¥result_sumå°±æ˜¯åŠ æ³•è¿ç®—çš„ç»“æ?
  // Bï¼å¦‚æœæ˜¯å‡æ³•è¿ç®—ï¼Œæ­¤æ—¶reg2_i_muxæ˜¯ç¬¬äºŒä¸ªæ“ä½œæ•°reg2_içš„è¡¥ç ï¼Œ
  // æ‰?ä»¥result_sumå°±æ˜¯å‡æ³•è¿ç®—çš„ç»“æ?
  // Cï¼å¦‚æœæ˜¯æœ‰ç¬¦å·æ¯”è¾ƒè¿ç®—ï¼Œæ­¤æ—¶reg2_i_muxä¹Ÿæ˜¯ç¬¬äºŒä¸ªæ“ä½œæ•°reg2_i
  // çš„è¡¥ç ï¼Œæ‰?ä»¥result_sumä¹Ÿæ˜¯å‡æ³•è¿ç®—çš„ç»“æœï¼Œå¯ä»¥é€šè¿‡åˆ¤æ–­å‡æ³•
  // çš„ç»“æœæ˜¯å¦å°äºé›¶ï¼Œè¿›è€Œåˆ¤æ–­ç¬¬ä¸?ä¸ªæ“ä½œæ•°reg1_iæ˜¯å¦å°äºç¬¬äºŒä¸ªæ“
  // ä½œæ•°reg2_i
  assign result_sum = reg1_i + reg2_i_mux;

  //ï¼?3ï¼‰è®¡ç®—æ˜¯å¦æº¢å‡ºï¼ŒåŠ æ³•æŒ‡ä»¤ï¼ˆaddå’Œaddiï¼‰ã?å‡æ³•æŒ‡ä»¤ï¼ˆsubï¼‰æ‰§è¡Œçš„æ—¶å?™ï¼Œ
  // éœ?è¦åˆ¤æ–­æ˜¯å¦æº¢å‡ºï¼Œæ»¡è¶³ä»¥ä¸‹ä¸¤ç§æƒ…å†µä¹‹ä¸€æ—¶ï¼Œæœ‰æº¢å‡ºï¼š
  // Aï¼reg1_iä¸ºæ­£æ•°ï¼Œreg2_i_muxä¸ºæ­£æ•°ï¼Œä½†æ˜¯ä¸¤è?…ä¹‹å’Œä¸ºè´Ÿæ•°
  // Bï¼reg1_iä¸ºè´Ÿæ•°ï¼Œreg2_i_muxä¸ºè´Ÿæ•°ï¼Œä½†æ˜¯ä¸¤è?…ä¹‹å’Œä¸ºæ­£æ•°
  assign ov_sum = ((!reg1_i[31] && !reg2_i_mux[31]) && result_sum[31]) || ((reg1_i[31] && reg2_i_mux[31]) && (!result_sum[31]));

  //ï¼?4ï¼‰è®¡ç®—æ“ä½œæ•°1æ˜¯å¦å°äºæ“ä½œæ•?2ï¼Œåˆ†ä¸¤ç§æƒ…å†µï¼?
  // Aï¼aluop_iä¸ºEXE_SLT_OPè¡¨ç¤ºæœ‰ç¬¦å·æ¯”è¾ƒè¿ç®—ï¼Œæ­¤æ—¶åˆåˆ†3ç§æƒ…å†?
  // A1ï¼reg1_iä¸ºè´Ÿæ•°ã?reg2_iä¸ºæ­£æ•°ï¼Œæ˜¾ç„¶reg1_iå°äºreg2_i
  // A2ï¼reg1_iä¸ºæ­£æ•°ã?reg2_iä¸ºæ­£æ•°ï¼Œå¹¶ä¸”reg1_iå‡å»reg2_içš„å?¼å°äº?0
  // ï¼ˆå³result_sumä¸ºè´Ÿï¼‰ï¼Œæ­¤æ—¶ä¹Ÿæœ‰reg1_iå°äºreg2_i
  // A3ï¼reg1_iä¸ºè´Ÿæ•°ã?reg2_iä¸ºè´Ÿæ•°ï¼Œå¹¶ä¸”reg1_iå‡å»reg2_içš„å?¼å°äº?0
  // ï¼ˆå³result_sumä¸ºè´Ÿï¼‰ï¼Œæ­¤æ—¶ä¹Ÿæœ‰reg1_iå°äºreg2_i
  // Bã€æ— ç¬¦å·æ•°æ¯”è¾ƒçš„æ—¶å?™ï¼Œç›´æ¥ä½¿ç”¨æ¯”è¾ƒè¿ç®—ç¬¦æ¯”è¾ƒreg1_iä¸reg2_i
  assign reg1_lt_reg2 = ((aluop_i == `EXE_SLT_OP))?
                        ((reg1_i[31] && !reg2_i[31]) || (!reg1_i[31] && !reg2_i[31] && result_sum[31])|| (reg1_i[31] && reg2_i[31] && result_sum[31]))
                        :(reg1_i < reg2_i);

  //ï¼?5ï¼‰å¯¹æ“ä½œæ•?1é€ä½å–åï¼Œèµ‹ç»™reg1_i_not
  assign reg1_i_not = ~reg1_i;


  /******************************************************************
** ç¬¬äºŒæ®µï¼šä¾æ®aluop_iæŒ‡ç¤ºçš„è¿ç®—å­ç±»å‹è¿›è¡Œè¿ç®—**
*******************************************************************/

  //è¿›è¡Œé€»è¾‘è¿ç®—
  always @(*) begin
    if (rst == `RstEnable) begin
      logicout = `ZeroWord;
    end else begin
      case (aluop_i)
        `EXE_OR_OP: begin  // é€»è¾‘æˆ–è¿ç®?
          logicout = reg1_i | reg2_i;
        end
        `EXE_AND_OP: begin  // é€»è¾‘ä¸è¿ç®?
          logicout = reg1_i & reg2_i;
        end
        `EXE_XOR_OP: begin  // é€»è¾‘å¼‚æˆ–è¿ç®—
          logicout = reg1_i ^ reg2_i;
        end

        default: begin
          logicout = `ZeroWord;
        end
      endcase
    end
  end

  //è¿›è¡Œä½ç§»è¿ç®—
  always @(*) begin
    if (rst == `RstEnable) begin
      shiftres = `ZeroWord;
    end else begin
      case (aluop_i)
        `EXE_SLL_OP: begin
          shiftres = reg2_i << reg1_i[4:0];
        end
        `EXE_SRL_OP: begin
          shiftres = reg2_i >> reg1_i[4:0];
        end
        `EXE_SRA_OP: begin
          shiftres = ({32{reg2_i[31]}} << (6'd32 - {1'b0, reg1_i[4:0]})) | reg2_i >> reg1_i[4:0];
        end
        default : begin
          shiftres = `ZeroWord;
        end
      endcase
    end
  end

  always @(*) begin
    if (rst == `RstEnable) begin
      arithmeticres = `ZeroWord;
    end else begin
      case (aluop_i)
        `EXE_SLT_OP: begin
          arithmeticres = {{31{1'b0}}, reg1_lt_reg2};  // æ¯”è¾ƒè¿ç®—
        end
        `EXE_ADD_OP, `EXE_ADDU_OP, `EXE_ADDI_OP, `EXE_ADDIU_OP: begin
          arithmeticres = result_sum;  // åŠ æ³•è¿ç®—
        end
        `EXE_SUB_OP: begin
          arithmeticres = result_sum;  // å‡æ³•è¿ç®—
        end
        default: begin
          arithmeticres = `ZeroWord;
        end
      endcase
    end
  end

  /****************************************************************
************ ç¬¬ä¸‰æ®µï¼šè¿›è¡Œä¹˜æ³•è¿ç®— *************
*****************************************************************/

  //ï¼?1ï¼‰å–å¾—ä¹˜æ³•è¿ç®—çš„è¢«ä¹˜æ•°ï¼Œå¦‚æœæ˜¯æœ‰ç¬¦å·ä¹˜æ³•ä¸”è¢«ä¹˜æ•°æ˜¯è´Ÿæ•°ï¼Œé‚£ä¹ˆå–è¡¥ç ?
  assign opdata1_mult=((aluop_i==`EXE_MUL_OP)
                      && (reg1_i[31] == 1'b1)) ? (~reg1_i +
                      1) : reg1_i;
  //ï¼?2ï¼‰å–å¾—ä¹˜æ³•è¿ç®—çš„ä¹˜æ•°ï¼Œå¦‚æœæ˜¯æœ‰ç¬¦å·ä¹˜æ³•ä¸”ä¹˜æ•°æ˜¯è´Ÿæ•°ï¼Œé‚£ä¹ˆå–è¡¥ç ?
  assign opdata2_mult=((aluop_i==`EXE_MUL_OP)
                      && (reg2_i[31] == 1'b1)) ? (~reg2_i +
                      1) : reg2_i;

  assign temp_mul = opdata1_mult * opdata2_mult;
  
  always @(*) begin
    mulres = temp_mul;
  end

  /****************************************************************
** ç¬¬å››æ®µï¼šä¾æ®alusel_iæŒ‡ç¤ºçš„è¿ç®—ç±»å‹ï¼Œé€‰æ‹©ä¸?ä¸ªè¿ç®—ç»“æœä½œä¸ºæœ€ç»ˆç»“æ? **
** æ­¤å¤„åªæœ‰é€»è¾‘è¿ç®—ç»“æœ **
*****************************************************************/

  always @(*) begin
    wd_o   = wd_i;
    wreg_o = wreg_i;

    //å¦‚æœaddã€addiã€subã€subiä¸”æº¢å‡ºè®¾ç½®wreg_oä¸ºDisable
    if(((aluop_i == `EXE_ADD_OP) || (aluop_i == `EXE_ADDI_OP) || (aluop_i == `EXE_SUB_OP)) 
      && (ov_sum == 1'b1)) begin
      wreg_o = `WriteDisable;
    end else begin
      wreg_o = wreg_i;
    end

    case (alusel_i)
      `EXE_RES_LOGIC: begin
        wdata_o = logicout;
      end
      `EXE_RES_SHIFT: begin
        wdata_o = shiftres;
      end
      `EXE_RES_ARITHMETIC: begin
        wdata_o = arithmeticres;
      end
      `EXE_RES_MUL: begin
        wdata_o = mulres[31:0];
      end
      `EXE_RES_JUMP_BRANCH:begin
        wdata_o = link_address_i;
      end
      default: begin
        wdata_o = `ZeroWord;
      end
    endcase
  end

endmodule
