git clone --depth 1 --no-tags https://github.com/UmiUmiU2333/pipelinecpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249003089
git clone --depth 1 --no-tags https://github.com/RuokaiYin/cs552-ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252063548
git clone --depth 1 --no-tags https://github.com/timlee0212/ChannelCoder-S2020-ECE559.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252291561
git clone --depth 1 --no-tags https://github.com/JnCM/teste.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254349441
git clone --depth 1 --no-tags https://github.com/Hameon4/HDL_Based-Hardware-Testing-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254213790
git clone --depth 1 --no-tags https://github.com/jtgarlits/MIPS32-3-Stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254460142
git clone --depth 1 --no-tags https://github.com/arnavgrg/CSM152A-DigitalDesignLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255452361
git clone --depth 1 --no-tags https://github.com/Nanarinar/ee275.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255011448
git clone --depth 1 --no-tags https://github.com/Haxsen/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254932570
git clone --depth 1 --no-tags https://github.com/Ozzie-vera/Sprite-GPU-for-MicronContrllers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252882682
git clone --depth 1 --no-tags https://github.com/johnrivera0987/CPE114-Experiment-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247445640
git clone --depth 1 --no-tags https://github.com/bdiaz29/64-bit-array-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247572136
git clone --depth 1 --no-tags https://github.com/skyMei-J/clock_frequency_eliminator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247659987
git clone --depth 1 --no-tags https://github.com/lirc572/EE2026-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247703256
git clone --depth 1 --no-tags https://github.com/Abdulrahman-Khalid/ODE-Solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248590491
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab01-sumador-grupo-05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249318843
git clone --depth 1 --no-tags https://github.com/LBeckwith98/Newhope_Crypto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250288841
git clone --depth 1 --no-tags https://github.com/pandysong/iverilog_xram16x1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251007353
git clone --depth 1 --no-tags https://github.com/addissemagn/music-player-visualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250584869
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250398337
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250403890
git clone --depth 1 --no-tags https://github.com/cte64/Tetris-DE1-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256605653
git clone --depth 1 --no-tags https://github.com/amalinasani/EE2026-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255915553
git clone --depth 1 --no-tags https://github.com/wutonytt/Computer-Organization-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256139262
git clone --depth 1 --no-tags https://github.com/AymanAzzam/ODE-Solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256339149
git clone --depth 1 --no-tags https://github.com/tsengs0/IB_layerLDPC_asymAccess_memShare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249331478
git clone --depth 1 --no-tags https://github.com/pragneshp7/MIPS-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253487159
git clone --depth 1 --no-tags https://github.com/ColossusChang/Rock-paper-scissors-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253813868
git clone --depth 1 --no-tags https://github.com/tpedretti/CSE-401-Contemporary-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253908968
git clone --depth 1 --no-tags https://github.com/jdc183/EECS301Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252808751
git clone --depth 1 --no-tags https://github.com/DrCaH4ec/Verilog_labs-6sem-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252560381
git clone --depth 1 --no-tags https://github.com/Jlsraa/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256615854
git clone --depth 1 --no-tags https://github.com/kishan132/UART-design-on-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255608035
git clone --depth 1 --no-tags https://github.com/WeLET-chao/VLSI_DIGITAL_SIGNAL_PROCESSING_SYSTEMS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255767527
git clone --depth 1 --no-tags https://github.com/vita70579/VLSI-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254808189
git clone --depth 1 --no-tags https://github.com/josenava4428/ECE-5440-Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250049923
git clone --depth 1 --no-tags https://github.com/cpmori/LearningGit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251458395
git clone --depth 1 --no-tags https://github.com/dtlxb/M_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251478348
git clone --depth 1 --no-tags https://github.com/sguo581700/CSC-137_some_programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254273532
git clone --depth 1 --no-tags https://github.com/Lmx2315/project_SDR_tx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255343135
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255488164
git clone --depth 1 --no-tags https://github.com/rbarzic/issues-openroad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248769815
git clone --depth 1 --no-tags https://github.com/vincentgosselin1/countervar_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249537137
git clone --depth 1 --no-tags https://github.com/EazyReal/Computer-Organization-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249949066
git clone --depth 1 --no-tags https://github.com/AlexisMundu-zz/Arqui_Practica_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250132843
git clone --depth 1 --no-tags https://github.com/andreilaur98/Verilog---ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248228382
git clone --depth 1 --no-tags https://github.com/Mikilf/Lorenzo_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249696086
git clone --depth 1 --no-tags https://github.com/RomainQuidet/pong-8bitworkshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251034119
git clone --depth 1 --no-tags https://github.com/ValMystletainn/coin_charger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251239163
git clone --depth 1 --no-tags https://github.com/bjrjk/ElectronicClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250949385
git clone --depth 1 --no-tags https://github.com/ib173/Verilog_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248046692
git clone --depth 1 --no-tags https://github.com/bdiaz29/Alarm-clock-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247574468
git clone --depth 1 --no-tags https://github.com/skyMei-J/counter_7_segment_display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247671019
git clone --depth 1 --no-tags https://github.com/SaiKrishna1207/Datapath-MIPS-uPowerISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247499635
git clone --depth 1 --no-tags https://github.com/artemisveizi/PUnC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247768159
git clone --depth 1 --no-tags https://github.com/john777100/Smith-Waterman-Verilog-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249644840
git clone --depth 1 --no-tags https://github.com/hoser21/ee435-project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250405639
git clone --depth 1 --no-tags https://github.com/liamhough/phase2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250710776
git clone --depth 1 --no-tags https://github.com/aje1018/school.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254171198
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo15.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251156869
git clone --depth 1 --no-tags https://github.com/MaltsevAN/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253571358
git clone --depth 1 --no-tags https://github.com/Joong-Sunny/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253665287
git clone --depth 1 --no-tags https://github.com/zonghan0904/2020_Spring_DC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255048076
git clone --depth 1 --no-tags https://github.com/BholaYadav/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247805442
git clone --depth 1 --no-tags https://github.com/shivmant/uec2_projekt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252554348
git clone --depth 1 --no-tags https://github.com/M4RDER/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251615871
git clone --depth 1 --no-tags https://github.com/sillyTig3r94/ECE5440-Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253142233
git clone --depth 1 --no-tags https://github.com/PatrickPPK/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253133781
git clone --depth 1 --no-tags https://github.com/WebNikita/PLIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250920530
git clone --depth 1 --no-tags https://github.com/Lewazzup/Plis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250921848
git clone --depth 1 --no-tags https://github.com/Tony-Tsoi/EEC181_Chess.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251414343
git clone --depth 1 --no-tags https://github.com/andylin23865/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256114004
git clone --depth 1 --no-tags https://github.com/liou05202798/Logic_Design_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248900393
git clone --depth 1 --no-tags https://github.com/cassianodaniel/ALU--Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248408176
git clone --depth 1 --no-tags https://github.com/razzzu/Hierarchical-Digital-Design-Methodology-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247571087
git clone --depth 1 --no-tags https://github.com/mrbilandi/CrossCorrelation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247470858
git clone --depth 1 --no-tags https://github.com/canaan-chen/I2C-IP-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247875478
git clone --depth 1 --no-tags https://github.com/ArslanaWu/CS207-dd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256246027
git clone --depth 1 --no-tags https://github.com/souvicksaha95/16-bit-Adder-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255655924
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249055102
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250408937
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250398123
git clone --depth 1 --no-tags https://github.com/Hameon4/2-to-4-Binary-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255006788
git clone --depth 1 --no-tags https://github.com/duskwuff/nexys2-term.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255268601
git clone --depth 1 --no-tags https://github.com/Songchun-Li/5-Stage-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254242853
git clone --depth 1 --no-tags https://github.com/tangtracy/ece385_lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254977387
git clone --depth 1 --no-tags https://github.com/jesw003/cs161l.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255298094
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255512186
git clone --depth 1 --no-tags https://github.com/khodid/2020HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252255107
git clone --depth 1 --no-tags https://github.com/malakmsah/caesar_cipher_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252502031
git clone --depth 1 --no-tags https://github.com/vetka-koluchaya/plisLaba1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251631731
git clone --depth 1 --no-tags https://github.com/foool/practise-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253683578
git clone --depth 1 --no-tags https://github.com/labscript-suite/opalkellyxem3001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253142533
git clone --depth 1 --no-tags https://github.com/Tyreyn/Zegar-czasu-rzeczywistego.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256469615
