Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/thanotos/Desktop/Fulladder_61_bit/tb_Adder_61bit_isim_beh.exe -prj /home/thanotos/Desktop/Fulladder_61_bit/tb_Adder_61bit_beh.prj work.tb_Adder_61bit 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "/home/thanotos/Desktop/Fulladder_61_bit/FA_1bit.vhd" into library work
Parsing VHDL file "/home/thanotos/Desktop/Fulladder_61_bit/FA_4bit.vhd" into library work
Parsing VHDL file "/home/thanotos/Desktop/Fulladder_61_bit/Adder_61bit.vhd" into library work
Parsing VHDL file "/home/thanotos/Desktop/Fulladder_61_bit/tb_Adder_61bit.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84928 KB
Fuse CPU Usage: 340 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity FA_1bit [fa_1bit_default]
Compiling architecture behavioral of entity FA_4bit [fa_4bit_default]
Compiling architecture behavioral of entity Adder_61bit [adder_61bit_default]
Compiling architecture behavioral of entity tb_adder_61bit
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable /home/thanotos/Desktop/Fulladder_61_bit/tb_Adder_61bit_isim_beh.exe
Fuse Memory Usage: 2229656 KB
Fuse CPU Usage: 390 ms
GCC CPU Usage: 820 ms
