

================================================================
== Vitis HLS Report for 'Block_newFuncRoot_proc_proc'
================================================================
* Date:           Mon May 12 19:57:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  0.837 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  2.222 ns|  2.222 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%muxLogicCE_to_conv0_read = muxlogic"   --->   Operation 3 'muxlogic' 'muxLogicCE_to_conv0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.83ns)   --->   "%conv0_read = read i32 @_ssdm_op_Read.ap_auto.volatile.floatP0A, i32 %conv0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:224]   --->   Operation 4 'read' 'conv0_read' <Predicate = true> <Delay = 0.83> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 2 <SV = 1> <Delay = 0.83>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%bitcast_ln224 = bitcast i32 %conv0_read" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:224]   --->   Operation 5 'bitcast' 'bitcast_ln224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln224 = muxlogic i32 %bitcast_ln224"   --->   Operation 6 'muxlogic' 'muxLogicData_to_write_ln224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.83ns)   --->   "%write_ln224 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %empty, i32 %bitcast_ln224" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:224]   --->   Operation 7 'write' 'write_ln224' <Predicate = true> <Delay = 0.83> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%ret_ln224 = ret" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:224]   --->   Operation 8 'ret' 'ret_ln224' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.222ns, clock uncertainty: 0.600ns.

 <State 1>: 0.837ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicCE_to_conv0_read') [3]  (0.000 ns)
	wire read operation ('conv0_read', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:224) on port 'conv0' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:224) [4]  (0.837 ns)

 <State 2>: 0.837ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln224') [6]  (0.000 ns)
	wire write operation ('write_ln224', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:224) on port 'empty' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:224) [7]  (0.837 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
