--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Jul 30 21:15:30 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     contador
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            321 items scored, 188 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.170ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_p_39__i4  (from clk_c +)
   Destination:    FD1S3IX    CD             cnt_p_39__i1  (to clk_c +)

   Delay:                   7.010ns  (27.4% logic, 72.6% route), 4 logic levels.

 Constraint Details:

      7.010ns data_path cnt_p_39__i4 to cnt_p_39__i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.170ns

 Path Details: cnt_p_39__i4 to cnt_p_39__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_p_39__i4 (from clk_c)
Route         2   e 1.198                                  cnt_p[4]
LUT4        ---     0.493              A to Z              i6_4_lut
Route         1   e 0.941                                  n16
LUT4        ---     0.493              C to Z              i9_4_lut
Route         2   e 1.141                                  n226
LUT4        ---     0.493              C to Z              i102_4_lut
Route        14   e 1.807                                  n229
                  --------
                    7.010  (27.4% logic, 72.6% route), 4 logic levels.


Error:  The following path violates requirements by 2.170ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_p_39__i4  (from clk_c +)
   Destination:    FD1S3IX    CD             cnt_p_39__i2  (to clk_c +)

   Delay:                   7.010ns  (27.4% logic, 72.6% route), 4 logic levels.

 Constraint Details:

      7.010ns data_path cnt_p_39__i4 to cnt_p_39__i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.170ns

 Path Details: cnt_p_39__i4 to cnt_p_39__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_p_39__i4 (from clk_c)
Route         2   e 1.198                                  cnt_p[4]
LUT4        ---     0.493              A to Z              i6_4_lut
Route         1   e 0.941                                  n16
LUT4        ---     0.493              C to Z              i9_4_lut
Route         2   e 1.141                                  n226
LUT4        ---     0.493              C to Z              i102_4_lut
Route        14   e 1.807                                  n229
                  --------
                    7.010  (27.4% logic, 72.6% route), 4 logic levels.


Error:  The following path violates requirements by 2.170ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_p_39__i4  (from clk_c +)
   Destination:    FD1S3IX    CD             cnt_p_39__i3  (to clk_c +)

   Delay:                   7.010ns  (27.4% logic, 72.6% route), 4 logic levels.

 Constraint Details:

      7.010ns data_path cnt_p_39__i4 to cnt_p_39__i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.170ns

 Path Details: cnt_p_39__i4 to cnt_p_39__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_p_39__i4 (from clk_c)
Route         2   e 1.198                                  cnt_p[4]
LUT4        ---     0.493              A to Z              i6_4_lut
Route         1   e 0.941                                  n16
LUT4        ---     0.493              C to Z              i9_4_lut
Route         2   e 1.141                                  n226
LUT4        ---     0.493              C to Z              i102_4_lut
Route        14   e 1.807                                  n229
                  --------
                    7.010  (27.4% logic, 72.6% route), 4 logic levels.

Warning: 7.170 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     7.170 ns|     4 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n229                                    |      14|     168|     89.36%
                                        |        |        |
n226                                    |       2|     148|     78.72%
                                        |        |        |
n16                                     |       1|      60|     31.91%
                                        |        |        |
n17                                     |       1|      60|     31.91%
                                        |        |        |
n262                                    |       1|      28|     14.89%
                                        |        |        |
cnt_p[0]                                |       3|      19|     10.11%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 188  Score: 293582

Constraints cover  321 paths, 43 nets, and 89 connections (97.8% coverage)


Peak memory: 58511360 bytes, TRCE: 1503232 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
