<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › omap-smp.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>omap-smp.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP4 SMP source file. It contains platform specific fucntions</span>
<span class="cm"> * needed for the linux smp kernel.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Texas Instruments, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Author:</span>
<span class="cm"> *      Santosh Shilimkar &lt;santosh.shilimkar@ti.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Platform file needed for the OMAP4 SMP. This file is based on arm</span>
<span class="cm"> * realview smp platform.</span>
<span class="cm"> * * Copyright (c) 2002 ARM Limited.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/gic.h&gt;</span>
<span class="cp">#include &lt;asm/smp_scu.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/omap-secure.h&gt;</span>

<span class="cp">#include &quot;iomap.h&quot;</span>
<span class="cp">#include &quot;common.h&quot;</span>
<span class="cp">#include &quot;clockdomain.h&quot;</span>

<span class="cm">/* SCU base address */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">scu_base</span><span class="p">;</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">boot_lock</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">omap4_get_scu_base</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">scu_base</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">platform_secondary_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Configure ACTRL and enable NS SMP bit access on CPU1 on HS device.</span>
<span class="cm">	 * OMAP44XX EMU/HS devices - CPU0 SMP bit access is enabled in PPA</span>
<span class="cm">	 * init and for CPU1, a secure PPA API provided. CPU0 must be ON</span>
<span class="cm">	 * while executing NS_SMP API on CPU1 and PPA version must be 1.4.0+.</span>
<span class="cm">	 * OMAP443X GP devices- SMP bit isn&#39;t accessible.</span>
<span class="cm">	 * OMAP446X GP devices - SMP bit access is enabled on both CPUs.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap443x</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">omap_type</span><span class="p">()</span> <span class="o">!=</span> <span class="n">OMAP2_DEVICE_TYPE_GP</span><span class="p">))</span>
		<span class="n">omap_secure_dispatcher</span><span class="p">(</span><span class="n">OMAP4_PPA_CPU_ACTRL_SMP_INDEX</span><span class="p">,</span>
							<span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * If any interrupts are already enabled for the primary</span>
<span class="cm">	 * core (e.g. timer irq), then they will not have been enabled</span>
<span class="cm">	 * for us: do so</span>
<span class="cm">	 */</span>
	<span class="n">gic_secondary_init</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Synchronise with the boot thread.</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">boot_lock</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">boot_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">boot_secondary</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">idle</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="o">*</span><span class="n">cpu1_clkdm</span><span class="p">;</span>
	<span class="k">static</span> <span class="n">bool</span> <span class="n">booted</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Set synchronisation state between this boot processor</span>
<span class="cm">	 * and the secondary one</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">boot_lock</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Update the AuxCoreBoot0 with boot state for secondary core.</span>
<span class="cm">	 * omap_secondary_startup() routine will hold the secondary core till</span>
<span class="cm">	 * the AuxCoreBoot1 register is updated with cpu state</span>
<span class="cm">	 * A barrier is added to ensure that write buffer is drained</span>
<span class="cm">	 */</span>
	<span class="n">omap_modify_auxcoreboot0</span><span class="p">(</span><span class="mh">0x200</span><span class="p">,</span> <span class="mh">0xfffffdff</span><span class="p">);</span>
	<span class="n">flush_cache_all</span><span class="p">();</span>
	<span class="n">smp_wmb</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu1_clkdm</span><span class="p">)</span>
		<span class="n">cpu1_clkdm</span> <span class="o">=</span> <span class="n">clkdm_lookup</span><span class="p">(</span><span class="s">&quot;mpu1_clkdm&quot;</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * The SGI(Software Generated Interrupts) are not wakeup capable</span>
<span class="cm">	 * from low power states. This is known limitation on OMAP4 and</span>
<span class="cm">	 * needs to be worked around by using software forced clockdomain</span>
<span class="cm">	 * wake-up. To wakeup CPU1, CPU0 forces the CPU1 clockdomain to</span>
<span class="cm">	 * software force wakeup. The clockdomain is then put back to</span>
<span class="cm">	 * hardware supervised mode.</span>
<span class="cm">	 * More details can be found in OMAP4430 TRM - Version J</span>
<span class="cm">	 * Section :</span>
<span class="cm">	 *	4.3.4.2 Power States of CPU0 and CPU1</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">booted</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clkdm_wakeup</span><span class="p">(</span><span class="n">cpu1_clkdm</span><span class="p">);</span>
		<span class="n">clkdm_allow_idle</span><span class="p">(</span><span class="n">cpu1_clkdm</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dsb_sev</span><span class="p">();</span>
		<span class="n">booted</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">gic_raise_softirq</span><span class="p">(</span><span class="n">cpumask_of</span><span class="p">(</span><span class="n">cpu</span><span class="p">),</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now the secondary core is starting up let it run its</span>
<span class="cm">	 * calibrations, then wait for it to finish</span>
<span class="cm">	 */</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">boot_lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">wakeup_secondary</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Write the address of secondary startup routine into the</span>
<span class="cm">	 * AuxCoreBoot1 where ROM code will jump and start executing</span>
<span class="cm">	 * on secondary core once out of WFE</span>
<span class="cm">	 * A barrier is added to ensure that write buffer is drained</span>
<span class="cm">	 */</span>
	<span class="n">omap_auxcoreboot_addr</span><span class="p">(</span><span class="n">virt_to_phys</span><span class="p">(</span><span class="n">omap_secondary_startup</span><span class="p">));</span>
	<span class="n">smp_wmb</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Send a &#39;sev&#39; to wake the secondary core from WFE.</span>
<span class="cm">	 * Drain the outstanding writes to memory</span>
<span class="cm">	 */</span>
	<span class="n">dsb_sev</span><span class="p">();</span>
	<span class="n">mb</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Initialise the CPU possible map early - this describes the CPUs</span>
<span class="cm"> * which may be present or become present in the system.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">smp_init_cpus</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ncores</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Currently we can&#39;t call ioremap here because</span>
<span class="cm">	 * SoC detection won&#39;t work until after init_early.</span>
<span class="cm">	 */</span>
	<span class="n">scu_base</span> <span class="o">=</span>  <span class="n">OMAP2_L4_IO_ADDRESS</span><span class="p">(</span><span class="n">OMAP44XX_SCU_BASE</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">scu_base</span><span class="p">);</span>

	<span class="n">ncores</span> <span class="o">=</span> <span class="n">scu_get_core_count</span><span class="p">(</span><span class="n">scu_base</span><span class="p">);</span>

	<span class="cm">/* sanity check */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ncores</span> <span class="o">&gt;</span> <span class="n">nr_cpu_ids</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;SMP: %u cores greater than maximum (%u), clipping</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">ncores</span><span class="p">,</span> <span class="n">nr_cpu_ids</span><span class="p">);</span>
		<span class="n">ncores</span> <span class="o">=</span> <span class="n">nr_cpu_ids</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ncores</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">set_cpu_possible</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="n">set_smp_cross_call</span><span class="p">(</span><span class="n">gic_raise_softirq</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">platform_smp_prepare_cpus</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">max_cpus</span><span class="p">)</span>
<span class="p">{</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialise the SCU and wake up the secondary core using</span>
<span class="cm">	 * wakeup_secondary().</span>
<span class="cm">	 */</span>
	<span class="n">scu_enable</span><span class="p">(</span><span class="n">scu_base</span><span class="p">);</span>
	<span class="n">wakeup_secondary</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
