# CoWW

This test asks whether the following execution is architecturally Allowed:

* The first Store instruction in program order on P0, i.e. STR W0,[X1], generates an Explicit Memory Write Effect of Location x with value 2;
* The second Store instruction in program order on P0, i.e. STR W2,[X1], generates an Explicit Memory Write Effect of Location x with value 1;
* The value of x in the memory in the end is 2, which means that the Explicit Memory Write Effect of x with value 1 is Coherence-before the Explicit Memory Write Effect of x with value 2. In other words, the second Store instruction in program order on P0 wrote to the memory before the first Store instruction in program order on P0.

# CoRW1

This test asks whether the following execution is architecturally Allowed:

* The Load instruction on P0, i.e. LDR W1,[X0], generates an Explicit Memory Read Effect of Location x;
* The Store instruction on P0, i.e. STR W2,[X0], generates an Explicit Memory Write Effect of Location x with value 1;
* The Register X1 on P0 holds the value 1 in the end, which means that the Explicit Memory Read Effect of x Reads-from the Explicit Memory Write Effect of x, or in other words, the Load instruction takes its value from the Store instruction that is later in program order.

# CoRW2

This test asks whether the following execution is architecturally Allowed:

* The Load instruction on P0, i.e. LDR W1,[X0], generates an Explicit Memory Read Effect of Location x;
* The Store instruction on P0, i.e. STR W2,[X0], generates an Explicit Memory Write Effect of Location x with value 1;
* The Store instruction on P1, i.e. STR W1,[X0], generates an Explicit Memory Write Effect of Location x with value 2;
* The value of x is 2 in the end, which means that the Explicit Memory Write Effect on P0 is Coherence-before the Explicit Memory Write Effect on P1, or in other words the Store instruction on P0 writes to the memory before the Store instruction on P1;
* The Register X1 on P0 holds the value 2 in the end, which means that the Explicit Memory Read Effect on P0 Reads-from the Explicit Memory Write Effect on P1. In other words the Load instruction on P0 takes its value from the Store instruction on P1.

# CoWR

This test asks whether the following execution is architecturally Allowed:

* The Store instruction on P0, i.e. STR W0,[X1], generates an Explicit Memory Write Effect of Location x with value 1;
* The Load instruction on P0, i.e. LDR W2,[X1], generates an Explicit Memory Read Effect of Location x;
* The value of x is 1 in the end, which means that the Store instruction on P0 has updated the memory;
* The Register X2 on P0 holds the value 0 in the end, which means that Load instruction has read the value 0 from the initial state. In other words the Explicit Memory Read Effect of Location x generated by LDR W2,[X1] is Coherence-before the Explicit Memory Write Effect of Location x generated by STR W0,[X1].

# CoRR

This test asks whether the following execution is architecturally Allowed:

* The Store instruction on P0, i.e. STR W0,[X1], generates an Explicit Memory Write Effect of Location x with value 1;
* The first Load instruction in program order on P1, i.e. LDR W1,[X0], generates an Explicit Memory Read Effect of Location x;
* The second Load instruction in program order on P1, i.e. LDR W2,[X0], generates another Explicit Memory Read Effect of Location x;
* The Register X1 on P1 holds the value 1 in the end, which means that the first Explicit Memory Read Effect in program order on P1 Reads-from the Explicit Memory Write Effect on P0;
* The Register X2 on P1 holds the value 0 in the end, which means that the second Explicit Memory Read Effect in program order on P1 Reads-from the initial state. In other words, the second Explicit Memory Read Effect in program order on P1 is Coherence-before the Explicit Memory Write Effect on P0.

# LB

This test asks whether the following execution is architecturally Allowed:

* The Load instruction on P0, i.e. LDR W1,[X0], generates an Explicit Memory Read of Location x;
* The Store instruction on P0, i.e. STR W2,[X3], generates an Explicit Memory Write of Location y with value 1;
* The Load instruction on P1, i.e. LDR W1,[X3], generates an Explicit Memory Read of Location y;
* The Store instruction on P1, i.e. STR W2,[X0], generates an Explicit Memory Write of Location x with value 1;
* The Register X1 on P0 holds the value 1 in the end, which means that the Explicit Memory Read of x on P0 Reads-from the Explicit Memory Write of x with value 1 on P1;
* The Register X1 on P1 holds the value 1 in the end, which means that the Explicit Memory Read of y on P1 Reads-from the Explicit Memory Write of y with value 1 on P0.

# R+WW+RW

This test asks whether the following execution is architecturally Allowed:

* The Load instruction on P0, i.e. LDR W6,[X1], generates an Explicit Memory Read Effect of Location x;
* The first Store instruction in program order on P1, i.e. STR W0,[X1], generates an Explicit Memory Write Effect of Location x with value 2;
* The second Store instruction in program order on P1, i.e. STR W2,[X3], generates an Explicit Memory Write Effect of Location y with value 1;
* The Load instruction on P2, i.e. LDR W4,[X3], generates an Explicit Memory Read Effect of Location y;
* The Store instruction on P2, i.e. STR W5,[X1], generates an Explicit Memory Write Effect of Location x with value 1;
* The value of x in the end is 2, which means that the Explicit Memory Write Effect generated by the Store instruction on P2, i.e. STR W5,[X1], is Coherence-before the Explicit Memory Write Effect generated by the Store instruction on P1, i.e. STR W0,[X1];
* The Register X6 on P0 holds the value 1 in the end, which means that the Explicit Memory Read of Location x on P0, generated by Load instruction LDR W6,[X1], Reads-from the Explicit Memory Write Effect of x generated by the Store instruction on P2, i.e. STR W5,[X1];
* The Register X4 on P2 holds the value 1 in the end, which means that the Explicit Memory Read of Location y on P1, generated by Load instruction LDR W4,[X3], Reads-from the Explicit Memory Write Effect of y generated by the Store instruction on P1, i.e. STR W2,[X3].

# R+WR+W+RW

This test asks whether the following execution is architecturally Allowed:

* The Load instruction on P0, i.e. LDR W3,[X1], generates an Explicit Memory Read Effect of Location x;
* The Store instruction on P1, i.e. STR W0,[X1], generates an Explicit Memory Write Effect of Location x with value 2;
* The Load instruction on P1, i.e. LDR W3,[X2], generates an Explicit Memory Read of Location y;
* The Store instruction on P2, i.e. STR W0,[X2], generates an Explicit Memory Write of Location y with value 1;
* The Load instruction on P3, i.e. LDR W4,[X2], generates an Explicit Memory Read of Location y;
* The Store instruction on P3, i.e. STR W5,[X1], generates an Explicit Memory Write of Location x with value 1;
* The value of x is 2 in the end, which means that the Explicit Memory Write of x with value 1 generated by STR W5,[X1] on P3 is Coherence-before the Explicit Memory Write of x with value 2 generated by STR W0,[X1] on P1;
* The Register X3 on P0 holds the value 1 in the end, which means that the Explicit Memory Read Effect of Location x generated by LDR W3,[X1] on P0 Reads-from the Explicit Memory Write Effect of Location x generated by STR W5,[X1] on P3;
* The Register X3 on P1 holds the value 0 in the end, which means that the Explicit Memory Read Effect of Location y generated by LDR W3,[X2] on P1 Reads-from the initial state, and therefore is Coherence-before the Explicit Memory Write Effect of Location y generated by STR W0,[X2] on P2;
* The Register X4 on P3 holds the value 1 in the end, which means that the Explicit Memory Read Effect of Location y generated by LDR W4,[X2] on P3 Reads-from the Explicit Memory Write Effect of Location y with value 1 generated by STR W0,[X2] on P2.

# MP

This test asks whether the following execution is architecturally Allowed:

* The first Store instruction in program order on P0, i.e. STR X0,[X1], generates an Explicit Memory Write Effect of Location x with value 1;
* The second Store instruction in program order on P0, i.e. STR X2,[X3], generates an Explicit Memory Write Effect of Location y with value 1;
* The first Load instruction in program order on P1, i.e. LDR X4,[X3], generates an Explicit Memory Read Effect of Location y;
* The second Load instruction in program order on P1, i.e. LDR X6,[X1], generates an Explicit Memory Read Effect of Location x;
* The Register X4 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect of Location y generated by LDR X4,[X3] on P1 Reads-from the Explicit Memory Write Effect of Location y generated by STR X2,[X3];
* The Register X6 on P1 holds the value 0 in the end, which means that the Explicit Memory Read Effect of Location x generated by LDR X6,[X1] on P1 Reads-from the initial state, and is therefore Coherence-before the Explicit Memory Write Effect of Location x generated by STR X0,[X1] on P0.

# WRC

This test asks whether the following execution is architecturally Allowed:

* The Store instruction on P0, i.e. STR W1,[X0], generates an Explicit Memory Write Effect of Location x with value 1;
* The Load instruction on P1, i.e. LDR W1,[X0], generates an Explicit Memory Read Effect of Location x;
* The Store instruction on P1, i.e. STR W2,[X3], generates an Explicit Memory Write Effect of Location y with value 1;
* The first Load instruction on P2, i.e. LDR W1,[X3], generates an Explicit Memory Read Effect of Location y;
* The second Load instruction on P2, i.e. LDR W4,[X0], generates an Explicit Memory Read Effect of Location x;
* The Register X1 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect of x generated by LDR W1,[X0] on P1 Reads-from the Explicit Memory Write Effect of x generated by STR W1,[X0] on P0;
* The Register X1 on P2 holds the value 1 in the end, which means that the Explicit Memory Read Effect of y generated by LDR W1,[X3] on P2 Reads-from the Explicit Memory Write Effect of y generated by STR W2,[X3] on P1;
* The Register X4 on P2 holds the value 0 in the end, which means that the Explicit Memory Read Effect of x generated by LDR W4,[X0] on P2 Reads-from the initial state, and is therefore Coherence-before the Explicit Memory Write Effect of x generated by STR W1,[X0].

# ISA2

This test asks whether the following execution is architecturally Allowed:

* The first Store instruction in program order on P0, i.e. STR W0,[X1], generates an Explicit Memory Write Effect of Location x with value 1;
* The second Store instruction in program order on P0, i.e. STR W2,[X3], generates an Explicit Memory Write Effect of Location y with value 1;
* The Load instruction on P1, i.e. LDR W4,[X3], generates an Explicit Memory Read Effect of Location y;
* The Store instruction on P1, i.e. STR W5,[X6], generates an Explicit Memory Write Effect of Location z with value 1;
* The first Load instruction on P2, i.e. LDR W7,[X6], generates an Explicit Memory Read Effect of Location z;
* The second Load instruction on P2, i.e. LDR W8,[X1], generates an Explicit Memory Read Effect of Location x;
* The Register X4 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect of Location y generated by LDR W4,[X3] Reads-from the Explicit Memory Write Effect of Location y generated by STR W2,[X3] on P0;
* The Register X7 on P2 holds the value 1 in the end, which means that the Explicit Memory Read Effect of Location z generated by LDR W7,[X6] on P2 Reads-from the Explicit Memory Write Effect of Location z generated by STR W5,[X6] on P1;
* The Register X8 on P2 holds the value 0 in the end, which means that the Explicit Memory Read Effect of Location x generated by LDR W8,[X1] on P2 Reads-from the initial state, and therefore is Coherence-before the Explicit Memory Write Effect of Location x with value 1 generated by STR W0,[X1] on P0.

# W+RR+WR+WR

This test asks whether the following execution is architecturally Allowed:

* The Store instruction on P0, i.e. STR W0,[X1], generates an Explicit Memory Write Effect of Location x with value 1;
* The first Load instruction in program order on P1, i.e. LDR W4,[X1], generates an Explicit Memory Read Effect of Location x;
* The second Load instruction in program order on P1, i.e. LDR W3,[X2], generates an Explicit Memory Read Effect of Location y;
* The Store instruction on P2, i.e. STR W0,[X2], generates an Explicit Memory Write Effect of Location y with value 1;
* The Load instruction on P2, i.e. LDR W3,[X5], generates an Explicit Memory Read Effect of Location z;
* The Store instruction on P3, i.e. STR W0,[X5], generates an Explicit Memory Write Effect of Location z with value 1;
* The Load instruction on P3, i.e. LDR W3,[X1], generates an Explicit Memory Read Effect of Location x;
* The Register X4 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect of Location x generated by LDR W4,[X1] on P1 Reads-from the Explicit Memory Write Effect of Location x generated by STR W0,[X1] on P0;
* The Register X3 on P1 holds the value 0 in the end, which means that the Explicit Memory Read Effect of Location y generated by LDR W3,[X2] on P1 Reads-from the initial state, and therefore is Coherence-before the Explicit Memory Write Effect of Location y generated by STR W0,[X2] on P2;
* The Register X3 on P2 holds the value 0 in the end, which means that the Explicit Memory Read Effect of Location z generated by LDR W3,[X5] on P2 Reads-from the initial state, and is therefore Coherence-before the Explicit Memory Write Effect of Location z generated by STR W0,[X5] on P3;
* The Register X3 on P3 holds the value 0 in the end, which means that the Explicit Memory Read Effect of Location x generated by LDR W3,[X1] on P3 Reads-from the initial state, and is therefore Coherence-before the Explicit Memory Write Effect of Location x generated by STR W0,[X1] on P0.

# PPOAA

This test asks whether the following execution is architecturally Allowed:

* The first Store instruction in program order on P0, i.e. STR W0,[X1], generates an Explicit Memory Write Effect of Location x with value 1;
* The second Store instruction in program order on P0, i.e. STR W2,[X3], generates an Explicit Memory Write Effect of Location y with value 1;
* The first Load instruction in program order on P1, i.e. LDR W0,[X3], generates an Explicit Memory Read Effect of Location y;
* The first Exclusive Or instruction in program order on P1, i.e. EOR W2,W0,W0, creates an Address dependency from the first Load instruction on P1, i.e. LDR W0,[X3], to the Store instruction on P1, i.e. STR W4,[X5,W2,SXTW];
* The Store instruction on P1, i.e. STR W4,[X5,W2,SXTW], generates an Explicit Memory Write Effect of Location z with value 1;
* The second Load instruction in program order on P1, i.e. LDR W6,[X5], generates an Explicit Memory Read Effect of Location z;
* The second Exclusive Or instruction in program order on P1, i.e. EOR W7,W6,W6, creates an Address dependency from the second Load instruction in program order on P1, i.e. LDR W6,[X5], to the third Load instruction in program order on P1, i.e. LDR W8,[X1,W7,SXTW];
* The third Load instruction in program order on P1, i.e. LDR W8,[X1,W7,SXTW], generates an Explicit Memory Read Effect of Location x;
* The Register X0 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect of Location y, generated by LDR W0,[X3] on P1, Reads-from the Explicit Memory Write Effect of Location y generated by STR W2,[X3] on P0;
* The Register X6 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect of Location z, generated by LDR W6,[X5] on P1, Reads-from the Explicit Memory Write Effect of Location z generated by STR W4,[X5,W2,SXTW] on P1;
* The Register X8 on P1 holds the value 0 in the end, which means that the Explicit Memory Read Effect of Location x, generated by LDR W8,[X1,W7,SXTW], Reads-from the initial state, and therefore is Coherence-before the Explicit Memory Write Effect of x with value 1 generated by the STR W0,[X1] on P0.

# PPODA

This test asks whether the following execution is architecturally Allowed:

* The first Store instruction in program order on P0, i.e. STR W0,[X1], generates an Explicit Memory Write Effect of Location x with value 1;
* The second Store instruction in program order on P0, i.e. STR W2,[X3], generates an Explicit Memory Write Effect of Location y with value 1;
* The first Load instruction in program order on P1, i.e. LDR W0,[X3], generates an Explicit Memory Read Effect of Location y;
* The first Exclusive Or instruction in program order on P1, i.e. EOR W2,W0,W0, together with the Add instruction on P1, i.e. ADD W2,W2,#1, create a Data dependency from the first Load instruction in program order on P1, i.e. LDR W0,[X3], to the Store instruction on P1, i.e. STR W2,[X4];
* The Store instruction on P1, i.e. STR W2,[X4], creates an Explicit Memory Write Effect of Location z with value 1;
* The second Load instruction in program order on P1, i.e. LDR W5,[X4], creates an Explicit Memory Read Effect of Location z;
* The second Exclusive Or instruction on P1, i.e. EOR W6,W5,W5, creates an Address dependency from the second Load instruction in program order on P1, i.e. LDR W5,[X4], to the third Load instruction on P1, i.e. LDR W7,[X1,W6,SXTW];
* The third Load instruction on P1, i.e. LDR W7,[X1,W6,SXTW], generates an Explicit Memory Read Effect of Location x;
* The Register X0 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect generated by LDR W0,[X3] on P1 Reads-from the Explicit Memory Write Effect generated by the second Store instruction in program order on P0, i.e. STR W2,[X3];
* The Register X5 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect of Location z, generated by LDR W5,[X4] on P1, Reads-from the Explicit Memory Write Effect of Location z, generated by the Store instruction STR W2,[X4] on P1;
* The Register X7 on P1 holds the value 0 in the end, which means that the Explicit Memory Read Effect of Location x, generated by the third Load instruction on P1, i.e. LDR W7,[X1,W6,SXTW], Reads-from the initial state, and therefore is Coherence-before the Explicit Memory Write Effect of Location x generated by the first Store instruction in program order on P0, i.e. STR W0,[X1].

# PPOCA

This test asks whether the following execution is architecturally Allowed:

* The first Store instruction in program order on P0, i.e. STR W0,[X1], generates an Explicit Memory Write Effect of Location x with value 1;
* The second Store instruction in program order on P0, i.e. STR W2,[X3], generates an Explicit Memory Write Effect of Location y with value 1;
* The first Load instruction in program order on P1, i.e. LDR W0,[X3], generates an Explicit Memory Read Effect of Location y;
* The Branch instruction on P1, i.e. CBNZ W0,LC00, creates a Control dependency from the first Load instruction in program order on P1, i.e. LDR W0,[X3], to the Store instruction on P1, i.e. STR W2,[X4];
* The Store instruction on P1, i.e. STR W2,[X4], creates an Explicit Memory Write Effect of Location z with value 1;
* The second Load instruction in program order on P1, i.e. LDR W5,[X4], creates an Explicit Memory Read Effect of Location z;
* The Exclusive Or instruction on P1, i.e. EOR W6,W5,W5, creates an Address dependency from the second Load instruction in program order on P1, i.e. LDR W5,[X4], to the third Load instruction on P1, i.e. LDR W7,[X1,W6,SXTW];
* The third Load instruction on P1, i.e. LDR W7,[X1,W6,SXTW], generates an Explicit Memory Read Effect of Location x;
* The Register X0 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect generated by LDR W0,[X3] on P1 Reads-from the Explicit Memory Write Effect generated by the second Store instruction in program order on P0, i.e. STR W2,[X3];
* The Register X5 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect of Location z, generated by LDR W5,[X4] on P1, Reads-from the Explicit Memory Write Effect of Location z, generated by the Store instruction STR W2,[X4] on P1;
* The Register X7 on P1 holds the value 0 in the end, which means that the Explicit Memory Read Effect of Location x, generated by the third Load instruction on P1, i.e. LDR W7,[X1,W6,SXTW], Reads-from the initial state, and therefore is Coherence-before the Explicit Memory Write Effect of Location x generated by the first Store instruction in program order on P0, i.e. STR W0,[X1].

# PPOAC

This test asks whether the following execution is architecturally Allowed:

* The first Store instruction in program order on P0, i.e. STR W0,[X1], generates an Explicit Memory Write Effect of Location x with value 1;
* The second Store instruction in program order on P0, i.e. STR W2,[X3], generates an Explicit Memory Write Effect of Location y with value 1;
* The first Load instruction in program order on P1, i.e. LDR W0,[X3], generates an Explicit Memory Read Effect of Location y;
* The Exclusive Or instruction on P1, i.e. EOR W2,W0,W0, creates an Address dependency from the first Load instruction on P1, i.e. LDR W0,[X3], to the Store instruction on P1, i.e. STR W4,[X5,W2,SXTW];
* The Store instruction on P1, i.e. STR W4,[X5,W2,SXTW], generates an Explicit Memory Write Effect of Location z with value 1;
* The second Load instruction in program order on P1, i.e. LDR W6,[X5], generates an Explicit Memory Read Effect of Location z;
* The Branch instruction on P1, i.e. CBNZ W6,LC00, does not create any dependency to the third Load instruction in program order on P1, i.e. LDR W7,[X1];
* The third Load instruction in program order on P1, i.e. LDR W7,[X1], generates an Explicit Memory Read Effect of Location x;
* The Register X0 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect of Location y generated by the first Load instruction in program order on P1, i.e. LDR W0,[X3], Reads-from the Explicit Memory Write Effect of Location y generated by the second Store instruction in program order on P0, i.e. STR W2,[X3];
* The Register X6 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect of Location z, generated by LDR W6,[X5] on P1, Reads-from the Explicit Memory Write Effect of Location z generated by STR W4,[X5,W2,SXTW] on P1;
* The Register X7 on P1 holds the value 0 in the end, which means that the Explicit Memory Read Effect of Location x, generated by LDR W7,[X1] on P1, Reads-from the initial state, and therefore is Coherence-before the Explicit Memory Write Effect of Location x with value 1, generated by STR W0,[X1] on P0.

# PPODC

This test asks whether the following execution is architecturally Allowed:

* The first Store instruction in program order on P0, i.e. STR W0,[X1], generates an Explicit Memory Write Effect of Location x with value 1;
* The second Store instruction in program order on P0, i.e. STR W2,[X3], generates an Explicit Memory Write Effect of Location y with value 1;
* The first Load instruction in program order on P1, i.e. LDR W0,[X3], generates an Explicit Memory Read Effect of Location y;
* The Exclusive Or instruction in program order on P1, i.e. EOR W2,W0,W0, together with the Add instruction on P1, i.e. ADD W2,W2,#1, create a Data dependency from the first Load instruction in program or- der on P1, i.e. LDR W0,[X3], to the Store instruction on P1, i.e. STR W2,[X4];
* The Store instruction on P1, i.e. STR W2,[X4], creates an Explicit Memory Write Effect of Location z with value 1;
* The second Load instruction in program order on P1, i.e. LDR W5,[X4], creates an Explicit Memory Read Effect of Location z;
* The Branch instruction on P1, i.e. CBNZ W5,LC00, does not create any dependency to the third Load instruction in program order on P1, i.e. LDR W6,[X1];
* The third Load instruction in program order on P1, i.e. LDR W6,[X1], generates an Explicit Memory Read Effect of Location x;
* The Register X0 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect generated by LDR W0,[X3] on P1 Reads-from the Explicit Memory Write Effect generated by the second Store instruction in program order on P0, i.e. STR W2,[X3];
* The Register X5 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect of Location z, generated by LDR W5,[X4] on P1, Reads-from the Explicit Memory Write Effect of Location z, generated by the Store instruction STR W2,[X4] on P1;
* The Register X6 on P1 holds the value 0 in the end, which means that the Explicit Memory Read Effect of Location x, generated by LDR W6,[X1], Reads-from the initial state, and therefore is Coherence-before the Ex- plicit Memory Write Effect of Location x with value 1 generated by STR W0,[X1] on P0.

# PPOCC

This test asks whether the following execution is architecturally Allowed:

* The first Store instruction in program order on P0, i.e. STR W0,[X1], generates an Explicit Memory Write Effect of Location x with value 1;
* The second Store instruction in program order on P0, i.e. STR W2,[X3], generates an Explicit Memory Write Effect of Location y with value 1;
* The first Load instruction in program order on P1, i.e. LDR W0,[X3], generates an Explicit Memory Read Effect of Location y;
* The first Branch instruction in program order on P1, i.e. CBNZ W0,LC00, creates a Control dependency from the first Load instruction in program order on P1, i.e. LDR W0,[X3], to the Store instruction on P1, i.e. STR W2,[X4];
* The Store instruction on P1, i.e. STR W2,[X4], creates an Explicit Memory Write Effect of Location z with value 1;
* The second Load instruction in program order on P1, i.e. LDR W5,[X4], creates an Explicit Memory Read Effect of Location z;
* The second Branch instruction in program order on P1, i.e. CBNZ W5,LC01, does not create any dependency to the third Load instruction in program order on P1, i.e. LDR W6,[X1];
* The third Load instruction in program order on P1, i.e. LDR W6,[X1], generates an Explicit Memory Read Effect of Location x;
* The Register X0 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect generated by LDR W0,[X3] on P1 Reads-from the Explicit Memory Write Effect generated by the second Store instruction in program order on P0, i.e. STR W2,[X3];
* The Register X5 on P1 holds the value 1 in the end, which means that the Explicit Memory Read Effect of Location z, generated by LDR W5,[X4] on P1, Reads-from the Explicit Memory Write Effect of Location z, generated by the Store instruction STR W2,[X4] on P1;
* The Register X6 on P1 holds the value 0 in the end, which means that the Explicit Memory Read Effect of Location x, generated by LDR W6,[X1], Reads-from the initial state, and therefore is Coherence-before the Ex- plicit Memory Write Effect of Location x with value 1 generated by STR W0,[X1] on P0.
