;redcode
;assert 1
	SPL 0, @-722
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #109
	SUB @126, 103
	SUB @126, 103
	SUB @126, 103
	SLT -702, 0
	SUB @107, 106
	SLT -702, 0
	SPL 0, #109
	MOV -7, -20
	CMP 0, <-20
	CMP 1, <-1
	SLT 20, @12
	SLT 20, @12
	SLT 20, @12
	SLT 20, @12
	SUB 121, 0
	CMP @126, 103
	SUB @107, 106
	SUB @126, 103
	SUB @107, 106
	SUB @126, 103
	SUB @126, 103
	SUB @126, 103
	CMP #20, 0
	SLT 121, 0
	MOV -7, -20
	SUB 0, <-20
	DJN -6, @-220
	MOV -7, -20
	MOV -7, -20
	ADD 270, 60
	DJN 532, 40
	SLT 20, @12
	DJN -6, @-220
	SPL 0, #109
	SPL -10, 9
	MOV -1, <-26
	DJN -6, @-220
	SLT -702, 0
	MOV -1, <-26
	SPL 0, @-722
	CMP -207, <-120
	CMP -207, <-120
	SUB @126, 103
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-26
