Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ddaef5b467f247c5aa97512cb4a51c1d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FIFO_behav xil_defaultlib.FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'PL_LUT' does not have a parameter named D_WIDTH [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:53]
WARNING: [VRFC 10-2861] module 'PL_LUT' does not have a parameter named D_DEPTH [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:54]
ERROR: [VRFC 10-3180] cannot find port 'i_data' on this module [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:57]
ERROR: [VRFC 10-3180] cannot find port 'i_clk' on this module [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:58]
ERROR: [VRFC 10-3180] cannot find port 'i_rden' on this module [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:59]
ERROR: [VRFC 10-3180] cannot find port 'i_wren' on this module [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:60]
ERROR: [VRFC 10-3180] cannot find port 'i_rst' on this module [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:61]
ERROR: [VRFC 10-3180] cannot find port 'o_data' on this module [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:62]
ERROR: [VRFC 10-3180] cannot find port 'o_full' on this module [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:63]
ERROR: [VRFC 10-3180] cannot find port 'o_empty' on this module [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:64]
ERROR: [VRFC 10-3180] cannot find port 'o_error' on this module [C:/Users/gaptsiauri/Desktop/FIFO_MiniZed/FIFO_MiniZed/FIFO_MiniZed.srcs/sources_1/new/FIFO.v:65]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
