Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Jul  4 02:25:04 2019
| Host         : jinyeeng-Inspiron-3421 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file solution_timing_summary_routed.rpt -pb solution_timing_summary_routed.pb -rpx solution_timing_summary_routed.rpx -warn_on_violation
| Design       : solution
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 169 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 146 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.799        0.000                      0                29691        0.049        0.000                      0                29691        3.750        0.000                       0                 12454  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.799        0.000                      0                29691        0.049        0.000                      0                29691        3.750        0.000                       0                 12454  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_U/solution_count_ram_U/q0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.146ns  (logic 3.712ns (40.585%)  route 5.434ns (59.415%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.973     0.973    solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     3.427 r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[30]
                         net (fo=2, routed)           1.101     4.528    solution_CTRL_BUS_s_axi_U/int_facelets/DOADO[30]
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.652 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3/O
                         net (fo=1, routed)           0.000     4.652    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3_n_36
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]_i_1/O
                         net (fo=5, routed)           1.237     6.105    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.299     6.404 f  solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6/O
                         net (fo=5, routed)           0.748     7.152    solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6_n_36
    SLICE_X24Y45         LUT5 (Prop_lut5_I3_O)        0.124     7.276 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1/O
                         net (fo=1, routed)           0.784     8.061    solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1_n_36
    SLICE_X25Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.185 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          1.071     9.255    count_U/solution_count_ram_U/ram_reg_0_7_10_10/A0
    SLICE_X26Y46         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.246     9.501 r  count_U/solution_count_ram_U/ram_reg_0_7_10_10/SP/O
                         net (fo=1, routed)           0.493     9.995    count_U/solution_count_ram_U/q00[10]
    SLICE_X27Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.119 r  count_U/solution_count_ram_U/q0[10]_i_1__4/O
                         net (fo=1, routed)           0.000    10.119    count_U/solution_count_ram_U/p_0_in[10]
    SLICE_X27Y46         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.924    10.924    count_U/solution_count_ram_U/ap_clk
    SLICE_X27Y46         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y46         FDRE (Setup_fdre_C_D)        0.029    10.918    count_U/solution_count_ram_U/q0_reg[10]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_U/solution_count_ram_U/q0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 3.590ns (39.242%)  route 5.558ns (60.758%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.973     0.973    solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     3.427 r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[30]
                         net (fo=2, routed)           1.101     4.528    solution_CTRL_BUS_s_axi_U/int_facelets/DOADO[30]
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.652 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3/O
                         net (fo=1, routed)           0.000     4.652    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3_n_36
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]_i_1/O
                         net (fo=5, routed)           1.237     6.105    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.299     6.404 f  solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6/O
                         net (fo=5, routed)           0.748     7.152    solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6_n_36
    SLICE_X24Y45         LUT5 (Prop_lut5_I3_O)        0.124     7.276 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1/O
                         net (fo=1, routed)           0.784     8.061    solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1_n_36
    SLICE_X25Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.185 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          1.194     9.378    count_U/solution_count_ram_U/ram_reg_0_7_20_20/A0
    SLICE_X22Y43         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.502 r  count_U/solution_count_ram_U/ram_reg_0_7_20_20/SP/O
                         net (fo=1, routed)           0.495     9.997    count_U/solution_count_ram_U/q00[20]
    SLICE_X23Y43         LUT4 (Prop_lut4_I3_O)        0.124    10.121 r  count_U/solution_count_ram_U/q0[20]_i_1/O
                         net (fo=1, routed)           0.000    10.121    count_U/solution_count_ram_U/p_0_in[20]
    SLICE_X23Y43         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.924    10.924    count_U/solution_count_ram_U/ap_clk
    SLICE_X23Y43         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[20]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X23Y43         FDRE (Setup_fdre_C_D)        0.032    10.921    count_U/solution_count_ram_U/q0_reg[20]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_U/solution_count_ram_U/q0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.103ns  (logic 3.590ns (39.438%)  route 5.513ns (60.562%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.973     0.973    solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     3.427 r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[30]
                         net (fo=2, routed)           1.101     4.528    solution_CTRL_BUS_s_axi_U/int_facelets/DOADO[30]
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.652 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3/O
                         net (fo=1, routed)           0.000     4.652    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3_n_36
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]_i_1/O
                         net (fo=5, routed)           1.237     6.105    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.299     6.404 f  solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6/O
                         net (fo=5, routed)           0.748     7.152    solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6_n_36
    SLICE_X24Y45         LUT5 (Prop_lut5_I3_O)        0.124     7.276 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1/O
                         net (fo=1, routed)           0.784     8.061    solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1_n_36
    SLICE_X25Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.185 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          1.159     9.343    count_U/solution_count_ram_U/ram_reg_0_7_6_6/A0
    SLICE_X22Y44         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     9.467 r  count_U/solution_count_ram_U/ram_reg_0_7_6_6/SP/O
                         net (fo=1, routed)           0.484     9.952    count_U/solution_count_ram_U/q00[6]
    SLICE_X23Y43         LUT4 (Prop_lut4_I3_O)        0.124    10.076 r  count_U/solution_count_ram_U/q0[6]_i_1__7/O
                         net (fo=1, routed)           0.000    10.076    count_U/solution_count_ram_U/p_0_in[6]
    SLICE_X23Y43         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.924    10.924    count_U/solution_count_ram_U/ap_clk
    SLICE_X23Y43         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X23Y43         FDRE (Setup_fdre_C_D)        0.029    10.918    count_U/solution_count_ram_U/q0_reg[6]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_U/solution_count_ram_U/q0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 3.669ns (40.091%)  route 5.483ns (59.909%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.973     0.973    solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     3.427 r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[30]
                         net (fo=2, routed)           1.101     4.528    solution_CTRL_BUS_s_axi_U/int_facelets/DOADO[30]
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.652 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3/O
                         net (fo=1, routed)           0.000     4.652    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3_n_36
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]_i_1/O
                         net (fo=5, routed)           1.237     6.105    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.299     6.404 f  solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6/O
                         net (fo=5, routed)           0.748     7.152    solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6_n_36
    SLICE_X24Y45         LUT5 (Prop_lut5_I3_O)        0.124     7.276 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1/O
                         net (fo=1, routed)           0.784     8.061    solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1_n_36
    SLICE_X25Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.185 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          1.185     9.369    count_U/solution_count_ram_U/ram_reg_0_7_18_18/A0
    SLICE_X22Y45         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.203     9.572 r  count_U/solution_count_ram_U/ram_reg_0_7_18_18/SP/O
                         net (fo=1, routed)           0.428    10.001    count_U/solution_count_ram_U/q00[18]
    SLICE_X22Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.125 r  count_U/solution_count_ram_U/q0[18]_i_1/O
                         net (fo=1, routed)           0.000    10.125    count_U/solution_count_ram_U/p_0_in[18]
    SLICE_X22Y46         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.924    10.924    count_U/solution_count_ram_U/ap_clk
    SLICE_X22Y46         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.081    10.970    count_U/solution_count_ram_U/q0_reg[18]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_U/solution_count_ram_U/q0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 3.571ns (39.293%)  route 5.517ns (60.707%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.973     0.973    solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     3.427 r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[30]
                         net (fo=2, routed)           1.101     4.528    solution_CTRL_BUS_s_axi_U/int_facelets/DOADO[30]
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.652 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3/O
                         net (fo=1, routed)           0.000     4.652    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3_n_36
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]_i_1/O
                         net (fo=5, routed)           1.237     6.105    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.299     6.404 f  solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6/O
                         net (fo=5, routed)           0.748     7.152    solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6_n_36
    SLICE_X24Y45         LUT5 (Prop_lut5_I3_O)        0.124     7.276 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1/O
                         net (fo=1, routed)           0.784     8.061    solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1_n_36
    SLICE_X25Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.185 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          1.057     9.242    count_U/solution_count_ram_U/ram_reg_0_7_30_30/A0
    SLICE_X26Y43         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105     9.347 r  count_U/solution_count_ram_U/ram_reg_0_7_30_30/SP/O
                         net (fo=1, routed)           0.590     9.937    count_U/solution_count_ram_U/q00[30]
    SLICE_X28Y43         LUT4 (Prop_lut4_I3_O)        0.124    10.061 r  count_U/solution_count_ram_U/q0[30]_i_1/O
                         net (fo=1, routed)           0.000    10.061    count_U/solution_count_ram_U/p_0_in[30]
    SLICE_X28Y43         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.924    10.924    count_U/solution_count_ram_U/ap_clk
    SLICE_X28Y43         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.029    10.918    count_U/solution_count_ram_U/q0_reg[30]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_U/solution_count_ram_U/q0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 3.571ns (39.088%)  route 5.565ns (60.912%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.973     0.973    solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     3.427 r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[30]
                         net (fo=2, routed)           1.101     4.528    solution_CTRL_BUS_s_axi_U/int_facelets/DOADO[30]
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.652 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3/O
                         net (fo=1, routed)           0.000     4.652    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3_n_36
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]_i_1/O
                         net (fo=5, routed)           1.237     6.105    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.299     6.404 f  solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6/O
                         net (fo=5, routed)           0.748     7.152    solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6_n_36
    SLICE_X24Y45         LUT5 (Prop_lut5_I3_O)        0.124     7.276 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1/O
                         net (fo=1, routed)           0.784     8.061    solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1_n_36
    SLICE_X25Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.185 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          1.194     9.378    count_U/solution_count_ram_U/ram_reg_0_7_23_23/A0
    SLICE_X22Y43         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105     9.483 r  count_U/solution_count_ram_U/ram_reg_0_7_23_23/SP/O
                         net (fo=1, routed)           0.501     9.985    count_U/solution_count_ram_U/q00[23]
    SLICE_X22Y41         LUT4 (Prop_lut4_I3_O)        0.124    10.109 r  count_U/solution_count_ram_U/q0[23]_i_1/O
                         net (fo=1, routed)           0.000    10.109    count_U/solution_count_ram_U/p_0_in[23]
    SLICE_X22Y41         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.924    10.924    count_U/solution_count_ram_U/ap_clk
    SLICE_X22Y41         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X22Y41         FDRE (Setup_fdre_C_D)        0.079    10.968    count_U/solution_count_ram_U/q0_reg[23]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_U/solution_count_ram_U/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 3.732ns (41.082%)  route 5.352ns (58.918%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.973     0.973    solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     3.427 r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[30]
                         net (fo=2, routed)           1.101     4.528    solution_CTRL_BUS_s_axi_U/int_facelets/DOADO[30]
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.652 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3/O
                         net (fo=1, routed)           0.000     4.652    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3_n_36
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]_i_1/O
                         net (fo=5, routed)           1.237     6.105    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.299     6.404 f  solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6/O
                         net (fo=5, routed)           0.748     7.152    solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6_n_36
    SLICE_X24Y45         LUT5 (Prop_lut5_I3_O)        0.124     7.276 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1/O
                         net (fo=1, routed)           0.784     8.061    solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1_n_36
    SLICE_X25Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.185 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.908     9.093    count_U/solution_count_ram_U/ram_reg_0_7_4_4/A0
    SLICE_X26Y44         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.266     9.359 r  count_U/solution_count_ram_U/ram_reg_0_7_4_4/SP/O
                         net (fo=1, routed)           0.574     9.933    count_U/solution_count_ram_U/q00[4]
    SLICE_X27Y44         LUT4 (Prop_lut4_I3_O)        0.124    10.057 r  count_U/solution_count_ram_U/q0[4]_i_1__7/O
                         net (fo=1, routed)           0.000    10.057    count_U/solution_count_ram_U/p_0_in[4]
    SLICE_X27Y44         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.924    10.924    count_U/solution_count_ram_U/ap_clk
    SLICE_X27Y44         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y44         FDRE (Setup_fdre_C_D)        0.031    10.920    count_U/solution_count_ram_U/q0_reg[4]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_U/solution_count_ram_U/q0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 3.739ns (41.178%)  route 5.341ns (58.822%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.973     0.973    solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     3.427 r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[30]
                         net (fo=2, routed)           1.101     4.528    solution_CTRL_BUS_s_axi_U/int_facelets/DOADO[30]
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.652 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3/O
                         net (fo=1, routed)           0.000     4.652    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3_n_36
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]_i_1/O
                         net (fo=5, routed)           1.237     6.105    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.299     6.404 f  solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6/O
                         net (fo=5, routed)           0.748     7.152    solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6_n_36
    SLICE_X24Y45         LUT5 (Prop_lut5_I3_O)        0.124     7.276 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1/O
                         net (fo=1, routed)           0.784     8.061    solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1_n_36
    SLICE_X25Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.185 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          1.050     9.235    count_U/solution_count_ram_U/ram_reg_0_7_26_26/A0
    SLICE_X26Y45         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.273     9.508 r  count_U/solution_count_ram_U/ram_reg_0_7_26_26/SP/O
                         net (fo=1, routed)           0.422     9.930    count_U/solution_count_ram_U/q00[26]
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.124    10.054 r  count_U/solution_count_ram_U/q0[26]_i_1/O
                         net (fo=1, routed)           0.000    10.054    count_U/solution_count_ram_U/p_0_in[26]
    SLICE_X28Y45         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.924    10.924    count_U/solution_count_ram_U/ap_clk
    SLICE_X28Y45         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)        0.029    10.918    count_U/solution_count_ram_U/q0_reg[26]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_U/solution_count_ram_U/q0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 3.568ns (39.308%)  route 5.508ns (60.692%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.973     0.973    solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     3.427 r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[30]
                         net (fo=2, routed)           1.101     4.528    solution_CTRL_BUS_s_axi_U/int_facelets/DOADO[30]
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.652 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3/O
                         net (fo=1, routed)           0.000     4.652    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3_n_36
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]_i_1/O
                         net (fo=5, routed)           1.237     6.105    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.299     6.404 f  solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6/O
                         net (fo=5, routed)           0.748     7.152    solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6_n_36
    SLICE_X24Y45         LUT5 (Prop_lut5_I3_O)        0.124     7.276 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1/O
                         net (fo=1, routed)           0.784     8.061    solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1_n_36
    SLICE_X25Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.185 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          1.145     9.330    count_U/solution_count_ram_U/ram_reg_0_7_14_14/A0
    SLICE_X22Y42         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.102     9.432 r  count_U/solution_count_ram_U/ram_reg_0_7_14_14/SP/O
                         net (fo=1, routed)           0.493     9.925    count_U/solution_count_ram_U/q00[14]
    SLICE_X23Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.049 r  count_U/solution_count_ram_U/q0[14]_i_1__4/O
                         net (fo=1, routed)           0.000    10.049    count_U/solution_count_ram_U/p_0_in[14]
    SLICE_X23Y42         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.924    10.924    count_U/solution_count_ram_U/ap_clk
    SLICE_X23Y42         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)        0.029    10.918    count_U/solution_count_ram_U/q0_reg[14]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_U/solution_count_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 3.571ns (39.132%)  route 5.555ns (60.868%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.973     0.973    solution_CTRL_BUS_s_axi_U/int_facelets/ap_clk
    RAMB36_X1Y9          RAMB36E1                                     r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     3.427 r  solution_CTRL_BUS_s_axi_U/int_facelets/gen_write[1].mem_reg/DOADO[30]
                         net (fo=2, routed)           1.101     4.528    solution_CTRL_BUS_s_axi_U/int_facelets/DOADO[30]
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.652 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3/O
                         net (fo=1, routed)           0.000     4.652    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527[6]_i_3_n_36
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     4.869 r  solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]_i_1/O
                         net (fo=5, routed)           1.237     6.105    solution_CTRL_BUS_s_axi_U/int_facelets/reg_1527_reg[6]
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.299     6.404 f  solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6/O
                         net (fo=5, routed)           0.748     7.152    solution_CTRL_BUS_s_axi_U/int_facelets/q0[31]_i_6_n_36
    SLICE_X24Y45         LUT5 (Prop_lut5_I3_O)        0.124     7.276 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1/O
                         net (fo=1, routed)           0.784     8.061    solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_11__1_n_36
    SLICE_X25Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.185 r  solution_CTRL_BUS_s_axi_U/int_facelets/ram_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          1.185     9.369    count_U/solution_count_ram_U/ram_reg_0_7_1_1/A0
    SLICE_X22Y45         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105     9.474 r  count_U/solution_count_ram_U/ram_reg_0_7_1_1/SP/O
                         net (fo=1, routed)           0.500     9.975    count_U/solution_count_ram_U/q00[1]
    SLICE_X22Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.099 r  count_U/solution_count_ram_U/q0[1]_i_1__9/O
                         net (fo=1, routed)           0.000    10.099    count_U/solution_count_ram_U/p_0_in[1]
    SLICE_X22Y46         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.924    10.924    count_U/solution_count_ram_U/ap_clk
    SLICE_X22Y46         FDRE                                         r  count_U/solution_count_ram_U/q0_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.079    10.968    count_U/solution_count_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  0.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.410     0.410    solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X67Y32         FDRE                                         r  solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/Q
                         net (fo=1, routed)           0.113     0.664    solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/data_p1_reg[33][15]
    SLICE_X66Y31         SRL16E                                       r  solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.432     0.432    solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X66Y31         SRL16E                                       r  solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X66Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.410     0.410    solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X64Y32         FDRE                                         r  solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/Q
                         net (fo=1, routed)           0.118     0.669    solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/data_p1_reg[33][7]
    SLICE_X62Y31         SRL16E                                       r  solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.432     0.432    solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X62Y31         SRL16E                                       r  solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X62Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 solution_CTRL_BUS1_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solution_CTRL_BUS1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.410     0.410    solution_CTRL_BUS1_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X41Y36         FDRE                                         r  solution_CTRL_BUS1_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  solution_CTRL_BUS1_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/Q
                         net (fo=1, routed)           0.118     0.669    solution_CTRL_BUS1_m_axi_U/bus_read/fifo_rreq/data_p1_reg[33][7]
    SLICE_X36Y36         SRL16E                                       r  solution_CTRL_BUS1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.432     0.432    solution_CTRL_BUS1_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X36Y36         SRL16E                                       r  solution_CTRL_BUS1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X36Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    solution_CTRL_BUS1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/data_p1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.410     0.410    solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X64Y35         FDRE                                         r  solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/data_p1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  solution_CTRL_BUS3_m_axi_U/bus_read/rs_rreq/data_p1_reg[23]/Q
                         net (fo=1, routed)           0.119     0.670    solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/data_p1_reg[33][23]
    SLICE_X62Y34         SRL16E                                       r  solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.432     0.432    solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X62Y34         SRL16E                                       r  solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X62Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    solution_CTRL_BUS3_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_i_10_reg_3041_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_blockP1_fu_1276/P2Buffer_V_i_10_fifo_U/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.826%)  route 0.116ns (45.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.410     0.410    grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_clk
    SLICE_X91Y82         FDRE                                         r  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_i_10_reg_3041_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_i_10_reg_3041_reg[1]/Q
                         net (fo=2, routed)           0.116     0.667    grp_blockP1_fu_1276/P2Buffer_V_i_10_fifo_U/Q[1]
    RAMB18_X4Y33         RAMB18E1                                     r  grp_blockP1_fu_1276/P2Buffer_V_i_10_fifo_U/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.432     0.432    grp_blockP1_fu_1276/P2Buffer_V_i_10_fifo_U/ap_clk
    RAMB18_X4Y33         RAMB18E1                                     r  grp_blockP1_fu_1276/P2Buffer_V_i_10_fifo_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X4Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     0.587    grp_blockP1_fu_1276/P2Buffer_V_i_10_fifo_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_i_16_reg_3071_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.410     0.410    grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_clk
    SLICE_X91Y86         FDRE                                         r  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_i_16_reg_3071_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y86         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_i_16_reg_3071_reg[1]/Q
                         net (fo=2, routed)           0.118     0.669    grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/Q[1]
    RAMB18_X4Y34         RAMB18E1                                     r  grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.432     0.432    grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/ap_clk
    RAMB18_X4Y34         RAMB18E1                                     r  grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X4Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     0.587    grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_i_16_reg_3071_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.410     0.410    grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_clk
    SLICE_X91Y86         FDRE                                         r  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_i_16_reg_3071_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y86         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_i_16_reg_3071_reg[2]/Q
                         net (fo=2, routed)           0.118     0.669    grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/Q[2]
    RAMB18_X4Y34         RAMB18E1                                     r  grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.432     0.432    grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/ap_clk
    RAMB18_X4Y34         RAMB18E1                                     r  grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X4Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.587    grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_i_16_reg_3071_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.410     0.410    grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_clk
    SLICE_X91Y86         FDRE                                         r  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_i_16_reg_3071_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y86         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_i_16_reg_3071_reg[3]/Q
                         net (fo=2, routed)           0.118     0.669    grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/Q[3]
    RAMB18_X4Y34         RAMB18E1                                     r  grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.432     0.432    grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/ap_clk
    RAMB18_X4Y34         RAMB18E1                                     r  grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X4Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     0.587    grp_blockP1_fu_1276/P2Buffer_V_i_16_fifo_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_i_28_reg_3131_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_blockP1_fu_1276/P2Buffer_V_i_28_fifo_U/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.151%)  route 0.119ns (45.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.410     0.410    grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/ap_clk
    SLICE_X55Y99         FDRE                                         r  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_i_28_reg_3131_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_i_28_reg_3131_reg[2]/Q
                         net (fo=2, routed)           0.119     0.671    grp_blockP1_fu_1276/P2Buffer_V_i_28_fifo_U/Q[2]
    RAMB18_X3Y40         RAMB18E1                                     r  grp_blockP1_fu_1276/P2Buffer_V_i_28_fifo_U/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.432     0.432    grp_blockP1_fu_1276/P2Buffer_V_i_28_fifo_U/ap_clk
    RAMB18_X3Y40         RAMB18E1                                     r  grp_blockP1_fu_1276/P2Buffer_V_i_28_fifo_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X3Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.587    grp_blockP1_fu_1276/P2Buffer_V_i_28_fifo_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/Slice_URtoDF_Parity_12_reg_2758_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/a_1_reg_2768_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.410     0.410    grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_clk
    SLICE_X97Y51         FDRE                                         r  grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/Slice_URtoDF_Parity_12_reg_2758_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/Slice_URtoDF_Parity_12_reg_2758_reg[4]/Q
                         net (fo=1, routed)           0.054     0.605    grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/Slice_URtoDF_Parity_12_reg_2758[4]
    SLICE_X96Y51         LUT6 (Prop_lut6_I1_O)        0.045     0.650 r  grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/a_1_reg_2768[0]_i_1/O
                         net (fo=1, routed)           0.000     0.650    grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/a_1_fu_1801_p3[0]
    SLICE_X96Y51         FDRE                                         r  grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/a_1_reg_2768_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12458, unset)        0.432     0.432    grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/ap_clk
    SLICE_X96Y51         FDRE                                         r  grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/a_1_reg_2768_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X96Y51         FDRE (Hold_fdre_C_D)         0.121     0.553    grp_blockP1_fu_1276/grp_blockP2_fu_1316/grp_phase2_fu_967/grp_P2_fu_1689/a_1_reg_2768_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y14   grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_149_reg_2966_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y15   grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/tmp_152_reg_2971_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y15   grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/FRtoBR_Move2_addr_reg_2618_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y28   grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/s_fu_470_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y40   grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/s_fu_370_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y22   grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/s_fu_486_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y34   grp_get_coordcube_fu_1441/grp_getFRtoBR_fu_189/s_reg_1169_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y42   grp_get_coordcube_fu_1441/grp_getURFtoDLF_fu_207/s_reg_572_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y30   grp_get_coordcube_fu_1441/grp_getURtoUL_fu_201/s_reg_793_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y24   grp_get_coordcube_fu_1441/grp_getUBtoDF_fu_195/s_reg_819_reg__0/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y32  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y31  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y32  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y31  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y32  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y31  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y32  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y31  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y33  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y33  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y32  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y32  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y31  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y31  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y32  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y32  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y31  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y31  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y32  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y32  grp_blockP1_fu_1276/grp_parallel_v2_fu_1456/twistMove3_U/parallel_v2_twistmb6_ram_U/ram_reg_0_15_0_0__11/SP/CLK



