// Seed: 923242850
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  inout id_5;
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  always @(1 or id_2) begin
    id_6(1, 1);
    if (id_5) begin
      id_5 <= 1;
    end
  end
endmodule
