\section{Glossary}

\begin{tabular}{l l}
SIMT & Single Instruction Multiple Threads \\
RDMA & Remote Direct Memory Acess \\
ECC & Error Correcting Code \\
NVHS & NVIDIA's High-Speed Signaling interconnect \\
Flit & Flow control digit \\
ISA & Instruction Set Architecture \\
\end{tabular}

% \textbf{Streaming Multiprocessor} Streaming Multiprocessor \\
% \textbf{TMU} Texture Mapping Unit \\
% \textbf{ROPs} Raster Operations Pipelines (render output unit) \\
% \textbf{Load/Store Units} Load/store Units \\
% \textbf{SFU} Special Function Units \\
% \textbf{Graphics Processing Cluster} Graphics Processing Cluster \\
% \textbf{Texture Processing Cluster} Texture Processing Cluster \\
% \textbf{Cyclic Redundancy Check} Cyclic Redundancy Check \\
% \textbf{Unified Virtual Addressing} Unified Virtual Addressing \\
% \textbf{}  \\
