Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Tue Nov  2 13:35:04 2021
| Host         : DESKTOP-R7BDQNG running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/yuv_filter_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[24]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 2.169ns (39.929%)  route 3.263ns (60.071%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/ap_clk
    SLICE_X21Y40         FDRE                                         r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/Q
                         net (fo=6, routed)           1.036     2.465    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/Q[4]
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.589 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/sub_ln59_1_fu_411_p2_carry__1_i_6/O
                         net (fo=3, routed)           0.709     3.298    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11_n_9
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.124     3.422 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.422    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.823 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.823    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.980 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__2/CO[1]
                         net (fo=3, routed)           0.642     4.621    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/CO[0]
    SLICE_X20Y43         LUT2 (Prop_lut2_I0_O)        0.329     4.950 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/grp_fu_567_p2_carry__2_i_2/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8_n_15
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.528 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__2/O[2]
                         net (fo=33, routed)          0.877     6.405    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/C[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[24])
                                                     -1.878     9.011    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 2.169ns (39.936%)  route 3.262ns (60.064%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/ap_clk
    SLICE_X21Y40         FDRE                                         r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/Q
                         net (fo=6, routed)           1.036     2.465    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/Q[4]
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.589 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/sub_ln59_1_fu_411_p2_carry__1_i_6/O
                         net (fo=3, routed)           0.709     3.298    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11_n_9
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.124     3.422 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.422    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.823 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.823    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.980 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__2/CO[1]
                         net (fo=3, routed)           0.642     4.621    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/CO[0]
    SLICE_X20Y43         LUT2 (Prop_lut2_I0_O)        0.329     4.950 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/grp_fu_567_p2_carry__2_i_2/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8_n_15
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.528 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__2/O[2]
                         net (fo=33, routed)          0.876     6.404    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/C[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -1.878     9.011    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 2.169ns (40.296%)  route 3.214ns (59.704%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/ap_clk
    SLICE_X21Y40         FDRE                                         r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/Q
                         net (fo=6, routed)           1.036     2.465    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/Q[4]
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.589 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/sub_ln59_1_fu_411_p2_carry__1_i_6/O
                         net (fo=3, routed)           0.709     3.298    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11_n_9
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.124     3.422 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.422    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.823 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.823    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.980 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__2/CO[1]
                         net (fo=3, routed)           0.642     4.621    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/CO[0]
    SLICE_X20Y43         LUT2 (Prop_lut2_I0_O)        0.329     4.950 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/grp_fu_567_p2_carry__2_i_2/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8_n_15
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.528 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__2/O[2]
                         net (fo=33, routed)          0.827     6.356    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/C[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.878     9.011    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.169ns (40.303%)  route 3.213ns (59.697%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/ap_clk
    SLICE_X21Y40         FDRE                                         r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/Q
                         net (fo=6, routed)           1.036     2.465    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/Q[4]
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.589 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/sub_ln59_1_fu_411_p2_carry__1_i_6/O
                         net (fo=3, routed)           0.709     3.298    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11_n_9
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.124     3.422 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.422    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.823 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.823    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.980 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__2/CO[1]
                         net (fo=3, routed)           0.642     4.621    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/CO[0]
    SLICE_X20Y43         LUT2 (Prop_lut2_I0_O)        0.329     4.950 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/grp_fu_567_p2_carry__2_i_2/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8_n_15
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.528 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__2/O[2]
                         net (fo=33, routed)          0.826     6.355    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/C[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.878     9.011    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 2.169ns (40.551%)  route 3.180ns (59.449%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/ap_clk
    SLICE_X21Y40         FDRE                                         r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/Q
                         net (fo=6, routed)           1.036     2.465    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/Q[4]
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.589 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/sub_ln59_1_fu_411_p2_carry__1_i_6/O
                         net (fo=3, routed)           0.709     3.298    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11_n_9
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.124     3.422 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.422    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.823 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.823    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.980 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__2/CO[1]
                         net (fo=3, routed)           0.642     4.621    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/CO[0]
    SLICE_X20Y43         LUT2 (Prop_lut2_I0_O)        0.329     4.950 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/grp_fu_567_p2_carry__2_i_2/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8_n_15
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.528 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__2/O[2]
                         net (fo=33, routed)          0.793     6.322    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/C[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[17])
                                                     -1.878     9.011    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mul_8s_9s_17_1_1_U65/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mac_muladd_8s_8s_17s_17_4_1_U67/yuv_filter_mac_muladd_8s_8s_17s_17_4_1_DSP48_7_U/p_reg_reg/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 4.009ns (72.746%)  route 1.502ns (27.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mul_8s_9s_17_1_1_U65/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mul_8s_9s_17_1_1_U65/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     4.982 r  bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mul_8s_9s_17_1_1_U65/dout/P[16]
                         net (fo=32, routed)          1.502     6.484    bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mac_muladd_8s_8s_17s_17_4_1_U67/yuv_filter_mac_muladd_8s_8s_17s_17_4_1_DSP48_7_U/p_reg_reg_3[16]
    DSP48_X2Y20          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mac_muladd_8s_8s_17s_17_4_1_U67/yuv_filter_mac_muladd_8s_8s_17s_17_4_1_DSP48_7_U/p_reg_reg/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mac_muladd_8s_8s_17s_17_4_1_U67/yuv_filter_mac_muladd_8s_8s_17s_17_4_1_DSP48_7_U/ap_clk
    DSP48_X2Y20          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mac_muladd_8s_8s_17s_17_4_1_U67/yuv_filter_mac_muladd_8s_8s_17s_17_4_1_DSP48_7_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mac_muladd_8s_8s_17s_17_4_1_U67/yuv_filter_mac_muladd_8s_8s_17s_17_4_1_DSP48_7_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mul_8s_9s_17_1_1_U65/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mac_muladd_8s_8s_17s_17_4_1_U67/yuv_filter_mac_muladd_8s_8s_17s_17_4_1_DSP48_7_U/p_reg_reg/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 4.009ns (72.746%)  route 1.502ns (27.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mul_8s_9s_17_1_1_U65/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mul_8s_9s_17_1_1_U65/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     4.982 r  bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mul_8s_9s_17_1_1_U65/dout/P[16]
                         net (fo=32, routed)          1.502     6.484    bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mac_muladd_8s_8s_17s_17_4_1_U67/yuv_filter_mac_muladd_8s_8s_17s_17_4_1_DSP48_7_U/p_reg_reg_3[16]
    DSP48_X2Y20          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mac_muladd_8s_8s_17s_17_4_1_U67/yuv_filter_mac_muladd_8s_8s_17s_17_4_1_DSP48_7_U/p_reg_reg/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mac_muladd_8s_8s_17s_17_4_1_U67/yuv_filter_mac_muladd_8s_8s_17s_17_4_1_DSP48_7_U/ap_clk
    DSP48_X2Y20          DSP48E1                                      r  bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mac_muladd_8s_8s_17s_17_4_1_U67/yuv_filter_mac_muladd_8s_8s_17s_17_4_1_DSP48_7_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/mac_muladd_8s_8s_17s_17_4_1_U67/yuv_filter_mac_muladd_8s_8s_17s_17_4_1_DSP48_7_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 2.169ns (41.285%)  route 3.085ns (58.715%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/ap_clk
    SLICE_X21Y40         FDRE                                         r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/Q
                         net (fo=6, routed)           1.036     2.465    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/Q[4]
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.589 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/sub_ln59_1_fu_411_p2_carry__1_i_6/O
                         net (fo=3, routed)           0.709     3.298    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11_n_9
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.124     3.422 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.422    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.823 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.823    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.980 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__2/CO[1]
                         net (fo=3, routed)           0.642     4.621    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/CO[0]
    SLICE_X20Y43         LUT2 (Prop_lut2_I0_O)        0.329     4.950 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/grp_fu_567_p2_carry__2_i_2/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8_n_15
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.528 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__2/O[2]
                         net (fo=33, routed)          0.698     6.227    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/C[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -1.878     9.011    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                  2.784    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 2.169ns (41.285%)  route 3.085ns (58.715%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/ap_clk
    SLICE_X21Y40         FDRE                                         r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/Q
                         net (fo=6, routed)           1.036     2.465    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/Q[4]
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.589 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/sub_ln59_1_fu_411_p2_carry__1_i_6/O
                         net (fo=3, routed)           0.709     3.298    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11_n_9
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.124     3.422 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.422    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.823 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.823    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.980 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__2/CO[1]
                         net (fo=3, routed)           0.642     4.621    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/CO[0]
    SLICE_X20Y43         LUT2 (Prop_lut2_I0_O)        0.329     4.950 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/grp_fu_567_p2_carry__2_i_2/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8_n_15
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.528 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__2/O[2]
                         net (fo=33, routed)          0.698     6.227    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/C[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -1.878     9.011    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                  2.784    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 2.169ns (41.285%)  route 3.085ns (58.715%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/ap_clk
    SLICE_X21Y40         FDRE                                         r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/Q
                         net (fo=6, routed)           1.036     2.465    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/Q[4]
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.589 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/sub_ln59_1_fu_411_p2_carry__1_i_6/O
                         net (fo=3, routed)           0.709     3.298    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11_n_9
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.124     3.422 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.422    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.823 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.823    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.980 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__2/CO[1]
                         net (fo=3, routed)           0.642     4.621    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/CO[0]
    SLICE_X20Y43         LUT2 (Prop_lut2_I0_O)        0.329     4.950 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/grp_fu_567_p2_carry__2_i_2/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8_n_15
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.528 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__2/O[2]
                         net (fo=33, routed)          0.698     6.227    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/C[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -1.878     9.011    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                  2.784    




