

================================================================
== Vitis HLS Report for 'dot_prod_2b'
================================================================
* Date:           Fri Oct 18 22:40:54 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        dot_prod_2b
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1518251|  1518251|  6.073 ms|  6.073 ms|  1518252|  1518252|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+---------+---------+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+---------+---------+---------+
        |grp_dataflow_parent_loop_proc_fu_156  |dataflow_parent_loop_proc  |  1518163|  1518163|  6.073 ms|  6.073 ms|  1518163|  1518163|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_2  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       79|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        2|     3|     1606|     1958|    0|
|Memory               |        0|     -|       32|       33|    0|
|Multiplexer          |        -|     -|        -|      461|    -|
|Register             |        -|     -|      314|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     3|     1952|     2531|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |               Instance               |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                       |control_s_axi              |        0|   0|  291|  490|    0|
    |grp_dataflow_parent_loop_proc_fu_156  |dataflow_parent_loop_proc  |        0|   3|  803|  888|    0|
    |gmem_m_axi_U                          |gmem_m_axi                 |        2|   0|  512|  580|    0|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                                 |                           |        2|   3| 1606| 1958|    0|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |temp_buffer_U  |temp_buffer_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                           |        0|  32|  33|    0|    16|   32|     1|          512|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_191_p2                                     |         +|   0|  0|  12|           5|           1|
    |vout_buffer_1_fu_207_p2                                |         +|   0|  0|  39|          32|          32|
    |ap_ext_blocking_cur_n                                  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                                      |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                                      |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n                                      |       and|   0|  0|   2|           1|           2|
    |icmp_ln58_fu_185_p2                                    |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1                                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_156_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_156_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                                |       xor|   0|  0|   2|           2|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0|  79|          52|          51|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  338|         74|    1|         74|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   14|          3|    1|          3|
    |gmem_ARVALID             |    9|          2|    1|          2|
    |gmem_RREADY              |    9|          2|    1|          2|
    |gmem_blk_n_AW            |    9|          2|    1|          2|
    |gmem_blk_n_B             |    9|          2|    1|          2|
    |gmem_blk_n_W             |    9|          2|    1|          2|
    |j_fu_102                 |    9|          2|    5|         10|
    |temp_buffer_address0     |   14|          3|    4|         12|
    |temp_buffer_ce0          |   14|          3|    1|          3|
    |temp_buffer_we0          |    9|          2|    1|          2|
    |vout_buffer_fu_98        |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  461|        101|   51|        180|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |  73|   0|   73|          0|
    |ap_done_reg                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                    |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                      |   1|   0|    1|          0|
    |ap_int_blocking_n_reg                                      |   1|   0|    1|          0|
    |ap_rst_n_inv                                               |   1|   0|    1|          0|
    |ap_rst_reg_1                                               |   1|   0|    1|          0|
    |ap_rst_reg_2                                               |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                                      |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_156_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_156_ap_ready  |   1|   0|    1|          0|
    |grp_dataflow_parent_loop_proc_fu_156_ap_start_reg          |   1|   0|    1|          0|
    |j_fu_102                                                   |   5|   0|    5|          0|
    |results_read_reg_252                                       |  64|   0|   64|          0|
    |vec_a_read_reg_262                                         |  64|   0|   64|          0|
    |vec_b_read_reg_257                                         |  64|   0|   64|          0|
    |vout_buffer_fu_98                                          |  32|   0|   32|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 314|   0|  314|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|   dot_prod_2b|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|   dot_prod_2b|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|   dot_prod_2b|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|   dot_prod_2b|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|   dot_prod_2b|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|   dot_prod_2b|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|   dot_prod_2b|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|   dot_prod_2b|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|   dot_prod_2b|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|   dot_prod_2b|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|   dot_prod_2b|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|   dot_prod_2b|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

