//
// File created by:  xrun
// Do not modify this file
//
/tools/Xilinx/Vivado/2020.2/data/verilog/src/glbl.v
/home/jhpark/projects/iitp_hbm/2nd_year/softmc_ml605/unit_test/ddr4_mig_example/example_top.sv
/home/jhpark/projects/iitp_hbm/2nd_year/softmc_ml605/unit_test/ddr4_mig_example/example_tb_phy.sv
/home/jhpark/projects/iitp_hbm/2nd_year/softmc_ml605/unit_test/ddr4_mig_example/ddrx_cal_mc_odt.sv
