
*** Running vivado
    with args -log Echo_Server_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Echo_Server_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Echo_Server_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/AudioFilterBlock_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benjamin/Repositories/PynqNet/Hardware/ip_repo/HLS_Repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benjamin/Repositories/PynqNet/Hardware/IpRepository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top Echo_Server_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_FIR16BitA_0_0/Echo_Server_FIR16BitA_0_0.dcp' for cell 'Echo_Server_i/FIR16BitA_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_ManInput_0_0/Echo_Server_ManInput_0_0.dcp' for cell 'Echo_Server_i/ManInput_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_SixDigitHexDisplay_0_0/Echo_Server_SixDigitHexDisplay_0_0.dcp' for cell 'Echo_Server_i/SixDigitHexDisplay_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_axi_gpio_1_0/Echo_Server_axi_gpio_1_0.dcp' for cell 'Echo_Server_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_processing_system7_0_0/Echo_Server_processing_system7_0_0.dcp' for cell 'Echo_Server_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_rst_ps7_0_100M_0/Echo_Server_rst_ps7_0_100M_0.dcp' for cell 'Echo_Server_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_xbar_0/Echo_Server_xbar_0.dcp' for cell 'Echo_Server_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_auto_pc_0/Echo_Server_auto_pc_0.dcp' for cell 'Echo_Server_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 715 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_processing_system7_0_0/Echo_Server_processing_system7_0_0.xdc] for cell 'Echo_Server_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_processing_system7_0_0/Echo_Server_processing_system7_0_0.xdc] for cell 'Echo_Server_i/processing_system7_0/inst'
Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_rst_ps7_0_100M_0/Echo_Server_rst_ps7_0_100M_0_board.xdc] for cell 'Echo_Server_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_rst_ps7_0_100M_0/Echo_Server_rst_ps7_0_100M_0_board.xdc] for cell 'Echo_Server_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_rst_ps7_0_100M_0/Echo_Server_rst_ps7_0_100M_0.xdc] for cell 'Echo_Server_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_rst_ps7_0_100M_0/Echo_Server_rst_ps7_0_100M_0.xdc] for cell 'Echo_Server_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_axi_gpio_1_0/Echo_Server_axi_gpio_1_0_board.xdc] for cell 'Echo_Server_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_axi_gpio_1_0/Echo_Server_axi_gpio_1_0_board.xdc] for cell 'Echo_Server_i/axi_gpio_1/U0'
Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_axi_gpio_1_0/Echo_Server_axi_gpio_1_0.xdc] for cell 'Echo_Server_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/sources_1/bd/Echo_Server/ip/Echo_Server_axi_gpio_1_0/Echo_Server_axi_gpio_1_0.xdc] for cell 'Echo_Server_i/axi_gpio_1/U0'
Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/constrs_1/imports/Downloads/Pynq_constraint_file.xdc]
Finished Parsing XDC File [/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.srcs/constrs_1/imports/Downloads/Pynq_constraint_file.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1937.676 ; gain = 0.000 ; free physical = 568 ; free virtual = 4483
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1937.676 ; gain = 535.906 ; free physical = 568 ; free virtual = 4483
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1937.676 ; gain = 0.000 ; free physical = 558 ; free virtual = 4473

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1eaf72542

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2306.156 ; gain = 368.480 ; free physical = 152 ; free virtual = 4082

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2b332c275

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2423.094 ; gain = 0.000 ; free physical = 188 ; free virtual = 3911
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 55 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 27a3fc71c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2423.094 ; gain = 0.000 ; free physical = 187 ; free virtual = 3911
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 77 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20e104ba0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2423.094 ; gain = 0.000 ; free physical = 183 ; free virtual = 3926
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 188 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20e104ba0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2423.094 ; gain = 0.000 ; free physical = 183 ; free virtual = 3927
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 20e104ba0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2423.094 ; gain = 0.000 ; free physical = 183 ; free virtual = 3927
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20e104ba0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2423.094 ; gain = 0.000 ; free physical = 183 ; free virtual = 3926
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              55  |                                              2  |
|  Constant propagation         |              22  |              77  |                                              0  |
|  Sweep                        |               0  |             188  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2423.094 ; gain = 0.000 ; free physical = 178 ; free virtual = 3922
Ending Logic Optimization Task | Checksum: 184c823f4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2423.094 ; gain = 0.000 ; free physical = 159 ; free virtual = 3903

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.019 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 184c823f4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2627.711 ; gain = 0.000 ; free physical = 216 ; free virtual = 3861
Ending Power Optimization Task | Checksum: 184c823f4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2627.711 ; gain = 204.617 ; free physical = 228 ; free virtual = 3873

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 184c823f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.711 ; gain = 0.000 ; free physical = 228 ; free virtual = 3873

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.711 ; gain = 0.000 ; free physical = 228 ; free virtual = 3873
Ending Netlist Obfuscation Task | Checksum: 184c823f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.711 ; gain = 0.000 ; free physical = 228 ; free virtual = 3873
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2627.711 ; gain = 690.035 ; free physical = 228 ; free virtual = 3873
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2627.711 ; gain = 0.000 ; free physical = 228 ; free virtual = 3873
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2627.711 ; gain = 0.000 ; free physical = 220 ; free virtual = 3867
INFO: [Common 17-1381] The checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.runs/impl_1/Echo_Server_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Echo_Server_wrapper_drc_opted.rpt -pb Echo_Server_wrapper_drc_opted.pb -rpx Echo_Server_wrapper_drc_opted.rpx
Command: report_drc -file Echo_Server_wrapper_drc_opted.rpt -pb Echo_Server_wrapper_drc_opted.pb -rpx Echo_Server_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.runs/impl_1/Echo_Server_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 240 ; free virtual = 3890
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16d0b198a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 240 ; free virtual = 3890
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 240 ; free virtual = 3890

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b38790ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 222 ; free virtual = 3876

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2390c1705

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 200 ; free virtual = 3857

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2390c1705

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 200 ; free virtual = 3857
Phase 1 Placer Initialization | Checksum: 2390c1705

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 200 ; free virtual = 3857

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 214c0df0f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 186 ; free virtual = 3844

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 167 ; free virtual = 3827

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1efe628f4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 166 ; free virtual = 3826
Phase 2.2 Global Placement Core | Checksum: 13cab2079

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 162 ; free virtual = 3822
Phase 2 Global Placement | Checksum: 13cab2079

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 167 ; free virtual = 3828

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d952f1d3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:14 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 165 ; free virtual = 3826

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22ef4f1d4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 159 ; free virtual = 3820

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e1c075fb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 159 ; free virtual = 3820

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fba5df7e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 159 ; free virtual = 3820

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19dec58f8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 150 ; free virtual = 3812

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fbbe8842

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 152 ; free virtual = 3814

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1619bf1bf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 152 ; free virtual = 3814
Phase 3 Detail Placement | Checksum: 1619bf1bf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 152 ; free virtual = 3814

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1802fccac

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1802fccac

Time (s): cpu = 00:01:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 154 ; free virtual = 3816
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.515. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 8c306503

Time (s): cpu = 00:01:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 152 ; free virtual = 3814
Phase 4.1 Post Commit Optimization | Checksum: 8c306503

Time (s): cpu = 00:01:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 152 ; free virtual = 3814

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8c306503

Time (s): cpu = 00:01:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 152 ; free virtual = 3814

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 8c306503

Time (s): cpu = 00:01:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 153 ; free virtual = 3815

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 153 ; free virtual = 3815
Phase 4.4 Final Placement Cleanup | Checksum: 10132531b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 153 ; free virtual = 3815
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10132531b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 153 ; free virtual = 3815
Ending Placer Task | Checksum: c06b4c32

Time (s): cpu = 00:01:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 153 ; free virtual = 3815
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:25 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 175 ; free virtual = 3837
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 175 ; free virtual = 3837
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 142 ; free virtual = 3824
INFO: [Common 17-1381] The checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.runs/impl_1/Echo_Server_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Echo_Server_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 160 ; free virtual = 3828
INFO: [runtcl-4] Executing : report_utilization -file Echo_Server_wrapper_utilization_placed.rpt -pb Echo_Server_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Echo_Server_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 167 ; free virtual = 3834
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e0e7efd ConstDB: 0 ShapeSum: b25ccd35 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 152954d1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 141 ; free virtual = 3709
Post Restoration Checksum: NetGraph: d6757ca2 NumContArr: 7c1fd078 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 152954d1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 123 ; free virtual = 3692

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 152954d1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 156 ; free virtual = 3638

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 152954d1a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.750 ; gain = 0.000 ; free physical = 154 ; free virtual = 3652
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13a8b9223

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2712.891 ; gain = 5.141 ; free physical = 159 ; free virtual = 3649
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.679  | TNS=0.000  | WHS=-0.199 | THS=-32.074|

Phase 2 Router Initialization | Checksum: 117789650

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2712.891 ; gain = 5.141 ; free physical = 143 ; free virtual = 3633

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000931966 %
  Global Horizontal Routing Utilization  = 0.00126775 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14250
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14249
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 211ad8097

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 2712.891 ; gain = 5.141 ; free physical = 126 ; free virtual = 3637

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5241
 Number of Nodes with overlaps = 1645
 Number of Nodes with overlaps = 679
 Number of Nodes with overlaps = 372
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.391  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13dec8f05

Time (s): cpu = 00:02:32 ; elapsed = 00:01:07 . Memory (MB): peak = 2721.891 ; gain = 14.141 ; free physical = 262 ; free virtual = 3162

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.342  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16b53aff2

Time (s): cpu = 00:02:53 ; elapsed = 00:01:23 . Memory (MB): peak = 2721.891 ; gain = 14.141 ; free physical = 393 ; free virtual = 3252
Phase 4 Rip-up And Reroute | Checksum: 16b53aff2

Time (s): cpu = 00:02:53 ; elapsed = 00:01:23 . Memory (MB): peak = 2721.891 ; gain = 14.141 ; free physical = 393 ; free virtual = 3252

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16b53aff2

Time (s): cpu = 00:02:53 ; elapsed = 00:01:23 . Memory (MB): peak = 2721.891 ; gain = 14.141 ; free physical = 392 ; free virtual = 3251

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16b53aff2

Time (s): cpu = 00:02:54 ; elapsed = 00:01:23 . Memory (MB): peak = 2721.891 ; gain = 14.141 ; free physical = 393 ; free virtual = 3252
Phase 5 Delay and Skew Optimization | Checksum: 16b53aff2

Time (s): cpu = 00:02:54 ; elapsed = 00:01:23 . Memory (MB): peak = 2721.891 ; gain = 14.141 ; free physical = 393 ; free virtual = 3252

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16828a081

Time (s): cpu = 00:02:55 ; elapsed = 00:01:23 . Memory (MB): peak = 2721.891 ; gain = 14.141 ; free physical = 393 ; free virtual = 3252
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.457  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 173dc4314

Time (s): cpu = 00:02:55 ; elapsed = 00:01:23 . Memory (MB): peak = 2721.891 ; gain = 14.141 ; free physical = 392 ; free virtual = 3251
Phase 6 Post Hold Fix | Checksum: 173dc4314

Time (s): cpu = 00:02:55 ; elapsed = 00:01:23 . Memory (MB): peak = 2721.891 ; gain = 14.141 ; free physical = 392 ; free virtual = 3251

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.24076 %
  Global Horizontal Routing Utilization  = 6.09812 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 206d185df

Time (s): cpu = 00:02:55 ; elapsed = 00:01:23 . Memory (MB): peak = 2721.891 ; gain = 14.141 ; free physical = 392 ; free virtual = 3251

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 206d185df

Time (s): cpu = 00:02:55 ; elapsed = 00:01:24 . Memory (MB): peak = 2721.891 ; gain = 14.141 ; free physical = 391 ; free virtual = 3251

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18d9e2e48

Time (s): cpu = 00:02:56 ; elapsed = 00:01:25 . Memory (MB): peak = 2721.891 ; gain = 14.141 ; free physical = 403 ; free virtual = 3262

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.457  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18d9e2e48

Time (s): cpu = 00:02:56 ; elapsed = 00:01:25 . Memory (MB): peak = 2721.891 ; gain = 14.141 ; free physical = 406 ; free virtual = 3265
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:56 ; elapsed = 00:01:25 . Memory (MB): peak = 2721.891 ; gain = 14.141 ; free physical = 446 ; free virtual = 3305

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:00 ; elapsed = 00:01:26 . Memory (MB): peak = 2721.891 ; gain = 14.141 ; free physical = 446 ; free virtual = 3305
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.891 ; gain = 0.000 ; free physical = 446 ; free virtual = 3305
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2721.891 ; gain = 0.000 ; free physical = 408 ; free virtual = 3292
INFO: [Common 17-1381] The checkpoint '/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.runs/impl_1/Echo_Server_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Echo_Server_wrapper_drc_routed.rpt -pb Echo_Server_wrapper_drc_routed.pb -rpx Echo_Server_wrapper_drc_routed.rpx
Command: report_drc -file Echo_Server_wrapper_drc_routed.rpt -pb Echo_Server_wrapper_drc_routed.pb -rpx Echo_Server_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.runs/impl_1/Echo_Server_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Echo_Server_wrapper_methodology_drc_routed.rpt -pb Echo_Server_wrapper_methodology_drc_routed.pb -rpx Echo_Server_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Echo_Server_wrapper_methodology_drc_routed.rpt -pb Echo_Server_wrapper_methodology_drc_routed.pb -rpx Echo_Server_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.runs/impl_1/Echo_Server_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Echo_Server_wrapper_power_routed.rpt -pb Echo_Server_wrapper_power_summary_routed.pb -rpx Echo_Server_wrapper_power_routed.rpx
Command: report_power -file Echo_Server_wrapper_power_routed.rpt -pb Echo_Server_wrapper_power_summary_routed.pb -rpx Echo_Server_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.309 ; gain = 0.000 ; free physical = 350 ; free virtual = 3234
INFO: [runtcl-4] Executing : report_route_status -file Echo_Server_wrapper_route_status.rpt -pb Echo_Server_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Echo_Server_wrapper_timing_summary_routed.rpt -pb Echo_Server_wrapper_timing_summary_routed.pb -rpx Echo_Server_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Echo_Server_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Echo_Server_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Echo_Server_wrapper_bus_skew_routed.rpt -pb Echo_Server_wrapper_bus_skew_routed.pb -rpx Echo_Server_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Echo_Server_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Echo_Server_i/FIR16BitA_0/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/FIR16BitA_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Echo_Server_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
CRITICAL WARNING: [Common 17-570] Unable to write the webtalk settings file.  Please check that the appropriate environment variable (APPDATA or HOME) is properly set.
CRITICAL WARNING: [Common 17-570] Unable to write the webtalk settings file.  Please check that the appropriate environment variable (APPDATA or HOME) is properly set.
INFO: [Common 17-186] '/home/benjamin/Repositories/PynqNet/Hardware/Pynq_Echo_Server/Pynq_Echo_Server.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jul  1 17:08:40 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3115.992 ; gain = 233.684 ; free physical = 492 ; free virtual = 3184
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 17:08:40 2020...
