
DiscoveryI2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e90  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  08007f50  08007f50  00017f50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008368  08008368  00018368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800836c  0800836c  0001836c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000288  20000000  08008370  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000034c  20000288  080085f8  00020288  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200005d4  080085f8  000205d4  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020288  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001fbb8  00000000  00000000  000202b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003cf1  00000000  00000000  0003fe68  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000bf31  00000000  00000000  00043b59  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000d98  00000000  00000000  0004fa90  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001288  00000000  00000000  00050828  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008a13  00000000  00000000  00051ab0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004e7b  00000000  00000000  0005a4c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005f33e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003514  00000000  00000000  0005f3bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000288 	.word	0x20000288
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007f38 	.word	0x08007f38

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000028c 	.word	0x2000028c
 8000104:	08007f38 	.word	0x08007f38

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_sqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5609      	ldrsb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	1c10      	adds	r0, r2, #0
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	1c19      	adds	r1, r3, #0
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fcfb 	bl	8001e38 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fc55 	bl	8001cfc <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fced 	bl	8001e38 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fce3 	bl	8001e38 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fc75 	bl	8001d70 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fc6b 	bl	8001d70 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_fadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	46c6      	mov	lr, r8
 80004ac:	024e      	lsls	r6, r1, #9
 80004ae:	0247      	lsls	r7, r0, #9
 80004b0:	0a76      	lsrs	r6, r6, #9
 80004b2:	0a7b      	lsrs	r3, r7, #9
 80004b4:	0044      	lsls	r4, r0, #1
 80004b6:	0fc5      	lsrs	r5, r0, #31
 80004b8:	00f7      	lsls	r7, r6, #3
 80004ba:	0048      	lsls	r0, r1, #1
 80004bc:	4698      	mov	r8, r3
 80004be:	b500      	push	{lr}
 80004c0:	0e24      	lsrs	r4, r4, #24
 80004c2:	002a      	movs	r2, r5
 80004c4:	00db      	lsls	r3, r3, #3
 80004c6:	0e00      	lsrs	r0, r0, #24
 80004c8:	0fc9      	lsrs	r1, r1, #31
 80004ca:	46bc      	mov	ip, r7
 80004cc:	428d      	cmp	r5, r1
 80004ce:	d067      	beq.n	80005a0 <__aeabi_fadd+0xf8>
 80004d0:	1a22      	subs	r2, r4, r0
 80004d2:	2a00      	cmp	r2, #0
 80004d4:	dc00      	bgt.n	80004d8 <__aeabi_fadd+0x30>
 80004d6:	e0a5      	b.n	8000624 <__aeabi_fadd+0x17c>
 80004d8:	2800      	cmp	r0, #0
 80004da:	d13a      	bne.n	8000552 <__aeabi_fadd+0xaa>
 80004dc:	2f00      	cmp	r7, #0
 80004de:	d100      	bne.n	80004e2 <__aeabi_fadd+0x3a>
 80004e0:	e093      	b.n	800060a <__aeabi_fadd+0x162>
 80004e2:	1e51      	subs	r1, r2, #1
 80004e4:	2900      	cmp	r1, #0
 80004e6:	d000      	beq.n	80004ea <__aeabi_fadd+0x42>
 80004e8:	e0bc      	b.n	8000664 <__aeabi_fadd+0x1bc>
 80004ea:	2401      	movs	r4, #1
 80004ec:	1bdb      	subs	r3, r3, r7
 80004ee:	015a      	lsls	r2, r3, #5
 80004f0:	d546      	bpl.n	8000580 <__aeabi_fadd+0xd8>
 80004f2:	019b      	lsls	r3, r3, #6
 80004f4:	099e      	lsrs	r6, r3, #6
 80004f6:	0030      	movs	r0, r6
 80004f8:	f002 fc40 	bl	8002d7c <__clzsi2>
 80004fc:	3805      	subs	r0, #5
 80004fe:	4086      	lsls	r6, r0
 8000500:	4284      	cmp	r4, r0
 8000502:	dd00      	ble.n	8000506 <__aeabi_fadd+0x5e>
 8000504:	e09d      	b.n	8000642 <__aeabi_fadd+0x19a>
 8000506:	1b04      	subs	r4, r0, r4
 8000508:	0032      	movs	r2, r6
 800050a:	2020      	movs	r0, #32
 800050c:	3401      	adds	r4, #1
 800050e:	40e2      	lsrs	r2, r4
 8000510:	1b04      	subs	r4, r0, r4
 8000512:	40a6      	lsls	r6, r4
 8000514:	0033      	movs	r3, r6
 8000516:	1e5e      	subs	r6, r3, #1
 8000518:	41b3      	sbcs	r3, r6
 800051a:	2400      	movs	r4, #0
 800051c:	4313      	orrs	r3, r2
 800051e:	075a      	lsls	r2, r3, #29
 8000520:	d004      	beq.n	800052c <__aeabi_fadd+0x84>
 8000522:	220f      	movs	r2, #15
 8000524:	401a      	ands	r2, r3
 8000526:	2a04      	cmp	r2, #4
 8000528:	d000      	beq.n	800052c <__aeabi_fadd+0x84>
 800052a:	3304      	adds	r3, #4
 800052c:	015a      	lsls	r2, r3, #5
 800052e:	d529      	bpl.n	8000584 <__aeabi_fadd+0xdc>
 8000530:	3401      	adds	r4, #1
 8000532:	2cff      	cmp	r4, #255	; 0xff
 8000534:	d100      	bne.n	8000538 <__aeabi_fadd+0x90>
 8000536:	e081      	b.n	800063c <__aeabi_fadd+0x194>
 8000538:	002a      	movs	r2, r5
 800053a:	019b      	lsls	r3, r3, #6
 800053c:	0a5b      	lsrs	r3, r3, #9
 800053e:	b2e4      	uxtb	r4, r4
 8000540:	025b      	lsls	r3, r3, #9
 8000542:	05e4      	lsls	r4, r4, #23
 8000544:	0a58      	lsrs	r0, r3, #9
 8000546:	07d2      	lsls	r2, r2, #31
 8000548:	4320      	orrs	r0, r4
 800054a:	4310      	orrs	r0, r2
 800054c:	bc04      	pop	{r2}
 800054e:	4690      	mov	r8, r2
 8000550:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000552:	2cff      	cmp	r4, #255	; 0xff
 8000554:	d0e3      	beq.n	800051e <__aeabi_fadd+0x76>
 8000556:	2180      	movs	r1, #128	; 0x80
 8000558:	0038      	movs	r0, r7
 800055a:	04c9      	lsls	r1, r1, #19
 800055c:	4308      	orrs	r0, r1
 800055e:	4684      	mov	ip, r0
 8000560:	2a1b      	cmp	r2, #27
 8000562:	dd00      	ble.n	8000566 <__aeabi_fadd+0xbe>
 8000564:	e082      	b.n	800066c <__aeabi_fadd+0x1c4>
 8000566:	2020      	movs	r0, #32
 8000568:	4661      	mov	r1, ip
 800056a:	40d1      	lsrs	r1, r2
 800056c:	1a82      	subs	r2, r0, r2
 800056e:	4660      	mov	r0, ip
 8000570:	4090      	lsls	r0, r2
 8000572:	0002      	movs	r2, r0
 8000574:	1e50      	subs	r0, r2, #1
 8000576:	4182      	sbcs	r2, r0
 8000578:	430a      	orrs	r2, r1
 800057a:	1a9b      	subs	r3, r3, r2
 800057c:	015a      	lsls	r2, r3, #5
 800057e:	d4b8      	bmi.n	80004f2 <__aeabi_fadd+0x4a>
 8000580:	075a      	lsls	r2, r3, #29
 8000582:	d1ce      	bne.n	8000522 <__aeabi_fadd+0x7a>
 8000584:	08de      	lsrs	r6, r3, #3
 8000586:	002a      	movs	r2, r5
 8000588:	2cff      	cmp	r4, #255	; 0xff
 800058a:	d13a      	bne.n	8000602 <__aeabi_fadd+0x15a>
 800058c:	2e00      	cmp	r6, #0
 800058e:	d100      	bne.n	8000592 <__aeabi_fadd+0xea>
 8000590:	e0ae      	b.n	80006f0 <__aeabi_fadd+0x248>
 8000592:	2380      	movs	r3, #128	; 0x80
 8000594:	03db      	lsls	r3, r3, #15
 8000596:	4333      	orrs	r3, r6
 8000598:	025b      	lsls	r3, r3, #9
 800059a:	0a5b      	lsrs	r3, r3, #9
 800059c:	24ff      	movs	r4, #255	; 0xff
 800059e:	e7cf      	b.n	8000540 <__aeabi_fadd+0x98>
 80005a0:	1a21      	subs	r1, r4, r0
 80005a2:	2900      	cmp	r1, #0
 80005a4:	dd52      	ble.n	800064c <__aeabi_fadd+0x1a4>
 80005a6:	2800      	cmp	r0, #0
 80005a8:	d031      	beq.n	800060e <__aeabi_fadd+0x166>
 80005aa:	2cff      	cmp	r4, #255	; 0xff
 80005ac:	d0b7      	beq.n	800051e <__aeabi_fadd+0x76>
 80005ae:	2080      	movs	r0, #128	; 0x80
 80005b0:	003e      	movs	r6, r7
 80005b2:	04c0      	lsls	r0, r0, #19
 80005b4:	4306      	orrs	r6, r0
 80005b6:	46b4      	mov	ip, r6
 80005b8:	291b      	cmp	r1, #27
 80005ba:	dd00      	ble.n	80005be <__aeabi_fadd+0x116>
 80005bc:	e0aa      	b.n	8000714 <__aeabi_fadd+0x26c>
 80005be:	2620      	movs	r6, #32
 80005c0:	4660      	mov	r0, ip
 80005c2:	40c8      	lsrs	r0, r1
 80005c4:	1a71      	subs	r1, r6, r1
 80005c6:	4666      	mov	r6, ip
 80005c8:	408e      	lsls	r6, r1
 80005ca:	0031      	movs	r1, r6
 80005cc:	1e4e      	subs	r6, r1, #1
 80005ce:	41b1      	sbcs	r1, r6
 80005d0:	4301      	orrs	r1, r0
 80005d2:	185b      	adds	r3, r3, r1
 80005d4:	0159      	lsls	r1, r3, #5
 80005d6:	d5d3      	bpl.n	8000580 <__aeabi_fadd+0xd8>
 80005d8:	3401      	adds	r4, #1
 80005da:	2cff      	cmp	r4, #255	; 0xff
 80005dc:	d100      	bne.n	80005e0 <__aeabi_fadd+0x138>
 80005de:	e087      	b.n	80006f0 <__aeabi_fadd+0x248>
 80005e0:	2201      	movs	r2, #1
 80005e2:	4978      	ldr	r1, [pc, #480]	; (80007c4 <__aeabi_fadd+0x31c>)
 80005e4:	401a      	ands	r2, r3
 80005e6:	085b      	lsrs	r3, r3, #1
 80005e8:	400b      	ands	r3, r1
 80005ea:	4313      	orrs	r3, r2
 80005ec:	e797      	b.n	800051e <__aeabi_fadd+0x76>
 80005ee:	2c00      	cmp	r4, #0
 80005f0:	d000      	beq.n	80005f4 <__aeabi_fadd+0x14c>
 80005f2:	e0a7      	b.n	8000744 <__aeabi_fadd+0x29c>
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d000      	beq.n	80005fa <__aeabi_fadd+0x152>
 80005f8:	e0b6      	b.n	8000768 <__aeabi_fadd+0x2c0>
 80005fa:	1e3b      	subs	r3, r7, #0
 80005fc:	d162      	bne.n	80006c4 <__aeabi_fadd+0x21c>
 80005fe:	2600      	movs	r6, #0
 8000600:	2200      	movs	r2, #0
 8000602:	0273      	lsls	r3, r6, #9
 8000604:	0a5b      	lsrs	r3, r3, #9
 8000606:	b2e4      	uxtb	r4, r4
 8000608:	e79a      	b.n	8000540 <__aeabi_fadd+0x98>
 800060a:	0014      	movs	r4, r2
 800060c:	e787      	b.n	800051e <__aeabi_fadd+0x76>
 800060e:	2f00      	cmp	r7, #0
 8000610:	d04d      	beq.n	80006ae <__aeabi_fadd+0x206>
 8000612:	1e48      	subs	r0, r1, #1
 8000614:	2800      	cmp	r0, #0
 8000616:	d157      	bne.n	80006c8 <__aeabi_fadd+0x220>
 8000618:	4463      	add	r3, ip
 800061a:	2401      	movs	r4, #1
 800061c:	015a      	lsls	r2, r3, #5
 800061e:	d5af      	bpl.n	8000580 <__aeabi_fadd+0xd8>
 8000620:	2402      	movs	r4, #2
 8000622:	e7dd      	b.n	80005e0 <__aeabi_fadd+0x138>
 8000624:	2a00      	cmp	r2, #0
 8000626:	d124      	bne.n	8000672 <__aeabi_fadd+0x1ca>
 8000628:	1c62      	adds	r2, r4, #1
 800062a:	b2d2      	uxtb	r2, r2
 800062c:	2a01      	cmp	r2, #1
 800062e:	ddde      	ble.n	80005ee <__aeabi_fadd+0x146>
 8000630:	1bde      	subs	r6, r3, r7
 8000632:	0172      	lsls	r2, r6, #5
 8000634:	d535      	bpl.n	80006a2 <__aeabi_fadd+0x1fa>
 8000636:	1afe      	subs	r6, r7, r3
 8000638:	000d      	movs	r5, r1
 800063a:	e75c      	b.n	80004f6 <__aeabi_fadd+0x4e>
 800063c:	002a      	movs	r2, r5
 800063e:	2300      	movs	r3, #0
 8000640:	e77e      	b.n	8000540 <__aeabi_fadd+0x98>
 8000642:	0033      	movs	r3, r6
 8000644:	4a60      	ldr	r2, [pc, #384]	; (80007c8 <__aeabi_fadd+0x320>)
 8000646:	1a24      	subs	r4, r4, r0
 8000648:	4013      	ands	r3, r2
 800064a:	e768      	b.n	800051e <__aeabi_fadd+0x76>
 800064c:	2900      	cmp	r1, #0
 800064e:	d163      	bne.n	8000718 <__aeabi_fadd+0x270>
 8000650:	1c61      	adds	r1, r4, #1
 8000652:	b2c8      	uxtb	r0, r1
 8000654:	2801      	cmp	r0, #1
 8000656:	dd4e      	ble.n	80006f6 <__aeabi_fadd+0x24e>
 8000658:	29ff      	cmp	r1, #255	; 0xff
 800065a:	d049      	beq.n	80006f0 <__aeabi_fadd+0x248>
 800065c:	4463      	add	r3, ip
 800065e:	085b      	lsrs	r3, r3, #1
 8000660:	000c      	movs	r4, r1
 8000662:	e75c      	b.n	800051e <__aeabi_fadd+0x76>
 8000664:	2aff      	cmp	r2, #255	; 0xff
 8000666:	d041      	beq.n	80006ec <__aeabi_fadd+0x244>
 8000668:	000a      	movs	r2, r1
 800066a:	e779      	b.n	8000560 <__aeabi_fadd+0xb8>
 800066c:	2201      	movs	r2, #1
 800066e:	1a9b      	subs	r3, r3, r2
 8000670:	e784      	b.n	800057c <__aeabi_fadd+0xd4>
 8000672:	2c00      	cmp	r4, #0
 8000674:	d01d      	beq.n	80006b2 <__aeabi_fadd+0x20a>
 8000676:	28ff      	cmp	r0, #255	; 0xff
 8000678:	d022      	beq.n	80006c0 <__aeabi_fadd+0x218>
 800067a:	2480      	movs	r4, #128	; 0x80
 800067c:	04e4      	lsls	r4, r4, #19
 800067e:	4252      	negs	r2, r2
 8000680:	4323      	orrs	r3, r4
 8000682:	2a1b      	cmp	r2, #27
 8000684:	dd00      	ble.n	8000688 <__aeabi_fadd+0x1e0>
 8000686:	e08a      	b.n	800079e <__aeabi_fadd+0x2f6>
 8000688:	001c      	movs	r4, r3
 800068a:	2520      	movs	r5, #32
 800068c:	40d4      	lsrs	r4, r2
 800068e:	1aaa      	subs	r2, r5, r2
 8000690:	4093      	lsls	r3, r2
 8000692:	1e5a      	subs	r2, r3, #1
 8000694:	4193      	sbcs	r3, r2
 8000696:	4323      	orrs	r3, r4
 8000698:	4662      	mov	r2, ip
 800069a:	0004      	movs	r4, r0
 800069c:	1ad3      	subs	r3, r2, r3
 800069e:	000d      	movs	r5, r1
 80006a0:	e725      	b.n	80004ee <__aeabi_fadd+0x46>
 80006a2:	2e00      	cmp	r6, #0
 80006a4:	d000      	beq.n	80006a8 <__aeabi_fadd+0x200>
 80006a6:	e726      	b.n	80004f6 <__aeabi_fadd+0x4e>
 80006a8:	2200      	movs	r2, #0
 80006aa:	2400      	movs	r4, #0
 80006ac:	e7a9      	b.n	8000602 <__aeabi_fadd+0x15a>
 80006ae:	000c      	movs	r4, r1
 80006b0:	e735      	b.n	800051e <__aeabi_fadd+0x76>
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d04d      	beq.n	8000752 <__aeabi_fadd+0x2aa>
 80006b6:	43d2      	mvns	r2, r2
 80006b8:	2a00      	cmp	r2, #0
 80006ba:	d0ed      	beq.n	8000698 <__aeabi_fadd+0x1f0>
 80006bc:	28ff      	cmp	r0, #255	; 0xff
 80006be:	d1e0      	bne.n	8000682 <__aeabi_fadd+0x1da>
 80006c0:	4663      	mov	r3, ip
 80006c2:	24ff      	movs	r4, #255	; 0xff
 80006c4:	000d      	movs	r5, r1
 80006c6:	e72a      	b.n	800051e <__aeabi_fadd+0x76>
 80006c8:	29ff      	cmp	r1, #255	; 0xff
 80006ca:	d00f      	beq.n	80006ec <__aeabi_fadd+0x244>
 80006cc:	0001      	movs	r1, r0
 80006ce:	e773      	b.n	80005b8 <__aeabi_fadd+0x110>
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d061      	beq.n	8000798 <__aeabi_fadd+0x2f0>
 80006d4:	24ff      	movs	r4, #255	; 0xff
 80006d6:	2f00      	cmp	r7, #0
 80006d8:	d100      	bne.n	80006dc <__aeabi_fadd+0x234>
 80006da:	e720      	b.n	800051e <__aeabi_fadd+0x76>
 80006dc:	2280      	movs	r2, #128	; 0x80
 80006de:	4641      	mov	r1, r8
 80006e0:	03d2      	lsls	r2, r2, #15
 80006e2:	4211      	tst	r1, r2
 80006e4:	d002      	beq.n	80006ec <__aeabi_fadd+0x244>
 80006e6:	4216      	tst	r6, r2
 80006e8:	d100      	bne.n	80006ec <__aeabi_fadd+0x244>
 80006ea:	003b      	movs	r3, r7
 80006ec:	24ff      	movs	r4, #255	; 0xff
 80006ee:	e716      	b.n	800051e <__aeabi_fadd+0x76>
 80006f0:	24ff      	movs	r4, #255	; 0xff
 80006f2:	2300      	movs	r3, #0
 80006f4:	e724      	b.n	8000540 <__aeabi_fadd+0x98>
 80006f6:	2c00      	cmp	r4, #0
 80006f8:	d1ea      	bne.n	80006d0 <__aeabi_fadd+0x228>
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d058      	beq.n	80007b0 <__aeabi_fadd+0x308>
 80006fe:	2f00      	cmp	r7, #0
 8000700:	d100      	bne.n	8000704 <__aeabi_fadd+0x25c>
 8000702:	e70c      	b.n	800051e <__aeabi_fadd+0x76>
 8000704:	4463      	add	r3, ip
 8000706:	015a      	lsls	r2, r3, #5
 8000708:	d400      	bmi.n	800070c <__aeabi_fadd+0x264>
 800070a:	e739      	b.n	8000580 <__aeabi_fadd+0xd8>
 800070c:	4a2e      	ldr	r2, [pc, #184]	; (80007c8 <__aeabi_fadd+0x320>)
 800070e:	000c      	movs	r4, r1
 8000710:	4013      	ands	r3, r2
 8000712:	e704      	b.n	800051e <__aeabi_fadd+0x76>
 8000714:	2101      	movs	r1, #1
 8000716:	e75c      	b.n	80005d2 <__aeabi_fadd+0x12a>
 8000718:	2c00      	cmp	r4, #0
 800071a:	d11e      	bne.n	800075a <__aeabi_fadd+0x2b2>
 800071c:	2b00      	cmp	r3, #0
 800071e:	d040      	beq.n	80007a2 <__aeabi_fadd+0x2fa>
 8000720:	43c9      	mvns	r1, r1
 8000722:	2900      	cmp	r1, #0
 8000724:	d00b      	beq.n	800073e <__aeabi_fadd+0x296>
 8000726:	28ff      	cmp	r0, #255	; 0xff
 8000728:	d036      	beq.n	8000798 <__aeabi_fadd+0x2f0>
 800072a:	291b      	cmp	r1, #27
 800072c:	dc47      	bgt.n	80007be <__aeabi_fadd+0x316>
 800072e:	001c      	movs	r4, r3
 8000730:	2620      	movs	r6, #32
 8000732:	40cc      	lsrs	r4, r1
 8000734:	1a71      	subs	r1, r6, r1
 8000736:	408b      	lsls	r3, r1
 8000738:	1e59      	subs	r1, r3, #1
 800073a:	418b      	sbcs	r3, r1
 800073c:	4323      	orrs	r3, r4
 800073e:	4463      	add	r3, ip
 8000740:	0004      	movs	r4, r0
 8000742:	e747      	b.n	80005d4 <__aeabi_fadd+0x12c>
 8000744:	2b00      	cmp	r3, #0
 8000746:	d118      	bne.n	800077a <__aeabi_fadd+0x2d2>
 8000748:	1e3b      	subs	r3, r7, #0
 800074a:	d02d      	beq.n	80007a8 <__aeabi_fadd+0x300>
 800074c:	000d      	movs	r5, r1
 800074e:	24ff      	movs	r4, #255	; 0xff
 8000750:	e6e5      	b.n	800051e <__aeabi_fadd+0x76>
 8000752:	003b      	movs	r3, r7
 8000754:	0004      	movs	r4, r0
 8000756:	000d      	movs	r5, r1
 8000758:	e6e1      	b.n	800051e <__aeabi_fadd+0x76>
 800075a:	28ff      	cmp	r0, #255	; 0xff
 800075c:	d01c      	beq.n	8000798 <__aeabi_fadd+0x2f0>
 800075e:	2480      	movs	r4, #128	; 0x80
 8000760:	04e4      	lsls	r4, r4, #19
 8000762:	4249      	negs	r1, r1
 8000764:	4323      	orrs	r3, r4
 8000766:	e7e0      	b.n	800072a <__aeabi_fadd+0x282>
 8000768:	2f00      	cmp	r7, #0
 800076a:	d100      	bne.n	800076e <__aeabi_fadd+0x2c6>
 800076c:	e6d7      	b.n	800051e <__aeabi_fadd+0x76>
 800076e:	1bde      	subs	r6, r3, r7
 8000770:	0172      	lsls	r2, r6, #5
 8000772:	d51f      	bpl.n	80007b4 <__aeabi_fadd+0x30c>
 8000774:	1afb      	subs	r3, r7, r3
 8000776:	000d      	movs	r5, r1
 8000778:	e6d1      	b.n	800051e <__aeabi_fadd+0x76>
 800077a:	24ff      	movs	r4, #255	; 0xff
 800077c:	2f00      	cmp	r7, #0
 800077e:	d100      	bne.n	8000782 <__aeabi_fadd+0x2da>
 8000780:	e6cd      	b.n	800051e <__aeabi_fadd+0x76>
 8000782:	2280      	movs	r2, #128	; 0x80
 8000784:	4640      	mov	r0, r8
 8000786:	03d2      	lsls	r2, r2, #15
 8000788:	4210      	tst	r0, r2
 800078a:	d0af      	beq.n	80006ec <__aeabi_fadd+0x244>
 800078c:	4216      	tst	r6, r2
 800078e:	d1ad      	bne.n	80006ec <__aeabi_fadd+0x244>
 8000790:	003b      	movs	r3, r7
 8000792:	000d      	movs	r5, r1
 8000794:	24ff      	movs	r4, #255	; 0xff
 8000796:	e6c2      	b.n	800051e <__aeabi_fadd+0x76>
 8000798:	4663      	mov	r3, ip
 800079a:	24ff      	movs	r4, #255	; 0xff
 800079c:	e6bf      	b.n	800051e <__aeabi_fadd+0x76>
 800079e:	2301      	movs	r3, #1
 80007a0:	e77a      	b.n	8000698 <__aeabi_fadd+0x1f0>
 80007a2:	003b      	movs	r3, r7
 80007a4:	0004      	movs	r4, r0
 80007a6:	e6ba      	b.n	800051e <__aeabi_fadd+0x76>
 80007a8:	2680      	movs	r6, #128	; 0x80
 80007aa:	2200      	movs	r2, #0
 80007ac:	03f6      	lsls	r6, r6, #15
 80007ae:	e6f0      	b.n	8000592 <__aeabi_fadd+0xea>
 80007b0:	003b      	movs	r3, r7
 80007b2:	e6b4      	b.n	800051e <__aeabi_fadd+0x76>
 80007b4:	1e33      	subs	r3, r6, #0
 80007b6:	d000      	beq.n	80007ba <__aeabi_fadd+0x312>
 80007b8:	e6e2      	b.n	8000580 <__aeabi_fadd+0xd8>
 80007ba:	2200      	movs	r2, #0
 80007bc:	e721      	b.n	8000602 <__aeabi_fadd+0x15a>
 80007be:	2301      	movs	r3, #1
 80007c0:	e7bd      	b.n	800073e <__aeabi_fadd+0x296>
 80007c2:	46c0      	nop			; (mov r8, r8)
 80007c4:	7dffffff 	.word	0x7dffffff
 80007c8:	fbffffff 	.word	0xfbffffff

080007cc <__aeabi_fdiv>:
 80007cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ce:	4657      	mov	r7, sl
 80007d0:	464e      	mov	r6, r9
 80007d2:	46de      	mov	lr, fp
 80007d4:	4645      	mov	r5, r8
 80007d6:	b5e0      	push	{r5, r6, r7, lr}
 80007d8:	0244      	lsls	r4, r0, #9
 80007da:	0043      	lsls	r3, r0, #1
 80007dc:	0fc6      	lsrs	r6, r0, #31
 80007de:	b083      	sub	sp, #12
 80007e0:	1c0f      	adds	r7, r1, #0
 80007e2:	0a64      	lsrs	r4, r4, #9
 80007e4:	0e1b      	lsrs	r3, r3, #24
 80007e6:	46b2      	mov	sl, r6
 80007e8:	d053      	beq.n	8000892 <__aeabi_fdiv+0xc6>
 80007ea:	2bff      	cmp	r3, #255	; 0xff
 80007ec:	d027      	beq.n	800083e <__aeabi_fdiv+0x72>
 80007ee:	2280      	movs	r2, #128	; 0x80
 80007f0:	00e4      	lsls	r4, r4, #3
 80007f2:	04d2      	lsls	r2, r2, #19
 80007f4:	4314      	orrs	r4, r2
 80007f6:	227f      	movs	r2, #127	; 0x7f
 80007f8:	4252      	negs	r2, r2
 80007fa:	4690      	mov	r8, r2
 80007fc:	4498      	add	r8, r3
 80007fe:	2300      	movs	r3, #0
 8000800:	4699      	mov	r9, r3
 8000802:	469b      	mov	fp, r3
 8000804:	027d      	lsls	r5, r7, #9
 8000806:	0078      	lsls	r0, r7, #1
 8000808:	0ffb      	lsrs	r3, r7, #31
 800080a:	0a6d      	lsrs	r5, r5, #9
 800080c:	0e00      	lsrs	r0, r0, #24
 800080e:	9300      	str	r3, [sp, #0]
 8000810:	d024      	beq.n	800085c <__aeabi_fdiv+0x90>
 8000812:	28ff      	cmp	r0, #255	; 0xff
 8000814:	d046      	beq.n	80008a4 <__aeabi_fdiv+0xd8>
 8000816:	2380      	movs	r3, #128	; 0x80
 8000818:	2100      	movs	r1, #0
 800081a:	00ed      	lsls	r5, r5, #3
 800081c:	04db      	lsls	r3, r3, #19
 800081e:	431d      	orrs	r5, r3
 8000820:	387f      	subs	r0, #127	; 0x7f
 8000822:	4647      	mov	r7, r8
 8000824:	1a38      	subs	r0, r7, r0
 8000826:	464f      	mov	r7, r9
 8000828:	430f      	orrs	r7, r1
 800082a:	00bf      	lsls	r7, r7, #2
 800082c:	46b9      	mov	r9, r7
 800082e:	0033      	movs	r3, r6
 8000830:	9a00      	ldr	r2, [sp, #0]
 8000832:	4f87      	ldr	r7, [pc, #540]	; (8000a50 <__aeabi_fdiv+0x284>)
 8000834:	4053      	eors	r3, r2
 8000836:	464a      	mov	r2, r9
 8000838:	58ba      	ldr	r2, [r7, r2]
 800083a:	9301      	str	r3, [sp, #4]
 800083c:	4697      	mov	pc, r2
 800083e:	2c00      	cmp	r4, #0
 8000840:	d14e      	bne.n	80008e0 <__aeabi_fdiv+0x114>
 8000842:	2308      	movs	r3, #8
 8000844:	4699      	mov	r9, r3
 8000846:	33f7      	adds	r3, #247	; 0xf7
 8000848:	4698      	mov	r8, r3
 800084a:	3bfd      	subs	r3, #253	; 0xfd
 800084c:	469b      	mov	fp, r3
 800084e:	027d      	lsls	r5, r7, #9
 8000850:	0078      	lsls	r0, r7, #1
 8000852:	0ffb      	lsrs	r3, r7, #31
 8000854:	0a6d      	lsrs	r5, r5, #9
 8000856:	0e00      	lsrs	r0, r0, #24
 8000858:	9300      	str	r3, [sp, #0]
 800085a:	d1da      	bne.n	8000812 <__aeabi_fdiv+0x46>
 800085c:	2d00      	cmp	r5, #0
 800085e:	d126      	bne.n	80008ae <__aeabi_fdiv+0xe2>
 8000860:	2000      	movs	r0, #0
 8000862:	2101      	movs	r1, #1
 8000864:	0033      	movs	r3, r6
 8000866:	9a00      	ldr	r2, [sp, #0]
 8000868:	4f7a      	ldr	r7, [pc, #488]	; (8000a54 <__aeabi_fdiv+0x288>)
 800086a:	4053      	eors	r3, r2
 800086c:	4642      	mov	r2, r8
 800086e:	1a10      	subs	r0, r2, r0
 8000870:	464a      	mov	r2, r9
 8000872:	430a      	orrs	r2, r1
 8000874:	0092      	lsls	r2, r2, #2
 8000876:	58ba      	ldr	r2, [r7, r2]
 8000878:	001d      	movs	r5, r3
 800087a:	4697      	mov	pc, r2
 800087c:	9b00      	ldr	r3, [sp, #0]
 800087e:	002c      	movs	r4, r5
 8000880:	469a      	mov	sl, r3
 8000882:	468b      	mov	fp, r1
 8000884:	465b      	mov	r3, fp
 8000886:	2b02      	cmp	r3, #2
 8000888:	d131      	bne.n	80008ee <__aeabi_fdiv+0x122>
 800088a:	4653      	mov	r3, sl
 800088c:	21ff      	movs	r1, #255	; 0xff
 800088e:	2400      	movs	r4, #0
 8000890:	e038      	b.n	8000904 <__aeabi_fdiv+0x138>
 8000892:	2c00      	cmp	r4, #0
 8000894:	d117      	bne.n	80008c6 <__aeabi_fdiv+0xfa>
 8000896:	2304      	movs	r3, #4
 8000898:	4699      	mov	r9, r3
 800089a:	2300      	movs	r3, #0
 800089c:	4698      	mov	r8, r3
 800089e:	3301      	adds	r3, #1
 80008a0:	469b      	mov	fp, r3
 80008a2:	e7af      	b.n	8000804 <__aeabi_fdiv+0x38>
 80008a4:	20ff      	movs	r0, #255	; 0xff
 80008a6:	2d00      	cmp	r5, #0
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_fdiv+0xf6>
 80008aa:	2102      	movs	r1, #2
 80008ac:	e7da      	b.n	8000864 <__aeabi_fdiv+0x98>
 80008ae:	0028      	movs	r0, r5
 80008b0:	f002 fa64 	bl	8002d7c <__clzsi2>
 80008b4:	1f43      	subs	r3, r0, #5
 80008b6:	409d      	lsls	r5, r3
 80008b8:	2376      	movs	r3, #118	; 0x76
 80008ba:	425b      	negs	r3, r3
 80008bc:	1a18      	subs	r0, r3, r0
 80008be:	2100      	movs	r1, #0
 80008c0:	e7af      	b.n	8000822 <__aeabi_fdiv+0x56>
 80008c2:	2103      	movs	r1, #3
 80008c4:	e7ad      	b.n	8000822 <__aeabi_fdiv+0x56>
 80008c6:	0020      	movs	r0, r4
 80008c8:	f002 fa58 	bl	8002d7c <__clzsi2>
 80008cc:	1f43      	subs	r3, r0, #5
 80008ce:	409c      	lsls	r4, r3
 80008d0:	2376      	movs	r3, #118	; 0x76
 80008d2:	425b      	negs	r3, r3
 80008d4:	1a1b      	subs	r3, r3, r0
 80008d6:	4698      	mov	r8, r3
 80008d8:	2300      	movs	r3, #0
 80008da:	4699      	mov	r9, r3
 80008dc:	469b      	mov	fp, r3
 80008de:	e791      	b.n	8000804 <__aeabi_fdiv+0x38>
 80008e0:	230c      	movs	r3, #12
 80008e2:	4699      	mov	r9, r3
 80008e4:	33f3      	adds	r3, #243	; 0xf3
 80008e6:	4698      	mov	r8, r3
 80008e8:	3bfc      	subs	r3, #252	; 0xfc
 80008ea:	469b      	mov	fp, r3
 80008ec:	e78a      	b.n	8000804 <__aeabi_fdiv+0x38>
 80008ee:	2b03      	cmp	r3, #3
 80008f0:	d100      	bne.n	80008f4 <__aeabi_fdiv+0x128>
 80008f2:	e0a5      	b.n	8000a40 <__aeabi_fdiv+0x274>
 80008f4:	4655      	mov	r5, sl
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d000      	beq.n	80008fc <__aeabi_fdiv+0x130>
 80008fa:	e081      	b.n	8000a00 <__aeabi_fdiv+0x234>
 80008fc:	2301      	movs	r3, #1
 80008fe:	2100      	movs	r1, #0
 8000900:	2400      	movs	r4, #0
 8000902:	402b      	ands	r3, r5
 8000904:	0264      	lsls	r4, r4, #9
 8000906:	05c9      	lsls	r1, r1, #23
 8000908:	0a60      	lsrs	r0, r4, #9
 800090a:	07db      	lsls	r3, r3, #31
 800090c:	4308      	orrs	r0, r1
 800090e:	4318      	orrs	r0, r3
 8000910:	b003      	add	sp, #12
 8000912:	bc3c      	pop	{r2, r3, r4, r5}
 8000914:	4690      	mov	r8, r2
 8000916:	4699      	mov	r9, r3
 8000918:	46a2      	mov	sl, r4
 800091a:	46ab      	mov	fp, r5
 800091c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800091e:	2480      	movs	r4, #128	; 0x80
 8000920:	2300      	movs	r3, #0
 8000922:	03e4      	lsls	r4, r4, #15
 8000924:	21ff      	movs	r1, #255	; 0xff
 8000926:	e7ed      	b.n	8000904 <__aeabi_fdiv+0x138>
 8000928:	21ff      	movs	r1, #255	; 0xff
 800092a:	2400      	movs	r4, #0
 800092c:	e7ea      	b.n	8000904 <__aeabi_fdiv+0x138>
 800092e:	2301      	movs	r3, #1
 8000930:	1a59      	subs	r1, r3, r1
 8000932:	291b      	cmp	r1, #27
 8000934:	dd66      	ble.n	8000a04 <__aeabi_fdiv+0x238>
 8000936:	9a01      	ldr	r2, [sp, #4]
 8000938:	4013      	ands	r3, r2
 800093a:	2100      	movs	r1, #0
 800093c:	2400      	movs	r4, #0
 800093e:	e7e1      	b.n	8000904 <__aeabi_fdiv+0x138>
 8000940:	2380      	movs	r3, #128	; 0x80
 8000942:	03db      	lsls	r3, r3, #15
 8000944:	421c      	tst	r4, r3
 8000946:	d038      	beq.n	80009ba <__aeabi_fdiv+0x1ee>
 8000948:	421d      	tst	r5, r3
 800094a:	d051      	beq.n	80009f0 <__aeabi_fdiv+0x224>
 800094c:	431c      	orrs	r4, r3
 800094e:	0264      	lsls	r4, r4, #9
 8000950:	0a64      	lsrs	r4, r4, #9
 8000952:	0033      	movs	r3, r6
 8000954:	21ff      	movs	r1, #255	; 0xff
 8000956:	e7d5      	b.n	8000904 <__aeabi_fdiv+0x138>
 8000958:	0163      	lsls	r3, r4, #5
 800095a:	016c      	lsls	r4, r5, #5
 800095c:	42a3      	cmp	r3, r4
 800095e:	d23b      	bcs.n	80009d8 <__aeabi_fdiv+0x20c>
 8000960:	261b      	movs	r6, #27
 8000962:	2100      	movs	r1, #0
 8000964:	3801      	subs	r0, #1
 8000966:	2501      	movs	r5, #1
 8000968:	001f      	movs	r7, r3
 800096a:	0049      	lsls	r1, r1, #1
 800096c:	005b      	lsls	r3, r3, #1
 800096e:	2f00      	cmp	r7, #0
 8000970:	db01      	blt.n	8000976 <__aeabi_fdiv+0x1aa>
 8000972:	429c      	cmp	r4, r3
 8000974:	d801      	bhi.n	800097a <__aeabi_fdiv+0x1ae>
 8000976:	1b1b      	subs	r3, r3, r4
 8000978:	4329      	orrs	r1, r5
 800097a:	3e01      	subs	r6, #1
 800097c:	2e00      	cmp	r6, #0
 800097e:	d1f3      	bne.n	8000968 <__aeabi_fdiv+0x19c>
 8000980:	001c      	movs	r4, r3
 8000982:	1e63      	subs	r3, r4, #1
 8000984:	419c      	sbcs	r4, r3
 8000986:	430c      	orrs	r4, r1
 8000988:	0001      	movs	r1, r0
 800098a:	317f      	adds	r1, #127	; 0x7f
 800098c:	2900      	cmp	r1, #0
 800098e:	ddce      	ble.n	800092e <__aeabi_fdiv+0x162>
 8000990:	0763      	lsls	r3, r4, #29
 8000992:	d004      	beq.n	800099e <__aeabi_fdiv+0x1d2>
 8000994:	230f      	movs	r3, #15
 8000996:	4023      	ands	r3, r4
 8000998:	2b04      	cmp	r3, #4
 800099a:	d000      	beq.n	800099e <__aeabi_fdiv+0x1d2>
 800099c:	3404      	adds	r4, #4
 800099e:	0123      	lsls	r3, r4, #4
 80009a0:	d503      	bpl.n	80009aa <__aeabi_fdiv+0x1de>
 80009a2:	0001      	movs	r1, r0
 80009a4:	4b2c      	ldr	r3, [pc, #176]	; (8000a58 <__aeabi_fdiv+0x28c>)
 80009a6:	3180      	adds	r1, #128	; 0x80
 80009a8:	401c      	ands	r4, r3
 80009aa:	29fe      	cmp	r1, #254	; 0xfe
 80009ac:	dd0d      	ble.n	80009ca <__aeabi_fdiv+0x1fe>
 80009ae:	2301      	movs	r3, #1
 80009b0:	9a01      	ldr	r2, [sp, #4]
 80009b2:	21ff      	movs	r1, #255	; 0xff
 80009b4:	4013      	ands	r3, r2
 80009b6:	2400      	movs	r4, #0
 80009b8:	e7a4      	b.n	8000904 <__aeabi_fdiv+0x138>
 80009ba:	2380      	movs	r3, #128	; 0x80
 80009bc:	03db      	lsls	r3, r3, #15
 80009be:	431c      	orrs	r4, r3
 80009c0:	0264      	lsls	r4, r4, #9
 80009c2:	0a64      	lsrs	r4, r4, #9
 80009c4:	0033      	movs	r3, r6
 80009c6:	21ff      	movs	r1, #255	; 0xff
 80009c8:	e79c      	b.n	8000904 <__aeabi_fdiv+0x138>
 80009ca:	2301      	movs	r3, #1
 80009cc:	9a01      	ldr	r2, [sp, #4]
 80009ce:	01a4      	lsls	r4, r4, #6
 80009d0:	0a64      	lsrs	r4, r4, #9
 80009d2:	b2c9      	uxtb	r1, r1
 80009d4:	4013      	ands	r3, r2
 80009d6:	e795      	b.n	8000904 <__aeabi_fdiv+0x138>
 80009d8:	1b1b      	subs	r3, r3, r4
 80009da:	261a      	movs	r6, #26
 80009dc:	2101      	movs	r1, #1
 80009de:	e7c2      	b.n	8000966 <__aeabi_fdiv+0x19a>
 80009e0:	9b00      	ldr	r3, [sp, #0]
 80009e2:	468b      	mov	fp, r1
 80009e4:	469a      	mov	sl, r3
 80009e6:	2400      	movs	r4, #0
 80009e8:	e74c      	b.n	8000884 <__aeabi_fdiv+0xb8>
 80009ea:	0263      	lsls	r3, r4, #9
 80009ec:	d5e5      	bpl.n	80009ba <__aeabi_fdiv+0x1ee>
 80009ee:	2500      	movs	r5, #0
 80009f0:	2480      	movs	r4, #128	; 0x80
 80009f2:	03e4      	lsls	r4, r4, #15
 80009f4:	432c      	orrs	r4, r5
 80009f6:	0264      	lsls	r4, r4, #9
 80009f8:	0a64      	lsrs	r4, r4, #9
 80009fa:	9b00      	ldr	r3, [sp, #0]
 80009fc:	21ff      	movs	r1, #255	; 0xff
 80009fe:	e781      	b.n	8000904 <__aeabi_fdiv+0x138>
 8000a00:	9501      	str	r5, [sp, #4]
 8000a02:	e7c1      	b.n	8000988 <__aeabi_fdiv+0x1bc>
 8000a04:	0023      	movs	r3, r4
 8000a06:	2020      	movs	r0, #32
 8000a08:	40cb      	lsrs	r3, r1
 8000a0a:	1a41      	subs	r1, r0, r1
 8000a0c:	408c      	lsls	r4, r1
 8000a0e:	1e61      	subs	r1, r4, #1
 8000a10:	418c      	sbcs	r4, r1
 8000a12:	431c      	orrs	r4, r3
 8000a14:	0763      	lsls	r3, r4, #29
 8000a16:	d004      	beq.n	8000a22 <__aeabi_fdiv+0x256>
 8000a18:	230f      	movs	r3, #15
 8000a1a:	4023      	ands	r3, r4
 8000a1c:	2b04      	cmp	r3, #4
 8000a1e:	d000      	beq.n	8000a22 <__aeabi_fdiv+0x256>
 8000a20:	3404      	adds	r4, #4
 8000a22:	0163      	lsls	r3, r4, #5
 8000a24:	d505      	bpl.n	8000a32 <__aeabi_fdiv+0x266>
 8000a26:	2301      	movs	r3, #1
 8000a28:	9a01      	ldr	r2, [sp, #4]
 8000a2a:	2101      	movs	r1, #1
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	2400      	movs	r4, #0
 8000a30:	e768      	b.n	8000904 <__aeabi_fdiv+0x138>
 8000a32:	2301      	movs	r3, #1
 8000a34:	9a01      	ldr	r2, [sp, #4]
 8000a36:	01a4      	lsls	r4, r4, #6
 8000a38:	0a64      	lsrs	r4, r4, #9
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	e761      	b.n	8000904 <__aeabi_fdiv+0x138>
 8000a40:	2380      	movs	r3, #128	; 0x80
 8000a42:	03db      	lsls	r3, r3, #15
 8000a44:	431c      	orrs	r4, r3
 8000a46:	0264      	lsls	r4, r4, #9
 8000a48:	0a64      	lsrs	r4, r4, #9
 8000a4a:	4653      	mov	r3, sl
 8000a4c:	21ff      	movs	r1, #255	; 0xff
 8000a4e:	e759      	b.n	8000904 <__aeabi_fdiv+0x138>
 8000a50:	08007f70 	.word	0x08007f70
 8000a54:	08007fb0 	.word	0x08007fb0
 8000a58:	f7ffffff 	.word	0xf7ffffff

08000a5c <__aeabi_fmul>:
 8000a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a5e:	4657      	mov	r7, sl
 8000a60:	464e      	mov	r6, r9
 8000a62:	4645      	mov	r5, r8
 8000a64:	46de      	mov	lr, fp
 8000a66:	b5e0      	push	{r5, r6, r7, lr}
 8000a68:	0247      	lsls	r7, r0, #9
 8000a6a:	0046      	lsls	r6, r0, #1
 8000a6c:	4688      	mov	r8, r1
 8000a6e:	0a7f      	lsrs	r7, r7, #9
 8000a70:	0e36      	lsrs	r6, r6, #24
 8000a72:	0fc4      	lsrs	r4, r0, #31
 8000a74:	2e00      	cmp	r6, #0
 8000a76:	d047      	beq.n	8000b08 <__aeabi_fmul+0xac>
 8000a78:	2eff      	cmp	r6, #255	; 0xff
 8000a7a:	d024      	beq.n	8000ac6 <__aeabi_fmul+0x6a>
 8000a7c:	00fb      	lsls	r3, r7, #3
 8000a7e:	2780      	movs	r7, #128	; 0x80
 8000a80:	04ff      	lsls	r7, r7, #19
 8000a82:	431f      	orrs	r7, r3
 8000a84:	2300      	movs	r3, #0
 8000a86:	4699      	mov	r9, r3
 8000a88:	469a      	mov	sl, r3
 8000a8a:	3e7f      	subs	r6, #127	; 0x7f
 8000a8c:	4643      	mov	r3, r8
 8000a8e:	025d      	lsls	r5, r3, #9
 8000a90:	0058      	lsls	r0, r3, #1
 8000a92:	0fdb      	lsrs	r3, r3, #31
 8000a94:	0a6d      	lsrs	r5, r5, #9
 8000a96:	0e00      	lsrs	r0, r0, #24
 8000a98:	4698      	mov	r8, r3
 8000a9a:	d043      	beq.n	8000b24 <__aeabi_fmul+0xc8>
 8000a9c:	28ff      	cmp	r0, #255	; 0xff
 8000a9e:	d03b      	beq.n	8000b18 <__aeabi_fmul+0xbc>
 8000aa0:	00eb      	lsls	r3, r5, #3
 8000aa2:	2580      	movs	r5, #128	; 0x80
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	04ed      	lsls	r5, r5, #19
 8000aa8:	431d      	orrs	r5, r3
 8000aaa:	387f      	subs	r0, #127	; 0x7f
 8000aac:	1836      	adds	r6, r6, r0
 8000aae:	1c73      	adds	r3, r6, #1
 8000ab0:	4641      	mov	r1, r8
 8000ab2:	469b      	mov	fp, r3
 8000ab4:	464b      	mov	r3, r9
 8000ab6:	4061      	eors	r1, r4
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	2b0f      	cmp	r3, #15
 8000abc:	d864      	bhi.n	8000b88 <__aeabi_fmul+0x12c>
 8000abe:	4875      	ldr	r0, [pc, #468]	; (8000c94 <__aeabi_fmul+0x238>)
 8000ac0:	009b      	lsls	r3, r3, #2
 8000ac2:	58c3      	ldr	r3, [r0, r3]
 8000ac4:	469f      	mov	pc, r3
 8000ac6:	2f00      	cmp	r7, #0
 8000ac8:	d142      	bne.n	8000b50 <__aeabi_fmul+0xf4>
 8000aca:	2308      	movs	r3, #8
 8000acc:	4699      	mov	r9, r3
 8000ace:	3b06      	subs	r3, #6
 8000ad0:	26ff      	movs	r6, #255	; 0xff
 8000ad2:	469a      	mov	sl, r3
 8000ad4:	e7da      	b.n	8000a8c <__aeabi_fmul+0x30>
 8000ad6:	4641      	mov	r1, r8
 8000ad8:	2a02      	cmp	r2, #2
 8000ada:	d028      	beq.n	8000b2e <__aeabi_fmul+0xd2>
 8000adc:	2a03      	cmp	r2, #3
 8000ade:	d100      	bne.n	8000ae2 <__aeabi_fmul+0x86>
 8000ae0:	e0ce      	b.n	8000c80 <__aeabi_fmul+0x224>
 8000ae2:	2a01      	cmp	r2, #1
 8000ae4:	d000      	beq.n	8000ae8 <__aeabi_fmul+0x8c>
 8000ae6:	e0ac      	b.n	8000c42 <__aeabi_fmul+0x1e6>
 8000ae8:	4011      	ands	r1, r2
 8000aea:	2000      	movs	r0, #0
 8000aec:	2200      	movs	r2, #0
 8000aee:	b2cc      	uxtb	r4, r1
 8000af0:	0240      	lsls	r0, r0, #9
 8000af2:	05d2      	lsls	r2, r2, #23
 8000af4:	0a40      	lsrs	r0, r0, #9
 8000af6:	07e4      	lsls	r4, r4, #31
 8000af8:	4310      	orrs	r0, r2
 8000afa:	4320      	orrs	r0, r4
 8000afc:	bc3c      	pop	{r2, r3, r4, r5}
 8000afe:	4690      	mov	r8, r2
 8000b00:	4699      	mov	r9, r3
 8000b02:	46a2      	mov	sl, r4
 8000b04:	46ab      	mov	fp, r5
 8000b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b08:	2f00      	cmp	r7, #0
 8000b0a:	d115      	bne.n	8000b38 <__aeabi_fmul+0xdc>
 8000b0c:	2304      	movs	r3, #4
 8000b0e:	4699      	mov	r9, r3
 8000b10:	3b03      	subs	r3, #3
 8000b12:	2600      	movs	r6, #0
 8000b14:	469a      	mov	sl, r3
 8000b16:	e7b9      	b.n	8000a8c <__aeabi_fmul+0x30>
 8000b18:	20ff      	movs	r0, #255	; 0xff
 8000b1a:	2202      	movs	r2, #2
 8000b1c:	2d00      	cmp	r5, #0
 8000b1e:	d0c5      	beq.n	8000aac <__aeabi_fmul+0x50>
 8000b20:	2203      	movs	r2, #3
 8000b22:	e7c3      	b.n	8000aac <__aeabi_fmul+0x50>
 8000b24:	2d00      	cmp	r5, #0
 8000b26:	d119      	bne.n	8000b5c <__aeabi_fmul+0x100>
 8000b28:	2000      	movs	r0, #0
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	e7be      	b.n	8000aac <__aeabi_fmul+0x50>
 8000b2e:	2401      	movs	r4, #1
 8000b30:	22ff      	movs	r2, #255	; 0xff
 8000b32:	400c      	ands	r4, r1
 8000b34:	2000      	movs	r0, #0
 8000b36:	e7db      	b.n	8000af0 <__aeabi_fmul+0x94>
 8000b38:	0038      	movs	r0, r7
 8000b3a:	f002 f91f 	bl	8002d7c <__clzsi2>
 8000b3e:	2676      	movs	r6, #118	; 0x76
 8000b40:	1f43      	subs	r3, r0, #5
 8000b42:	409f      	lsls	r7, r3
 8000b44:	2300      	movs	r3, #0
 8000b46:	4276      	negs	r6, r6
 8000b48:	1a36      	subs	r6, r6, r0
 8000b4a:	4699      	mov	r9, r3
 8000b4c:	469a      	mov	sl, r3
 8000b4e:	e79d      	b.n	8000a8c <__aeabi_fmul+0x30>
 8000b50:	230c      	movs	r3, #12
 8000b52:	4699      	mov	r9, r3
 8000b54:	3b09      	subs	r3, #9
 8000b56:	26ff      	movs	r6, #255	; 0xff
 8000b58:	469a      	mov	sl, r3
 8000b5a:	e797      	b.n	8000a8c <__aeabi_fmul+0x30>
 8000b5c:	0028      	movs	r0, r5
 8000b5e:	f002 f90d 	bl	8002d7c <__clzsi2>
 8000b62:	1f43      	subs	r3, r0, #5
 8000b64:	409d      	lsls	r5, r3
 8000b66:	2376      	movs	r3, #118	; 0x76
 8000b68:	425b      	negs	r3, r3
 8000b6a:	1a18      	subs	r0, r3, r0
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	e79d      	b.n	8000aac <__aeabi_fmul+0x50>
 8000b70:	2080      	movs	r0, #128	; 0x80
 8000b72:	2400      	movs	r4, #0
 8000b74:	03c0      	lsls	r0, r0, #15
 8000b76:	22ff      	movs	r2, #255	; 0xff
 8000b78:	e7ba      	b.n	8000af0 <__aeabi_fmul+0x94>
 8000b7a:	003d      	movs	r5, r7
 8000b7c:	4652      	mov	r2, sl
 8000b7e:	e7ab      	b.n	8000ad8 <__aeabi_fmul+0x7c>
 8000b80:	003d      	movs	r5, r7
 8000b82:	0021      	movs	r1, r4
 8000b84:	4652      	mov	r2, sl
 8000b86:	e7a7      	b.n	8000ad8 <__aeabi_fmul+0x7c>
 8000b88:	0c3b      	lsrs	r3, r7, #16
 8000b8a:	469c      	mov	ip, r3
 8000b8c:	042a      	lsls	r2, r5, #16
 8000b8e:	0c12      	lsrs	r2, r2, #16
 8000b90:	0c2b      	lsrs	r3, r5, #16
 8000b92:	0014      	movs	r4, r2
 8000b94:	4660      	mov	r0, ip
 8000b96:	4665      	mov	r5, ip
 8000b98:	043f      	lsls	r7, r7, #16
 8000b9a:	0c3f      	lsrs	r7, r7, #16
 8000b9c:	437c      	muls	r4, r7
 8000b9e:	4342      	muls	r2, r0
 8000ba0:	435d      	muls	r5, r3
 8000ba2:	437b      	muls	r3, r7
 8000ba4:	0c27      	lsrs	r7, r4, #16
 8000ba6:	189b      	adds	r3, r3, r2
 8000ba8:	18ff      	adds	r7, r7, r3
 8000baa:	42ba      	cmp	r2, r7
 8000bac:	d903      	bls.n	8000bb6 <__aeabi_fmul+0x15a>
 8000bae:	2380      	movs	r3, #128	; 0x80
 8000bb0:	025b      	lsls	r3, r3, #9
 8000bb2:	469c      	mov	ip, r3
 8000bb4:	4465      	add	r5, ip
 8000bb6:	0424      	lsls	r4, r4, #16
 8000bb8:	043a      	lsls	r2, r7, #16
 8000bba:	0c24      	lsrs	r4, r4, #16
 8000bbc:	1912      	adds	r2, r2, r4
 8000bbe:	0193      	lsls	r3, r2, #6
 8000bc0:	1e5c      	subs	r4, r3, #1
 8000bc2:	41a3      	sbcs	r3, r4
 8000bc4:	0c3f      	lsrs	r7, r7, #16
 8000bc6:	0e92      	lsrs	r2, r2, #26
 8000bc8:	197d      	adds	r5, r7, r5
 8000bca:	431a      	orrs	r2, r3
 8000bcc:	01ad      	lsls	r5, r5, #6
 8000bce:	4315      	orrs	r5, r2
 8000bd0:	012b      	lsls	r3, r5, #4
 8000bd2:	d504      	bpl.n	8000bde <__aeabi_fmul+0x182>
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	465e      	mov	r6, fp
 8000bd8:	086a      	lsrs	r2, r5, #1
 8000bda:	401d      	ands	r5, r3
 8000bdc:	4315      	orrs	r5, r2
 8000bde:	0032      	movs	r2, r6
 8000be0:	327f      	adds	r2, #127	; 0x7f
 8000be2:	2a00      	cmp	r2, #0
 8000be4:	dd25      	ble.n	8000c32 <__aeabi_fmul+0x1d6>
 8000be6:	076b      	lsls	r3, r5, #29
 8000be8:	d004      	beq.n	8000bf4 <__aeabi_fmul+0x198>
 8000bea:	230f      	movs	r3, #15
 8000bec:	402b      	ands	r3, r5
 8000bee:	2b04      	cmp	r3, #4
 8000bf0:	d000      	beq.n	8000bf4 <__aeabi_fmul+0x198>
 8000bf2:	3504      	adds	r5, #4
 8000bf4:	012b      	lsls	r3, r5, #4
 8000bf6:	d503      	bpl.n	8000c00 <__aeabi_fmul+0x1a4>
 8000bf8:	0032      	movs	r2, r6
 8000bfa:	4b27      	ldr	r3, [pc, #156]	; (8000c98 <__aeabi_fmul+0x23c>)
 8000bfc:	3280      	adds	r2, #128	; 0x80
 8000bfe:	401d      	ands	r5, r3
 8000c00:	2afe      	cmp	r2, #254	; 0xfe
 8000c02:	dc94      	bgt.n	8000b2e <__aeabi_fmul+0xd2>
 8000c04:	2401      	movs	r4, #1
 8000c06:	01a8      	lsls	r0, r5, #6
 8000c08:	0a40      	lsrs	r0, r0, #9
 8000c0a:	b2d2      	uxtb	r2, r2
 8000c0c:	400c      	ands	r4, r1
 8000c0e:	e76f      	b.n	8000af0 <__aeabi_fmul+0x94>
 8000c10:	2080      	movs	r0, #128	; 0x80
 8000c12:	03c0      	lsls	r0, r0, #15
 8000c14:	4207      	tst	r7, r0
 8000c16:	d007      	beq.n	8000c28 <__aeabi_fmul+0x1cc>
 8000c18:	4205      	tst	r5, r0
 8000c1a:	d105      	bne.n	8000c28 <__aeabi_fmul+0x1cc>
 8000c1c:	4328      	orrs	r0, r5
 8000c1e:	0240      	lsls	r0, r0, #9
 8000c20:	0a40      	lsrs	r0, r0, #9
 8000c22:	4644      	mov	r4, r8
 8000c24:	22ff      	movs	r2, #255	; 0xff
 8000c26:	e763      	b.n	8000af0 <__aeabi_fmul+0x94>
 8000c28:	4338      	orrs	r0, r7
 8000c2a:	0240      	lsls	r0, r0, #9
 8000c2c:	0a40      	lsrs	r0, r0, #9
 8000c2e:	22ff      	movs	r2, #255	; 0xff
 8000c30:	e75e      	b.n	8000af0 <__aeabi_fmul+0x94>
 8000c32:	2401      	movs	r4, #1
 8000c34:	1aa3      	subs	r3, r4, r2
 8000c36:	2b1b      	cmp	r3, #27
 8000c38:	dd05      	ble.n	8000c46 <__aeabi_fmul+0x1ea>
 8000c3a:	400c      	ands	r4, r1
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	2000      	movs	r0, #0
 8000c40:	e756      	b.n	8000af0 <__aeabi_fmul+0x94>
 8000c42:	465e      	mov	r6, fp
 8000c44:	e7cb      	b.n	8000bde <__aeabi_fmul+0x182>
 8000c46:	002a      	movs	r2, r5
 8000c48:	2020      	movs	r0, #32
 8000c4a:	40da      	lsrs	r2, r3
 8000c4c:	1ac3      	subs	r3, r0, r3
 8000c4e:	409d      	lsls	r5, r3
 8000c50:	002b      	movs	r3, r5
 8000c52:	1e5d      	subs	r5, r3, #1
 8000c54:	41ab      	sbcs	r3, r5
 8000c56:	4313      	orrs	r3, r2
 8000c58:	075a      	lsls	r2, r3, #29
 8000c5a:	d004      	beq.n	8000c66 <__aeabi_fmul+0x20a>
 8000c5c:	220f      	movs	r2, #15
 8000c5e:	401a      	ands	r2, r3
 8000c60:	2a04      	cmp	r2, #4
 8000c62:	d000      	beq.n	8000c66 <__aeabi_fmul+0x20a>
 8000c64:	3304      	adds	r3, #4
 8000c66:	015a      	lsls	r2, r3, #5
 8000c68:	d504      	bpl.n	8000c74 <__aeabi_fmul+0x218>
 8000c6a:	2401      	movs	r4, #1
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	400c      	ands	r4, r1
 8000c70:	2000      	movs	r0, #0
 8000c72:	e73d      	b.n	8000af0 <__aeabi_fmul+0x94>
 8000c74:	2401      	movs	r4, #1
 8000c76:	019b      	lsls	r3, r3, #6
 8000c78:	0a58      	lsrs	r0, r3, #9
 8000c7a:	400c      	ands	r4, r1
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	e737      	b.n	8000af0 <__aeabi_fmul+0x94>
 8000c80:	2080      	movs	r0, #128	; 0x80
 8000c82:	2401      	movs	r4, #1
 8000c84:	03c0      	lsls	r0, r0, #15
 8000c86:	4328      	orrs	r0, r5
 8000c88:	0240      	lsls	r0, r0, #9
 8000c8a:	0a40      	lsrs	r0, r0, #9
 8000c8c:	400c      	ands	r4, r1
 8000c8e:	22ff      	movs	r2, #255	; 0xff
 8000c90:	e72e      	b.n	8000af0 <__aeabi_fmul+0x94>
 8000c92:	46c0      	nop			; (mov r8, r8)
 8000c94:	08007ff0 	.word	0x08007ff0
 8000c98:	f7ffffff 	.word	0xf7ffffff

08000c9c <__aeabi_fsub>:
 8000c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c9e:	464f      	mov	r7, r9
 8000ca0:	46d6      	mov	lr, sl
 8000ca2:	4646      	mov	r6, r8
 8000ca4:	0044      	lsls	r4, r0, #1
 8000ca6:	b5c0      	push	{r6, r7, lr}
 8000ca8:	0fc2      	lsrs	r2, r0, #31
 8000caa:	0247      	lsls	r7, r0, #9
 8000cac:	0248      	lsls	r0, r1, #9
 8000cae:	0a40      	lsrs	r0, r0, #9
 8000cb0:	4684      	mov	ip, r0
 8000cb2:	4666      	mov	r6, ip
 8000cb4:	0a7b      	lsrs	r3, r7, #9
 8000cb6:	0048      	lsls	r0, r1, #1
 8000cb8:	0fc9      	lsrs	r1, r1, #31
 8000cba:	469a      	mov	sl, r3
 8000cbc:	0e24      	lsrs	r4, r4, #24
 8000cbe:	0015      	movs	r5, r2
 8000cc0:	00db      	lsls	r3, r3, #3
 8000cc2:	0e00      	lsrs	r0, r0, #24
 8000cc4:	4689      	mov	r9, r1
 8000cc6:	00f6      	lsls	r6, r6, #3
 8000cc8:	28ff      	cmp	r0, #255	; 0xff
 8000cca:	d100      	bne.n	8000cce <__aeabi_fsub+0x32>
 8000ccc:	e08f      	b.n	8000dee <__aeabi_fsub+0x152>
 8000cce:	2101      	movs	r1, #1
 8000cd0:	464f      	mov	r7, r9
 8000cd2:	404f      	eors	r7, r1
 8000cd4:	0039      	movs	r1, r7
 8000cd6:	4291      	cmp	r1, r2
 8000cd8:	d066      	beq.n	8000da8 <__aeabi_fsub+0x10c>
 8000cda:	1a22      	subs	r2, r4, r0
 8000cdc:	2a00      	cmp	r2, #0
 8000cde:	dc00      	bgt.n	8000ce2 <__aeabi_fsub+0x46>
 8000ce0:	e09d      	b.n	8000e1e <__aeabi_fsub+0x182>
 8000ce2:	2800      	cmp	r0, #0
 8000ce4:	d13d      	bne.n	8000d62 <__aeabi_fsub+0xc6>
 8000ce6:	2e00      	cmp	r6, #0
 8000ce8:	d100      	bne.n	8000cec <__aeabi_fsub+0x50>
 8000cea:	e08b      	b.n	8000e04 <__aeabi_fsub+0x168>
 8000cec:	1e51      	subs	r1, r2, #1
 8000cee:	2900      	cmp	r1, #0
 8000cf0:	d000      	beq.n	8000cf4 <__aeabi_fsub+0x58>
 8000cf2:	e0b5      	b.n	8000e60 <__aeabi_fsub+0x1c4>
 8000cf4:	2401      	movs	r4, #1
 8000cf6:	1b9b      	subs	r3, r3, r6
 8000cf8:	015a      	lsls	r2, r3, #5
 8000cfa:	d544      	bpl.n	8000d86 <__aeabi_fsub+0xea>
 8000cfc:	019b      	lsls	r3, r3, #6
 8000cfe:	099f      	lsrs	r7, r3, #6
 8000d00:	0038      	movs	r0, r7
 8000d02:	f002 f83b 	bl	8002d7c <__clzsi2>
 8000d06:	3805      	subs	r0, #5
 8000d08:	4087      	lsls	r7, r0
 8000d0a:	4284      	cmp	r4, r0
 8000d0c:	dd00      	ble.n	8000d10 <__aeabi_fsub+0x74>
 8000d0e:	e096      	b.n	8000e3e <__aeabi_fsub+0x1a2>
 8000d10:	1b04      	subs	r4, r0, r4
 8000d12:	003a      	movs	r2, r7
 8000d14:	2020      	movs	r0, #32
 8000d16:	3401      	adds	r4, #1
 8000d18:	40e2      	lsrs	r2, r4
 8000d1a:	1b04      	subs	r4, r0, r4
 8000d1c:	40a7      	lsls	r7, r4
 8000d1e:	003b      	movs	r3, r7
 8000d20:	1e5f      	subs	r7, r3, #1
 8000d22:	41bb      	sbcs	r3, r7
 8000d24:	2400      	movs	r4, #0
 8000d26:	4313      	orrs	r3, r2
 8000d28:	075a      	lsls	r2, r3, #29
 8000d2a:	d004      	beq.n	8000d36 <__aeabi_fsub+0x9a>
 8000d2c:	220f      	movs	r2, #15
 8000d2e:	401a      	ands	r2, r3
 8000d30:	2a04      	cmp	r2, #4
 8000d32:	d000      	beq.n	8000d36 <__aeabi_fsub+0x9a>
 8000d34:	3304      	adds	r3, #4
 8000d36:	015a      	lsls	r2, r3, #5
 8000d38:	d527      	bpl.n	8000d8a <__aeabi_fsub+0xee>
 8000d3a:	3401      	adds	r4, #1
 8000d3c:	2cff      	cmp	r4, #255	; 0xff
 8000d3e:	d100      	bne.n	8000d42 <__aeabi_fsub+0xa6>
 8000d40:	e079      	b.n	8000e36 <__aeabi_fsub+0x19a>
 8000d42:	2201      	movs	r2, #1
 8000d44:	019b      	lsls	r3, r3, #6
 8000d46:	0a5b      	lsrs	r3, r3, #9
 8000d48:	b2e4      	uxtb	r4, r4
 8000d4a:	402a      	ands	r2, r5
 8000d4c:	025b      	lsls	r3, r3, #9
 8000d4e:	05e4      	lsls	r4, r4, #23
 8000d50:	0a58      	lsrs	r0, r3, #9
 8000d52:	07d2      	lsls	r2, r2, #31
 8000d54:	4320      	orrs	r0, r4
 8000d56:	4310      	orrs	r0, r2
 8000d58:	bc1c      	pop	{r2, r3, r4}
 8000d5a:	4690      	mov	r8, r2
 8000d5c:	4699      	mov	r9, r3
 8000d5e:	46a2      	mov	sl, r4
 8000d60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d62:	2cff      	cmp	r4, #255	; 0xff
 8000d64:	d0e0      	beq.n	8000d28 <__aeabi_fsub+0x8c>
 8000d66:	2180      	movs	r1, #128	; 0x80
 8000d68:	04c9      	lsls	r1, r1, #19
 8000d6a:	430e      	orrs	r6, r1
 8000d6c:	2a1b      	cmp	r2, #27
 8000d6e:	dc7b      	bgt.n	8000e68 <__aeabi_fsub+0x1cc>
 8000d70:	0031      	movs	r1, r6
 8000d72:	2020      	movs	r0, #32
 8000d74:	40d1      	lsrs	r1, r2
 8000d76:	1a82      	subs	r2, r0, r2
 8000d78:	4096      	lsls	r6, r2
 8000d7a:	1e72      	subs	r2, r6, #1
 8000d7c:	4196      	sbcs	r6, r2
 8000d7e:	430e      	orrs	r6, r1
 8000d80:	1b9b      	subs	r3, r3, r6
 8000d82:	015a      	lsls	r2, r3, #5
 8000d84:	d4ba      	bmi.n	8000cfc <__aeabi_fsub+0x60>
 8000d86:	075a      	lsls	r2, r3, #29
 8000d88:	d1d0      	bne.n	8000d2c <__aeabi_fsub+0x90>
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	08df      	lsrs	r7, r3, #3
 8000d8e:	402a      	ands	r2, r5
 8000d90:	2cff      	cmp	r4, #255	; 0xff
 8000d92:	d133      	bne.n	8000dfc <__aeabi_fsub+0x160>
 8000d94:	2f00      	cmp	r7, #0
 8000d96:	d100      	bne.n	8000d9a <__aeabi_fsub+0xfe>
 8000d98:	e0a8      	b.n	8000eec <__aeabi_fsub+0x250>
 8000d9a:	2380      	movs	r3, #128	; 0x80
 8000d9c:	03db      	lsls	r3, r3, #15
 8000d9e:	433b      	orrs	r3, r7
 8000da0:	025b      	lsls	r3, r3, #9
 8000da2:	0a5b      	lsrs	r3, r3, #9
 8000da4:	24ff      	movs	r4, #255	; 0xff
 8000da6:	e7d1      	b.n	8000d4c <__aeabi_fsub+0xb0>
 8000da8:	1a21      	subs	r1, r4, r0
 8000daa:	2900      	cmp	r1, #0
 8000dac:	dd4c      	ble.n	8000e48 <__aeabi_fsub+0x1ac>
 8000dae:	2800      	cmp	r0, #0
 8000db0:	d02a      	beq.n	8000e08 <__aeabi_fsub+0x16c>
 8000db2:	2cff      	cmp	r4, #255	; 0xff
 8000db4:	d0b8      	beq.n	8000d28 <__aeabi_fsub+0x8c>
 8000db6:	2080      	movs	r0, #128	; 0x80
 8000db8:	04c0      	lsls	r0, r0, #19
 8000dba:	4306      	orrs	r6, r0
 8000dbc:	291b      	cmp	r1, #27
 8000dbe:	dd00      	ble.n	8000dc2 <__aeabi_fsub+0x126>
 8000dc0:	e0af      	b.n	8000f22 <__aeabi_fsub+0x286>
 8000dc2:	0030      	movs	r0, r6
 8000dc4:	2720      	movs	r7, #32
 8000dc6:	40c8      	lsrs	r0, r1
 8000dc8:	1a79      	subs	r1, r7, r1
 8000dca:	408e      	lsls	r6, r1
 8000dcc:	1e71      	subs	r1, r6, #1
 8000dce:	418e      	sbcs	r6, r1
 8000dd0:	4306      	orrs	r6, r0
 8000dd2:	199b      	adds	r3, r3, r6
 8000dd4:	0159      	lsls	r1, r3, #5
 8000dd6:	d5d6      	bpl.n	8000d86 <__aeabi_fsub+0xea>
 8000dd8:	3401      	adds	r4, #1
 8000dda:	2cff      	cmp	r4, #255	; 0xff
 8000ddc:	d100      	bne.n	8000de0 <__aeabi_fsub+0x144>
 8000dde:	e085      	b.n	8000eec <__aeabi_fsub+0x250>
 8000de0:	2201      	movs	r2, #1
 8000de2:	497a      	ldr	r1, [pc, #488]	; (8000fcc <__aeabi_fsub+0x330>)
 8000de4:	401a      	ands	r2, r3
 8000de6:	085b      	lsrs	r3, r3, #1
 8000de8:	400b      	ands	r3, r1
 8000dea:	4313      	orrs	r3, r2
 8000dec:	e79c      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000dee:	2e00      	cmp	r6, #0
 8000df0:	d000      	beq.n	8000df4 <__aeabi_fsub+0x158>
 8000df2:	e770      	b.n	8000cd6 <__aeabi_fsub+0x3a>
 8000df4:	e76b      	b.n	8000cce <__aeabi_fsub+0x32>
 8000df6:	1e3b      	subs	r3, r7, #0
 8000df8:	d1c5      	bne.n	8000d86 <__aeabi_fsub+0xea>
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	027b      	lsls	r3, r7, #9
 8000dfe:	0a5b      	lsrs	r3, r3, #9
 8000e00:	b2e4      	uxtb	r4, r4
 8000e02:	e7a3      	b.n	8000d4c <__aeabi_fsub+0xb0>
 8000e04:	0014      	movs	r4, r2
 8000e06:	e78f      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000e08:	2e00      	cmp	r6, #0
 8000e0a:	d04d      	beq.n	8000ea8 <__aeabi_fsub+0x20c>
 8000e0c:	1e48      	subs	r0, r1, #1
 8000e0e:	2800      	cmp	r0, #0
 8000e10:	d157      	bne.n	8000ec2 <__aeabi_fsub+0x226>
 8000e12:	199b      	adds	r3, r3, r6
 8000e14:	2401      	movs	r4, #1
 8000e16:	015a      	lsls	r2, r3, #5
 8000e18:	d5b5      	bpl.n	8000d86 <__aeabi_fsub+0xea>
 8000e1a:	2402      	movs	r4, #2
 8000e1c:	e7e0      	b.n	8000de0 <__aeabi_fsub+0x144>
 8000e1e:	2a00      	cmp	r2, #0
 8000e20:	d125      	bne.n	8000e6e <__aeabi_fsub+0x1d2>
 8000e22:	1c62      	adds	r2, r4, #1
 8000e24:	b2d2      	uxtb	r2, r2
 8000e26:	2a01      	cmp	r2, #1
 8000e28:	dd72      	ble.n	8000f10 <__aeabi_fsub+0x274>
 8000e2a:	1b9f      	subs	r7, r3, r6
 8000e2c:	017a      	lsls	r2, r7, #5
 8000e2e:	d535      	bpl.n	8000e9c <__aeabi_fsub+0x200>
 8000e30:	1af7      	subs	r7, r6, r3
 8000e32:	000d      	movs	r5, r1
 8000e34:	e764      	b.n	8000d00 <__aeabi_fsub+0x64>
 8000e36:	2201      	movs	r2, #1
 8000e38:	2300      	movs	r3, #0
 8000e3a:	402a      	ands	r2, r5
 8000e3c:	e786      	b.n	8000d4c <__aeabi_fsub+0xb0>
 8000e3e:	003b      	movs	r3, r7
 8000e40:	4a63      	ldr	r2, [pc, #396]	; (8000fd0 <__aeabi_fsub+0x334>)
 8000e42:	1a24      	subs	r4, r4, r0
 8000e44:	4013      	ands	r3, r2
 8000e46:	e76f      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000e48:	2900      	cmp	r1, #0
 8000e4a:	d16c      	bne.n	8000f26 <__aeabi_fsub+0x28a>
 8000e4c:	1c61      	adds	r1, r4, #1
 8000e4e:	b2c8      	uxtb	r0, r1
 8000e50:	2801      	cmp	r0, #1
 8000e52:	dd4e      	ble.n	8000ef2 <__aeabi_fsub+0x256>
 8000e54:	29ff      	cmp	r1, #255	; 0xff
 8000e56:	d049      	beq.n	8000eec <__aeabi_fsub+0x250>
 8000e58:	199b      	adds	r3, r3, r6
 8000e5a:	085b      	lsrs	r3, r3, #1
 8000e5c:	000c      	movs	r4, r1
 8000e5e:	e763      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000e60:	2aff      	cmp	r2, #255	; 0xff
 8000e62:	d041      	beq.n	8000ee8 <__aeabi_fsub+0x24c>
 8000e64:	000a      	movs	r2, r1
 8000e66:	e781      	b.n	8000d6c <__aeabi_fsub+0xd0>
 8000e68:	2601      	movs	r6, #1
 8000e6a:	1b9b      	subs	r3, r3, r6
 8000e6c:	e789      	b.n	8000d82 <__aeabi_fsub+0xe6>
 8000e6e:	2c00      	cmp	r4, #0
 8000e70:	d01c      	beq.n	8000eac <__aeabi_fsub+0x210>
 8000e72:	28ff      	cmp	r0, #255	; 0xff
 8000e74:	d021      	beq.n	8000eba <__aeabi_fsub+0x21e>
 8000e76:	2480      	movs	r4, #128	; 0x80
 8000e78:	04e4      	lsls	r4, r4, #19
 8000e7a:	4252      	negs	r2, r2
 8000e7c:	4323      	orrs	r3, r4
 8000e7e:	2a1b      	cmp	r2, #27
 8000e80:	dd00      	ble.n	8000e84 <__aeabi_fsub+0x1e8>
 8000e82:	e096      	b.n	8000fb2 <__aeabi_fsub+0x316>
 8000e84:	001c      	movs	r4, r3
 8000e86:	2520      	movs	r5, #32
 8000e88:	40d4      	lsrs	r4, r2
 8000e8a:	1aaa      	subs	r2, r5, r2
 8000e8c:	4093      	lsls	r3, r2
 8000e8e:	1e5a      	subs	r2, r3, #1
 8000e90:	4193      	sbcs	r3, r2
 8000e92:	4323      	orrs	r3, r4
 8000e94:	1af3      	subs	r3, r6, r3
 8000e96:	0004      	movs	r4, r0
 8000e98:	000d      	movs	r5, r1
 8000e9a:	e72d      	b.n	8000cf8 <__aeabi_fsub+0x5c>
 8000e9c:	2f00      	cmp	r7, #0
 8000e9e:	d000      	beq.n	8000ea2 <__aeabi_fsub+0x206>
 8000ea0:	e72e      	b.n	8000d00 <__aeabi_fsub+0x64>
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	2400      	movs	r4, #0
 8000ea6:	e7a9      	b.n	8000dfc <__aeabi_fsub+0x160>
 8000ea8:	000c      	movs	r4, r1
 8000eaa:	e73d      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d058      	beq.n	8000f62 <__aeabi_fsub+0x2c6>
 8000eb0:	43d2      	mvns	r2, r2
 8000eb2:	2a00      	cmp	r2, #0
 8000eb4:	d0ee      	beq.n	8000e94 <__aeabi_fsub+0x1f8>
 8000eb6:	28ff      	cmp	r0, #255	; 0xff
 8000eb8:	d1e1      	bne.n	8000e7e <__aeabi_fsub+0x1e2>
 8000eba:	0033      	movs	r3, r6
 8000ebc:	24ff      	movs	r4, #255	; 0xff
 8000ebe:	000d      	movs	r5, r1
 8000ec0:	e732      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000ec2:	29ff      	cmp	r1, #255	; 0xff
 8000ec4:	d010      	beq.n	8000ee8 <__aeabi_fsub+0x24c>
 8000ec6:	0001      	movs	r1, r0
 8000ec8:	e778      	b.n	8000dbc <__aeabi_fsub+0x120>
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d06e      	beq.n	8000fac <__aeabi_fsub+0x310>
 8000ece:	24ff      	movs	r4, #255	; 0xff
 8000ed0:	2e00      	cmp	r6, #0
 8000ed2:	d100      	bne.n	8000ed6 <__aeabi_fsub+0x23a>
 8000ed4:	e728      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000ed6:	2280      	movs	r2, #128	; 0x80
 8000ed8:	4651      	mov	r1, sl
 8000eda:	03d2      	lsls	r2, r2, #15
 8000edc:	4211      	tst	r1, r2
 8000ede:	d003      	beq.n	8000ee8 <__aeabi_fsub+0x24c>
 8000ee0:	4661      	mov	r1, ip
 8000ee2:	4211      	tst	r1, r2
 8000ee4:	d100      	bne.n	8000ee8 <__aeabi_fsub+0x24c>
 8000ee6:	0033      	movs	r3, r6
 8000ee8:	24ff      	movs	r4, #255	; 0xff
 8000eea:	e71d      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000eec:	24ff      	movs	r4, #255	; 0xff
 8000eee:	2300      	movs	r3, #0
 8000ef0:	e72c      	b.n	8000d4c <__aeabi_fsub+0xb0>
 8000ef2:	2c00      	cmp	r4, #0
 8000ef4:	d1e9      	bne.n	8000eca <__aeabi_fsub+0x22e>
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d063      	beq.n	8000fc2 <__aeabi_fsub+0x326>
 8000efa:	2e00      	cmp	r6, #0
 8000efc:	d100      	bne.n	8000f00 <__aeabi_fsub+0x264>
 8000efe:	e713      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000f00:	199b      	adds	r3, r3, r6
 8000f02:	015a      	lsls	r2, r3, #5
 8000f04:	d400      	bmi.n	8000f08 <__aeabi_fsub+0x26c>
 8000f06:	e73e      	b.n	8000d86 <__aeabi_fsub+0xea>
 8000f08:	4a31      	ldr	r2, [pc, #196]	; (8000fd0 <__aeabi_fsub+0x334>)
 8000f0a:	000c      	movs	r4, r1
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	e70b      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000f10:	2c00      	cmp	r4, #0
 8000f12:	d11e      	bne.n	8000f52 <__aeabi_fsub+0x2b6>
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d12f      	bne.n	8000f78 <__aeabi_fsub+0x2dc>
 8000f18:	2e00      	cmp	r6, #0
 8000f1a:	d04f      	beq.n	8000fbc <__aeabi_fsub+0x320>
 8000f1c:	0033      	movs	r3, r6
 8000f1e:	000d      	movs	r5, r1
 8000f20:	e702      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000f22:	2601      	movs	r6, #1
 8000f24:	e755      	b.n	8000dd2 <__aeabi_fsub+0x136>
 8000f26:	2c00      	cmp	r4, #0
 8000f28:	d11f      	bne.n	8000f6a <__aeabi_fsub+0x2ce>
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d043      	beq.n	8000fb6 <__aeabi_fsub+0x31a>
 8000f2e:	43c9      	mvns	r1, r1
 8000f30:	2900      	cmp	r1, #0
 8000f32:	d00b      	beq.n	8000f4c <__aeabi_fsub+0x2b0>
 8000f34:	28ff      	cmp	r0, #255	; 0xff
 8000f36:	d039      	beq.n	8000fac <__aeabi_fsub+0x310>
 8000f38:	291b      	cmp	r1, #27
 8000f3a:	dc44      	bgt.n	8000fc6 <__aeabi_fsub+0x32a>
 8000f3c:	001c      	movs	r4, r3
 8000f3e:	2720      	movs	r7, #32
 8000f40:	40cc      	lsrs	r4, r1
 8000f42:	1a79      	subs	r1, r7, r1
 8000f44:	408b      	lsls	r3, r1
 8000f46:	1e59      	subs	r1, r3, #1
 8000f48:	418b      	sbcs	r3, r1
 8000f4a:	4323      	orrs	r3, r4
 8000f4c:	199b      	adds	r3, r3, r6
 8000f4e:	0004      	movs	r4, r0
 8000f50:	e740      	b.n	8000dd4 <__aeabi_fsub+0x138>
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d11a      	bne.n	8000f8c <__aeabi_fsub+0x2f0>
 8000f56:	2e00      	cmp	r6, #0
 8000f58:	d124      	bne.n	8000fa4 <__aeabi_fsub+0x308>
 8000f5a:	2780      	movs	r7, #128	; 0x80
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	03ff      	lsls	r7, r7, #15
 8000f60:	e71b      	b.n	8000d9a <__aeabi_fsub+0xfe>
 8000f62:	0033      	movs	r3, r6
 8000f64:	0004      	movs	r4, r0
 8000f66:	000d      	movs	r5, r1
 8000f68:	e6de      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000f6a:	28ff      	cmp	r0, #255	; 0xff
 8000f6c:	d01e      	beq.n	8000fac <__aeabi_fsub+0x310>
 8000f6e:	2480      	movs	r4, #128	; 0x80
 8000f70:	04e4      	lsls	r4, r4, #19
 8000f72:	4249      	negs	r1, r1
 8000f74:	4323      	orrs	r3, r4
 8000f76:	e7df      	b.n	8000f38 <__aeabi_fsub+0x29c>
 8000f78:	2e00      	cmp	r6, #0
 8000f7a:	d100      	bne.n	8000f7e <__aeabi_fsub+0x2e2>
 8000f7c:	e6d4      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000f7e:	1b9f      	subs	r7, r3, r6
 8000f80:	017a      	lsls	r2, r7, #5
 8000f82:	d400      	bmi.n	8000f86 <__aeabi_fsub+0x2ea>
 8000f84:	e737      	b.n	8000df6 <__aeabi_fsub+0x15a>
 8000f86:	1af3      	subs	r3, r6, r3
 8000f88:	000d      	movs	r5, r1
 8000f8a:	e6cd      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000f8c:	24ff      	movs	r4, #255	; 0xff
 8000f8e:	2e00      	cmp	r6, #0
 8000f90:	d100      	bne.n	8000f94 <__aeabi_fsub+0x2f8>
 8000f92:	e6c9      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000f94:	2280      	movs	r2, #128	; 0x80
 8000f96:	4650      	mov	r0, sl
 8000f98:	03d2      	lsls	r2, r2, #15
 8000f9a:	4210      	tst	r0, r2
 8000f9c:	d0a4      	beq.n	8000ee8 <__aeabi_fsub+0x24c>
 8000f9e:	4660      	mov	r0, ip
 8000fa0:	4210      	tst	r0, r2
 8000fa2:	d1a1      	bne.n	8000ee8 <__aeabi_fsub+0x24c>
 8000fa4:	0033      	movs	r3, r6
 8000fa6:	000d      	movs	r5, r1
 8000fa8:	24ff      	movs	r4, #255	; 0xff
 8000faa:	e6bd      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000fac:	0033      	movs	r3, r6
 8000fae:	24ff      	movs	r4, #255	; 0xff
 8000fb0:	e6ba      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e76e      	b.n	8000e94 <__aeabi_fsub+0x1f8>
 8000fb6:	0033      	movs	r3, r6
 8000fb8:	0004      	movs	r4, r0
 8000fba:	e6b5      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000fbc:	2700      	movs	r7, #0
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	e71c      	b.n	8000dfc <__aeabi_fsub+0x160>
 8000fc2:	0033      	movs	r3, r6
 8000fc4:	e6b0      	b.n	8000d28 <__aeabi_fsub+0x8c>
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e7c0      	b.n	8000f4c <__aeabi_fsub+0x2b0>
 8000fca:	46c0      	nop			; (mov r8, r8)
 8000fcc:	7dffffff 	.word	0x7dffffff
 8000fd0:	fbffffff 	.word	0xfbffffff

08000fd4 <__aeabi_i2f>:
 8000fd4:	b570      	push	{r4, r5, r6, lr}
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	d030      	beq.n	800103c <__aeabi_i2f+0x68>
 8000fda:	17c3      	asrs	r3, r0, #31
 8000fdc:	18c4      	adds	r4, r0, r3
 8000fde:	405c      	eors	r4, r3
 8000fe0:	0fc5      	lsrs	r5, r0, #31
 8000fe2:	0020      	movs	r0, r4
 8000fe4:	f001 feca 	bl	8002d7c <__clzsi2>
 8000fe8:	239e      	movs	r3, #158	; 0x9e
 8000fea:	1a1b      	subs	r3, r3, r0
 8000fec:	2b96      	cmp	r3, #150	; 0x96
 8000fee:	dc0d      	bgt.n	800100c <__aeabi_i2f+0x38>
 8000ff0:	2296      	movs	r2, #150	; 0x96
 8000ff2:	1ad2      	subs	r2, r2, r3
 8000ff4:	4094      	lsls	r4, r2
 8000ff6:	002a      	movs	r2, r5
 8000ff8:	0264      	lsls	r4, r4, #9
 8000ffa:	0a64      	lsrs	r4, r4, #9
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	0264      	lsls	r4, r4, #9
 8001000:	05db      	lsls	r3, r3, #23
 8001002:	0a60      	lsrs	r0, r4, #9
 8001004:	07d2      	lsls	r2, r2, #31
 8001006:	4318      	orrs	r0, r3
 8001008:	4310      	orrs	r0, r2
 800100a:	bd70      	pop	{r4, r5, r6, pc}
 800100c:	2b99      	cmp	r3, #153	; 0x99
 800100e:	dc19      	bgt.n	8001044 <__aeabi_i2f+0x70>
 8001010:	2299      	movs	r2, #153	; 0x99
 8001012:	1ad2      	subs	r2, r2, r3
 8001014:	2a00      	cmp	r2, #0
 8001016:	dd29      	ble.n	800106c <__aeabi_i2f+0x98>
 8001018:	4094      	lsls	r4, r2
 800101a:	0022      	movs	r2, r4
 800101c:	4c14      	ldr	r4, [pc, #80]	; (8001070 <__aeabi_i2f+0x9c>)
 800101e:	4014      	ands	r4, r2
 8001020:	0751      	lsls	r1, r2, #29
 8001022:	d004      	beq.n	800102e <__aeabi_i2f+0x5a>
 8001024:	210f      	movs	r1, #15
 8001026:	400a      	ands	r2, r1
 8001028:	2a04      	cmp	r2, #4
 800102a:	d000      	beq.n	800102e <__aeabi_i2f+0x5a>
 800102c:	3404      	adds	r4, #4
 800102e:	0162      	lsls	r2, r4, #5
 8001030:	d413      	bmi.n	800105a <__aeabi_i2f+0x86>
 8001032:	01a4      	lsls	r4, r4, #6
 8001034:	0a64      	lsrs	r4, r4, #9
 8001036:	b2db      	uxtb	r3, r3
 8001038:	002a      	movs	r2, r5
 800103a:	e7e0      	b.n	8000ffe <__aeabi_i2f+0x2a>
 800103c:	2200      	movs	r2, #0
 800103e:	2300      	movs	r3, #0
 8001040:	2400      	movs	r4, #0
 8001042:	e7dc      	b.n	8000ffe <__aeabi_i2f+0x2a>
 8001044:	2205      	movs	r2, #5
 8001046:	0021      	movs	r1, r4
 8001048:	1a12      	subs	r2, r2, r0
 800104a:	40d1      	lsrs	r1, r2
 800104c:	22b9      	movs	r2, #185	; 0xb9
 800104e:	1ad2      	subs	r2, r2, r3
 8001050:	4094      	lsls	r4, r2
 8001052:	1e62      	subs	r2, r4, #1
 8001054:	4194      	sbcs	r4, r2
 8001056:	430c      	orrs	r4, r1
 8001058:	e7da      	b.n	8001010 <__aeabi_i2f+0x3c>
 800105a:	4b05      	ldr	r3, [pc, #20]	; (8001070 <__aeabi_i2f+0x9c>)
 800105c:	002a      	movs	r2, r5
 800105e:	401c      	ands	r4, r3
 8001060:	239f      	movs	r3, #159	; 0x9f
 8001062:	01a4      	lsls	r4, r4, #6
 8001064:	1a1b      	subs	r3, r3, r0
 8001066:	0a64      	lsrs	r4, r4, #9
 8001068:	b2db      	uxtb	r3, r3
 800106a:	e7c8      	b.n	8000ffe <__aeabi_i2f+0x2a>
 800106c:	0022      	movs	r2, r4
 800106e:	e7d5      	b.n	800101c <__aeabi_i2f+0x48>
 8001070:	fbffffff 	.word	0xfbffffff

08001074 <__aeabi_dadd>:
 8001074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001076:	4645      	mov	r5, r8
 8001078:	46de      	mov	lr, fp
 800107a:	4657      	mov	r7, sl
 800107c:	464e      	mov	r6, r9
 800107e:	030c      	lsls	r4, r1, #12
 8001080:	b5e0      	push	{r5, r6, r7, lr}
 8001082:	004e      	lsls	r6, r1, #1
 8001084:	0fc9      	lsrs	r1, r1, #31
 8001086:	4688      	mov	r8, r1
 8001088:	000d      	movs	r5, r1
 800108a:	0a61      	lsrs	r1, r4, #9
 800108c:	0f44      	lsrs	r4, r0, #29
 800108e:	430c      	orrs	r4, r1
 8001090:	00c7      	lsls	r7, r0, #3
 8001092:	0319      	lsls	r1, r3, #12
 8001094:	0058      	lsls	r0, r3, #1
 8001096:	0fdb      	lsrs	r3, r3, #31
 8001098:	469b      	mov	fp, r3
 800109a:	0a4b      	lsrs	r3, r1, #9
 800109c:	0f51      	lsrs	r1, r2, #29
 800109e:	430b      	orrs	r3, r1
 80010a0:	0d76      	lsrs	r6, r6, #21
 80010a2:	0d40      	lsrs	r0, r0, #21
 80010a4:	0019      	movs	r1, r3
 80010a6:	00d2      	lsls	r2, r2, #3
 80010a8:	45d8      	cmp	r8, fp
 80010aa:	d100      	bne.n	80010ae <__aeabi_dadd+0x3a>
 80010ac:	e0ae      	b.n	800120c <__aeabi_dadd+0x198>
 80010ae:	1a35      	subs	r5, r6, r0
 80010b0:	2d00      	cmp	r5, #0
 80010b2:	dc00      	bgt.n	80010b6 <__aeabi_dadd+0x42>
 80010b4:	e0f6      	b.n	80012a4 <__aeabi_dadd+0x230>
 80010b6:	2800      	cmp	r0, #0
 80010b8:	d10f      	bne.n	80010da <__aeabi_dadd+0x66>
 80010ba:	4313      	orrs	r3, r2
 80010bc:	d100      	bne.n	80010c0 <__aeabi_dadd+0x4c>
 80010be:	e0db      	b.n	8001278 <__aeabi_dadd+0x204>
 80010c0:	1e6b      	subs	r3, r5, #1
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d000      	beq.n	80010c8 <__aeabi_dadd+0x54>
 80010c6:	e137      	b.n	8001338 <__aeabi_dadd+0x2c4>
 80010c8:	1aba      	subs	r2, r7, r2
 80010ca:	4297      	cmp	r7, r2
 80010cc:	41bf      	sbcs	r7, r7
 80010ce:	1a64      	subs	r4, r4, r1
 80010d0:	427f      	negs	r7, r7
 80010d2:	1be4      	subs	r4, r4, r7
 80010d4:	2601      	movs	r6, #1
 80010d6:	0017      	movs	r7, r2
 80010d8:	e024      	b.n	8001124 <__aeabi_dadd+0xb0>
 80010da:	4bc6      	ldr	r3, [pc, #792]	; (80013f4 <__aeabi_dadd+0x380>)
 80010dc:	429e      	cmp	r6, r3
 80010de:	d04d      	beq.n	800117c <__aeabi_dadd+0x108>
 80010e0:	2380      	movs	r3, #128	; 0x80
 80010e2:	041b      	lsls	r3, r3, #16
 80010e4:	4319      	orrs	r1, r3
 80010e6:	2d38      	cmp	r5, #56	; 0x38
 80010e8:	dd00      	ble.n	80010ec <__aeabi_dadd+0x78>
 80010ea:	e107      	b.n	80012fc <__aeabi_dadd+0x288>
 80010ec:	2d1f      	cmp	r5, #31
 80010ee:	dd00      	ble.n	80010f2 <__aeabi_dadd+0x7e>
 80010f0:	e138      	b.n	8001364 <__aeabi_dadd+0x2f0>
 80010f2:	2020      	movs	r0, #32
 80010f4:	1b43      	subs	r3, r0, r5
 80010f6:	469a      	mov	sl, r3
 80010f8:	000b      	movs	r3, r1
 80010fa:	4650      	mov	r0, sl
 80010fc:	4083      	lsls	r3, r0
 80010fe:	4699      	mov	r9, r3
 8001100:	0013      	movs	r3, r2
 8001102:	4648      	mov	r0, r9
 8001104:	40eb      	lsrs	r3, r5
 8001106:	4318      	orrs	r0, r3
 8001108:	0003      	movs	r3, r0
 800110a:	4650      	mov	r0, sl
 800110c:	4082      	lsls	r2, r0
 800110e:	1e50      	subs	r0, r2, #1
 8001110:	4182      	sbcs	r2, r0
 8001112:	40e9      	lsrs	r1, r5
 8001114:	431a      	orrs	r2, r3
 8001116:	1aba      	subs	r2, r7, r2
 8001118:	1a61      	subs	r1, r4, r1
 800111a:	4297      	cmp	r7, r2
 800111c:	41a4      	sbcs	r4, r4
 800111e:	0017      	movs	r7, r2
 8001120:	4264      	negs	r4, r4
 8001122:	1b0c      	subs	r4, r1, r4
 8001124:	0223      	lsls	r3, r4, #8
 8001126:	d562      	bpl.n	80011ee <__aeabi_dadd+0x17a>
 8001128:	0264      	lsls	r4, r4, #9
 800112a:	0a65      	lsrs	r5, r4, #9
 800112c:	2d00      	cmp	r5, #0
 800112e:	d100      	bne.n	8001132 <__aeabi_dadd+0xbe>
 8001130:	e0df      	b.n	80012f2 <__aeabi_dadd+0x27e>
 8001132:	0028      	movs	r0, r5
 8001134:	f001 fe22 	bl	8002d7c <__clzsi2>
 8001138:	0003      	movs	r3, r0
 800113a:	3b08      	subs	r3, #8
 800113c:	2b1f      	cmp	r3, #31
 800113e:	dd00      	ble.n	8001142 <__aeabi_dadd+0xce>
 8001140:	e0d2      	b.n	80012e8 <__aeabi_dadd+0x274>
 8001142:	2220      	movs	r2, #32
 8001144:	003c      	movs	r4, r7
 8001146:	1ad2      	subs	r2, r2, r3
 8001148:	409d      	lsls	r5, r3
 800114a:	40d4      	lsrs	r4, r2
 800114c:	409f      	lsls	r7, r3
 800114e:	4325      	orrs	r5, r4
 8001150:	429e      	cmp	r6, r3
 8001152:	dd00      	ble.n	8001156 <__aeabi_dadd+0xe2>
 8001154:	e0c4      	b.n	80012e0 <__aeabi_dadd+0x26c>
 8001156:	1b9e      	subs	r6, r3, r6
 8001158:	1c73      	adds	r3, r6, #1
 800115a:	2b1f      	cmp	r3, #31
 800115c:	dd00      	ble.n	8001160 <__aeabi_dadd+0xec>
 800115e:	e0f1      	b.n	8001344 <__aeabi_dadd+0x2d0>
 8001160:	2220      	movs	r2, #32
 8001162:	0038      	movs	r0, r7
 8001164:	0029      	movs	r1, r5
 8001166:	1ad2      	subs	r2, r2, r3
 8001168:	40d8      	lsrs	r0, r3
 800116a:	4091      	lsls	r1, r2
 800116c:	4097      	lsls	r7, r2
 800116e:	002c      	movs	r4, r5
 8001170:	4301      	orrs	r1, r0
 8001172:	1e78      	subs	r0, r7, #1
 8001174:	4187      	sbcs	r7, r0
 8001176:	40dc      	lsrs	r4, r3
 8001178:	2600      	movs	r6, #0
 800117a:	430f      	orrs	r7, r1
 800117c:	077b      	lsls	r3, r7, #29
 800117e:	d009      	beq.n	8001194 <__aeabi_dadd+0x120>
 8001180:	230f      	movs	r3, #15
 8001182:	403b      	ands	r3, r7
 8001184:	2b04      	cmp	r3, #4
 8001186:	d005      	beq.n	8001194 <__aeabi_dadd+0x120>
 8001188:	1d3b      	adds	r3, r7, #4
 800118a:	42bb      	cmp	r3, r7
 800118c:	41bf      	sbcs	r7, r7
 800118e:	427f      	negs	r7, r7
 8001190:	19e4      	adds	r4, r4, r7
 8001192:	001f      	movs	r7, r3
 8001194:	0223      	lsls	r3, r4, #8
 8001196:	d52c      	bpl.n	80011f2 <__aeabi_dadd+0x17e>
 8001198:	4b96      	ldr	r3, [pc, #600]	; (80013f4 <__aeabi_dadd+0x380>)
 800119a:	3601      	adds	r6, #1
 800119c:	429e      	cmp	r6, r3
 800119e:	d100      	bne.n	80011a2 <__aeabi_dadd+0x12e>
 80011a0:	e09a      	b.n	80012d8 <__aeabi_dadd+0x264>
 80011a2:	4645      	mov	r5, r8
 80011a4:	4b94      	ldr	r3, [pc, #592]	; (80013f8 <__aeabi_dadd+0x384>)
 80011a6:	08ff      	lsrs	r7, r7, #3
 80011a8:	401c      	ands	r4, r3
 80011aa:	0760      	lsls	r0, r4, #29
 80011ac:	0576      	lsls	r6, r6, #21
 80011ae:	0264      	lsls	r4, r4, #9
 80011b0:	4307      	orrs	r7, r0
 80011b2:	0b24      	lsrs	r4, r4, #12
 80011b4:	0d76      	lsrs	r6, r6, #21
 80011b6:	2100      	movs	r1, #0
 80011b8:	0324      	lsls	r4, r4, #12
 80011ba:	0b23      	lsrs	r3, r4, #12
 80011bc:	0d0c      	lsrs	r4, r1, #20
 80011be:	4a8f      	ldr	r2, [pc, #572]	; (80013fc <__aeabi_dadd+0x388>)
 80011c0:	0524      	lsls	r4, r4, #20
 80011c2:	431c      	orrs	r4, r3
 80011c4:	4014      	ands	r4, r2
 80011c6:	0533      	lsls	r3, r6, #20
 80011c8:	4323      	orrs	r3, r4
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	07ed      	lsls	r5, r5, #31
 80011ce:	085b      	lsrs	r3, r3, #1
 80011d0:	432b      	orrs	r3, r5
 80011d2:	0038      	movs	r0, r7
 80011d4:	0019      	movs	r1, r3
 80011d6:	bc3c      	pop	{r2, r3, r4, r5}
 80011d8:	4690      	mov	r8, r2
 80011da:	4699      	mov	r9, r3
 80011dc:	46a2      	mov	sl, r4
 80011de:	46ab      	mov	fp, r5
 80011e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011e2:	4664      	mov	r4, ip
 80011e4:	4304      	orrs	r4, r0
 80011e6:	d100      	bne.n	80011ea <__aeabi_dadd+0x176>
 80011e8:	e211      	b.n	800160e <__aeabi_dadd+0x59a>
 80011ea:	0004      	movs	r4, r0
 80011ec:	4667      	mov	r7, ip
 80011ee:	077b      	lsls	r3, r7, #29
 80011f0:	d1c6      	bne.n	8001180 <__aeabi_dadd+0x10c>
 80011f2:	4645      	mov	r5, r8
 80011f4:	0760      	lsls	r0, r4, #29
 80011f6:	08ff      	lsrs	r7, r7, #3
 80011f8:	4307      	orrs	r7, r0
 80011fa:	08e4      	lsrs	r4, r4, #3
 80011fc:	4b7d      	ldr	r3, [pc, #500]	; (80013f4 <__aeabi_dadd+0x380>)
 80011fe:	429e      	cmp	r6, r3
 8001200:	d030      	beq.n	8001264 <__aeabi_dadd+0x1f0>
 8001202:	0324      	lsls	r4, r4, #12
 8001204:	0576      	lsls	r6, r6, #21
 8001206:	0b24      	lsrs	r4, r4, #12
 8001208:	0d76      	lsrs	r6, r6, #21
 800120a:	e7d4      	b.n	80011b6 <__aeabi_dadd+0x142>
 800120c:	1a33      	subs	r3, r6, r0
 800120e:	469a      	mov	sl, r3
 8001210:	2b00      	cmp	r3, #0
 8001212:	dd78      	ble.n	8001306 <__aeabi_dadd+0x292>
 8001214:	2800      	cmp	r0, #0
 8001216:	d031      	beq.n	800127c <__aeabi_dadd+0x208>
 8001218:	4876      	ldr	r0, [pc, #472]	; (80013f4 <__aeabi_dadd+0x380>)
 800121a:	4286      	cmp	r6, r0
 800121c:	d0ae      	beq.n	800117c <__aeabi_dadd+0x108>
 800121e:	2080      	movs	r0, #128	; 0x80
 8001220:	0400      	lsls	r0, r0, #16
 8001222:	4301      	orrs	r1, r0
 8001224:	4653      	mov	r3, sl
 8001226:	2b38      	cmp	r3, #56	; 0x38
 8001228:	dc00      	bgt.n	800122c <__aeabi_dadd+0x1b8>
 800122a:	e0e9      	b.n	8001400 <__aeabi_dadd+0x38c>
 800122c:	430a      	orrs	r2, r1
 800122e:	1e51      	subs	r1, r2, #1
 8001230:	418a      	sbcs	r2, r1
 8001232:	2100      	movs	r1, #0
 8001234:	19d2      	adds	r2, r2, r7
 8001236:	42ba      	cmp	r2, r7
 8001238:	41bf      	sbcs	r7, r7
 800123a:	1909      	adds	r1, r1, r4
 800123c:	427c      	negs	r4, r7
 800123e:	0017      	movs	r7, r2
 8001240:	190c      	adds	r4, r1, r4
 8001242:	0223      	lsls	r3, r4, #8
 8001244:	d5d3      	bpl.n	80011ee <__aeabi_dadd+0x17a>
 8001246:	4b6b      	ldr	r3, [pc, #428]	; (80013f4 <__aeabi_dadd+0x380>)
 8001248:	3601      	adds	r6, #1
 800124a:	429e      	cmp	r6, r3
 800124c:	d100      	bne.n	8001250 <__aeabi_dadd+0x1dc>
 800124e:	e13a      	b.n	80014c6 <__aeabi_dadd+0x452>
 8001250:	2001      	movs	r0, #1
 8001252:	4b69      	ldr	r3, [pc, #420]	; (80013f8 <__aeabi_dadd+0x384>)
 8001254:	401c      	ands	r4, r3
 8001256:	087b      	lsrs	r3, r7, #1
 8001258:	4007      	ands	r7, r0
 800125a:	431f      	orrs	r7, r3
 800125c:	07e0      	lsls	r0, r4, #31
 800125e:	4307      	orrs	r7, r0
 8001260:	0864      	lsrs	r4, r4, #1
 8001262:	e78b      	b.n	800117c <__aeabi_dadd+0x108>
 8001264:	0023      	movs	r3, r4
 8001266:	433b      	orrs	r3, r7
 8001268:	d100      	bne.n	800126c <__aeabi_dadd+0x1f8>
 800126a:	e1cb      	b.n	8001604 <__aeabi_dadd+0x590>
 800126c:	2280      	movs	r2, #128	; 0x80
 800126e:	0312      	lsls	r2, r2, #12
 8001270:	4314      	orrs	r4, r2
 8001272:	0324      	lsls	r4, r4, #12
 8001274:	0b24      	lsrs	r4, r4, #12
 8001276:	e79e      	b.n	80011b6 <__aeabi_dadd+0x142>
 8001278:	002e      	movs	r6, r5
 800127a:	e77f      	b.n	800117c <__aeabi_dadd+0x108>
 800127c:	0008      	movs	r0, r1
 800127e:	4310      	orrs	r0, r2
 8001280:	d100      	bne.n	8001284 <__aeabi_dadd+0x210>
 8001282:	e0b4      	b.n	80013ee <__aeabi_dadd+0x37a>
 8001284:	1e58      	subs	r0, r3, #1
 8001286:	2800      	cmp	r0, #0
 8001288:	d000      	beq.n	800128c <__aeabi_dadd+0x218>
 800128a:	e0de      	b.n	800144a <__aeabi_dadd+0x3d6>
 800128c:	18ba      	adds	r2, r7, r2
 800128e:	42ba      	cmp	r2, r7
 8001290:	419b      	sbcs	r3, r3
 8001292:	1864      	adds	r4, r4, r1
 8001294:	425b      	negs	r3, r3
 8001296:	18e4      	adds	r4, r4, r3
 8001298:	0017      	movs	r7, r2
 800129a:	2601      	movs	r6, #1
 800129c:	0223      	lsls	r3, r4, #8
 800129e:	d5a6      	bpl.n	80011ee <__aeabi_dadd+0x17a>
 80012a0:	2602      	movs	r6, #2
 80012a2:	e7d5      	b.n	8001250 <__aeabi_dadd+0x1dc>
 80012a4:	2d00      	cmp	r5, #0
 80012a6:	d16e      	bne.n	8001386 <__aeabi_dadd+0x312>
 80012a8:	1c70      	adds	r0, r6, #1
 80012aa:	0540      	lsls	r0, r0, #21
 80012ac:	0d40      	lsrs	r0, r0, #21
 80012ae:	2801      	cmp	r0, #1
 80012b0:	dc00      	bgt.n	80012b4 <__aeabi_dadd+0x240>
 80012b2:	e0f9      	b.n	80014a8 <__aeabi_dadd+0x434>
 80012b4:	1ab8      	subs	r0, r7, r2
 80012b6:	4684      	mov	ip, r0
 80012b8:	4287      	cmp	r7, r0
 80012ba:	4180      	sbcs	r0, r0
 80012bc:	1ae5      	subs	r5, r4, r3
 80012be:	4240      	negs	r0, r0
 80012c0:	1a2d      	subs	r5, r5, r0
 80012c2:	0228      	lsls	r0, r5, #8
 80012c4:	d400      	bmi.n	80012c8 <__aeabi_dadd+0x254>
 80012c6:	e089      	b.n	80013dc <__aeabi_dadd+0x368>
 80012c8:	1bd7      	subs	r7, r2, r7
 80012ca:	42ba      	cmp	r2, r7
 80012cc:	4192      	sbcs	r2, r2
 80012ce:	1b1c      	subs	r4, r3, r4
 80012d0:	4252      	negs	r2, r2
 80012d2:	1aa5      	subs	r5, r4, r2
 80012d4:	46d8      	mov	r8, fp
 80012d6:	e729      	b.n	800112c <__aeabi_dadd+0xb8>
 80012d8:	4645      	mov	r5, r8
 80012da:	2400      	movs	r4, #0
 80012dc:	2700      	movs	r7, #0
 80012de:	e76a      	b.n	80011b6 <__aeabi_dadd+0x142>
 80012e0:	4c45      	ldr	r4, [pc, #276]	; (80013f8 <__aeabi_dadd+0x384>)
 80012e2:	1af6      	subs	r6, r6, r3
 80012e4:	402c      	ands	r4, r5
 80012e6:	e749      	b.n	800117c <__aeabi_dadd+0x108>
 80012e8:	003d      	movs	r5, r7
 80012ea:	3828      	subs	r0, #40	; 0x28
 80012ec:	4085      	lsls	r5, r0
 80012ee:	2700      	movs	r7, #0
 80012f0:	e72e      	b.n	8001150 <__aeabi_dadd+0xdc>
 80012f2:	0038      	movs	r0, r7
 80012f4:	f001 fd42 	bl	8002d7c <__clzsi2>
 80012f8:	3020      	adds	r0, #32
 80012fa:	e71d      	b.n	8001138 <__aeabi_dadd+0xc4>
 80012fc:	430a      	orrs	r2, r1
 80012fe:	1e51      	subs	r1, r2, #1
 8001300:	418a      	sbcs	r2, r1
 8001302:	2100      	movs	r1, #0
 8001304:	e707      	b.n	8001116 <__aeabi_dadd+0xa2>
 8001306:	2b00      	cmp	r3, #0
 8001308:	d000      	beq.n	800130c <__aeabi_dadd+0x298>
 800130a:	e0f3      	b.n	80014f4 <__aeabi_dadd+0x480>
 800130c:	1c70      	adds	r0, r6, #1
 800130e:	0543      	lsls	r3, r0, #21
 8001310:	0d5b      	lsrs	r3, r3, #21
 8001312:	2b01      	cmp	r3, #1
 8001314:	dc00      	bgt.n	8001318 <__aeabi_dadd+0x2a4>
 8001316:	e0ad      	b.n	8001474 <__aeabi_dadd+0x400>
 8001318:	4b36      	ldr	r3, [pc, #216]	; (80013f4 <__aeabi_dadd+0x380>)
 800131a:	4298      	cmp	r0, r3
 800131c:	d100      	bne.n	8001320 <__aeabi_dadd+0x2ac>
 800131e:	e0d1      	b.n	80014c4 <__aeabi_dadd+0x450>
 8001320:	18ba      	adds	r2, r7, r2
 8001322:	42ba      	cmp	r2, r7
 8001324:	41bf      	sbcs	r7, r7
 8001326:	1864      	adds	r4, r4, r1
 8001328:	427f      	negs	r7, r7
 800132a:	19e4      	adds	r4, r4, r7
 800132c:	07e7      	lsls	r7, r4, #31
 800132e:	0852      	lsrs	r2, r2, #1
 8001330:	4317      	orrs	r7, r2
 8001332:	0864      	lsrs	r4, r4, #1
 8001334:	0006      	movs	r6, r0
 8001336:	e721      	b.n	800117c <__aeabi_dadd+0x108>
 8001338:	482e      	ldr	r0, [pc, #184]	; (80013f4 <__aeabi_dadd+0x380>)
 800133a:	4285      	cmp	r5, r0
 800133c:	d100      	bne.n	8001340 <__aeabi_dadd+0x2cc>
 800133e:	e093      	b.n	8001468 <__aeabi_dadd+0x3f4>
 8001340:	001d      	movs	r5, r3
 8001342:	e6d0      	b.n	80010e6 <__aeabi_dadd+0x72>
 8001344:	0029      	movs	r1, r5
 8001346:	3e1f      	subs	r6, #31
 8001348:	40f1      	lsrs	r1, r6
 800134a:	2b20      	cmp	r3, #32
 800134c:	d100      	bne.n	8001350 <__aeabi_dadd+0x2dc>
 800134e:	e08d      	b.n	800146c <__aeabi_dadd+0x3f8>
 8001350:	2240      	movs	r2, #64	; 0x40
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	409d      	lsls	r5, r3
 8001356:	432f      	orrs	r7, r5
 8001358:	1e7d      	subs	r5, r7, #1
 800135a:	41af      	sbcs	r7, r5
 800135c:	2400      	movs	r4, #0
 800135e:	430f      	orrs	r7, r1
 8001360:	2600      	movs	r6, #0
 8001362:	e744      	b.n	80011ee <__aeabi_dadd+0x17a>
 8001364:	002b      	movs	r3, r5
 8001366:	0008      	movs	r0, r1
 8001368:	3b20      	subs	r3, #32
 800136a:	40d8      	lsrs	r0, r3
 800136c:	0003      	movs	r3, r0
 800136e:	2d20      	cmp	r5, #32
 8001370:	d100      	bne.n	8001374 <__aeabi_dadd+0x300>
 8001372:	e07d      	b.n	8001470 <__aeabi_dadd+0x3fc>
 8001374:	2040      	movs	r0, #64	; 0x40
 8001376:	1b45      	subs	r5, r0, r5
 8001378:	40a9      	lsls	r1, r5
 800137a:	430a      	orrs	r2, r1
 800137c:	1e51      	subs	r1, r2, #1
 800137e:	418a      	sbcs	r2, r1
 8001380:	2100      	movs	r1, #0
 8001382:	431a      	orrs	r2, r3
 8001384:	e6c7      	b.n	8001116 <__aeabi_dadd+0xa2>
 8001386:	2e00      	cmp	r6, #0
 8001388:	d050      	beq.n	800142c <__aeabi_dadd+0x3b8>
 800138a:	4e1a      	ldr	r6, [pc, #104]	; (80013f4 <__aeabi_dadd+0x380>)
 800138c:	42b0      	cmp	r0, r6
 800138e:	d057      	beq.n	8001440 <__aeabi_dadd+0x3cc>
 8001390:	2680      	movs	r6, #128	; 0x80
 8001392:	426b      	negs	r3, r5
 8001394:	4699      	mov	r9, r3
 8001396:	0436      	lsls	r6, r6, #16
 8001398:	4334      	orrs	r4, r6
 800139a:	464b      	mov	r3, r9
 800139c:	2b38      	cmp	r3, #56	; 0x38
 800139e:	dd00      	ble.n	80013a2 <__aeabi_dadd+0x32e>
 80013a0:	e0d6      	b.n	8001550 <__aeabi_dadd+0x4dc>
 80013a2:	2b1f      	cmp	r3, #31
 80013a4:	dd00      	ble.n	80013a8 <__aeabi_dadd+0x334>
 80013a6:	e135      	b.n	8001614 <__aeabi_dadd+0x5a0>
 80013a8:	2620      	movs	r6, #32
 80013aa:	1af5      	subs	r5, r6, r3
 80013ac:	0026      	movs	r6, r4
 80013ae:	40ae      	lsls	r6, r5
 80013b0:	46b2      	mov	sl, r6
 80013b2:	003e      	movs	r6, r7
 80013b4:	40de      	lsrs	r6, r3
 80013b6:	46ac      	mov	ip, r5
 80013b8:	0035      	movs	r5, r6
 80013ba:	4656      	mov	r6, sl
 80013bc:	432e      	orrs	r6, r5
 80013be:	4665      	mov	r5, ip
 80013c0:	40af      	lsls	r7, r5
 80013c2:	1e7d      	subs	r5, r7, #1
 80013c4:	41af      	sbcs	r7, r5
 80013c6:	40dc      	lsrs	r4, r3
 80013c8:	4337      	orrs	r7, r6
 80013ca:	1bd7      	subs	r7, r2, r7
 80013cc:	42ba      	cmp	r2, r7
 80013ce:	4192      	sbcs	r2, r2
 80013d0:	1b0c      	subs	r4, r1, r4
 80013d2:	4252      	negs	r2, r2
 80013d4:	1aa4      	subs	r4, r4, r2
 80013d6:	0006      	movs	r6, r0
 80013d8:	46d8      	mov	r8, fp
 80013da:	e6a3      	b.n	8001124 <__aeabi_dadd+0xb0>
 80013dc:	4664      	mov	r4, ip
 80013de:	4667      	mov	r7, ip
 80013e0:	432c      	orrs	r4, r5
 80013e2:	d000      	beq.n	80013e6 <__aeabi_dadd+0x372>
 80013e4:	e6a2      	b.n	800112c <__aeabi_dadd+0xb8>
 80013e6:	2500      	movs	r5, #0
 80013e8:	2600      	movs	r6, #0
 80013ea:	2700      	movs	r7, #0
 80013ec:	e706      	b.n	80011fc <__aeabi_dadd+0x188>
 80013ee:	001e      	movs	r6, r3
 80013f0:	e6c4      	b.n	800117c <__aeabi_dadd+0x108>
 80013f2:	46c0      	nop			; (mov r8, r8)
 80013f4:	000007ff 	.word	0x000007ff
 80013f8:	ff7fffff 	.word	0xff7fffff
 80013fc:	800fffff 	.word	0x800fffff
 8001400:	2b1f      	cmp	r3, #31
 8001402:	dc63      	bgt.n	80014cc <__aeabi_dadd+0x458>
 8001404:	2020      	movs	r0, #32
 8001406:	1ac3      	subs	r3, r0, r3
 8001408:	0008      	movs	r0, r1
 800140a:	4098      	lsls	r0, r3
 800140c:	469c      	mov	ip, r3
 800140e:	4683      	mov	fp, r0
 8001410:	4653      	mov	r3, sl
 8001412:	0010      	movs	r0, r2
 8001414:	40d8      	lsrs	r0, r3
 8001416:	0003      	movs	r3, r0
 8001418:	4658      	mov	r0, fp
 800141a:	4318      	orrs	r0, r3
 800141c:	4663      	mov	r3, ip
 800141e:	409a      	lsls	r2, r3
 8001420:	1e53      	subs	r3, r2, #1
 8001422:	419a      	sbcs	r2, r3
 8001424:	4653      	mov	r3, sl
 8001426:	4302      	orrs	r2, r0
 8001428:	40d9      	lsrs	r1, r3
 800142a:	e703      	b.n	8001234 <__aeabi_dadd+0x1c0>
 800142c:	0026      	movs	r6, r4
 800142e:	433e      	orrs	r6, r7
 8001430:	d006      	beq.n	8001440 <__aeabi_dadd+0x3cc>
 8001432:	43eb      	mvns	r3, r5
 8001434:	4699      	mov	r9, r3
 8001436:	2b00      	cmp	r3, #0
 8001438:	d0c7      	beq.n	80013ca <__aeabi_dadd+0x356>
 800143a:	4e94      	ldr	r6, [pc, #592]	; (800168c <__aeabi_dadd+0x618>)
 800143c:	42b0      	cmp	r0, r6
 800143e:	d1ac      	bne.n	800139a <__aeabi_dadd+0x326>
 8001440:	000c      	movs	r4, r1
 8001442:	0017      	movs	r7, r2
 8001444:	0006      	movs	r6, r0
 8001446:	46d8      	mov	r8, fp
 8001448:	e698      	b.n	800117c <__aeabi_dadd+0x108>
 800144a:	4b90      	ldr	r3, [pc, #576]	; (800168c <__aeabi_dadd+0x618>)
 800144c:	459a      	cmp	sl, r3
 800144e:	d00b      	beq.n	8001468 <__aeabi_dadd+0x3f4>
 8001450:	4682      	mov	sl, r0
 8001452:	e6e7      	b.n	8001224 <__aeabi_dadd+0x1b0>
 8001454:	2800      	cmp	r0, #0
 8001456:	d000      	beq.n	800145a <__aeabi_dadd+0x3e6>
 8001458:	e09e      	b.n	8001598 <__aeabi_dadd+0x524>
 800145a:	0018      	movs	r0, r3
 800145c:	4310      	orrs	r0, r2
 800145e:	d100      	bne.n	8001462 <__aeabi_dadd+0x3ee>
 8001460:	e0e9      	b.n	8001636 <__aeabi_dadd+0x5c2>
 8001462:	001c      	movs	r4, r3
 8001464:	0017      	movs	r7, r2
 8001466:	46d8      	mov	r8, fp
 8001468:	4e88      	ldr	r6, [pc, #544]	; (800168c <__aeabi_dadd+0x618>)
 800146a:	e687      	b.n	800117c <__aeabi_dadd+0x108>
 800146c:	2500      	movs	r5, #0
 800146e:	e772      	b.n	8001356 <__aeabi_dadd+0x2e2>
 8001470:	2100      	movs	r1, #0
 8001472:	e782      	b.n	800137a <__aeabi_dadd+0x306>
 8001474:	0023      	movs	r3, r4
 8001476:	433b      	orrs	r3, r7
 8001478:	2e00      	cmp	r6, #0
 800147a:	d000      	beq.n	800147e <__aeabi_dadd+0x40a>
 800147c:	e0ab      	b.n	80015d6 <__aeabi_dadd+0x562>
 800147e:	2b00      	cmp	r3, #0
 8001480:	d100      	bne.n	8001484 <__aeabi_dadd+0x410>
 8001482:	e0e7      	b.n	8001654 <__aeabi_dadd+0x5e0>
 8001484:	000b      	movs	r3, r1
 8001486:	4313      	orrs	r3, r2
 8001488:	d100      	bne.n	800148c <__aeabi_dadd+0x418>
 800148a:	e677      	b.n	800117c <__aeabi_dadd+0x108>
 800148c:	18ba      	adds	r2, r7, r2
 800148e:	42ba      	cmp	r2, r7
 8001490:	41bf      	sbcs	r7, r7
 8001492:	1864      	adds	r4, r4, r1
 8001494:	427f      	negs	r7, r7
 8001496:	19e4      	adds	r4, r4, r7
 8001498:	0223      	lsls	r3, r4, #8
 800149a:	d400      	bmi.n	800149e <__aeabi_dadd+0x42a>
 800149c:	e0f2      	b.n	8001684 <__aeabi_dadd+0x610>
 800149e:	4b7c      	ldr	r3, [pc, #496]	; (8001690 <__aeabi_dadd+0x61c>)
 80014a0:	0017      	movs	r7, r2
 80014a2:	401c      	ands	r4, r3
 80014a4:	0006      	movs	r6, r0
 80014a6:	e669      	b.n	800117c <__aeabi_dadd+0x108>
 80014a8:	0020      	movs	r0, r4
 80014aa:	4338      	orrs	r0, r7
 80014ac:	2e00      	cmp	r6, #0
 80014ae:	d1d1      	bne.n	8001454 <__aeabi_dadd+0x3e0>
 80014b0:	2800      	cmp	r0, #0
 80014b2:	d15b      	bne.n	800156c <__aeabi_dadd+0x4f8>
 80014b4:	001c      	movs	r4, r3
 80014b6:	4314      	orrs	r4, r2
 80014b8:	d100      	bne.n	80014bc <__aeabi_dadd+0x448>
 80014ba:	e0a8      	b.n	800160e <__aeabi_dadd+0x59a>
 80014bc:	001c      	movs	r4, r3
 80014be:	0017      	movs	r7, r2
 80014c0:	46d8      	mov	r8, fp
 80014c2:	e65b      	b.n	800117c <__aeabi_dadd+0x108>
 80014c4:	0006      	movs	r6, r0
 80014c6:	2400      	movs	r4, #0
 80014c8:	2700      	movs	r7, #0
 80014ca:	e697      	b.n	80011fc <__aeabi_dadd+0x188>
 80014cc:	4650      	mov	r0, sl
 80014ce:	000b      	movs	r3, r1
 80014d0:	3820      	subs	r0, #32
 80014d2:	40c3      	lsrs	r3, r0
 80014d4:	4699      	mov	r9, r3
 80014d6:	4653      	mov	r3, sl
 80014d8:	2b20      	cmp	r3, #32
 80014da:	d100      	bne.n	80014de <__aeabi_dadd+0x46a>
 80014dc:	e095      	b.n	800160a <__aeabi_dadd+0x596>
 80014de:	2340      	movs	r3, #64	; 0x40
 80014e0:	4650      	mov	r0, sl
 80014e2:	1a1b      	subs	r3, r3, r0
 80014e4:	4099      	lsls	r1, r3
 80014e6:	430a      	orrs	r2, r1
 80014e8:	1e51      	subs	r1, r2, #1
 80014ea:	418a      	sbcs	r2, r1
 80014ec:	464b      	mov	r3, r9
 80014ee:	2100      	movs	r1, #0
 80014f0:	431a      	orrs	r2, r3
 80014f2:	e69f      	b.n	8001234 <__aeabi_dadd+0x1c0>
 80014f4:	2e00      	cmp	r6, #0
 80014f6:	d130      	bne.n	800155a <__aeabi_dadd+0x4e6>
 80014f8:	0026      	movs	r6, r4
 80014fa:	433e      	orrs	r6, r7
 80014fc:	d067      	beq.n	80015ce <__aeabi_dadd+0x55a>
 80014fe:	43db      	mvns	r3, r3
 8001500:	469a      	mov	sl, r3
 8001502:	2b00      	cmp	r3, #0
 8001504:	d01c      	beq.n	8001540 <__aeabi_dadd+0x4cc>
 8001506:	4e61      	ldr	r6, [pc, #388]	; (800168c <__aeabi_dadd+0x618>)
 8001508:	42b0      	cmp	r0, r6
 800150a:	d060      	beq.n	80015ce <__aeabi_dadd+0x55a>
 800150c:	4653      	mov	r3, sl
 800150e:	2b38      	cmp	r3, #56	; 0x38
 8001510:	dd00      	ble.n	8001514 <__aeabi_dadd+0x4a0>
 8001512:	e096      	b.n	8001642 <__aeabi_dadd+0x5ce>
 8001514:	2b1f      	cmp	r3, #31
 8001516:	dd00      	ble.n	800151a <__aeabi_dadd+0x4a6>
 8001518:	e09f      	b.n	800165a <__aeabi_dadd+0x5e6>
 800151a:	2620      	movs	r6, #32
 800151c:	1af3      	subs	r3, r6, r3
 800151e:	0026      	movs	r6, r4
 8001520:	409e      	lsls	r6, r3
 8001522:	469c      	mov	ip, r3
 8001524:	46b3      	mov	fp, r6
 8001526:	4653      	mov	r3, sl
 8001528:	003e      	movs	r6, r7
 800152a:	40de      	lsrs	r6, r3
 800152c:	0033      	movs	r3, r6
 800152e:	465e      	mov	r6, fp
 8001530:	431e      	orrs	r6, r3
 8001532:	4663      	mov	r3, ip
 8001534:	409f      	lsls	r7, r3
 8001536:	1e7b      	subs	r3, r7, #1
 8001538:	419f      	sbcs	r7, r3
 800153a:	4653      	mov	r3, sl
 800153c:	40dc      	lsrs	r4, r3
 800153e:	4337      	orrs	r7, r6
 8001540:	18bf      	adds	r7, r7, r2
 8001542:	4297      	cmp	r7, r2
 8001544:	4192      	sbcs	r2, r2
 8001546:	1864      	adds	r4, r4, r1
 8001548:	4252      	negs	r2, r2
 800154a:	18a4      	adds	r4, r4, r2
 800154c:	0006      	movs	r6, r0
 800154e:	e678      	b.n	8001242 <__aeabi_dadd+0x1ce>
 8001550:	4327      	orrs	r7, r4
 8001552:	1e7c      	subs	r4, r7, #1
 8001554:	41a7      	sbcs	r7, r4
 8001556:	2400      	movs	r4, #0
 8001558:	e737      	b.n	80013ca <__aeabi_dadd+0x356>
 800155a:	4e4c      	ldr	r6, [pc, #304]	; (800168c <__aeabi_dadd+0x618>)
 800155c:	42b0      	cmp	r0, r6
 800155e:	d036      	beq.n	80015ce <__aeabi_dadd+0x55a>
 8001560:	2680      	movs	r6, #128	; 0x80
 8001562:	425b      	negs	r3, r3
 8001564:	0436      	lsls	r6, r6, #16
 8001566:	469a      	mov	sl, r3
 8001568:	4334      	orrs	r4, r6
 800156a:	e7cf      	b.n	800150c <__aeabi_dadd+0x498>
 800156c:	0018      	movs	r0, r3
 800156e:	4310      	orrs	r0, r2
 8001570:	d100      	bne.n	8001574 <__aeabi_dadd+0x500>
 8001572:	e603      	b.n	800117c <__aeabi_dadd+0x108>
 8001574:	1ab8      	subs	r0, r7, r2
 8001576:	4684      	mov	ip, r0
 8001578:	4567      	cmp	r7, ip
 800157a:	41ad      	sbcs	r5, r5
 800157c:	1ae0      	subs	r0, r4, r3
 800157e:	426d      	negs	r5, r5
 8001580:	1b40      	subs	r0, r0, r5
 8001582:	0205      	lsls	r5, r0, #8
 8001584:	d400      	bmi.n	8001588 <__aeabi_dadd+0x514>
 8001586:	e62c      	b.n	80011e2 <__aeabi_dadd+0x16e>
 8001588:	1bd7      	subs	r7, r2, r7
 800158a:	42ba      	cmp	r2, r7
 800158c:	4192      	sbcs	r2, r2
 800158e:	1b1c      	subs	r4, r3, r4
 8001590:	4252      	negs	r2, r2
 8001592:	1aa4      	subs	r4, r4, r2
 8001594:	46d8      	mov	r8, fp
 8001596:	e5f1      	b.n	800117c <__aeabi_dadd+0x108>
 8001598:	0018      	movs	r0, r3
 800159a:	4310      	orrs	r0, r2
 800159c:	d100      	bne.n	80015a0 <__aeabi_dadd+0x52c>
 800159e:	e763      	b.n	8001468 <__aeabi_dadd+0x3f4>
 80015a0:	08f8      	lsrs	r0, r7, #3
 80015a2:	0767      	lsls	r7, r4, #29
 80015a4:	4307      	orrs	r7, r0
 80015a6:	2080      	movs	r0, #128	; 0x80
 80015a8:	08e4      	lsrs	r4, r4, #3
 80015aa:	0300      	lsls	r0, r0, #12
 80015ac:	4204      	tst	r4, r0
 80015ae:	d008      	beq.n	80015c2 <__aeabi_dadd+0x54e>
 80015b0:	08dd      	lsrs	r5, r3, #3
 80015b2:	4205      	tst	r5, r0
 80015b4:	d105      	bne.n	80015c2 <__aeabi_dadd+0x54e>
 80015b6:	08d2      	lsrs	r2, r2, #3
 80015b8:	0759      	lsls	r1, r3, #29
 80015ba:	4311      	orrs	r1, r2
 80015bc:	000f      	movs	r7, r1
 80015be:	002c      	movs	r4, r5
 80015c0:	46d8      	mov	r8, fp
 80015c2:	0f7b      	lsrs	r3, r7, #29
 80015c4:	00e4      	lsls	r4, r4, #3
 80015c6:	431c      	orrs	r4, r3
 80015c8:	00ff      	lsls	r7, r7, #3
 80015ca:	4e30      	ldr	r6, [pc, #192]	; (800168c <__aeabi_dadd+0x618>)
 80015cc:	e5d6      	b.n	800117c <__aeabi_dadd+0x108>
 80015ce:	000c      	movs	r4, r1
 80015d0:	0017      	movs	r7, r2
 80015d2:	0006      	movs	r6, r0
 80015d4:	e5d2      	b.n	800117c <__aeabi_dadd+0x108>
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d038      	beq.n	800164c <__aeabi_dadd+0x5d8>
 80015da:	000b      	movs	r3, r1
 80015dc:	4313      	orrs	r3, r2
 80015de:	d100      	bne.n	80015e2 <__aeabi_dadd+0x56e>
 80015e0:	e742      	b.n	8001468 <__aeabi_dadd+0x3f4>
 80015e2:	08f8      	lsrs	r0, r7, #3
 80015e4:	0767      	lsls	r7, r4, #29
 80015e6:	4307      	orrs	r7, r0
 80015e8:	2080      	movs	r0, #128	; 0x80
 80015ea:	08e4      	lsrs	r4, r4, #3
 80015ec:	0300      	lsls	r0, r0, #12
 80015ee:	4204      	tst	r4, r0
 80015f0:	d0e7      	beq.n	80015c2 <__aeabi_dadd+0x54e>
 80015f2:	08cb      	lsrs	r3, r1, #3
 80015f4:	4203      	tst	r3, r0
 80015f6:	d1e4      	bne.n	80015c2 <__aeabi_dadd+0x54e>
 80015f8:	08d2      	lsrs	r2, r2, #3
 80015fa:	0749      	lsls	r1, r1, #29
 80015fc:	4311      	orrs	r1, r2
 80015fe:	000f      	movs	r7, r1
 8001600:	001c      	movs	r4, r3
 8001602:	e7de      	b.n	80015c2 <__aeabi_dadd+0x54e>
 8001604:	2700      	movs	r7, #0
 8001606:	2400      	movs	r4, #0
 8001608:	e5d5      	b.n	80011b6 <__aeabi_dadd+0x142>
 800160a:	2100      	movs	r1, #0
 800160c:	e76b      	b.n	80014e6 <__aeabi_dadd+0x472>
 800160e:	2500      	movs	r5, #0
 8001610:	2700      	movs	r7, #0
 8001612:	e5f3      	b.n	80011fc <__aeabi_dadd+0x188>
 8001614:	464e      	mov	r6, r9
 8001616:	0025      	movs	r5, r4
 8001618:	3e20      	subs	r6, #32
 800161a:	40f5      	lsrs	r5, r6
 800161c:	464b      	mov	r3, r9
 800161e:	002e      	movs	r6, r5
 8001620:	2b20      	cmp	r3, #32
 8001622:	d02d      	beq.n	8001680 <__aeabi_dadd+0x60c>
 8001624:	2540      	movs	r5, #64	; 0x40
 8001626:	1aed      	subs	r5, r5, r3
 8001628:	40ac      	lsls	r4, r5
 800162a:	4327      	orrs	r7, r4
 800162c:	1e7c      	subs	r4, r7, #1
 800162e:	41a7      	sbcs	r7, r4
 8001630:	2400      	movs	r4, #0
 8001632:	4337      	orrs	r7, r6
 8001634:	e6c9      	b.n	80013ca <__aeabi_dadd+0x356>
 8001636:	2480      	movs	r4, #128	; 0x80
 8001638:	2500      	movs	r5, #0
 800163a:	0324      	lsls	r4, r4, #12
 800163c:	4e13      	ldr	r6, [pc, #76]	; (800168c <__aeabi_dadd+0x618>)
 800163e:	2700      	movs	r7, #0
 8001640:	e5dc      	b.n	80011fc <__aeabi_dadd+0x188>
 8001642:	4327      	orrs	r7, r4
 8001644:	1e7c      	subs	r4, r7, #1
 8001646:	41a7      	sbcs	r7, r4
 8001648:	2400      	movs	r4, #0
 800164a:	e779      	b.n	8001540 <__aeabi_dadd+0x4cc>
 800164c:	000c      	movs	r4, r1
 800164e:	0017      	movs	r7, r2
 8001650:	4e0e      	ldr	r6, [pc, #56]	; (800168c <__aeabi_dadd+0x618>)
 8001652:	e593      	b.n	800117c <__aeabi_dadd+0x108>
 8001654:	000c      	movs	r4, r1
 8001656:	0017      	movs	r7, r2
 8001658:	e590      	b.n	800117c <__aeabi_dadd+0x108>
 800165a:	4656      	mov	r6, sl
 800165c:	0023      	movs	r3, r4
 800165e:	3e20      	subs	r6, #32
 8001660:	40f3      	lsrs	r3, r6
 8001662:	4699      	mov	r9, r3
 8001664:	4653      	mov	r3, sl
 8001666:	2b20      	cmp	r3, #32
 8001668:	d00e      	beq.n	8001688 <__aeabi_dadd+0x614>
 800166a:	2340      	movs	r3, #64	; 0x40
 800166c:	4656      	mov	r6, sl
 800166e:	1b9b      	subs	r3, r3, r6
 8001670:	409c      	lsls	r4, r3
 8001672:	4327      	orrs	r7, r4
 8001674:	1e7c      	subs	r4, r7, #1
 8001676:	41a7      	sbcs	r7, r4
 8001678:	464b      	mov	r3, r9
 800167a:	2400      	movs	r4, #0
 800167c:	431f      	orrs	r7, r3
 800167e:	e75f      	b.n	8001540 <__aeabi_dadd+0x4cc>
 8001680:	2400      	movs	r4, #0
 8001682:	e7d2      	b.n	800162a <__aeabi_dadd+0x5b6>
 8001684:	0017      	movs	r7, r2
 8001686:	e5b2      	b.n	80011ee <__aeabi_dadd+0x17a>
 8001688:	2400      	movs	r4, #0
 800168a:	e7f2      	b.n	8001672 <__aeabi_dadd+0x5fe>
 800168c:	000007ff 	.word	0x000007ff
 8001690:	ff7fffff 	.word	0xff7fffff

08001694 <__aeabi_ddiv>:
 8001694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001696:	4657      	mov	r7, sl
 8001698:	4645      	mov	r5, r8
 800169a:	46de      	mov	lr, fp
 800169c:	464e      	mov	r6, r9
 800169e:	b5e0      	push	{r5, r6, r7, lr}
 80016a0:	004c      	lsls	r4, r1, #1
 80016a2:	030e      	lsls	r6, r1, #12
 80016a4:	b087      	sub	sp, #28
 80016a6:	4683      	mov	fp, r0
 80016a8:	4692      	mov	sl, r2
 80016aa:	001d      	movs	r5, r3
 80016ac:	4680      	mov	r8, r0
 80016ae:	0b36      	lsrs	r6, r6, #12
 80016b0:	0d64      	lsrs	r4, r4, #21
 80016b2:	0fcf      	lsrs	r7, r1, #31
 80016b4:	2c00      	cmp	r4, #0
 80016b6:	d04f      	beq.n	8001758 <__aeabi_ddiv+0xc4>
 80016b8:	4b6f      	ldr	r3, [pc, #444]	; (8001878 <__aeabi_ddiv+0x1e4>)
 80016ba:	429c      	cmp	r4, r3
 80016bc:	d035      	beq.n	800172a <__aeabi_ddiv+0x96>
 80016be:	2380      	movs	r3, #128	; 0x80
 80016c0:	0f42      	lsrs	r2, r0, #29
 80016c2:	041b      	lsls	r3, r3, #16
 80016c4:	00f6      	lsls	r6, r6, #3
 80016c6:	4313      	orrs	r3, r2
 80016c8:	4333      	orrs	r3, r6
 80016ca:	4699      	mov	r9, r3
 80016cc:	00c3      	lsls	r3, r0, #3
 80016ce:	4698      	mov	r8, r3
 80016d0:	4b6a      	ldr	r3, [pc, #424]	; (800187c <__aeabi_ddiv+0x1e8>)
 80016d2:	2600      	movs	r6, #0
 80016d4:	469c      	mov	ip, r3
 80016d6:	2300      	movs	r3, #0
 80016d8:	4464      	add	r4, ip
 80016da:	9303      	str	r3, [sp, #12]
 80016dc:	032b      	lsls	r3, r5, #12
 80016de:	0b1b      	lsrs	r3, r3, #12
 80016e0:	469b      	mov	fp, r3
 80016e2:	006b      	lsls	r3, r5, #1
 80016e4:	0fed      	lsrs	r5, r5, #31
 80016e6:	4650      	mov	r0, sl
 80016e8:	0d5b      	lsrs	r3, r3, #21
 80016ea:	9501      	str	r5, [sp, #4]
 80016ec:	d05e      	beq.n	80017ac <__aeabi_ddiv+0x118>
 80016ee:	4a62      	ldr	r2, [pc, #392]	; (8001878 <__aeabi_ddiv+0x1e4>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d053      	beq.n	800179c <__aeabi_ddiv+0x108>
 80016f4:	465a      	mov	r2, fp
 80016f6:	00d1      	lsls	r1, r2, #3
 80016f8:	2280      	movs	r2, #128	; 0x80
 80016fa:	0f40      	lsrs	r0, r0, #29
 80016fc:	0412      	lsls	r2, r2, #16
 80016fe:	4302      	orrs	r2, r0
 8001700:	430a      	orrs	r2, r1
 8001702:	4693      	mov	fp, r2
 8001704:	4652      	mov	r2, sl
 8001706:	00d1      	lsls	r1, r2, #3
 8001708:	4a5c      	ldr	r2, [pc, #368]	; (800187c <__aeabi_ddiv+0x1e8>)
 800170a:	4694      	mov	ip, r2
 800170c:	2200      	movs	r2, #0
 800170e:	4463      	add	r3, ip
 8001710:	0038      	movs	r0, r7
 8001712:	4068      	eors	r0, r5
 8001714:	4684      	mov	ip, r0
 8001716:	9002      	str	r0, [sp, #8]
 8001718:	1ae4      	subs	r4, r4, r3
 800171a:	4316      	orrs	r6, r2
 800171c:	2e0f      	cmp	r6, #15
 800171e:	d900      	bls.n	8001722 <__aeabi_ddiv+0x8e>
 8001720:	e0b4      	b.n	800188c <__aeabi_ddiv+0x1f8>
 8001722:	4b57      	ldr	r3, [pc, #348]	; (8001880 <__aeabi_ddiv+0x1ec>)
 8001724:	00b6      	lsls	r6, r6, #2
 8001726:	599b      	ldr	r3, [r3, r6]
 8001728:	469f      	mov	pc, r3
 800172a:	0003      	movs	r3, r0
 800172c:	4333      	orrs	r3, r6
 800172e:	4699      	mov	r9, r3
 8001730:	d16c      	bne.n	800180c <__aeabi_ddiv+0x178>
 8001732:	2300      	movs	r3, #0
 8001734:	4698      	mov	r8, r3
 8001736:	3302      	adds	r3, #2
 8001738:	2608      	movs	r6, #8
 800173a:	9303      	str	r3, [sp, #12]
 800173c:	e7ce      	b.n	80016dc <__aeabi_ddiv+0x48>
 800173e:	46cb      	mov	fp, r9
 8001740:	4641      	mov	r1, r8
 8001742:	9a03      	ldr	r2, [sp, #12]
 8001744:	9701      	str	r7, [sp, #4]
 8001746:	2a02      	cmp	r2, #2
 8001748:	d165      	bne.n	8001816 <__aeabi_ddiv+0x182>
 800174a:	9b01      	ldr	r3, [sp, #4]
 800174c:	4c4a      	ldr	r4, [pc, #296]	; (8001878 <__aeabi_ddiv+0x1e4>)
 800174e:	469c      	mov	ip, r3
 8001750:	2300      	movs	r3, #0
 8001752:	2200      	movs	r2, #0
 8001754:	4698      	mov	r8, r3
 8001756:	e06b      	b.n	8001830 <__aeabi_ddiv+0x19c>
 8001758:	0003      	movs	r3, r0
 800175a:	4333      	orrs	r3, r6
 800175c:	4699      	mov	r9, r3
 800175e:	d04e      	beq.n	80017fe <__aeabi_ddiv+0x16a>
 8001760:	2e00      	cmp	r6, #0
 8001762:	d100      	bne.n	8001766 <__aeabi_ddiv+0xd2>
 8001764:	e1bc      	b.n	8001ae0 <__aeabi_ddiv+0x44c>
 8001766:	0030      	movs	r0, r6
 8001768:	f001 fb08 	bl	8002d7c <__clzsi2>
 800176c:	0003      	movs	r3, r0
 800176e:	3b0b      	subs	r3, #11
 8001770:	2b1c      	cmp	r3, #28
 8001772:	dd00      	ble.n	8001776 <__aeabi_ddiv+0xe2>
 8001774:	e1ac      	b.n	8001ad0 <__aeabi_ddiv+0x43c>
 8001776:	221d      	movs	r2, #29
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	465a      	mov	r2, fp
 800177c:	0001      	movs	r1, r0
 800177e:	40da      	lsrs	r2, r3
 8001780:	3908      	subs	r1, #8
 8001782:	408e      	lsls	r6, r1
 8001784:	0013      	movs	r3, r2
 8001786:	4333      	orrs	r3, r6
 8001788:	4699      	mov	r9, r3
 800178a:	465b      	mov	r3, fp
 800178c:	408b      	lsls	r3, r1
 800178e:	4698      	mov	r8, r3
 8001790:	2300      	movs	r3, #0
 8001792:	4c3c      	ldr	r4, [pc, #240]	; (8001884 <__aeabi_ddiv+0x1f0>)
 8001794:	2600      	movs	r6, #0
 8001796:	1a24      	subs	r4, r4, r0
 8001798:	9303      	str	r3, [sp, #12]
 800179a:	e79f      	b.n	80016dc <__aeabi_ddiv+0x48>
 800179c:	4651      	mov	r1, sl
 800179e:	465a      	mov	r2, fp
 80017a0:	4311      	orrs	r1, r2
 80017a2:	d129      	bne.n	80017f8 <__aeabi_ddiv+0x164>
 80017a4:	2200      	movs	r2, #0
 80017a6:	4693      	mov	fp, r2
 80017a8:	3202      	adds	r2, #2
 80017aa:	e7b1      	b.n	8001710 <__aeabi_ddiv+0x7c>
 80017ac:	4659      	mov	r1, fp
 80017ae:	4301      	orrs	r1, r0
 80017b0:	d01e      	beq.n	80017f0 <__aeabi_ddiv+0x15c>
 80017b2:	465b      	mov	r3, fp
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d100      	bne.n	80017ba <__aeabi_ddiv+0x126>
 80017b8:	e19e      	b.n	8001af8 <__aeabi_ddiv+0x464>
 80017ba:	4658      	mov	r0, fp
 80017bc:	f001 fade 	bl	8002d7c <__clzsi2>
 80017c0:	0003      	movs	r3, r0
 80017c2:	3b0b      	subs	r3, #11
 80017c4:	2b1c      	cmp	r3, #28
 80017c6:	dd00      	ble.n	80017ca <__aeabi_ddiv+0x136>
 80017c8:	e18f      	b.n	8001aea <__aeabi_ddiv+0x456>
 80017ca:	0002      	movs	r2, r0
 80017cc:	4659      	mov	r1, fp
 80017ce:	3a08      	subs	r2, #8
 80017d0:	4091      	lsls	r1, r2
 80017d2:	468b      	mov	fp, r1
 80017d4:	211d      	movs	r1, #29
 80017d6:	1acb      	subs	r3, r1, r3
 80017d8:	4651      	mov	r1, sl
 80017da:	40d9      	lsrs	r1, r3
 80017dc:	000b      	movs	r3, r1
 80017de:	4659      	mov	r1, fp
 80017e0:	430b      	orrs	r3, r1
 80017e2:	4651      	mov	r1, sl
 80017e4:	469b      	mov	fp, r3
 80017e6:	4091      	lsls	r1, r2
 80017e8:	4b26      	ldr	r3, [pc, #152]	; (8001884 <__aeabi_ddiv+0x1f0>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	1a1b      	subs	r3, r3, r0
 80017ee:	e78f      	b.n	8001710 <__aeabi_ddiv+0x7c>
 80017f0:	2300      	movs	r3, #0
 80017f2:	2201      	movs	r2, #1
 80017f4:	469b      	mov	fp, r3
 80017f6:	e78b      	b.n	8001710 <__aeabi_ddiv+0x7c>
 80017f8:	4651      	mov	r1, sl
 80017fa:	2203      	movs	r2, #3
 80017fc:	e788      	b.n	8001710 <__aeabi_ddiv+0x7c>
 80017fe:	2300      	movs	r3, #0
 8001800:	4698      	mov	r8, r3
 8001802:	3301      	adds	r3, #1
 8001804:	2604      	movs	r6, #4
 8001806:	2400      	movs	r4, #0
 8001808:	9303      	str	r3, [sp, #12]
 800180a:	e767      	b.n	80016dc <__aeabi_ddiv+0x48>
 800180c:	2303      	movs	r3, #3
 800180e:	46b1      	mov	r9, r6
 8001810:	9303      	str	r3, [sp, #12]
 8001812:	260c      	movs	r6, #12
 8001814:	e762      	b.n	80016dc <__aeabi_ddiv+0x48>
 8001816:	2a03      	cmp	r2, #3
 8001818:	d100      	bne.n	800181c <__aeabi_ddiv+0x188>
 800181a:	e25c      	b.n	8001cd6 <__aeabi_ddiv+0x642>
 800181c:	9b01      	ldr	r3, [sp, #4]
 800181e:	2a01      	cmp	r2, #1
 8001820:	d000      	beq.n	8001824 <__aeabi_ddiv+0x190>
 8001822:	e1e4      	b.n	8001bee <__aeabi_ddiv+0x55a>
 8001824:	4013      	ands	r3, r2
 8001826:	469c      	mov	ip, r3
 8001828:	2300      	movs	r3, #0
 800182a:	2400      	movs	r4, #0
 800182c:	2200      	movs	r2, #0
 800182e:	4698      	mov	r8, r3
 8001830:	2100      	movs	r1, #0
 8001832:	0312      	lsls	r2, r2, #12
 8001834:	0b13      	lsrs	r3, r2, #12
 8001836:	0d0a      	lsrs	r2, r1, #20
 8001838:	0512      	lsls	r2, r2, #20
 800183a:	431a      	orrs	r2, r3
 800183c:	0523      	lsls	r3, r4, #20
 800183e:	4c12      	ldr	r4, [pc, #72]	; (8001888 <__aeabi_ddiv+0x1f4>)
 8001840:	4640      	mov	r0, r8
 8001842:	4022      	ands	r2, r4
 8001844:	4313      	orrs	r3, r2
 8001846:	4662      	mov	r2, ip
 8001848:	005b      	lsls	r3, r3, #1
 800184a:	07d2      	lsls	r2, r2, #31
 800184c:	085b      	lsrs	r3, r3, #1
 800184e:	4313      	orrs	r3, r2
 8001850:	0019      	movs	r1, r3
 8001852:	b007      	add	sp, #28
 8001854:	bc3c      	pop	{r2, r3, r4, r5}
 8001856:	4690      	mov	r8, r2
 8001858:	4699      	mov	r9, r3
 800185a:	46a2      	mov	sl, r4
 800185c:	46ab      	mov	fp, r5
 800185e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001860:	2300      	movs	r3, #0
 8001862:	2280      	movs	r2, #128	; 0x80
 8001864:	469c      	mov	ip, r3
 8001866:	0312      	lsls	r2, r2, #12
 8001868:	4698      	mov	r8, r3
 800186a:	4c03      	ldr	r4, [pc, #12]	; (8001878 <__aeabi_ddiv+0x1e4>)
 800186c:	e7e0      	b.n	8001830 <__aeabi_ddiv+0x19c>
 800186e:	2300      	movs	r3, #0
 8001870:	4c01      	ldr	r4, [pc, #4]	; (8001878 <__aeabi_ddiv+0x1e4>)
 8001872:	2200      	movs	r2, #0
 8001874:	4698      	mov	r8, r3
 8001876:	e7db      	b.n	8001830 <__aeabi_ddiv+0x19c>
 8001878:	000007ff 	.word	0x000007ff
 800187c:	fffffc01 	.word	0xfffffc01
 8001880:	08008030 	.word	0x08008030
 8001884:	fffffc0d 	.word	0xfffffc0d
 8001888:	800fffff 	.word	0x800fffff
 800188c:	45d9      	cmp	r9, fp
 800188e:	d900      	bls.n	8001892 <__aeabi_ddiv+0x1fe>
 8001890:	e139      	b.n	8001b06 <__aeabi_ddiv+0x472>
 8001892:	d100      	bne.n	8001896 <__aeabi_ddiv+0x202>
 8001894:	e134      	b.n	8001b00 <__aeabi_ddiv+0x46c>
 8001896:	2300      	movs	r3, #0
 8001898:	4646      	mov	r6, r8
 800189a:	464d      	mov	r5, r9
 800189c:	469a      	mov	sl, r3
 800189e:	3c01      	subs	r4, #1
 80018a0:	465b      	mov	r3, fp
 80018a2:	0e0a      	lsrs	r2, r1, #24
 80018a4:	021b      	lsls	r3, r3, #8
 80018a6:	431a      	orrs	r2, r3
 80018a8:	020b      	lsls	r3, r1, #8
 80018aa:	0c17      	lsrs	r7, r2, #16
 80018ac:	9303      	str	r3, [sp, #12]
 80018ae:	0413      	lsls	r3, r2, #16
 80018b0:	0c1b      	lsrs	r3, r3, #16
 80018b2:	0039      	movs	r1, r7
 80018b4:	0028      	movs	r0, r5
 80018b6:	4690      	mov	r8, r2
 80018b8:	9301      	str	r3, [sp, #4]
 80018ba:	f7fe fc41 	bl	8000140 <__udivsi3>
 80018be:	0002      	movs	r2, r0
 80018c0:	9b01      	ldr	r3, [sp, #4]
 80018c2:	4683      	mov	fp, r0
 80018c4:	435a      	muls	r2, r3
 80018c6:	0028      	movs	r0, r5
 80018c8:	0039      	movs	r1, r7
 80018ca:	4691      	mov	r9, r2
 80018cc:	f7fe fcbe 	bl	800024c <__aeabi_uidivmod>
 80018d0:	0c35      	lsrs	r5, r6, #16
 80018d2:	0409      	lsls	r1, r1, #16
 80018d4:	430d      	orrs	r5, r1
 80018d6:	45a9      	cmp	r9, r5
 80018d8:	d90d      	bls.n	80018f6 <__aeabi_ddiv+0x262>
 80018da:	465b      	mov	r3, fp
 80018dc:	4445      	add	r5, r8
 80018de:	3b01      	subs	r3, #1
 80018e0:	45a8      	cmp	r8, r5
 80018e2:	d900      	bls.n	80018e6 <__aeabi_ddiv+0x252>
 80018e4:	e13a      	b.n	8001b5c <__aeabi_ddiv+0x4c8>
 80018e6:	45a9      	cmp	r9, r5
 80018e8:	d800      	bhi.n	80018ec <__aeabi_ddiv+0x258>
 80018ea:	e137      	b.n	8001b5c <__aeabi_ddiv+0x4c8>
 80018ec:	2302      	movs	r3, #2
 80018ee:	425b      	negs	r3, r3
 80018f0:	469c      	mov	ip, r3
 80018f2:	4445      	add	r5, r8
 80018f4:	44e3      	add	fp, ip
 80018f6:	464b      	mov	r3, r9
 80018f8:	1aeb      	subs	r3, r5, r3
 80018fa:	0039      	movs	r1, r7
 80018fc:	0018      	movs	r0, r3
 80018fe:	9304      	str	r3, [sp, #16]
 8001900:	f7fe fc1e 	bl	8000140 <__udivsi3>
 8001904:	9b01      	ldr	r3, [sp, #4]
 8001906:	0005      	movs	r5, r0
 8001908:	4343      	muls	r3, r0
 800190a:	0039      	movs	r1, r7
 800190c:	9804      	ldr	r0, [sp, #16]
 800190e:	4699      	mov	r9, r3
 8001910:	f7fe fc9c 	bl	800024c <__aeabi_uidivmod>
 8001914:	0433      	lsls	r3, r6, #16
 8001916:	0409      	lsls	r1, r1, #16
 8001918:	0c1b      	lsrs	r3, r3, #16
 800191a:	430b      	orrs	r3, r1
 800191c:	4599      	cmp	r9, r3
 800191e:	d909      	bls.n	8001934 <__aeabi_ddiv+0x2a0>
 8001920:	4443      	add	r3, r8
 8001922:	1e6a      	subs	r2, r5, #1
 8001924:	4598      	cmp	r8, r3
 8001926:	d900      	bls.n	800192a <__aeabi_ddiv+0x296>
 8001928:	e11a      	b.n	8001b60 <__aeabi_ddiv+0x4cc>
 800192a:	4599      	cmp	r9, r3
 800192c:	d800      	bhi.n	8001930 <__aeabi_ddiv+0x29c>
 800192e:	e117      	b.n	8001b60 <__aeabi_ddiv+0x4cc>
 8001930:	3d02      	subs	r5, #2
 8001932:	4443      	add	r3, r8
 8001934:	464a      	mov	r2, r9
 8001936:	1a9b      	subs	r3, r3, r2
 8001938:	465a      	mov	r2, fp
 800193a:	0412      	lsls	r2, r2, #16
 800193c:	432a      	orrs	r2, r5
 800193e:	9903      	ldr	r1, [sp, #12]
 8001940:	4693      	mov	fp, r2
 8001942:	0c10      	lsrs	r0, r2, #16
 8001944:	0c0a      	lsrs	r2, r1, #16
 8001946:	4691      	mov	r9, r2
 8001948:	0409      	lsls	r1, r1, #16
 800194a:	465a      	mov	r2, fp
 800194c:	0c09      	lsrs	r1, r1, #16
 800194e:	464e      	mov	r6, r9
 8001950:	000d      	movs	r5, r1
 8001952:	0412      	lsls	r2, r2, #16
 8001954:	0c12      	lsrs	r2, r2, #16
 8001956:	4345      	muls	r5, r0
 8001958:	9105      	str	r1, [sp, #20]
 800195a:	4351      	muls	r1, r2
 800195c:	4372      	muls	r2, r6
 800195e:	4370      	muls	r0, r6
 8001960:	1952      	adds	r2, r2, r5
 8001962:	0c0e      	lsrs	r6, r1, #16
 8001964:	18b2      	adds	r2, r6, r2
 8001966:	4295      	cmp	r5, r2
 8001968:	d903      	bls.n	8001972 <__aeabi_ddiv+0x2de>
 800196a:	2580      	movs	r5, #128	; 0x80
 800196c:	026d      	lsls	r5, r5, #9
 800196e:	46ac      	mov	ip, r5
 8001970:	4460      	add	r0, ip
 8001972:	0c15      	lsrs	r5, r2, #16
 8001974:	0409      	lsls	r1, r1, #16
 8001976:	0412      	lsls	r2, r2, #16
 8001978:	0c09      	lsrs	r1, r1, #16
 800197a:	1828      	adds	r0, r5, r0
 800197c:	1852      	adds	r2, r2, r1
 800197e:	4283      	cmp	r3, r0
 8001980:	d200      	bcs.n	8001984 <__aeabi_ddiv+0x2f0>
 8001982:	e0ce      	b.n	8001b22 <__aeabi_ddiv+0x48e>
 8001984:	d100      	bne.n	8001988 <__aeabi_ddiv+0x2f4>
 8001986:	e0c8      	b.n	8001b1a <__aeabi_ddiv+0x486>
 8001988:	1a1d      	subs	r5, r3, r0
 800198a:	4653      	mov	r3, sl
 800198c:	1a9e      	subs	r6, r3, r2
 800198e:	45b2      	cmp	sl, r6
 8001990:	4192      	sbcs	r2, r2
 8001992:	4252      	negs	r2, r2
 8001994:	1aab      	subs	r3, r5, r2
 8001996:	469a      	mov	sl, r3
 8001998:	4598      	cmp	r8, r3
 800199a:	d100      	bne.n	800199e <__aeabi_ddiv+0x30a>
 800199c:	e117      	b.n	8001bce <__aeabi_ddiv+0x53a>
 800199e:	0039      	movs	r1, r7
 80019a0:	0018      	movs	r0, r3
 80019a2:	f7fe fbcd 	bl	8000140 <__udivsi3>
 80019a6:	9b01      	ldr	r3, [sp, #4]
 80019a8:	0005      	movs	r5, r0
 80019aa:	4343      	muls	r3, r0
 80019ac:	0039      	movs	r1, r7
 80019ae:	4650      	mov	r0, sl
 80019b0:	9304      	str	r3, [sp, #16]
 80019b2:	f7fe fc4b 	bl	800024c <__aeabi_uidivmod>
 80019b6:	9804      	ldr	r0, [sp, #16]
 80019b8:	040b      	lsls	r3, r1, #16
 80019ba:	0c31      	lsrs	r1, r6, #16
 80019bc:	4319      	orrs	r1, r3
 80019be:	4288      	cmp	r0, r1
 80019c0:	d909      	bls.n	80019d6 <__aeabi_ddiv+0x342>
 80019c2:	4441      	add	r1, r8
 80019c4:	1e6b      	subs	r3, r5, #1
 80019c6:	4588      	cmp	r8, r1
 80019c8:	d900      	bls.n	80019cc <__aeabi_ddiv+0x338>
 80019ca:	e107      	b.n	8001bdc <__aeabi_ddiv+0x548>
 80019cc:	4288      	cmp	r0, r1
 80019ce:	d800      	bhi.n	80019d2 <__aeabi_ddiv+0x33e>
 80019d0:	e104      	b.n	8001bdc <__aeabi_ddiv+0x548>
 80019d2:	3d02      	subs	r5, #2
 80019d4:	4441      	add	r1, r8
 80019d6:	9b04      	ldr	r3, [sp, #16]
 80019d8:	1acb      	subs	r3, r1, r3
 80019da:	0018      	movs	r0, r3
 80019dc:	0039      	movs	r1, r7
 80019de:	9304      	str	r3, [sp, #16]
 80019e0:	f7fe fbae 	bl	8000140 <__udivsi3>
 80019e4:	9b01      	ldr	r3, [sp, #4]
 80019e6:	4682      	mov	sl, r0
 80019e8:	4343      	muls	r3, r0
 80019ea:	0039      	movs	r1, r7
 80019ec:	9804      	ldr	r0, [sp, #16]
 80019ee:	9301      	str	r3, [sp, #4]
 80019f0:	f7fe fc2c 	bl	800024c <__aeabi_uidivmod>
 80019f4:	9801      	ldr	r0, [sp, #4]
 80019f6:	040b      	lsls	r3, r1, #16
 80019f8:	0431      	lsls	r1, r6, #16
 80019fa:	0c09      	lsrs	r1, r1, #16
 80019fc:	4319      	orrs	r1, r3
 80019fe:	4288      	cmp	r0, r1
 8001a00:	d90d      	bls.n	8001a1e <__aeabi_ddiv+0x38a>
 8001a02:	4653      	mov	r3, sl
 8001a04:	4441      	add	r1, r8
 8001a06:	3b01      	subs	r3, #1
 8001a08:	4588      	cmp	r8, r1
 8001a0a:	d900      	bls.n	8001a0e <__aeabi_ddiv+0x37a>
 8001a0c:	e0e8      	b.n	8001be0 <__aeabi_ddiv+0x54c>
 8001a0e:	4288      	cmp	r0, r1
 8001a10:	d800      	bhi.n	8001a14 <__aeabi_ddiv+0x380>
 8001a12:	e0e5      	b.n	8001be0 <__aeabi_ddiv+0x54c>
 8001a14:	2302      	movs	r3, #2
 8001a16:	425b      	negs	r3, r3
 8001a18:	469c      	mov	ip, r3
 8001a1a:	4441      	add	r1, r8
 8001a1c:	44e2      	add	sl, ip
 8001a1e:	9b01      	ldr	r3, [sp, #4]
 8001a20:	042d      	lsls	r5, r5, #16
 8001a22:	1ace      	subs	r6, r1, r3
 8001a24:	4651      	mov	r1, sl
 8001a26:	4329      	orrs	r1, r5
 8001a28:	9d05      	ldr	r5, [sp, #20]
 8001a2a:	464f      	mov	r7, r9
 8001a2c:	002a      	movs	r2, r5
 8001a2e:	040b      	lsls	r3, r1, #16
 8001a30:	0c08      	lsrs	r0, r1, #16
 8001a32:	0c1b      	lsrs	r3, r3, #16
 8001a34:	435a      	muls	r2, r3
 8001a36:	4345      	muls	r5, r0
 8001a38:	437b      	muls	r3, r7
 8001a3a:	4378      	muls	r0, r7
 8001a3c:	195b      	adds	r3, r3, r5
 8001a3e:	0c17      	lsrs	r7, r2, #16
 8001a40:	18fb      	adds	r3, r7, r3
 8001a42:	429d      	cmp	r5, r3
 8001a44:	d903      	bls.n	8001a4e <__aeabi_ddiv+0x3ba>
 8001a46:	2580      	movs	r5, #128	; 0x80
 8001a48:	026d      	lsls	r5, r5, #9
 8001a4a:	46ac      	mov	ip, r5
 8001a4c:	4460      	add	r0, ip
 8001a4e:	0c1d      	lsrs	r5, r3, #16
 8001a50:	0412      	lsls	r2, r2, #16
 8001a52:	041b      	lsls	r3, r3, #16
 8001a54:	0c12      	lsrs	r2, r2, #16
 8001a56:	1828      	adds	r0, r5, r0
 8001a58:	189b      	adds	r3, r3, r2
 8001a5a:	4286      	cmp	r6, r0
 8001a5c:	d200      	bcs.n	8001a60 <__aeabi_ddiv+0x3cc>
 8001a5e:	e093      	b.n	8001b88 <__aeabi_ddiv+0x4f4>
 8001a60:	d100      	bne.n	8001a64 <__aeabi_ddiv+0x3d0>
 8001a62:	e08e      	b.n	8001b82 <__aeabi_ddiv+0x4ee>
 8001a64:	2301      	movs	r3, #1
 8001a66:	4319      	orrs	r1, r3
 8001a68:	4ba0      	ldr	r3, [pc, #640]	; (8001cec <__aeabi_ddiv+0x658>)
 8001a6a:	18e3      	adds	r3, r4, r3
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	dc00      	bgt.n	8001a72 <__aeabi_ddiv+0x3de>
 8001a70:	e099      	b.n	8001ba6 <__aeabi_ddiv+0x512>
 8001a72:	074a      	lsls	r2, r1, #29
 8001a74:	d000      	beq.n	8001a78 <__aeabi_ddiv+0x3e4>
 8001a76:	e09e      	b.n	8001bb6 <__aeabi_ddiv+0x522>
 8001a78:	465a      	mov	r2, fp
 8001a7a:	01d2      	lsls	r2, r2, #7
 8001a7c:	d506      	bpl.n	8001a8c <__aeabi_ddiv+0x3f8>
 8001a7e:	465a      	mov	r2, fp
 8001a80:	4b9b      	ldr	r3, [pc, #620]	; (8001cf0 <__aeabi_ddiv+0x65c>)
 8001a82:	401a      	ands	r2, r3
 8001a84:	2380      	movs	r3, #128	; 0x80
 8001a86:	4693      	mov	fp, r2
 8001a88:	00db      	lsls	r3, r3, #3
 8001a8a:	18e3      	adds	r3, r4, r3
 8001a8c:	4a99      	ldr	r2, [pc, #612]	; (8001cf4 <__aeabi_ddiv+0x660>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	dd68      	ble.n	8001b64 <__aeabi_ddiv+0x4d0>
 8001a92:	2301      	movs	r3, #1
 8001a94:	9a02      	ldr	r2, [sp, #8]
 8001a96:	4c98      	ldr	r4, [pc, #608]	; (8001cf8 <__aeabi_ddiv+0x664>)
 8001a98:	401a      	ands	r2, r3
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	4694      	mov	ip, r2
 8001a9e:	4698      	mov	r8, r3
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	e6c5      	b.n	8001830 <__aeabi_ddiv+0x19c>
 8001aa4:	2280      	movs	r2, #128	; 0x80
 8001aa6:	464b      	mov	r3, r9
 8001aa8:	0312      	lsls	r2, r2, #12
 8001aaa:	4213      	tst	r3, r2
 8001aac:	d00a      	beq.n	8001ac4 <__aeabi_ddiv+0x430>
 8001aae:	465b      	mov	r3, fp
 8001ab0:	4213      	tst	r3, r2
 8001ab2:	d106      	bne.n	8001ac2 <__aeabi_ddiv+0x42e>
 8001ab4:	431a      	orrs	r2, r3
 8001ab6:	0312      	lsls	r2, r2, #12
 8001ab8:	0b12      	lsrs	r2, r2, #12
 8001aba:	46ac      	mov	ip, r5
 8001abc:	4688      	mov	r8, r1
 8001abe:	4c8e      	ldr	r4, [pc, #568]	; (8001cf8 <__aeabi_ddiv+0x664>)
 8001ac0:	e6b6      	b.n	8001830 <__aeabi_ddiv+0x19c>
 8001ac2:	464b      	mov	r3, r9
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	0312      	lsls	r2, r2, #12
 8001ac8:	0b12      	lsrs	r2, r2, #12
 8001aca:	46bc      	mov	ip, r7
 8001acc:	4c8a      	ldr	r4, [pc, #552]	; (8001cf8 <__aeabi_ddiv+0x664>)
 8001ace:	e6af      	b.n	8001830 <__aeabi_ddiv+0x19c>
 8001ad0:	0003      	movs	r3, r0
 8001ad2:	465a      	mov	r2, fp
 8001ad4:	3b28      	subs	r3, #40	; 0x28
 8001ad6:	409a      	lsls	r2, r3
 8001ad8:	2300      	movs	r3, #0
 8001ada:	4691      	mov	r9, r2
 8001adc:	4698      	mov	r8, r3
 8001ade:	e657      	b.n	8001790 <__aeabi_ddiv+0xfc>
 8001ae0:	4658      	mov	r0, fp
 8001ae2:	f001 f94b 	bl	8002d7c <__clzsi2>
 8001ae6:	3020      	adds	r0, #32
 8001ae8:	e640      	b.n	800176c <__aeabi_ddiv+0xd8>
 8001aea:	0003      	movs	r3, r0
 8001aec:	4652      	mov	r2, sl
 8001aee:	3b28      	subs	r3, #40	; 0x28
 8001af0:	409a      	lsls	r2, r3
 8001af2:	2100      	movs	r1, #0
 8001af4:	4693      	mov	fp, r2
 8001af6:	e677      	b.n	80017e8 <__aeabi_ddiv+0x154>
 8001af8:	f001 f940 	bl	8002d7c <__clzsi2>
 8001afc:	3020      	adds	r0, #32
 8001afe:	e65f      	b.n	80017c0 <__aeabi_ddiv+0x12c>
 8001b00:	4588      	cmp	r8, r1
 8001b02:	d200      	bcs.n	8001b06 <__aeabi_ddiv+0x472>
 8001b04:	e6c7      	b.n	8001896 <__aeabi_ddiv+0x202>
 8001b06:	464b      	mov	r3, r9
 8001b08:	07de      	lsls	r6, r3, #31
 8001b0a:	085d      	lsrs	r5, r3, #1
 8001b0c:	4643      	mov	r3, r8
 8001b0e:	085b      	lsrs	r3, r3, #1
 8001b10:	431e      	orrs	r6, r3
 8001b12:	4643      	mov	r3, r8
 8001b14:	07db      	lsls	r3, r3, #31
 8001b16:	469a      	mov	sl, r3
 8001b18:	e6c2      	b.n	80018a0 <__aeabi_ddiv+0x20c>
 8001b1a:	2500      	movs	r5, #0
 8001b1c:	4592      	cmp	sl, r2
 8001b1e:	d300      	bcc.n	8001b22 <__aeabi_ddiv+0x48e>
 8001b20:	e733      	b.n	800198a <__aeabi_ddiv+0x2f6>
 8001b22:	9e03      	ldr	r6, [sp, #12]
 8001b24:	4659      	mov	r1, fp
 8001b26:	46b4      	mov	ip, r6
 8001b28:	44e2      	add	sl, ip
 8001b2a:	45b2      	cmp	sl, r6
 8001b2c:	41ad      	sbcs	r5, r5
 8001b2e:	426d      	negs	r5, r5
 8001b30:	4445      	add	r5, r8
 8001b32:	18eb      	adds	r3, r5, r3
 8001b34:	3901      	subs	r1, #1
 8001b36:	4598      	cmp	r8, r3
 8001b38:	d207      	bcs.n	8001b4a <__aeabi_ddiv+0x4b6>
 8001b3a:	4298      	cmp	r0, r3
 8001b3c:	d900      	bls.n	8001b40 <__aeabi_ddiv+0x4ac>
 8001b3e:	e07f      	b.n	8001c40 <__aeabi_ddiv+0x5ac>
 8001b40:	d100      	bne.n	8001b44 <__aeabi_ddiv+0x4b0>
 8001b42:	e0bc      	b.n	8001cbe <__aeabi_ddiv+0x62a>
 8001b44:	1a1d      	subs	r5, r3, r0
 8001b46:	468b      	mov	fp, r1
 8001b48:	e71f      	b.n	800198a <__aeabi_ddiv+0x2f6>
 8001b4a:	4598      	cmp	r8, r3
 8001b4c:	d1fa      	bne.n	8001b44 <__aeabi_ddiv+0x4b0>
 8001b4e:	9d03      	ldr	r5, [sp, #12]
 8001b50:	4555      	cmp	r5, sl
 8001b52:	d9f2      	bls.n	8001b3a <__aeabi_ddiv+0x4a6>
 8001b54:	4643      	mov	r3, r8
 8001b56:	468b      	mov	fp, r1
 8001b58:	1a1d      	subs	r5, r3, r0
 8001b5a:	e716      	b.n	800198a <__aeabi_ddiv+0x2f6>
 8001b5c:	469b      	mov	fp, r3
 8001b5e:	e6ca      	b.n	80018f6 <__aeabi_ddiv+0x262>
 8001b60:	0015      	movs	r5, r2
 8001b62:	e6e7      	b.n	8001934 <__aeabi_ddiv+0x2a0>
 8001b64:	465a      	mov	r2, fp
 8001b66:	08c9      	lsrs	r1, r1, #3
 8001b68:	0752      	lsls	r2, r2, #29
 8001b6a:	430a      	orrs	r2, r1
 8001b6c:	055b      	lsls	r3, r3, #21
 8001b6e:	4690      	mov	r8, r2
 8001b70:	0d5c      	lsrs	r4, r3, #21
 8001b72:	465a      	mov	r2, fp
 8001b74:	2301      	movs	r3, #1
 8001b76:	9902      	ldr	r1, [sp, #8]
 8001b78:	0252      	lsls	r2, r2, #9
 8001b7a:	4019      	ands	r1, r3
 8001b7c:	0b12      	lsrs	r2, r2, #12
 8001b7e:	468c      	mov	ip, r1
 8001b80:	e656      	b.n	8001830 <__aeabi_ddiv+0x19c>
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d100      	bne.n	8001b88 <__aeabi_ddiv+0x4f4>
 8001b86:	e76f      	b.n	8001a68 <__aeabi_ddiv+0x3d4>
 8001b88:	4446      	add	r6, r8
 8001b8a:	1e4a      	subs	r2, r1, #1
 8001b8c:	45b0      	cmp	r8, r6
 8001b8e:	d929      	bls.n	8001be4 <__aeabi_ddiv+0x550>
 8001b90:	0011      	movs	r1, r2
 8001b92:	4286      	cmp	r6, r0
 8001b94:	d000      	beq.n	8001b98 <__aeabi_ddiv+0x504>
 8001b96:	e765      	b.n	8001a64 <__aeabi_ddiv+0x3d0>
 8001b98:	9a03      	ldr	r2, [sp, #12]
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d000      	beq.n	8001ba0 <__aeabi_ddiv+0x50c>
 8001b9e:	e761      	b.n	8001a64 <__aeabi_ddiv+0x3d0>
 8001ba0:	e762      	b.n	8001a68 <__aeabi_ddiv+0x3d4>
 8001ba2:	2101      	movs	r1, #1
 8001ba4:	4249      	negs	r1, r1
 8001ba6:	2001      	movs	r0, #1
 8001ba8:	1ac2      	subs	r2, r0, r3
 8001baa:	2a38      	cmp	r2, #56	; 0x38
 8001bac:	dd21      	ble.n	8001bf2 <__aeabi_ddiv+0x55e>
 8001bae:	9b02      	ldr	r3, [sp, #8]
 8001bb0:	4003      	ands	r3, r0
 8001bb2:	469c      	mov	ip, r3
 8001bb4:	e638      	b.n	8001828 <__aeabi_ddiv+0x194>
 8001bb6:	220f      	movs	r2, #15
 8001bb8:	400a      	ands	r2, r1
 8001bba:	2a04      	cmp	r2, #4
 8001bbc:	d100      	bne.n	8001bc0 <__aeabi_ddiv+0x52c>
 8001bbe:	e75b      	b.n	8001a78 <__aeabi_ddiv+0x3e4>
 8001bc0:	000a      	movs	r2, r1
 8001bc2:	1d11      	adds	r1, r2, #4
 8001bc4:	4291      	cmp	r1, r2
 8001bc6:	4192      	sbcs	r2, r2
 8001bc8:	4252      	negs	r2, r2
 8001bca:	4493      	add	fp, r2
 8001bcc:	e754      	b.n	8001a78 <__aeabi_ddiv+0x3e4>
 8001bce:	4b47      	ldr	r3, [pc, #284]	; (8001cec <__aeabi_ddiv+0x658>)
 8001bd0:	18e3      	adds	r3, r4, r3
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	dde5      	ble.n	8001ba2 <__aeabi_ddiv+0x50e>
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	4252      	negs	r2, r2
 8001bda:	e7f2      	b.n	8001bc2 <__aeabi_ddiv+0x52e>
 8001bdc:	001d      	movs	r5, r3
 8001bde:	e6fa      	b.n	80019d6 <__aeabi_ddiv+0x342>
 8001be0:	469a      	mov	sl, r3
 8001be2:	e71c      	b.n	8001a1e <__aeabi_ddiv+0x38a>
 8001be4:	42b0      	cmp	r0, r6
 8001be6:	d839      	bhi.n	8001c5c <__aeabi_ddiv+0x5c8>
 8001be8:	d06e      	beq.n	8001cc8 <__aeabi_ddiv+0x634>
 8001bea:	0011      	movs	r1, r2
 8001bec:	e73a      	b.n	8001a64 <__aeabi_ddiv+0x3d0>
 8001bee:	9302      	str	r3, [sp, #8]
 8001bf0:	e73a      	b.n	8001a68 <__aeabi_ddiv+0x3d4>
 8001bf2:	2a1f      	cmp	r2, #31
 8001bf4:	dc3c      	bgt.n	8001c70 <__aeabi_ddiv+0x5dc>
 8001bf6:	2320      	movs	r3, #32
 8001bf8:	1a9b      	subs	r3, r3, r2
 8001bfa:	000c      	movs	r4, r1
 8001bfc:	4658      	mov	r0, fp
 8001bfe:	4099      	lsls	r1, r3
 8001c00:	4098      	lsls	r0, r3
 8001c02:	1e4b      	subs	r3, r1, #1
 8001c04:	4199      	sbcs	r1, r3
 8001c06:	465b      	mov	r3, fp
 8001c08:	40d4      	lsrs	r4, r2
 8001c0a:	40d3      	lsrs	r3, r2
 8001c0c:	4320      	orrs	r0, r4
 8001c0e:	4308      	orrs	r0, r1
 8001c10:	001a      	movs	r2, r3
 8001c12:	0743      	lsls	r3, r0, #29
 8001c14:	d009      	beq.n	8001c2a <__aeabi_ddiv+0x596>
 8001c16:	230f      	movs	r3, #15
 8001c18:	4003      	ands	r3, r0
 8001c1a:	2b04      	cmp	r3, #4
 8001c1c:	d005      	beq.n	8001c2a <__aeabi_ddiv+0x596>
 8001c1e:	0001      	movs	r1, r0
 8001c20:	1d08      	adds	r0, r1, #4
 8001c22:	4288      	cmp	r0, r1
 8001c24:	419b      	sbcs	r3, r3
 8001c26:	425b      	negs	r3, r3
 8001c28:	18d2      	adds	r2, r2, r3
 8001c2a:	0213      	lsls	r3, r2, #8
 8001c2c:	d53a      	bpl.n	8001ca4 <__aeabi_ddiv+0x610>
 8001c2e:	2301      	movs	r3, #1
 8001c30:	9a02      	ldr	r2, [sp, #8]
 8001c32:	2401      	movs	r4, #1
 8001c34:	401a      	ands	r2, r3
 8001c36:	2300      	movs	r3, #0
 8001c38:	4694      	mov	ip, r2
 8001c3a:	4698      	mov	r8, r3
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	e5f7      	b.n	8001830 <__aeabi_ddiv+0x19c>
 8001c40:	2102      	movs	r1, #2
 8001c42:	4249      	negs	r1, r1
 8001c44:	468c      	mov	ip, r1
 8001c46:	9d03      	ldr	r5, [sp, #12]
 8001c48:	44e3      	add	fp, ip
 8001c4a:	46ac      	mov	ip, r5
 8001c4c:	44e2      	add	sl, ip
 8001c4e:	45aa      	cmp	sl, r5
 8001c50:	41ad      	sbcs	r5, r5
 8001c52:	426d      	negs	r5, r5
 8001c54:	4445      	add	r5, r8
 8001c56:	18ed      	adds	r5, r5, r3
 8001c58:	1a2d      	subs	r5, r5, r0
 8001c5a:	e696      	b.n	800198a <__aeabi_ddiv+0x2f6>
 8001c5c:	1e8a      	subs	r2, r1, #2
 8001c5e:	9903      	ldr	r1, [sp, #12]
 8001c60:	004d      	lsls	r5, r1, #1
 8001c62:	428d      	cmp	r5, r1
 8001c64:	4189      	sbcs	r1, r1
 8001c66:	4249      	negs	r1, r1
 8001c68:	4441      	add	r1, r8
 8001c6a:	1876      	adds	r6, r6, r1
 8001c6c:	9503      	str	r5, [sp, #12]
 8001c6e:	e78f      	b.n	8001b90 <__aeabi_ddiv+0x4fc>
 8001c70:	201f      	movs	r0, #31
 8001c72:	4240      	negs	r0, r0
 8001c74:	1ac3      	subs	r3, r0, r3
 8001c76:	4658      	mov	r0, fp
 8001c78:	40d8      	lsrs	r0, r3
 8001c7a:	0003      	movs	r3, r0
 8001c7c:	2a20      	cmp	r2, #32
 8001c7e:	d028      	beq.n	8001cd2 <__aeabi_ddiv+0x63e>
 8001c80:	2040      	movs	r0, #64	; 0x40
 8001c82:	465d      	mov	r5, fp
 8001c84:	1a82      	subs	r2, r0, r2
 8001c86:	4095      	lsls	r5, r2
 8001c88:	4329      	orrs	r1, r5
 8001c8a:	1e4a      	subs	r2, r1, #1
 8001c8c:	4191      	sbcs	r1, r2
 8001c8e:	4319      	orrs	r1, r3
 8001c90:	2307      	movs	r3, #7
 8001c92:	2200      	movs	r2, #0
 8001c94:	400b      	ands	r3, r1
 8001c96:	d009      	beq.n	8001cac <__aeabi_ddiv+0x618>
 8001c98:	230f      	movs	r3, #15
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	400b      	ands	r3, r1
 8001c9e:	0008      	movs	r0, r1
 8001ca0:	2b04      	cmp	r3, #4
 8001ca2:	d1bd      	bne.n	8001c20 <__aeabi_ddiv+0x58c>
 8001ca4:	0001      	movs	r1, r0
 8001ca6:	0753      	lsls	r3, r2, #29
 8001ca8:	0252      	lsls	r2, r2, #9
 8001caa:	0b12      	lsrs	r2, r2, #12
 8001cac:	08c9      	lsrs	r1, r1, #3
 8001cae:	4319      	orrs	r1, r3
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	4688      	mov	r8, r1
 8001cb4:	9902      	ldr	r1, [sp, #8]
 8001cb6:	2400      	movs	r4, #0
 8001cb8:	4019      	ands	r1, r3
 8001cba:	468c      	mov	ip, r1
 8001cbc:	e5b8      	b.n	8001830 <__aeabi_ddiv+0x19c>
 8001cbe:	4552      	cmp	r2, sl
 8001cc0:	d8be      	bhi.n	8001c40 <__aeabi_ddiv+0x5ac>
 8001cc2:	468b      	mov	fp, r1
 8001cc4:	2500      	movs	r5, #0
 8001cc6:	e660      	b.n	800198a <__aeabi_ddiv+0x2f6>
 8001cc8:	9d03      	ldr	r5, [sp, #12]
 8001cca:	429d      	cmp	r5, r3
 8001ccc:	d3c6      	bcc.n	8001c5c <__aeabi_ddiv+0x5c8>
 8001cce:	0011      	movs	r1, r2
 8001cd0:	e762      	b.n	8001b98 <__aeabi_ddiv+0x504>
 8001cd2:	2500      	movs	r5, #0
 8001cd4:	e7d8      	b.n	8001c88 <__aeabi_ddiv+0x5f4>
 8001cd6:	2280      	movs	r2, #128	; 0x80
 8001cd8:	465b      	mov	r3, fp
 8001cda:	0312      	lsls	r2, r2, #12
 8001cdc:	431a      	orrs	r2, r3
 8001cde:	9b01      	ldr	r3, [sp, #4]
 8001ce0:	0312      	lsls	r2, r2, #12
 8001ce2:	0b12      	lsrs	r2, r2, #12
 8001ce4:	469c      	mov	ip, r3
 8001ce6:	4688      	mov	r8, r1
 8001ce8:	4c03      	ldr	r4, [pc, #12]	; (8001cf8 <__aeabi_ddiv+0x664>)
 8001cea:	e5a1      	b.n	8001830 <__aeabi_ddiv+0x19c>
 8001cec:	000003ff 	.word	0x000003ff
 8001cf0:	feffffff 	.word	0xfeffffff
 8001cf4:	000007fe 	.word	0x000007fe
 8001cf8:	000007ff 	.word	0x000007ff

08001cfc <__eqdf2>:
 8001cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cfe:	464f      	mov	r7, r9
 8001d00:	4646      	mov	r6, r8
 8001d02:	46d6      	mov	lr, sl
 8001d04:	005c      	lsls	r4, r3, #1
 8001d06:	b5c0      	push	{r6, r7, lr}
 8001d08:	031f      	lsls	r7, r3, #12
 8001d0a:	0fdb      	lsrs	r3, r3, #31
 8001d0c:	469a      	mov	sl, r3
 8001d0e:	4b17      	ldr	r3, [pc, #92]	; (8001d6c <__eqdf2+0x70>)
 8001d10:	030e      	lsls	r6, r1, #12
 8001d12:	004d      	lsls	r5, r1, #1
 8001d14:	4684      	mov	ip, r0
 8001d16:	4680      	mov	r8, r0
 8001d18:	0b36      	lsrs	r6, r6, #12
 8001d1a:	0d6d      	lsrs	r5, r5, #21
 8001d1c:	0fc9      	lsrs	r1, r1, #31
 8001d1e:	4691      	mov	r9, r2
 8001d20:	0b3f      	lsrs	r7, r7, #12
 8001d22:	0d64      	lsrs	r4, r4, #21
 8001d24:	2001      	movs	r0, #1
 8001d26:	429d      	cmp	r5, r3
 8001d28:	d008      	beq.n	8001d3c <__eqdf2+0x40>
 8001d2a:	429c      	cmp	r4, r3
 8001d2c:	d001      	beq.n	8001d32 <__eqdf2+0x36>
 8001d2e:	42a5      	cmp	r5, r4
 8001d30:	d00b      	beq.n	8001d4a <__eqdf2+0x4e>
 8001d32:	bc1c      	pop	{r2, r3, r4}
 8001d34:	4690      	mov	r8, r2
 8001d36:	4699      	mov	r9, r3
 8001d38:	46a2      	mov	sl, r4
 8001d3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d3c:	4663      	mov	r3, ip
 8001d3e:	4333      	orrs	r3, r6
 8001d40:	d1f7      	bne.n	8001d32 <__eqdf2+0x36>
 8001d42:	42ac      	cmp	r4, r5
 8001d44:	d1f5      	bne.n	8001d32 <__eqdf2+0x36>
 8001d46:	433a      	orrs	r2, r7
 8001d48:	d1f3      	bne.n	8001d32 <__eqdf2+0x36>
 8001d4a:	2001      	movs	r0, #1
 8001d4c:	42be      	cmp	r6, r7
 8001d4e:	d1f0      	bne.n	8001d32 <__eqdf2+0x36>
 8001d50:	45c8      	cmp	r8, r9
 8001d52:	d1ee      	bne.n	8001d32 <__eqdf2+0x36>
 8001d54:	4551      	cmp	r1, sl
 8001d56:	d007      	beq.n	8001d68 <__eqdf2+0x6c>
 8001d58:	2d00      	cmp	r5, #0
 8001d5a:	d1ea      	bne.n	8001d32 <__eqdf2+0x36>
 8001d5c:	4663      	mov	r3, ip
 8001d5e:	431e      	orrs	r6, r3
 8001d60:	0030      	movs	r0, r6
 8001d62:	1e46      	subs	r6, r0, #1
 8001d64:	41b0      	sbcs	r0, r6
 8001d66:	e7e4      	b.n	8001d32 <__eqdf2+0x36>
 8001d68:	2000      	movs	r0, #0
 8001d6a:	e7e2      	b.n	8001d32 <__eqdf2+0x36>
 8001d6c:	000007ff 	.word	0x000007ff

08001d70 <__gedf2>:
 8001d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d72:	4645      	mov	r5, r8
 8001d74:	46de      	mov	lr, fp
 8001d76:	4657      	mov	r7, sl
 8001d78:	464e      	mov	r6, r9
 8001d7a:	b5e0      	push	{r5, r6, r7, lr}
 8001d7c:	031f      	lsls	r7, r3, #12
 8001d7e:	0b3d      	lsrs	r5, r7, #12
 8001d80:	4f2c      	ldr	r7, [pc, #176]	; (8001e34 <__gedf2+0xc4>)
 8001d82:	030e      	lsls	r6, r1, #12
 8001d84:	004c      	lsls	r4, r1, #1
 8001d86:	46ab      	mov	fp, r5
 8001d88:	005d      	lsls	r5, r3, #1
 8001d8a:	4684      	mov	ip, r0
 8001d8c:	0b36      	lsrs	r6, r6, #12
 8001d8e:	0d64      	lsrs	r4, r4, #21
 8001d90:	0fc9      	lsrs	r1, r1, #31
 8001d92:	4690      	mov	r8, r2
 8001d94:	0d6d      	lsrs	r5, r5, #21
 8001d96:	0fdb      	lsrs	r3, r3, #31
 8001d98:	42bc      	cmp	r4, r7
 8001d9a:	d02a      	beq.n	8001df2 <__gedf2+0x82>
 8001d9c:	4f25      	ldr	r7, [pc, #148]	; (8001e34 <__gedf2+0xc4>)
 8001d9e:	42bd      	cmp	r5, r7
 8001da0:	d02d      	beq.n	8001dfe <__gedf2+0x8e>
 8001da2:	2c00      	cmp	r4, #0
 8001da4:	d10f      	bne.n	8001dc6 <__gedf2+0x56>
 8001da6:	4330      	orrs	r0, r6
 8001da8:	0007      	movs	r7, r0
 8001daa:	4681      	mov	r9, r0
 8001dac:	4278      	negs	r0, r7
 8001dae:	4178      	adcs	r0, r7
 8001db0:	b2c0      	uxtb	r0, r0
 8001db2:	2d00      	cmp	r5, #0
 8001db4:	d117      	bne.n	8001de6 <__gedf2+0x76>
 8001db6:	465f      	mov	r7, fp
 8001db8:	433a      	orrs	r2, r7
 8001dba:	d114      	bne.n	8001de6 <__gedf2+0x76>
 8001dbc:	464b      	mov	r3, r9
 8001dbe:	2000      	movs	r0, #0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d00a      	beq.n	8001dda <__gedf2+0x6a>
 8001dc4:	e006      	b.n	8001dd4 <__gedf2+0x64>
 8001dc6:	2d00      	cmp	r5, #0
 8001dc8:	d102      	bne.n	8001dd0 <__gedf2+0x60>
 8001dca:	4658      	mov	r0, fp
 8001dcc:	4302      	orrs	r2, r0
 8001dce:	d001      	beq.n	8001dd4 <__gedf2+0x64>
 8001dd0:	4299      	cmp	r1, r3
 8001dd2:	d018      	beq.n	8001e06 <__gedf2+0x96>
 8001dd4:	4248      	negs	r0, r1
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	4308      	orrs	r0, r1
 8001dda:	bc3c      	pop	{r2, r3, r4, r5}
 8001ddc:	4690      	mov	r8, r2
 8001dde:	4699      	mov	r9, r3
 8001de0:	46a2      	mov	sl, r4
 8001de2:	46ab      	mov	fp, r5
 8001de4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001de6:	2800      	cmp	r0, #0
 8001de8:	d0f2      	beq.n	8001dd0 <__gedf2+0x60>
 8001dea:	2001      	movs	r0, #1
 8001dec:	3b01      	subs	r3, #1
 8001dee:	4318      	orrs	r0, r3
 8001df0:	e7f3      	b.n	8001dda <__gedf2+0x6a>
 8001df2:	0037      	movs	r7, r6
 8001df4:	4307      	orrs	r7, r0
 8001df6:	d0d1      	beq.n	8001d9c <__gedf2+0x2c>
 8001df8:	2002      	movs	r0, #2
 8001dfa:	4240      	negs	r0, r0
 8001dfc:	e7ed      	b.n	8001dda <__gedf2+0x6a>
 8001dfe:	465f      	mov	r7, fp
 8001e00:	4317      	orrs	r7, r2
 8001e02:	d0ce      	beq.n	8001da2 <__gedf2+0x32>
 8001e04:	e7f8      	b.n	8001df8 <__gedf2+0x88>
 8001e06:	42ac      	cmp	r4, r5
 8001e08:	dce4      	bgt.n	8001dd4 <__gedf2+0x64>
 8001e0a:	da03      	bge.n	8001e14 <__gedf2+0xa4>
 8001e0c:	1e48      	subs	r0, r1, #1
 8001e0e:	2101      	movs	r1, #1
 8001e10:	4308      	orrs	r0, r1
 8001e12:	e7e2      	b.n	8001dda <__gedf2+0x6a>
 8001e14:	455e      	cmp	r6, fp
 8001e16:	d8dd      	bhi.n	8001dd4 <__gedf2+0x64>
 8001e18:	d006      	beq.n	8001e28 <__gedf2+0xb8>
 8001e1a:	2000      	movs	r0, #0
 8001e1c:	455e      	cmp	r6, fp
 8001e1e:	d2dc      	bcs.n	8001dda <__gedf2+0x6a>
 8001e20:	2301      	movs	r3, #1
 8001e22:	1e48      	subs	r0, r1, #1
 8001e24:	4318      	orrs	r0, r3
 8001e26:	e7d8      	b.n	8001dda <__gedf2+0x6a>
 8001e28:	45c4      	cmp	ip, r8
 8001e2a:	d8d3      	bhi.n	8001dd4 <__gedf2+0x64>
 8001e2c:	2000      	movs	r0, #0
 8001e2e:	45c4      	cmp	ip, r8
 8001e30:	d3f6      	bcc.n	8001e20 <__gedf2+0xb0>
 8001e32:	e7d2      	b.n	8001dda <__gedf2+0x6a>
 8001e34:	000007ff 	.word	0x000007ff

08001e38 <__ledf2>:
 8001e38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e3a:	464e      	mov	r6, r9
 8001e3c:	4645      	mov	r5, r8
 8001e3e:	46de      	mov	lr, fp
 8001e40:	4657      	mov	r7, sl
 8001e42:	005c      	lsls	r4, r3, #1
 8001e44:	b5e0      	push	{r5, r6, r7, lr}
 8001e46:	031f      	lsls	r7, r3, #12
 8001e48:	0fdb      	lsrs	r3, r3, #31
 8001e4a:	4699      	mov	r9, r3
 8001e4c:	4b2a      	ldr	r3, [pc, #168]	; (8001ef8 <__ledf2+0xc0>)
 8001e4e:	030e      	lsls	r6, r1, #12
 8001e50:	004d      	lsls	r5, r1, #1
 8001e52:	0fc9      	lsrs	r1, r1, #31
 8001e54:	4684      	mov	ip, r0
 8001e56:	0b36      	lsrs	r6, r6, #12
 8001e58:	0d6d      	lsrs	r5, r5, #21
 8001e5a:	468b      	mov	fp, r1
 8001e5c:	4690      	mov	r8, r2
 8001e5e:	0b3f      	lsrs	r7, r7, #12
 8001e60:	0d64      	lsrs	r4, r4, #21
 8001e62:	429d      	cmp	r5, r3
 8001e64:	d020      	beq.n	8001ea8 <__ledf2+0x70>
 8001e66:	4b24      	ldr	r3, [pc, #144]	; (8001ef8 <__ledf2+0xc0>)
 8001e68:	429c      	cmp	r4, r3
 8001e6a:	d022      	beq.n	8001eb2 <__ledf2+0x7a>
 8001e6c:	2d00      	cmp	r5, #0
 8001e6e:	d112      	bne.n	8001e96 <__ledf2+0x5e>
 8001e70:	4330      	orrs	r0, r6
 8001e72:	4243      	negs	r3, r0
 8001e74:	4143      	adcs	r3, r0
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	2c00      	cmp	r4, #0
 8001e7a:	d01f      	beq.n	8001ebc <__ledf2+0x84>
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d00c      	beq.n	8001e9a <__ledf2+0x62>
 8001e80:	464b      	mov	r3, r9
 8001e82:	2001      	movs	r0, #1
 8001e84:	3b01      	subs	r3, #1
 8001e86:	4303      	orrs	r3, r0
 8001e88:	0018      	movs	r0, r3
 8001e8a:	bc3c      	pop	{r2, r3, r4, r5}
 8001e8c:	4690      	mov	r8, r2
 8001e8e:	4699      	mov	r9, r3
 8001e90:	46a2      	mov	sl, r4
 8001e92:	46ab      	mov	fp, r5
 8001e94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e96:	2c00      	cmp	r4, #0
 8001e98:	d016      	beq.n	8001ec8 <__ledf2+0x90>
 8001e9a:	45cb      	cmp	fp, r9
 8001e9c:	d017      	beq.n	8001ece <__ledf2+0x96>
 8001e9e:	465b      	mov	r3, fp
 8001ea0:	4259      	negs	r1, r3
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	430b      	orrs	r3, r1
 8001ea6:	e7ef      	b.n	8001e88 <__ledf2+0x50>
 8001ea8:	0031      	movs	r1, r6
 8001eaa:	2302      	movs	r3, #2
 8001eac:	4301      	orrs	r1, r0
 8001eae:	d1eb      	bne.n	8001e88 <__ledf2+0x50>
 8001eb0:	e7d9      	b.n	8001e66 <__ledf2+0x2e>
 8001eb2:	0039      	movs	r1, r7
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	4311      	orrs	r1, r2
 8001eb8:	d1e6      	bne.n	8001e88 <__ledf2+0x50>
 8001eba:	e7d7      	b.n	8001e6c <__ledf2+0x34>
 8001ebc:	433a      	orrs	r2, r7
 8001ebe:	d1dd      	bne.n	8001e7c <__ledf2+0x44>
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	2800      	cmp	r0, #0
 8001ec4:	d0e0      	beq.n	8001e88 <__ledf2+0x50>
 8001ec6:	e7ea      	b.n	8001e9e <__ledf2+0x66>
 8001ec8:	433a      	orrs	r2, r7
 8001eca:	d1e6      	bne.n	8001e9a <__ledf2+0x62>
 8001ecc:	e7e7      	b.n	8001e9e <__ledf2+0x66>
 8001ece:	42a5      	cmp	r5, r4
 8001ed0:	dce5      	bgt.n	8001e9e <__ledf2+0x66>
 8001ed2:	db05      	blt.n	8001ee0 <__ledf2+0xa8>
 8001ed4:	42be      	cmp	r6, r7
 8001ed6:	d8e2      	bhi.n	8001e9e <__ledf2+0x66>
 8001ed8:	d007      	beq.n	8001eea <__ledf2+0xb2>
 8001eda:	2300      	movs	r3, #0
 8001edc:	42be      	cmp	r6, r7
 8001ede:	d2d3      	bcs.n	8001e88 <__ledf2+0x50>
 8001ee0:	4659      	mov	r1, fp
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	3901      	subs	r1, #1
 8001ee6:	430b      	orrs	r3, r1
 8001ee8:	e7ce      	b.n	8001e88 <__ledf2+0x50>
 8001eea:	45c4      	cmp	ip, r8
 8001eec:	d8d7      	bhi.n	8001e9e <__ledf2+0x66>
 8001eee:	2300      	movs	r3, #0
 8001ef0:	45c4      	cmp	ip, r8
 8001ef2:	d3f5      	bcc.n	8001ee0 <__ledf2+0xa8>
 8001ef4:	e7c8      	b.n	8001e88 <__ledf2+0x50>
 8001ef6:	46c0      	nop			; (mov r8, r8)
 8001ef8:	000007ff 	.word	0x000007ff

08001efc <__aeabi_dmul>:
 8001efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001efe:	4657      	mov	r7, sl
 8001f00:	4645      	mov	r5, r8
 8001f02:	46de      	mov	lr, fp
 8001f04:	464e      	mov	r6, r9
 8001f06:	b5e0      	push	{r5, r6, r7, lr}
 8001f08:	030c      	lsls	r4, r1, #12
 8001f0a:	4698      	mov	r8, r3
 8001f0c:	004e      	lsls	r6, r1, #1
 8001f0e:	0b23      	lsrs	r3, r4, #12
 8001f10:	b087      	sub	sp, #28
 8001f12:	0007      	movs	r7, r0
 8001f14:	4692      	mov	sl, r2
 8001f16:	469b      	mov	fp, r3
 8001f18:	0d76      	lsrs	r6, r6, #21
 8001f1a:	0fcd      	lsrs	r5, r1, #31
 8001f1c:	2e00      	cmp	r6, #0
 8001f1e:	d06b      	beq.n	8001ff8 <__aeabi_dmul+0xfc>
 8001f20:	4b6d      	ldr	r3, [pc, #436]	; (80020d8 <__aeabi_dmul+0x1dc>)
 8001f22:	429e      	cmp	r6, r3
 8001f24:	d035      	beq.n	8001f92 <__aeabi_dmul+0x96>
 8001f26:	2480      	movs	r4, #128	; 0x80
 8001f28:	465b      	mov	r3, fp
 8001f2a:	0f42      	lsrs	r2, r0, #29
 8001f2c:	0424      	lsls	r4, r4, #16
 8001f2e:	00db      	lsls	r3, r3, #3
 8001f30:	4314      	orrs	r4, r2
 8001f32:	431c      	orrs	r4, r3
 8001f34:	00c3      	lsls	r3, r0, #3
 8001f36:	4699      	mov	r9, r3
 8001f38:	4b68      	ldr	r3, [pc, #416]	; (80020dc <__aeabi_dmul+0x1e0>)
 8001f3a:	46a3      	mov	fp, r4
 8001f3c:	469c      	mov	ip, r3
 8001f3e:	2300      	movs	r3, #0
 8001f40:	2700      	movs	r7, #0
 8001f42:	4466      	add	r6, ip
 8001f44:	9302      	str	r3, [sp, #8]
 8001f46:	4643      	mov	r3, r8
 8001f48:	031c      	lsls	r4, r3, #12
 8001f4a:	005a      	lsls	r2, r3, #1
 8001f4c:	0fdb      	lsrs	r3, r3, #31
 8001f4e:	4650      	mov	r0, sl
 8001f50:	0b24      	lsrs	r4, r4, #12
 8001f52:	0d52      	lsrs	r2, r2, #21
 8001f54:	4698      	mov	r8, r3
 8001f56:	d100      	bne.n	8001f5a <__aeabi_dmul+0x5e>
 8001f58:	e076      	b.n	8002048 <__aeabi_dmul+0x14c>
 8001f5a:	4b5f      	ldr	r3, [pc, #380]	; (80020d8 <__aeabi_dmul+0x1dc>)
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d06d      	beq.n	800203c <__aeabi_dmul+0x140>
 8001f60:	2380      	movs	r3, #128	; 0x80
 8001f62:	0f41      	lsrs	r1, r0, #29
 8001f64:	041b      	lsls	r3, r3, #16
 8001f66:	430b      	orrs	r3, r1
 8001f68:	495c      	ldr	r1, [pc, #368]	; (80020dc <__aeabi_dmul+0x1e0>)
 8001f6a:	00e4      	lsls	r4, r4, #3
 8001f6c:	468c      	mov	ip, r1
 8001f6e:	431c      	orrs	r4, r3
 8001f70:	00c3      	lsls	r3, r0, #3
 8001f72:	2000      	movs	r0, #0
 8001f74:	4462      	add	r2, ip
 8001f76:	4641      	mov	r1, r8
 8001f78:	18b6      	adds	r6, r6, r2
 8001f7a:	4069      	eors	r1, r5
 8001f7c:	1c72      	adds	r2, r6, #1
 8001f7e:	9101      	str	r1, [sp, #4]
 8001f80:	4694      	mov	ip, r2
 8001f82:	4307      	orrs	r7, r0
 8001f84:	2f0f      	cmp	r7, #15
 8001f86:	d900      	bls.n	8001f8a <__aeabi_dmul+0x8e>
 8001f88:	e0b0      	b.n	80020ec <__aeabi_dmul+0x1f0>
 8001f8a:	4a55      	ldr	r2, [pc, #340]	; (80020e0 <__aeabi_dmul+0x1e4>)
 8001f8c:	00bf      	lsls	r7, r7, #2
 8001f8e:	59d2      	ldr	r2, [r2, r7]
 8001f90:	4697      	mov	pc, r2
 8001f92:	465b      	mov	r3, fp
 8001f94:	4303      	orrs	r3, r0
 8001f96:	4699      	mov	r9, r3
 8001f98:	d000      	beq.n	8001f9c <__aeabi_dmul+0xa0>
 8001f9a:	e087      	b.n	80020ac <__aeabi_dmul+0x1b0>
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	469b      	mov	fp, r3
 8001fa0:	3302      	adds	r3, #2
 8001fa2:	2708      	movs	r7, #8
 8001fa4:	9302      	str	r3, [sp, #8]
 8001fa6:	e7ce      	b.n	8001f46 <__aeabi_dmul+0x4a>
 8001fa8:	4642      	mov	r2, r8
 8001faa:	9201      	str	r2, [sp, #4]
 8001fac:	2802      	cmp	r0, #2
 8001fae:	d067      	beq.n	8002080 <__aeabi_dmul+0x184>
 8001fb0:	2803      	cmp	r0, #3
 8001fb2:	d100      	bne.n	8001fb6 <__aeabi_dmul+0xba>
 8001fb4:	e20e      	b.n	80023d4 <__aeabi_dmul+0x4d8>
 8001fb6:	2801      	cmp	r0, #1
 8001fb8:	d000      	beq.n	8001fbc <__aeabi_dmul+0xc0>
 8001fba:	e162      	b.n	8002282 <__aeabi_dmul+0x386>
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	2400      	movs	r4, #0
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	4699      	mov	r9, r3
 8001fc4:	9901      	ldr	r1, [sp, #4]
 8001fc6:	4001      	ands	r1, r0
 8001fc8:	b2cd      	uxtb	r5, r1
 8001fca:	2100      	movs	r1, #0
 8001fcc:	0312      	lsls	r2, r2, #12
 8001fce:	0d0b      	lsrs	r3, r1, #20
 8001fd0:	0b12      	lsrs	r2, r2, #12
 8001fd2:	051b      	lsls	r3, r3, #20
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	4a43      	ldr	r2, [pc, #268]	; (80020e4 <__aeabi_dmul+0x1e8>)
 8001fd8:	0524      	lsls	r4, r4, #20
 8001fda:	4013      	ands	r3, r2
 8001fdc:	431c      	orrs	r4, r3
 8001fde:	0064      	lsls	r4, r4, #1
 8001fe0:	07ed      	lsls	r5, r5, #31
 8001fe2:	0864      	lsrs	r4, r4, #1
 8001fe4:	432c      	orrs	r4, r5
 8001fe6:	4648      	mov	r0, r9
 8001fe8:	0021      	movs	r1, r4
 8001fea:	b007      	add	sp, #28
 8001fec:	bc3c      	pop	{r2, r3, r4, r5}
 8001fee:	4690      	mov	r8, r2
 8001ff0:	4699      	mov	r9, r3
 8001ff2:	46a2      	mov	sl, r4
 8001ff4:	46ab      	mov	fp, r5
 8001ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ff8:	4303      	orrs	r3, r0
 8001ffa:	4699      	mov	r9, r3
 8001ffc:	d04f      	beq.n	800209e <__aeabi_dmul+0x1a2>
 8001ffe:	465b      	mov	r3, fp
 8002000:	2b00      	cmp	r3, #0
 8002002:	d100      	bne.n	8002006 <__aeabi_dmul+0x10a>
 8002004:	e189      	b.n	800231a <__aeabi_dmul+0x41e>
 8002006:	4658      	mov	r0, fp
 8002008:	f000 feb8 	bl	8002d7c <__clzsi2>
 800200c:	0003      	movs	r3, r0
 800200e:	3b0b      	subs	r3, #11
 8002010:	2b1c      	cmp	r3, #28
 8002012:	dd00      	ble.n	8002016 <__aeabi_dmul+0x11a>
 8002014:	e17a      	b.n	800230c <__aeabi_dmul+0x410>
 8002016:	221d      	movs	r2, #29
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	003a      	movs	r2, r7
 800201c:	0001      	movs	r1, r0
 800201e:	465c      	mov	r4, fp
 8002020:	40da      	lsrs	r2, r3
 8002022:	3908      	subs	r1, #8
 8002024:	408c      	lsls	r4, r1
 8002026:	0013      	movs	r3, r2
 8002028:	408f      	lsls	r7, r1
 800202a:	4323      	orrs	r3, r4
 800202c:	469b      	mov	fp, r3
 800202e:	46b9      	mov	r9, r7
 8002030:	2300      	movs	r3, #0
 8002032:	4e2d      	ldr	r6, [pc, #180]	; (80020e8 <__aeabi_dmul+0x1ec>)
 8002034:	2700      	movs	r7, #0
 8002036:	1a36      	subs	r6, r6, r0
 8002038:	9302      	str	r3, [sp, #8]
 800203a:	e784      	b.n	8001f46 <__aeabi_dmul+0x4a>
 800203c:	4653      	mov	r3, sl
 800203e:	4323      	orrs	r3, r4
 8002040:	d12a      	bne.n	8002098 <__aeabi_dmul+0x19c>
 8002042:	2400      	movs	r4, #0
 8002044:	2002      	movs	r0, #2
 8002046:	e796      	b.n	8001f76 <__aeabi_dmul+0x7a>
 8002048:	4653      	mov	r3, sl
 800204a:	4323      	orrs	r3, r4
 800204c:	d020      	beq.n	8002090 <__aeabi_dmul+0x194>
 800204e:	2c00      	cmp	r4, #0
 8002050:	d100      	bne.n	8002054 <__aeabi_dmul+0x158>
 8002052:	e157      	b.n	8002304 <__aeabi_dmul+0x408>
 8002054:	0020      	movs	r0, r4
 8002056:	f000 fe91 	bl	8002d7c <__clzsi2>
 800205a:	0003      	movs	r3, r0
 800205c:	3b0b      	subs	r3, #11
 800205e:	2b1c      	cmp	r3, #28
 8002060:	dd00      	ble.n	8002064 <__aeabi_dmul+0x168>
 8002062:	e149      	b.n	80022f8 <__aeabi_dmul+0x3fc>
 8002064:	211d      	movs	r1, #29
 8002066:	1acb      	subs	r3, r1, r3
 8002068:	4651      	mov	r1, sl
 800206a:	0002      	movs	r2, r0
 800206c:	40d9      	lsrs	r1, r3
 800206e:	4653      	mov	r3, sl
 8002070:	3a08      	subs	r2, #8
 8002072:	4094      	lsls	r4, r2
 8002074:	4093      	lsls	r3, r2
 8002076:	430c      	orrs	r4, r1
 8002078:	4a1b      	ldr	r2, [pc, #108]	; (80020e8 <__aeabi_dmul+0x1ec>)
 800207a:	1a12      	subs	r2, r2, r0
 800207c:	2000      	movs	r0, #0
 800207e:	e77a      	b.n	8001f76 <__aeabi_dmul+0x7a>
 8002080:	2501      	movs	r5, #1
 8002082:	9b01      	ldr	r3, [sp, #4]
 8002084:	4c14      	ldr	r4, [pc, #80]	; (80020d8 <__aeabi_dmul+0x1dc>)
 8002086:	401d      	ands	r5, r3
 8002088:	2300      	movs	r3, #0
 800208a:	2200      	movs	r2, #0
 800208c:	4699      	mov	r9, r3
 800208e:	e79c      	b.n	8001fca <__aeabi_dmul+0xce>
 8002090:	2400      	movs	r4, #0
 8002092:	2200      	movs	r2, #0
 8002094:	2001      	movs	r0, #1
 8002096:	e76e      	b.n	8001f76 <__aeabi_dmul+0x7a>
 8002098:	4653      	mov	r3, sl
 800209a:	2003      	movs	r0, #3
 800209c:	e76b      	b.n	8001f76 <__aeabi_dmul+0x7a>
 800209e:	2300      	movs	r3, #0
 80020a0:	469b      	mov	fp, r3
 80020a2:	3301      	adds	r3, #1
 80020a4:	2704      	movs	r7, #4
 80020a6:	2600      	movs	r6, #0
 80020a8:	9302      	str	r3, [sp, #8]
 80020aa:	e74c      	b.n	8001f46 <__aeabi_dmul+0x4a>
 80020ac:	2303      	movs	r3, #3
 80020ae:	4681      	mov	r9, r0
 80020b0:	270c      	movs	r7, #12
 80020b2:	9302      	str	r3, [sp, #8]
 80020b4:	e747      	b.n	8001f46 <__aeabi_dmul+0x4a>
 80020b6:	2280      	movs	r2, #128	; 0x80
 80020b8:	2300      	movs	r3, #0
 80020ba:	2500      	movs	r5, #0
 80020bc:	0312      	lsls	r2, r2, #12
 80020be:	4699      	mov	r9, r3
 80020c0:	4c05      	ldr	r4, [pc, #20]	; (80020d8 <__aeabi_dmul+0x1dc>)
 80020c2:	e782      	b.n	8001fca <__aeabi_dmul+0xce>
 80020c4:	465c      	mov	r4, fp
 80020c6:	464b      	mov	r3, r9
 80020c8:	9802      	ldr	r0, [sp, #8]
 80020ca:	e76f      	b.n	8001fac <__aeabi_dmul+0xb0>
 80020cc:	465c      	mov	r4, fp
 80020ce:	464b      	mov	r3, r9
 80020d0:	9501      	str	r5, [sp, #4]
 80020d2:	9802      	ldr	r0, [sp, #8]
 80020d4:	e76a      	b.n	8001fac <__aeabi_dmul+0xb0>
 80020d6:	46c0      	nop			; (mov r8, r8)
 80020d8:	000007ff 	.word	0x000007ff
 80020dc:	fffffc01 	.word	0xfffffc01
 80020e0:	08008070 	.word	0x08008070
 80020e4:	800fffff 	.word	0x800fffff
 80020e8:	fffffc0d 	.word	0xfffffc0d
 80020ec:	464a      	mov	r2, r9
 80020ee:	4649      	mov	r1, r9
 80020f0:	0c17      	lsrs	r7, r2, #16
 80020f2:	0c1a      	lsrs	r2, r3, #16
 80020f4:	041b      	lsls	r3, r3, #16
 80020f6:	0c1b      	lsrs	r3, r3, #16
 80020f8:	0408      	lsls	r0, r1, #16
 80020fa:	0019      	movs	r1, r3
 80020fc:	0c00      	lsrs	r0, r0, #16
 80020fe:	4341      	muls	r1, r0
 8002100:	0015      	movs	r5, r2
 8002102:	4688      	mov	r8, r1
 8002104:	0019      	movs	r1, r3
 8002106:	437d      	muls	r5, r7
 8002108:	4379      	muls	r1, r7
 800210a:	9503      	str	r5, [sp, #12]
 800210c:	4689      	mov	r9, r1
 800210e:	0029      	movs	r1, r5
 8002110:	0015      	movs	r5, r2
 8002112:	4345      	muls	r5, r0
 8002114:	444d      	add	r5, r9
 8002116:	9502      	str	r5, [sp, #8]
 8002118:	4645      	mov	r5, r8
 800211a:	0c2d      	lsrs	r5, r5, #16
 800211c:	46aa      	mov	sl, r5
 800211e:	9d02      	ldr	r5, [sp, #8]
 8002120:	4455      	add	r5, sl
 8002122:	45a9      	cmp	r9, r5
 8002124:	d906      	bls.n	8002134 <__aeabi_dmul+0x238>
 8002126:	468a      	mov	sl, r1
 8002128:	2180      	movs	r1, #128	; 0x80
 800212a:	0249      	lsls	r1, r1, #9
 800212c:	4689      	mov	r9, r1
 800212e:	44ca      	add	sl, r9
 8002130:	4651      	mov	r1, sl
 8002132:	9103      	str	r1, [sp, #12]
 8002134:	0c29      	lsrs	r1, r5, #16
 8002136:	9104      	str	r1, [sp, #16]
 8002138:	4641      	mov	r1, r8
 800213a:	0409      	lsls	r1, r1, #16
 800213c:	042d      	lsls	r5, r5, #16
 800213e:	0c09      	lsrs	r1, r1, #16
 8002140:	4688      	mov	r8, r1
 8002142:	0029      	movs	r1, r5
 8002144:	0c25      	lsrs	r5, r4, #16
 8002146:	0424      	lsls	r4, r4, #16
 8002148:	4441      	add	r1, r8
 800214a:	0c24      	lsrs	r4, r4, #16
 800214c:	9105      	str	r1, [sp, #20]
 800214e:	0021      	movs	r1, r4
 8002150:	4341      	muls	r1, r0
 8002152:	4688      	mov	r8, r1
 8002154:	0021      	movs	r1, r4
 8002156:	4379      	muls	r1, r7
 8002158:	468a      	mov	sl, r1
 800215a:	4368      	muls	r0, r5
 800215c:	4641      	mov	r1, r8
 800215e:	4450      	add	r0, sl
 8002160:	4681      	mov	r9, r0
 8002162:	0c08      	lsrs	r0, r1, #16
 8002164:	4448      	add	r0, r9
 8002166:	436f      	muls	r7, r5
 8002168:	4582      	cmp	sl, r0
 800216a:	d903      	bls.n	8002174 <__aeabi_dmul+0x278>
 800216c:	2180      	movs	r1, #128	; 0x80
 800216e:	0249      	lsls	r1, r1, #9
 8002170:	4689      	mov	r9, r1
 8002172:	444f      	add	r7, r9
 8002174:	0c01      	lsrs	r1, r0, #16
 8002176:	4689      	mov	r9, r1
 8002178:	0039      	movs	r1, r7
 800217a:	4449      	add	r1, r9
 800217c:	9102      	str	r1, [sp, #8]
 800217e:	4641      	mov	r1, r8
 8002180:	040f      	lsls	r7, r1, #16
 8002182:	9904      	ldr	r1, [sp, #16]
 8002184:	0c3f      	lsrs	r7, r7, #16
 8002186:	4688      	mov	r8, r1
 8002188:	0400      	lsls	r0, r0, #16
 800218a:	19c0      	adds	r0, r0, r7
 800218c:	4480      	add	r8, r0
 800218e:	4641      	mov	r1, r8
 8002190:	9104      	str	r1, [sp, #16]
 8002192:	4659      	mov	r1, fp
 8002194:	0c0f      	lsrs	r7, r1, #16
 8002196:	0409      	lsls	r1, r1, #16
 8002198:	0c09      	lsrs	r1, r1, #16
 800219a:	4688      	mov	r8, r1
 800219c:	4359      	muls	r1, r3
 800219e:	468a      	mov	sl, r1
 80021a0:	0039      	movs	r1, r7
 80021a2:	4351      	muls	r1, r2
 80021a4:	4689      	mov	r9, r1
 80021a6:	4641      	mov	r1, r8
 80021a8:	434a      	muls	r2, r1
 80021aa:	4651      	mov	r1, sl
 80021ac:	0c09      	lsrs	r1, r1, #16
 80021ae:	468b      	mov	fp, r1
 80021b0:	437b      	muls	r3, r7
 80021b2:	18d2      	adds	r2, r2, r3
 80021b4:	445a      	add	r2, fp
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d903      	bls.n	80021c2 <__aeabi_dmul+0x2c6>
 80021ba:	2380      	movs	r3, #128	; 0x80
 80021bc:	025b      	lsls	r3, r3, #9
 80021be:	469b      	mov	fp, r3
 80021c0:	44d9      	add	r9, fp
 80021c2:	4651      	mov	r1, sl
 80021c4:	0409      	lsls	r1, r1, #16
 80021c6:	0c09      	lsrs	r1, r1, #16
 80021c8:	468a      	mov	sl, r1
 80021ca:	4641      	mov	r1, r8
 80021cc:	4361      	muls	r1, r4
 80021ce:	437c      	muls	r4, r7
 80021d0:	0c13      	lsrs	r3, r2, #16
 80021d2:	0412      	lsls	r2, r2, #16
 80021d4:	444b      	add	r3, r9
 80021d6:	4452      	add	r2, sl
 80021d8:	46a1      	mov	r9, r4
 80021da:	468a      	mov	sl, r1
 80021dc:	003c      	movs	r4, r7
 80021de:	4641      	mov	r1, r8
 80021e0:	436c      	muls	r4, r5
 80021e2:	434d      	muls	r5, r1
 80021e4:	4651      	mov	r1, sl
 80021e6:	444d      	add	r5, r9
 80021e8:	0c0f      	lsrs	r7, r1, #16
 80021ea:	197d      	adds	r5, r7, r5
 80021ec:	45a9      	cmp	r9, r5
 80021ee:	d903      	bls.n	80021f8 <__aeabi_dmul+0x2fc>
 80021f0:	2180      	movs	r1, #128	; 0x80
 80021f2:	0249      	lsls	r1, r1, #9
 80021f4:	4688      	mov	r8, r1
 80021f6:	4444      	add	r4, r8
 80021f8:	9f04      	ldr	r7, [sp, #16]
 80021fa:	9903      	ldr	r1, [sp, #12]
 80021fc:	46b8      	mov	r8, r7
 80021fe:	4441      	add	r1, r8
 8002200:	468b      	mov	fp, r1
 8002202:	4583      	cmp	fp, r0
 8002204:	4180      	sbcs	r0, r0
 8002206:	4241      	negs	r1, r0
 8002208:	4688      	mov	r8, r1
 800220a:	4651      	mov	r1, sl
 800220c:	0408      	lsls	r0, r1, #16
 800220e:	042f      	lsls	r7, r5, #16
 8002210:	0c00      	lsrs	r0, r0, #16
 8002212:	183f      	adds	r7, r7, r0
 8002214:	4658      	mov	r0, fp
 8002216:	9902      	ldr	r1, [sp, #8]
 8002218:	1810      	adds	r0, r2, r0
 800221a:	4689      	mov	r9, r1
 800221c:	4290      	cmp	r0, r2
 800221e:	4192      	sbcs	r2, r2
 8002220:	444f      	add	r7, r9
 8002222:	46ba      	mov	sl, r7
 8002224:	4252      	negs	r2, r2
 8002226:	4699      	mov	r9, r3
 8002228:	4693      	mov	fp, r2
 800222a:	44c2      	add	sl, r8
 800222c:	44d1      	add	r9, sl
 800222e:	44cb      	add	fp, r9
 8002230:	428f      	cmp	r7, r1
 8002232:	41bf      	sbcs	r7, r7
 8002234:	45c2      	cmp	sl, r8
 8002236:	4189      	sbcs	r1, r1
 8002238:	4599      	cmp	r9, r3
 800223a:	419b      	sbcs	r3, r3
 800223c:	4593      	cmp	fp, r2
 800223e:	4192      	sbcs	r2, r2
 8002240:	427f      	negs	r7, r7
 8002242:	4249      	negs	r1, r1
 8002244:	0c2d      	lsrs	r5, r5, #16
 8002246:	4252      	negs	r2, r2
 8002248:	430f      	orrs	r7, r1
 800224a:	425b      	negs	r3, r3
 800224c:	4313      	orrs	r3, r2
 800224e:	197f      	adds	r7, r7, r5
 8002250:	18ff      	adds	r7, r7, r3
 8002252:	465b      	mov	r3, fp
 8002254:	193c      	adds	r4, r7, r4
 8002256:	0ddb      	lsrs	r3, r3, #23
 8002258:	9a05      	ldr	r2, [sp, #20]
 800225a:	0264      	lsls	r4, r4, #9
 800225c:	431c      	orrs	r4, r3
 800225e:	0243      	lsls	r3, r0, #9
 8002260:	4313      	orrs	r3, r2
 8002262:	1e5d      	subs	r5, r3, #1
 8002264:	41ab      	sbcs	r3, r5
 8002266:	465a      	mov	r2, fp
 8002268:	0dc0      	lsrs	r0, r0, #23
 800226a:	4303      	orrs	r3, r0
 800226c:	0252      	lsls	r2, r2, #9
 800226e:	4313      	orrs	r3, r2
 8002270:	01e2      	lsls	r2, r4, #7
 8002272:	d556      	bpl.n	8002322 <__aeabi_dmul+0x426>
 8002274:	2001      	movs	r0, #1
 8002276:	085a      	lsrs	r2, r3, #1
 8002278:	4003      	ands	r3, r0
 800227a:	4313      	orrs	r3, r2
 800227c:	07e2      	lsls	r2, r4, #31
 800227e:	4313      	orrs	r3, r2
 8002280:	0864      	lsrs	r4, r4, #1
 8002282:	485a      	ldr	r0, [pc, #360]	; (80023ec <__aeabi_dmul+0x4f0>)
 8002284:	4460      	add	r0, ip
 8002286:	2800      	cmp	r0, #0
 8002288:	dd4d      	ble.n	8002326 <__aeabi_dmul+0x42a>
 800228a:	075a      	lsls	r2, r3, #29
 800228c:	d009      	beq.n	80022a2 <__aeabi_dmul+0x3a6>
 800228e:	220f      	movs	r2, #15
 8002290:	401a      	ands	r2, r3
 8002292:	2a04      	cmp	r2, #4
 8002294:	d005      	beq.n	80022a2 <__aeabi_dmul+0x3a6>
 8002296:	1d1a      	adds	r2, r3, #4
 8002298:	429a      	cmp	r2, r3
 800229a:	419b      	sbcs	r3, r3
 800229c:	425b      	negs	r3, r3
 800229e:	18e4      	adds	r4, r4, r3
 80022a0:	0013      	movs	r3, r2
 80022a2:	01e2      	lsls	r2, r4, #7
 80022a4:	d504      	bpl.n	80022b0 <__aeabi_dmul+0x3b4>
 80022a6:	2080      	movs	r0, #128	; 0x80
 80022a8:	4a51      	ldr	r2, [pc, #324]	; (80023f0 <__aeabi_dmul+0x4f4>)
 80022aa:	00c0      	lsls	r0, r0, #3
 80022ac:	4014      	ands	r4, r2
 80022ae:	4460      	add	r0, ip
 80022b0:	4a50      	ldr	r2, [pc, #320]	; (80023f4 <__aeabi_dmul+0x4f8>)
 80022b2:	4290      	cmp	r0, r2
 80022b4:	dd00      	ble.n	80022b8 <__aeabi_dmul+0x3bc>
 80022b6:	e6e3      	b.n	8002080 <__aeabi_dmul+0x184>
 80022b8:	2501      	movs	r5, #1
 80022ba:	08db      	lsrs	r3, r3, #3
 80022bc:	0762      	lsls	r2, r4, #29
 80022be:	431a      	orrs	r2, r3
 80022c0:	0264      	lsls	r4, r4, #9
 80022c2:	9b01      	ldr	r3, [sp, #4]
 80022c4:	4691      	mov	r9, r2
 80022c6:	0b22      	lsrs	r2, r4, #12
 80022c8:	0544      	lsls	r4, r0, #21
 80022ca:	0d64      	lsrs	r4, r4, #21
 80022cc:	401d      	ands	r5, r3
 80022ce:	e67c      	b.n	8001fca <__aeabi_dmul+0xce>
 80022d0:	2280      	movs	r2, #128	; 0x80
 80022d2:	4659      	mov	r1, fp
 80022d4:	0312      	lsls	r2, r2, #12
 80022d6:	4211      	tst	r1, r2
 80022d8:	d008      	beq.n	80022ec <__aeabi_dmul+0x3f0>
 80022da:	4214      	tst	r4, r2
 80022dc:	d106      	bne.n	80022ec <__aeabi_dmul+0x3f0>
 80022de:	4322      	orrs	r2, r4
 80022e0:	0312      	lsls	r2, r2, #12
 80022e2:	0b12      	lsrs	r2, r2, #12
 80022e4:	4645      	mov	r5, r8
 80022e6:	4699      	mov	r9, r3
 80022e8:	4c43      	ldr	r4, [pc, #268]	; (80023f8 <__aeabi_dmul+0x4fc>)
 80022ea:	e66e      	b.n	8001fca <__aeabi_dmul+0xce>
 80022ec:	465b      	mov	r3, fp
 80022ee:	431a      	orrs	r2, r3
 80022f0:	0312      	lsls	r2, r2, #12
 80022f2:	0b12      	lsrs	r2, r2, #12
 80022f4:	4c40      	ldr	r4, [pc, #256]	; (80023f8 <__aeabi_dmul+0x4fc>)
 80022f6:	e668      	b.n	8001fca <__aeabi_dmul+0xce>
 80022f8:	0003      	movs	r3, r0
 80022fa:	4654      	mov	r4, sl
 80022fc:	3b28      	subs	r3, #40	; 0x28
 80022fe:	409c      	lsls	r4, r3
 8002300:	2300      	movs	r3, #0
 8002302:	e6b9      	b.n	8002078 <__aeabi_dmul+0x17c>
 8002304:	f000 fd3a 	bl	8002d7c <__clzsi2>
 8002308:	3020      	adds	r0, #32
 800230a:	e6a6      	b.n	800205a <__aeabi_dmul+0x15e>
 800230c:	0003      	movs	r3, r0
 800230e:	3b28      	subs	r3, #40	; 0x28
 8002310:	409f      	lsls	r7, r3
 8002312:	2300      	movs	r3, #0
 8002314:	46bb      	mov	fp, r7
 8002316:	4699      	mov	r9, r3
 8002318:	e68a      	b.n	8002030 <__aeabi_dmul+0x134>
 800231a:	f000 fd2f 	bl	8002d7c <__clzsi2>
 800231e:	3020      	adds	r0, #32
 8002320:	e674      	b.n	800200c <__aeabi_dmul+0x110>
 8002322:	46b4      	mov	ip, r6
 8002324:	e7ad      	b.n	8002282 <__aeabi_dmul+0x386>
 8002326:	2501      	movs	r5, #1
 8002328:	1a2a      	subs	r2, r5, r0
 800232a:	2a38      	cmp	r2, #56	; 0x38
 800232c:	dd06      	ble.n	800233c <__aeabi_dmul+0x440>
 800232e:	9b01      	ldr	r3, [sp, #4]
 8002330:	2400      	movs	r4, #0
 8002332:	401d      	ands	r5, r3
 8002334:	2300      	movs	r3, #0
 8002336:	2200      	movs	r2, #0
 8002338:	4699      	mov	r9, r3
 800233a:	e646      	b.n	8001fca <__aeabi_dmul+0xce>
 800233c:	2a1f      	cmp	r2, #31
 800233e:	dc21      	bgt.n	8002384 <__aeabi_dmul+0x488>
 8002340:	2520      	movs	r5, #32
 8002342:	0020      	movs	r0, r4
 8002344:	1aad      	subs	r5, r5, r2
 8002346:	001e      	movs	r6, r3
 8002348:	40ab      	lsls	r3, r5
 800234a:	40a8      	lsls	r0, r5
 800234c:	40d6      	lsrs	r6, r2
 800234e:	1e5d      	subs	r5, r3, #1
 8002350:	41ab      	sbcs	r3, r5
 8002352:	4330      	orrs	r0, r6
 8002354:	4318      	orrs	r0, r3
 8002356:	40d4      	lsrs	r4, r2
 8002358:	0743      	lsls	r3, r0, #29
 800235a:	d009      	beq.n	8002370 <__aeabi_dmul+0x474>
 800235c:	230f      	movs	r3, #15
 800235e:	4003      	ands	r3, r0
 8002360:	2b04      	cmp	r3, #4
 8002362:	d005      	beq.n	8002370 <__aeabi_dmul+0x474>
 8002364:	0003      	movs	r3, r0
 8002366:	1d18      	adds	r0, r3, #4
 8002368:	4298      	cmp	r0, r3
 800236a:	419b      	sbcs	r3, r3
 800236c:	425b      	negs	r3, r3
 800236e:	18e4      	adds	r4, r4, r3
 8002370:	0223      	lsls	r3, r4, #8
 8002372:	d521      	bpl.n	80023b8 <__aeabi_dmul+0x4bc>
 8002374:	2501      	movs	r5, #1
 8002376:	9b01      	ldr	r3, [sp, #4]
 8002378:	2401      	movs	r4, #1
 800237a:	401d      	ands	r5, r3
 800237c:	2300      	movs	r3, #0
 800237e:	2200      	movs	r2, #0
 8002380:	4699      	mov	r9, r3
 8002382:	e622      	b.n	8001fca <__aeabi_dmul+0xce>
 8002384:	251f      	movs	r5, #31
 8002386:	0021      	movs	r1, r4
 8002388:	426d      	negs	r5, r5
 800238a:	1a28      	subs	r0, r5, r0
 800238c:	40c1      	lsrs	r1, r0
 800238e:	0008      	movs	r0, r1
 8002390:	2a20      	cmp	r2, #32
 8002392:	d01d      	beq.n	80023d0 <__aeabi_dmul+0x4d4>
 8002394:	355f      	adds	r5, #95	; 0x5f
 8002396:	1aaa      	subs	r2, r5, r2
 8002398:	4094      	lsls	r4, r2
 800239a:	4323      	orrs	r3, r4
 800239c:	1e5c      	subs	r4, r3, #1
 800239e:	41a3      	sbcs	r3, r4
 80023a0:	2507      	movs	r5, #7
 80023a2:	4303      	orrs	r3, r0
 80023a4:	401d      	ands	r5, r3
 80023a6:	2200      	movs	r2, #0
 80023a8:	2d00      	cmp	r5, #0
 80023aa:	d009      	beq.n	80023c0 <__aeabi_dmul+0x4c4>
 80023ac:	220f      	movs	r2, #15
 80023ae:	2400      	movs	r4, #0
 80023b0:	401a      	ands	r2, r3
 80023b2:	0018      	movs	r0, r3
 80023b4:	2a04      	cmp	r2, #4
 80023b6:	d1d6      	bne.n	8002366 <__aeabi_dmul+0x46a>
 80023b8:	0003      	movs	r3, r0
 80023ba:	0765      	lsls	r5, r4, #29
 80023bc:	0264      	lsls	r4, r4, #9
 80023be:	0b22      	lsrs	r2, r4, #12
 80023c0:	08db      	lsrs	r3, r3, #3
 80023c2:	432b      	orrs	r3, r5
 80023c4:	2501      	movs	r5, #1
 80023c6:	4699      	mov	r9, r3
 80023c8:	9b01      	ldr	r3, [sp, #4]
 80023ca:	2400      	movs	r4, #0
 80023cc:	401d      	ands	r5, r3
 80023ce:	e5fc      	b.n	8001fca <__aeabi_dmul+0xce>
 80023d0:	2400      	movs	r4, #0
 80023d2:	e7e2      	b.n	800239a <__aeabi_dmul+0x49e>
 80023d4:	2280      	movs	r2, #128	; 0x80
 80023d6:	2501      	movs	r5, #1
 80023d8:	0312      	lsls	r2, r2, #12
 80023da:	4322      	orrs	r2, r4
 80023dc:	9901      	ldr	r1, [sp, #4]
 80023de:	0312      	lsls	r2, r2, #12
 80023e0:	0b12      	lsrs	r2, r2, #12
 80023e2:	400d      	ands	r5, r1
 80023e4:	4699      	mov	r9, r3
 80023e6:	4c04      	ldr	r4, [pc, #16]	; (80023f8 <__aeabi_dmul+0x4fc>)
 80023e8:	e5ef      	b.n	8001fca <__aeabi_dmul+0xce>
 80023ea:	46c0      	nop			; (mov r8, r8)
 80023ec:	000003ff 	.word	0x000003ff
 80023f0:	feffffff 	.word	0xfeffffff
 80023f4:	000007fe 	.word	0x000007fe
 80023f8:	000007ff 	.word	0x000007ff

080023fc <__aeabi_dsub>:
 80023fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023fe:	4646      	mov	r6, r8
 8002400:	46d6      	mov	lr, sl
 8002402:	464f      	mov	r7, r9
 8002404:	030c      	lsls	r4, r1, #12
 8002406:	b5c0      	push	{r6, r7, lr}
 8002408:	0fcd      	lsrs	r5, r1, #31
 800240a:	004e      	lsls	r6, r1, #1
 800240c:	0a61      	lsrs	r1, r4, #9
 800240e:	0f44      	lsrs	r4, r0, #29
 8002410:	430c      	orrs	r4, r1
 8002412:	00c1      	lsls	r1, r0, #3
 8002414:	0058      	lsls	r0, r3, #1
 8002416:	0d40      	lsrs	r0, r0, #21
 8002418:	4684      	mov	ip, r0
 800241a:	468a      	mov	sl, r1
 800241c:	000f      	movs	r7, r1
 800241e:	0319      	lsls	r1, r3, #12
 8002420:	0f50      	lsrs	r0, r2, #29
 8002422:	0a49      	lsrs	r1, r1, #9
 8002424:	4301      	orrs	r1, r0
 8002426:	48c6      	ldr	r0, [pc, #792]	; (8002740 <__aeabi_dsub+0x344>)
 8002428:	0d76      	lsrs	r6, r6, #21
 800242a:	46a8      	mov	r8, r5
 800242c:	0fdb      	lsrs	r3, r3, #31
 800242e:	00d2      	lsls	r2, r2, #3
 8002430:	4584      	cmp	ip, r0
 8002432:	d100      	bne.n	8002436 <__aeabi_dsub+0x3a>
 8002434:	e0d8      	b.n	80025e8 <__aeabi_dsub+0x1ec>
 8002436:	2001      	movs	r0, #1
 8002438:	4043      	eors	r3, r0
 800243a:	42ab      	cmp	r3, r5
 800243c:	d100      	bne.n	8002440 <__aeabi_dsub+0x44>
 800243e:	e0a6      	b.n	800258e <__aeabi_dsub+0x192>
 8002440:	4660      	mov	r0, ip
 8002442:	1a35      	subs	r5, r6, r0
 8002444:	2d00      	cmp	r5, #0
 8002446:	dc00      	bgt.n	800244a <__aeabi_dsub+0x4e>
 8002448:	e105      	b.n	8002656 <__aeabi_dsub+0x25a>
 800244a:	2800      	cmp	r0, #0
 800244c:	d110      	bne.n	8002470 <__aeabi_dsub+0x74>
 800244e:	000b      	movs	r3, r1
 8002450:	4313      	orrs	r3, r2
 8002452:	d100      	bne.n	8002456 <__aeabi_dsub+0x5a>
 8002454:	e0d7      	b.n	8002606 <__aeabi_dsub+0x20a>
 8002456:	1e6b      	subs	r3, r5, #1
 8002458:	2b00      	cmp	r3, #0
 800245a:	d000      	beq.n	800245e <__aeabi_dsub+0x62>
 800245c:	e14b      	b.n	80026f6 <__aeabi_dsub+0x2fa>
 800245e:	4653      	mov	r3, sl
 8002460:	1a9f      	subs	r7, r3, r2
 8002462:	45ba      	cmp	sl, r7
 8002464:	4180      	sbcs	r0, r0
 8002466:	1a64      	subs	r4, r4, r1
 8002468:	4240      	negs	r0, r0
 800246a:	1a24      	subs	r4, r4, r0
 800246c:	2601      	movs	r6, #1
 800246e:	e01e      	b.n	80024ae <__aeabi_dsub+0xb2>
 8002470:	4bb3      	ldr	r3, [pc, #716]	; (8002740 <__aeabi_dsub+0x344>)
 8002472:	429e      	cmp	r6, r3
 8002474:	d048      	beq.n	8002508 <__aeabi_dsub+0x10c>
 8002476:	2380      	movs	r3, #128	; 0x80
 8002478:	041b      	lsls	r3, r3, #16
 800247a:	4319      	orrs	r1, r3
 800247c:	2d38      	cmp	r5, #56	; 0x38
 800247e:	dd00      	ble.n	8002482 <__aeabi_dsub+0x86>
 8002480:	e119      	b.n	80026b6 <__aeabi_dsub+0x2ba>
 8002482:	2d1f      	cmp	r5, #31
 8002484:	dd00      	ble.n	8002488 <__aeabi_dsub+0x8c>
 8002486:	e14c      	b.n	8002722 <__aeabi_dsub+0x326>
 8002488:	2320      	movs	r3, #32
 800248a:	000f      	movs	r7, r1
 800248c:	1b5b      	subs	r3, r3, r5
 800248e:	0010      	movs	r0, r2
 8002490:	409a      	lsls	r2, r3
 8002492:	409f      	lsls	r7, r3
 8002494:	40e8      	lsrs	r0, r5
 8002496:	1e53      	subs	r3, r2, #1
 8002498:	419a      	sbcs	r2, r3
 800249a:	40e9      	lsrs	r1, r5
 800249c:	4307      	orrs	r7, r0
 800249e:	4317      	orrs	r7, r2
 80024a0:	4653      	mov	r3, sl
 80024a2:	1bdf      	subs	r7, r3, r7
 80024a4:	1a61      	subs	r1, r4, r1
 80024a6:	45ba      	cmp	sl, r7
 80024a8:	41a4      	sbcs	r4, r4
 80024aa:	4264      	negs	r4, r4
 80024ac:	1b0c      	subs	r4, r1, r4
 80024ae:	0223      	lsls	r3, r4, #8
 80024b0:	d400      	bmi.n	80024b4 <__aeabi_dsub+0xb8>
 80024b2:	e0c5      	b.n	8002640 <__aeabi_dsub+0x244>
 80024b4:	0264      	lsls	r4, r4, #9
 80024b6:	0a65      	lsrs	r5, r4, #9
 80024b8:	2d00      	cmp	r5, #0
 80024ba:	d100      	bne.n	80024be <__aeabi_dsub+0xc2>
 80024bc:	e0f6      	b.n	80026ac <__aeabi_dsub+0x2b0>
 80024be:	0028      	movs	r0, r5
 80024c0:	f000 fc5c 	bl	8002d7c <__clzsi2>
 80024c4:	0003      	movs	r3, r0
 80024c6:	3b08      	subs	r3, #8
 80024c8:	2b1f      	cmp	r3, #31
 80024ca:	dd00      	ble.n	80024ce <__aeabi_dsub+0xd2>
 80024cc:	e0e9      	b.n	80026a2 <__aeabi_dsub+0x2a6>
 80024ce:	2220      	movs	r2, #32
 80024d0:	003c      	movs	r4, r7
 80024d2:	1ad2      	subs	r2, r2, r3
 80024d4:	409d      	lsls	r5, r3
 80024d6:	40d4      	lsrs	r4, r2
 80024d8:	409f      	lsls	r7, r3
 80024da:	4325      	orrs	r5, r4
 80024dc:	429e      	cmp	r6, r3
 80024de:	dd00      	ble.n	80024e2 <__aeabi_dsub+0xe6>
 80024e0:	e0db      	b.n	800269a <__aeabi_dsub+0x29e>
 80024e2:	1b9e      	subs	r6, r3, r6
 80024e4:	1c73      	adds	r3, r6, #1
 80024e6:	2b1f      	cmp	r3, #31
 80024e8:	dd00      	ble.n	80024ec <__aeabi_dsub+0xf0>
 80024ea:	e10a      	b.n	8002702 <__aeabi_dsub+0x306>
 80024ec:	2220      	movs	r2, #32
 80024ee:	0038      	movs	r0, r7
 80024f0:	1ad2      	subs	r2, r2, r3
 80024f2:	0029      	movs	r1, r5
 80024f4:	4097      	lsls	r7, r2
 80024f6:	002c      	movs	r4, r5
 80024f8:	4091      	lsls	r1, r2
 80024fa:	40d8      	lsrs	r0, r3
 80024fc:	1e7a      	subs	r2, r7, #1
 80024fe:	4197      	sbcs	r7, r2
 8002500:	40dc      	lsrs	r4, r3
 8002502:	2600      	movs	r6, #0
 8002504:	4301      	orrs	r1, r0
 8002506:	430f      	orrs	r7, r1
 8002508:	077b      	lsls	r3, r7, #29
 800250a:	d009      	beq.n	8002520 <__aeabi_dsub+0x124>
 800250c:	230f      	movs	r3, #15
 800250e:	403b      	ands	r3, r7
 8002510:	2b04      	cmp	r3, #4
 8002512:	d005      	beq.n	8002520 <__aeabi_dsub+0x124>
 8002514:	1d3b      	adds	r3, r7, #4
 8002516:	42bb      	cmp	r3, r7
 8002518:	41bf      	sbcs	r7, r7
 800251a:	427f      	negs	r7, r7
 800251c:	19e4      	adds	r4, r4, r7
 800251e:	001f      	movs	r7, r3
 8002520:	0223      	lsls	r3, r4, #8
 8002522:	d525      	bpl.n	8002570 <__aeabi_dsub+0x174>
 8002524:	4b86      	ldr	r3, [pc, #536]	; (8002740 <__aeabi_dsub+0x344>)
 8002526:	3601      	adds	r6, #1
 8002528:	429e      	cmp	r6, r3
 800252a:	d100      	bne.n	800252e <__aeabi_dsub+0x132>
 800252c:	e0af      	b.n	800268e <__aeabi_dsub+0x292>
 800252e:	4b85      	ldr	r3, [pc, #532]	; (8002744 <__aeabi_dsub+0x348>)
 8002530:	2501      	movs	r5, #1
 8002532:	401c      	ands	r4, r3
 8002534:	4643      	mov	r3, r8
 8002536:	0762      	lsls	r2, r4, #29
 8002538:	08ff      	lsrs	r7, r7, #3
 800253a:	0264      	lsls	r4, r4, #9
 800253c:	0576      	lsls	r6, r6, #21
 800253e:	4317      	orrs	r7, r2
 8002540:	0b24      	lsrs	r4, r4, #12
 8002542:	0d76      	lsrs	r6, r6, #21
 8002544:	401d      	ands	r5, r3
 8002546:	2100      	movs	r1, #0
 8002548:	0324      	lsls	r4, r4, #12
 800254a:	0b23      	lsrs	r3, r4, #12
 800254c:	0d0c      	lsrs	r4, r1, #20
 800254e:	4a7e      	ldr	r2, [pc, #504]	; (8002748 <__aeabi_dsub+0x34c>)
 8002550:	0524      	lsls	r4, r4, #20
 8002552:	431c      	orrs	r4, r3
 8002554:	4014      	ands	r4, r2
 8002556:	0533      	lsls	r3, r6, #20
 8002558:	4323      	orrs	r3, r4
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	07ed      	lsls	r5, r5, #31
 800255e:	085b      	lsrs	r3, r3, #1
 8002560:	432b      	orrs	r3, r5
 8002562:	0038      	movs	r0, r7
 8002564:	0019      	movs	r1, r3
 8002566:	bc1c      	pop	{r2, r3, r4}
 8002568:	4690      	mov	r8, r2
 800256a:	4699      	mov	r9, r3
 800256c:	46a2      	mov	sl, r4
 800256e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002570:	2501      	movs	r5, #1
 8002572:	4643      	mov	r3, r8
 8002574:	0762      	lsls	r2, r4, #29
 8002576:	08ff      	lsrs	r7, r7, #3
 8002578:	4317      	orrs	r7, r2
 800257a:	08e4      	lsrs	r4, r4, #3
 800257c:	401d      	ands	r5, r3
 800257e:	4b70      	ldr	r3, [pc, #448]	; (8002740 <__aeabi_dsub+0x344>)
 8002580:	429e      	cmp	r6, r3
 8002582:	d036      	beq.n	80025f2 <__aeabi_dsub+0x1f6>
 8002584:	0324      	lsls	r4, r4, #12
 8002586:	0576      	lsls	r6, r6, #21
 8002588:	0b24      	lsrs	r4, r4, #12
 800258a:	0d76      	lsrs	r6, r6, #21
 800258c:	e7db      	b.n	8002546 <__aeabi_dsub+0x14a>
 800258e:	4663      	mov	r3, ip
 8002590:	1af3      	subs	r3, r6, r3
 8002592:	2b00      	cmp	r3, #0
 8002594:	dc00      	bgt.n	8002598 <__aeabi_dsub+0x19c>
 8002596:	e094      	b.n	80026c2 <__aeabi_dsub+0x2c6>
 8002598:	4660      	mov	r0, ip
 800259a:	2800      	cmp	r0, #0
 800259c:	d035      	beq.n	800260a <__aeabi_dsub+0x20e>
 800259e:	4868      	ldr	r0, [pc, #416]	; (8002740 <__aeabi_dsub+0x344>)
 80025a0:	4286      	cmp	r6, r0
 80025a2:	d0b1      	beq.n	8002508 <__aeabi_dsub+0x10c>
 80025a4:	2780      	movs	r7, #128	; 0x80
 80025a6:	043f      	lsls	r7, r7, #16
 80025a8:	4339      	orrs	r1, r7
 80025aa:	2b38      	cmp	r3, #56	; 0x38
 80025ac:	dc00      	bgt.n	80025b0 <__aeabi_dsub+0x1b4>
 80025ae:	e0fd      	b.n	80027ac <__aeabi_dsub+0x3b0>
 80025b0:	430a      	orrs	r2, r1
 80025b2:	0017      	movs	r7, r2
 80025b4:	2100      	movs	r1, #0
 80025b6:	1e7a      	subs	r2, r7, #1
 80025b8:	4197      	sbcs	r7, r2
 80025ba:	4457      	add	r7, sl
 80025bc:	4557      	cmp	r7, sl
 80025be:	4180      	sbcs	r0, r0
 80025c0:	1909      	adds	r1, r1, r4
 80025c2:	4244      	negs	r4, r0
 80025c4:	190c      	adds	r4, r1, r4
 80025c6:	0223      	lsls	r3, r4, #8
 80025c8:	d53a      	bpl.n	8002640 <__aeabi_dsub+0x244>
 80025ca:	4b5d      	ldr	r3, [pc, #372]	; (8002740 <__aeabi_dsub+0x344>)
 80025cc:	3601      	adds	r6, #1
 80025ce:	429e      	cmp	r6, r3
 80025d0:	d100      	bne.n	80025d4 <__aeabi_dsub+0x1d8>
 80025d2:	e14b      	b.n	800286c <__aeabi_dsub+0x470>
 80025d4:	2201      	movs	r2, #1
 80025d6:	4b5b      	ldr	r3, [pc, #364]	; (8002744 <__aeabi_dsub+0x348>)
 80025d8:	401c      	ands	r4, r3
 80025da:	087b      	lsrs	r3, r7, #1
 80025dc:	4017      	ands	r7, r2
 80025de:	431f      	orrs	r7, r3
 80025e0:	07e2      	lsls	r2, r4, #31
 80025e2:	4317      	orrs	r7, r2
 80025e4:	0864      	lsrs	r4, r4, #1
 80025e6:	e78f      	b.n	8002508 <__aeabi_dsub+0x10c>
 80025e8:	0008      	movs	r0, r1
 80025ea:	4310      	orrs	r0, r2
 80025ec:	d000      	beq.n	80025f0 <__aeabi_dsub+0x1f4>
 80025ee:	e724      	b.n	800243a <__aeabi_dsub+0x3e>
 80025f0:	e721      	b.n	8002436 <__aeabi_dsub+0x3a>
 80025f2:	0023      	movs	r3, r4
 80025f4:	433b      	orrs	r3, r7
 80025f6:	d100      	bne.n	80025fa <__aeabi_dsub+0x1fe>
 80025f8:	e1b9      	b.n	800296e <__aeabi_dsub+0x572>
 80025fa:	2280      	movs	r2, #128	; 0x80
 80025fc:	0312      	lsls	r2, r2, #12
 80025fe:	4314      	orrs	r4, r2
 8002600:	0324      	lsls	r4, r4, #12
 8002602:	0b24      	lsrs	r4, r4, #12
 8002604:	e79f      	b.n	8002546 <__aeabi_dsub+0x14a>
 8002606:	002e      	movs	r6, r5
 8002608:	e77e      	b.n	8002508 <__aeabi_dsub+0x10c>
 800260a:	0008      	movs	r0, r1
 800260c:	4310      	orrs	r0, r2
 800260e:	d100      	bne.n	8002612 <__aeabi_dsub+0x216>
 8002610:	e0ca      	b.n	80027a8 <__aeabi_dsub+0x3ac>
 8002612:	1e58      	subs	r0, r3, #1
 8002614:	4684      	mov	ip, r0
 8002616:	2800      	cmp	r0, #0
 8002618:	d000      	beq.n	800261c <__aeabi_dsub+0x220>
 800261a:	e0e7      	b.n	80027ec <__aeabi_dsub+0x3f0>
 800261c:	4452      	add	r2, sl
 800261e:	4552      	cmp	r2, sl
 8002620:	4180      	sbcs	r0, r0
 8002622:	1864      	adds	r4, r4, r1
 8002624:	4240      	negs	r0, r0
 8002626:	1824      	adds	r4, r4, r0
 8002628:	0017      	movs	r7, r2
 800262a:	2601      	movs	r6, #1
 800262c:	0223      	lsls	r3, r4, #8
 800262e:	d507      	bpl.n	8002640 <__aeabi_dsub+0x244>
 8002630:	2602      	movs	r6, #2
 8002632:	e7cf      	b.n	80025d4 <__aeabi_dsub+0x1d8>
 8002634:	4664      	mov	r4, ip
 8002636:	432c      	orrs	r4, r5
 8002638:	d100      	bne.n	800263c <__aeabi_dsub+0x240>
 800263a:	e1b3      	b.n	80029a4 <__aeabi_dsub+0x5a8>
 800263c:	002c      	movs	r4, r5
 800263e:	4667      	mov	r7, ip
 8002640:	077b      	lsls	r3, r7, #29
 8002642:	d000      	beq.n	8002646 <__aeabi_dsub+0x24a>
 8002644:	e762      	b.n	800250c <__aeabi_dsub+0x110>
 8002646:	0763      	lsls	r3, r4, #29
 8002648:	08ff      	lsrs	r7, r7, #3
 800264a:	431f      	orrs	r7, r3
 800264c:	2501      	movs	r5, #1
 800264e:	4643      	mov	r3, r8
 8002650:	08e4      	lsrs	r4, r4, #3
 8002652:	401d      	ands	r5, r3
 8002654:	e793      	b.n	800257e <__aeabi_dsub+0x182>
 8002656:	2d00      	cmp	r5, #0
 8002658:	d178      	bne.n	800274c <__aeabi_dsub+0x350>
 800265a:	1c75      	adds	r5, r6, #1
 800265c:	056d      	lsls	r5, r5, #21
 800265e:	0d6d      	lsrs	r5, r5, #21
 8002660:	2d01      	cmp	r5, #1
 8002662:	dc00      	bgt.n	8002666 <__aeabi_dsub+0x26a>
 8002664:	e0f2      	b.n	800284c <__aeabi_dsub+0x450>
 8002666:	4650      	mov	r0, sl
 8002668:	1a80      	subs	r0, r0, r2
 800266a:	4582      	cmp	sl, r0
 800266c:	41bf      	sbcs	r7, r7
 800266e:	1a65      	subs	r5, r4, r1
 8002670:	427f      	negs	r7, r7
 8002672:	1bed      	subs	r5, r5, r7
 8002674:	4684      	mov	ip, r0
 8002676:	0228      	lsls	r0, r5, #8
 8002678:	d400      	bmi.n	800267c <__aeabi_dsub+0x280>
 800267a:	e08c      	b.n	8002796 <__aeabi_dsub+0x39a>
 800267c:	4650      	mov	r0, sl
 800267e:	1a17      	subs	r7, r2, r0
 8002680:	42ba      	cmp	r2, r7
 8002682:	4192      	sbcs	r2, r2
 8002684:	1b0c      	subs	r4, r1, r4
 8002686:	4255      	negs	r5, r2
 8002688:	1b65      	subs	r5, r4, r5
 800268a:	4698      	mov	r8, r3
 800268c:	e714      	b.n	80024b8 <__aeabi_dsub+0xbc>
 800268e:	2501      	movs	r5, #1
 8002690:	4643      	mov	r3, r8
 8002692:	2400      	movs	r4, #0
 8002694:	401d      	ands	r5, r3
 8002696:	2700      	movs	r7, #0
 8002698:	e755      	b.n	8002546 <__aeabi_dsub+0x14a>
 800269a:	4c2a      	ldr	r4, [pc, #168]	; (8002744 <__aeabi_dsub+0x348>)
 800269c:	1af6      	subs	r6, r6, r3
 800269e:	402c      	ands	r4, r5
 80026a0:	e732      	b.n	8002508 <__aeabi_dsub+0x10c>
 80026a2:	003d      	movs	r5, r7
 80026a4:	3828      	subs	r0, #40	; 0x28
 80026a6:	4085      	lsls	r5, r0
 80026a8:	2700      	movs	r7, #0
 80026aa:	e717      	b.n	80024dc <__aeabi_dsub+0xe0>
 80026ac:	0038      	movs	r0, r7
 80026ae:	f000 fb65 	bl	8002d7c <__clzsi2>
 80026b2:	3020      	adds	r0, #32
 80026b4:	e706      	b.n	80024c4 <__aeabi_dsub+0xc8>
 80026b6:	430a      	orrs	r2, r1
 80026b8:	0017      	movs	r7, r2
 80026ba:	2100      	movs	r1, #0
 80026bc:	1e7a      	subs	r2, r7, #1
 80026be:	4197      	sbcs	r7, r2
 80026c0:	e6ee      	b.n	80024a0 <__aeabi_dsub+0xa4>
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d000      	beq.n	80026c8 <__aeabi_dsub+0x2cc>
 80026c6:	e0e5      	b.n	8002894 <__aeabi_dsub+0x498>
 80026c8:	1c73      	adds	r3, r6, #1
 80026ca:	469c      	mov	ip, r3
 80026cc:	055b      	lsls	r3, r3, #21
 80026ce:	0d5b      	lsrs	r3, r3, #21
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	dc00      	bgt.n	80026d6 <__aeabi_dsub+0x2da>
 80026d4:	e09f      	b.n	8002816 <__aeabi_dsub+0x41a>
 80026d6:	4b1a      	ldr	r3, [pc, #104]	; (8002740 <__aeabi_dsub+0x344>)
 80026d8:	459c      	cmp	ip, r3
 80026da:	d100      	bne.n	80026de <__aeabi_dsub+0x2e2>
 80026dc:	e0c5      	b.n	800286a <__aeabi_dsub+0x46e>
 80026de:	4452      	add	r2, sl
 80026e0:	4552      	cmp	r2, sl
 80026e2:	4180      	sbcs	r0, r0
 80026e4:	1864      	adds	r4, r4, r1
 80026e6:	4240      	negs	r0, r0
 80026e8:	1824      	adds	r4, r4, r0
 80026ea:	07e7      	lsls	r7, r4, #31
 80026ec:	0852      	lsrs	r2, r2, #1
 80026ee:	4317      	orrs	r7, r2
 80026f0:	0864      	lsrs	r4, r4, #1
 80026f2:	4666      	mov	r6, ip
 80026f4:	e708      	b.n	8002508 <__aeabi_dsub+0x10c>
 80026f6:	4812      	ldr	r0, [pc, #72]	; (8002740 <__aeabi_dsub+0x344>)
 80026f8:	4285      	cmp	r5, r0
 80026fa:	d100      	bne.n	80026fe <__aeabi_dsub+0x302>
 80026fc:	e085      	b.n	800280a <__aeabi_dsub+0x40e>
 80026fe:	001d      	movs	r5, r3
 8002700:	e6bc      	b.n	800247c <__aeabi_dsub+0x80>
 8002702:	0029      	movs	r1, r5
 8002704:	3e1f      	subs	r6, #31
 8002706:	40f1      	lsrs	r1, r6
 8002708:	2b20      	cmp	r3, #32
 800270a:	d100      	bne.n	800270e <__aeabi_dsub+0x312>
 800270c:	e07f      	b.n	800280e <__aeabi_dsub+0x412>
 800270e:	2240      	movs	r2, #64	; 0x40
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	409d      	lsls	r5, r3
 8002714:	432f      	orrs	r7, r5
 8002716:	1e7d      	subs	r5, r7, #1
 8002718:	41af      	sbcs	r7, r5
 800271a:	2400      	movs	r4, #0
 800271c:	430f      	orrs	r7, r1
 800271e:	2600      	movs	r6, #0
 8002720:	e78e      	b.n	8002640 <__aeabi_dsub+0x244>
 8002722:	002b      	movs	r3, r5
 8002724:	000f      	movs	r7, r1
 8002726:	3b20      	subs	r3, #32
 8002728:	40df      	lsrs	r7, r3
 800272a:	2d20      	cmp	r5, #32
 800272c:	d071      	beq.n	8002812 <__aeabi_dsub+0x416>
 800272e:	2340      	movs	r3, #64	; 0x40
 8002730:	1b5d      	subs	r5, r3, r5
 8002732:	40a9      	lsls	r1, r5
 8002734:	430a      	orrs	r2, r1
 8002736:	1e51      	subs	r1, r2, #1
 8002738:	418a      	sbcs	r2, r1
 800273a:	2100      	movs	r1, #0
 800273c:	4317      	orrs	r7, r2
 800273e:	e6af      	b.n	80024a0 <__aeabi_dsub+0xa4>
 8002740:	000007ff 	.word	0x000007ff
 8002744:	ff7fffff 	.word	0xff7fffff
 8002748:	800fffff 	.word	0x800fffff
 800274c:	2e00      	cmp	r6, #0
 800274e:	d03e      	beq.n	80027ce <__aeabi_dsub+0x3d2>
 8002750:	4eb3      	ldr	r6, [pc, #716]	; (8002a20 <__aeabi_dsub+0x624>)
 8002752:	45b4      	cmp	ip, r6
 8002754:	d045      	beq.n	80027e2 <__aeabi_dsub+0x3e6>
 8002756:	2680      	movs	r6, #128	; 0x80
 8002758:	0436      	lsls	r6, r6, #16
 800275a:	426d      	negs	r5, r5
 800275c:	4334      	orrs	r4, r6
 800275e:	2d38      	cmp	r5, #56	; 0x38
 8002760:	dd00      	ble.n	8002764 <__aeabi_dsub+0x368>
 8002762:	e0a8      	b.n	80028b6 <__aeabi_dsub+0x4ba>
 8002764:	2d1f      	cmp	r5, #31
 8002766:	dd00      	ble.n	800276a <__aeabi_dsub+0x36e>
 8002768:	e11f      	b.n	80029aa <__aeabi_dsub+0x5ae>
 800276a:	2620      	movs	r6, #32
 800276c:	0027      	movs	r7, r4
 800276e:	4650      	mov	r0, sl
 8002770:	1b76      	subs	r6, r6, r5
 8002772:	40b7      	lsls	r7, r6
 8002774:	40e8      	lsrs	r0, r5
 8002776:	4307      	orrs	r7, r0
 8002778:	4650      	mov	r0, sl
 800277a:	40b0      	lsls	r0, r6
 800277c:	1e46      	subs	r6, r0, #1
 800277e:	41b0      	sbcs	r0, r6
 8002780:	40ec      	lsrs	r4, r5
 8002782:	4338      	orrs	r0, r7
 8002784:	1a17      	subs	r7, r2, r0
 8002786:	42ba      	cmp	r2, r7
 8002788:	4192      	sbcs	r2, r2
 800278a:	1b0c      	subs	r4, r1, r4
 800278c:	4252      	negs	r2, r2
 800278e:	1aa4      	subs	r4, r4, r2
 8002790:	4666      	mov	r6, ip
 8002792:	4698      	mov	r8, r3
 8002794:	e68b      	b.n	80024ae <__aeabi_dsub+0xb2>
 8002796:	4664      	mov	r4, ip
 8002798:	4667      	mov	r7, ip
 800279a:	432c      	orrs	r4, r5
 800279c:	d000      	beq.n	80027a0 <__aeabi_dsub+0x3a4>
 800279e:	e68b      	b.n	80024b8 <__aeabi_dsub+0xbc>
 80027a0:	2500      	movs	r5, #0
 80027a2:	2600      	movs	r6, #0
 80027a4:	2700      	movs	r7, #0
 80027a6:	e6ea      	b.n	800257e <__aeabi_dsub+0x182>
 80027a8:	001e      	movs	r6, r3
 80027aa:	e6ad      	b.n	8002508 <__aeabi_dsub+0x10c>
 80027ac:	2b1f      	cmp	r3, #31
 80027ae:	dc60      	bgt.n	8002872 <__aeabi_dsub+0x476>
 80027b0:	2720      	movs	r7, #32
 80027b2:	1af8      	subs	r0, r7, r3
 80027b4:	000f      	movs	r7, r1
 80027b6:	4684      	mov	ip, r0
 80027b8:	4087      	lsls	r7, r0
 80027ba:	0010      	movs	r0, r2
 80027bc:	40d8      	lsrs	r0, r3
 80027be:	4307      	orrs	r7, r0
 80027c0:	4660      	mov	r0, ip
 80027c2:	4082      	lsls	r2, r0
 80027c4:	1e50      	subs	r0, r2, #1
 80027c6:	4182      	sbcs	r2, r0
 80027c8:	40d9      	lsrs	r1, r3
 80027ca:	4317      	orrs	r7, r2
 80027cc:	e6f5      	b.n	80025ba <__aeabi_dsub+0x1be>
 80027ce:	0026      	movs	r6, r4
 80027d0:	4650      	mov	r0, sl
 80027d2:	4306      	orrs	r6, r0
 80027d4:	d005      	beq.n	80027e2 <__aeabi_dsub+0x3e6>
 80027d6:	43ed      	mvns	r5, r5
 80027d8:	2d00      	cmp	r5, #0
 80027da:	d0d3      	beq.n	8002784 <__aeabi_dsub+0x388>
 80027dc:	4e90      	ldr	r6, [pc, #576]	; (8002a20 <__aeabi_dsub+0x624>)
 80027de:	45b4      	cmp	ip, r6
 80027e0:	d1bd      	bne.n	800275e <__aeabi_dsub+0x362>
 80027e2:	000c      	movs	r4, r1
 80027e4:	0017      	movs	r7, r2
 80027e6:	4666      	mov	r6, ip
 80027e8:	4698      	mov	r8, r3
 80027ea:	e68d      	b.n	8002508 <__aeabi_dsub+0x10c>
 80027ec:	488c      	ldr	r0, [pc, #560]	; (8002a20 <__aeabi_dsub+0x624>)
 80027ee:	4283      	cmp	r3, r0
 80027f0:	d00b      	beq.n	800280a <__aeabi_dsub+0x40e>
 80027f2:	4663      	mov	r3, ip
 80027f4:	e6d9      	b.n	80025aa <__aeabi_dsub+0x1ae>
 80027f6:	2d00      	cmp	r5, #0
 80027f8:	d000      	beq.n	80027fc <__aeabi_dsub+0x400>
 80027fa:	e096      	b.n	800292a <__aeabi_dsub+0x52e>
 80027fc:	0008      	movs	r0, r1
 80027fe:	4310      	orrs	r0, r2
 8002800:	d100      	bne.n	8002804 <__aeabi_dsub+0x408>
 8002802:	e0e2      	b.n	80029ca <__aeabi_dsub+0x5ce>
 8002804:	000c      	movs	r4, r1
 8002806:	0017      	movs	r7, r2
 8002808:	4698      	mov	r8, r3
 800280a:	4e85      	ldr	r6, [pc, #532]	; (8002a20 <__aeabi_dsub+0x624>)
 800280c:	e67c      	b.n	8002508 <__aeabi_dsub+0x10c>
 800280e:	2500      	movs	r5, #0
 8002810:	e780      	b.n	8002714 <__aeabi_dsub+0x318>
 8002812:	2100      	movs	r1, #0
 8002814:	e78e      	b.n	8002734 <__aeabi_dsub+0x338>
 8002816:	0023      	movs	r3, r4
 8002818:	4650      	mov	r0, sl
 800281a:	4303      	orrs	r3, r0
 800281c:	2e00      	cmp	r6, #0
 800281e:	d000      	beq.n	8002822 <__aeabi_dsub+0x426>
 8002820:	e0a8      	b.n	8002974 <__aeabi_dsub+0x578>
 8002822:	2b00      	cmp	r3, #0
 8002824:	d100      	bne.n	8002828 <__aeabi_dsub+0x42c>
 8002826:	e0de      	b.n	80029e6 <__aeabi_dsub+0x5ea>
 8002828:	000b      	movs	r3, r1
 800282a:	4313      	orrs	r3, r2
 800282c:	d100      	bne.n	8002830 <__aeabi_dsub+0x434>
 800282e:	e66b      	b.n	8002508 <__aeabi_dsub+0x10c>
 8002830:	4452      	add	r2, sl
 8002832:	4552      	cmp	r2, sl
 8002834:	4180      	sbcs	r0, r0
 8002836:	1864      	adds	r4, r4, r1
 8002838:	4240      	negs	r0, r0
 800283a:	1824      	adds	r4, r4, r0
 800283c:	0017      	movs	r7, r2
 800283e:	0223      	lsls	r3, r4, #8
 8002840:	d400      	bmi.n	8002844 <__aeabi_dsub+0x448>
 8002842:	e6fd      	b.n	8002640 <__aeabi_dsub+0x244>
 8002844:	4b77      	ldr	r3, [pc, #476]	; (8002a24 <__aeabi_dsub+0x628>)
 8002846:	4666      	mov	r6, ip
 8002848:	401c      	ands	r4, r3
 800284a:	e65d      	b.n	8002508 <__aeabi_dsub+0x10c>
 800284c:	0025      	movs	r5, r4
 800284e:	4650      	mov	r0, sl
 8002850:	4305      	orrs	r5, r0
 8002852:	2e00      	cmp	r6, #0
 8002854:	d1cf      	bne.n	80027f6 <__aeabi_dsub+0x3fa>
 8002856:	2d00      	cmp	r5, #0
 8002858:	d14f      	bne.n	80028fa <__aeabi_dsub+0x4fe>
 800285a:	000c      	movs	r4, r1
 800285c:	4314      	orrs	r4, r2
 800285e:	d100      	bne.n	8002862 <__aeabi_dsub+0x466>
 8002860:	e0a0      	b.n	80029a4 <__aeabi_dsub+0x5a8>
 8002862:	000c      	movs	r4, r1
 8002864:	0017      	movs	r7, r2
 8002866:	4698      	mov	r8, r3
 8002868:	e64e      	b.n	8002508 <__aeabi_dsub+0x10c>
 800286a:	4666      	mov	r6, ip
 800286c:	2400      	movs	r4, #0
 800286e:	2700      	movs	r7, #0
 8002870:	e685      	b.n	800257e <__aeabi_dsub+0x182>
 8002872:	001f      	movs	r7, r3
 8002874:	0008      	movs	r0, r1
 8002876:	3f20      	subs	r7, #32
 8002878:	40f8      	lsrs	r0, r7
 800287a:	0007      	movs	r7, r0
 800287c:	2b20      	cmp	r3, #32
 800287e:	d100      	bne.n	8002882 <__aeabi_dsub+0x486>
 8002880:	e08e      	b.n	80029a0 <__aeabi_dsub+0x5a4>
 8002882:	2040      	movs	r0, #64	; 0x40
 8002884:	1ac3      	subs	r3, r0, r3
 8002886:	4099      	lsls	r1, r3
 8002888:	430a      	orrs	r2, r1
 800288a:	1e51      	subs	r1, r2, #1
 800288c:	418a      	sbcs	r2, r1
 800288e:	2100      	movs	r1, #0
 8002890:	4317      	orrs	r7, r2
 8002892:	e692      	b.n	80025ba <__aeabi_dsub+0x1be>
 8002894:	2e00      	cmp	r6, #0
 8002896:	d114      	bne.n	80028c2 <__aeabi_dsub+0x4c6>
 8002898:	0026      	movs	r6, r4
 800289a:	4650      	mov	r0, sl
 800289c:	4306      	orrs	r6, r0
 800289e:	d062      	beq.n	8002966 <__aeabi_dsub+0x56a>
 80028a0:	43db      	mvns	r3, r3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d15c      	bne.n	8002960 <__aeabi_dsub+0x564>
 80028a6:	1887      	adds	r7, r0, r2
 80028a8:	4297      	cmp	r7, r2
 80028aa:	4192      	sbcs	r2, r2
 80028ac:	1864      	adds	r4, r4, r1
 80028ae:	4252      	negs	r2, r2
 80028b0:	18a4      	adds	r4, r4, r2
 80028b2:	4666      	mov	r6, ip
 80028b4:	e687      	b.n	80025c6 <__aeabi_dsub+0x1ca>
 80028b6:	4650      	mov	r0, sl
 80028b8:	4320      	orrs	r0, r4
 80028ba:	1e44      	subs	r4, r0, #1
 80028bc:	41a0      	sbcs	r0, r4
 80028be:	2400      	movs	r4, #0
 80028c0:	e760      	b.n	8002784 <__aeabi_dsub+0x388>
 80028c2:	4e57      	ldr	r6, [pc, #348]	; (8002a20 <__aeabi_dsub+0x624>)
 80028c4:	45b4      	cmp	ip, r6
 80028c6:	d04e      	beq.n	8002966 <__aeabi_dsub+0x56a>
 80028c8:	2680      	movs	r6, #128	; 0x80
 80028ca:	0436      	lsls	r6, r6, #16
 80028cc:	425b      	negs	r3, r3
 80028ce:	4334      	orrs	r4, r6
 80028d0:	2b38      	cmp	r3, #56	; 0x38
 80028d2:	dd00      	ble.n	80028d6 <__aeabi_dsub+0x4da>
 80028d4:	e07f      	b.n	80029d6 <__aeabi_dsub+0x5da>
 80028d6:	2b1f      	cmp	r3, #31
 80028d8:	dd00      	ble.n	80028dc <__aeabi_dsub+0x4e0>
 80028da:	e08b      	b.n	80029f4 <__aeabi_dsub+0x5f8>
 80028dc:	2620      	movs	r6, #32
 80028de:	0027      	movs	r7, r4
 80028e0:	4650      	mov	r0, sl
 80028e2:	1af6      	subs	r6, r6, r3
 80028e4:	40b7      	lsls	r7, r6
 80028e6:	40d8      	lsrs	r0, r3
 80028e8:	4307      	orrs	r7, r0
 80028ea:	4650      	mov	r0, sl
 80028ec:	40b0      	lsls	r0, r6
 80028ee:	1e46      	subs	r6, r0, #1
 80028f0:	41b0      	sbcs	r0, r6
 80028f2:	4307      	orrs	r7, r0
 80028f4:	40dc      	lsrs	r4, r3
 80028f6:	18bf      	adds	r7, r7, r2
 80028f8:	e7d6      	b.n	80028a8 <__aeabi_dsub+0x4ac>
 80028fa:	000d      	movs	r5, r1
 80028fc:	4315      	orrs	r5, r2
 80028fe:	d100      	bne.n	8002902 <__aeabi_dsub+0x506>
 8002900:	e602      	b.n	8002508 <__aeabi_dsub+0x10c>
 8002902:	4650      	mov	r0, sl
 8002904:	1a80      	subs	r0, r0, r2
 8002906:	4582      	cmp	sl, r0
 8002908:	41bf      	sbcs	r7, r7
 800290a:	1a65      	subs	r5, r4, r1
 800290c:	427f      	negs	r7, r7
 800290e:	1bed      	subs	r5, r5, r7
 8002910:	4684      	mov	ip, r0
 8002912:	0228      	lsls	r0, r5, #8
 8002914:	d400      	bmi.n	8002918 <__aeabi_dsub+0x51c>
 8002916:	e68d      	b.n	8002634 <__aeabi_dsub+0x238>
 8002918:	4650      	mov	r0, sl
 800291a:	1a17      	subs	r7, r2, r0
 800291c:	42ba      	cmp	r2, r7
 800291e:	4192      	sbcs	r2, r2
 8002920:	1b0c      	subs	r4, r1, r4
 8002922:	4252      	negs	r2, r2
 8002924:	1aa4      	subs	r4, r4, r2
 8002926:	4698      	mov	r8, r3
 8002928:	e5ee      	b.n	8002508 <__aeabi_dsub+0x10c>
 800292a:	000d      	movs	r5, r1
 800292c:	4315      	orrs	r5, r2
 800292e:	d100      	bne.n	8002932 <__aeabi_dsub+0x536>
 8002930:	e76b      	b.n	800280a <__aeabi_dsub+0x40e>
 8002932:	4650      	mov	r0, sl
 8002934:	0767      	lsls	r7, r4, #29
 8002936:	08c0      	lsrs	r0, r0, #3
 8002938:	4307      	orrs	r7, r0
 800293a:	2080      	movs	r0, #128	; 0x80
 800293c:	08e4      	lsrs	r4, r4, #3
 800293e:	0300      	lsls	r0, r0, #12
 8002940:	4204      	tst	r4, r0
 8002942:	d007      	beq.n	8002954 <__aeabi_dsub+0x558>
 8002944:	08cd      	lsrs	r5, r1, #3
 8002946:	4205      	tst	r5, r0
 8002948:	d104      	bne.n	8002954 <__aeabi_dsub+0x558>
 800294a:	002c      	movs	r4, r5
 800294c:	4698      	mov	r8, r3
 800294e:	08d7      	lsrs	r7, r2, #3
 8002950:	0749      	lsls	r1, r1, #29
 8002952:	430f      	orrs	r7, r1
 8002954:	0f7b      	lsrs	r3, r7, #29
 8002956:	00e4      	lsls	r4, r4, #3
 8002958:	431c      	orrs	r4, r3
 800295a:	00ff      	lsls	r7, r7, #3
 800295c:	4e30      	ldr	r6, [pc, #192]	; (8002a20 <__aeabi_dsub+0x624>)
 800295e:	e5d3      	b.n	8002508 <__aeabi_dsub+0x10c>
 8002960:	4e2f      	ldr	r6, [pc, #188]	; (8002a20 <__aeabi_dsub+0x624>)
 8002962:	45b4      	cmp	ip, r6
 8002964:	d1b4      	bne.n	80028d0 <__aeabi_dsub+0x4d4>
 8002966:	000c      	movs	r4, r1
 8002968:	0017      	movs	r7, r2
 800296a:	4666      	mov	r6, ip
 800296c:	e5cc      	b.n	8002508 <__aeabi_dsub+0x10c>
 800296e:	2700      	movs	r7, #0
 8002970:	2400      	movs	r4, #0
 8002972:	e5e8      	b.n	8002546 <__aeabi_dsub+0x14a>
 8002974:	2b00      	cmp	r3, #0
 8002976:	d039      	beq.n	80029ec <__aeabi_dsub+0x5f0>
 8002978:	000b      	movs	r3, r1
 800297a:	4313      	orrs	r3, r2
 800297c:	d100      	bne.n	8002980 <__aeabi_dsub+0x584>
 800297e:	e744      	b.n	800280a <__aeabi_dsub+0x40e>
 8002980:	08c0      	lsrs	r0, r0, #3
 8002982:	0767      	lsls	r7, r4, #29
 8002984:	4307      	orrs	r7, r0
 8002986:	2080      	movs	r0, #128	; 0x80
 8002988:	08e4      	lsrs	r4, r4, #3
 800298a:	0300      	lsls	r0, r0, #12
 800298c:	4204      	tst	r4, r0
 800298e:	d0e1      	beq.n	8002954 <__aeabi_dsub+0x558>
 8002990:	08cb      	lsrs	r3, r1, #3
 8002992:	4203      	tst	r3, r0
 8002994:	d1de      	bne.n	8002954 <__aeabi_dsub+0x558>
 8002996:	08d7      	lsrs	r7, r2, #3
 8002998:	0749      	lsls	r1, r1, #29
 800299a:	430f      	orrs	r7, r1
 800299c:	001c      	movs	r4, r3
 800299e:	e7d9      	b.n	8002954 <__aeabi_dsub+0x558>
 80029a0:	2100      	movs	r1, #0
 80029a2:	e771      	b.n	8002888 <__aeabi_dsub+0x48c>
 80029a4:	2500      	movs	r5, #0
 80029a6:	2700      	movs	r7, #0
 80029a8:	e5e9      	b.n	800257e <__aeabi_dsub+0x182>
 80029aa:	002e      	movs	r6, r5
 80029ac:	0027      	movs	r7, r4
 80029ae:	3e20      	subs	r6, #32
 80029b0:	40f7      	lsrs	r7, r6
 80029b2:	2d20      	cmp	r5, #32
 80029b4:	d02f      	beq.n	8002a16 <__aeabi_dsub+0x61a>
 80029b6:	2640      	movs	r6, #64	; 0x40
 80029b8:	1b75      	subs	r5, r6, r5
 80029ba:	40ac      	lsls	r4, r5
 80029bc:	4650      	mov	r0, sl
 80029be:	4320      	orrs	r0, r4
 80029c0:	1e44      	subs	r4, r0, #1
 80029c2:	41a0      	sbcs	r0, r4
 80029c4:	2400      	movs	r4, #0
 80029c6:	4338      	orrs	r0, r7
 80029c8:	e6dc      	b.n	8002784 <__aeabi_dsub+0x388>
 80029ca:	2480      	movs	r4, #128	; 0x80
 80029cc:	2500      	movs	r5, #0
 80029ce:	0324      	lsls	r4, r4, #12
 80029d0:	4e13      	ldr	r6, [pc, #76]	; (8002a20 <__aeabi_dsub+0x624>)
 80029d2:	2700      	movs	r7, #0
 80029d4:	e5d3      	b.n	800257e <__aeabi_dsub+0x182>
 80029d6:	4650      	mov	r0, sl
 80029d8:	4320      	orrs	r0, r4
 80029da:	0007      	movs	r7, r0
 80029dc:	1e78      	subs	r0, r7, #1
 80029de:	4187      	sbcs	r7, r0
 80029e0:	2400      	movs	r4, #0
 80029e2:	18bf      	adds	r7, r7, r2
 80029e4:	e760      	b.n	80028a8 <__aeabi_dsub+0x4ac>
 80029e6:	000c      	movs	r4, r1
 80029e8:	0017      	movs	r7, r2
 80029ea:	e58d      	b.n	8002508 <__aeabi_dsub+0x10c>
 80029ec:	000c      	movs	r4, r1
 80029ee:	0017      	movs	r7, r2
 80029f0:	4e0b      	ldr	r6, [pc, #44]	; (8002a20 <__aeabi_dsub+0x624>)
 80029f2:	e589      	b.n	8002508 <__aeabi_dsub+0x10c>
 80029f4:	001e      	movs	r6, r3
 80029f6:	0027      	movs	r7, r4
 80029f8:	3e20      	subs	r6, #32
 80029fa:	40f7      	lsrs	r7, r6
 80029fc:	2b20      	cmp	r3, #32
 80029fe:	d00c      	beq.n	8002a1a <__aeabi_dsub+0x61e>
 8002a00:	2640      	movs	r6, #64	; 0x40
 8002a02:	1af3      	subs	r3, r6, r3
 8002a04:	409c      	lsls	r4, r3
 8002a06:	4650      	mov	r0, sl
 8002a08:	4320      	orrs	r0, r4
 8002a0a:	1e44      	subs	r4, r0, #1
 8002a0c:	41a0      	sbcs	r0, r4
 8002a0e:	4307      	orrs	r7, r0
 8002a10:	2400      	movs	r4, #0
 8002a12:	18bf      	adds	r7, r7, r2
 8002a14:	e748      	b.n	80028a8 <__aeabi_dsub+0x4ac>
 8002a16:	2400      	movs	r4, #0
 8002a18:	e7d0      	b.n	80029bc <__aeabi_dsub+0x5c0>
 8002a1a:	2400      	movs	r4, #0
 8002a1c:	e7f3      	b.n	8002a06 <__aeabi_dsub+0x60a>
 8002a1e:	46c0      	nop			; (mov r8, r8)
 8002a20:	000007ff 	.word	0x000007ff
 8002a24:	ff7fffff 	.word	0xff7fffff

08002a28 <__aeabi_dcmpun>:
 8002a28:	b570      	push	{r4, r5, r6, lr}
 8002a2a:	4e0e      	ldr	r6, [pc, #56]	; (8002a64 <__aeabi_dcmpun+0x3c>)
 8002a2c:	030d      	lsls	r5, r1, #12
 8002a2e:	031c      	lsls	r4, r3, #12
 8002a30:	0049      	lsls	r1, r1, #1
 8002a32:	005b      	lsls	r3, r3, #1
 8002a34:	0b2d      	lsrs	r5, r5, #12
 8002a36:	0d49      	lsrs	r1, r1, #21
 8002a38:	0b24      	lsrs	r4, r4, #12
 8002a3a:	0d5b      	lsrs	r3, r3, #21
 8002a3c:	42b1      	cmp	r1, r6
 8002a3e:	d004      	beq.n	8002a4a <__aeabi_dcmpun+0x22>
 8002a40:	4908      	ldr	r1, [pc, #32]	; (8002a64 <__aeabi_dcmpun+0x3c>)
 8002a42:	2000      	movs	r0, #0
 8002a44:	428b      	cmp	r3, r1
 8002a46:	d008      	beq.n	8002a5a <__aeabi_dcmpun+0x32>
 8002a48:	bd70      	pop	{r4, r5, r6, pc}
 8002a4a:	4305      	orrs	r5, r0
 8002a4c:	2001      	movs	r0, #1
 8002a4e:	2d00      	cmp	r5, #0
 8002a50:	d1fa      	bne.n	8002a48 <__aeabi_dcmpun+0x20>
 8002a52:	4904      	ldr	r1, [pc, #16]	; (8002a64 <__aeabi_dcmpun+0x3c>)
 8002a54:	2000      	movs	r0, #0
 8002a56:	428b      	cmp	r3, r1
 8002a58:	d1f6      	bne.n	8002a48 <__aeabi_dcmpun+0x20>
 8002a5a:	4314      	orrs	r4, r2
 8002a5c:	0020      	movs	r0, r4
 8002a5e:	1e44      	subs	r4, r0, #1
 8002a60:	41a0      	sbcs	r0, r4
 8002a62:	e7f1      	b.n	8002a48 <__aeabi_dcmpun+0x20>
 8002a64:	000007ff 	.word	0x000007ff

08002a68 <__aeabi_d2iz>:
 8002a68:	b530      	push	{r4, r5, lr}
 8002a6a:	4d13      	ldr	r5, [pc, #76]	; (8002ab8 <__aeabi_d2iz+0x50>)
 8002a6c:	030a      	lsls	r2, r1, #12
 8002a6e:	004b      	lsls	r3, r1, #1
 8002a70:	0b12      	lsrs	r2, r2, #12
 8002a72:	0d5b      	lsrs	r3, r3, #21
 8002a74:	0fc9      	lsrs	r1, r1, #31
 8002a76:	2400      	movs	r4, #0
 8002a78:	42ab      	cmp	r3, r5
 8002a7a:	dd10      	ble.n	8002a9e <__aeabi_d2iz+0x36>
 8002a7c:	4c0f      	ldr	r4, [pc, #60]	; (8002abc <__aeabi_d2iz+0x54>)
 8002a7e:	42a3      	cmp	r3, r4
 8002a80:	dc0f      	bgt.n	8002aa2 <__aeabi_d2iz+0x3a>
 8002a82:	2480      	movs	r4, #128	; 0x80
 8002a84:	4d0e      	ldr	r5, [pc, #56]	; (8002ac0 <__aeabi_d2iz+0x58>)
 8002a86:	0364      	lsls	r4, r4, #13
 8002a88:	4322      	orrs	r2, r4
 8002a8a:	1aed      	subs	r5, r5, r3
 8002a8c:	2d1f      	cmp	r5, #31
 8002a8e:	dd0b      	ble.n	8002aa8 <__aeabi_d2iz+0x40>
 8002a90:	480c      	ldr	r0, [pc, #48]	; (8002ac4 <__aeabi_d2iz+0x5c>)
 8002a92:	1ac3      	subs	r3, r0, r3
 8002a94:	40da      	lsrs	r2, r3
 8002a96:	4254      	negs	r4, r2
 8002a98:	2900      	cmp	r1, #0
 8002a9a:	d100      	bne.n	8002a9e <__aeabi_d2iz+0x36>
 8002a9c:	0014      	movs	r4, r2
 8002a9e:	0020      	movs	r0, r4
 8002aa0:	bd30      	pop	{r4, r5, pc}
 8002aa2:	4b09      	ldr	r3, [pc, #36]	; (8002ac8 <__aeabi_d2iz+0x60>)
 8002aa4:	18cc      	adds	r4, r1, r3
 8002aa6:	e7fa      	b.n	8002a9e <__aeabi_d2iz+0x36>
 8002aa8:	4c08      	ldr	r4, [pc, #32]	; (8002acc <__aeabi_d2iz+0x64>)
 8002aaa:	40e8      	lsrs	r0, r5
 8002aac:	46a4      	mov	ip, r4
 8002aae:	4463      	add	r3, ip
 8002ab0:	409a      	lsls	r2, r3
 8002ab2:	4302      	orrs	r2, r0
 8002ab4:	e7ef      	b.n	8002a96 <__aeabi_d2iz+0x2e>
 8002ab6:	46c0      	nop			; (mov r8, r8)
 8002ab8:	000003fe 	.word	0x000003fe
 8002abc:	0000041d 	.word	0x0000041d
 8002ac0:	00000433 	.word	0x00000433
 8002ac4:	00000413 	.word	0x00000413
 8002ac8:	7fffffff 	.word	0x7fffffff
 8002acc:	fffffbed 	.word	0xfffffbed

08002ad0 <__aeabi_i2d>:
 8002ad0:	b570      	push	{r4, r5, r6, lr}
 8002ad2:	2800      	cmp	r0, #0
 8002ad4:	d030      	beq.n	8002b38 <__aeabi_i2d+0x68>
 8002ad6:	17c3      	asrs	r3, r0, #31
 8002ad8:	18c4      	adds	r4, r0, r3
 8002ada:	405c      	eors	r4, r3
 8002adc:	0fc5      	lsrs	r5, r0, #31
 8002ade:	0020      	movs	r0, r4
 8002ae0:	f000 f94c 	bl	8002d7c <__clzsi2>
 8002ae4:	4b17      	ldr	r3, [pc, #92]	; (8002b44 <__aeabi_i2d+0x74>)
 8002ae6:	4a18      	ldr	r2, [pc, #96]	; (8002b48 <__aeabi_i2d+0x78>)
 8002ae8:	1a1b      	subs	r3, r3, r0
 8002aea:	1ad2      	subs	r2, r2, r3
 8002aec:	2a1f      	cmp	r2, #31
 8002aee:	dd18      	ble.n	8002b22 <__aeabi_i2d+0x52>
 8002af0:	4a16      	ldr	r2, [pc, #88]	; (8002b4c <__aeabi_i2d+0x7c>)
 8002af2:	1ad2      	subs	r2, r2, r3
 8002af4:	4094      	lsls	r4, r2
 8002af6:	2200      	movs	r2, #0
 8002af8:	0324      	lsls	r4, r4, #12
 8002afa:	055b      	lsls	r3, r3, #21
 8002afc:	0b24      	lsrs	r4, r4, #12
 8002afe:	0d5b      	lsrs	r3, r3, #21
 8002b00:	2100      	movs	r1, #0
 8002b02:	0010      	movs	r0, r2
 8002b04:	0324      	lsls	r4, r4, #12
 8002b06:	0d0a      	lsrs	r2, r1, #20
 8002b08:	0b24      	lsrs	r4, r4, #12
 8002b0a:	0512      	lsls	r2, r2, #20
 8002b0c:	4322      	orrs	r2, r4
 8002b0e:	4c10      	ldr	r4, [pc, #64]	; (8002b50 <__aeabi_i2d+0x80>)
 8002b10:	051b      	lsls	r3, r3, #20
 8002b12:	4022      	ands	r2, r4
 8002b14:	4313      	orrs	r3, r2
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	07ed      	lsls	r5, r5, #31
 8002b1a:	085b      	lsrs	r3, r3, #1
 8002b1c:	432b      	orrs	r3, r5
 8002b1e:	0019      	movs	r1, r3
 8002b20:	bd70      	pop	{r4, r5, r6, pc}
 8002b22:	0021      	movs	r1, r4
 8002b24:	4091      	lsls	r1, r2
 8002b26:	000a      	movs	r2, r1
 8002b28:	210b      	movs	r1, #11
 8002b2a:	1a08      	subs	r0, r1, r0
 8002b2c:	40c4      	lsrs	r4, r0
 8002b2e:	055b      	lsls	r3, r3, #21
 8002b30:	0324      	lsls	r4, r4, #12
 8002b32:	0b24      	lsrs	r4, r4, #12
 8002b34:	0d5b      	lsrs	r3, r3, #21
 8002b36:	e7e3      	b.n	8002b00 <__aeabi_i2d+0x30>
 8002b38:	2500      	movs	r5, #0
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	2400      	movs	r4, #0
 8002b3e:	2200      	movs	r2, #0
 8002b40:	e7de      	b.n	8002b00 <__aeabi_i2d+0x30>
 8002b42:	46c0      	nop			; (mov r8, r8)
 8002b44:	0000041e 	.word	0x0000041e
 8002b48:	00000433 	.word	0x00000433
 8002b4c:	00000413 	.word	0x00000413
 8002b50:	800fffff 	.word	0x800fffff

08002b54 <__aeabi_ui2d>:
 8002b54:	b510      	push	{r4, lr}
 8002b56:	1e04      	subs	r4, r0, #0
 8002b58:	d028      	beq.n	8002bac <__aeabi_ui2d+0x58>
 8002b5a:	f000 f90f 	bl	8002d7c <__clzsi2>
 8002b5e:	4b15      	ldr	r3, [pc, #84]	; (8002bb4 <__aeabi_ui2d+0x60>)
 8002b60:	4a15      	ldr	r2, [pc, #84]	; (8002bb8 <__aeabi_ui2d+0x64>)
 8002b62:	1a1b      	subs	r3, r3, r0
 8002b64:	1ad2      	subs	r2, r2, r3
 8002b66:	2a1f      	cmp	r2, #31
 8002b68:	dd15      	ble.n	8002b96 <__aeabi_ui2d+0x42>
 8002b6a:	4a14      	ldr	r2, [pc, #80]	; (8002bbc <__aeabi_ui2d+0x68>)
 8002b6c:	1ad2      	subs	r2, r2, r3
 8002b6e:	4094      	lsls	r4, r2
 8002b70:	2200      	movs	r2, #0
 8002b72:	0324      	lsls	r4, r4, #12
 8002b74:	055b      	lsls	r3, r3, #21
 8002b76:	0b24      	lsrs	r4, r4, #12
 8002b78:	0d5b      	lsrs	r3, r3, #21
 8002b7a:	2100      	movs	r1, #0
 8002b7c:	0010      	movs	r0, r2
 8002b7e:	0324      	lsls	r4, r4, #12
 8002b80:	0d0a      	lsrs	r2, r1, #20
 8002b82:	0b24      	lsrs	r4, r4, #12
 8002b84:	0512      	lsls	r2, r2, #20
 8002b86:	4322      	orrs	r2, r4
 8002b88:	4c0d      	ldr	r4, [pc, #52]	; (8002bc0 <__aeabi_ui2d+0x6c>)
 8002b8a:	051b      	lsls	r3, r3, #20
 8002b8c:	4022      	ands	r2, r4
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	0859      	lsrs	r1, r3, #1
 8002b94:	bd10      	pop	{r4, pc}
 8002b96:	0021      	movs	r1, r4
 8002b98:	4091      	lsls	r1, r2
 8002b9a:	000a      	movs	r2, r1
 8002b9c:	210b      	movs	r1, #11
 8002b9e:	1a08      	subs	r0, r1, r0
 8002ba0:	40c4      	lsrs	r4, r0
 8002ba2:	055b      	lsls	r3, r3, #21
 8002ba4:	0324      	lsls	r4, r4, #12
 8002ba6:	0b24      	lsrs	r4, r4, #12
 8002ba8:	0d5b      	lsrs	r3, r3, #21
 8002baa:	e7e6      	b.n	8002b7a <__aeabi_ui2d+0x26>
 8002bac:	2300      	movs	r3, #0
 8002bae:	2400      	movs	r4, #0
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	e7e2      	b.n	8002b7a <__aeabi_ui2d+0x26>
 8002bb4:	0000041e 	.word	0x0000041e
 8002bb8:	00000433 	.word	0x00000433
 8002bbc:	00000413 	.word	0x00000413
 8002bc0:	800fffff 	.word	0x800fffff

08002bc4 <__aeabi_f2d>:
 8002bc4:	0041      	lsls	r1, r0, #1
 8002bc6:	0e09      	lsrs	r1, r1, #24
 8002bc8:	1c4b      	adds	r3, r1, #1
 8002bca:	b570      	push	{r4, r5, r6, lr}
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	0246      	lsls	r6, r0, #9
 8002bd0:	0a75      	lsrs	r5, r6, #9
 8002bd2:	0fc4      	lsrs	r4, r0, #31
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	dd14      	ble.n	8002c02 <__aeabi_f2d+0x3e>
 8002bd8:	23e0      	movs	r3, #224	; 0xe0
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	076d      	lsls	r5, r5, #29
 8002bde:	0b36      	lsrs	r6, r6, #12
 8002be0:	18cb      	adds	r3, r1, r3
 8002be2:	2100      	movs	r1, #0
 8002be4:	0d0a      	lsrs	r2, r1, #20
 8002be6:	0028      	movs	r0, r5
 8002be8:	0512      	lsls	r2, r2, #20
 8002bea:	4d1c      	ldr	r5, [pc, #112]	; (8002c5c <__aeabi_f2d+0x98>)
 8002bec:	4332      	orrs	r2, r6
 8002bee:	055b      	lsls	r3, r3, #21
 8002bf0:	402a      	ands	r2, r5
 8002bf2:	085b      	lsrs	r3, r3, #1
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	005b      	lsls	r3, r3, #1
 8002bf8:	07e4      	lsls	r4, r4, #31
 8002bfa:	085b      	lsrs	r3, r3, #1
 8002bfc:	4323      	orrs	r3, r4
 8002bfe:	0019      	movs	r1, r3
 8002c00:	bd70      	pop	{r4, r5, r6, pc}
 8002c02:	2900      	cmp	r1, #0
 8002c04:	d114      	bne.n	8002c30 <__aeabi_f2d+0x6c>
 8002c06:	2d00      	cmp	r5, #0
 8002c08:	d01e      	beq.n	8002c48 <__aeabi_f2d+0x84>
 8002c0a:	0028      	movs	r0, r5
 8002c0c:	f000 f8b6 	bl	8002d7c <__clzsi2>
 8002c10:	280a      	cmp	r0, #10
 8002c12:	dc1c      	bgt.n	8002c4e <__aeabi_f2d+0x8a>
 8002c14:	230b      	movs	r3, #11
 8002c16:	002a      	movs	r2, r5
 8002c18:	1a1b      	subs	r3, r3, r0
 8002c1a:	40da      	lsrs	r2, r3
 8002c1c:	0003      	movs	r3, r0
 8002c1e:	3315      	adds	r3, #21
 8002c20:	409d      	lsls	r5, r3
 8002c22:	4b0f      	ldr	r3, [pc, #60]	; (8002c60 <__aeabi_f2d+0x9c>)
 8002c24:	0312      	lsls	r2, r2, #12
 8002c26:	1a1b      	subs	r3, r3, r0
 8002c28:	055b      	lsls	r3, r3, #21
 8002c2a:	0b16      	lsrs	r6, r2, #12
 8002c2c:	0d5b      	lsrs	r3, r3, #21
 8002c2e:	e7d8      	b.n	8002be2 <__aeabi_f2d+0x1e>
 8002c30:	2d00      	cmp	r5, #0
 8002c32:	d006      	beq.n	8002c42 <__aeabi_f2d+0x7e>
 8002c34:	0b32      	lsrs	r2, r6, #12
 8002c36:	2680      	movs	r6, #128	; 0x80
 8002c38:	0336      	lsls	r6, r6, #12
 8002c3a:	076d      	lsls	r5, r5, #29
 8002c3c:	4316      	orrs	r6, r2
 8002c3e:	4b09      	ldr	r3, [pc, #36]	; (8002c64 <__aeabi_f2d+0xa0>)
 8002c40:	e7cf      	b.n	8002be2 <__aeabi_f2d+0x1e>
 8002c42:	4b08      	ldr	r3, [pc, #32]	; (8002c64 <__aeabi_f2d+0xa0>)
 8002c44:	2600      	movs	r6, #0
 8002c46:	e7cc      	b.n	8002be2 <__aeabi_f2d+0x1e>
 8002c48:	2300      	movs	r3, #0
 8002c4a:	2600      	movs	r6, #0
 8002c4c:	e7c9      	b.n	8002be2 <__aeabi_f2d+0x1e>
 8002c4e:	0003      	movs	r3, r0
 8002c50:	002a      	movs	r2, r5
 8002c52:	3b0b      	subs	r3, #11
 8002c54:	409a      	lsls	r2, r3
 8002c56:	2500      	movs	r5, #0
 8002c58:	e7e3      	b.n	8002c22 <__aeabi_f2d+0x5e>
 8002c5a:	46c0      	nop			; (mov r8, r8)
 8002c5c:	800fffff 	.word	0x800fffff
 8002c60:	00000389 	.word	0x00000389
 8002c64:	000007ff 	.word	0x000007ff

08002c68 <__aeabi_d2f>:
 8002c68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c6a:	004c      	lsls	r4, r1, #1
 8002c6c:	0d64      	lsrs	r4, r4, #21
 8002c6e:	030b      	lsls	r3, r1, #12
 8002c70:	1c62      	adds	r2, r4, #1
 8002c72:	0f45      	lsrs	r5, r0, #29
 8002c74:	0a5b      	lsrs	r3, r3, #9
 8002c76:	0552      	lsls	r2, r2, #21
 8002c78:	432b      	orrs	r3, r5
 8002c7a:	0fc9      	lsrs	r1, r1, #31
 8002c7c:	00c5      	lsls	r5, r0, #3
 8002c7e:	0d52      	lsrs	r2, r2, #21
 8002c80:	2a01      	cmp	r2, #1
 8002c82:	dd28      	ble.n	8002cd6 <__aeabi_d2f+0x6e>
 8002c84:	4a3a      	ldr	r2, [pc, #232]	; (8002d70 <__aeabi_d2f+0x108>)
 8002c86:	18a6      	adds	r6, r4, r2
 8002c88:	2efe      	cmp	r6, #254	; 0xfe
 8002c8a:	dc1b      	bgt.n	8002cc4 <__aeabi_d2f+0x5c>
 8002c8c:	2e00      	cmp	r6, #0
 8002c8e:	dd3e      	ble.n	8002d0e <__aeabi_d2f+0xa6>
 8002c90:	0180      	lsls	r0, r0, #6
 8002c92:	0002      	movs	r2, r0
 8002c94:	1e50      	subs	r0, r2, #1
 8002c96:	4182      	sbcs	r2, r0
 8002c98:	0f6d      	lsrs	r5, r5, #29
 8002c9a:	432a      	orrs	r2, r5
 8002c9c:	00db      	lsls	r3, r3, #3
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	075a      	lsls	r2, r3, #29
 8002ca2:	d004      	beq.n	8002cae <__aeabi_d2f+0x46>
 8002ca4:	220f      	movs	r2, #15
 8002ca6:	401a      	ands	r2, r3
 8002ca8:	2a04      	cmp	r2, #4
 8002caa:	d000      	beq.n	8002cae <__aeabi_d2f+0x46>
 8002cac:	3304      	adds	r3, #4
 8002cae:	2280      	movs	r2, #128	; 0x80
 8002cb0:	04d2      	lsls	r2, r2, #19
 8002cb2:	401a      	ands	r2, r3
 8002cb4:	d05a      	beq.n	8002d6c <__aeabi_d2f+0x104>
 8002cb6:	3601      	adds	r6, #1
 8002cb8:	2eff      	cmp	r6, #255	; 0xff
 8002cba:	d003      	beq.n	8002cc4 <__aeabi_d2f+0x5c>
 8002cbc:	019b      	lsls	r3, r3, #6
 8002cbe:	0a5b      	lsrs	r3, r3, #9
 8002cc0:	b2f4      	uxtb	r4, r6
 8002cc2:	e001      	b.n	8002cc8 <__aeabi_d2f+0x60>
 8002cc4:	24ff      	movs	r4, #255	; 0xff
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	0258      	lsls	r0, r3, #9
 8002cca:	05e4      	lsls	r4, r4, #23
 8002ccc:	0a40      	lsrs	r0, r0, #9
 8002cce:	07c9      	lsls	r1, r1, #31
 8002cd0:	4320      	orrs	r0, r4
 8002cd2:	4308      	orrs	r0, r1
 8002cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cd6:	2c00      	cmp	r4, #0
 8002cd8:	d007      	beq.n	8002cea <__aeabi_d2f+0x82>
 8002cda:	431d      	orrs	r5, r3
 8002cdc:	d0f2      	beq.n	8002cc4 <__aeabi_d2f+0x5c>
 8002cde:	2080      	movs	r0, #128	; 0x80
 8002ce0:	00db      	lsls	r3, r3, #3
 8002ce2:	0480      	lsls	r0, r0, #18
 8002ce4:	4303      	orrs	r3, r0
 8002ce6:	26ff      	movs	r6, #255	; 0xff
 8002ce8:	e7da      	b.n	8002ca0 <__aeabi_d2f+0x38>
 8002cea:	432b      	orrs	r3, r5
 8002cec:	d003      	beq.n	8002cf6 <__aeabi_d2f+0x8e>
 8002cee:	2305      	movs	r3, #5
 8002cf0:	08db      	lsrs	r3, r3, #3
 8002cf2:	2cff      	cmp	r4, #255	; 0xff
 8002cf4:	d003      	beq.n	8002cfe <__aeabi_d2f+0x96>
 8002cf6:	025b      	lsls	r3, r3, #9
 8002cf8:	0a5b      	lsrs	r3, r3, #9
 8002cfa:	b2e4      	uxtb	r4, r4
 8002cfc:	e7e4      	b.n	8002cc8 <__aeabi_d2f+0x60>
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d032      	beq.n	8002d68 <__aeabi_d2f+0x100>
 8002d02:	2080      	movs	r0, #128	; 0x80
 8002d04:	03c0      	lsls	r0, r0, #15
 8002d06:	4303      	orrs	r3, r0
 8002d08:	025b      	lsls	r3, r3, #9
 8002d0a:	0a5b      	lsrs	r3, r3, #9
 8002d0c:	e7dc      	b.n	8002cc8 <__aeabi_d2f+0x60>
 8002d0e:	0032      	movs	r2, r6
 8002d10:	3217      	adds	r2, #23
 8002d12:	db14      	blt.n	8002d3e <__aeabi_d2f+0xd6>
 8002d14:	2280      	movs	r2, #128	; 0x80
 8002d16:	271e      	movs	r7, #30
 8002d18:	0412      	lsls	r2, r2, #16
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	1bbf      	subs	r7, r7, r6
 8002d1e:	2f1f      	cmp	r7, #31
 8002d20:	dc0f      	bgt.n	8002d42 <__aeabi_d2f+0xda>
 8002d22:	4a14      	ldr	r2, [pc, #80]	; (8002d74 <__aeabi_d2f+0x10c>)
 8002d24:	4694      	mov	ip, r2
 8002d26:	4464      	add	r4, ip
 8002d28:	002a      	movs	r2, r5
 8002d2a:	40a5      	lsls	r5, r4
 8002d2c:	002e      	movs	r6, r5
 8002d2e:	40a3      	lsls	r3, r4
 8002d30:	1e75      	subs	r5, r6, #1
 8002d32:	41ae      	sbcs	r6, r5
 8002d34:	40fa      	lsrs	r2, r7
 8002d36:	4333      	orrs	r3, r6
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	2600      	movs	r6, #0
 8002d3c:	e7b0      	b.n	8002ca0 <__aeabi_d2f+0x38>
 8002d3e:	2400      	movs	r4, #0
 8002d40:	e7d5      	b.n	8002cee <__aeabi_d2f+0x86>
 8002d42:	2202      	movs	r2, #2
 8002d44:	4252      	negs	r2, r2
 8002d46:	1b96      	subs	r6, r2, r6
 8002d48:	001a      	movs	r2, r3
 8002d4a:	40f2      	lsrs	r2, r6
 8002d4c:	2f20      	cmp	r7, #32
 8002d4e:	d009      	beq.n	8002d64 <__aeabi_d2f+0xfc>
 8002d50:	4809      	ldr	r0, [pc, #36]	; (8002d78 <__aeabi_d2f+0x110>)
 8002d52:	4684      	mov	ip, r0
 8002d54:	4464      	add	r4, ip
 8002d56:	40a3      	lsls	r3, r4
 8002d58:	432b      	orrs	r3, r5
 8002d5a:	1e5d      	subs	r5, r3, #1
 8002d5c:	41ab      	sbcs	r3, r5
 8002d5e:	2600      	movs	r6, #0
 8002d60:	4313      	orrs	r3, r2
 8002d62:	e79d      	b.n	8002ca0 <__aeabi_d2f+0x38>
 8002d64:	2300      	movs	r3, #0
 8002d66:	e7f7      	b.n	8002d58 <__aeabi_d2f+0xf0>
 8002d68:	2300      	movs	r3, #0
 8002d6a:	e7ad      	b.n	8002cc8 <__aeabi_d2f+0x60>
 8002d6c:	0034      	movs	r4, r6
 8002d6e:	e7bf      	b.n	8002cf0 <__aeabi_d2f+0x88>
 8002d70:	fffffc80 	.word	0xfffffc80
 8002d74:	fffffc82 	.word	0xfffffc82
 8002d78:	fffffca2 	.word	0xfffffca2

08002d7c <__clzsi2>:
 8002d7c:	211c      	movs	r1, #28
 8002d7e:	2301      	movs	r3, #1
 8002d80:	041b      	lsls	r3, r3, #16
 8002d82:	4298      	cmp	r0, r3
 8002d84:	d301      	bcc.n	8002d8a <__clzsi2+0xe>
 8002d86:	0c00      	lsrs	r0, r0, #16
 8002d88:	3910      	subs	r1, #16
 8002d8a:	0a1b      	lsrs	r3, r3, #8
 8002d8c:	4298      	cmp	r0, r3
 8002d8e:	d301      	bcc.n	8002d94 <__clzsi2+0x18>
 8002d90:	0a00      	lsrs	r0, r0, #8
 8002d92:	3908      	subs	r1, #8
 8002d94:	091b      	lsrs	r3, r3, #4
 8002d96:	4298      	cmp	r0, r3
 8002d98:	d301      	bcc.n	8002d9e <__clzsi2+0x22>
 8002d9a:	0900      	lsrs	r0, r0, #4
 8002d9c:	3904      	subs	r1, #4
 8002d9e:	a202      	add	r2, pc, #8	; (adr r2, 8002da8 <__clzsi2+0x2c>)
 8002da0:	5c10      	ldrb	r0, [r2, r0]
 8002da2:	1840      	adds	r0, r0, r1
 8002da4:	4770      	bx	lr
 8002da6:	46c0      	nop			; (mov r8, r8)
 8002da8:	02020304 	.word	0x02020304
 8002dac:	01010101 	.word	0x01010101
	...

08002db8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002db8:	b510      	push	{r4, lr}
 8002dba:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8002dbc:	f001 fa64 	bl	8004288 <HAL_RCC_GetHCLKFreq>
 8002dc0:	21fa      	movs	r1, #250	; 0xfa
 8002dc2:	0089      	lsls	r1, r1, #2
 8002dc4:	f7fd f9bc 	bl	8000140 <__udivsi3>
 8002dc8:	f000 f870 	bl	8002eac <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8002dcc:	2001      	movs	r0, #1
 8002dce:	2200      	movs	r2, #0
 8002dd0:	0021      	movs	r1, r4
 8002dd2:	4240      	negs	r0, r0
 8002dd4:	f000 f830 	bl	8002e38 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8002dd8:	2000      	movs	r0, #0
 8002dda:	bd10      	pop	{r4, pc}

08002ddc <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ddc:	2310      	movs	r3, #16
 8002dde:	4a06      	ldr	r2, [pc, #24]	; (8002df8 <HAL_Init+0x1c>)
{
 8002de0:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002de2:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8002de4:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002de6:	430b      	orrs	r3, r1
 8002de8:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dea:	f7ff ffe5 	bl	8002db8 <HAL_InitTick>
  HAL_MspInit();
 8002dee:	f002 ff17 	bl	8005c20 <HAL_MspInit>
}
 8002df2:	2000      	movs	r0, #0
 8002df4:	bd10      	pop	{r4, pc}
 8002df6:	46c0      	nop			; (mov r8, r8)
 8002df8:	40022000 	.word	0x40022000

08002dfc <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8002dfc:	4a02      	ldr	r2, [pc, #8]	; (8002e08 <HAL_IncTick+0xc>)
 8002dfe:	6813      	ldr	r3, [r2, #0]
 8002e00:	3301      	adds	r3, #1
 8002e02:	6013      	str	r3, [r2, #0]
}
 8002e04:	4770      	bx	lr
 8002e06:	46c0      	nop			; (mov r8, r8)
 8002e08:	200002f0 	.word	0x200002f0

08002e0c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002e0c:	4b01      	ldr	r3, [pc, #4]	; (8002e14 <HAL_GetTick+0x8>)
 8002e0e:	6818      	ldr	r0, [r3, #0]
}
 8002e10:	4770      	bx	lr
 8002e12:	46c0      	nop			; (mov r8, r8)
 8002e14:	200002f0 	.word	0x200002f0

08002e18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002e18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002e1a:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e1c:	f7ff fff6 	bl	8002e0c <HAL_GetTick>
  uint32_t wait = Delay;
 8002e20:	9c01      	ldr	r4, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e22:	0005      	movs	r5, r0
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
     wait++;
 8002e24:	1c63      	adds	r3, r4, #1
 8002e26:	1e5a      	subs	r2, r3, #1
 8002e28:	4193      	sbcs	r3, r2
 8002e2a:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002e2c:	f7ff ffee 	bl	8002e0c <HAL_GetTick>
 8002e30:	1b40      	subs	r0, r0, r5
 8002e32:	42a0      	cmp	r0, r4
 8002e34:	d3fa      	bcc.n	8002e2c <HAL_Delay+0x14>
  {
  }
}
 8002e36:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08002e38 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e38:	b570      	push	{r4, r5, r6, lr}
 8002e3a:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8002e3c:	2800      	cmp	r0, #0
 8002e3e:	da14      	bge.n	8002e6a <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e40:	230f      	movs	r3, #15
 8002e42:	b2c0      	uxtb	r0, r0
 8002e44:	4003      	ands	r3, r0
 8002e46:	3b08      	subs	r3, #8
 8002e48:	4a11      	ldr	r2, [pc, #68]	; (8002e90 <HAL_NVIC_SetPriority+0x58>)
 8002e4a:	089b      	lsrs	r3, r3, #2
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	189b      	adds	r3, r3, r2
 8002e50:	2203      	movs	r2, #3
 8002e52:	4010      	ands	r0, r2
 8002e54:	4090      	lsls	r0, r2
 8002e56:	32fc      	adds	r2, #252	; 0xfc
 8002e58:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e5a:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e5c:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e5e:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e60:	69dc      	ldr	r4, [r3, #28]
 8002e62:	43ac      	bics	r4, r5
 8002e64:	4321      	orrs	r1, r4
 8002e66:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8002e68:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e6a:	2503      	movs	r5, #3
 8002e6c:	0883      	lsrs	r3, r0, #2
 8002e6e:	4028      	ands	r0, r5
 8002e70:	40a8      	lsls	r0, r5
 8002e72:	35fc      	adds	r5, #252	; 0xfc
 8002e74:	002e      	movs	r6, r5
 8002e76:	4a07      	ldr	r2, [pc, #28]	; (8002e94 <HAL_NVIC_SetPriority+0x5c>)
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	189b      	adds	r3, r3, r2
 8002e7c:	22c0      	movs	r2, #192	; 0xc0
 8002e7e:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e80:	4029      	ands	r1, r5
 8002e82:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e84:	0092      	lsls	r2, r2, #2
 8002e86:	589c      	ldr	r4, [r3, r2]
 8002e88:	43b4      	bics	r4, r6
 8002e8a:	4321      	orrs	r1, r4
 8002e8c:	5099      	str	r1, [r3, r2]
 8002e8e:	e7eb      	b.n	8002e68 <HAL_NVIC_SetPriority+0x30>
 8002e90:	e000ed00 	.word	0xe000ed00
 8002e94:	e000e100 	.word	0xe000e100

08002e98 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002e98:	231f      	movs	r3, #31
 8002e9a:	4018      	ands	r0, r3
 8002e9c:	3b1e      	subs	r3, #30
 8002e9e:	4083      	lsls	r3, r0
 8002ea0:	4a01      	ldr	r2, [pc, #4]	; (8002ea8 <HAL_NVIC_EnableIRQ+0x10>)
 8002ea2:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002ea4:	4770      	bx	lr
 8002ea6:	46c0      	nop			; (mov r8, r8)
 8002ea8:	e000e100 	.word	0xe000e100

08002eac <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002eac:	4a09      	ldr	r2, [pc, #36]	; (8002ed4 <HAL_SYSTICK_Config+0x28>)
 8002eae:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8002eb0:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d80d      	bhi.n	8002ed2 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002eb6:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eb8:	4a07      	ldr	r2, [pc, #28]	; (8002ed8 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002eba:	4808      	ldr	r0, [pc, #32]	; (8002edc <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ebc:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ebe:	6a03      	ldr	r3, [r0, #32]
 8002ec0:	0609      	lsls	r1, r1, #24
 8002ec2:	021b      	lsls	r3, r3, #8
 8002ec4:	0a1b      	lsrs	r3, r3, #8
 8002ec6:	430b      	orrs	r3, r1
 8002ec8:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002eca:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ecc:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ece:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ed0:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002ed2:	4770      	bx	lr
 8002ed4:	00ffffff 	.word	0x00ffffff
 8002ed8:	e000e010 	.word	0xe000e010
 8002edc:	e000ed00 	.word	0xe000ed00

08002ee0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002ee0:	4b05      	ldr	r3, [pc, #20]	; (8002ef8 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002ee2:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8002ee4:	2804      	cmp	r0, #4
 8002ee6:	d102      	bne.n	8002eee <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002ee8:	4310      	orrs	r0, r2
 8002eea:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8002eec:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8002eee:	2104      	movs	r1, #4
 8002ef0:	438a      	bics	r2, r1
 8002ef2:	601a      	str	r2, [r3, #0]
}
 8002ef4:	e7fa      	b.n	8002eec <HAL_SYSTICK_CLKSourceConfig+0xc>
 8002ef6:	46c0      	nop			; (mov r8, r8)
 8002ef8:	e000e010 	.word	0xe000e010

08002efc <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002efc:	4770      	bx	lr

08002efe <HAL_SYSTICK_IRQHandler>:
{
 8002efe:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8002f00:	f7ff fffc 	bl	8002efc <HAL_SYSTICK_Callback>
}
 8002f04:	bd10      	pop	{r4, pc}

08002f06 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002f06:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002f08:	1c84      	adds	r4, r0, #2
 8002f0a:	7fe3      	ldrb	r3, [r4, #31]
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d004      	beq.n	8002f1a <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f10:	2304      	movs	r3, #4
 8002f12:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8002f14:	3b03      	subs	r3, #3
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8002f16:	0018      	movs	r0, r3
 8002f18:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002f1a:	210e      	movs	r1, #14
 8002f1c:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002f1e:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	438a      	bics	r2, r1
 8002f24:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002f26:	2201      	movs	r2, #1
 8002f28:	6819      	ldr	r1, [r3, #0]
 8002f2a:	4391      	bics	r1, r2
 8002f2c:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002f2e:	0011      	movs	r1, r2
 8002f30:	40a9      	lsls	r1, r5
 8002f32:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8002f34:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002f36:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8002f38:	2400      	movs	r4, #0
 8002f3a:	1883      	adds	r3, r0, r2
    if(hdma->XferAbortCallback != NULL)
 8002f3c:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8002f3e:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 8002f40:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8002f42:	42a2      	cmp	r2, r4
 8002f44:	d0e7      	beq.n	8002f16 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8002f46:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8002f48:	0023      	movs	r3, r4
 8002f4a:	e7e4      	b.n	8002f16 <HAL_DMA_Abort_IT+0x10>

08002f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002f4e:	680b      	ldr	r3, [r1, #0]
{ 
 8002f50:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002f52:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 8002f54:	2300      	movs	r3, #0
{ 
 8002f56:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002f58:	9a02      	ldr	r2, [sp, #8]
 8002f5a:	40da      	lsrs	r2, r3
 8002f5c:	d101      	bne.n	8002f62 <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 8002f5e:	b007      	add	sp, #28
 8002f60:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002f62:	2201      	movs	r2, #1
 8002f64:	409a      	lsls	r2, r3
 8002f66:	9203      	str	r2, [sp, #12]
 8002f68:	9903      	ldr	r1, [sp, #12]
 8002f6a:	9a02      	ldr	r2, [sp, #8]
 8002f6c:	400a      	ands	r2, r1
 8002f6e:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 8002f70:	d100      	bne.n	8002f74 <HAL_GPIO_Init+0x28>
 8002f72:	e08c      	b.n	800308e <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8002f74:	9a01      	ldr	r2, [sp, #4]
 8002f76:	2110      	movs	r1, #16
 8002f78:	6852      	ldr	r2, [r2, #4]
 8002f7a:	0016      	movs	r6, r2
 8002f7c:	438e      	bics	r6, r1
 8002f7e:	2e02      	cmp	r6, #2
 8002f80:	d10e      	bne.n	8002fa0 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8002f82:	2507      	movs	r5, #7
 8002f84:	401d      	ands	r5, r3
 8002f86:	00ad      	lsls	r5, r5, #2
 8002f88:	3901      	subs	r1, #1
 8002f8a:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 8002f8c:	08dc      	lsrs	r4, r3, #3
 8002f8e:	00a4      	lsls	r4, r4, #2
 8002f90:	1904      	adds	r4, r0, r4
 8002f92:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8002f94:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8002f96:	9901      	ldr	r1, [sp, #4]
 8002f98:	6909      	ldr	r1, [r1, #16]
 8002f9a:	40a9      	lsls	r1, r5
 8002f9c:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 8002f9e:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8002fa0:	2403      	movs	r4, #3
 8002fa2:	005f      	lsls	r7, r3, #1
 8002fa4:	40bc      	lsls	r4, r7
 8002fa6:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 8002fa8:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002faa:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8002fac:	4025      	ands	r5, r4
 8002fae:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fb0:	2503      	movs	r5, #3
 8002fb2:	4015      	ands	r5, r2
 8002fb4:	40bd      	lsls	r5, r7
 8002fb6:	4661      	mov	r1, ip
 8002fb8:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 8002fba:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002fbc:	2e01      	cmp	r6, #1
 8002fbe:	d80f      	bhi.n	8002fe0 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8002fc0:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 8002fc2:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8002fc4:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fc6:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8002fc8:	40bd      	lsls	r5, r7
 8002fca:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8002fcc:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8002fce:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002fd0:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002fd2:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002fd4:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002fd6:	2101      	movs	r1, #1
 8002fd8:	400d      	ands	r5, r1
 8002fda:	409d      	lsls	r5, r3
 8002fdc:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8002fde:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8002fe0:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8002fe2:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fe4:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8002fe6:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002fe8:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8002fea:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002fec:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8002fee:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8002ff0:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002ff2:	420a      	tst	r2, r1
 8002ff4:	d04b      	beq.n	800308e <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	4c26      	ldr	r4, [pc, #152]	; (8003094 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8002ffa:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ffc:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8002ffe:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003000:	430d      	orrs	r5, r1
 8003002:	61a5      	str	r5, [r4, #24]
 8003004:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8003006:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003008:	400c      	ands	r4, r1
 800300a:	9405      	str	r4, [sp, #20]
 800300c:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800300e:	240f      	movs	r4, #15
 8003010:	4921      	ldr	r1, [pc, #132]	; (8003098 <HAL_GPIO_Init+0x14c>)
 8003012:	00ad      	lsls	r5, r5, #2
 8003014:	00b6      	lsls	r6, r6, #2
 8003016:	186d      	adds	r5, r5, r1
 8003018:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800301a:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 800301c:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800301e:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8003020:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003022:	2400      	movs	r4, #0
 8003024:	4288      	cmp	r0, r1
 8003026:	d00c      	beq.n	8003042 <HAL_GPIO_Init+0xf6>
 8003028:	491c      	ldr	r1, [pc, #112]	; (800309c <HAL_GPIO_Init+0x150>)
 800302a:	3401      	adds	r4, #1
 800302c:	4288      	cmp	r0, r1
 800302e:	d008      	beq.n	8003042 <HAL_GPIO_Init+0xf6>
 8003030:	491b      	ldr	r1, [pc, #108]	; (80030a0 <HAL_GPIO_Init+0x154>)
 8003032:	3401      	adds	r4, #1
 8003034:	4288      	cmp	r0, r1
 8003036:	d004      	beq.n	8003042 <HAL_GPIO_Init+0xf6>
 8003038:	491a      	ldr	r1, [pc, #104]	; (80030a4 <HAL_GPIO_Init+0x158>)
 800303a:	3403      	adds	r4, #3
 800303c:	4288      	cmp	r0, r1
 800303e:	d100      	bne.n	8003042 <HAL_GPIO_Init+0xf6>
 8003040:	3c02      	subs	r4, #2
 8003042:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003044:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003046:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 8003048:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 800304a:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 800304c:	4c16      	ldr	r4, [pc, #88]	; (80030a8 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800304e:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8003050:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 8003052:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003054:	03d1      	lsls	r1, r2, #15
 8003056:	d401      	bmi.n	800305c <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003058:	003e      	movs	r6, r7
 800305a:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 800305c:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 800305e:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 8003060:	9e00      	ldr	r6, [sp, #0]
 8003062:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003064:	0391      	lsls	r1, r2, #14
 8003066:	d401      	bmi.n	800306c <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8003068:	003e      	movs	r6, r7
 800306a:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 800306c:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 800306e:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 8003070:	9e00      	ldr	r6, [sp, #0]
 8003072:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003074:	02d1      	lsls	r1, r2, #11
 8003076:	d401      	bmi.n	800307c <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8003078:	003e      	movs	r6, r7
 800307a:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 800307c:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 800307e:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 8003080:	9f00      	ldr	r7, [sp, #0]
 8003082:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003084:	0292      	lsls	r2, r2, #10
 8003086:	d401      	bmi.n	800308c <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8003088:	402e      	ands	r6, r5
 800308a:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 800308c:	60e7      	str	r7, [r4, #12]
    position++;
 800308e:	3301      	adds	r3, #1
 8003090:	e762      	b.n	8002f58 <HAL_GPIO_Init+0xc>
 8003092:	46c0      	nop			; (mov r8, r8)
 8003094:	40021000 	.word	0x40021000
 8003098:	40010000 	.word	0x40010000
 800309c:	48000400 	.word	0x48000400
 80030a0:	48000800 	.word	0x48000800
 80030a4:	48000c00 	.word	0x48000c00
 80030a8:	40010400 	.word	0x40010400

080030ac <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030ac:	2a00      	cmp	r2, #0
 80030ae:	d001      	beq.n	80030b4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80030b0:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030b2:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030b4:	6281      	str	r1, [r0, #40]	; 0x28
}
 80030b6:	e7fc      	b.n	80030b2 <HAL_GPIO_WritePin+0x6>

080030b8 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80030b8:	6943      	ldr	r3, [r0, #20]
 80030ba:	4059      	eors	r1, r3
 80030bc:	6141      	str	r1, [r0, #20]
}
 80030be:	4770      	bx	lr

080030c0 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80030c0:	6803      	ldr	r3, [r0, #0]
 80030c2:	699a      	ldr	r2, [r3, #24]
 80030c4:	0792      	lsls	r2, r2, #30
 80030c6:	d501      	bpl.n	80030cc <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80030c8:	2200      	movs	r2, #0
 80030ca:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030cc:	2201      	movs	r2, #1
 80030ce:	6999      	ldr	r1, [r3, #24]
 80030d0:	4211      	tst	r1, r2
 80030d2:	d102      	bne.n	80030da <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80030d4:	6999      	ldr	r1, [r3, #24]
 80030d6:	430a      	orrs	r2, r1
 80030d8:	619a      	str	r2, [r3, #24]
  }
}
 80030da:	4770      	bx	lr

080030dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80030dc:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 80030de:	6804      	ldr	r4, [r0, #0]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80030e0:	4806      	ldr	r0, [pc, #24]	; (80030fc <I2C_TransferConfig+0x20>)
  tmpreg = hi2c->Instance->CR2;
 80030e2:	6865      	ldr	r5, [r4, #4]

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 80030e4:	0589      	lsls	r1, r1, #22
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80030e6:	4028      	ands	r0, r5
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 80030e8:	9d03      	ldr	r5, [sp, #12]
 80030ea:	0d89      	lsrs	r1, r1, #22
 80030ec:	432b      	orrs	r3, r5
 80030ee:	4319      	orrs	r1, r3
 80030f0:	0412      	lsls	r2, r2, #16
 80030f2:	430a      	orrs	r2, r1
 80030f4:	4302      	orrs	r2, r0
                       (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 80030f6:	6062      	str	r2, [r4, #4]
}
 80030f8:	bd30      	pop	{r4, r5, pc}
 80030fa:	46c0      	nop			; (mov r8, r8)
 80030fc:	fc009800 	.word	0xfc009800

08003100 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003100:	b510      	push	{r4, lr}
  uint32_t tmpisr = 0U;
 8003102:	2300      	movs	r3, #0

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003104:	07ca      	lsls	r2, r1, #31
 8003106:	d508      	bpl.n	800311a <I2C_Disable_IRQ+0x1a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if ((hi2c->State & HAL_I2C_STATE_LISTEN) != HAL_I2C_STATE_LISTEN)
 8003108:	0003      	movs	r3, r0
 800310a:	3341      	adds	r3, #65	; 0x41
 800310c:	781a      	ldrb	r2, [r3, #0]
 800310e:	2328      	movs	r3, #40	; 0x28
 8003110:	401a      	ands	r2, r3
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003112:	331a      	adds	r3, #26
    if ((hi2c->State & HAL_I2C_STATE_LISTEN) != HAL_I2C_STATE_LISTEN)
 8003114:	2a28      	cmp	r2, #40	; 0x28
 8003116:	d000      	beq.n	800311a <I2C_Disable_IRQ+0x1a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003118:	33b0      	adds	r3, #176	; 0xb0
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800311a:	078a      	lsls	r2, r1, #30
 800311c:	d508      	bpl.n	8003130 <I2C_Disable_IRQ+0x30>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;

    if ((hi2c->State & HAL_I2C_STATE_LISTEN) != HAL_I2C_STATE_LISTEN)
 800311e:	0002      	movs	r2, r0
 8003120:	2428      	movs	r4, #40	; 0x28
 8003122:	3241      	adds	r2, #65	; 0x41
 8003124:	7812      	ldrb	r2, [r2, #0]
 8003126:	4022      	ands	r2, r4
 8003128:	42a2      	cmp	r2, r4
 800312a:	d117      	bne.n	800315c <I2C_Disable_IRQ+0x5c>
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800312c:	2244      	movs	r2, #68	; 0x44
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800312e:	4313      	orrs	r3, r2
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003130:	074a      	lsls	r2, r1, #29
 8003132:	d501      	bpl.n	8003138 <I2C_Disable_IRQ+0x38>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003134:	22b8      	movs	r2, #184	; 0xb8
 8003136:	4313      	orrs	r3, r2
  }

  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 8003138:	2211      	movs	r2, #17
 800313a:	400a      	ands	r2, r1
 800313c:	2a11      	cmp	r2, #17
 800313e:	d101      	bne.n	8003144 <I2C_Disable_IRQ+0x44>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003140:	327f      	adds	r2, #127	; 0x7f
 8003142:	4313      	orrs	r3, r2
  }

  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8003144:	2212      	movs	r2, #18
 8003146:	4011      	ands	r1, r2
 8003148:	4291      	cmp	r1, r2
 800314a:	d101      	bne.n	8003150 <I2C_Disable_IRQ+0x50>
  }

  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800314c:	324e      	adds	r2, #78	; 0x4e
 800314e:	4313      	orrs	r3, r2
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003150:	6801      	ldr	r1, [r0, #0]
 8003152:	680a      	ldr	r2, [r1, #0]

  return HAL_OK;
}
 8003154:	2000      	movs	r0, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003156:	439a      	bics	r2, r3
 8003158:	600a      	str	r2, [r1, #0]
}
 800315a:	bd10      	pop	{r4, pc}
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800315c:	22f4      	movs	r2, #244	; 0xf4
 800315e:	e7e6      	b.n	800312e <I2C_Disable_IRQ+0x2e>

08003160 <I2C_WaitOnFlagUntilTimeout>:
{
 8003160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003162:	0004      	movs	r4, r0
 8003164:	000e      	movs	r6, r1
 8003166:	0017      	movs	r7, r2
 8003168:	001d      	movs	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800316a:	6822      	ldr	r2, [r4, #0]
 800316c:	6993      	ldr	r3, [r2, #24]
 800316e:	4033      	ands	r3, r6
 8003170:	1b9b      	subs	r3, r3, r6
 8003172:	4259      	negs	r1, r3
 8003174:	414b      	adcs	r3, r1
 8003176:	42bb      	cmp	r3, r7
 8003178:	d001      	beq.n	800317e <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 800317a:	2000      	movs	r0, #0
 800317c:	e00e      	b.n	800319c <I2C_WaitOnFlagUntilTimeout+0x3c>
    if (Timeout != HAL_MAX_DELAY)
 800317e:	1c6b      	adds	r3, r5, #1
 8003180:	d0f4      	beq.n	800316c <I2C_WaitOnFlagUntilTimeout+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003182:	2d00      	cmp	r5, #0
 8003184:	d10b      	bne.n	800319e <I2C_WaitOnFlagUntilTimeout+0x3e>
        hi2c->State = HAL_I2C_STATE_READY;
 8003186:	0023      	movs	r3, r4
 8003188:	2220      	movs	r2, #32
 800318a:	3341      	adds	r3, #65	; 0x41
 800318c:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800318e:	0022      	movs	r2, r4
 8003190:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8003192:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003194:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 8003196:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003198:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 800319a:	7023      	strb	r3, [r4, #0]
}
 800319c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800319e:	f7ff fe35 	bl	8002e0c <HAL_GetTick>
 80031a2:	9b06      	ldr	r3, [sp, #24]
 80031a4:	1ac0      	subs	r0, r0, r3
 80031a6:	4285      	cmp	r5, r0
 80031a8:	d2df      	bcs.n	800316a <I2C_WaitOnFlagUntilTimeout+0xa>
 80031aa:	e7ec      	b.n	8003186 <I2C_WaitOnFlagUntilTimeout+0x26>

080031ac <I2C_IsAcknowledgeFailed>:
{
 80031ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031ae:	6803      	ldr	r3, [r0, #0]
{
 80031b0:	0004      	movs	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031b2:	6998      	ldr	r0, [r3, #24]
 80031b4:	2310      	movs	r3, #16
{
 80031b6:	000e      	movs	r6, r1
 80031b8:	0017      	movs	r7, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031ba:	4018      	ands	r0, r3
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031bc:	2520      	movs	r5, #32
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031be:	2800      	cmp	r0, #0
 80031c0:	d115      	bne.n	80031ee <I2C_IsAcknowledgeFailed+0x42>
}
 80031c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (Timeout != HAL_MAX_DELAY)
 80031c4:	1c72      	adds	r2, r6, #1
 80031c6:	d013      	beq.n	80031f0 <I2C_IsAcknowledgeFailed+0x44>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80031c8:	2e00      	cmp	r6, #0
 80031ca:	d10b      	bne.n	80031e4 <I2C_IsAcknowledgeFailed+0x38>
          hi2c->State = HAL_I2C_STATE_READY;
 80031cc:	0023      	movs	r3, r4
 80031ce:	2220      	movs	r2, #32
 80031d0:	3341      	adds	r3, #65	; 0x41
 80031d2:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d4:	0022      	movs	r2, r4
 80031d6:	2300      	movs	r3, #0
 80031d8:	3242      	adds	r2, #66	; 0x42
          __HAL_UNLOCK(hi2c);
 80031da:	3440      	adds	r4, #64	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031dc:	7013      	strb	r3, [r2, #0]
          return HAL_TIMEOUT;
 80031de:	2003      	movs	r0, #3
          __HAL_UNLOCK(hi2c);
 80031e0:	7023      	strb	r3, [r4, #0]
 80031e2:	e7ee      	b.n	80031c2 <I2C_IsAcknowledgeFailed+0x16>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80031e4:	f7ff fe12 	bl	8002e0c <HAL_GetTick>
 80031e8:	1bc0      	subs	r0, r0, r7
 80031ea:	4286      	cmp	r6, r0
 80031ec:	d3ee      	bcc.n	80031cc <I2C_IsAcknowledgeFailed+0x20>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031ee:	6823      	ldr	r3, [r4, #0]
 80031f0:	699a      	ldr	r2, [r3, #24]
 80031f2:	422a      	tst	r2, r5
 80031f4:	d0e6      	beq.n	80031c4 <I2C_IsAcknowledgeFailed+0x18>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031f6:	2210      	movs	r2, #16
    I2C_Flush_TXDR(hi2c);
 80031f8:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031fa:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031fc:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80031fe:	f7ff ff5f 	bl	80030c0 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8003202:	6822      	ldr	r2, [r4, #0]
 8003204:	4908      	ldr	r1, [pc, #32]	; (8003228 <I2C_IsAcknowledgeFailed+0x7c>)
 8003206:	6853      	ldr	r3, [r2, #4]
    return HAL_ERROR;
 8003208:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 800320a:	400b      	ands	r3, r1
 800320c:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800320e:	2304      	movs	r3, #4
 8003210:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003212:	0023      	movs	r3, r4
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003214:	0022      	movs	r2, r4
    hi2c->State = HAL_I2C_STATE_READY;
 8003216:	3341      	adds	r3, #65	; 0x41
 8003218:	701d      	strb	r5, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800321a:	2300      	movs	r3, #0
 800321c:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 800321e:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003220:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003222:	7023      	strb	r3, [r4, #0]
 8003224:	e7cd      	b.n	80031c2 <I2C_IsAcknowledgeFailed+0x16>
 8003226:	46c0      	nop			; (mov r8, r8)
 8003228:	fe00e800 	.word	0xfe00e800

0800322c <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800322c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800322e:	0004      	movs	r4, r0
 8003230:	000d      	movs	r5, r1
 8003232:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003234:	2702      	movs	r7, #2
 8003236:	6823      	ldr	r3, [r4, #0]
 8003238:	699b      	ldr	r3, [r3, #24]
 800323a:	423b      	tst	r3, r7
 800323c:	d001      	beq.n	8003242 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 800323e:	2000      	movs	r0, #0
 8003240:	e018      	b.n	8003274 <I2C_WaitOnTXISFlagUntilTimeout+0x48>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003242:	0032      	movs	r2, r6
 8003244:	0029      	movs	r1, r5
 8003246:	0020      	movs	r0, r4
 8003248:	f7ff ffb0 	bl	80031ac <I2C_IsAcknowledgeFailed>
 800324c:	2800      	cmp	r0, #0
 800324e:	d118      	bne.n	8003282 <I2C_WaitOnTXISFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8003250:	1c6b      	adds	r3, r5, #1
 8003252:	d0f0      	beq.n	8003236 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003254:	2d00      	cmp	r5, #0
 8003256:	d10e      	bne.n	8003276 <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003258:	2220      	movs	r2, #32
 800325a:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 800325c:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800325e:	4313      	orrs	r3, r2
 8003260:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003262:	0023      	movs	r3, r4
 8003264:	3341      	adds	r3, #65	; 0x41
 8003266:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003268:	0022      	movs	r2, r4
 800326a:	2300      	movs	r3, #0
 800326c:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 800326e:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003270:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8003272:	7023      	strb	r3, [r4, #0]
}
 8003274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003276:	f7ff fdc9 	bl	8002e0c <HAL_GetTick>
 800327a:	1b80      	subs	r0, r0, r6
 800327c:	4285      	cmp	r5, r0
 800327e:	d2da      	bcs.n	8003236 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
 8003280:	e7ea      	b.n	8003258 <I2C_WaitOnTXISFlagUntilTimeout+0x2c>
      return HAL_ERROR;
 8003282:	2001      	movs	r0, #1
 8003284:	e7f6      	b.n	8003274 <I2C_WaitOnTXISFlagUntilTimeout+0x48>
	...

08003288 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8003288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800328a:	0004      	movs	r4, r0
 800328c:	000d      	movs	r5, r1
 800328e:	0017      	movs	r7, r2
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003290:	2620      	movs	r6, #32
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003292:	2204      	movs	r2, #4
 8003294:	6823      	ldr	r3, [r4, #0]
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	4213      	tst	r3, r2
 800329a:	d001      	beq.n	80032a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x18>
  return HAL_OK;
 800329c:	2000      	movs	r0, #0
 800329e:	e025      	b.n	80032ec <I2C_WaitOnRXNEFlagUntilTimeout+0x64>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80032a0:	003a      	movs	r2, r7
 80032a2:	0029      	movs	r1, r5
 80032a4:	0020      	movs	r0, r4
 80032a6:	f7ff ff81 	bl	80031ac <I2C_IsAcknowledgeFailed>
 80032aa:	2800      	cmp	r0, #0
 80032ac:	d10f      	bne.n	80032ce <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80032ae:	6823      	ldr	r3, [r4, #0]
 80032b0:	699a      	ldr	r2, [r3, #24]
 80032b2:	4232      	tst	r2, r6
 80032b4:	d00d      	beq.n	80032d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032b6:	61de      	str	r6, [r3, #28]
      I2C_RESET_CR2(hi2c);
 80032b8:	685a      	ldr	r2, [r3, #4]
 80032ba:	4910      	ldr	r1, [pc, #64]	; (80032fc <I2C_WaitOnRXNEFlagUntilTimeout+0x74>)
 80032bc:	400a      	ands	r2, r1
 80032be:	605a      	str	r2, [r3, #4]
      hi2c->State = HAL_I2C_STATE_READY;
 80032c0:	0023      	movs	r3, r4
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032c2:	6460      	str	r0, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80032c4:	3341      	adds	r3, #65	; 0x41
      __HAL_UNLOCK(hi2c);
 80032c6:	3440      	adds	r4, #64	; 0x40
      hi2c->State = HAL_I2C_STATE_READY;
 80032c8:	701e      	strb	r6, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ca:	7058      	strb	r0, [r3, #1]
      __HAL_UNLOCK(hi2c);
 80032cc:	7020      	strb	r0, [r4, #0]
      return HAL_ERROR;
 80032ce:	2001      	movs	r0, #1
 80032d0:	e00c      	b.n	80032ec <I2C_WaitOnRXNEFlagUntilTimeout+0x64>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80032d2:	2d00      	cmp	r5, #0
 80032d4:	d10b      	bne.n	80032ee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032d6:	2220      	movs	r2, #32
 80032d8:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80032da:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032dc:	4313      	orrs	r3, r2
 80032de:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80032e0:	0023      	movs	r3, r4
 80032e2:	3341      	adds	r3, #65	; 0x41
 80032e4:	701a      	strb	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);
 80032e6:	2300      	movs	r3, #0
 80032e8:	3440      	adds	r4, #64	; 0x40
 80032ea:	7023      	strb	r3, [r4, #0]
}
 80032ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80032ee:	f7ff fd8d 	bl	8002e0c <HAL_GetTick>
 80032f2:	1bc0      	subs	r0, r0, r7
 80032f4:	4285      	cmp	r5, r0
 80032f6:	d2cc      	bcs.n	8003292 <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
 80032f8:	e7ed      	b.n	80032d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
 80032fa:	46c0      	nop			; (mov r8, r8)
 80032fc:	fe00e800 	.word	0xfe00e800

08003300 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8003300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003302:	0004      	movs	r4, r0
 8003304:	000d      	movs	r5, r1
 8003306:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003308:	2720      	movs	r7, #32
 800330a:	6823      	ldr	r3, [r4, #0]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	423b      	tst	r3, r7
 8003310:	d001      	beq.n	8003316 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8003312:	2000      	movs	r0, #0
 8003314:	e016      	b.n	8003344 <I2C_WaitOnSTOPFlagUntilTimeout+0x44>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003316:	0032      	movs	r2, r6
 8003318:	0029      	movs	r1, r5
 800331a:	0020      	movs	r0, r4
 800331c:	f7ff ff46 	bl	80031ac <I2C_IsAcknowledgeFailed>
 8003320:	2800      	cmp	r0, #0
 8003322:	d116      	bne.n	8003352 <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003324:	2d00      	cmp	r5, #0
 8003326:	d10e      	bne.n	8003346 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003328:	2220      	movs	r2, #32
 800332a:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 800332c:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800332e:	4313      	orrs	r3, r2
 8003330:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003332:	0023      	movs	r3, r4
 8003334:	3341      	adds	r3, #65	; 0x41
 8003336:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003338:	0022      	movs	r2, r4
 800333a:	2300      	movs	r3, #0
 800333c:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 800333e:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003340:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8003342:	7023      	strb	r3, [r4, #0]
}
 8003344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003346:	f7ff fd61 	bl	8002e0c <HAL_GetTick>
 800334a:	1b80      	subs	r0, r0, r6
 800334c:	4285      	cmp	r5, r0
 800334e:	d2dc      	bcs.n	800330a <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
 8003350:	e7ea      	b.n	8003328 <I2C_WaitOnSTOPFlagUntilTimeout+0x28>
      return HAL_ERROR;
 8003352:	2001      	movs	r0, #1
 8003354:	e7f6      	b.n	8003344 <I2C_WaitOnSTOPFlagUntilTimeout+0x44>
	...

08003358 <HAL_I2C_Init>:
{
 8003358:	b570      	push	{r4, r5, r6, lr}
 800335a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800335c:	2001      	movs	r0, #1
  if (hi2c == NULL)
 800335e:	2c00      	cmp	r4, #0
 8003360:	d03f      	beq.n	80033e2 <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003362:	0025      	movs	r5, r4
 8003364:	3541      	adds	r5, #65	; 0x41
 8003366:	782b      	ldrb	r3, [r5, #0]
 8003368:	b2db      	uxtb	r3, r3
 800336a:	2b00      	cmp	r3, #0
 800336c:	d105      	bne.n	800337a <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 800336e:	0022      	movs	r2, r4
 8003370:	3240      	adds	r2, #64	; 0x40
 8003372:	7013      	strb	r3, [r2, #0]
    HAL_I2C_MspInit(hi2c);
 8003374:	0020      	movs	r0, r4
 8003376:	f001 ff9d 	bl	80052b4 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800337a:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 800337c:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 800337e:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8003380:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003382:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	68a6      	ldr	r6, [r4, #8]
 8003388:	438a      	bics	r2, r1
 800338a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800338c:	6861      	ldr	r1, [r4, #4]
 800338e:	4a1a      	ldr	r2, [pc, #104]	; (80033f8 <HAL_I2C_Init+0xa0>)
 8003390:	400a      	ands	r2, r1
 8003392:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003394:	6899      	ldr	r1, [r3, #8]
 8003396:	4a19      	ldr	r2, [pc, #100]	; (80033fc <HAL_I2C_Init+0xa4>)
 8003398:	4011      	ands	r1, r2
 800339a:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800339c:	2801      	cmp	r0, #1
 800339e:	d121      	bne.n	80033e4 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80033a0:	2180      	movs	r1, #128	; 0x80
 80033a2:	0209      	lsls	r1, r1, #8
 80033a4:	4331      	orrs	r1, r6
 80033a6:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80033a8:	6858      	ldr	r0, [r3, #4]
 80033aa:	4915      	ldr	r1, [pc, #84]	; (8003400 <HAL_I2C_Init+0xa8>)
 80033ac:	4301      	orrs	r1, r0
 80033ae:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80033b0:	68d9      	ldr	r1, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033b2:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80033b4:	400a      	ands	r2, r1
 80033b6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80033b8:	6961      	ldr	r1, [r4, #20]
 80033ba:	6922      	ldr	r2, [r4, #16]
 80033bc:	430a      	orrs	r2, r1
 80033be:	69a1      	ldr	r1, [r4, #24]
 80033c0:	0209      	lsls	r1, r1, #8
 80033c2:	430a      	orrs	r2, r1
 80033c4:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80033c6:	6a21      	ldr	r1, [r4, #32]
 80033c8:	69e2      	ldr	r2, [r4, #28]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80033ce:	2201      	movs	r2, #1
 80033d0:	6819      	ldr	r1, [r3, #0]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80033d6:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033d8:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80033da:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 80033dc:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033de:	3442      	adds	r4, #66	; 0x42
 80033e0:	7020      	strb	r0, [r4, #0]
}
 80033e2:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80033e4:	2184      	movs	r1, #132	; 0x84
 80033e6:	0209      	lsls	r1, r1, #8
 80033e8:	4331      	orrs	r1, r6
 80033ea:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80033ec:	2802      	cmp	r0, #2
 80033ee:	d1db      	bne.n	80033a8 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80033f0:	2180      	movs	r1, #128	; 0x80
 80033f2:	0109      	lsls	r1, r1, #4
 80033f4:	6059      	str	r1, [r3, #4]
 80033f6:	e7d7      	b.n	80033a8 <HAL_I2C_Init+0x50>
 80033f8:	f0ffffff 	.word	0xf0ffffff
 80033fc:	ffff7fff 	.word	0xffff7fff
 8003400:	02008000 	.word	0x02008000

08003404 <HAL_I2C_Master_Transmit>:
{
 8003404:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003406:	0005      	movs	r5, r0
{
 8003408:	b087      	sub	sp, #28
 800340a:	9103      	str	r1, [sp, #12]
 800340c:	9204      	str	r2, [sp, #16]
 800340e:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003410:	3541      	adds	r5, #65	; 0x41
 8003412:	782b      	ldrb	r3, [r5, #0]
{
 8003414:	0004      	movs	r4, r0
    return HAL_BUSY;
 8003416:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003418:	2b20      	cmp	r3, #32
 800341a:	d157      	bne.n	80034cc <HAL_I2C_Master_Transmit+0xc8>
    __HAL_LOCK(hi2c);
 800341c:	0023      	movs	r3, r4
 800341e:	3340      	adds	r3, #64	; 0x40
 8003420:	781a      	ldrb	r2, [r3, #0]
 8003422:	2a01      	cmp	r2, #1
 8003424:	d052      	beq.n	80034cc <HAL_I2C_Master_Transmit+0xc8>
 8003426:	2601      	movs	r6, #1
 8003428:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 800342a:	f7ff fcef 	bl	8002e0c <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800342e:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8003430:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003432:	9000      	str	r0, [sp, #0]
 8003434:	2319      	movs	r3, #25
 8003436:	0032      	movs	r2, r6
 8003438:	0209      	lsls	r1, r1, #8
 800343a:	0020      	movs	r0, r4
 800343c:	f7ff fe90 	bl	8003160 <I2C_WaitOnFlagUntilTimeout>
 8003440:	2800      	cmp	r0, #0
 8003442:	d142      	bne.n	80034ca <HAL_I2C_Master_Transmit+0xc6>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003444:	2321      	movs	r3, #33	; 0x21
 8003446:	702b      	strb	r3, [r5, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003448:	3b11      	subs	r3, #17
 800344a:	19ad      	adds	r5, r5, r6
 800344c:	702b      	strb	r3, [r5, #0]
    hi2c->pBuffPtr  = pData;
 800344e:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003450:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8003452:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8003454:	466b      	mov	r3, sp
 8003456:	8a9b      	ldrh	r3, [r3, #20]
    hi2c->XferISR   = NULL;
 8003458:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 800345a:	8563      	strh	r3, [r4, #42]	; 0x2a
 800345c:	2380      	movs	r3, #128	; 0x80
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800345e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003460:	019b      	lsls	r3, r3, #6
 8003462:	2aff      	cmp	r2, #255	; 0xff
 8003464:	d921      	bls.n	80034aa <HAL_I2C_Master_Transmit+0xa6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003466:	22ff      	movs	r2, #255	; 0xff
 8003468:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	2380      	movs	r3, #128	; 0x80
 800346e:	045b      	lsls	r3, r3, #17
 8003470:	9903      	ldr	r1, [sp, #12]
 8003472:	0020      	movs	r0, r4
 8003474:	f7ff fe32 	bl	80030dc <I2C_TransferConfig>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003478:	26ff      	movs	r6, #255	; 0xff
    while (hi2c->XferCount > 0U)
 800347a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800347c:	003a      	movs	r2, r7
 800347e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003480:	0020      	movs	r0, r4
    while (hi2c->XferCount > 0U)
 8003482:	2b00      	cmp	r3, #0
 8003484:	d119      	bne.n	80034ba <HAL_I2C_Master_Transmit+0xb6>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003486:	f7ff ff3b 	bl	8003300 <I2C_WaitOnSTOPFlagUntilTimeout>
 800348a:	2800      	cmp	r0, #0
 800348c:	d119      	bne.n	80034c2 <HAL_I2C_Master_Transmit+0xbe>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800348e:	2120      	movs	r1, #32
 8003490:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003492:	4e27      	ldr	r6, [pc, #156]	; (8003530 <HAL_I2C_Master_Transmit+0x12c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003494:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	4032      	ands	r2, r6
 800349a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800349c:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 800349e:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80034a0:	3341      	adds	r3, #65	; 0x41
 80034a2:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80034a4:	7028      	strb	r0, [r5, #0]
    __HAL_UNLOCK(hi2c);
 80034a6:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80034a8:	e010      	b.n	80034cc <HAL_I2C_Master_Transmit+0xc8>
      hi2c->XferSize = hi2c->XferCount;
 80034aa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80034ac:	b292      	uxth	r2, r2
 80034ae:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80034b0:	9300      	str	r3, [sp, #0]
 80034b2:	2380      	movs	r3, #128	; 0x80
 80034b4:	b2d2      	uxtb	r2, r2
 80034b6:	049b      	lsls	r3, r3, #18
 80034b8:	e7da      	b.n	8003470 <HAL_I2C_Master_Transmit+0x6c>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034ba:	f7ff feb7 	bl	800322c <I2C_WaitOnTXISFlagUntilTimeout>
 80034be:	2800      	cmp	r0, #0
 80034c0:	d006      	beq.n	80034d0 <HAL_I2C_Master_Transmit+0xcc>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034c2:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 80034c4:	2001      	movs	r0, #1
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034c6:	2b04      	cmp	r3, #4
 80034c8:	d000      	beq.n	80034cc <HAL_I2C_Master_Transmit+0xc8>
          return HAL_TIMEOUT;
 80034ca:	2003      	movs	r0, #3
}
 80034cc:	b007      	add	sp, #28
 80034ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80034d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80034d2:	6822      	ldr	r2, [r4, #0]
 80034d4:	1c59      	adds	r1, r3, #1
 80034d6:	6261      	str	r1, [r4, #36]	; 0x24
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80034dc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80034de:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80034e0:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 80034e2:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80034e4:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80034e6:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 80034e8:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80034ea:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80034ec:	2a00      	cmp	r2, #0
 80034ee:	d1c4      	bne.n	800347a <HAL_I2C_Master_Transmit+0x76>
 80034f0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d0c1      	beq.n	800347a <HAL_I2C_Master_Transmit+0x76>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80034f6:	9700      	str	r7, [sp, #0]
 80034f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80034fa:	2180      	movs	r1, #128	; 0x80
 80034fc:	0020      	movs	r0, r4
 80034fe:	f7ff fe2f 	bl	8003160 <I2C_WaitOnFlagUntilTimeout>
 8003502:	2800      	cmp	r0, #0
 8003504:	d1e1      	bne.n	80034ca <HAL_I2C_Master_Transmit+0xc6>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003506:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003508:	2bff      	cmp	r3, #255	; 0xff
 800350a:	d909      	bls.n	8003520 <HAL_I2C_Master_Transmit+0x11c>
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800350c:	2380      	movs	r3, #128	; 0x80
 800350e:	22ff      	movs	r2, #255	; 0xff
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003510:	8526      	strh	r6, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003512:	045b      	lsls	r3, r3, #17
 8003514:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003516:	9903      	ldr	r1, [sp, #12]
 8003518:	0020      	movs	r0, r4
 800351a:	f7ff fddf 	bl	80030dc <I2C_TransferConfig>
 800351e:	e7ac      	b.n	800347a <HAL_I2C_Master_Transmit+0x76>
 8003520:	2380      	movs	r3, #128	; 0x80
          hi2c->XferSize = hi2c->XferCount;
 8003522:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003524:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8003526:	b292      	uxth	r2, r2
 8003528:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800352a:	b2d2      	uxtb	r2, r2
 800352c:	9000      	str	r0, [sp, #0]
 800352e:	e7f2      	b.n	8003516 <HAL_I2C_Master_Transmit+0x112>
 8003530:	fe00e800 	.word	0xfe00e800

08003534 <HAL_I2C_Master_Receive>:
{
 8003534:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003536:	0005      	movs	r5, r0
{
 8003538:	b087      	sub	sp, #28
 800353a:	9103      	str	r1, [sp, #12]
 800353c:	9204      	str	r2, [sp, #16]
 800353e:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003540:	3541      	adds	r5, #65	; 0x41
 8003542:	782b      	ldrb	r3, [r5, #0]
{
 8003544:	0004      	movs	r4, r0
    return HAL_BUSY;
 8003546:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003548:	2b20      	cmp	r3, #32
 800354a:	d157      	bne.n	80035fc <HAL_I2C_Master_Receive+0xc8>
    __HAL_LOCK(hi2c);
 800354c:	0023      	movs	r3, r4
 800354e:	3340      	adds	r3, #64	; 0x40
 8003550:	781a      	ldrb	r2, [r3, #0]
 8003552:	2a01      	cmp	r2, #1
 8003554:	d052      	beq.n	80035fc <HAL_I2C_Master_Receive+0xc8>
 8003556:	2601      	movs	r6, #1
 8003558:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 800355a:	f7ff fc57 	bl	8002e0c <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800355e:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8003560:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003562:	9000      	str	r0, [sp, #0]
 8003564:	2319      	movs	r3, #25
 8003566:	0032      	movs	r2, r6
 8003568:	0209      	lsls	r1, r1, #8
 800356a:	0020      	movs	r0, r4
 800356c:	f7ff fdf8 	bl	8003160 <I2C_WaitOnFlagUntilTimeout>
 8003570:	2800      	cmp	r0, #0
 8003572:	d142      	bne.n	80035fa <HAL_I2C_Master_Receive+0xc6>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003574:	2322      	movs	r3, #34	; 0x22
 8003576:	702b      	strb	r3, [r5, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003578:	3b12      	subs	r3, #18
 800357a:	19ad      	adds	r5, r5, r6
 800357c:	702b      	strb	r3, [r5, #0]
    hi2c->pBuffPtr  = pData;
 800357e:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003580:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8003582:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8003584:	466b      	mov	r3, sp
 8003586:	8a9b      	ldrh	r3, [r3, #20]
    hi2c->XferISR   = NULL;
 8003588:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 800358a:	8563      	strh	r3, [r4, #42]	; 0x2a
 800358c:	2390      	movs	r3, #144	; 0x90
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800358e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003590:	019b      	lsls	r3, r3, #6
 8003592:	2aff      	cmp	r2, #255	; 0xff
 8003594:	d921      	bls.n	80035da <HAL_I2C_Master_Receive+0xa6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003596:	22ff      	movs	r2, #255	; 0xff
 8003598:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800359a:	9300      	str	r3, [sp, #0]
 800359c:	2380      	movs	r3, #128	; 0x80
 800359e:	045b      	lsls	r3, r3, #17
 80035a0:	9903      	ldr	r1, [sp, #12]
 80035a2:	0020      	movs	r0, r4
 80035a4:	f7ff fd9a 	bl	80030dc <I2C_TransferConfig>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80035a8:	26ff      	movs	r6, #255	; 0xff
    while (hi2c->XferCount > 0U)
 80035aa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035ac:	003a      	movs	r2, r7
 80035ae:	990c      	ldr	r1, [sp, #48]	; 0x30
 80035b0:	0020      	movs	r0, r4
    while (hi2c->XferCount > 0U)
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d119      	bne.n	80035ea <HAL_I2C_Master_Receive+0xb6>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035b6:	f7ff fea3 	bl	8003300 <I2C_WaitOnSTOPFlagUntilTimeout>
 80035ba:	2800      	cmp	r0, #0
 80035bc:	d119      	bne.n	80035f2 <HAL_I2C_Master_Receive+0xbe>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035be:	2120      	movs	r1, #32
 80035c0:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 80035c2:	4e27      	ldr	r6, [pc, #156]	; (8003660 <HAL_I2C_Master_Receive+0x12c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035c4:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80035c6:	685a      	ldr	r2, [r3, #4]
 80035c8:	4032      	ands	r2, r6
 80035ca:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80035cc:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 80035ce:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80035d0:	3341      	adds	r3, #65	; 0x41
 80035d2:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80035d4:	7028      	strb	r0, [r5, #0]
    __HAL_UNLOCK(hi2c);
 80035d6:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80035d8:	e010      	b.n	80035fc <HAL_I2C_Master_Receive+0xc8>
      hi2c->XferSize = hi2c->XferCount;
 80035da:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80035dc:	b292      	uxth	r2, r2
 80035de:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80035e0:	9300      	str	r3, [sp, #0]
 80035e2:	2380      	movs	r3, #128	; 0x80
 80035e4:	b2d2      	uxtb	r2, r2
 80035e6:	049b      	lsls	r3, r3, #18
 80035e8:	e7da      	b.n	80035a0 <HAL_I2C_Master_Receive+0x6c>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035ea:	f7ff fe4d 	bl	8003288 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035ee:	2800      	cmp	r0, #0
 80035f0:	d006      	beq.n	8003600 <HAL_I2C_Master_Receive+0xcc>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035f2:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 80035f4:	2001      	movs	r0, #1
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035f6:	2b04      	cmp	r3, #4
 80035f8:	d000      	beq.n	80035fc <HAL_I2C_Master_Receive+0xc8>
          return HAL_TIMEOUT;
 80035fa:	2003      	movs	r0, #3
}
 80035fc:	b007      	add	sp, #28
 80035fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8003600:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003602:	1c5a      	adds	r2, r3, #1
 8003604:	6262      	str	r2, [r4, #36]	; 0x24
 8003606:	6822      	ldr	r2, [r4, #0]
 8003608:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800360a:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 800360c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800360e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003610:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8003612:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8003614:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8003616:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8003618:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800361a:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 800361c:	2a00      	cmp	r2, #0
 800361e:	d1c4      	bne.n	80035aa <HAL_I2C_Master_Receive+0x76>
 8003620:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0c1      	beq.n	80035aa <HAL_I2C_Master_Receive+0x76>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003626:	9700      	str	r7, [sp, #0]
 8003628:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800362a:	2180      	movs	r1, #128	; 0x80
 800362c:	0020      	movs	r0, r4
 800362e:	f7ff fd97 	bl	8003160 <I2C_WaitOnFlagUntilTimeout>
 8003632:	2800      	cmp	r0, #0
 8003634:	d1e1      	bne.n	80035fa <HAL_I2C_Master_Receive+0xc6>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003636:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003638:	2bff      	cmp	r3, #255	; 0xff
 800363a:	d909      	bls.n	8003650 <HAL_I2C_Master_Receive+0x11c>
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800363c:	2380      	movs	r3, #128	; 0x80
 800363e:	22ff      	movs	r2, #255	; 0xff
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003640:	8526      	strh	r6, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003642:	045b      	lsls	r3, r3, #17
 8003644:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003646:	9903      	ldr	r1, [sp, #12]
 8003648:	0020      	movs	r0, r4
 800364a:	f7ff fd47 	bl	80030dc <I2C_TransferConfig>
 800364e:	e7ac      	b.n	80035aa <HAL_I2C_Master_Receive+0x76>
 8003650:	2380      	movs	r3, #128	; 0x80
          hi2c->XferSize = hi2c->XferCount;
 8003652:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003654:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8003656:	b292      	uxth	r2, r2
 8003658:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800365a:	b2d2      	uxtb	r2, r2
 800365c:	9000      	str	r0, [sp, #0]
 800365e:	e7f2      	b.n	8003646 <HAL_I2C_Master_Receive+0x112>
 8003660:	fe00e800 	.word	0xfe00e800

08003664 <HAL_I2C_IsDeviceReady>:
{
 8003664:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003666:	b089      	sub	sp, #36	; 0x24
 8003668:	9105      	str	r1, [sp, #20]
 800366a:	001d      	movs	r5, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800366c:	0001      	movs	r1, r0
  __IO uint32_t I2C_Trials = 0U;
 800366e:	2300      	movs	r3, #0
{
 8003670:	9204      	str	r2, [sp, #16]
  __IO uint32_t I2C_Trials = 0U;
 8003672:	9307      	str	r3, [sp, #28]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003674:	3141      	adds	r1, #65	; 0x41
 8003676:	780b      	ldrb	r3, [r1, #0]
{
 8003678:	0004      	movs	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800367a:	b2db      	uxtb	r3, r3
    return HAL_BUSY;
 800367c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800367e:	2b20      	cmp	r3, #32
 8003680:	d155      	bne.n	800372e <HAL_I2C_IsDeviceReady+0xca>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003682:	6822      	ldr	r2, [r4, #0]
 8003684:	6996      	ldr	r6, [r2, #24]
 8003686:	2280      	movs	r2, #128	; 0x80
 8003688:	0212      	lsls	r2, r2, #8
 800368a:	4032      	ands	r2, r6
 800368c:	d14f      	bne.n	800372e <HAL_I2C_IsDeviceReady+0xca>
    __HAL_LOCK(hi2c);
 800368e:	0026      	movs	r6, r4
 8003690:	3640      	adds	r6, #64	; 0x40
 8003692:	7837      	ldrb	r7, [r6, #0]
 8003694:	2f01      	cmp	r7, #1
 8003696:	d04a      	beq.n	800372e <HAL_I2C_IsDeviceReady+0xca>
 8003698:	3801      	subs	r0, #1
 800369a:	7030      	strb	r0, [r6, #0]
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 800369c:	001e      	movs	r6, r3
    hi2c->State = HAL_I2C_STATE_BUSY;
 800369e:	3023      	adds	r0, #35	; 0x23
 80036a0:	7008      	strb	r0, [r1, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036a2:	6462      	str	r2, [r4, #68]	; 0x44
 80036a4:	9b05      	ldr	r3, [sp, #20]
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80036a6:	68e1      	ldr	r1, [r4, #12]
 80036a8:	059b      	lsls	r3, r3, #22
 80036aa:	6822      	ldr	r2, [r4, #0]
 80036ac:	0d9b      	lsrs	r3, r3, #22
 80036ae:	2901      	cmp	r1, #1
 80036b0:	d11a      	bne.n	80036e8 <HAL_I2C_IsDeviceReady+0x84>
 80036b2:	4936      	ldr	r1, [pc, #216]	; (800378c <HAL_I2C_IsDeviceReady+0x128>)
 80036b4:	430b      	orrs	r3, r1
 80036b6:	6053      	str	r3, [r2, #4]
      tickstart = HAL_GetTick();
 80036b8:	f7ff fba8 	bl	8002e0c <HAL_GetTick>
 80036bc:	9003      	str	r0, [sp, #12]
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 80036be:	0027      	movs	r7, r4
 80036c0:	6823      	ldr	r3, [r4, #0]
 80036c2:	3741      	adds	r7, #65	; 0x41
 80036c4:	699a      	ldr	r2, [r3, #24]
 80036c6:	4232      	tst	r2, r6
 80036c8:	d018      	beq.n	80036fc <HAL_I2C_IsDeviceReady+0x98>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80036ca:	2710      	movs	r7, #16
 80036cc:	699a      	ldr	r2, [r3, #24]
 80036ce:	403a      	ands	r2, r7
 80036d0:	d12f      	bne.n	8003732 <HAL_I2C_IsDeviceReady+0xce>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80036d2:	9b03      	ldr	r3, [sp, #12]
 80036d4:	2120      	movs	r1, #32
 80036d6:	9300      	str	r3, [sp, #0]
 80036d8:	0020      	movs	r0, r4
 80036da:	002b      	movs	r3, r5
 80036dc:	f7ff fd40 	bl	8003160 <I2C_WaitOnFlagUntilTimeout>
 80036e0:	2800      	cmp	r0, #0
 80036e2:	d01c      	beq.n	800371e <HAL_I2C_IsDeviceReady+0xba>
    return HAL_TIMEOUT;
 80036e4:	2003      	movs	r0, #3
 80036e6:	e022      	b.n	800372e <HAL_I2C_IsDeviceReady+0xca>
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80036e8:	21a0      	movs	r1, #160	; 0xa0
 80036ea:	0189      	lsls	r1, r1, #6
 80036ec:	e7e2      	b.n	80036b4 <HAL_I2C_IsDeviceReady+0x50>
          if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80036ee:	f7ff fb8d 	bl	8002e0c <HAL_GetTick>
 80036f2:	9b03      	ldr	r3, [sp, #12]
 80036f4:	1ac0      	subs	r0, r0, r3
 80036f6:	4285      	cmp	r5, r0
 80036f8:	d2e1      	bcs.n	80036be <HAL_I2C_IsDeviceReady+0x5a>
 80036fa:	e00a      	b.n	8003712 <HAL_I2C_IsDeviceReady+0xae>
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 80036fc:	2110      	movs	r1, #16
 80036fe:	699a      	ldr	r2, [r3, #24]
 8003700:	420a      	tst	r2, r1
 8003702:	d1e2      	bne.n	80036ca <HAL_I2C_IsDeviceReady+0x66>
 8003704:	783a      	ldrb	r2, [r7, #0]
 8003706:	2aa0      	cmp	r2, #160	; 0xa0
 8003708:	d0df      	beq.n	80036ca <HAL_I2C_IsDeviceReady+0x66>
        if (Timeout != HAL_MAX_DELAY)
 800370a:	1c6a      	adds	r2, r5, #1
 800370c:	d0da      	beq.n	80036c4 <HAL_I2C_IsDeviceReady+0x60>
          if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800370e:	2d00      	cmp	r5, #0
 8003710:	d1ed      	bne.n	80036ee <HAL_I2C_IsDeviceReady+0x8a>
            hi2c->State = HAL_I2C_STATE_READY;
 8003712:	2320      	movs	r3, #32
 8003714:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(hi2c);
 8003716:	2300      	movs	r3, #0
 8003718:	3440      	adds	r4, #64	; 0x40
 800371a:	7023      	strb	r3, [r4, #0]
 800371c:	e7e2      	b.n	80036e4 <HAL_I2C_IsDeviceReady+0x80>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800371e:	2320      	movs	r3, #32
 8003720:	6822      	ldr	r2, [r4, #0]
 8003722:	61d3      	str	r3, [r2, #28]
        hi2c->State = HAL_I2C_STATE_READY;
 8003724:	0022      	movs	r2, r4
        __HAL_UNLOCK(hi2c);
 8003726:	3440      	adds	r4, #64	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8003728:	3241      	adds	r2, #65	; 0x41
 800372a:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 800372c:	7020      	strb	r0, [r4, #0]
}
 800372e:	b009      	add	sp, #36	; 0x24
 8003730:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003732:	9b03      	ldr	r3, [sp, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	9300      	str	r3, [sp, #0]
 8003738:	0031      	movs	r1, r6
 800373a:	002b      	movs	r3, r5
 800373c:	0020      	movs	r0, r4
 800373e:	f7ff fd0f 	bl	8003160 <I2C_WaitOnFlagUntilTimeout>
 8003742:	1e02      	subs	r2, r0, #0
 8003744:	d1ce      	bne.n	80036e4 <HAL_I2C_IsDeviceReady+0x80>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003746:	6823      	ldr	r3, [r4, #0]
 8003748:	61df      	str	r7, [r3, #28]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800374a:	61de      	str	r6, [r3, #28]
      if (I2C_Trials++ == Trials)
 800374c:	9907      	ldr	r1, [sp, #28]
 800374e:	1c48      	adds	r0, r1, #1
 8003750:	9007      	str	r0, [sp, #28]
 8003752:	9804      	ldr	r0, [sp, #16]
 8003754:	4281      	cmp	r1, r0
 8003756:	d10f      	bne.n	8003778 <HAL_I2C_IsDeviceReady+0x114>
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003758:	2180      	movs	r1, #128	; 0x80
 800375a:	6858      	ldr	r0, [r3, #4]
 800375c:	01c9      	lsls	r1, r1, #7
 800375e:	4301      	orrs	r1, r0
 8003760:	6059      	str	r1, [r3, #4]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003762:	9b03      	ldr	r3, [sp, #12]
 8003764:	0031      	movs	r1, r6
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	0020      	movs	r0, r4
 800376a:	002b      	movs	r3, r5
 800376c:	f7ff fcf8 	bl	8003160 <I2C_WaitOnFlagUntilTimeout>
 8003770:	2800      	cmp	r0, #0
 8003772:	d1b7      	bne.n	80036e4 <HAL_I2C_IsDeviceReady+0x80>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003774:	6823      	ldr	r3, [r4, #0]
 8003776:	61de      	str	r6, [r3, #28]
    while (I2C_Trials < Trials);
 8003778:	9b07      	ldr	r3, [sp, #28]
 800377a:	9a04      	ldr	r2, [sp, #16]
 800377c:	429a      	cmp	r2, r3
 800377e:	d900      	bls.n	8003782 <HAL_I2C_IsDeviceReady+0x11e>
 8003780:	e790      	b.n	80036a4 <HAL_I2C_IsDeviceReady+0x40>
    hi2c->State = HAL_I2C_STATE_READY;
 8003782:	0023      	movs	r3, r4
 8003784:	2220      	movs	r2, #32
 8003786:	3341      	adds	r3, #65	; 0x41
 8003788:	701a      	strb	r2, [r3, #0]
 800378a:	e7c4      	b.n	8003716 <HAL_I2C_IsDeviceReady+0xb2>
 800378c:	02002000 	.word	0x02002000

08003790 <HAL_I2C_EV_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003790:	6803      	ldr	r3, [r0, #0]
{
 8003792:	b510      	push	{r4, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003794:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003796:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8003798:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800379a:	2b00      	cmp	r3, #0
 800379c:	d000      	beq.n	80037a0 <HAL_I2C_EV_IRQHandler+0x10>
    hi2c->XferISR(hi2c, itflags, itsources);
 800379e:	4798      	blx	r3
}
 80037a0:	bd10      	pop	{r4, pc}

080037a2 <HAL_I2C_SlaveTxCpltCallback>:
 80037a2:	4770      	bx	lr

080037a4 <HAL_I2C_SlaveRxCpltCallback>:
 80037a4:	4770      	bx	lr

080037a6 <I2C_ITSlaveSequentialCplt>:
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037a6:	0003      	movs	r3, r0
{
 80037a8:	b570      	push	{r4, r5, r6, lr}
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037aa:	2500      	movs	r5, #0
 80037ac:	3342      	adds	r3, #66	; 0x42
 80037ae:	701d      	strb	r5, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80037b0:	3b01      	subs	r3, #1
 80037b2:	781a      	ldrb	r2, [r3, #0]
{
 80037b4:	0004      	movs	r4, r0
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80037b6:	2a29      	cmp	r2, #41	; 0x29
 80037b8:	d10d      	bne.n	80037d6 <I2C_ITSlaveSequentialCplt+0x30>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80037ba:	3a01      	subs	r2, #1
 80037bc:	701a      	strb	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80037be:	2321      	movs	r3, #33	; 0x21
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80037c0:	2101      	movs	r1, #1
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80037c2:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80037c4:	f7ff fc9c 	bl	8003100 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80037c8:	0023      	movs	r3, r4
 80037ca:	3340      	adds	r3, #64	; 0x40
 80037cc:	701d      	strb	r5, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80037ce:	0020      	movs	r0, r4
 80037d0:	f7ff ffe7 	bl	80037a2 <HAL_I2C_SlaveTxCpltCallback>
}
 80037d4:	bd70      	pop	{r4, r5, r6, pc}
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80037d6:	781a      	ldrb	r2, [r3, #0]
 80037d8:	2a2a      	cmp	r2, #42	; 0x2a
 80037da:	d1fb      	bne.n	80037d4 <I2C_ITSlaveSequentialCplt+0x2e>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80037dc:	3a02      	subs	r2, #2
 80037de:	701a      	strb	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80037e0:	2322      	movs	r3, #34	; 0x22
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80037e2:	2102      	movs	r1, #2
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80037e4:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80037e6:	f7ff fc8b 	bl	8003100 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80037ea:	0023      	movs	r3, r4
 80037ec:	3340      	adds	r3, #64	; 0x40
 80037ee:	701d      	strb	r5, [r3, #0]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80037f0:	0020      	movs	r0, r4
 80037f2:	f7ff ffd7 	bl	80037a4 <HAL_I2C_SlaveRxCpltCallback>
}
 80037f6:	e7ed      	b.n	80037d4 <I2C_ITSlaveSequentialCplt+0x2e>

080037f8 <HAL_I2C_AddrCallback>:
}
 80037f8:	4770      	bx	lr

080037fa <HAL_I2C_ListenCpltCallback>:
 80037fa:	4770      	bx	lr

080037fc <I2C_ITListenCplt>:
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037fc:	4b17      	ldr	r3, [pc, #92]	; (800385c <I2C_ITListenCplt+0x60>)
{
 80037fe:	b510      	push	{r4, lr}
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003800:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003802:	2300      	movs	r3, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8003804:	0002      	movs	r2, r0
  hi2c->PreviousState = I2C_STATE_NONE;
 8003806:	6303      	str	r3, [r0, #48]	; 0x30
{
 8003808:	0004      	movs	r4, r0
  hi2c->State = HAL_I2C_STATE_READY;
 800380a:	2020      	movs	r0, #32
 800380c:	3241      	adds	r2, #65	; 0x41
 800380e:	7010      	strb	r0, [r2, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003810:	7053      	strb	r3, [r2, #1]
  if (((ITFlags & I2C_FLAG_RXNE) != RESET))
 8003812:	2204      	movs	r2, #4
  hi2c->XferISR = NULL;
 8003814:	6363      	str	r3, [r4, #52]	; 0x34
  if (((ITFlags & I2C_FLAG_RXNE) != RESET))
 8003816:	4211      	tst	r1, r2
 8003818:	d011      	beq.n	800383e <I2C_ITListenCplt+0x42>
    (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 800381a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800381c:	1c59      	adds	r1, r3, #1
 800381e:	6261      	str	r1, [r4, #36]	; 0x24
 8003820:	6821      	ldr	r1, [r4, #0]
 8003822:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8003824:	7019      	strb	r1, [r3, #0]
    if ((hi2c->XferSize > 0U))
 8003826:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003828:	2b00      	cmp	r3, #0
 800382a:	d008      	beq.n	800383e <I2C_ITListenCplt+0x42>
      hi2c->XferSize--;
 800382c:	3b01      	subs	r3, #1
 800382e:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8003830:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003832:	3b01      	subs	r3, #1
 8003834:	b29b      	uxth	r3, r3
 8003836:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003838:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800383a:	431a      	orrs	r2, r3
 800383c:	6462      	str	r2, [r4, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800383e:	2107      	movs	r1, #7
 8003840:	0020      	movs	r0, r4
 8003842:	f7ff fc5d 	bl	8003100 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003846:	2210      	movs	r2, #16
 8003848:	6823      	ldr	r3, [r4, #0]
  HAL_I2C_ListenCpltCallback(hi2c);
 800384a:	0020      	movs	r0, r4
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800384c:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 800384e:	0023      	movs	r3, r4
 8003850:	2200      	movs	r2, #0
 8003852:	3340      	adds	r3, #64	; 0x40
 8003854:	701a      	strb	r2, [r3, #0]
  HAL_I2C_ListenCpltCallback(hi2c);
 8003856:	f7ff ffd0 	bl	80037fa <HAL_I2C_ListenCpltCallback>
}
 800385a:	bd10      	pop	{r4, pc}
 800385c:	ffff0000 	.word	0xffff0000

08003860 <HAL_I2C_ErrorCallback>:
 8003860:	4770      	bx	lr

08003862 <HAL_I2C_AbortCpltCallback>:
}
 8003862:	4770      	bx	lr

08003864 <I2C_ITError>:
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003864:	0002      	movs	r2, r0
 8003866:	2300      	movs	r3, #0
{
 8003868:	b570      	push	{r4, r5, r6, lr}
  if ((hi2c->State == HAL_I2C_STATE_LISTEN)         ||
 800386a:	0005      	movs	r5, r0
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800386c:	3242      	adds	r2, #66	; 0x42
 800386e:	7013      	strb	r3, [r2, #0]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003870:	4a2f      	ldr	r2, [pc, #188]	; (8003930 <I2C_ITError+0xcc>)
  if ((hi2c->State == HAL_I2C_STATE_LISTEN)         ||
 8003872:	3541      	adds	r5, #65	; 0x41
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003874:	62c2      	str	r2, [r0, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8003876:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8003878:	6c43      	ldr	r3, [r0, #68]	; 0x44
{
 800387a:	0004      	movs	r4, r0
  hi2c->ErrorCode |= ErrorCode;
 800387c:	4319      	orrs	r1, r3
 800387e:	6441      	str	r1, [r0, #68]	; 0x44
  if ((hi2c->State == HAL_I2C_STATE_LISTEN)         ||
 8003880:	782b      	ldrb	r3, [r5, #0]
 8003882:	2b28      	cmp	r3, #40	; 0x28
 8003884:	d005      	beq.n	8003892 <I2C_ITError+0x2e>
      (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8003886:	782b      	ldrb	r3, [r5, #0]
  if ((hi2c->State == HAL_I2C_STATE_LISTEN)         ||
 8003888:	2b29      	cmp	r3, #41	; 0x29
 800388a:	d002      	beq.n	8003892 <I2C_ITError+0x2e>
      (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800388c:	782b      	ldrb	r3, [r5, #0]
      (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800388e:	2b2a      	cmp	r3, #42	; 0x2a
 8003890:	d122      	bne.n	80038d8 <I2C_ITError+0x74>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003892:	2103      	movs	r1, #3
 8003894:	0020      	movs	r0, r4
 8003896:	f7ff fc33 	bl	8003100 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800389a:	2328      	movs	r3, #40	; 0x28
 800389c:	702b      	strb	r3, [r5, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 800389e:	2300      	movs	r3, #0
 80038a0:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80038a2:	4b24      	ldr	r3, [pc, #144]	; (8003934 <I2C_ITError+0xd0>)
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80038a4:	2280      	movs	r2, #128	; 0x80
 80038a6:	0021      	movs	r1, r4
    hi2c->XferISR       = NULL;
 80038a8:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80038aa:	6823      	ldr	r3, [r4, #0]
 80038ac:	01d2      	lsls	r2, r2, #7
 80038ae:	681e      	ldr	r6, [r3, #0]
 80038b0:	3140      	adds	r1, #64	; 0x40
 80038b2:	4016      	ands	r6, r2
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80038b4:	681a      	ldr	r2, [r3, #0]
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80038b6:	d01a      	beq.n	80038ee <I2C_ITError+0x8a>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80038b8:	481f      	ldr	r0, [pc, #124]	; (8003938 <I2C_ITError+0xd4>)
 80038ba:	4002      	ands	r2, r0
 80038bc:	601a      	str	r2, [r3, #0]
    hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80038be:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80038c0:	4b1e      	ldr	r3, [pc, #120]	; (800393c <I2C_ITError+0xd8>)
 80038c2:	6343      	str	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hi2c);
 80038c4:	2300      	movs	r3, #0
 80038c6:	700b      	strb	r3, [r1, #0]
    if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80038c8:	f7ff fb1d 	bl	8002f06 <HAL_DMA_Abort_IT>
 80038cc:	2800      	cmp	r0, #0
 80038ce:	d002      	beq.n	80038d6 <I2C_ITError+0x72>
      hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80038d0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
      hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80038d2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80038d4:	4798      	blx	r3
}
 80038d6:	bd70      	pop	{r4, r5, r6, pc}
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80038d8:	2107      	movs	r1, #7
 80038da:	f7ff fc11 	bl	8003100 <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80038de:	782b      	ldrb	r3, [r5, #0]
 80038e0:	2b60      	cmp	r3, #96	; 0x60
 80038e2:	d001      	beq.n	80038e8 <I2C_ITError+0x84>
      hi2c->State         = HAL_I2C_STATE_READY;
 80038e4:	2320      	movs	r3, #32
 80038e6:	702b      	strb	r3, [r5, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 80038e8:	2300      	movs	r3, #0
 80038ea:	6323      	str	r3, [r4, #48]	; 0x30
 80038ec:	e7da      	b.n	80038a4 <I2C_ITError+0x40>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80038ee:	2080      	movs	r0, #128	; 0x80
 80038f0:	0200      	lsls	r0, r0, #8
 80038f2:	4002      	ands	r2, r0
 80038f4:	d00d      	beq.n	8003912 <I2C_ITError+0xae>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	4811      	ldr	r0, [pc, #68]	; (8003940 <I2C_ITError+0xdc>)
 80038fa:	4002      	ands	r2, r0
 80038fc:	601a      	str	r2, [r3, #0]
    hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80038fe:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003900:	4b0e      	ldr	r3, [pc, #56]	; (800393c <I2C_ITError+0xd8>)
 8003902:	6343      	str	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hi2c);
 8003904:	700e      	strb	r6, [r1, #0]
    if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003906:	f7ff fafe 	bl	8002f06 <HAL_DMA_Abort_IT>
 800390a:	2800      	cmp	r0, #0
 800390c:	d0e3      	beq.n	80038d6 <I2C_ITError+0x72>
      hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800390e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003910:	e7df      	b.n	80038d2 <I2C_ITError+0x6e>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003912:	782b      	ldrb	r3, [r5, #0]
 8003914:	2b60      	cmp	r3, #96	; 0x60
 8003916:	d106      	bne.n	8003926 <I2C_ITError+0xc2>
    hi2c->State = HAL_I2C_STATE_READY;
 8003918:	3b40      	subs	r3, #64	; 0x40
 800391a:	702b      	strb	r3, [r5, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 800391c:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 800391e:	700a      	strb	r2, [r1, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8003920:	f7ff ff9f 	bl	8003862 <HAL_I2C_AbortCpltCallback>
 8003924:	e7d7      	b.n	80038d6 <I2C_ITError+0x72>
    __HAL_UNLOCK(hi2c);
 8003926:	700a      	strb	r2, [r1, #0]
    HAL_I2C_ErrorCallback(hi2c);
 8003928:	0020      	movs	r0, r4
 800392a:	f7ff ff99 	bl	8003860 <HAL_I2C_ErrorCallback>
}
 800392e:	e7d2      	b.n	80038d6 <I2C_ITError+0x72>
 8003930:	ffff0000 	.word	0xffff0000
 8003934:	08003a3d 	.word	0x08003a3d
 8003938:	ffffbfff 	.word	0xffffbfff
 800393c:	08003c67 	.word	0x08003c67
 8003940:	ffff7fff 	.word	0xffff7fff

08003944 <I2C_ITSlaveCplt>:
{
 8003944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003946:	0004      	movs	r4, r0
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003948:	2220      	movs	r2, #32
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800394a:	2780      	movs	r7, #128	; 0x80
 800394c:	0025      	movs	r5, r4
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800394e:	6803      	ldr	r3, [r0, #0]
{
 8003950:	000e      	movs	r6, r1
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003952:	61da      	str	r2, [r3, #28]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003954:	3a18      	subs	r2, #24
 8003956:	61da      	str	r2, [r3, #28]
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8003958:	2107      	movs	r1, #7
 800395a:	f7ff fbd1 	bl	8003100 <I2C_Disable_IRQ>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800395e:	6823      	ldr	r3, [r4, #0]
 8003960:	023f      	lsls	r7, r7, #8
 8003962:	685a      	ldr	r2, [r3, #4]
  I2C_RESET_CR2(hi2c);
 8003964:	4933      	ldr	r1, [pc, #204]	; (8003a34 <I2C_ITSlaveCplt+0xf0>)
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003966:	433a      	orrs	r2, r7
 8003968:	605a      	str	r2, [r3, #4]
  I2C_RESET_CR2(hi2c);
 800396a:	685a      	ldr	r2, [r3, #4]
  I2C_Flush_TXDR(hi2c);
 800396c:	0020      	movs	r0, r4
  I2C_RESET_CR2(hi2c);
 800396e:	400a      	ands	r2, r1
 8003970:	605a      	str	r2, [r3, #4]
  I2C_Flush_TXDR(hi2c);
 8003972:	f7ff fba5 	bl	80030c0 <I2C_Flush_TXDR>
  if (((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) ||
 8003976:	6821      	ldr	r1, [r4, #0]
 8003978:	3541      	adds	r5, #65	; 0x41
 800397a:	680b      	ldr	r3, [r1, #0]
 800397c:	045b      	lsls	r3, r3, #17
 800397e:	d402      	bmi.n	8003986 <I2C_ITSlaveCplt+0x42>
      ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN))
 8003980:	680b      	ldr	r3, [r1, #0]
  if (((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) ||
 8003982:	423b      	tst	r3, r7
 8003984:	d007      	beq.n	8003996 <I2C_ITSlaveCplt+0x52>
    hi2c->XferCount = I2C_GET_DMA_REMAIN_DATA(hi2c);
 8003986:	782b      	ldrb	r3, [r5, #0]
 8003988:	2b21      	cmp	r3, #33	; 0x21
 800398a:	d134      	bne.n	80039f6 <I2C_ITSlaveCplt+0xb2>
 800398c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	b29b      	uxth	r3, r3
 8003994:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 8003996:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003998:	2b00      	cmp	r3, #0
 800399a:	d003      	beq.n	80039a4 <I2C_ITSlaveCplt+0x60>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800399c:	2304      	movs	r3, #4
 800399e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80039a0:	4313      	orrs	r3, r2
 80039a2:	6463      	str	r3, [r4, #68]	; 0x44
  if (((ITFlags & I2C_FLAG_RXNE) != RESET))
 80039a4:	2204      	movs	r2, #4
 80039a6:	4216      	tst	r6, r2
 80039a8:	d010      	beq.n	80039cc <I2C_ITSlaveCplt+0x88>
    (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80039aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80039ac:	6a49      	ldr	r1, [r1, #36]	; 0x24
 80039ae:	1c58      	adds	r0, r3, #1
 80039b0:	6260      	str	r0, [r4, #36]	; 0x24
 80039b2:	7019      	strb	r1, [r3, #0]
    if ((hi2c->XferSize > 0U))
 80039b4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d008      	beq.n	80039cc <I2C_ITSlaveCplt+0x88>
      hi2c->XferSize--;
 80039ba:	3b01      	subs	r3, #1
 80039bc:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80039be:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80039c0:	3b01      	subs	r3, #1
 80039c2:	b29b      	uxth	r3, r3
 80039c4:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80039c6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80039c8:	431a      	orrs	r2, r3
 80039ca:	6462      	str	r2, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039cc:	0022      	movs	r2, r4
  hi2c->PreviousState = I2C_STATE_NONE;
 80039ce:	2300      	movs	r3, #0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039d0:	3242      	adds	r2, #66	; 0x42
  hi2c->PreviousState = I2C_STATE_NONE;
 80039d2:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039d4:	7013      	strb	r3, [r2, #0]
  hi2c->XferISR = NULL;
 80039d6:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80039d8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00d      	beq.n	80039fa <I2C_ITSlaveCplt+0xb6>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80039de:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80039e0:	0020      	movs	r0, r4
 80039e2:	f7ff ff3f 	bl	8003864 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80039e6:	782b      	ldrb	r3, [r5, #0]
 80039e8:	2b28      	cmp	r3, #40	; 0x28
 80039ea:	d103      	bne.n	80039f4 <I2C_ITSlaveCplt+0xb0>
      I2C_ITListenCplt(hi2c, ITFlags);
 80039ec:	0031      	movs	r1, r6
 80039ee:	0020      	movs	r0, r4
 80039f0:	f7ff ff04 	bl	80037fc <I2C_ITListenCplt>
}
 80039f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->XferCount = I2C_GET_DMA_REMAIN_DATA(hi2c);
 80039f6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80039f8:	e7c9      	b.n	800398e <I2C_ITSlaveCplt+0x4a>
 80039fa:	0022      	movs	r2, r4
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80039fc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80039fe:	490e      	ldr	r1, [pc, #56]	; (8003a38 <I2C_ITSlaveCplt+0xf4>)
 8003a00:	3240      	adds	r2, #64	; 0x40
 8003a02:	4288      	cmp	r0, r1
 8003a04:	d007      	beq.n	8003a16 <I2C_ITSlaveCplt+0xd2>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a06:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003a08:	2120      	movs	r1, #32
    HAL_I2C_ListenCpltCallback(hi2c);
 8003a0a:	0020      	movs	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 8003a0c:	7029      	strb	r1, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8003a0e:	7013      	strb	r3, [r2, #0]
    HAL_I2C_ListenCpltCallback(hi2c);
 8003a10:	f7ff fef3 	bl	80037fa <HAL_I2C_ListenCpltCallback>
 8003a14:	e7ee      	b.n	80039f4 <I2C_ITSlaveCplt+0xb0>
 8003a16:	2120      	movs	r1, #32
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003a18:	7828      	ldrb	r0, [r5, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8003a1a:	7029      	strb	r1, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8003a1c:	7013      	strb	r3, [r2, #0]
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003a1e:	2822      	cmp	r0, #34	; 0x22
 8003a20:	d103      	bne.n	8003a2a <I2C_ITSlaveCplt+0xe6>
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003a22:	0020      	movs	r0, r4
 8003a24:	f7ff febe 	bl	80037a4 <HAL_I2C_SlaveRxCpltCallback>
 8003a28:	e7e4      	b.n	80039f4 <I2C_ITSlaveCplt+0xb0>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003a2a:	0020      	movs	r0, r4
 8003a2c:	f7ff feb9 	bl	80037a2 <HAL_I2C_SlaveTxCpltCallback>
}
 8003a30:	e7e0      	b.n	80039f4 <I2C_ITSlaveCplt+0xb0>
 8003a32:	46c0      	nop			; (mov r8, r8)
 8003a34:	fe00e800 	.word	0xfe00e800
 8003a38:	ffff0000 	.word	0xffff0000

08003a3c <I2C_Slave_ISR_IT>:
  __HAL_LOCK(hi2c);
 8003a3c:	0003      	movs	r3, r0
{
 8003a3e:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 8003a40:	3340      	adds	r3, #64	; 0x40
{
 8003a42:	0017      	movs	r7, r2
  __HAL_LOCK(hi2c);
 8003a44:	781a      	ldrb	r2, [r3, #0]
{
 8003a46:	0004      	movs	r4, r0
 8003a48:	b085      	sub	sp, #20
 8003a4a:	000d      	movs	r5, r1
  __HAL_LOCK(hi2c);
 8003a4c:	2002      	movs	r0, #2
 8003a4e:	2a01      	cmp	r2, #1
 8003a50:	d026      	beq.n	8003aa0 <I2C_Slave_ISR_IT+0x64>
 8003a52:	2201      	movs	r2, #1
 8003a54:	701a      	strb	r2, [r3, #0]
  if (((ITFlags & I2C_FLAG_AF) != RESET) && ((ITSources & I2C_IT_NACKI) != RESET))
 8003a56:	320f      	adds	r2, #15
 8003a58:	4211      	tst	r1, r2
 8003a5a:	d040      	beq.n	8003ade <I2C_Slave_ISR_IT+0xa2>
 8003a5c:	4217      	tst	r7, r2
 8003a5e:	d03e      	beq.n	8003ade <I2C_Slave_ISR_IT+0xa2>
    if (hi2c->XferCount == 0U)
 8003a60:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d134      	bne.n	8003ad0 <I2C_Slave_ISR_IT+0x94>
      if (((hi2c->XferOptions == I2C_FIRST_AND_LAST_FRAME) || (hi2c->XferOptions == I2C_LAST_FRAME)) && \
 8003a66:	2380      	movs	r3, #128	; 0x80
 8003a68:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003a6a:	049b      	lsls	r3, r3, #18
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d002      	beq.n	8003a76 <I2C_Slave_ISR_IT+0x3a>
 8003a70:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d116      	bne.n	8003aa4 <I2C_Slave_ISR_IT+0x68>
          (hi2c->State == HAL_I2C_STATE_LISTEN))
 8003a76:	0023      	movs	r3, r4
 8003a78:	3341      	adds	r3, #65	; 0x41
 8003a7a:	781b      	ldrb	r3, [r3, #0]
      if (((hi2c->XferOptions == I2C_FIRST_AND_LAST_FRAME) || (hi2c->XferOptions == I2C_LAST_FRAME)) && \
 8003a7c:	2b28      	cmp	r3, #40	; 0x28
 8003a7e:	d111      	bne.n	8003aa4 <I2C_Slave_ISR_IT+0x68>
        I2C_ITListenCplt(hi2c, ITFlags);
 8003a80:	0029      	movs	r1, r5
 8003a82:	0020      	movs	r0, r4
 8003a84:	f7ff feba 	bl	80037fc <I2C_ITListenCplt>
  if (((ITFlags & I2C_FLAG_STOPF) != RESET) && ((ITSources & I2C_IT_STOPI) != RESET))
 8003a88:	2320      	movs	r3, #32
 8003a8a:	421d      	tst	r5, r3
 8003a8c:	d005      	beq.n	8003a9a <I2C_Slave_ISR_IT+0x5e>
 8003a8e:	421f      	tst	r7, r3
 8003a90:	d003      	beq.n	8003a9a <I2C_Slave_ISR_IT+0x5e>
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003a92:	0029      	movs	r1, r5
 8003a94:	0020      	movs	r0, r4
 8003a96:	f7ff ff55 	bl	8003944 <I2C_ITSlaveCplt>
  __HAL_UNLOCK(hi2c);
 8003a9a:	2000      	movs	r0, #0
 8003a9c:	3440      	adds	r4, #64	; 0x40
 8003a9e:	7020      	strb	r0, [r4, #0]
}
 8003aa0:	b005      	add	sp, #20
 8003aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      else if ((hi2c->XferOptions != I2C_NO_OPTION_FRAME) && (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003aa4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003aa6:	4a58      	ldr	r2, [pc, #352]	; (8003c08 <I2C_Slave_ISR_IT+0x1cc>)
 8003aa8:	6823      	ldr	r3, [r4, #0]
 8003aaa:	4291      	cmp	r1, r2
 8003aac:	d00d      	beq.n	8003aca <I2C_Slave_ISR_IT+0x8e>
 8003aae:	0022      	movs	r2, r4
 8003ab0:	3241      	adds	r2, #65	; 0x41
 8003ab2:	7812      	ldrb	r2, [r2, #0]
 8003ab4:	2a29      	cmp	r2, #41	; 0x29
 8003ab6:	d108      	bne.n	8003aca <I2C_Slave_ISR_IT+0x8e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ab8:	3a19      	subs	r2, #25
 8003aba:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 8003abc:	0020      	movs	r0, r4
 8003abe:	f7ff faff 	bl	80030c0 <I2C_Flush_TXDR>
      I2C_ITSlaveSequentialCplt(hi2c);
 8003ac2:	0020      	movs	r0, r4
 8003ac4:	f7ff fe6f 	bl	80037a6 <I2C_ITSlaveSequentialCplt>
 8003ac8:	e7de      	b.n	8003a88 <I2C_Slave_ISR_IT+0x4c>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003aca:	2210      	movs	r2, #16
 8003acc:	61da      	str	r2, [r3, #28]
 8003ace:	e7db      	b.n	8003a88 <I2C_Slave_ISR_IT+0x4c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ad0:	6823      	ldr	r3, [r4, #0]
 8003ad2:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ad4:	2304      	movs	r3, #4
 8003ad6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	6463      	str	r3, [r4, #68]	; 0x44
 8003adc:	e7d4      	b.n	8003a88 <I2C_Slave_ISR_IT+0x4c>
  else if (((ITFlags & I2C_FLAG_RXNE) != RESET) && ((ITSources & I2C_IT_RXI) != RESET))
 8003ade:	2204      	movs	r2, #4
 8003ae0:	4215      	tst	r5, r2
 8003ae2:	d019      	beq.n	8003b18 <I2C_Slave_ISR_IT+0xdc>
 8003ae4:	4217      	tst	r7, r2
 8003ae6:	d017      	beq.n	8003b18 <I2C_Slave_ISR_IT+0xdc>
    if (hi2c->XferCount > 0U)
 8003ae8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d00c      	beq.n	8003b08 <I2C_Slave_ISR_IT+0xcc>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8003aee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003af0:	1c5a      	adds	r2, r3, #1
 8003af2:	6262      	str	r2, [r4, #36]	; 0x24
 8003af4:	6822      	ldr	r2, [r4, #0]
 8003af6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003af8:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8003afa:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003afc:	3b01      	subs	r3, #1
 8003afe:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8003b00:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003b02:	3b01      	subs	r3, #1
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 8003b08:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1bc      	bne.n	8003a88 <I2C_Slave_ISR_IT+0x4c>
        (hi2c->XferOptions != I2C_NO_OPTION_FRAME))
 8003b0e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    if ((hi2c->XferCount == 0U) && \
 8003b10:	4b3d      	ldr	r3, [pc, #244]	; (8003c08 <I2C_Slave_ISR_IT+0x1cc>)
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d1d5      	bne.n	8003ac2 <I2C_Slave_ISR_IT+0x86>
 8003b16:	e7b7      	b.n	8003a88 <I2C_Slave_ISR_IT+0x4c>
  else if (((ITFlags & I2C_FLAG_ADDR) != RESET) && ((ITSources & I2C_IT_ADDRI) != RESET))
 8003b18:	2008      	movs	r0, #8
 8003b1a:	4205      	tst	r5, r0
 8003b1c:	d050      	beq.n	8003bc0 <I2C_Slave_ISR_IT+0x184>
 8003b1e:	4207      	tst	r7, r0
 8003b20:	d04e      	beq.n	8003bc0 <I2C_Slave_ISR_IT+0x184>
  if ((hi2c->State & HAL_I2C_STATE_LISTEN) == HAL_I2C_STATE_LISTEN)
 8003b22:	0022      	movs	r2, r4
 8003b24:	2128      	movs	r1, #40	; 0x28
 8003b26:	3241      	adds	r2, #65	; 0x41
 8003b28:	7812      	ldrb	r2, [r2, #0]
 8003b2a:	400a      	ands	r2, r1
 8003b2c:	6821      	ldr	r1, [r4, #0]
 8003b2e:	2a28      	cmp	r2, #40	; 0x28
 8003b30:	d142      	bne.n	8003bb8 <I2C_Slave_ISR_IT+0x17c>
    transferdirection = I2C_GET_DIR(hi2c);
 8003b32:	698e      	ldr	r6, [r1, #24]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003b34:	698b      	ldr	r3, [r1, #24]
 8003b36:	32d6      	adds	r2, #214	; 0xd6
 8003b38:	0c1b      	lsrs	r3, r3, #16
 8003b3a:	401a      	ands	r2, r3
 8003b3c:	9201      	str	r2, [sp, #4]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003b3e:	688a      	ldr	r2, [r1, #8]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003b40:	68cb      	ldr	r3, [r1, #12]
    transferdirection = I2C_GET_DIR(hi2c);
 8003b42:	03f6      	lsls	r6, r6, #15
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003b44:	9303      	str	r3, [sp, #12]
 8003b46:	0023      	movs	r3, r4
 8003b48:	3340      	adds	r3, #64	; 0x40
 8003b4a:	9300      	str	r3, [sp, #0]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b4c:	68e3      	ldr	r3, [r4, #12]
    transferdirection = I2C_GET_DIR(hi2c);
 8003b4e:	0ff6      	lsrs	r6, r6, #31
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d128      	bne.n	8003ba6 <I2C_Slave_ISR_IT+0x16a>
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003b54:	0592      	lsls	r2, r2, #22
 8003b56:	0d93      	lsrs	r3, r2, #22
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8003b58:	9a01      	ldr	r2, [sp, #4]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003b5a:	9302      	str	r3, [sp, #8]
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8003b5c:	09db      	lsrs	r3, r3, #7
 8003b5e:	405a      	eors	r2, r3
 8003b60:	0013      	movs	r3, r2
 8003b62:	2206      	movs	r2, #6
 8003b64:	4013      	ands	r3, r2
 8003b66:	d113      	bne.n	8003b90 <I2C_Slave_ISR_IT+0x154>
        hi2c->AddrEventCount++;
 8003b68:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8003b6a:	4694      	mov	ip, r2
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	4494      	add	ip, r2
 8003b70:	4662      	mov	r2, ip
 8003b72:	64a2      	str	r2, [r4, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8003b74:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8003b76:	2a02      	cmp	r2, #2
 8003b78:	d000      	beq.n	8003b7c <I2C_Slave_ISR_IT+0x140>
 8003b7a:	e785      	b.n	8003a88 <I2C_Slave_ISR_IT+0x4c>
          __HAL_UNLOCK(hi2c);
 8003b7c:	9a00      	ldr	r2, [sp, #0]
          hi2c->AddrEventCount = 0U;
 8003b7e:	64a3      	str	r3, [r4, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003b80:	61c8      	str	r0, [r1, #28]
          __HAL_UNLOCK(hi2c);
 8003b82:	7013      	strb	r3, [r2, #0]
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003b84:	9a02      	ldr	r2, [sp, #8]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003b86:	0031      	movs	r1, r6
 8003b88:	0020      	movs	r0, r4
 8003b8a:	f7ff fe35 	bl	80037f8 <HAL_I2C_AddrCallback>
 8003b8e:	e77b      	b.n	8003a88 <I2C_Slave_ISR_IT+0x4c>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003b90:	2104      	movs	r1, #4
 8003b92:	0020      	movs	r0, r4
 8003b94:	f7ff fab4 	bl	8003100 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003b98:	2300      	movs	r3, #0
 8003b9a:	9a00      	ldr	r2, [sp, #0]
 8003b9c:	7013      	strb	r3, [r2, #0]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003b9e:	9a03      	ldr	r2, [sp, #12]
 8003ba0:	33fe      	adds	r3, #254	; 0xfe
 8003ba2:	401a      	ands	r2, r3
 8003ba4:	e7ef      	b.n	8003b86 <I2C_Slave_ISR_IT+0x14a>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003ba6:	2104      	movs	r1, #4
 8003ba8:	0020      	movs	r0, r4
 8003baa:	f7ff faa9 	bl	8003100 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003bae:	2300      	movs	r3, #0
 8003bb0:	9a00      	ldr	r2, [sp, #0]
 8003bb2:	7013      	strb	r3, [r2, #0]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003bb4:	9a01      	ldr	r2, [sp, #4]
 8003bb6:	e7e6      	b.n	8003b86 <I2C_Slave_ISR_IT+0x14a>
    __HAL_UNLOCK(hi2c);
 8003bb8:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003bba:	61c8      	str	r0, [r1, #28]
    __HAL_UNLOCK(hi2c);
 8003bbc:	701a      	strb	r2, [r3, #0]
 8003bbe:	e763      	b.n	8003a88 <I2C_Slave_ISR_IT+0x4c>
  else if (((ITFlags & I2C_FLAG_TXIS) != RESET) && ((ITSources & I2C_IT_TXI) != RESET))
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	421d      	tst	r5, r3
 8003bc4:	d100      	bne.n	8003bc8 <I2C_Slave_ISR_IT+0x18c>
 8003bc6:	e75f      	b.n	8003a88 <I2C_Slave_ISR_IT+0x4c>
 8003bc8:	421f      	tst	r7, r3
 8003bca:	d100      	bne.n	8003bce <I2C_Slave_ISR_IT+0x192>
 8003bcc:	e75c      	b.n	8003a88 <I2C_Slave_ISR_IT+0x4c>
    if (hi2c->XferCount > 0U)
 8003bce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d00d      	beq.n	8003bf0 <I2C_Slave_ISR_IT+0x1b4>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8003bd4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003bd6:	6822      	ldr	r2, [r4, #0]
 8003bd8:	1c59      	adds	r1, r3, #1
 8003bda:	6261      	str	r1, [r4, #36]	; 0x24
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8003be0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003be2:	3b01      	subs	r3, #1
 8003be4:	b29b      	uxth	r3, r3
 8003be6:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003be8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003bea:	3b01      	subs	r3, #1
 8003bec:	8523      	strh	r3, [r4, #40]	; 0x28
 8003bee:	e74b      	b.n	8003a88 <I2C_Slave_ISR_IT+0x4c>
      if ((hi2c->XferOptions == I2C_NEXT_FRAME) || (hi2c->XferOptions == I2C_FIRST_FRAME))
 8003bf0:	2380      	movs	r3, #128	; 0x80
 8003bf2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003bf4:	045b      	lsls	r3, r3, #17
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d100      	bne.n	8003bfc <I2C_Slave_ISR_IT+0x1c0>
 8003bfa:	e762      	b.n	8003ac2 <I2C_Slave_ISR_IT+0x86>
 8003bfc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d100      	bne.n	8003c04 <I2C_Slave_ISR_IT+0x1c8>
 8003c02:	e75e      	b.n	8003ac2 <I2C_Slave_ISR_IT+0x86>
 8003c04:	e740      	b.n	8003a88 <I2C_Slave_ISR_IT+0x4c>
 8003c06:	46c0      	nop			; (mov r8, r8)
 8003c08:	ffff0000 	.word	0xffff0000

08003c0c <HAL_I2C_ER_IRQHandler>:
{
 8003c0c:	b570      	push	{r4, r5, r6, lr}
  if (((itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8003c0e:	2580      	movs	r5, #128	; 0x80
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003c10:	6803      	ldr	r3, [r0, #0]
  if (((itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8003c12:	006d      	lsls	r5, r5, #1
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003c14:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003c16:	681a      	ldr	r2, [r3, #0]
  if (((itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8003c18:	4229      	tst	r1, r5
 8003c1a:	d006      	beq.n	8003c2a <HAL_I2C_ER_IRQHandler+0x1e>
 8003c1c:	0614      	lsls	r4, r2, #24
 8003c1e:	d504      	bpl.n	8003c2a <HAL_I2C_ER_IRQHandler+0x1e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003c20:	2401      	movs	r4, #1
 8003c22:	6c46      	ldr	r6, [r0, #68]	; 0x44
 8003c24:	4334      	orrs	r4, r6
 8003c26:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003c28:	61dd      	str	r5, [r3, #28]
  if (((itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8003c2a:	2580      	movs	r5, #128	; 0x80
 8003c2c:	00ed      	lsls	r5, r5, #3
 8003c2e:	4229      	tst	r1, r5
 8003c30:	d006      	beq.n	8003c40 <HAL_I2C_ER_IRQHandler+0x34>
 8003c32:	0614      	lsls	r4, r2, #24
 8003c34:	d504      	bpl.n	8003c40 <HAL_I2C_ER_IRQHandler+0x34>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003c36:	2408      	movs	r4, #8
 8003c38:	6c46      	ldr	r6, [r0, #68]	; 0x44
 8003c3a:	4334      	orrs	r4, r6
 8003c3c:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003c3e:	61dd      	str	r5, [r3, #28]
  if (((itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 8003c40:	2480      	movs	r4, #128	; 0x80
 8003c42:	00a4      	lsls	r4, r4, #2
 8003c44:	4221      	tst	r1, r4
 8003c46:	d006      	beq.n	8003c56 <HAL_I2C_ER_IRQHandler+0x4a>
 8003c48:	0612      	lsls	r2, r2, #24
 8003c4a:	d504      	bpl.n	8003c56 <HAL_I2C_ER_IRQHandler+0x4a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003c4c:	2202      	movs	r2, #2
 8003c4e:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8003c50:	430a      	orrs	r2, r1
 8003c52:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003c54:	61dc      	str	r4, [r3, #28]
  if ((hi2c->ErrorCode & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003c56:	230b      	movs	r3, #11
 8003c58:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003c5a:	421a      	tst	r2, r3
 8003c5c:	d002      	beq.n	8003c64 <HAL_I2C_ER_IRQHandler+0x58>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003c5e:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8003c60:	f7ff fe00 	bl	8003864 <I2C_ITError>
}
 8003c64:	bd70      	pop	{r4, r5, r6, pc}

08003c66 <I2C_DMAAbort>:
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003c66:	2380      	movs	r3, #128	; 0x80
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c68:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003c6a:	021b      	lsls	r3, r3, #8
 8003c6c:	6802      	ldr	r2, [r0, #0]
{
 8003c6e:	b510      	push	{r4, lr}
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003c70:	6851      	ldr	r1, [r2, #4]
 8003c72:	430b      	orrs	r3, r1
 8003c74:	6053      	str	r3, [r2, #4]
  hi2c->hdmatx->XferAbortCallback = NULL;
 8003c76:	2300      	movs	r3, #0
 8003c78:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8003c7a:	6353      	str	r3, [r2, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 8003c7c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8003c7e:	6353      	str	r3, [r2, #52]	; 0x34
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003c80:	0003      	movs	r3, r0
 8003c82:	3341      	adds	r3, #65	; 0x41
 8003c84:	781a      	ldrb	r2, [r3, #0]
 8003c86:	2a60      	cmp	r2, #96	; 0x60
 8003c88:	d104      	bne.n	8003c94 <I2C_DMAAbort+0x2e>
    hi2c->State = HAL_I2C_STATE_READY;
 8003c8a:	3a40      	subs	r2, #64	; 0x40
 8003c8c:	701a      	strb	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8003c8e:	f7ff fde8 	bl	8003862 <HAL_I2C_AbortCpltCallback>
}
 8003c92:	bd10      	pop	{r4, pc}
    HAL_I2C_ErrorCallback(hi2c);
 8003c94:	f7ff fde4 	bl	8003860 <HAL_I2C_ErrorCallback>
}
 8003c98:	e7fb      	b.n	8003c92 <I2C_DMAAbort+0x2c>

08003c9a <HAL_I2C_GetError>:
  return hi2c->ErrorCode;
 8003c9a:	6c40      	ldr	r0, [r0, #68]	; 0x44
}
 8003c9c:	4770      	bx	lr
	...

08003ca0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ca2:	0004      	movs	r4, r0
 8003ca4:	3441      	adds	r4, #65	; 0x41
 8003ca6:	7822      	ldrb	r2, [r4, #0]
{
 8003ca8:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003caa:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8003cac:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cae:	2a20      	cmp	r2, #32
 8003cb0:	d118      	bne.n	8003ce4 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_LOCK(hi2c);
 8003cb2:	001d      	movs	r5, r3
 8003cb4:	3540      	adds	r5, #64	; 0x40
 8003cb6:	782e      	ldrb	r6, [r5, #0]
 8003cb8:	2e01      	cmp	r6, #1
 8003cba:	d013      	beq.n	8003ce4 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_I2C_DISABLE(hi2c);
 8003cbc:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cbe:	3022      	adds	r0, #34	; 0x22
 8003cc0:	7020      	strb	r0, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8003cc2:	681e      	ldr	r6, [r3, #0]
 8003cc4:	3823      	subs	r0, #35	; 0x23
 8003cc6:	4386      	bics	r6, r0
 8003cc8:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003cca:	681e      	ldr	r6, [r3, #0]
 8003ccc:	4f06      	ldr	r7, [pc, #24]	; (8003ce8 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
 8003cce:	403e      	ands	r6, r7
 8003cd0:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8003cd2:	681e      	ldr	r6, [r3, #0]
 8003cd4:	4331      	orrs	r1, r6
 8003cd6:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003cd8:	6819      	ldr	r1, [r3, #0]
 8003cda:	4308      	orrs	r0, r1
 8003cdc:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8003cde:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8003ce0:	7022      	strb	r2, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8003ce2:	7028      	strb	r0, [r5, #0]
  }
}
 8003ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ce6:	46c0      	nop			; (mov r8, r8)
 8003ce8:	ffffefff 	.word	0xffffefff

08003cec <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003cec:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cee:	0005      	movs	r5, r0
 8003cf0:	3541      	adds	r5, #65	; 0x41
 8003cf2:	782a      	ldrb	r2, [r5, #0]
{
 8003cf4:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cf6:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8003cf8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cfa:	2a20      	cmp	r2, #32
 8003cfc:	d117      	bne.n	8003d2e <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8003cfe:	001c      	movs	r4, r3
 8003d00:	3440      	adds	r4, #64	; 0x40
 8003d02:	7826      	ldrb	r6, [r4, #0]
 8003d04:	2e01      	cmp	r6, #1
 8003d06:	d012      	beq.n	8003d2e <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_I2C_DISABLE(hi2c);
 8003d08:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d0a:	3022      	adds	r0, #34	; 0x22
 8003d0c:	7028      	strb	r0, [r5, #0]
    __HAL_I2C_DISABLE(hi2c);
 8003d0e:	681e      	ldr	r6, [r3, #0]
 8003d10:	3823      	subs	r0, #35	; 0x23
 8003d12:	4386      	bics	r6, r0
 8003d14:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8003d16:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8003d18:	4f05      	ldr	r7, [pc, #20]	; (8003d30 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    tmpreg |= DigitalFilter << 8U;
 8003d1a:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8003d1c:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8003d1e:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 8003d20:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003d22:	6819      	ldr	r1, [r3, #0]
 8003d24:	4308      	orrs	r0, r1
 8003d26:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8003d28:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8003d2a:	702a      	strb	r2, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8003d2c:	7020      	strb	r0, [r4, #0]
  }
}
 8003d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d30:	fffff0ff 	.word	0xfffff0ff

08003d34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d34:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d36:	6803      	ldr	r3, [r0, #0]
{
 8003d38:	b085      	sub	sp, #20
 8003d3a:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d3c:	07db      	lsls	r3, r3, #31
 8003d3e:	d42f      	bmi.n	8003da0 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d40:	682b      	ldr	r3, [r5, #0]
 8003d42:	079b      	lsls	r3, r3, #30
 8003d44:	d500      	bpl.n	8003d48 <HAL_RCC_OscConfig+0x14>
 8003d46:	e081      	b.n	8003e4c <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d48:	682b      	ldr	r3, [r5, #0]
 8003d4a:	071b      	lsls	r3, r3, #28
 8003d4c:	d500      	bpl.n	8003d50 <HAL_RCC_OscConfig+0x1c>
 8003d4e:	e0bc      	b.n	8003eca <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d50:	682b      	ldr	r3, [r5, #0]
 8003d52:	075b      	lsls	r3, r3, #29
 8003d54:	d500      	bpl.n	8003d58 <HAL_RCC_OscConfig+0x24>
 8003d56:	e0df      	b.n	8003f18 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003d58:	682b      	ldr	r3, [r5, #0]
 8003d5a:	06db      	lsls	r3, r3, #27
 8003d5c:	d51a      	bpl.n	8003d94 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003d5e:	696a      	ldr	r2, [r5, #20]
 8003d60:	4cb5      	ldr	r4, [pc, #724]	; (8004038 <HAL_RCC_OscConfig+0x304>)
 8003d62:	2304      	movs	r3, #4
 8003d64:	2a01      	cmp	r2, #1
 8003d66:	d000      	beq.n	8003d6a <HAL_RCC_OscConfig+0x36>
 8003d68:	e14b      	b.n	8004002 <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003d6a:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003d6c:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8003d6e:	430b      	orrs	r3, r1
 8003d70:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8003d72:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003d74:	431a      	orrs	r2, r3
 8003d76:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8003d78:	f7ff f848 	bl	8002e0c <HAL_GetTick>
 8003d7c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003d7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003d80:	4233      	tst	r3, r6
 8003d82:	d100      	bne.n	8003d86 <HAL_RCC_OscConfig+0x52>
 8003d84:	e136      	b.n	8003ff4 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003d86:	21f8      	movs	r1, #248	; 0xf8
 8003d88:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003d8a:	69ab      	ldr	r3, [r5, #24]
 8003d8c:	438a      	bics	r2, r1
 8003d8e:	00db      	lsls	r3, r3, #3
 8003d90:	4313      	orrs	r3, r2
 8003d92:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d94:	6a29      	ldr	r1, [r5, #32]
 8003d96:	2900      	cmp	r1, #0
 8003d98:	d000      	beq.n	8003d9c <HAL_RCC_OscConfig+0x68>
 8003d9a:	e159      	b.n	8004050 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8003d9c:	2000      	movs	r0, #0
 8003d9e:	e013      	b.n	8003dc8 <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003da0:	210c      	movs	r1, #12
 8003da2:	4ca5      	ldr	r4, [pc, #660]	; (8004038 <HAL_RCC_OscConfig+0x304>)
 8003da4:	6862      	ldr	r2, [r4, #4]
 8003da6:	400a      	ands	r2, r1
 8003da8:	2a04      	cmp	r2, #4
 8003daa:	d006      	beq.n	8003dba <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003dac:	6863      	ldr	r3, [r4, #4]
 8003dae:	400b      	ands	r3, r1
 8003db0:	2b08      	cmp	r3, #8
 8003db2:	d10b      	bne.n	8003dcc <HAL_RCC_OscConfig+0x98>
 8003db4:	6863      	ldr	r3, [r4, #4]
 8003db6:	03db      	lsls	r3, r3, #15
 8003db8:	d508      	bpl.n	8003dcc <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dba:	6823      	ldr	r3, [r4, #0]
 8003dbc:	039b      	lsls	r3, r3, #14
 8003dbe:	d5bf      	bpl.n	8003d40 <HAL_RCC_OscConfig+0xc>
 8003dc0:	686b      	ldr	r3, [r5, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1bc      	bne.n	8003d40 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8003dc6:	2001      	movs	r0, #1
}
 8003dc8:	b005      	add	sp, #20
 8003dca:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dcc:	686b      	ldr	r3, [r5, #4]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d113      	bne.n	8003dfa <HAL_RCC_OscConfig+0xc6>
 8003dd2:	2380      	movs	r3, #128	; 0x80
 8003dd4:	6822      	ldr	r2, [r4, #0]
 8003dd6:	025b      	lsls	r3, r3, #9
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003ddc:	f7ff f816 	bl	8002e0c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003de0:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8003de2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003de4:	02b6      	lsls	r6, r6, #10
 8003de6:	6823      	ldr	r3, [r4, #0]
 8003de8:	4233      	tst	r3, r6
 8003dea:	d1a9      	bne.n	8003d40 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dec:	f7ff f80e 	bl	8002e0c <HAL_GetTick>
 8003df0:	1bc0      	subs	r0, r0, r7
 8003df2:	2864      	cmp	r0, #100	; 0x64
 8003df4:	d9f7      	bls.n	8003de6 <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 8003df6:	2003      	movs	r0, #3
 8003df8:	e7e6      	b.n	8003dc8 <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d116      	bne.n	8003e2c <HAL_RCC_OscConfig+0xf8>
 8003dfe:	6823      	ldr	r3, [r4, #0]
 8003e00:	4a8e      	ldr	r2, [pc, #568]	; (800403c <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e02:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e04:	4013      	ands	r3, r2
 8003e06:	6023      	str	r3, [r4, #0]
 8003e08:	6823      	ldr	r3, [r4, #0]
 8003e0a:	4a8d      	ldr	r2, [pc, #564]	; (8004040 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e0c:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e0e:	4013      	ands	r3, r2
 8003e10:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003e12:	f7fe fffb 	bl	8002e0c <HAL_GetTick>
 8003e16:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e18:	6823      	ldr	r3, [r4, #0]
 8003e1a:	4233      	tst	r3, r6
 8003e1c:	d100      	bne.n	8003e20 <HAL_RCC_OscConfig+0xec>
 8003e1e:	e78f      	b.n	8003d40 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e20:	f7fe fff4 	bl	8002e0c <HAL_GetTick>
 8003e24:	1bc0      	subs	r0, r0, r7
 8003e26:	2864      	cmp	r0, #100	; 0x64
 8003e28:	d9f6      	bls.n	8003e18 <HAL_RCC_OscConfig+0xe4>
 8003e2a:	e7e4      	b.n	8003df6 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e2c:	2b05      	cmp	r3, #5
 8003e2e:	d105      	bne.n	8003e3c <HAL_RCC_OscConfig+0x108>
 8003e30:	2380      	movs	r3, #128	; 0x80
 8003e32:	6822      	ldr	r2, [r4, #0]
 8003e34:	02db      	lsls	r3, r3, #11
 8003e36:	4313      	orrs	r3, r2
 8003e38:	6023      	str	r3, [r4, #0]
 8003e3a:	e7ca      	b.n	8003dd2 <HAL_RCC_OscConfig+0x9e>
 8003e3c:	6823      	ldr	r3, [r4, #0]
 8003e3e:	4a7f      	ldr	r2, [pc, #508]	; (800403c <HAL_RCC_OscConfig+0x308>)
 8003e40:	4013      	ands	r3, r2
 8003e42:	6023      	str	r3, [r4, #0]
 8003e44:	6823      	ldr	r3, [r4, #0]
 8003e46:	4a7e      	ldr	r2, [pc, #504]	; (8004040 <HAL_RCC_OscConfig+0x30c>)
 8003e48:	4013      	ands	r3, r2
 8003e4a:	e7c6      	b.n	8003dda <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003e4c:	220c      	movs	r2, #12
 8003e4e:	4c7a      	ldr	r4, [pc, #488]	; (8004038 <HAL_RCC_OscConfig+0x304>)
 8003e50:	6863      	ldr	r3, [r4, #4]
 8003e52:	4213      	tst	r3, r2
 8003e54:	d006      	beq.n	8003e64 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003e56:	6863      	ldr	r3, [r4, #4]
 8003e58:	4013      	ands	r3, r2
 8003e5a:	2b08      	cmp	r3, #8
 8003e5c:	d110      	bne.n	8003e80 <HAL_RCC_OscConfig+0x14c>
 8003e5e:	6863      	ldr	r3, [r4, #4]
 8003e60:	03db      	lsls	r3, r3, #15
 8003e62:	d40d      	bmi.n	8003e80 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e64:	6823      	ldr	r3, [r4, #0]
 8003e66:	079b      	lsls	r3, r3, #30
 8003e68:	d502      	bpl.n	8003e70 <HAL_RCC_OscConfig+0x13c>
 8003e6a:	68eb      	ldr	r3, [r5, #12]
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d1aa      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e70:	21f8      	movs	r1, #248	; 0xf8
 8003e72:	6822      	ldr	r2, [r4, #0]
 8003e74:	692b      	ldr	r3, [r5, #16]
 8003e76:	438a      	bics	r2, r1
 8003e78:	00db      	lsls	r3, r3, #3
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	6023      	str	r3, [r4, #0]
 8003e7e:	e763      	b.n	8003d48 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e80:	68ea      	ldr	r2, [r5, #12]
 8003e82:	2301      	movs	r3, #1
 8003e84:	2a00      	cmp	r2, #0
 8003e86:	d00f      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 8003e88:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e8a:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003e90:	f7fe ffbc 	bl	8002e0c <HAL_GetTick>
 8003e94:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e96:	6823      	ldr	r3, [r4, #0]
 8003e98:	4233      	tst	r3, r6
 8003e9a:	d1e9      	bne.n	8003e70 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e9c:	f7fe ffb6 	bl	8002e0c <HAL_GetTick>
 8003ea0:	1bc0      	subs	r0, r0, r7
 8003ea2:	2802      	cmp	r0, #2
 8003ea4:	d9f7      	bls.n	8003e96 <HAL_RCC_OscConfig+0x162>
 8003ea6:	e7a6      	b.n	8003df6 <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 8003ea8:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eaa:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8003eac:	439a      	bics	r2, r3
 8003eae:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8003eb0:	f7fe ffac 	bl	8002e0c <HAL_GetTick>
 8003eb4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eb6:	6823      	ldr	r3, [r4, #0]
 8003eb8:	4233      	tst	r3, r6
 8003eba:	d100      	bne.n	8003ebe <HAL_RCC_OscConfig+0x18a>
 8003ebc:	e744      	b.n	8003d48 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ebe:	f7fe ffa5 	bl	8002e0c <HAL_GetTick>
 8003ec2:	1bc0      	subs	r0, r0, r7
 8003ec4:	2802      	cmp	r0, #2
 8003ec6:	d9f6      	bls.n	8003eb6 <HAL_RCC_OscConfig+0x182>
 8003ec8:	e795      	b.n	8003df6 <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003eca:	69ea      	ldr	r2, [r5, #28]
 8003ecc:	2301      	movs	r3, #1
 8003ece:	4c5a      	ldr	r4, [pc, #360]	; (8004038 <HAL_RCC_OscConfig+0x304>)
 8003ed0:	2a00      	cmp	r2, #0
 8003ed2:	d010      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8003ed4:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ed6:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8003edc:	f7fe ff96 	bl	8002e0c <HAL_GetTick>
 8003ee0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ee2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003ee4:	4233      	tst	r3, r6
 8003ee6:	d000      	beq.n	8003eea <HAL_RCC_OscConfig+0x1b6>
 8003ee8:	e732      	b.n	8003d50 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003eea:	f7fe ff8f 	bl	8002e0c <HAL_GetTick>
 8003eee:	1bc0      	subs	r0, r0, r7
 8003ef0:	2802      	cmp	r0, #2
 8003ef2:	d9f6      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x1ae>
 8003ef4:	e77f      	b.n	8003df6 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 8003ef6:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ef8:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8003efa:	439a      	bics	r2, r3
 8003efc:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8003efe:	f7fe ff85 	bl	8002e0c <HAL_GetTick>
 8003f02:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f06:	4233      	tst	r3, r6
 8003f08:	d100      	bne.n	8003f0c <HAL_RCC_OscConfig+0x1d8>
 8003f0a:	e721      	b.n	8003d50 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f0c:	f7fe ff7e 	bl	8002e0c <HAL_GetTick>
 8003f10:	1bc0      	subs	r0, r0, r7
 8003f12:	2802      	cmp	r0, #2
 8003f14:	d9f6      	bls.n	8003f04 <HAL_RCC_OscConfig+0x1d0>
 8003f16:	e76e      	b.n	8003df6 <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f18:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8003f1a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f1c:	4c46      	ldr	r4, [pc, #280]	; (8004038 <HAL_RCC_OscConfig+0x304>)
 8003f1e:	0552      	lsls	r2, r2, #21
 8003f20:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8003f22:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f24:	4213      	tst	r3, r2
 8003f26:	d108      	bne.n	8003f3a <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f28:	69e3      	ldr	r3, [r4, #28]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	61e3      	str	r3, [r4, #28]
 8003f2e:	69e3      	ldr	r3, [r4, #28]
 8003f30:	4013      	ands	r3, r2
 8003f32:	9303      	str	r3, [sp, #12]
 8003f34:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8003f36:	2301      	movs	r3, #1
 8003f38:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f3a:	2780      	movs	r7, #128	; 0x80
 8003f3c:	4e41      	ldr	r6, [pc, #260]	; (8004044 <HAL_RCC_OscConfig+0x310>)
 8003f3e:	007f      	lsls	r7, r7, #1
 8003f40:	6833      	ldr	r3, [r6, #0]
 8003f42:	423b      	tst	r3, r7
 8003f44:	d006      	beq.n	8003f54 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f46:	68ab      	ldr	r3, [r5, #8]
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d113      	bne.n	8003f74 <HAL_RCC_OscConfig+0x240>
 8003f4c:	6a22      	ldr	r2, [r4, #32]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	6223      	str	r3, [r4, #32]
 8003f52:	e030      	b.n	8003fb6 <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f54:	6833      	ldr	r3, [r6, #0]
 8003f56:	433b      	orrs	r3, r7
 8003f58:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003f5a:	f7fe ff57 	bl	8002e0c <HAL_GetTick>
 8003f5e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f60:	6833      	ldr	r3, [r6, #0]
 8003f62:	423b      	tst	r3, r7
 8003f64:	d1ef      	bne.n	8003f46 <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f66:	f7fe ff51 	bl	8002e0c <HAL_GetTick>
 8003f6a:	9b01      	ldr	r3, [sp, #4]
 8003f6c:	1ac0      	subs	r0, r0, r3
 8003f6e:	2864      	cmp	r0, #100	; 0x64
 8003f70:	d9f6      	bls.n	8003f60 <HAL_RCC_OscConfig+0x22c>
 8003f72:	e740      	b.n	8003df6 <HAL_RCC_OscConfig+0xc2>
 8003f74:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d114      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x270>
 8003f7a:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f7c:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f7e:	4393      	bics	r3, r2
 8003f80:	6223      	str	r3, [r4, #32]
 8003f82:	6a23      	ldr	r3, [r4, #32]
 8003f84:	3203      	adds	r2, #3
 8003f86:	4393      	bics	r3, r2
 8003f88:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8003f8a:	f7fe ff3f 	bl	8002e0c <HAL_GetTick>
 8003f8e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f90:	6a23      	ldr	r3, [r4, #32]
 8003f92:	423b      	tst	r3, r7
 8003f94:	d025      	beq.n	8003fe2 <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f96:	f7fe ff39 	bl	8002e0c <HAL_GetTick>
 8003f9a:	4b2b      	ldr	r3, [pc, #172]	; (8004048 <HAL_RCC_OscConfig+0x314>)
 8003f9c:	1b80      	subs	r0, r0, r6
 8003f9e:	4298      	cmp	r0, r3
 8003fa0:	d9f6      	bls.n	8003f90 <HAL_RCC_OscConfig+0x25c>
 8003fa2:	e728      	b.n	8003df6 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fa4:	2b05      	cmp	r3, #5
 8003fa6:	d10b      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x28c>
 8003fa8:	6a21      	ldr	r1, [r4, #32]
 8003faa:	3b01      	subs	r3, #1
 8003fac:	430b      	orrs	r3, r1
 8003fae:	6223      	str	r3, [r4, #32]
 8003fb0:	6a23      	ldr	r3, [r4, #32]
 8003fb2:	431a      	orrs	r2, r3
 8003fb4:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 8003fb6:	f7fe ff29 	bl	8002e0c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fba:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8003fbc:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fbe:	e00d      	b.n	8003fdc <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fc0:	6a23      	ldr	r3, [r4, #32]
 8003fc2:	4393      	bics	r3, r2
 8003fc4:	2204      	movs	r2, #4
 8003fc6:	6223      	str	r3, [r4, #32]
 8003fc8:	6a23      	ldr	r3, [r4, #32]
 8003fca:	4393      	bics	r3, r2
 8003fcc:	e7c0      	b.n	8003f50 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fce:	f7fe ff1d 	bl	8002e0c <HAL_GetTick>
 8003fd2:	4b1d      	ldr	r3, [pc, #116]	; (8004048 <HAL_RCC_OscConfig+0x314>)
 8003fd4:	1b80      	subs	r0, r0, r6
 8003fd6:	4298      	cmp	r0, r3
 8003fd8:	d900      	bls.n	8003fdc <HAL_RCC_OscConfig+0x2a8>
 8003fda:	e70c      	b.n	8003df6 <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fdc:	6a23      	ldr	r3, [r4, #32]
 8003fde:	423b      	tst	r3, r7
 8003fe0:	d0f5      	beq.n	8003fce <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 8003fe2:	9b00      	ldr	r3, [sp, #0]
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d000      	beq.n	8003fea <HAL_RCC_OscConfig+0x2b6>
 8003fe8:	e6b6      	b.n	8003d58 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fea:	69e3      	ldr	r3, [r4, #28]
 8003fec:	4a17      	ldr	r2, [pc, #92]	; (800404c <HAL_RCC_OscConfig+0x318>)
 8003fee:	4013      	ands	r3, r2
 8003ff0:	61e3      	str	r3, [r4, #28]
 8003ff2:	e6b1      	b.n	8003d58 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003ff4:	f7fe ff0a 	bl	8002e0c <HAL_GetTick>
 8003ff8:	1bc0      	subs	r0, r0, r7
 8003ffa:	2802      	cmp	r0, #2
 8003ffc:	d800      	bhi.n	8004000 <HAL_RCC_OscConfig+0x2cc>
 8003ffe:	e6be      	b.n	8003d7e <HAL_RCC_OscConfig+0x4a>
 8004000:	e6f9      	b.n	8003df6 <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004002:	3205      	adds	r2, #5
 8004004:	d103      	bne.n	800400e <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 8004006:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004008:	439a      	bics	r2, r3
 800400a:	6362      	str	r2, [r4, #52]	; 0x34
 800400c:	e6bb      	b.n	8003d86 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 800400e:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004010:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8004012:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8004014:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8004016:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8004018:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800401a:	4393      	bics	r3, r2
 800401c:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 800401e:	f7fe fef5 	bl	8002e0c <HAL_GetTick>
 8004022:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004024:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004026:	4233      	tst	r3, r6
 8004028:	d100      	bne.n	800402c <HAL_RCC_OscConfig+0x2f8>
 800402a:	e6b3      	b.n	8003d94 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800402c:	f7fe feee 	bl	8002e0c <HAL_GetTick>
 8004030:	1bc0      	subs	r0, r0, r7
 8004032:	2802      	cmp	r0, #2
 8004034:	d9f6      	bls.n	8004024 <HAL_RCC_OscConfig+0x2f0>
 8004036:	e6de      	b.n	8003df6 <HAL_RCC_OscConfig+0xc2>
 8004038:	40021000 	.word	0x40021000
 800403c:	fffeffff 	.word	0xfffeffff
 8004040:	fffbffff 	.word	0xfffbffff
 8004044:	40007000 	.word	0x40007000
 8004048:	00001388 	.word	0x00001388
 800404c:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004050:	220c      	movs	r2, #12
 8004052:	4c26      	ldr	r4, [pc, #152]	; (80040ec <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 8004054:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004056:	6863      	ldr	r3, [r4, #4]
 8004058:	4013      	ands	r3, r2
 800405a:	2b08      	cmp	r3, #8
 800405c:	d100      	bne.n	8004060 <HAL_RCC_OscConfig+0x32c>
 800405e:	e6b3      	b.n	8003dc8 <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 8004060:	6823      	ldr	r3, [r4, #0]
 8004062:	4a23      	ldr	r2, [pc, #140]	; (80040f0 <HAL_RCC_OscConfig+0x3bc>)
 8004064:	4013      	ands	r3, r2
 8004066:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004068:	2902      	cmp	r1, #2
 800406a:	d12f      	bne.n	80040cc <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 800406c:	f7fe fece 	bl	8002e0c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004070:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8004072:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004074:	04b6      	lsls	r6, r6, #18
 8004076:	6823      	ldr	r3, [r4, #0]
 8004078:	4233      	tst	r3, r6
 800407a:	d121      	bne.n	80040c0 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800407c:	220f      	movs	r2, #15
 800407e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004080:	4393      	bics	r3, r2
 8004082:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8004084:	4313      	orrs	r3, r2
 8004086:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004088:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800408a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800408c:	6862      	ldr	r2, [r4, #4]
 800408e:	430b      	orrs	r3, r1
 8004090:	4918      	ldr	r1, [pc, #96]	; (80040f4 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004092:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004094:	400a      	ands	r2, r1
 8004096:	4313      	orrs	r3, r2
 8004098:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800409a:	2380      	movs	r3, #128	; 0x80
 800409c:	6822      	ldr	r2, [r4, #0]
 800409e:	045b      	lsls	r3, r3, #17
 80040a0:	4313      	orrs	r3, r2
 80040a2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80040a4:	f7fe feb2 	bl	8002e0c <HAL_GetTick>
 80040a8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80040aa:	04ad      	lsls	r5, r5, #18
 80040ac:	6823      	ldr	r3, [r4, #0]
 80040ae:	422b      	tst	r3, r5
 80040b0:	d000      	beq.n	80040b4 <HAL_RCC_OscConfig+0x380>
 80040b2:	e673      	b.n	8003d9c <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040b4:	f7fe feaa 	bl	8002e0c <HAL_GetTick>
 80040b8:	1b80      	subs	r0, r0, r6
 80040ba:	2802      	cmp	r0, #2
 80040bc:	d9f6      	bls.n	80040ac <HAL_RCC_OscConfig+0x378>
 80040be:	e69a      	b.n	8003df6 <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040c0:	f7fe fea4 	bl	8002e0c <HAL_GetTick>
 80040c4:	1bc0      	subs	r0, r0, r7
 80040c6:	2802      	cmp	r0, #2
 80040c8:	d9d5      	bls.n	8004076 <HAL_RCC_OscConfig+0x342>
 80040ca:	e694      	b.n	8003df6 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 80040cc:	f7fe fe9e 	bl	8002e0c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040d0:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 80040d2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040d4:	04ad      	lsls	r5, r5, #18
 80040d6:	6823      	ldr	r3, [r4, #0]
 80040d8:	422b      	tst	r3, r5
 80040da:	d100      	bne.n	80040de <HAL_RCC_OscConfig+0x3aa>
 80040dc:	e65e      	b.n	8003d9c <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040de:	f7fe fe95 	bl	8002e0c <HAL_GetTick>
 80040e2:	1b80      	subs	r0, r0, r6
 80040e4:	2802      	cmp	r0, #2
 80040e6:	d9f6      	bls.n	80040d6 <HAL_RCC_OscConfig+0x3a2>
 80040e8:	e685      	b.n	8003df6 <HAL_RCC_OscConfig+0xc2>
 80040ea:	46c0      	nop			; (mov r8, r8)
 80040ec:	40021000 	.word	0x40021000
 80040f0:	feffffff 	.word	0xfeffffff
 80040f4:	ffc2ffff 	.word	0xffc2ffff

080040f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040f8:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80040fa:	4c14      	ldr	r4, [pc, #80]	; (800414c <HAL_RCC_GetSysClockFreq+0x54>)
{
 80040fc:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80040fe:	2210      	movs	r2, #16
 8004100:	0021      	movs	r1, r4
 8004102:	4668      	mov	r0, sp
 8004104:	f001 ff00 	bl	8005f08 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8004108:	0021      	movs	r1, r4
 800410a:	ad04      	add	r5, sp, #16
 800410c:	2210      	movs	r2, #16
 800410e:	3110      	adds	r1, #16
 8004110:	0028      	movs	r0, r5
 8004112:	f001 fef9 	bl	8005f08 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004116:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8004118:	4e0d      	ldr	r6, [pc, #52]	; (8004150 <HAL_RCC_GetSysClockFreq+0x58>)
 800411a:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800411c:	401a      	ands	r2, r3
 800411e:	2a08      	cmp	r2, #8
 8004120:	d111      	bne.n	8004146 <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004122:	200f      	movs	r0, #15
 8004124:	466a      	mov	r2, sp
 8004126:	0c99      	lsrs	r1, r3, #18
 8004128:	4001      	ands	r1, r0
 800412a:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800412c:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800412e:	4002      	ands	r2, r0
 8004130:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004132:	03db      	lsls	r3, r3, #15
 8004134:	d505      	bpl.n	8004142 <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8004136:	4807      	ldr	r0, [pc, #28]	; (8004154 <HAL_RCC_GetSysClockFreq+0x5c>)
 8004138:	f7fc f802 	bl	8000140 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 800413c:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800413e:	b008      	add	sp, #32
 8004140:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8004142:	4805      	ldr	r0, [pc, #20]	; (8004158 <HAL_RCC_GetSysClockFreq+0x60>)
 8004144:	e7fa      	b.n	800413c <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8004146:	4803      	ldr	r0, [pc, #12]	; (8004154 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8004148:	e7f9      	b.n	800413e <HAL_RCC_GetSysClockFreq+0x46>
 800414a:	46c0      	nop			; (mov r8, r8)
 800414c:	08007f50 	.word	0x08007f50
 8004150:	40021000 	.word	0x40021000
 8004154:	007a1200 	.word	0x007a1200
 8004158:	003d0900 	.word	0x003d0900

0800415c <HAL_RCC_ClockConfig>:
{
 800415c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800415e:	2201      	movs	r2, #1
 8004160:	4c43      	ldr	r4, [pc, #268]	; (8004270 <HAL_RCC_ClockConfig+0x114>)
{
 8004162:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8004164:	6823      	ldr	r3, [r4, #0]
{
 8004166:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8004168:	4013      	ands	r3, r2
 800416a:	428b      	cmp	r3, r1
 800416c:	d31c      	bcc.n	80041a8 <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800416e:	6832      	ldr	r2, [r6, #0]
 8004170:	0793      	lsls	r3, r2, #30
 8004172:	d423      	bmi.n	80041bc <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004174:	07d3      	lsls	r3, r2, #31
 8004176:	d429      	bmi.n	80041cc <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8004178:	2301      	movs	r3, #1
 800417a:	6822      	ldr	r2, [r4, #0]
 800417c:	401a      	ands	r2, r3
 800417e:	4297      	cmp	r7, r2
 8004180:	d367      	bcc.n	8004252 <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004182:	6833      	ldr	r3, [r6, #0]
 8004184:	4c3b      	ldr	r4, [pc, #236]	; (8004274 <HAL_RCC_ClockConfig+0x118>)
 8004186:	075b      	lsls	r3, r3, #29
 8004188:	d46a      	bmi.n	8004260 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800418a:	f7ff ffb5 	bl	80040f8 <HAL_RCC_GetSysClockFreq>
 800418e:	6863      	ldr	r3, [r4, #4]
 8004190:	4a39      	ldr	r2, [pc, #228]	; (8004278 <HAL_RCC_ClockConfig+0x11c>)
 8004192:	061b      	lsls	r3, r3, #24
 8004194:	0f1b      	lsrs	r3, r3, #28
 8004196:	5cd3      	ldrb	r3, [r2, r3]
 8004198:	40d8      	lsrs	r0, r3
 800419a:	4b38      	ldr	r3, [pc, #224]	; (800427c <HAL_RCC_ClockConfig+0x120>)
 800419c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800419e:	2000      	movs	r0, #0
 80041a0:	f7fe fe0a 	bl	8002db8 <HAL_InitTick>
  return HAL_OK;
 80041a4:	2000      	movs	r0, #0
 80041a6:	e008      	b.n	80041ba <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041a8:	6823      	ldr	r3, [r4, #0]
 80041aa:	4393      	bics	r3, r2
 80041ac:	430b      	orrs	r3, r1
 80041ae:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80041b0:	6823      	ldr	r3, [r4, #0]
 80041b2:	4013      	ands	r3, r2
 80041b4:	4299      	cmp	r1, r3
 80041b6:	d0da      	beq.n	800416e <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 80041b8:	2001      	movs	r0, #1
}
 80041ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041bc:	20f0      	movs	r0, #240	; 0xf0
 80041be:	492d      	ldr	r1, [pc, #180]	; (8004274 <HAL_RCC_ClockConfig+0x118>)
 80041c0:	684b      	ldr	r3, [r1, #4]
 80041c2:	4383      	bics	r3, r0
 80041c4:	68b0      	ldr	r0, [r6, #8]
 80041c6:	4303      	orrs	r3, r0
 80041c8:	604b      	str	r3, [r1, #4]
 80041ca:	e7d3      	b.n	8004174 <HAL_RCC_ClockConfig+0x18>
 80041cc:	4d29      	ldr	r5, [pc, #164]	; (8004274 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041ce:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041d0:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041d2:	2a01      	cmp	r2, #1
 80041d4:	d11a      	bne.n	800420c <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041d6:	039b      	lsls	r3, r3, #14
 80041d8:	d5ee      	bpl.n	80041b8 <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041da:	2103      	movs	r1, #3
 80041dc:	686b      	ldr	r3, [r5, #4]
 80041de:	438b      	bics	r3, r1
 80041e0:	4313      	orrs	r3, r2
 80041e2:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80041e4:	f7fe fe12 	bl	8002e0c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041e8:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80041ea:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d115      	bne.n	800421c <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80041f0:	220c      	movs	r2, #12
 80041f2:	686b      	ldr	r3, [r5, #4]
 80041f4:	4013      	ands	r3, r2
 80041f6:	2b04      	cmp	r3, #4
 80041f8:	d0be      	beq.n	8004178 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041fa:	f7fe fe07 	bl	8002e0c <HAL_GetTick>
 80041fe:	9b01      	ldr	r3, [sp, #4]
 8004200:	1ac0      	subs	r0, r0, r3
 8004202:	4b1f      	ldr	r3, [pc, #124]	; (8004280 <HAL_RCC_ClockConfig+0x124>)
 8004204:	4298      	cmp	r0, r3
 8004206:	d9f3      	bls.n	80041f0 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8004208:	2003      	movs	r0, #3
 800420a:	e7d6      	b.n	80041ba <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800420c:	2a02      	cmp	r2, #2
 800420e:	d102      	bne.n	8004216 <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004210:	019b      	lsls	r3, r3, #6
 8004212:	d4e2      	bmi.n	80041da <HAL_RCC_ClockConfig+0x7e>
 8004214:	e7d0      	b.n	80041b8 <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004216:	079b      	lsls	r3, r3, #30
 8004218:	d4df      	bmi.n	80041da <HAL_RCC_ClockConfig+0x7e>
 800421a:	e7cd      	b.n	80041b8 <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800421c:	2b02      	cmp	r3, #2
 800421e:	d012      	beq.n	8004246 <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004220:	220c      	movs	r2, #12
 8004222:	686b      	ldr	r3, [r5, #4]
 8004224:	4213      	tst	r3, r2
 8004226:	d0a7      	beq.n	8004178 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004228:	f7fe fdf0 	bl	8002e0c <HAL_GetTick>
 800422c:	9b01      	ldr	r3, [sp, #4]
 800422e:	1ac0      	subs	r0, r0, r3
 8004230:	4b13      	ldr	r3, [pc, #76]	; (8004280 <HAL_RCC_ClockConfig+0x124>)
 8004232:	4298      	cmp	r0, r3
 8004234:	d9f4      	bls.n	8004220 <HAL_RCC_ClockConfig+0xc4>
 8004236:	e7e7      	b.n	8004208 <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004238:	f7fe fde8 	bl	8002e0c <HAL_GetTick>
 800423c:	9b01      	ldr	r3, [sp, #4]
 800423e:	1ac0      	subs	r0, r0, r3
 8004240:	4b0f      	ldr	r3, [pc, #60]	; (8004280 <HAL_RCC_ClockConfig+0x124>)
 8004242:	4298      	cmp	r0, r3
 8004244:	d8e0      	bhi.n	8004208 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004246:	220c      	movs	r2, #12
 8004248:	686b      	ldr	r3, [r5, #4]
 800424a:	4013      	ands	r3, r2
 800424c:	2b08      	cmp	r3, #8
 800424e:	d1f3      	bne.n	8004238 <HAL_RCC_ClockConfig+0xdc>
 8004250:	e792      	b.n	8004178 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004252:	6822      	ldr	r2, [r4, #0]
 8004254:	439a      	bics	r2, r3
 8004256:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004258:	6822      	ldr	r2, [r4, #0]
 800425a:	421a      	tst	r2, r3
 800425c:	d1ac      	bne.n	80041b8 <HAL_RCC_ClockConfig+0x5c>
 800425e:	e790      	b.n	8004182 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004260:	6863      	ldr	r3, [r4, #4]
 8004262:	4a08      	ldr	r2, [pc, #32]	; (8004284 <HAL_RCC_ClockConfig+0x128>)
 8004264:	4013      	ands	r3, r2
 8004266:	68f2      	ldr	r2, [r6, #12]
 8004268:	4313      	orrs	r3, r2
 800426a:	6063      	str	r3, [r4, #4]
 800426c:	e78d      	b.n	800418a <HAL_RCC_ClockConfig+0x2e>
 800426e:	46c0      	nop			; (mov r8, r8)
 8004270:	40022000 	.word	0x40022000
 8004274:	40021000 	.word	0x40021000
 8004278:	080080c1 	.word	0x080080c1
 800427c:	200000b0 	.word	0x200000b0
 8004280:	00001388 	.word	0x00001388
 8004284:	fffff8ff 	.word	0xfffff8ff

08004288 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8004288:	4b01      	ldr	r3, [pc, #4]	; (8004290 <HAL_RCC_GetHCLKFreq+0x8>)
 800428a:	6818      	ldr	r0, [r3, #0]
}
 800428c:	4770      	bx	lr
 800428e:	46c0      	nop			; (mov r8, r8)
 8004290:	200000b0 	.word	0x200000b0

08004294 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004294:	4b04      	ldr	r3, [pc, #16]	; (80042a8 <HAL_RCC_GetPCLK1Freq+0x14>)
 8004296:	4a05      	ldr	r2, [pc, #20]	; (80042ac <HAL_RCC_GetPCLK1Freq+0x18>)
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	055b      	lsls	r3, r3, #21
 800429c:	0f5b      	lsrs	r3, r3, #29
 800429e:	5cd3      	ldrb	r3, [r2, r3]
 80042a0:	4a03      	ldr	r2, [pc, #12]	; (80042b0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80042a2:	6810      	ldr	r0, [r2, #0]
 80042a4:	40d8      	lsrs	r0, r3
}    
 80042a6:	4770      	bx	lr
 80042a8:	40021000 	.word	0x40021000
 80042ac:	080080d1 	.word	0x080080d1
 80042b0:	200000b0 	.word	0x200000b0

080042b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042b4:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042b6:	6803      	ldr	r3, [r0, #0]
{
 80042b8:	b085      	sub	sp, #20
 80042ba:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042bc:	03db      	lsls	r3, r3, #15
 80042be:	d528      	bpl.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042c0:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80042c2:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042c4:	4c3b      	ldr	r4, [pc, #236]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80042c6:	0552      	lsls	r2, r2, #21
 80042c8:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 80042ca:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042cc:	4213      	tst	r3, r2
 80042ce:	d108      	bne.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80042d0:	69e3      	ldr	r3, [r4, #28]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	61e3      	str	r3, [r4, #28]
 80042d6:	69e3      	ldr	r3, [r4, #28]
 80042d8:	4013      	ands	r3, r2
 80042da:	9303      	str	r3, [sp, #12]
 80042dc:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80042de:	2301      	movs	r3, #1
 80042e0:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042e2:	2780      	movs	r7, #128	; 0x80
 80042e4:	4e34      	ldr	r6, [pc, #208]	; (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80042e6:	007f      	lsls	r7, r7, #1
 80042e8:	6833      	ldr	r3, [r6, #0]
 80042ea:	423b      	tst	r3, r7
 80042ec:	d02f      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80042ee:	22c0      	movs	r2, #192	; 0xc0
 80042f0:	6a23      	ldr	r3, [r4, #32]
 80042f2:	0092      	lsls	r2, r2, #2
 80042f4:	4013      	ands	r3, r2
 80042f6:	4e31      	ldr	r6, [pc, #196]	; (80043bc <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80042f8:	d13b      	bne.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042fa:	6a23      	ldr	r3, [r4, #32]
 80042fc:	401e      	ands	r6, r3
 80042fe:	686b      	ldr	r3, [r5, #4]
 8004300:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004302:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004304:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8004306:	2b01      	cmp	r3, #1
 8004308:	d103      	bne.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800430a:	69e3      	ldr	r3, [r4, #28]
 800430c:	4a2c      	ldr	r2, [pc, #176]	; (80043c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800430e:	4013      	ands	r3, r2
 8004310:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004312:	682a      	ldr	r2, [r5, #0]
 8004314:	07d3      	lsls	r3, r2, #31
 8004316:	d506      	bpl.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004318:	2003      	movs	r0, #3
 800431a:	4926      	ldr	r1, [pc, #152]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800431c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800431e:	4383      	bics	r3, r0
 8004320:	68a8      	ldr	r0, [r5, #8]
 8004322:	4303      	orrs	r3, r0
 8004324:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004326:	0693      	lsls	r3, r2, #26
 8004328:	d506      	bpl.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800432a:	2010      	movs	r0, #16
 800432c:	4921      	ldr	r1, [pc, #132]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 800432e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8004330:	4383      	bics	r3, r0
 8004332:	68e8      	ldr	r0, [r5, #12]
 8004334:	4303      	orrs	r3, r0
 8004336:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004338:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800433a:	0553      	lsls	r3, r2, #21
 800433c:	d517      	bpl.n	800436e <HAL_RCCEx_PeriphCLKConfig+0xba>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800433e:	2140      	movs	r1, #64	; 0x40
 8004340:	4a1c      	ldr	r2, [pc, #112]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8004342:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004344:	438b      	bics	r3, r1
 8004346:	6929      	ldr	r1, [r5, #16]
 8004348:	430b      	orrs	r3, r1
 800434a:	6313      	str	r3, [r2, #48]	; 0x30
 800434c:	e00f      	b.n	800436e <HAL_RCCEx_PeriphCLKConfig+0xba>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800434e:	6833      	ldr	r3, [r6, #0]
 8004350:	433b      	orrs	r3, r7
 8004352:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8004354:	f7fe fd5a 	bl	8002e0c <HAL_GetTick>
 8004358:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800435a:	6833      	ldr	r3, [r6, #0]
 800435c:	423b      	tst	r3, r7
 800435e:	d1c6      	bne.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004360:	f7fe fd54 	bl	8002e0c <HAL_GetTick>
 8004364:	9b01      	ldr	r3, [sp, #4]
 8004366:	1ac0      	subs	r0, r0, r3
 8004368:	2864      	cmp	r0, #100	; 0x64
 800436a:	d9f6      	bls.n	800435a <HAL_RCCEx_PeriphCLKConfig+0xa6>
          return HAL_TIMEOUT;
 800436c:	2003      	movs	r0, #3
}
 800436e:	b005      	add	sp, #20
 8004370:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004372:	6869      	ldr	r1, [r5, #4]
 8004374:	400a      	ands	r2, r1
 8004376:	4293      	cmp	r3, r2
 8004378:	d0bf      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 800437a:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800437c:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800437e:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004380:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8004382:	025b      	lsls	r3, r3, #9
 8004384:	4303      	orrs	r3, r0
 8004386:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004388:	6a23      	ldr	r3, [r4, #32]
 800438a:	480e      	ldr	r0, [pc, #56]	; (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x110>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800438c:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 800438e:	4003      	ands	r3, r0
 8004390:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8004392:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004394:	07d3      	lsls	r3, r2, #31
 8004396:	d5b0      	bpl.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8004398:	f7fe fd38 	bl	8002e0c <HAL_GetTick>
 800439c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800439e:	2202      	movs	r2, #2
 80043a0:	6a23      	ldr	r3, [r4, #32]
 80043a2:	4213      	tst	r3, r2
 80043a4:	d1a9      	bne.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043a6:	f7fe fd31 	bl	8002e0c <HAL_GetTick>
 80043aa:	4b07      	ldr	r3, [pc, #28]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 80043ac:	1bc0      	subs	r0, r0, r7
 80043ae:	4298      	cmp	r0, r3
 80043b0:	d9f5      	bls.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xea>
 80043b2:	e7db      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0xb8>
 80043b4:	40021000 	.word	0x40021000
 80043b8:	40007000 	.word	0x40007000
 80043bc:	fffffcff 	.word	0xfffffcff
 80043c0:	efffffff 	.word	0xefffffff
 80043c4:	fffeffff 	.word	0xfffeffff
 80043c8:	00001388 	.word	0x00001388

080043cc <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043cc:	2201      	movs	r2, #1
 80043ce:	6803      	ldr	r3, [r0, #0]
 80043d0:	68d9      	ldr	r1, [r3, #12]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 80043d2:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043d4:	4311      	orrs	r1, r2
 80043d6:	60d9      	str	r1, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80043d8:	6819      	ldr	r1, [r3, #0]
 80043da:	430a      	orrs	r2, r1
 80043dc:	601a      	str	r2, [r3, #0]
}
 80043de:	4770      	bx	lr

080043e0 <HAL_TIM_OC_DelayElapsedCallback>:
 80043e0:	4770      	bx	lr

080043e2 <HAL_TIM_IC_CaptureCallback>:
 80043e2:	4770      	bx	lr

080043e4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80043e4:	4770      	bx	lr

080043e6 <HAL_TIM_TriggerCallback>:
 80043e6:	4770      	bx	lr

080043e8 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80043e8:	2202      	movs	r2, #2
 80043ea:	6803      	ldr	r3, [r0, #0]
{
 80043ec:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80043ee:	6919      	ldr	r1, [r3, #16]
{
 80043f0:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80043f2:	4211      	tst	r1, r2
 80043f4:	d00e      	beq.n	8004414 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80043f6:	68d9      	ldr	r1, [r3, #12]
 80043f8:	4211      	tst	r1, r2
 80043fa:	d00b      	beq.n	8004414 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80043fc:	3a05      	subs	r2, #5
 80043fe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004400:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004402:	3204      	adds	r2, #4
 8004404:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004406:	079b      	lsls	r3, r3, #30
 8004408:	d100      	bne.n	800440c <HAL_TIM_IRQHandler+0x24>
 800440a:	e079      	b.n	8004500 <HAL_TIM_IRQHandler+0x118>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800440c:	f7ff ffe9 	bl	80043e2 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004410:	2300      	movs	r3, #0
 8004412:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004414:	2204      	movs	r2, #4
 8004416:	6823      	ldr	r3, [r4, #0]
 8004418:	6919      	ldr	r1, [r3, #16]
 800441a:	4211      	tst	r1, r2
 800441c:	d010      	beq.n	8004440 <HAL_TIM_IRQHandler+0x58>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800441e:	68d9      	ldr	r1, [r3, #12]
 8004420:	4211      	tst	r1, r2
 8004422:	d00d      	beq.n	8004440 <HAL_TIM_IRQHandler+0x58>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004424:	3a09      	subs	r2, #9
 8004426:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004428:	3207      	adds	r2, #7
 800442a:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800442c:	699a      	ldr	r2, [r3, #24]
 800442e:	23c0      	movs	r3, #192	; 0xc0
 8004430:	009b      	lsls	r3, r3, #2
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004432:	0020      	movs	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004434:	421a      	tst	r2, r3
 8004436:	d069      	beq.n	800450c <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 8004438:	f7ff ffd3 	bl	80043e2 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800443c:	2300      	movs	r3, #0
 800443e:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004440:	2208      	movs	r2, #8
 8004442:	6823      	ldr	r3, [r4, #0]
 8004444:	6919      	ldr	r1, [r3, #16]
 8004446:	4211      	tst	r1, r2
 8004448:	d00e      	beq.n	8004468 <HAL_TIM_IRQHandler+0x80>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800444a:	68d9      	ldr	r1, [r3, #12]
 800444c:	4211      	tst	r1, r2
 800444e:	d00b      	beq.n	8004468 <HAL_TIM_IRQHandler+0x80>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004450:	3a11      	subs	r2, #17
 8004452:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004454:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004456:	320d      	adds	r2, #13
 8004458:	7722      	strb	r2, [r4, #28]
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800445a:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800445c:	079b      	lsls	r3, r3, #30
 800445e:	d05b      	beq.n	8004518 <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8004460:	f7ff ffbf 	bl	80043e2 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004464:	2300      	movs	r3, #0
 8004466:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004468:	2210      	movs	r2, #16
 800446a:	6823      	ldr	r3, [r4, #0]
 800446c:	6919      	ldr	r1, [r3, #16]
 800446e:	4211      	tst	r1, r2
 8004470:	d010      	beq.n	8004494 <HAL_TIM_IRQHandler+0xac>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8004472:	68d9      	ldr	r1, [r3, #12]
 8004474:	4211      	tst	r1, r2
 8004476:	d00d      	beq.n	8004494 <HAL_TIM_IRQHandler+0xac>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004478:	3a21      	subs	r2, #33	; 0x21
 800447a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800447c:	3219      	adds	r2, #25
 800447e:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004480:	69da      	ldr	r2, [r3, #28]
 8004482:	23c0      	movs	r3, #192	; 0xc0
 8004484:	009b      	lsls	r3, r3, #2
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004486:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004488:	421a      	tst	r2, r3
 800448a:	d04b      	beq.n	8004524 <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 800448c:	f7ff ffa9 	bl	80043e2 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004490:	2300      	movs	r3, #0
 8004492:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004494:	2201      	movs	r2, #1
 8004496:	6823      	ldr	r3, [r4, #0]
 8004498:	6919      	ldr	r1, [r3, #16]
 800449a:	4211      	tst	r1, r2
 800449c:	d007      	beq.n	80044ae <HAL_TIM_IRQHandler+0xc6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800449e:	68d9      	ldr	r1, [r3, #12]
 80044a0:	4211      	tst	r1, r2
 80044a2:	d004      	beq.n	80044ae <HAL_TIM_IRQHandler+0xc6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80044a4:	3a03      	subs	r2, #3
 80044a6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80044a8:	0020      	movs	r0, r4
 80044aa:	f001 fa3b 	bl	8005924 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80044ae:	2280      	movs	r2, #128	; 0x80
 80044b0:	6823      	ldr	r3, [r4, #0]
 80044b2:	6919      	ldr	r1, [r3, #16]
 80044b4:	4211      	tst	r1, r2
 80044b6:	d008      	beq.n	80044ca <HAL_TIM_IRQHandler+0xe2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80044b8:	68d9      	ldr	r1, [r3, #12]
 80044ba:	4211      	tst	r1, r2
 80044bc:	d005      	beq.n	80044ca <HAL_TIM_IRQHandler+0xe2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80044be:	3a02      	subs	r2, #2
 80044c0:	3aff      	subs	r2, #255	; 0xff
 80044c2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80044c4:	0020      	movs	r0, r4
 80044c6:	f000 f981 	bl	80047cc <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80044ca:	2240      	movs	r2, #64	; 0x40
 80044cc:	6823      	ldr	r3, [r4, #0]
 80044ce:	6919      	ldr	r1, [r3, #16]
 80044d0:	4211      	tst	r1, r2
 80044d2:	d007      	beq.n	80044e4 <HAL_TIM_IRQHandler+0xfc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80044d4:	68d9      	ldr	r1, [r3, #12]
 80044d6:	4211      	tst	r1, r2
 80044d8:	d004      	beq.n	80044e4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80044da:	3a81      	subs	r2, #129	; 0x81
 80044dc:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80044de:	0020      	movs	r0, r4
 80044e0:	f7ff ff81 	bl	80043e6 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80044e4:	2220      	movs	r2, #32
 80044e6:	6823      	ldr	r3, [r4, #0]
 80044e8:	6919      	ldr	r1, [r3, #16]
 80044ea:	4211      	tst	r1, r2
 80044ec:	d007      	beq.n	80044fe <HAL_TIM_IRQHandler+0x116>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80044ee:	68d9      	ldr	r1, [r3, #12]
 80044f0:	4211      	tst	r1, r2
 80044f2:	d004      	beq.n	80044fe <HAL_TIM_IRQHandler+0x116>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80044f4:	3a41      	subs	r2, #65	; 0x41
 80044f6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80044f8:	0020      	movs	r0, r4
 80044fa:	f000 f966 	bl	80047ca <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80044fe:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004500:	f7ff ff6e 	bl	80043e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004504:	0020      	movs	r0, r4
 8004506:	f7ff ff6d 	bl	80043e4 <HAL_TIM_PWM_PulseFinishedCallback>
 800450a:	e781      	b.n	8004410 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800450c:	f7ff ff68 	bl	80043e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004510:	0020      	movs	r0, r4
 8004512:	f7ff ff67 	bl	80043e4 <HAL_TIM_PWM_PulseFinishedCallback>
 8004516:	e791      	b.n	800443c <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004518:	f7ff ff62 	bl	80043e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800451c:	0020      	movs	r0, r4
 800451e:	f7ff ff61 	bl	80043e4 <HAL_TIM_PWM_PulseFinishedCallback>
 8004522:	e79f      	b.n	8004464 <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004524:	f7ff ff5c 	bl	80043e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004528:	0020      	movs	r0, r4
 800452a:	f7ff ff5b 	bl	80043e4 <HAL_TIM_PWM_PulseFinishedCallback>
 800452e:	e7af      	b.n	8004490 <HAL_TIM_IRQHandler+0xa8>

08004530 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004530:	4a20      	ldr	r2, [pc, #128]	; (80045b4 <TIM_Base_SetConfig+0x84>)
{
 8004532:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8004534:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004536:	4290      	cmp	r0, r2
 8004538:	d006      	beq.n	8004548 <TIM_Base_SetConfig+0x18>
 800453a:	2480      	movs	r4, #128	; 0x80
 800453c:	05e4      	lsls	r4, r4, #23
 800453e:	42a0      	cmp	r0, r4
 8004540:	d002      	beq.n	8004548 <TIM_Base_SetConfig+0x18>
 8004542:	4c1d      	ldr	r4, [pc, #116]	; (80045b8 <TIM_Base_SetConfig+0x88>)
 8004544:	42a0      	cmp	r0, r4
 8004546:	d10c      	bne.n	8004562 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004548:	2470      	movs	r4, #112	; 0x70
 800454a:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 800454c:	684c      	ldr	r4, [r1, #4]
 800454e:	4323      	orrs	r3, r4
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004550:	4290      	cmp	r0, r2
 8004552:	d012      	beq.n	800457a <TIM_Base_SetConfig+0x4a>
 8004554:	2480      	movs	r4, #128	; 0x80
 8004556:	05e4      	lsls	r4, r4, #23
 8004558:	42a0      	cmp	r0, r4
 800455a:	d00e      	beq.n	800457a <TIM_Base_SetConfig+0x4a>
 800455c:	4c16      	ldr	r4, [pc, #88]	; (80045b8 <TIM_Base_SetConfig+0x88>)
 800455e:	42a0      	cmp	r0, r4
 8004560:	d00b      	beq.n	800457a <TIM_Base_SetConfig+0x4a>
 8004562:	4c16      	ldr	r4, [pc, #88]	; (80045bc <TIM_Base_SetConfig+0x8c>)
 8004564:	42a0      	cmp	r0, r4
 8004566:	d008      	beq.n	800457a <TIM_Base_SetConfig+0x4a>
 8004568:	4c15      	ldr	r4, [pc, #84]	; (80045c0 <TIM_Base_SetConfig+0x90>)
 800456a:	42a0      	cmp	r0, r4
 800456c:	d005      	beq.n	800457a <TIM_Base_SetConfig+0x4a>
 800456e:	4c15      	ldr	r4, [pc, #84]	; (80045c4 <TIM_Base_SetConfig+0x94>)
 8004570:	42a0      	cmp	r0, r4
 8004572:	d002      	beq.n	800457a <TIM_Base_SetConfig+0x4a>
 8004574:	4c14      	ldr	r4, [pc, #80]	; (80045c8 <TIM_Base_SetConfig+0x98>)
 8004576:	42a0      	cmp	r0, r4
 8004578:	d103      	bne.n	8004582 <TIM_Base_SetConfig+0x52>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800457a:	4c14      	ldr	r4, [pc, #80]	; (80045cc <TIM_Base_SetConfig+0x9c>)
 800457c:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800457e:	68cc      	ldr	r4, [r1, #12]
 8004580:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004582:	2480      	movs	r4, #128	; 0x80
 8004584:	43a3      	bics	r3, r4
 8004586:	694c      	ldr	r4, [r1, #20]
 8004588:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 800458a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800458c:	688b      	ldr	r3, [r1, #8]
 800458e:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004590:	680b      	ldr	r3, [r1, #0]
 8004592:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004594:	4290      	cmp	r0, r2
 8004596:	d008      	beq.n	80045aa <TIM_Base_SetConfig+0x7a>
 8004598:	4b09      	ldr	r3, [pc, #36]	; (80045c0 <TIM_Base_SetConfig+0x90>)
 800459a:	4298      	cmp	r0, r3
 800459c:	d005      	beq.n	80045aa <TIM_Base_SetConfig+0x7a>
 800459e:	4b09      	ldr	r3, [pc, #36]	; (80045c4 <TIM_Base_SetConfig+0x94>)
 80045a0:	4298      	cmp	r0, r3
 80045a2:	d002      	beq.n	80045aa <TIM_Base_SetConfig+0x7a>
 80045a4:	4b08      	ldr	r3, [pc, #32]	; (80045c8 <TIM_Base_SetConfig+0x98>)
 80045a6:	4298      	cmp	r0, r3
 80045a8:	d101      	bne.n	80045ae <TIM_Base_SetConfig+0x7e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045aa:	690b      	ldr	r3, [r1, #16]
 80045ac:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80045ae:	2301      	movs	r3, #1
 80045b0:	6143      	str	r3, [r0, #20]
}
 80045b2:	bd10      	pop	{r4, pc}
 80045b4:	40012c00 	.word	0x40012c00
 80045b8:	40000400 	.word	0x40000400
 80045bc:	40002000 	.word	0x40002000
 80045c0:	40014000 	.word	0x40014000
 80045c4:	40014400 	.word	0x40014400
 80045c8:	40014800 	.word	0x40014800
 80045cc:	fffffcff 	.word	0xfffffcff

080045d0 <HAL_TIM_Base_Init>:
{
 80045d0:	b570      	push	{r4, r5, r6, lr}
 80045d2:	0004      	movs	r4, r0
    return HAL_ERROR;
 80045d4:	2001      	movs	r0, #1
  if(htim == NULL)
 80045d6:	2c00      	cmp	r4, #0
 80045d8:	d014      	beq.n	8004604 <HAL_TIM_Base_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 80045da:	0025      	movs	r5, r4
 80045dc:	353d      	adds	r5, #61	; 0x3d
 80045de:	782b      	ldrb	r3, [r5, #0]
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d105      	bne.n	80045f2 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80045e6:	0022      	movs	r2, r4
 80045e8:	323c      	adds	r2, #60	; 0x3c
 80045ea:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 80045ec:	0020      	movs	r0, r4
 80045ee:	f001 fbd5 	bl	8005d9c <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80045f2:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045f4:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80045f6:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045f8:	1d21      	adds	r1, r4, #4
 80045fa:	f7ff ff99 	bl	8004530 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80045fe:	2301      	movs	r3, #1
  return HAL_OK;
 8004600:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8004602:	702b      	strb	r3, [r5, #0]
}
 8004604:	bd70      	pop	{r4, r5, r6, pc}
	...

08004608 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004608:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 800460a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800460c:	4d03      	ldr	r5, [pc, #12]	; (800461c <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800460e:	430a      	orrs	r2, r1
 8004610:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004612:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004614:	4313      	orrs	r3, r2
 8004616:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004618:	6083      	str	r3, [r0, #8]
}
 800461a:	bd30      	pop	{r4, r5, pc}
 800461c:	ffff00ff 	.word	0xffff00ff

08004620 <HAL_TIM_ConfigClockSource>:
{
 8004620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8004622:	0005      	movs	r5, r0
 8004624:	2302      	movs	r3, #2
 8004626:	353c      	adds	r5, #60	; 0x3c
 8004628:	782a      	ldrb	r2, [r5, #0]
{
 800462a:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 800462c:	0018      	movs	r0, r3
 800462e:	2a01      	cmp	r2, #1
 8004630:	d019      	beq.n	8004666 <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 8004632:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 8004634:	2701      	movs	r7, #1
  tmpsmcr = htim->Instance->SMCR;
 8004636:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004638:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 800463a:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800463c:	7033      	strb	r3, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 800463e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004640:	4a4f      	ldr	r2, [pc, #316]	; (8004780 <HAL_TIM_ConfigClockSource+0x160>)
 8004642:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8004644:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8004646:	680b      	ldr	r3, [r1, #0]
 8004648:	2b40      	cmp	r3, #64	; 0x40
 800464a:	d100      	bne.n	800464e <HAL_TIM_ConfigClockSource+0x2e>
 800464c:	e06f      	b.n	800472e <HAL_TIM_ConfigClockSource+0x10e>
 800464e:	d816      	bhi.n	800467e <HAL_TIM_ConfigClockSource+0x5e>
 8004650:	2b10      	cmp	r3, #16
 8004652:	d100      	bne.n	8004656 <HAL_TIM_ConfigClockSource+0x36>
 8004654:	e087      	b.n	8004766 <HAL_TIM_ConfigClockSource+0x146>
 8004656:	d807      	bhi.n	8004668 <HAL_TIM_ConfigClockSource+0x48>
 8004658:	2b00      	cmp	r3, #0
 800465a:	d100      	bne.n	800465e <HAL_TIM_ConfigClockSource+0x3e>
 800465c:	e07d      	b.n	800475a <HAL_TIM_ConfigClockSource+0x13a>
  htim->State = HAL_TIM_STATE_READY;
 800465e:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8004660:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004662:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8004664:	7028      	strb	r0, [r5, #0]
}
 8004666:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8004668:	2b20      	cmp	r3, #32
 800466a:	d100      	bne.n	800466e <HAL_TIM_ConfigClockSource+0x4e>
 800466c:	e081      	b.n	8004772 <HAL_TIM_ConfigClockSource+0x152>
 800466e:	2b30      	cmp	r3, #48	; 0x30
 8004670:	d1f5      	bne.n	800465e <HAL_TIM_ConfigClockSource+0x3e>
   tmpsmcr &= ~TIM_SMCR_TS;
 8004672:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8004674:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004676:	4393      	bics	r3, r2
 8004678:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800467a:	2337      	movs	r3, #55	; 0x37
 800467c:	e055      	b.n	800472a <HAL_TIM_ConfigClockSource+0x10a>
  switch (sClockSourceConfig->ClockSource)
 800467e:	2b70      	cmp	r3, #112	; 0x70
 8004680:	d033      	beq.n	80046ea <HAL_TIM_ConfigClockSource+0xca>
 8004682:	d81b      	bhi.n	80046bc <HAL_TIM_ConfigClockSource+0x9c>
 8004684:	2b50      	cmp	r3, #80	; 0x50
 8004686:	d03b      	beq.n	8004700 <HAL_TIM_ConfigClockSource+0xe0>
 8004688:	2b60      	cmp	r3, #96	; 0x60
 800468a:	d1e8      	bne.n	800465e <HAL_TIM_ConfigClockSource+0x3e>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800468c:	2410      	movs	r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 800468e:	684b      	ldr	r3, [r1, #4]
 8004690:	68ca      	ldr	r2, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004692:	6a01      	ldr	r1, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004694:	4f3b      	ldr	r7, [pc, #236]	; (8004784 <HAL_TIM_ConfigClockSource+0x164>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004696:	43a1      	bics	r1, r4
 8004698:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800469a:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800469c:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800469e:	403c      	ands	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046a0:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046a2:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 80046a4:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 80046a6:	6182      	str	r2, [r0, #24]
   tmpsmcr &= ~TIM_SMCR_TS;
 80046a8:	2270      	movs	r2, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046aa:	43a1      	bics	r1, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 80046ac:	011b      	lsls	r3, r3, #4
 80046ae:	430b      	orrs	r3, r1
  TIMx->CCER = tmpccer;
 80046b0:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 80046b2:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80046b4:	4393      	bics	r3, r2
 80046b6:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80046b8:	2367      	movs	r3, #103	; 0x67
 80046ba:	e036      	b.n	800472a <HAL_TIM_ConfigClockSource+0x10a>
  switch (sClockSourceConfig->ClockSource)
 80046bc:	2280      	movs	r2, #128	; 0x80
 80046be:	0152      	lsls	r2, r2, #5
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d00d      	beq.n	80046e0 <HAL_TIM_ConfigClockSource+0xc0>
 80046c4:	2280      	movs	r2, #128	; 0x80
 80046c6:	0192      	lsls	r2, r2, #6
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d1c8      	bne.n	800465e <HAL_TIM_ConfigClockSource+0x3e>
      TIM_ETR_SetConfig(htim->Instance,
 80046cc:	68cb      	ldr	r3, [r1, #12]
 80046ce:	684a      	ldr	r2, [r1, #4]
 80046d0:	6889      	ldr	r1, [r1, #8]
 80046d2:	f7ff ff99 	bl	8004608 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046d6:	2380      	movs	r3, #128	; 0x80
 80046d8:	6822      	ldr	r2, [r4, #0]
 80046da:	01db      	lsls	r3, r3, #7
 80046dc:	6891      	ldr	r1, [r2, #8]
 80046de:	e00c      	b.n	80046fa <HAL_TIM_ConfigClockSource+0xda>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80046e0:	2207      	movs	r2, #7
 80046e2:	6883      	ldr	r3, [r0, #8]
 80046e4:	4393      	bics	r3, r2
   TIMx->SMCR = tmpsmcr;
 80046e6:	6083      	str	r3, [r0, #8]
 80046e8:	e7b9      	b.n	800465e <HAL_TIM_ConfigClockSource+0x3e>
      TIM_ETR_SetConfig(htim->Instance,
 80046ea:	68cb      	ldr	r3, [r1, #12]
 80046ec:	684a      	ldr	r2, [r1, #4]
 80046ee:	6889      	ldr	r1, [r1, #8]
 80046f0:	f7ff ff8a 	bl	8004608 <TIM_ETR_SetConfig>
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046f4:	2177      	movs	r1, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 80046f6:	6822      	ldr	r2, [r4, #0]
 80046f8:	6893      	ldr	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046fa:	430b      	orrs	r3, r1
 80046fc:	6093      	str	r3, [r2, #8]
    break;
 80046fe:	e7ae      	b.n	800465e <HAL_TIM_ConfigClockSource+0x3e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004700:	684a      	ldr	r2, [r1, #4]
 8004702:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8004704:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004706:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004708:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800470a:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800470c:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800470e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004710:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004712:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004714:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004716:	240a      	movs	r4, #10
 8004718:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 800471a:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800471c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800471e:	6202      	str	r2, [r0, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004720:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8004722:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004724:	4393      	bics	r3, r2
 8004726:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004728:	2357      	movs	r3, #87	; 0x57
 800472a:	4313      	orrs	r3, r2
 800472c:	e7db      	b.n	80046e6 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800472e:	684a      	ldr	r2, [r1, #4]
 8004730:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8004732:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004734:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004736:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004738:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800473a:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800473c:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800473e:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004740:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004742:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004744:	240a      	movs	r4, #10
 8004746:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8004748:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800474a:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800474c:	6202      	str	r2, [r0, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 800474e:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8004750:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004752:	4393      	bics	r3, r2
 8004754:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004756:	2347      	movs	r3, #71	; 0x47
 8004758:	e7e7      	b.n	800472a <HAL_TIM_ConfigClockSource+0x10a>
   tmpsmcr &= ~TIM_SMCR_TS;
 800475a:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 800475c:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800475e:	4393      	bics	r3, r2
 8004760:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004762:	2307      	movs	r3, #7
 8004764:	e7e1      	b.n	800472a <HAL_TIM_ConfigClockSource+0x10a>
   tmpsmcr &= ~TIM_SMCR_TS;
 8004766:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8004768:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800476a:	4393      	bics	r3, r2
 800476c:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800476e:	2317      	movs	r3, #23
 8004770:	e7db      	b.n	800472a <HAL_TIM_ConfigClockSource+0x10a>
   tmpsmcr &= ~TIM_SMCR_TS;
 8004772:	2270      	movs	r2, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8004774:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004776:	4393      	bics	r3, r2
 8004778:	001a      	movs	r2, r3
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800477a:	2327      	movs	r3, #39	; 0x27
 800477c:	e7d5      	b.n	800472a <HAL_TIM_ConfigClockSource+0x10a>
 800477e:	46c0      	nop			; (mov r8, r8)
 8004780:	ffff0088 	.word	0xffff0088
 8004784:	ffff0fff 	.word	0xffff0fff

08004788 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8004788:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 800478a:	0004      	movs	r4, r0
 800478c:	343c      	adds	r4, #60	; 0x3c
 800478e:	7822      	ldrb	r2, [r4, #0]
{
 8004790:	0003      	movs	r3, r0
 8004792:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8004794:	2a01      	cmp	r2, #1
 8004796:	d017      	beq.n	80047c8 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8004798:	001d      	movs	r5, r3

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800479a:	681b      	ldr	r3, [r3, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800479c:	353d      	adds	r5, #61	; 0x3d
 800479e:	7028      	strb	r0, [r5, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80047a0:	685a      	ldr	r2, [r3, #4]
 80047a2:	306e      	adds	r0, #110	; 0x6e
 80047a4:	4382      	bics	r2, r0
 80047a6:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80047a8:	685a      	ldr	r2, [r3, #4]
 80047aa:	6808      	ldr	r0, [r1, #0]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80047ac:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80047ae:	4302      	orrs	r2, r0
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80047b0:	2080      	movs	r0, #128	; 0x80
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80047b2:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80047b4:	689a      	ldr	r2, [r3, #8]
 80047b6:	4382      	bics	r2, r0
 80047b8:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80047ba:	689a      	ldr	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80047bc:	2000      	movs	r0, #0
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80047be:	430a      	orrs	r2, r1
 80047c0:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 80047c2:	2301      	movs	r3, #1
 80047c4:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 80047c6:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80047c8:	bd30      	pop	{r4, r5, pc}

080047ca <HAL_TIMEx_CommutationCallback>:
 80047ca:	4770      	bx	lr

080047cc <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047cc:	4770      	bx	lr
	...

080047d0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047d0:	6803      	ldr	r3, [r0, #0]
 80047d2:	4906      	ldr	r1, [pc, #24]	; (80047ec <UART_EndRxTransfer+0x1c>)
 80047d4:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047d6:	306a      	adds	r0, #106	; 0x6a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047d8:	400a      	ands	r2, r1
 80047da:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047dc:	689a      	ldr	r2, [r3, #8]
 80047de:	3123      	adds	r1, #35	; 0x23
 80047e0:	31ff      	adds	r1, #255	; 0xff
 80047e2:	438a      	bics	r2, r1
 80047e4:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 80047e6:	2320      	movs	r3, #32
 80047e8:	7003      	strb	r3, [r0, #0]
}
 80047ea:	4770      	bx	lr
 80047ec:	fffffedf 	.word	0xfffffedf

080047f0 <HAL_UART_Transmit_IT>:
{
 80047f0:	b570      	push	{r4, r5, r6, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 80047f2:	0006      	movs	r6, r0
 80047f4:	3669      	adds	r6, #105	; 0x69
 80047f6:	7833      	ldrb	r3, [r6, #0]
{
 80047f8:	0004      	movs	r4, r0
    return HAL_BUSY;
 80047fa:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 80047fc:	2b20      	cmp	r3, #32
 80047fe:	d124      	bne.n	800484a <HAL_UART_Transmit_IT+0x5a>
      return HAL_ERROR;
 8004800:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8004802:	2900      	cmp	r1, #0
 8004804:	d021      	beq.n	800484a <HAL_UART_Transmit_IT+0x5a>
 8004806:	2a00      	cmp	r2, #0
 8004808:	d01f      	beq.n	800484a <HAL_UART_Transmit_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800480a:	2380      	movs	r3, #128	; 0x80
 800480c:	68a5      	ldr	r5, [r4, #8]
 800480e:	015b      	lsls	r3, r3, #5
 8004810:	429d      	cmp	r5, r3
 8004812:	d104      	bne.n	800481e <HAL_UART_Transmit_IT+0x2e>
 8004814:	6923      	ldr	r3, [r4, #16]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d101      	bne.n	800481e <HAL_UART_Transmit_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 800481a:	4201      	tst	r1, r0
 800481c:	d115      	bne.n	800484a <HAL_UART_Transmit_IT+0x5a>
    __HAL_LOCK(huart);
 800481e:	0025      	movs	r5, r4
 8004820:	3568      	adds	r5, #104	; 0x68
 8004822:	782b      	ldrb	r3, [r5, #0]
    return HAL_BUSY;
 8004824:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8004826:	2b01      	cmp	r3, #1
 8004828:	d00f      	beq.n	800484a <HAL_UART_Transmit_IT+0x5a>
    huart->TxXferSize = Size;
 800482a:	0023      	movs	r3, r4
 800482c:	3350      	adds	r3, #80	; 0x50
    huart->pTxBuffPtr = pData;
 800482e:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->TxXferCount = Size;
 8004830:	805a      	strh	r2, [r3, #2]
    huart->TxXferSize = Size;
 8004832:	801a      	strh	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004834:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004836:	2221      	movs	r2, #33	; 0x21
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004838:	6821      	ldr	r1, [r4, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800483a:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800483c:	7032      	strb	r2, [r6, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800483e:	6808      	ldr	r0, [r1, #0]
 8004840:	325f      	adds	r2, #95	; 0x5f
 8004842:	4302      	orrs	r2, r0
    return HAL_OK;
 8004844:	0018      	movs	r0, r3
    __HAL_UNLOCK(huart);
 8004846:	702b      	strb	r3, [r5, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004848:	600a      	str	r2, [r1, #0]
}
 800484a:	bd70      	pop	{r4, r5, r6, pc}

0800484c <HAL_UART_TxCpltCallback>:
 800484c:	4770      	bx	lr

0800484e <HAL_UART_RxCpltCallback>:
 800484e:	4770      	bx	lr

08004850 <HAL_UART_ErrorCallback>:
 8004850:	4770      	bx	lr

08004852 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8004852:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8004854:	2300      	movs	r3, #0
 8004856:	0002      	movs	r2, r0
{
 8004858:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 800485a:	325a      	adds	r2, #90	; 0x5a
 800485c:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 800485e:	3a08      	subs	r2, #8
 8004860:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 8004862:	f7ff fff5 	bl	8004850 <HAL_UART_ErrorCallback>
}
 8004866:	bd10      	pop	{r4, pc}

08004868 <UART_SetConfig>:
{
 8004868:	b570      	push	{r4, r5, r6, lr}
 800486a:	0004      	movs	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800486c:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800486e:	69c2      	ldr	r2, [r0, #28]
 8004870:	6883      	ldr	r3, [r0, #8]
 8004872:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8004874:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004876:	4303      	orrs	r3, r0
 8004878:	6960      	ldr	r0, [r4, #20]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800487a:	4e3f      	ldr	r6, [pc, #252]	; (8004978 <UART_SetConfig+0x110>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800487c:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800487e:	483f      	ldr	r0, [pc, #252]	; (800497c <UART_SetConfig+0x114>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004880:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8004882:	4001      	ands	r1, r0
 8004884:	430b      	orrs	r3, r1
 8004886:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004888:	686b      	ldr	r3, [r5, #4]
 800488a:	493d      	ldr	r1, [pc, #244]	; (8004980 <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800488c:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800488e:	400b      	ands	r3, r1
 8004890:	68e1      	ldr	r1, [r4, #12]
 8004892:	430b      	orrs	r3, r1
 8004894:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8004896:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8004898:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800489a:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800489c:	4839      	ldr	r0, [pc, #228]	; (8004984 <UART_SetConfig+0x11c>)
 800489e:	4001      	ands	r1, r0
 80048a0:	430b      	orrs	r3, r1
 80048a2:	60ab      	str	r3, [r5, #8]
 80048a4:	2380      	movs	r3, #128	; 0x80
 80048a6:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048a8:	42b5      	cmp	r5, r6
 80048aa:	d110      	bne.n	80048ce <UART_SetConfig+0x66>
 80048ac:	2003      	movs	r0, #3
 80048ae:	4936      	ldr	r1, [pc, #216]	; (8004988 <UART_SetConfig+0x120>)
 80048b0:	6b09      	ldr	r1, [r1, #48]	; 0x30
 80048b2:	4001      	ands	r1, r0
 80048b4:	4835      	ldr	r0, [pc, #212]	; (800498c <UART_SetConfig+0x124>)
 80048b6:	5c40      	ldrb	r0, [r0, r1]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d013      	beq.n	80048e4 <UART_SetConfig+0x7c>
    switch (clocksource)
 80048bc:	2808      	cmp	r0, #8
 80048be:	d858      	bhi.n	8004972 <UART_SetConfig+0x10a>
 80048c0:	f7fb fc34 	bl	800012c <__gnu_thumb1_case_uqi>
 80048c4:	57425737 	.word	0x57425737
 80048c8:	5757574b 	.word	0x5757574b
 80048cc:	50          	.byte	0x50
 80048cd:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048ce:	4930      	ldr	r1, [pc, #192]	; (8004990 <UART_SetConfig+0x128>)
 80048d0:	428d      	cmp	r5, r1
 80048d2:	d14c      	bne.n	800496e <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d12c      	bne.n	8004932 <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80048d8:	f7ff fcdc 	bl	8004294 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80048dc:	6863      	ldr	r3, [r4, #4]
 80048de:	0040      	lsls	r0, r0, #1
 80048e0:	085b      	lsrs	r3, r3, #1
 80048e2:	e00b      	b.n	80048fc <UART_SetConfig+0x94>
    switch (clocksource)
 80048e4:	2808      	cmp	r0, #8
 80048e6:	d821      	bhi.n	800492c <UART_SetConfig+0xc4>
 80048e8:	f7fb fc16 	bl	8000118 <__gnu_thumb1_case_sqi>
 80048ec:	200520f6 	.word	0x200520f6
 80048f0:	20202018 	.word	0x20202018
 80048f4:	1b          	.byte	0x1b
 80048f5:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80048f6:	6863      	ldr	r3, [r4, #4]
 80048f8:	0858      	lsrs	r0, r3, #1
 80048fa:	4b26      	ldr	r3, [pc, #152]	; (8004994 <UART_SetConfig+0x12c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80048fc:	18c0      	adds	r0, r0, r3
 80048fe:	6861      	ldr	r1, [r4, #4]
 8004900:	f7fb fc1e 	bl	8000140 <__udivsi3>
 8004904:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8004906:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8004908:	220f      	movs	r2, #15
 800490a:	0019      	movs	r1, r3
 800490c:	4391      	bics	r1, r2
 800490e:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004910:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8004912:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004914:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8004916:	4313      	orrs	r3, r2
 8004918:	60cb      	str	r3, [r1, #12]
}
 800491a:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800491c:	f7ff fbec 	bl	80040f8 <HAL_RCC_GetSysClockFreq>
 8004920:	e7dc      	b.n	80048dc <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004922:	6863      	ldr	r3, [r4, #4]
 8004924:	0858      	lsrs	r0, r3, #1
 8004926:	2380      	movs	r3, #128	; 0x80
 8004928:	025b      	lsls	r3, r3, #9
 800492a:	e7e7      	b.n	80048fc <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 800492c:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 800492e:	2300      	movs	r3, #0
 8004930:	e7ea      	b.n	8004908 <UART_SetConfig+0xa0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004932:	f7ff fcaf 	bl	8004294 <HAL_RCC_GetPCLK1Freq>
 8004936:	6861      	ldr	r1, [r4, #4]
 8004938:	084b      	lsrs	r3, r1, #1
 800493a:	1818      	adds	r0, r3, r0
 800493c:	f7fb fc00 	bl	8000140 <__udivsi3>
 8004940:	b280      	uxth	r0, r0
 8004942:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004944:	2000      	movs	r0, #0
        break;
 8004946:	e7e8      	b.n	800491a <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004948:	6861      	ldr	r1, [r4, #4]
 800494a:	4b13      	ldr	r3, [pc, #76]	; (8004998 <UART_SetConfig+0x130>)
 800494c:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800494e:	18c0      	adds	r0, r0, r3
 8004950:	f7fb fbf6 	bl	8000140 <__udivsi3>
 8004954:	b280      	uxth	r0, r0
 8004956:	60f0      	str	r0, [r6, #12]
 8004958:	e7f4      	b.n	8004944 <UART_SetConfig+0xdc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800495a:	f7ff fbcd 	bl	80040f8 <HAL_RCC_GetSysClockFreq>
 800495e:	6861      	ldr	r1, [r4, #4]
 8004960:	084b      	lsrs	r3, r1, #1
 8004962:	e7f4      	b.n	800494e <UART_SetConfig+0xe6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004964:	2380      	movs	r3, #128	; 0x80
 8004966:	6861      	ldr	r1, [r4, #4]
 8004968:	021b      	lsls	r3, r3, #8
 800496a:	0848      	lsrs	r0, r1, #1
 800496c:	e7ef      	b.n	800494e <UART_SetConfig+0xe6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800496e:	429a      	cmp	r2, r3
 8004970:	d0dc      	beq.n	800492c <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 8004972:	2001      	movs	r0, #1
  return ret;
 8004974:	e7d1      	b.n	800491a <UART_SetConfig+0xb2>
 8004976:	46c0      	nop			; (mov r8, r8)
 8004978:	40013800 	.word	0x40013800
 800497c:	ffff69f3 	.word	0xffff69f3
 8004980:	ffffcfff 	.word	0xffffcfff
 8004984:	fffff4ff 	.word	0xfffff4ff
 8004988:	40021000 	.word	0x40021000
 800498c:	080080b0 	.word	0x080080b0
 8004990:	40004400 	.word	0x40004400
 8004994:	00f42400 	.word	0x00f42400
 8004998:	007a1200 	.word	0x007a1200

0800499c <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800499c:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800499e:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80049a0:	07da      	lsls	r2, r3, #31
 80049a2:	d506      	bpl.n	80049b2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80049a4:	6801      	ldr	r1, [r0, #0]
 80049a6:	4c28      	ldr	r4, [pc, #160]	; (8004a48 <UART_AdvFeatureConfig+0xac>)
 80049a8:	684a      	ldr	r2, [r1, #4]
 80049aa:	4022      	ands	r2, r4
 80049ac:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80049ae:	4322      	orrs	r2, r4
 80049b0:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80049b2:	079a      	lsls	r2, r3, #30
 80049b4:	d506      	bpl.n	80049c4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80049b6:	6801      	ldr	r1, [r0, #0]
 80049b8:	4c24      	ldr	r4, [pc, #144]	; (8004a4c <UART_AdvFeatureConfig+0xb0>)
 80049ba:	684a      	ldr	r2, [r1, #4]
 80049bc:	4022      	ands	r2, r4
 80049be:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80049c0:	4322      	orrs	r2, r4
 80049c2:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80049c4:	075a      	lsls	r2, r3, #29
 80049c6:	d506      	bpl.n	80049d6 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80049c8:	6801      	ldr	r1, [r0, #0]
 80049ca:	4c21      	ldr	r4, [pc, #132]	; (8004a50 <UART_AdvFeatureConfig+0xb4>)
 80049cc:	684a      	ldr	r2, [r1, #4]
 80049ce:	4022      	ands	r2, r4
 80049d0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80049d2:	4322      	orrs	r2, r4
 80049d4:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80049d6:	071a      	lsls	r2, r3, #28
 80049d8:	d506      	bpl.n	80049e8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80049da:	6801      	ldr	r1, [r0, #0]
 80049dc:	4c1d      	ldr	r4, [pc, #116]	; (8004a54 <UART_AdvFeatureConfig+0xb8>)
 80049de:	684a      	ldr	r2, [r1, #4]
 80049e0:	4022      	ands	r2, r4
 80049e2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80049e4:	4322      	orrs	r2, r4
 80049e6:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80049e8:	06da      	lsls	r2, r3, #27
 80049ea:	d506      	bpl.n	80049fa <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80049ec:	6801      	ldr	r1, [r0, #0]
 80049ee:	4c1a      	ldr	r4, [pc, #104]	; (8004a58 <UART_AdvFeatureConfig+0xbc>)
 80049f0:	688a      	ldr	r2, [r1, #8]
 80049f2:	4022      	ands	r2, r4
 80049f4:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80049f6:	4322      	orrs	r2, r4
 80049f8:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80049fa:	069a      	lsls	r2, r3, #26
 80049fc:	d506      	bpl.n	8004a0c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80049fe:	6801      	ldr	r1, [r0, #0]
 8004a00:	4c16      	ldr	r4, [pc, #88]	; (8004a5c <UART_AdvFeatureConfig+0xc0>)
 8004a02:	688a      	ldr	r2, [r1, #8]
 8004a04:	4022      	ands	r2, r4
 8004a06:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8004a08:	4322      	orrs	r2, r4
 8004a0a:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a0c:	065a      	lsls	r2, r3, #25
 8004a0e:	d510      	bpl.n	8004a32 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a10:	6801      	ldr	r1, [r0, #0]
 8004a12:	4d13      	ldr	r5, [pc, #76]	; (8004a60 <UART_AdvFeatureConfig+0xc4>)
 8004a14:	684a      	ldr	r2, [r1, #4]
 8004a16:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8004a18:	402a      	ands	r2, r5
 8004a1a:	4322      	orrs	r2, r4
 8004a1c:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a1e:	2280      	movs	r2, #128	; 0x80
 8004a20:	0352      	lsls	r2, r2, #13
 8004a22:	4294      	cmp	r4, r2
 8004a24:	d105      	bne.n	8004a32 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a26:	684a      	ldr	r2, [r1, #4]
 8004a28:	4c0e      	ldr	r4, [pc, #56]	; (8004a64 <UART_AdvFeatureConfig+0xc8>)
 8004a2a:	4022      	ands	r2, r4
 8004a2c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004a2e:	4322      	orrs	r2, r4
 8004a30:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a32:	061b      	lsls	r3, r3, #24
 8004a34:	d506      	bpl.n	8004a44 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a36:	6802      	ldr	r2, [r0, #0]
 8004a38:	490b      	ldr	r1, [pc, #44]	; (8004a68 <UART_AdvFeatureConfig+0xcc>)
 8004a3a:	6853      	ldr	r3, [r2, #4]
 8004a3c:	400b      	ands	r3, r1
 8004a3e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004a40:	430b      	orrs	r3, r1
 8004a42:	6053      	str	r3, [r2, #4]
}
 8004a44:	bd30      	pop	{r4, r5, pc}
 8004a46:	46c0      	nop			; (mov r8, r8)
 8004a48:	fffdffff 	.word	0xfffdffff
 8004a4c:	fffeffff 	.word	0xfffeffff
 8004a50:	fffbffff 	.word	0xfffbffff
 8004a54:	ffff7fff 	.word	0xffff7fff
 8004a58:	ffffefff 	.word	0xffffefff
 8004a5c:	ffffdfff 	.word	0xffffdfff
 8004a60:	ffefffff 	.word	0xffefffff
 8004a64:	ff9fffff 	.word	0xff9fffff
 8004a68:	fff7ffff 	.word	0xfff7ffff

08004a6c <UART_WaitOnFlagUntilTimeout>:
{
 8004a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a6e:	0004      	movs	r4, r0
 8004a70:	000e      	movs	r6, r1
 8004a72:	0015      	movs	r5, r2
 8004a74:	001f      	movs	r7, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a76:	6822      	ldr	r2, [r4, #0]
 8004a78:	69d3      	ldr	r3, [r2, #28]
 8004a7a:	4033      	ands	r3, r6
 8004a7c:	1b9b      	subs	r3, r3, r6
 8004a7e:	4259      	negs	r1, r3
 8004a80:	414b      	adcs	r3, r1
 8004a82:	42ab      	cmp	r3, r5
 8004a84:	d001      	beq.n	8004a8a <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8004a86:	2000      	movs	r0, #0
 8004a88:	e018      	b.n	8004abc <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 8004a8a:	9b06      	ldr	r3, [sp, #24]
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	d0f3      	beq.n	8004a78 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004a90:	9b06      	ldr	r3, [sp, #24]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d113      	bne.n	8004abe <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a96:	6823      	ldr	r3, [r4, #0]
 8004a98:	490c      	ldr	r1, [pc, #48]	; (8004acc <UART_WaitOnFlagUntilTimeout+0x60>)
 8004a9a:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8004a9c:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a9e:	400a      	ands	r2, r1
 8004aa0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aa2:	689a      	ldr	r2, [r3, #8]
 8004aa4:	31a3      	adds	r1, #163	; 0xa3
 8004aa6:	31ff      	adds	r1, #255	; 0xff
 8004aa8:	438a      	bics	r2, r1
 8004aaa:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8004aac:	0022      	movs	r2, r4
 8004aae:	2320      	movs	r3, #32
 8004ab0:	3269      	adds	r2, #105	; 0x69
 8004ab2:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8004ab4:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	3468      	adds	r4, #104	; 0x68
 8004aba:	7023      	strb	r3, [r4, #0]
}
 8004abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004abe:	f7fe f9a5 	bl	8002e0c <HAL_GetTick>
 8004ac2:	9b06      	ldr	r3, [sp, #24]
 8004ac4:	1bc0      	subs	r0, r0, r7
 8004ac6:	4283      	cmp	r3, r0
 8004ac8:	d2d5      	bcs.n	8004a76 <UART_WaitOnFlagUntilTimeout+0xa>
 8004aca:	e7e4      	b.n	8004a96 <UART_WaitOnFlagUntilTimeout+0x2a>
 8004acc:	fffffe5f 	.word	0xfffffe5f

08004ad0 <UART_CheckIdleState>:
{
 8004ad0:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ad2:	2600      	movs	r6, #0
{
 8004ad4:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ad6:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8004ad8:	f7fe f998 	bl	8002e0c <HAL_GetTick>
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8004adc:	4a16      	ldr	r2, [pc, #88]	; (8004b38 <UART_CheckIdleState+0x68>)
 8004ade:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8004ae0:	0005      	movs	r5, r0
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d008      	beq.n	8004af8 <UART_CheckIdleState+0x28>
  huart->gState  = HAL_UART_STATE_READY;
 8004ae6:	0022      	movs	r2, r4
 8004ae8:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8004aea:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8004aec:	3269      	adds	r2, #105	; 0x69
  __HAL_UNLOCK(huart);
 8004aee:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 8004af0:	7013      	strb	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8004af2:	7053      	strb	r3, [r2, #1]
  __HAL_UNLOCK(huart);
 8004af4:	7020      	strb	r0, [r4, #0]
}
 8004af6:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	071b      	lsls	r3, r3, #28
 8004afc:	d40f      	bmi.n	8004b1e <UART_CheckIdleState+0x4e>
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004afe:	6823      	ldr	r3, [r4, #0]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	075b      	lsls	r3, r3, #29
 8004b04:	d5ef      	bpl.n	8004ae6 <UART_CheckIdleState+0x16>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b06:	2180      	movs	r1, #128	; 0x80
 8004b08:	4b0c      	ldr	r3, [pc, #48]	; (8004b3c <UART_CheckIdleState+0x6c>)
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	9300      	str	r3, [sp, #0]
 8004b0e:	03c9      	lsls	r1, r1, #15
 8004b10:	002b      	movs	r3, r5
 8004b12:	0020      	movs	r0, r4
 8004b14:	f7ff ffaa 	bl	8004a6c <UART_WaitOnFlagUntilTimeout>
 8004b18:	2800      	cmp	r0, #0
 8004b1a:	d10b      	bne.n	8004b34 <UART_CheckIdleState+0x64>
 8004b1c:	e7e3      	b.n	8004ae6 <UART_CheckIdleState+0x16>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b1e:	2180      	movs	r1, #128	; 0x80
 8004b20:	4b06      	ldr	r3, [pc, #24]	; (8004b3c <UART_CheckIdleState+0x6c>)
 8004b22:	0032      	movs	r2, r6
 8004b24:	9300      	str	r3, [sp, #0]
 8004b26:	0389      	lsls	r1, r1, #14
 8004b28:	0003      	movs	r3, r0
 8004b2a:	0020      	movs	r0, r4
 8004b2c:	f7ff ff9e 	bl	8004a6c <UART_WaitOnFlagUntilTimeout>
 8004b30:	2800      	cmp	r0, #0
 8004b32:	d0e4      	beq.n	8004afe <UART_CheckIdleState+0x2e>
        return HAL_TIMEOUT;
 8004b34:	2003      	movs	r0, #3
 8004b36:	e7de      	b.n	8004af6 <UART_CheckIdleState+0x26>
 8004b38:	40013800 	.word	0x40013800
 8004b3c:	01ffffff 	.word	0x01ffffff

08004b40 <HAL_UART_Init>:
{
 8004b40:	b570      	push	{r4, r5, r6, lr}
 8004b42:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8004b44:	d101      	bne.n	8004b4a <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8004b46:	2001      	movs	r0, #1
}
 8004b48:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 8004b4a:	0005      	movs	r5, r0
 8004b4c:	3569      	adds	r5, #105	; 0x69
 8004b4e:	782b      	ldrb	r3, [r5, #0]
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d104      	bne.n	8004b60 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8004b56:	0002      	movs	r2, r0
 8004b58:	3268      	adds	r2, #104	; 0x68
 8004b5a:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8004b5c:	f001 f958 	bl	8005e10 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8004b60:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8004b62:	2101      	movs	r1, #1
 8004b64:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004b66:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8004b68:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b6a:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8004b6c:	438b      	bics	r3, r1
 8004b6e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b70:	f7ff fe7a 	bl	8004868 <UART_SetConfig>
 8004b74:	2801      	cmp	r0, #1
 8004b76:	d0e6      	beq.n	8004b46 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d002      	beq.n	8004b84 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 8004b7e:	0020      	movs	r0, r4
 8004b80:	f7ff ff0c 	bl	800499c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b84:	6823      	ldr	r3, [r4, #0]
 8004b86:	4908      	ldr	r1, [pc, #32]	; (8004ba8 <HAL_UART_Init+0x68>)
 8004b88:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8004b8a:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b8c:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b8e:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b90:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	438a      	bics	r2, r1
 8004b96:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004b98:	2201      	movs	r2, #1
 8004b9a:	6819      	ldr	r1, [r3, #0]
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8004ba0:	f7ff ff96 	bl	8004ad0 <UART_CheckIdleState>
 8004ba4:	e7d0      	b.n	8004b48 <HAL_UART_Init+0x8>
 8004ba6:	46c0      	nop			; (mov r8, r8)
 8004ba8:	ffffb7ff 	.word	0xffffb7ff

08004bac <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004bac:	0003      	movs	r3, r0
{
 8004bae:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004bb0:	3369      	adds	r3, #105	; 0x69
 8004bb2:	781b      	ldrb	r3, [r3, #0]
{
 8004bb4:	0002      	movs	r2, r0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 8004bb6:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004bb8:	2b21      	cmp	r3, #33	; 0x21
 8004bba:	d10f      	bne.n	8004bdc <UART_Transmit_IT+0x30>
    if(huart->TxXferCount == 0U)
 8004bbc:	0014      	movs	r4, r2
 8004bbe:	3452      	adds	r4, #82	; 0x52
 8004bc0:	8823      	ldrh	r3, [r4, #0]
 8004bc2:	6811      	ldr	r1, [r2, #0]
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d109      	bne.n	8004bde <UART_Transmit_IT+0x32>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004bca:	680a      	ldr	r2, [r1, #0]
 8004bcc:	307e      	adds	r0, #126	; 0x7e
 8004bce:	4382      	bics	r2, r0
 8004bd0:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004bd2:	2240      	movs	r2, #64	; 0x40
 8004bd4:	6808      	ldr	r0, [r1, #0]
 8004bd6:	4302      	orrs	r2, r0
 8004bd8:	600a      	str	r2, [r1, #0]
      return HAL_OK;
 8004bda:	2000      	movs	r0, #0
  }
}
 8004bdc:	bd30      	pop	{r4, r5, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bde:	2080      	movs	r0, #128	; 0x80
 8004be0:	6895      	ldr	r5, [r2, #8]
 8004be2:	0140      	lsls	r0, r0, #5
 8004be4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8004be6:	4285      	cmp	r5, r0
 8004be8:	d10d      	bne.n	8004c06 <UART_Transmit_IT+0x5a>
 8004bea:	6910      	ldr	r0, [r2, #16]
 8004bec:	2800      	cmp	r0, #0
 8004bee:	d10a      	bne.n	8004c06 <UART_Transmit_IT+0x5a>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8004bf0:	8818      	ldrh	r0, [r3, #0]
        huart->pTxBuffPtr += 2U;
 8004bf2:	3302      	adds	r3, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8004bf4:	05c0      	lsls	r0, r0, #23
 8004bf6:	0dc0      	lsrs	r0, r0, #23
 8004bf8:	8508      	strh	r0, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8004bfa:	64d3      	str	r3, [r2, #76]	; 0x4c
      huart->TxXferCount--;
 8004bfc:	8823      	ldrh	r3, [r4, #0]
 8004bfe:	3b01      	subs	r3, #1
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	8023      	strh	r3, [r4, #0]
 8004c04:	e7e9      	b.n	8004bda <UART_Transmit_IT+0x2e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8004c06:	1c58      	adds	r0, r3, #1
 8004c08:	64d0      	str	r0, [r2, #76]	; 0x4c
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	850b      	strh	r3, [r1, #40]	; 0x28
 8004c0e:	e7f5      	b.n	8004bfc <UART_Transmit_IT+0x50>

08004c10 <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004c10:	2140      	movs	r1, #64	; 0x40
 8004c12:	6802      	ldr	r2, [r0, #0]
{
 8004c14:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004c16:	6813      	ldr	r3, [r2, #0]
 8004c18:	438b      	bics	r3, r1
 8004c1a:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c1c:	0003      	movs	r3, r0
 8004c1e:	2220      	movs	r2, #32
 8004c20:	3369      	adds	r3, #105	; 0x69
 8004c22:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 8004c24:	f7ff fe12 	bl	800484c <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 8004c28:	2000      	movs	r0, #0
 8004c2a:	bd10      	pop	{r4, pc}

08004c2c <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c2c:	0002      	movs	r2, r0
{
 8004c2e:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c30:	326a      	adds	r2, #106	; 0x6a
 8004c32:	7811      	ldrb	r1, [r2, #0]
 8004c34:	6803      	ldr	r3, [r0, #0]
 8004c36:	2922      	cmp	r1, #34	; 0x22
 8004c38:	d12d      	bne.n	8004c96 <UART_Receive_IT+0x6a>
  uint16_t  uhMask = huart->Mask;
 8004c3a:	0001      	movs	r1, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c3c:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = huart->Mask;
 8004c3e:	315c      	adds	r1, #92	; 0x5c
 8004c40:	880d      	ldrh	r5, [r1, #0]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004c42:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c44:	0164      	lsls	r4, r4, #5
 8004c46:	4029      	ands	r1, r5
 8004c48:	6885      	ldr	r5, [r0, #8]
 8004c4a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004c4c:	42a5      	cmp	r5, r4
 8004c4e:	d11e      	bne.n	8004c8e <UART_Receive_IT+0x62>
 8004c50:	6904      	ldr	r4, [r0, #16]
 8004c52:	2c00      	cmp	r4, #0
 8004c54:	d11b      	bne.n	8004c8e <UART_Receive_IT+0x62>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 8004c56:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 8004c58:	3302      	adds	r3, #2
 8004c5a:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 8004c5c:	0001      	movs	r1, r0
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 8004c5e:	2400      	movs	r4, #0
    if(--huart->RxXferCount == 0U)
 8004c60:	315a      	adds	r1, #90	; 0x5a
 8004c62:	880b      	ldrh	r3, [r1, #0]
 8004c64:	3b01      	subs	r3, #1
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	800b      	strh	r3, [r1, #0]
 8004c6a:	42a3      	cmp	r3, r4
 8004c6c:	d10d      	bne.n	8004c8a <UART_Receive_IT+0x5e>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c6e:	6803      	ldr	r3, [r0, #0]
 8004c70:	4d0c      	ldr	r5, [pc, #48]	; (8004ca4 <UART_Receive_IT+0x78>)
 8004c72:	6819      	ldr	r1, [r3, #0]
 8004c74:	4029      	ands	r1, r5
 8004c76:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c78:	6899      	ldr	r1, [r3, #8]
 8004c7a:	3523      	adds	r5, #35	; 0x23
 8004c7c:	35ff      	adds	r5, #255	; 0xff
 8004c7e:	43a9      	bics	r1, r5
 8004c80:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8004c82:	2320      	movs	r3, #32
 8004c84:	7013      	strb	r3, [r2, #0]
      HAL_UART_RxCpltCallback(huart);
 8004c86:	f7ff fde2 	bl	800484e <HAL_UART_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 8004c8a:	0020      	movs	r0, r4
 8004c8c:	bd70      	pop	{r4, r5, r6, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004c8e:	1c5c      	adds	r4, r3, #1
 8004c90:	6544      	str	r4, [r0, #84]	; 0x54
 8004c92:	7019      	strb	r1, [r3, #0]
 8004c94:	e7e2      	b.n	8004c5c <UART_Receive_IT+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004c96:	2208      	movs	r2, #8
 8004c98:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 8004c9a:	2402      	movs	r4, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004c9c:	430a      	orrs	r2, r1
 8004c9e:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 8004ca0:	e7f3      	b.n	8004c8a <UART_Receive_IT+0x5e>
 8004ca2:	46c0      	nop			; (mov r8, r8)
 8004ca4:	fffffedf 	.word	0xfffffedf

08004ca8 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8004ca8:	210f      	movs	r1, #15
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004caa:	6802      	ldr	r2, [r0, #0]
{
 8004cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004cae:	69d3      	ldr	r3, [r2, #28]
{
 8004cb0:	0004      	movs	r4, r0
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8004cb2:	4019      	ands	r1, r3
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004cb4:	6810      	ldr	r0, [r2, #0]
  if (errorflags == RESET)
 8004cb6:	d108      	bne.n	8004cca <HAL_UART_IRQHandler+0x22>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004cb8:	2520      	movs	r5, #32
 8004cba:	422b      	tst	r3, r5
 8004cbc:	d005      	beq.n	8004cca <HAL_UART_IRQHandler+0x22>
 8004cbe:	4228      	tst	r0, r5
 8004cc0:	d003      	beq.n	8004cca <HAL_UART_IRQHandler+0x22>
      UART_Receive_IT(huart);
 8004cc2:	0020      	movs	r0, r4
 8004cc4:	f7ff ffb2 	bl	8004c2c <UART_Receive_IT>
}
 8004cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 8004cca:	6896      	ldr	r6, [r2, #8]
  if(   (errorflags != RESET)
 8004ccc:	2900      	cmp	r1, #0
 8004cce:	d061      	beq.n	8004d94 <HAL_UART_IRQHandler+0xec>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8004cd0:	2101      	movs	r1, #1
 8004cd2:	0035      	movs	r5, r6
 8004cd4:	400d      	ands	r5, r1
 8004cd6:	d103      	bne.n	8004ce0 <HAL_UART_IRQHandler+0x38>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8004cd8:	2790      	movs	r7, #144	; 0x90
 8004cda:	007f      	lsls	r7, r7, #1
 8004cdc:	4238      	tst	r0, r7
 8004cde:	d059      	beq.n	8004d94 <HAL_UART_IRQHandler+0xec>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ce0:	420b      	tst	r3, r1
 8004ce2:	d005      	beq.n	8004cf0 <HAL_UART_IRQHandler+0x48>
 8004ce4:	05c6      	lsls	r6, r0, #23
 8004ce6:	d503      	bpl.n	8004cf0 <HAL_UART_IRQHandler+0x48>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8004ce8:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004cea:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8004cec:	4331      	orrs	r1, r6
 8004cee:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004cf0:	2102      	movs	r1, #2
 8004cf2:	420b      	tst	r3, r1
 8004cf4:	d006      	beq.n	8004d04 <HAL_UART_IRQHandler+0x5c>
 8004cf6:	2d00      	cmp	r5, #0
 8004cf8:	d004      	beq.n	8004d04 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8004cfa:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004cfc:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8004cfe:	1849      	adds	r1, r1, r1
 8004d00:	4331      	orrs	r1, r6
 8004d02:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d04:	2104      	movs	r1, #4
 8004d06:	420b      	tst	r3, r1
 8004d08:	d006      	beq.n	8004d18 <HAL_UART_IRQHandler+0x70>
 8004d0a:	2d00      	cmp	r5, #0
 8004d0c:	d004      	beq.n	8004d18 <HAL_UART_IRQHandler+0x70>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8004d0e:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d10:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8004d12:	3902      	subs	r1, #2
 8004d14:	4331      	orrs	r1, r6
 8004d16:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8004d18:	0719      	lsls	r1, r3, #28
 8004d1a:	d508      	bpl.n	8004d2e <HAL_UART_IRQHandler+0x86>
 8004d1c:	0681      	lsls	r1, r0, #26
 8004d1e:	d401      	bmi.n	8004d24 <HAL_UART_IRQHandler+0x7c>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004d20:	2d00      	cmp	r5, #0
 8004d22:	d004      	beq.n	8004d2e <HAL_UART_IRQHandler+0x86>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8004d24:	2108      	movs	r1, #8
 8004d26:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004d28:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8004d2a:	4311      	orrs	r1, r2
 8004d2c:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d2e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8004d30:	2a00      	cmp	r2, #0
 8004d32:	d0c9      	beq.n	8004cc8 <HAL_UART_IRQHandler+0x20>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d34:	2220      	movs	r2, #32
 8004d36:	4213      	tst	r3, r2
 8004d38:	d004      	beq.n	8004d44 <HAL_UART_IRQHandler+0x9c>
 8004d3a:	4210      	tst	r0, r2
 8004d3c:	d002      	beq.n	8004d44 <HAL_UART_IRQHandler+0x9c>
        UART_Receive_IT(huart);
 8004d3e:	0020      	movs	r0, r4
 8004d40:	f7ff ff74 	bl	8004c2c <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8004d44:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 8004d46:	0020      	movs	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8004d48:	071b      	lsls	r3, r3, #28
 8004d4a:	d404      	bmi.n	8004d56 <HAL_UART_IRQHandler+0xae>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8004d4c:	6823      	ldr	r3, [r4, #0]
 8004d4e:	689d      	ldr	r5, [r3, #8]
 8004d50:	2340      	movs	r3, #64	; 0x40
 8004d52:	401d      	ands	r5, r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8004d54:	d01a      	beq.n	8004d8c <HAL_UART_IRQHandler+0xe4>
        UART_EndRxTransfer(huart);
 8004d56:	f7ff fd3b 	bl	80047d0 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d5a:	2140      	movs	r1, #64	; 0x40
 8004d5c:	6823      	ldr	r3, [r4, #0]
 8004d5e:	689a      	ldr	r2, [r3, #8]
 8004d60:	420a      	tst	r2, r1
 8004d62:	d00f      	beq.n	8004d84 <HAL_UART_IRQHandler+0xdc>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d64:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8004d66:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d68:	438a      	bics	r2, r1
 8004d6a:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8004d6c:	2800      	cmp	r0, #0
 8004d6e:	d009      	beq.n	8004d84 <HAL_UART_IRQHandler+0xdc>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d70:	4b1a      	ldr	r3, [pc, #104]	; (8004ddc <HAL_UART_IRQHandler+0x134>)
 8004d72:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004d74:	f7fe f8c7 	bl	8002f06 <HAL_DMA_Abort_IT>
 8004d78:	2800      	cmp	r0, #0
 8004d7a:	d0a5      	beq.n	8004cc8 <HAL_UART_IRQHandler+0x20>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d7c:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8004d7e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004d80:	4798      	blx	r3
 8004d82:	e7a1      	b.n	8004cc8 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 8004d84:	0020      	movs	r0, r4
 8004d86:	f7ff fd63 	bl	8004850 <HAL_UART_ErrorCallback>
 8004d8a:	e79d      	b.n	8004cc8 <HAL_UART_IRQHandler+0x20>
        HAL_UART_ErrorCallback(huart);
 8004d8c:	f7ff fd60 	bl	8004850 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d90:	66e5      	str	r5, [r4, #108]	; 0x6c
 8004d92:	e799      	b.n	8004cc8 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8004d94:	2180      	movs	r1, #128	; 0x80
 8004d96:	0349      	lsls	r1, r1, #13
 8004d98:	420b      	tst	r3, r1
 8004d9a:	d00b      	beq.n	8004db4 <HAL_UART_IRQHandler+0x10c>
 8004d9c:	0275      	lsls	r5, r6, #9
 8004d9e:	d509      	bpl.n	8004db4 <HAL_UART_IRQHandler+0x10c>
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8004da0:	6211      	str	r1, [r2, #32]
    huart->gState  = HAL_UART_STATE_READY;
 8004da2:	0022      	movs	r2, r4
 8004da4:	2320      	movs	r3, #32
 8004da6:	3269      	adds	r2, #105	; 0x69
 8004da8:	7013      	strb	r3, [r2, #0]
    HAL_UARTEx_WakeupCallback(huart);
 8004daa:	0020      	movs	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 8004dac:	7053      	strb	r3, [r2, #1]
    HAL_UARTEx_WakeupCallback(huart);
 8004dae:	f000 f817 	bl	8004de0 <HAL_UARTEx_WakeupCallback>
    return;
 8004db2:	e789      	b.n	8004cc8 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004db4:	2280      	movs	r2, #128	; 0x80
 8004db6:	4213      	tst	r3, r2
 8004db8:	d005      	beq.n	8004dc6 <HAL_UART_IRQHandler+0x11e>
 8004dba:	4210      	tst	r0, r2
 8004dbc:	d003      	beq.n	8004dc6 <HAL_UART_IRQHandler+0x11e>
    UART_Transmit_IT(huart);
 8004dbe:	0020      	movs	r0, r4
 8004dc0:	f7ff fef4 	bl	8004bac <UART_Transmit_IT>
    return;
 8004dc4:	e780      	b.n	8004cc8 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004dc6:	2240      	movs	r2, #64	; 0x40
 8004dc8:	4213      	tst	r3, r2
 8004dca:	d100      	bne.n	8004dce <HAL_UART_IRQHandler+0x126>
 8004dcc:	e77c      	b.n	8004cc8 <HAL_UART_IRQHandler+0x20>
 8004dce:	4210      	tst	r0, r2
 8004dd0:	d100      	bne.n	8004dd4 <HAL_UART_IRQHandler+0x12c>
 8004dd2:	e779      	b.n	8004cc8 <HAL_UART_IRQHandler+0x20>
    UART_EndTransmit_IT(huart);
 8004dd4:	0020      	movs	r0, r4
 8004dd6:	f7ff ff1b 	bl	8004c10 <UART_EndTransmit_IT>
    return;
 8004dda:	e775      	b.n	8004cc8 <HAL_UART_IRQHandler+0x20>
 8004ddc:	08004853 	.word	0x08004853

08004de0 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004de0:	4770      	bx	lr
	...

08004de4 <TM_GPIO_INT_Init>:
#else
	//RCC->AHB1ENR &= ~(1 << TM_GPIO_GetPortSource(GPIOx));
#endif
}

void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8004de4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004de6:	b087      	sub	sp, #28
 8004de8:	9303      	str	r3, [sp, #12]
 8004dea:	ab0c      	add	r3, sp, #48	; 0x30
 8004dec:	781b      	ldrb	r3, [r3, #0]
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 8004dee:	0384      	lsls	r4, r0, #14
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8004df0:	9304      	str	r3, [sp, #16]
 8004df2:	ab0d      	add	r3, sp, #52	; 0x34
 8004df4:	781b      	ldrb	r3, [r3, #0]
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
			continue;
		}
		
		/* Pin is used */
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8004df6:	0e24      	lsrs	r4, r4, #24
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8004df8:	9305      	str	r3, [sp, #20]
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 8004dfa:	2300      	movs	r3, #0
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8004dfc:	9102      	str	r1, [sp, #8]
 8004dfe:	9201      	str	r2, [sp, #4]
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8004e00:	0064      	lsls	r4, r4, #1
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 8004e02:	9902      	ldr	r1, [sp, #8]
 8004e04:	2201      	movs	r2, #1
 8004e06:	4119      	asrs	r1, r3
 8004e08:	4211      	tst	r1, r2
 8004e0a:	d026      	beq.n	8004e5a <TM_GPIO_INT_Init+0x76>
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8004e0c:	0017      	movs	r7, r2
 8004e0e:	409f      	lsls	r7, r3
 8004e10:	4d14      	ldr	r5, [pc, #80]	; (8004e64 <TM_GPIO_INT_Init+0x80>)
 8004e12:	005e      	lsls	r6, r3, #1
 8004e14:	5b61      	ldrh	r1, [r4, r5]
		
		/* Set GPIO PUPD register */
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 8004e16:	9a04      	ldr	r2, [sp, #16]
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8004e18:	4339      	orrs	r1, r7
 8004e1a:	5361      	strh	r1, [r4, r5]
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 8004e1c:	2103      	movs	r1, #3
 8004e1e:	40b1      	lsls	r1, r6
 8004e20:	43c9      	mvns	r1, r1
 8004e22:	40b2      	lsls	r2, r6
 8004e24:	68c5      	ldr	r5, [r0, #12]
 8004e26:	400d      	ands	r5, r1
 8004e28:	4315      	orrs	r5, r2
		
		/* Set GPIO MODE register */
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 8004e2a:	9a01      	ldr	r2, [sp, #4]
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 8004e2c:	60c5      	str	r5, [r0, #12]
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 8004e2e:	40b2      	lsls	r2, r6
 8004e30:	6805      	ldr	r5, [r0, #0]
 8004e32:	400d      	ands	r5, r1
 8004e34:	4315      	orrs	r5, r2
		
		/* Set only if output or alternate functions */
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 8004e36:	9a01      	ldr	r2, [sp, #4]
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 8004e38:	6005      	str	r5, [r0, #0]
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 8004e3a:	1e55      	subs	r5, r2, #1
 8004e3c:	2d01      	cmp	r5, #1
 8004e3e:	d80c      	bhi.n	8004e5a <TM_GPIO_INT_Init+0x76>
			/* Set GPIO OTYPE register */
			GPIOx->OTYPER = (GPIOx->OTYPER & ~(uint16_t)(0x01 << pinpos)) | ((uint16_t)(GPIO_OType << pinpos));
 8004e40:	6845      	ldr	r5, [r0, #4]
 8004e42:	43bd      	bics	r5, r7
 8004e44:	9f03      	ldr	r7, [sp, #12]
 8004e46:	409f      	lsls	r7, r3
 8004e48:	b2bf      	uxth	r7, r7
 8004e4a:	433d      	orrs	r5, r7
 8004e4c:	6045      	str	r5, [r0, #4]
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
 8004e4e:	6885      	ldr	r5, [r0, #8]
 8004e50:	4029      	ands	r1, r5
 8004e52:	9d05      	ldr	r5, [sp, #20]
 8004e54:	40b5      	lsls	r5, r6
 8004e56:	4329      	orrs	r1, r5
 8004e58:	6081      	str	r1, [r0, #8]
 8004e5a:	3301      	adds	r3, #1
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8004e5c:	2b10      	cmp	r3, #16
 8004e5e:	d1d0      	bne.n	8004e02 <TM_GPIO_INT_Init+0x1e>
		}
	}
}
 8004e60:	b007      	add	sp, #28
 8004e62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e64:	200002a4 	.word	0x200002a4

08004e68 <TM_GPIO_InitAlternate>:
void TM_GPIO_InitAlternate(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed, uint8_t Alternate) {
 8004e68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e6a:	b087      	sub	sp, #28
 8004e6c:	ac0c      	add	r4, sp, #48	; 0x30
 8004e6e:	9303      	str	r3, [sp, #12]
 8004e70:	7823      	ldrb	r3, [r4, #0]
 8004e72:	ac0d      	add	r4, sp, #52	; 0x34
 8004e74:	9304      	str	r3, [sp, #16]
 8004e76:	7823      	ldrb	r3, [r4, #0]
 8004e78:	9305      	str	r3, [sp, #20]
	if (GPIO_Pin == 0x00) {
 8004e7a:	2900      	cmp	r1, #0
 8004e7c:	d01e      	beq.n	8004ebc <TM_GPIO_InitAlternate+0x54>
 8004e7e:	2400      	movs	r4, #0
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 8004e80:	000d      	movs	r5, r1
 8004e82:	2301      	movs	r3, #1
 8004e84:	4125      	asrs	r5, r4
 8004e86:	421d      	tst	r5, r3
 8004e88:	d00d      	beq.n	8004ea6 <TM_GPIO_InitAlternate+0x3e>
		GPIOx->AFR[pinpos >> 0x03] = (GPIOx->AFR[pinpos >> 0x03] & ~(0x0F << (4 * (pinpos & 0x07)))) | (Alternate << (4 * (pinpos & 0x07)));
 8004e8a:	2707      	movs	r7, #7
 8004e8c:	4027      	ands	r7, r4
 8004e8e:	00bf      	lsls	r7, r7, #2
 8004e90:	330e      	adds	r3, #14
 8004e92:	40bb      	lsls	r3, r7
 8004e94:	08e5      	lsrs	r5, r4, #3
 8004e96:	00ad      	lsls	r5, r5, #2
 8004e98:	1945      	adds	r5, r0, r5
 8004e9a:	6a2e      	ldr	r6, [r5, #32]
 8004e9c:	439e      	bics	r6, r3
 8004e9e:	9b05      	ldr	r3, [sp, #20]
 8004ea0:	40bb      	lsls	r3, r7
 8004ea2:	431e      	orrs	r6, r3
 8004ea4:	622e      	str	r6, [r5, #32]
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8004ea6:	3401      	adds	r4, #1
 8004ea8:	2c10      	cmp	r4, #16
 8004eaa:	d1e9      	bne.n	8004e80 <TM_GPIO_InitAlternate+0x18>
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, TM_GPIO_Mode_AF, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 8004eac:	9b04      	ldr	r3, [sp, #16]
 8004eae:	9301      	str	r3, [sp, #4]
 8004eb0:	9b03      	ldr	r3, [sp, #12]
 8004eb2:	9300      	str	r3, [sp, #0]
 8004eb4:	0013      	movs	r3, r2
 8004eb6:	2202      	movs	r2, #2
 8004eb8:	f7ff ff94 	bl	8004de4 <TM_GPIO_INT_Init>
}
 8004ebc:	b007      	add	sp, #28
 8004ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004ec0 <TM_I2C_GetHandle>:
static void TM_I2C4_INT_InitPins(TM_I2C_PinsPack_t pinspack);
#endif

I2C_HandleTypeDef* TM_I2C_GetHandle(I2C_TypeDef* I2Cx) {
#ifdef I2C1
	if (I2Cx == I2C1) {
 8004ec0:	4a05      	ldr	r2, [pc, #20]	; (8004ed8 <TM_I2C_GetHandle+0x18>)
		return &I2C1Handle;
 8004ec2:	4b06      	ldr	r3, [pc, #24]	; (8004edc <TM_I2C_GetHandle+0x1c>)
	if (I2Cx == I2C1) {
 8004ec4:	4290      	cmp	r0, r2
 8004ec6:	d004      	beq.n	8004ed2 <TM_I2C_GetHandle+0x12>
	}
#endif
#ifdef I2C2
	if (I2Cx == I2C2) {
 8004ec8:	4a05      	ldr	r2, [pc, #20]	; (8004ee0 <TM_I2C_GetHandle+0x20>)
		return &I2C2Handle;
 8004eca:	4b06      	ldr	r3, [pc, #24]	; (8004ee4 <TM_I2C_GetHandle+0x24>)
	if (I2Cx == I2C2) {
 8004ecc:	4290      	cmp	r0, r2
 8004ece:	d000      	beq.n	8004ed2 <TM_I2C_GetHandle+0x12>
		return &I2C4Handle;
	}
#endif
	
	/* Return invalid */
	return 0;
 8004ed0:	2300      	movs	r3, #0
}
 8004ed2:	0018      	movs	r0, r3
 8004ed4:	4770      	bx	lr
 8004ed6:	46c0      	nop			; (mov r8, r8)
 8004ed8:	40005400 	.word	0x40005400
 8004edc:	20000000 	.word	0x20000000
 8004ee0:	40005800 	.word	0x40005800
 8004ee4:	2000004c 	.word	0x2000004c

08004ee8 <TM_I2C_Read>:
	
	/* Return OK */
	return TM_I2C_Result_Ok;
}

TM_I2C_Result_t TM_I2C_Read(I2C_TypeDef* I2Cx, uint8_t device_address, uint8_t register_address, uint8_t* data) {
 8004ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004eea:	240f      	movs	r4, #15
 8004eec:	b085      	sub	sp, #20
 8004eee:	000e      	movs	r6, r1
	I2C_HandleTypeDef* Handle = TM_I2C_GetHandle(I2Cx);
	
	/* Send address */
	if (HAL_I2C_Master_Transmit(Handle, (uint16_t)device_address, &register_address, 1, 1000) != HAL_OK) {
 8004ef0:	27fa      	movs	r7, #250	; 0xfa
TM_I2C_Result_t TM_I2C_Read(I2C_TypeDef* I2Cx, uint8_t device_address, uint8_t register_address, uint8_t* data) {
 8004ef2:	446c      	add	r4, sp
 8004ef4:	7022      	strb	r2, [r4, #0]
 8004ef6:	9302      	str	r3, [sp, #8]
	I2C_HandleTypeDef* Handle = TM_I2C_GetHandle(I2Cx);
 8004ef8:	f7ff ffe2 	bl	8004ec0 <TM_I2C_GetHandle>
	if (HAL_I2C_Master_Transmit(Handle, (uint16_t)device_address, &register_address, 1, 1000) != HAL_OK) {
 8004efc:	b2b6      	uxth	r6, r6
 8004efe:	00bf      	lsls	r7, r7, #2
 8004f00:	0022      	movs	r2, r4
 8004f02:	9700      	str	r7, [sp, #0]
 8004f04:	2301      	movs	r3, #1
 8004f06:	0031      	movs	r1, r6
	I2C_HandleTypeDef* Handle = TM_I2C_GetHandle(I2Cx);
 8004f08:	0005      	movs	r5, r0
	if (HAL_I2C_Master_Transmit(Handle, (uint16_t)device_address, &register_address, 1, 1000) != HAL_OK) {
 8004f0a:	f7fe fa7b 	bl	8003404 <HAL_I2C_Master_Transmit>
 8004f0e:	1e04      	subs	r4, r0, #0
 8004f10:	d004      	beq.n	8004f1c <TM_I2C_Read+0x34>
	}
	
	/* Receive multiple byte */
	if (HAL_I2C_Master_Receive(Handle, device_address, data, 1, 1000) != HAL_OK) {
		/* Check error */
		if (HAL_I2C_GetError(Handle) != HAL_I2C_ERROR_AF) {
 8004f12:	0028      	movs	r0, r5
 8004f14:	f7fe fec1 	bl	8003c9a <HAL_I2C_GetError>
			
		}
		
		/* Return error */
		return TM_I2C_Result_Error;
 8004f18:	2401      	movs	r4, #1
 8004f1a:	e008      	b.n	8004f2e <TM_I2C_Read+0x46>
	if (HAL_I2C_Master_Receive(Handle, device_address, data, 1, 1000) != HAL_OK) {
 8004f1c:	9700      	str	r7, [sp, #0]
 8004f1e:	2301      	movs	r3, #1
 8004f20:	9a02      	ldr	r2, [sp, #8]
 8004f22:	0031      	movs	r1, r6
 8004f24:	0028      	movs	r0, r5
 8004f26:	f7fe fb05 	bl	8003534 <HAL_I2C_Master_Receive>
 8004f2a:	2800      	cmp	r0, #0
 8004f2c:	d1f1      	bne.n	8004f12 <TM_I2C_Read+0x2a>
	}
	
	/* Return OK */
	return TM_I2C_Result_Ok;
}
 8004f2e:	0020      	movs	r0, r4
 8004f30:	b005      	add	sp, #20
 8004f32:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004f34 <TM_I2C_Write>:
	
	/* Return OK */
	return TM_I2C_Result_Ok;
}

TM_I2C_Result_t TM_I2C_Write(I2C_TypeDef* I2Cx, uint8_t device_address, uint8_t register_address, uint8_t data) {
 8004f34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f36:	b085      	sub	sp, #20
 8004f38:	0017      	movs	r7, r2
 8004f3a:	001e      	movs	r6, r3
 8004f3c:	000c      	movs	r4, r1
	uint8_t d[2];
	I2C_HandleTypeDef* Handle = TM_I2C_GetHandle(I2Cx);
 8004f3e:	f7ff ffbf 	bl	8004ec0 <TM_I2C_GetHandle>
	/* Format array to send */
	d[0] = register_address;
	d[1] = data;
	
	/* Try to transmit via I2C */
	if (HAL_I2C_Master_Transmit(Handle, (uint16_t)device_address, (uint8_t *)d, 2, 1000) != HAL_OK) {
 8004f42:	23fa      	movs	r3, #250	; 0xfa
	d[0] = register_address;
 8004f44:	aa03      	add	r2, sp, #12
	if (HAL_I2C_Master_Transmit(Handle, (uint16_t)device_address, (uint8_t *)d, 2, 1000) != HAL_OK) {
 8004f46:	009b      	lsls	r3, r3, #2
	d[0] = register_address;
 8004f48:	7017      	strb	r7, [r2, #0]
	d[1] = data;
 8004f4a:	7056      	strb	r6, [r2, #1]
	if (HAL_I2C_Master_Transmit(Handle, (uint16_t)device_address, (uint8_t *)d, 2, 1000) != HAL_OK) {
 8004f4c:	b2a1      	uxth	r1, r4
 8004f4e:	9300      	str	r3, [sp, #0]
 8004f50:	2302      	movs	r3, #2
	I2C_HandleTypeDef* Handle = TM_I2C_GetHandle(I2Cx);
 8004f52:	0005      	movs	r5, r0
	if (HAL_I2C_Master_Transmit(Handle, (uint16_t)device_address, (uint8_t *)d, 2, 1000) != HAL_OK) {
 8004f54:	f7fe fa56 	bl	8003404 <HAL_I2C_Master_Transmit>
		/* Return error */
		return TM_I2C_Result_Error;
	} 
	
	/* Return OK */
	return TM_I2C_Result_Ok;
 8004f58:	2300      	movs	r3, #0
	if (HAL_I2C_Master_Transmit(Handle, (uint16_t)device_address, (uint8_t *)d, 2, 1000) != HAL_OK) {
 8004f5a:	4298      	cmp	r0, r3
 8004f5c:	d003      	beq.n	8004f66 <TM_I2C_Write+0x32>
		if (HAL_I2C_GetError(Handle) != HAL_I2C_ERROR_AF) {
 8004f5e:	0028      	movs	r0, r5
 8004f60:	f7fe fe9b 	bl	8003c9a <HAL_I2C_GetError>
		return TM_I2C_Result_Error;
 8004f64:	2301      	movs	r3, #1
}
 8004f66:	0018      	movs	r0, r3
 8004f68:	b005      	add	sp, #20
 8004f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004f6c <TM_I2C_IsDeviceConnected>:
	
	/* Return OK */
	return TM_I2C_Result_Ok;
}

TM_I2C_Result_t TM_I2C_IsDeviceConnected(I2C_TypeDef* I2Cx, uint8_t device_address) {
 8004f6c:	b510      	push	{r4, lr}
 8004f6e:	000c      	movs	r4, r1
	I2C_HandleTypeDef* Handle = TM_I2C_GetHandle(I2Cx);
 8004f70:	f7ff ffa6 	bl	8004ec0 <TM_I2C_GetHandle>
	
	/* Check if device is ready for communication */
	if (HAL_I2C_IsDeviceReady(Handle, device_address, 2, 5) != HAL_OK) {
 8004f74:	2305      	movs	r3, #5
 8004f76:	b2a1      	uxth	r1, r4
 8004f78:	2202      	movs	r2, #2
 8004f7a:	f7fe fb73 	bl	8003664 <HAL_I2C_IsDeviceReady>
 8004f7e:	1e43      	subs	r3, r0, #1
 8004f80:	4198      	sbcs	r0, r3
		return TM_I2C_Result_Error;
	}
	
	/* Return OK */
	return TM_I2C_Result_Ok;
}
 8004f82:	b2c0      	uxtb	r0, r0
 8004f84:	bd10      	pop	{r4, pc}

08004f86 <TM_I2C_InitCustomPinsCallback>:
}

__weak void TM_I2C_InitCustomPinsCallback(I2C_TypeDef* I2Cx, uint16_t AlternateFunction) {
	/* Custom user function. */
	/* In case user needs functionality for custom pins, this function should be declared outside this library */
}
 8004f86:	4770      	bx	lr

08004f88 <TM_I2C_Init>:
TM_I2C_Result_t TM_I2C_Init(I2C_TypeDef* I2Cx, TM_I2C_PinsPack_t pinspack, uint32_t clockSpeed) {	
 8004f88:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8004f8a:	0006      	movs	r6, r0
 8004f8c:	000c      	movs	r4, r1
	I2C_HandleTypeDef* Handle = TM_I2C_GetHandle(I2Cx);
 8004f8e:	f7ff ff97 	bl	8004ec0 <TM_I2C_GetHandle>
	if (I2Cx == I2C1) {
 8004f92:	4b34      	ldr	r3, [pc, #208]	; (8005064 <TM_I2C_Init+0xdc>)
	I2C_HandleTypeDef* Handle = TM_I2C_GetHandle(I2Cx);
 8004f94:	0005      	movs	r5, r0
	Handle->Instance = I2Cx;
 8004f96:	6006      	str	r6, [r0, #0]
	if (I2Cx == I2C1) {
 8004f98:	429e      	cmp	r6, r3
 8004f9a:	d13d      	bne.n	8005018 <TM_I2C_Init+0x90>
		__HAL_RCC_I2C1_CLK_ENABLE();
 8004f9c:	2080      	movs	r0, #128	; 0x80
 8004f9e:	4a32      	ldr	r2, [pc, #200]	; (8005068 <TM_I2C_Init+0xe0>)
 8004fa0:	0380      	lsls	r0, r0, #14
 8004fa2:	69d1      	ldr	r1, [r2, #28]
 8004fa4:	4301      	orrs	r1, r0
 8004fa6:	61d1      	str	r1, [r2, #28]
 8004fa8:	69d3      	ldr	r3, [r2, #28]
 8004faa:	4003      	ands	r3, r0
 8004fac:	9302      	str	r3, [sp, #8]
 8004fae:	9b02      	ldr	r3, [sp, #8]
/* Private functions */
#ifdef I2C1
static void TM_I2C1_INT_InitPins(TM_I2C_PinsPack_t pinspack) {
	/* Init pins */
#if defined(GPIOB)
	if (pinspack == TM_I2C_PinsPack_1) {
 8004fb0:	2c00      	cmp	r4, #0
 8004fb2:	d109      	bne.n	8004fc8 <TM_I2C_Init+0x40>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_6 | GPIO_PIN_7, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF3_I2C1);
 8004fb4:	2303      	movs	r3, #3
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	9301      	str	r3, [sp, #4]
 8004fba:	21c0      	movs	r1, #192	; 0xc0
 8004fbc:	0013      	movs	r3, r2
 8004fbe:	9200      	str	r2, [sp, #0]
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_8 | GPIO_PIN_9, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF3_I2C1);
	}
#endif
#if defined(GPIOB)
	if (pinspack == TM_I2C_PinsPack_3) {
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_6 | GPIO_PIN_9, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF3_I2C1);
 8004fc0:	482a      	ldr	r0, [pc, #168]	; (800506c <TM_I2C_Init+0xe4>)
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_10 | GPIO_PIN_11, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C2);
	}
#endif
#if defined(GPIOF)
	if (pinspack == TM_I2C_PinsPack_2) {
		TM_GPIO_InitAlternate(GPIOF, GPIO_PIN_0 | GPIO_PIN_1, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C2);
 8004fc2:	f7ff ff51 	bl	8004e68 <TM_GPIO_InitAlternate>
 8004fc6:	e015      	b.n	8004ff4 <TM_I2C_Init+0x6c>
	if (pinspack == TM_I2C_PinsPack_2) {
 8004fc8:	2c01      	cmp	r4, #1
 8004fca:	d107      	bne.n	8004fdc <TM_I2C_Init+0x54>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_8 | GPIO_PIN_9, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF3_I2C1);
 8004fcc:	2303      	movs	r3, #3
 8004fce:	0022      	movs	r2, r4
 8004fd0:	9301      	str	r3, [sp, #4]
 8004fd2:	21c0      	movs	r1, #192	; 0xc0
 8004fd4:	0023      	movs	r3, r4
 8004fd6:	9400      	str	r4, [sp, #0]
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_6 | GPIO_PIN_9, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF3_I2C1);
 8004fd8:	0089      	lsls	r1, r1, #2
 8004fda:	e7f1      	b.n	8004fc0 <TM_I2C_Init+0x38>
	if (pinspack == TM_I2C_PinsPack_3) {
 8004fdc:	2c02      	cmp	r4, #2
 8004fde:	d106      	bne.n	8004fee <TM_I2C_Init+0x66>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_6 | GPIO_PIN_9, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF3_I2C1);
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	9301      	str	r3, [sp, #4]
 8004fe6:	9200      	str	r2, [sp, #0]
 8004fe8:	0013      	movs	r3, r2
 8004fea:	2190      	movs	r1, #144	; 0x90
 8004fec:	e7f4      	b.n	8004fd8 <TM_I2C_Init+0x50>
		TM_I2C_InitCustomPinsCallback(I2C1, GPIO_AF3_I2C1);
 8004fee:	2103      	movs	r1, #3
	if (pinspack == TM_I2C_PinsPack_Custom) {
 8004ff0:	2c04      	cmp	r4, #4
 8004ff2:	d033      	beq.n	800505c <TM_I2C_Init+0xd4>
	Handle->Init.OwnAddress2 = 0x00;
 8004ff4:	2400      	movs	r4, #0
	Handle->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004ff6:	2301      	movs	r3, #1
	Handle->Init.OwnAddress2 = 0x00;
 8004ff8:	616c      	str	r4, [r5, #20]
	Handle->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004ffa:	60eb      	str	r3, [r5, #12]
	Handle->Init.OwnAddress1 = 0x00;
 8004ffc:	60ac      	str	r4, [r5, #8]
	Handle->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004ffe:	612c      	str	r4, [r5, #16]
	Handle->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005000:	61ec      	str	r4, [r5, #28]
	Handle->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE; 
 8005002:	622c      	str	r4, [r5, #32]
	HAL_I2C_Init(Handle);
 8005004:	0028      	movs	r0, r5
 8005006:	f7fe f9a7 	bl	8003358 <HAL_I2C_Init>
	HAL_I2CEx_ConfigAnalogFilter(Handle, I2C_ANALOGFILTER_ENABLE);
 800500a:	0021      	movs	r1, r4
 800500c:	0028      	movs	r0, r5
 800500e:	f7fe fe47 	bl	8003ca0 <HAL_I2CEx_ConfigAnalogFilter>
}
 8005012:	0020      	movs	r0, r4
 8005014:	b004      	add	sp, #16
 8005016:	bd70      	pop	{r4, r5, r6, pc}
	if (I2Cx == I2C2) {
 8005018:	4b15      	ldr	r3, [pc, #84]	; (8005070 <TM_I2C_Init+0xe8>)
 800501a:	429e      	cmp	r6, r3
 800501c:	d1ea      	bne.n	8004ff4 <TM_I2C_Init+0x6c>
		__HAL_RCC_I2C2_CLK_ENABLE();
 800501e:	2080      	movs	r0, #128	; 0x80
 8005020:	4a11      	ldr	r2, [pc, #68]	; (8005068 <TM_I2C_Init+0xe0>)
 8005022:	03c0      	lsls	r0, r0, #15
 8005024:	69d1      	ldr	r1, [r2, #28]
 8005026:	4301      	orrs	r1, r0
 8005028:	61d1      	str	r1, [r2, #28]
 800502a:	69d3      	ldr	r3, [r2, #28]
 800502c:	4003      	ands	r3, r0
 800502e:	9303      	str	r3, [sp, #12]
 8005030:	9b03      	ldr	r3, [sp, #12]
	if (pinspack == TM_I2C_PinsPack_1) {
 8005032:	2c00      	cmp	r4, #0
 8005034:	d106      	bne.n	8005044 <TM_I2C_Init+0xbc>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_10 | GPIO_PIN_11, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C2);
 8005036:	2201      	movs	r2, #1
 8005038:	21c0      	movs	r1, #192	; 0xc0
 800503a:	9201      	str	r2, [sp, #4]
 800503c:	9200      	str	r2, [sp, #0]
 800503e:	0013      	movs	r3, r2
 8005040:	0109      	lsls	r1, r1, #4
 8005042:	e7bd      	b.n	8004fc0 <TM_I2C_Init+0x38>
	if (pinspack == TM_I2C_PinsPack_2) {
 8005044:	2c01      	cmp	r4, #1
 8005046:	d106      	bne.n	8005056 <TM_I2C_Init+0xce>
		TM_GPIO_InitAlternate(GPIOF, GPIO_PIN_0 | GPIO_PIN_1, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C2);
 8005048:	9401      	str	r4, [sp, #4]
 800504a:	9400      	str	r4, [sp, #0]
 800504c:	0023      	movs	r3, r4
 800504e:	0022      	movs	r2, r4
 8005050:	2103      	movs	r1, #3
 8005052:	4808      	ldr	r0, [pc, #32]	; (8005074 <TM_I2C_Init+0xec>)
 8005054:	e7b5      	b.n	8004fc2 <TM_I2C_Init+0x3a>
#if defined(GPIOH)
	if (pinspack == TM_I2C_PinsPack_3) {
		TM_GPIO_InitAlternate(GPIOH, GPIO_PIN_4 | GPIO_PIN_5, TM_GPIO_OType_OD, TM_GPIO_PuPd_UP, TM_GPIO_Speed_Medium, GPIO_AF4_I2C2);
	}
#endif
	if (pinspack == TM_I2C_PinsPack_Custom) {
 8005056:	2c04      	cmp	r4, #4
 8005058:	d1cc      	bne.n	8004ff4 <TM_I2C_Init+0x6c>
		/* Init custom pins, callback function */
		TM_I2C_InitCustomPinsCallback(I2C2, GPIO_AF4_I2C2);
 800505a:	2101      	movs	r1, #1
 800505c:	0030      	movs	r0, r6
 800505e:	f7ff ff92 	bl	8004f86 <TM_I2C_InitCustomPinsCallback>
 8005062:	e7c7      	b.n	8004ff4 <TM_I2C_Init+0x6c>
 8005064:	40005400 	.word	0x40005400
 8005068:	40021000 	.word	0x40021000
 800506c:	48000400 	.word	0x48000400
 8005070:	40005800 	.word	0x40005800
 8005074:	48001400 	.word	0x48001400

08005078 <TM_MPU6050_SetGyroscope>:
	
	/* Return OK */
	return TM_MPU6050_Result_Ok;
}

TM_MPU6050_Result_t TM_MPU6050_SetGyroscope(TM_MPU6050_t* DataStruct, TM_MPU6050_Gyroscope_t GyroscopeSensitivity) {
 8005078:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint8_t temp;
	
	/* Config gyroscope */
	TM_I2C_Read(MPU6050_I2C, DataStruct->Address, MPU6050_GYRO_CONFIG, &temp);
 800507a:	466b      	mov	r3, sp
 800507c:	1dde      	adds	r6, r3, #7
TM_MPU6050_Result_t TM_MPU6050_SetGyroscope(TM_MPU6050_t* DataStruct, TM_MPU6050_Gyroscope_t GyroscopeSensitivity) {
 800507e:	000d      	movs	r5, r1
 8005080:	0004      	movs	r4, r0
	TM_I2C_Read(MPU6050_I2C, DataStruct->Address, MPU6050_GYRO_CONFIG, &temp);
 8005082:	7801      	ldrb	r1, [r0, #0]
 8005084:	0033      	movs	r3, r6
 8005086:	221b      	movs	r2, #27
 8005088:	480f      	ldr	r0, [pc, #60]	; (80050c8 <TM_MPU6050_SetGyroscope+0x50>)
 800508a:	f7ff ff2d 	bl	8004ee8 <TM_I2C_Read>
	temp = (temp & 0xE7) | (uint8_t)GyroscopeSensitivity << 3;
 800508e:	2218      	movs	r2, #24
 8005090:	7833      	ldrb	r3, [r6, #0]
	TM_I2C_Write(MPU6050_I2C, DataStruct->Address, MPU6050_GYRO_CONFIG, temp);
 8005092:	7821      	ldrb	r1, [r4, #0]
	temp = (temp & 0xE7) | (uint8_t)GyroscopeSensitivity << 3;
 8005094:	4393      	bics	r3, r2
 8005096:	00ea      	lsls	r2, r5, #3
 8005098:	4313      	orrs	r3, r2
 800509a:	b2db      	uxtb	r3, r3
	TM_I2C_Write(MPU6050_I2C, DataStruct->Address, MPU6050_GYRO_CONFIG, temp);
 800509c:	221b      	movs	r2, #27
 800509e:	480a      	ldr	r0, [pc, #40]	; (80050c8 <TM_MPU6050_SetGyroscope+0x50>)
	temp = (temp & 0xE7) | (uint8_t)GyroscopeSensitivity << 3;
 80050a0:	7033      	strb	r3, [r6, #0]
	TM_I2C_Write(MPU6050_I2C, DataStruct->Address, MPU6050_GYRO_CONFIG, temp);
 80050a2:	f7ff ff47 	bl	8004f34 <TM_I2C_Write>
	
	switch (GyroscopeSensitivity) {
 80050a6:	2d03      	cmp	r5, #3
 80050a8:	d806      	bhi.n	80050b8 <TM_MPU6050_SetGyroscope+0x40>
 80050aa:	0028      	movs	r0, r5
 80050ac:	f7fb f83e 	bl	800012c <__gnu_thumb1_case_uqi>
 80050b0:	0a080602 	.word	0x0a080602
		case TM_MPU6050_Gyroscope_250s:
			DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_250; 
 80050b4:	4b05      	ldr	r3, [pc, #20]	; (80050cc <TM_MPU6050_SetGyroscope+0x54>)
			break;
		case TM_MPU6050_Gyroscope_1000s:
			DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_1000; 
			break;
		case TM_MPU6050_Gyroscope_2000s:
			DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_2000; 
 80050b6:	6063      	str	r3, [r4, #4]
			break;
	}
	
	/* Return OK */
	return TM_MPU6050_Result_Ok;
}
 80050b8:	2000      	movs	r0, #0
 80050ba:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
			DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_500; 
 80050bc:	4b04      	ldr	r3, [pc, #16]	; (80050d0 <TM_MPU6050_SetGyroscope+0x58>)
 80050be:	e7fa      	b.n	80050b6 <TM_MPU6050_SetGyroscope+0x3e>
			DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_1000; 
 80050c0:	4b04      	ldr	r3, [pc, #16]	; (80050d4 <TM_MPU6050_SetGyroscope+0x5c>)
 80050c2:	e7f8      	b.n	80050b6 <TM_MPU6050_SetGyroscope+0x3e>
			DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_2000; 
 80050c4:	4b04      	ldr	r3, [pc, #16]	; (80050d8 <TM_MPU6050_SetGyroscope+0x60>)
 80050c6:	e7f6      	b.n	80050b6 <TM_MPU6050_SetGyroscope+0x3e>
 80050c8:	40005400 	.word	0x40005400
 80050cc:	3bfa232d 	.word	0x3bfa232d
 80050d0:	3c7a232d 	.word	0x3c7a232d
 80050d4:	3cf9c190 	.word	0x3cf9c190
 80050d8:	3d79c190 	.word	0x3d79c190

080050dc <TM_MPU6050_SetAccelerometer>:

TM_MPU6050_Result_t TM_MPU6050_SetAccelerometer(TM_MPU6050_t* DataStruct, TM_MPU6050_Accelerometer_t AccelerometerSensitivity) {
 80050dc:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint8_t temp;
	
	/* Config accelerometer */
	TM_I2C_Read(MPU6050_I2C, DataStruct->Address, MPU6050_ACCEL_CONFIG, &temp);
 80050de:	466b      	mov	r3, sp
 80050e0:	1dde      	adds	r6, r3, #7
TM_MPU6050_Result_t TM_MPU6050_SetAccelerometer(TM_MPU6050_t* DataStruct, TM_MPU6050_Accelerometer_t AccelerometerSensitivity) {
 80050e2:	000d      	movs	r5, r1
 80050e4:	0004      	movs	r4, r0
	TM_I2C_Read(MPU6050_I2C, DataStruct->Address, MPU6050_ACCEL_CONFIG, &temp);
 80050e6:	7801      	ldrb	r1, [r0, #0]
 80050e8:	0033      	movs	r3, r6
 80050ea:	221c      	movs	r2, #28
 80050ec:	4810      	ldr	r0, [pc, #64]	; (8005130 <TM_MPU6050_SetAccelerometer+0x54>)
 80050ee:	f7ff fefb 	bl	8004ee8 <TM_I2C_Read>
	temp = (temp & 0xE7) | (uint8_t)AccelerometerSensitivity << 3;
 80050f2:	2218      	movs	r2, #24
 80050f4:	7833      	ldrb	r3, [r6, #0]
	TM_I2C_Write(MPU6050_I2C, DataStruct->Address, MPU6050_ACCEL_CONFIG, temp);
 80050f6:	7821      	ldrb	r1, [r4, #0]
	temp = (temp & 0xE7) | (uint8_t)AccelerometerSensitivity << 3;
 80050f8:	4393      	bics	r3, r2
 80050fa:	00ea      	lsls	r2, r5, #3
 80050fc:	4313      	orrs	r3, r2
 80050fe:	b2db      	uxtb	r3, r3
	TM_I2C_Write(MPU6050_I2C, DataStruct->Address, MPU6050_ACCEL_CONFIG, temp);
 8005100:	221c      	movs	r2, #28
 8005102:	480b      	ldr	r0, [pc, #44]	; (8005130 <TM_MPU6050_SetAccelerometer+0x54>)
	temp = (temp & 0xE7) | (uint8_t)AccelerometerSensitivity << 3;
 8005104:	7033      	strb	r3, [r6, #0]
	TM_I2C_Write(MPU6050_I2C, DataStruct->Address, MPU6050_ACCEL_CONFIG, temp);
 8005106:	f7ff ff15 	bl	8004f34 <TM_I2C_Write>
	
	/* Set sensitivities for multiplying gyro and accelerometer data */
	switch (AccelerometerSensitivity) {
 800510a:	2d03      	cmp	r5, #3
 800510c:	d807      	bhi.n	800511e <TM_MPU6050_SetAccelerometer+0x42>
 800510e:	0028      	movs	r0, r5
 8005110:	f7fb f80c 	bl	800012c <__gnu_thumb1_case_uqi>
 8005114:	0b090702 	.word	0x0b090702
		case TM_MPU6050_Accelerometer_2G:
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_2; 
 8005118:	23e2      	movs	r3, #226	; 0xe2
			break;
		case TM_MPU6050_Accelerometer_8G:
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_8; 
			break;
		case TM_MPU6050_Accelerometer_16G:
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_16; 
 800511a:	059b      	lsls	r3, r3, #22
 800511c:	60a3      	str	r3, [r4, #8]
			break;
	}
	
	/* Return OK */
	return TM_MPU6050_Result_Ok;
}
 800511e:	2000      	movs	r0, #0
 8005120:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_4; 
 8005122:	23e4      	movs	r3, #228	; 0xe4
 8005124:	e7f9      	b.n	800511a <TM_MPU6050_SetAccelerometer+0x3e>
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_8; 
 8005126:	23e6      	movs	r3, #230	; 0xe6
 8005128:	e7f7      	b.n	800511a <TM_MPU6050_SetAccelerometer+0x3e>
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_16; 
 800512a:	23e8      	movs	r3, #232	; 0xe8
 800512c:	e7f5      	b.n	800511a <TM_MPU6050_SetAccelerometer+0x3e>
 800512e:	46c0      	nop			; (mov r8, r8)
 8005130:	40005400 	.word	0x40005400

08005134 <TM_MPU6050_SetDataRate>:

TM_MPU6050_Result_t TM_MPU6050_SetDataRate(TM_MPU6050_t* DataStruct, uint8_t rate) {
 8005134:	000b      	movs	r3, r1
 8005136:	b510      	push	{r4, lr}
	/* Set data sample rate */
	if (TM_I2C_Write(MPU6050_I2C, DataStruct->Address, MPU6050_SMPLRT_DIV, rate) != TM_I2C_Result_Ok) {
 8005138:	7801      	ldrb	r1, [r0, #0]
 800513a:	2219      	movs	r2, #25
 800513c:	4803      	ldr	r0, [pc, #12]	; (800514c <TM_MPU6050_SetDataRate+0x18>)
 800513e:	f7ff fef9 	bl	8004f34 <TM_I2C_Write>
 8005142:	1e43      	subs	r3, r0, #1
 8005144:	4198      	sbcs	r0, r3
		return TM_MPU6050_Result_Error;
	}
	
	/* Return OK */
	return TM_MPU6050_Result_Ok;
}
 8005146:	b2c0      	uxtb	r0, r0
 8005148:	bd10      	pop	{r4, pc}
 800514a:	46c0      	nop			; (mov r8, r8)
 800514c:	40005400 	.word	0x40005400

08005150 <TM_MPU6050_Init>:
TM_MPU6050_Result_t TM_MPU6050_Init(TM_MPU6050_t* DataStruct, TM_MPU6050_Device_t DeviceNumber, TM_MPU6050_Accelerometer_t AccelerometerSensitivity, TM_MPU6050_Gyroscope_t GyroscopeSensitivity) {
 8005150:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005152:	b085      	sub	sp, #20
 8005154:	9301      	str	r3, [sp, #4]
	DataStruct->Address = MPU6050_I2C_ADDR | (uint8_t)DeviceNumber;
 8005156:	2330      	movs	r3, #48	; 0x30
TM_MPU6050_Result_t TM_MPU6050_Init(TM_MPU6050_t* DataStruct, TM_MPU6050_Device_t DeviceNumber, TM_MPU6050_Accelerometer_t AccelerometerSensitivity, TM_MPU6050_Gyroscope_t GyroscopeSensitivity) {
 8005158:	0004      	movs	r4, r0
	DataStruct->Address = MPU6050_I2C_ADDR | (uint8_t)DeviceNumber;
 800515a:	425b      	negs	r3, r3
 800515c:	4319      	orrs	r1, r3
 800515e:	7001      	strb	r1, [r0, #0]
TM_MPU6050_Result_t TM_MPU6050_Init(TM_MPU6050_t* DataStruct, TM_MPU6050_Device_t DeviceNumber, TM_MPU6050_Accelerometer_t AccelerometerSensitivity, TM_MPU6050_Gyroscope_t GyroscopeSensitivity) {
 8005160:	0017      	movs	r7, r2
	TM_I2C_Init(MPU6050_I2C, MPU6050_I2C_PINSPACK, MPU6050_I2C_CLOCK);
 8005162:	2100      	movs	r1, #0
 8005164:	4a16      	ldr	r2, [pc, #88]	; (80051c0 <TM_MPU6050_Init+0x70>)
 8005166:	4817      	ldr	r0, [pc, #92]	; (80051c4 <TM_MPU6050_Init+0x74>)
 8005168:	f7ff ff0e 	bl	8004f88 <TM_I2C_Init>
	if (TM_I2C_IsDeviceConnected(MPU6050_I2C, DataStruct->Address) != TM_I2C_Result_Ok) {
 800516c:	7821      	ldrb	r1, [r4, #0]
 800516e:	4815      	ldr	r0, [pc, #84]	; (80051c4 <TM_MPU6050_Init+0x74>)
 8005170:	f7ff fefc 	bl	8004f6c <TM_I2C_IsDeviceConnected>
 8005174:	0005      	movs	r5, r0
		return TM_MPU6050_Result_DeviceNotConnected;
 8005176:	2002      	movs	r0, #2
	if (TM_I2C_IsDeviceConnected(MPU6050_I2C, DataStruct->Address) != TM_I2C_Result_Ok) {
 8005178:	2d00      	cmp	r5, #0
 800517a:	d11e      	bne.n	80051ba <TM_MPU6050_Init+0x6a>
	TM_I2C_Read(MPU6050_I2C, DataStruct->Address, MPU6050_WHO_AM_I, &temp);
 800517c:	ab02      	add	r3, sp, #8
 800517e:	1dde      	adds	r6, r3, #7
 8005180:	0033      	movs	r3, r6
 8005182:	7821      	ldrb	r1, [r4, #0]
 8005184:	2275      	movs	r2, #117	; 0x75
 8005186:	480f      	ldr	r0, [pc, #60]	; (80051c4 <TM_MPU6050_Init+0x74>)
 8005188:	f7ff feae 	bl	8004ee8 <TM_I2C_Read>
	if (temp != MPU6050_I_AM) {
 800518c:	7833      	ldrb	r3, [r6, #0]
		return TM_MPU6050_Result_DeviceInvalid;
 800518e:	2003      	movs	r0, #3
	if (temp != MPU6050_I_AM) {
 8005190:	2b68      	cmp	r3, #104	; 0x68
 8005192:	d112      	bne.n	80051ba <TM_MPU6050_Init+0x6a>
	TM_I2C_Write(MPU6050_I2C, DataStruct->Address, MPU6050_PWR_MGMT_1, 0x00);
 8005194:	002b      	movs	r3, r5
 8005196:	226b      	movs	r2, #107	; 0x6b
 8005198:	7821      	ldrb	r1, [r4, #0]
 800519a:	480a      	ldr	r0, [pc, #40]	; (80051c4 <TM_MPU6050_Init+0x74>)
 800519c:	f7ff feca 	bl	8004f34 <TM_I2C_Write>
	TM_MPU6050_SetDataRate(DataStruct, TM_MPU6050_DataRate_1KHz);
 80051a0:	2107      	movs	r1, #7
 80051a2:	0020      	movs	r0, r4
 80051a4:	f7ff ffc6 	bl	8005134 <TM_MPU6050_SetDataRate>
	TM_MPU6050_SetAccelerometer(DataStruct, AccelerometerSensitivity);
 80051a8:	0039      	movs	r1, r7
 80051aa:	0020      	movs	r0, r4
 80051ac:	f7ff ff96 	bl	80050dc <TM_MPU6050_SetAccelerometer>
	TM_MPU6050_SetGyroscope(DataStruct, GyroscopeSensitivity);
 80051b0:	9901      	ldr	r1, [sp, #4]
 80051b2:	0020      	movs	r0, r4
 80051b4:	f7ff ff60 	bl	8005078 <TM_MPU6050_SetGyroscope>
	return TM_MPU6050_Result_Ok;
 80051b8:	0028      	movs	r0, r5
}
 80051ba:	b005      	add	sp, #20
 80051bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051be:	46c0      	nop			; (mov r8, r8)
 80051c0:	00061a80 	.word	0x00061a80
 80051c4:	40005400 	.word	0x40005400

080051c8 <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80051c8:	2080      	movs	r0, #128	; 0x80
 80051ca:	4b1d      	ldr	r3, [pc, #116]	; (8005240 <MX_GPIO_Init+0x78>)
 80051cc:	03c0      	lsls	r0, r0, #15
 80051ce:	6959      	ldr	r1, [r3, #20]
{
 80051d0:	b530      	push	{r4, r5, lr}
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80051d2:	4301      	orrs	r1, r0
 80051d4:	6159      	str	r1, [r3, #20]
 80051d6:	695a      	ldr	r2, [r3, #20]
{
 80051d8:	b08b      	sub	sp, #44	; 0x2c
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80051da:	4002      	ands	r2, r0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80051dc:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80051de:	9201      	str	r2, [sp, #4]
 80051e0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80051e2:	6959      	ldr	r1, [r3, #20]
 80051e4:	0300      	lsls	r0, r0, #12
 80051e6:	4301      	orrs	r1, r0
 80051e8:	6159      	str	r1, [r3, #20]
 80051ea:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80051ec:	25c0      	movs	r5, #192	; 0xc0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80051ee:	4002      	ands	r2, r0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80051f0:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80051f2:	9202      	str	r2, [sp, #8]
 80051f4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80051f6:	6959      	ldr	r1, [r3, #20]
 80051f8:	0280      	lsls	r0, r0, #10
 80051fa:	4301      	orrs	r1, r0
 80051fc:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80051fe:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005200:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005202:	02c9      	lsls	r1, r1, #11
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005204:	4002      	ands	r2, r0
 8005206:	9203      	str	r2, [sp, #12]
 8005208:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800520a:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800520c:	4c0d      	ldr	r4, [pc, #52]	; (8005244 <MX_GPIO_Init+0x7c>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800520e:	430a      	orrs	r2, r1
 8005210:	615a      	str	r2, [r3, #20]
 8005212:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8005214:	00ad      	lsls	r5, r5, #2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005216:	400b      	ands	r3, r1
 8005218:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800521a:	2200      	movs	r2, #0
 800521c:	0029      	movs	r1, r5
 800521e:	0020      	movs	r0, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005220:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8005222:	f7fd ff43 	bl	80030ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005226:	2301      	movs	r3, #1
 8005228:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800522a:	2300      	movs	r3, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800522c:	a905      	add	r1, sp, #20
 800522e:	0020      	movs	r0, r4
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005230:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005232:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005234:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005236:	f7fd fe89 	bl	8002f4c <HAL_GPIO_Init>

}
 800523a:	b00b      	add	sp, #44	; 0x2c
 800523c:	bd30      	pop	{r4, r5, pc}
 800523e:	46c0      	nop			; (mov r8, r8)
 8005240:	40021000 	.word	0x40021000
 8005244:	48000800 	.word	0x48000800

08005248 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8005248:	b510      	push	{r4, lr}

  hi2c1.Instance = I2C1;
 800524a:	4b16      	ldr	r3, [pc, #88]	; (80052a4 <MX_I2C1_Init+0x5c>)
 800524c:	4c16      	ldr	r4, [pc, #88]	; (80052a8 <MX_I2C1_Init+0x60>)
  hi2c1.Init.Timing = 0x2000090E;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800524e:	2201      	movs	r2, #1
  hi2c1.Instance = I2C1;
 8005250:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8005252:	4b16      	ldr	r3, [pc, #88]	; (80052ac <MX_I2C1_Init+0x64>)
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005254:	0020      	movs	r0, r4
  hi2c1.Init.Timing = 0x2000090E;
 8005256:	6063      	str	r3, [r4, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8005258:	2300      	movs	r3, #0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800525a:	60e2      	str	r2, [r4, #12]
  hi2c1.Init.OwnAddress1 = 0;
 800525c:	60a3      	str	r3, [r4, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800525e:	6123      	str	r3, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8005260:	6163      	str	r3, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005262:	61a3      	str	r3, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005264:	61e3      	str	r3, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005266:	6223      	str	r3, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005268:	f7fe f876 	bl	8003358 <HAL_I2C_Init>
 800526c:	2800      	cmp	r0, #0
 800526e:	d003      	beq.n	8005278 <MX_I2C1_Init+0x30>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005270:	2142      	movs	r1, #66	; 0x42
 8005272:	480f      	ldr	r0, [pc, #60]	; (80052b0 <MX_I2C1_Init+0x68>)
 8005274:	f000 fcd2 	bl	8005c1c <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005278:	2100      	movs	r1, #0
 800527a:	0020      	movs	r0, r4
 800527c:	f7fe fd10 	bl	8003ca0 <HAL_I2CEx_ConfigAnalogFilter>
 8005280:	2800      	cmp	r0, #0
 8005282:	d003      	beq.n	800528c <MX_I2C1_Init+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005284:	2149      	movs	r1, #73	; 0x49
 8005286:	480a      	ldr	r0, [pc, #40]	; (80052b0 <MX_I2C1_Init+0x68>)
 8005288:	f000 fcc8 	bl	8005c1c <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800528c:	2100      	movs	r1, #0
 800528e:	0020      	movs	r0, r4
 8005290:	f7fe fd2c 	bl	8003cec <HAL_I2CEx_ConfigDigitalFilter>
 8005294:	2800      	cmp	r0, #0
 8005296:	d003      	beq.n	80052a0 <MX_I2C1_Init+0x58>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005298:	2150      	movs	r1, #80	; 0x50
 800529a:	4805      	ldr	r0, [pc, #20]	; (80052b0 <MX_I2C1_Init+0x68>)
 800529c:	f000 fcbe 	bl	8005c1c <_Error_Handler>
  }

}
 80052a0:	bd10      	pop	{r4, pc}
 80052a2:	46c0      	nop			; (mov r8, r8)
 80052a4:	40005400 	.word	0x40005400
 80052a8:	200002f4 	.word	0x200002f4
 80052ac:	2000090e 	.word	0x2000090e
 80052b0:	080080b4 	.word	0x080080b4

080052b4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80052b4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 80052b6:	4b12      	ldr	r3, [pc, #72]	; (8005300 <HAL_I2C_MspInit+0x4c>)
 80052b8:	6802      	ldr	r2, [r0, #0]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d11e      	bne.n	80052fc <HAL_I2C_MspInit+0x48>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80052be:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80052c0:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80052c2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80052c4:	3bae      	subs	r3, #174	; 0xae
 80052c6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052c8:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80052ca:	3b11      	subs	r3, #17
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052cc:	480d      	ldr	r0, [pc, #52]	; (8005304 <HAL_I2C_MspInit+0x50>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80052ce:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80052d0:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80052d2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80052d4:	f7fd fe3a 	bl	8002f4c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80052d8:	2080      	movs	r0, #128	; 0x80
 80052da:	4a0b      	ldr	r2, [pc, #44]	; (8005308 <HAL_I2C_MspInit+0x54>)
 80052dc:	0380      	lsls	r0, r0, #14
 80052de:	69d1      	ldr	r1, [r2, #28]
 80052e0:	4301      	orrs	r1, r0
 80052e2:	61d1      	str	r1, [r2, #28]
 80052e4:	69d3      	ldr	r3, [r2, #28]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 80052e6:	2200      	movs	r2, #0
    __HAL_RCC_I2C1_CLK_ENABLE();
 80052e8:	4003      	ands	r3, r0
 80052ea:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 80052ec:	2017      	movs	r0, #23
 80052ee:	0011      	movs	r1, r2
    __HAL_RCC_I2C1_CLK_ENABLE();
 80052f0:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 80052f2:	f7fd fda1 	bl	8002e38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 80052f6:	2017      	movs	r0, #23
 80052f8:	f7fd fdce 	bl	8002e98 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80052fc:	b007      	add	sp, #28
 80052fe:	bd00      	pop	{pc}
 8005300:	40005400 	.word	0x40005400
 8005304:	48000400 	.word	0x48000400
 8005308:	40021000 	.word	0x40021000

0800530c <SystemClock_Config>:

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800530c:	2310      	movs	r3, #16
{
 800530e:	b530      	push	{r4, r5, lr}
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8005310:	22a0      	movs	r2, #160	; 0xa0
{
 8005312:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005314:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005316:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8005318:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800531a:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800531c:	0392      	lsls	r2, r2, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800531e:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005320:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005322:	950d      	str	r5, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005324:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005326:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8005328:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800532a:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800532c:	f7fe fd02 	bl	8003d34 <HAL_RCC_OscConfig>
 8005330:	2800      	cmp	r0, #0
 8005332:	d000      	beq.n	8005336 <SystemClock_Config+0x2a>
 8005334:	e7fe      	b.n	8005334 <SystemClock_Config+0x28>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005336:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005338:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800533a:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800533c:	0029      	movs	r1, r5
 800533e:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005340:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005342:	9402      	str	r4, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8005344:	f7fe ff0a 	bl	800415c <HAL_RCC_ClockConfig>
 8005348:	2800      	cmp	r0, #0
 800534a:	d000      	beq.n	800534e <SystemClock_Config+0x42>
 800534c:	e7fe      	b.n	800534c <SystemClock_Config+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 800534e:	2321      	movs	r3, #33	; 0x21
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8005350:	9007      	str	r0, [sp, #28]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8005352:	9008      	str	r0, [sp, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005354:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8005356:	9305      	str	r3, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005358:	f7fe ffac 	bl	80042b4 <HAL_RCCEx_PeriphCLKConfig>
 800535c:	1e04      	subs	r4, r0, #0
 800535e:	d000      	beq.n	8005362 <SystemClock_Config+0x56>
 8005360:	e7fe      	b.n	8005360 <SystemClock_Config+0x54>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8005362:	f7fe ff91 	bl	8004288 <HAL_RCC_GetHCLKFreq>
 8005366:	21fa      	movs	r1, #250	; 0xfa
 8005368:	0089      	lsls	r1, r1, #2
 800536a:	f7fa fee9 	bl	8000140 <__udivsi3>
 800536e:	f7fd fd9d 	bl	8002eac <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8005372:	2004      	movs	r0, #4
 8005374:	f7fd fdb4 	bl	8002ee0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005378:	2001      	movs	r0, #1
 800537a:	0022      	movs	r2, r4
 800537c:	0021      	movs	r1, r4
 800537e:	4240      	negs	r0, r0
 8005380:	f7fd fd5a 	bl	8002e38 <HAL_NVIC_SetPriority>
}
 8005384:	b017      	add	sp, #92	; 0x5c
 8005386:	bd30      	pop	{r4, r5, pc}

08005388 <main>:
{
 8005388:	b510      	push	{r4, lr}
  HAL_Init();
 800538a:	f7fd fd27 	bl	8002ddc <HAL_Init>
  SystemClock_Config();
 800538e:	f7ff ffbd 	bl	800530c <SystemClock_Config>
  MX_GPIO_Init();
 8005392:	f7ff ff19 	bl	80051c8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8005396:	f7ff ff57 	bl	8005248 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800539a:	f000 fd19 	bl	8005dd0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800539e:	f000 fcc1 	bl	8005d24 <MX_TIM2_Init>
  __HAL_UART_ENABLE_IT(&huart1,UART_IT_TC);
 80053a2:	4b12      	ldr	r3, [pc, #72]	; (80053ec <main+0x64>)
  	HAL_TIM_Base_Start_IT(&htim2);
 80053a4:	4812      	ldr	r0, [pc, #72]	; (80053f0 <main+0x68>)
  __HAL_UART_ENABLE_IT(&huart1,UART_IT_TC);
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	2340      	movs	r3, #64	; 0x40
 80053aa:	6811      	ldr	r1, [r2, #0]
	  if( HAL_I2C_IsDeviceReady(&hi2c1,device_address,1,1000)== HAL_TIMEOUT)
 80053ac:	24fa      	movs	r4, #250	; 0xfa
  __HAL_UART_ENABLE_IT(&huart1,UART_IT_TC);
 80053ae:	430b      	orrs	r3, r1
 80053b0:	6013      	str	r3, [r2, #0]
  	HAL_TIM_Base_Start_IT(&htim2);
 80053b2:	f7ff f80b 	bl	80043cc <HAL_TIM_Base_Start_IT>
    TM_MPU6050_Init(&MPU6050_Sensor, TM_MPU6050_Device_0, TM_MPU6050_Accelerometer_2G, TM_MPU6050_Gyroscope_250s);
 80053b6:	2300      	movs	r3, #0
 80053b8:	480e      	ldr	r0, [pc, #56]	; (80053f4 <main+0x6c>)
 80053ba:	001a      	movs	r2, r3
 80053bc:	0019      	movs	r1, r3
 80053be:	f7ff fec7 	bl	8005150 <TM_MPU6050_Init>
	  if( HAL_I2C_IsDeviceReady(&hi2c1,device_address,1,1000)== HAL_TIMEOUT)
 80053c2:	00a4      	lsls	r4, r4, #2
 80053c4:	4b0c      	ldr	r3, [pc, #48]	; (80053f8 <main+0x70>)
 80053c6:	2201      	movs	r2, #1
 80053c8:	7819      	ldrb	r1, [r3, #0]
 80053ca:	23fa      	movs	r3, #250	; 0xfa
 80053cc:	480b      	ldr	r0, [pc, #44]	; (80053fc <main+0x74>)
 80053ce:	009b      	lsls	r3, r3, #2
 80053d0:	f7fe f948 	bl	8003664 <HAL_I2C_IsDeviceReady>
 80053d4:	2803      	cmp	r0, #3
 80053d6:	d1f5      	bne.n	80053c4 <main+0x3c>
	  		HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_8);
 80053d8:	2180      	movs	r1, #128	; 0x80
 80053da:	4809      	ldr	r0, [pc, #36]	; (8005400 <main+0x78>)
 80053dc:	0049      	lsls	r1, r1, #1
 80053de:	f7fd fe6b 	bl	80030b8 <HAL_GPIO_TogglePin>
	  		HAL_Delay(1000);
 80053e2:	0020      	movs	r0, r4
 80053e4:	f7fd fd18 	bl	8002e18 <HAL_Delay>
 80053e8:	e7ec      	b.n	80053c4 <main+0x3c>
 80053ea:	46c0      	nop			; (mov r8, r8)
 80053ec:	20000560 	.word	0x20000560
 80053f0:	2000045c 	.word	0x2000045c
 80053f4:	20000394 	.word	0x20000394
 80053f8:	200000ac 	.word	0x200000ac
 80053fc:	200002f4 	.word	0x200002f4
 8005400:	48000800 	.word	0x48000800

08005404 <kalman_filter>:
	      }
	    }
	  }
	}
	float kalman_filter (float input)
	{
 8005404:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	   kalman_new = kalman_old;
	  cov_new = cov_old + 0.50;
 8005406:	21fc      	movs	r1, #252	; 0xfc
	   kalman_new = kalman_old;
 8005408:	4d1b      	ldr	r5, [pc, #108]	; (8005478 <kalman_filter+0x74>)
 800540a:	4b1c      	ldr	r3, [pc, #112]	; (800547c <kalman_filter+0x78>)
 800540c:	682c      	ldr	r4, [r5, #0]
	{
 800540e:	9001      	str	r0, [sp, #4]
	   kalman_new = kalman_old;
 8005410:	601c      	str	r4, [r3, #0]
	  cov_new = cov_old + 0.50;
 8005412:	4b1b      	ldr	r3, [pc, #108]	; (8005480 <kalman_filter+0x7c>)
 8005414:	0589      	lsls	r1, r1, #22
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	1c18      	adds	r0, r3, #0
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	f7fb f844 	bl	80004a8 <__aeabi_fadd>

	  float kalman_gain = cov_new / (cov_new + 0.9);
 8005420:	f7fd fbd0 	bl	8002bc4 <__aeabi_f2d>
 8005424:	4a17      	ldr	r2, [pc, #92]	; (8005484 <kalman_filter+0x80>)
 8005426:	4b18      	ldr	r3, [pc, #96]	; (8005488 <kalman_filter+0x84>)
 8005428:	0006      	movs	r6, r0
 800542a:	000f      	movs	r7, r1
 800542c:	f7fb fe22 	bl	8001074 <__aeabi_dadd>
 8005430:	0002      	movs	r2, r0
 8005432:	000b      	movs	r3, r1
 8005434:	0030      	movs	r0, r6
 8005436:	0039      	movs	r1, r7
 8005438:	f7fc f92c 	bl	8001694 <__aeabi_ddiv>
 800543c:	f7fd fc14 	bl	8002c68 <__aeabi_d2f>
	  float kalman_calculated = kalman_new + (kalman_gain * (input - kalman_new));
 8005440:	1c21      	adds	r1, r4, #0
	  float kalman_gain = cov_new / (cov_new + 0.9);
 8005442:	1c07      	adds	r7, r0, #0
	  float kalman_calculated = kalman_new + (kalman_gain * (input - kalman_new));
 8005444:	9801      	ldr	r0, [sp, #4]
 8005446:	f7fb fc29 	bl	8000c9c <__aeabi_fsub>
 800544a:	1c39      	adds	r1, r7, #0
 800544c:	f7fb fb06 	bl	8000a5c <__aeabi_fmul>
 8005450:	1c21      	adds	r1, r4, #0
 8005452:	f7fb f829 	bl	80004a8 <__aeabi_fadd>
 8005456:	1c04      	adds	r4, r0, #0

	  cov_new = (1 - kalman_gain) * cov_old;
 8005458:	20fe      	movs	r0, #254	; 0xfe
 800545a:	1c39      	adds	r1, r7, #0
 800545c:	0580      	lsls	r0, r0, #22
 800545e:	f7fb fc1d 	bl	8000c9c <__aeabi_fsub>
 8005462:	9900      	ldr	r1, [sp, #0]
 8005464:	f7fb fafa 	bl	8000a5c <__aeabi_fmul>
 8005468:	4b08      	ldr	r3, [pc, #32]	; (800548c <kalman_filter+0x88>)
	  cov_old = cov_new;

	  kalman_old = kalman_calculated;
 800546a:	602c      	str	r4, [r5, #0]
	  cov_new = (1 - kalman_gain) * cov_old;
 800546c:	6018      	str	r0, [r3, #0]
	  cov_old = cov_new;
 800546e:	4b04      	ldr	r3, [pc, #16]	; (8005480 <kalman_filter+0x7c>)
 8005470:	6018      	str	r0, [r3, #0]

	  return kalman_calculated;

	}
 8005472:	1c20      	adds	r0, r4, #0
 8005474:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005476:	46c0      	nop			; (mov r8, r8)
 8005478:	200002d0 	.word	0x200002d0
 800547c:	20000348 	.word	0x20000348
 8005480:	200000a8 	.word	0x200000a8
 8005484:	cccccccd 	.word	0xcccccccd
 8005488:	3feccccc 	.word	0x3feccccc
 800548c:	20000358 	.word	0x20000358

08005490 <read_MPU6050_data>:
	void read_MPU6050_data()
	{
 8005490:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

		HAL_I2C_Master_Transmit(&hi2c1,device_address,&register_address,1,1000);
 8005492:	26fa      	movs	r6, #250	; 0xfa
 8005494:	4f34      	ldr	r7, [pc, #208]	; (8005568 <read_MPU6050_data+0xd8>)
 8005496:	4d35      	ldr	r5, [pc, #212]	; (800556c <read_MPU6050_data+0xdc>)
 8005498:	00b6      	lsls	r6, r6, #2
 800549a:	7839      	ldrb	r1, [r7, #0]
 800549c:	0028      	movs	r0, r5
 800549e:	9600      	str	r6, [sp, #0]
 80054a0:	2301      	movs	r3, #1
 80054a2:	4a33      	ldr	r2, [pc, #204]	; (8005570 <read_MPU6050_data+0xe0>)
 80054a4:	f7fd ffae 	bl	8003404 <HAL_I2C_Master_Transmit>

		HAL_I2C_Master_Receive(&hi2c1,device_address,Data,14,1000);
 80054a8:	4c32      	ldr	r4, [pc, #200]	; (8005574 <read_MPU6050_data+0xe4>)
 80054aa:	7839      	ldrb	r1, [r7, #0]
 80054ac:	0022      	movs	r2, r4
 80054ae:	9600      	str	r6, [sp, #0]
 80054b0:	0028      	movs	r0, r5
 80054b2:	230e      	movs	r3, #14
 80054b4:	f7fe f83e 	bl	8003534 <HAL_I2C_Master_Receive>

		AX=(float)(((int16_t)(Data[0]<<8 | Data[1]))+AX_offset);
 80054b8:	7823      	ldrb	r3, [r4, #0]
 80054ba:	7860      	ldrb	r0, [r4, #1]
 80054bc:	021b      	lsls	r3, r3, #8
 80054be:	4318      	orrs	r0, r3
 80054c0:	4b2d      	ldr	r3, [pc, #180]	; (8005578 <read_MPU6050_data+0xe8>)
 80054c2:	b200      	sxth	r0, r0
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	18c0      	adds	r0, r0, r3
 80054c8:	f7fb fd84 	bl	8000fd4 <__aeabi_i2f>
 80054cc:	4b2b      	ldr	r3, [pc, #172]	; (800557c <read_MPU6050_data+0xec>)
 80054ce:	6018      	str	r0, [r3, #0]
		AY=(float)(((int16_t)(Data[2]<<8 | Data[3]))+AY_offset);
 80054d0:	78a3      	ldrb	r3, [r4, #2]
 80054d2:	78e0      	ldrb	r0, [r4, #3]
 80054d4:	021b      	lsls	r3, r3, #8
 80054d6:	4318      	orrs	r0, r3
 80054d8:	4b29      	ldr	r3, [pc, #164]	; (8005580 <read_MPU6050_data+0xf0>)
 80054da:	b200      	sxth	r0, r0
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	18c0      	adds	r0, r0, r3
 80054e0:	f7fb fd78 	bl	8000fd4 <__aeabi_i2f>
 80054e4:	4b27      	ldr	r3, [pc, #156]	; (8005584 <read_MPU6050_data+0xf4>)
 80054e6:	6018      	str	r0, [r3, #0]
		AZ=(float)(((int16_t)(Data[4]<<8 | Data[5]))+AZ_offset);
 80054e8:	7923      	ldrb	r3, [r4, #4]
 80054ea:	7960      	ldrb	r0, [r4, #5]
 80054ec:	021b      	lsls	r3, r3, #8
 80054ee:	4318      	orrs	r0, r3
 80054f0:	4b25      	ldr	r3, [pc, #148]	; (8005588 <read_MPU6050_data+0xf8>)
 80054f2:	b200      	sxth	r0, r0
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	18c0      	adds	r0, r0, r3
 80054f8:	f7fb fd6c 	bl	8000fd4 <__aeabi_i2f>
 80054fc:	4b23      	ldr	r3, [pc, #140]	; (800558c <read_MPU6050_data+0xfc>)
 80054fe:	6018      	str	r0, [r3, #0]
		T=(float)(((int16_t)(Data[6]<<8 | Data[7]))/(float)340+(float)35);
 8005500:	79a3      	ldrb	r3, [r4, #6]
 8005502:	79e0      	ldrb	r0, [r4, #7]
 8005504:	021b      	lsls	r3, r3, #8
 8005506:	4318      	orrs	r0, r3
 8005508:	b200      	sxth	r0, r0
 800550a:	f7fb fd63 	bl	8000fd4 <__aeabi_i2f>
 800550e:	4920      	ldr	r1, [pc, #128]	; (8005590 <read_MPU6050_data+0x100>)
 8005510:	f7fb f95c 	bl	80007cc <__aeabi_fdiv>
 8005514:	491f      	ldr	r1, [pc, #124]	; (8005594 <read_MPU6050_data+0x104>)
 8005516:	f7fa ffc7 	bl	80004a8 <__aeabi_fadd>
 800551a:	4b1f      	ldr	r3, [pc, #124]	; (8005598 <read_MPU6050_data+0x108>)
 800551c:	6018      	str	r0, [r3, #0]
		GX=(float)(((int16_t)(Data[8]<<8 | Data[9]))+GX_offset);
 800551e:	7a23      	ldrb	r3, [r4, #8]
 8005520:	7a60      	ldrb	r0, [r4, #9]
 8005522:	021b      	lsls	r3, r3, #8
 8005524:	4318      	orrs	r0, r3
 8005526:	4b1d      	ldr	r3, [pc, #116]	; (800559c <read_MPU6050_data+0x10c>)
 8005528:	b200      	sxth	r0, r0
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	18c0      	adds	r0, r0, r3
 800552e:	f7fb fd51 	bl	8000fd4 <__aeabi_i2f>
 8005532:	4b1b      	ldr	r3, [pc, #108]	; (80055a0 <read_MPU6050_data+0x110>)
 8005534:	6018      	str	r0, [r3, #0]
		GY=(float)(((int16_t)(Data[10]<<8 | Data[11]))+GY_offset);
 8005536:	7aa3      	ldrb	r3, [r4, #10]
 8005538:	7ae0      	ldrb	r0, [r4, #11]
 800553a:	021b      	lsls	r3, r3, #8
 800553c:	4318      	orrs	r0, r3
 800553e:	4b19      	ldr	r3, [pc, #100]	; (80055a4 <read_MPU6050_data+0x114>)
 8005540:	b200      	sxth	r0, r0
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	18c0      	adds	r0, r0, r3
 8005546:	f7fb fd45 	bl	8000fd4 <__aeabi_i2f>
 800554a:	4b17      	ldr	r3, [pc, #92]	; (80055a8 <read_MPU6050_data+0x118>)
 800554c:	6018      	str	r0, [r3, #0]
		GZ=(float)(((int16_t)(Data[12]<<8 | Data[13]))+GZ_offset);
 800554e:	7b23      	ldrb	r3, [r4, #12]
 8005550:	7b60      	ldrb	r0, [r4, #13]
 8005552:	021b      	lsls	r3, r3, #8
 8005554:	4318      	orrs	r0, r3
 8005556:	4b15      	ldr	r3, [pc, #84]	; (80055ac <read_MPU6050_data+0x11c>)
 8005558:	b200      	sxth	r0, r0
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	18c0      	adds	r0, r0, r3
 800555e:	f7fb fd39 	bl	8000fd4 <__aeabi_i2f>
 8005562:	4b13      	ldr	r3, [pc, #76]	; (80055b0 <read_MPU6050_data+0x120>)
 8005564:	6018      	str	r0, [r3, #0]
	}
 8005566:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8005568:	200000ac 	.word	0x200000ac
 800556c:	200002f4 	.word	0x200002f4
 8005570:	200000ad 	.word	0x200000ad
 8005574:	200003d4 	.word	0x200003d4
 8005578:	200002c0 	.word	0x200002c0
 800557c:	20000558 	.word	0x20000558
 8005580:	200002c4 	.word	0x200002c4
 8005584:	20000384 	.word	0x20000384
 8005588:	20000098 	.word	0x20000098
 800558c:	20000440 	.word	0x20000440
 8005590:	43aa0000 	.word	0x43aa0000
 8005594:	420c0000 	.word	0x420c0000
 8005598:	200003b8 	.word	0x200003b8
 800559c:	2000009c 	.word	0x2000009c
 80055a0:	20000450 	.word	0x20000450
 80055a4:	200002c8 	.word	0x200002c8
 80055a8:	20000374 	.word	0x20000374
 80055ac:	200002cc 	.word	0x200002cc
 80055b0:	200003c4 	.word	0x200003c4

080055b4 <read_Accolemetre>:

	void read_Accolemetre()
	{
		XAxisFinal = (float) AX / 16384.0;
 80055b4:	21e2      	movs	r1, #226	; 0xe2
	{
 80055b6:	b5f0      	push	{r4, r5, r6, r7, lr}
		XAxisFinal = (float) AX / 16384.0;
 80055b8:	4b73      	ldr	r3, [pc, #460]	; (8005788 <read_Accolemetre+0x1d4>)
	{
 80055ba:	b085      	sub	sp, #20
		XAxisFinal = (float) AX / 16384.0;
 80055bc:	6818      	ldr	r0, [r3, #0]
 80055be:	0589      	lsls	r1, r1, #22
 80055c0:	f7fb fa4c 	bl	8000a5c <__aeabi_fmul>
		YAxisFinal = (float) AY / 16384.0;
 80055c4:	21e2      	movs	r1, #226	; 0xe2
		XAxisFinal = (float) AX / 16384.0;
 80055c6:	4b71      	ldr	r3, [pc, #452]	; (800578c <read_Accolemetre+0x1d8>)
 80055c8:	1c05      	adds	r5, r0, #0
 80055ca:	6018      	str	r0, [r3, #0]
		YAxisFinal = (float) AY / 16384.0;
 80055cc:	4b70      	ldr	r3, [pc, #448]	; (8005790 <read_Accolemetre+0x1dc>)
 80055ce:	0589      	lsls	r1, r1, #22
 80055d0:	6818      	ldr	r0, [r3, #0]
 80055d2:	f7fb fa43 	bl	8000a5c <__aeabi_fmul>
		ZAxisFinal = (float) AZ / 16384.0;
 80055d6:	21e2      	movs	r1, #226	; 0xe2
 80055d8:	4b6e      	ldr	r3, [pc, #440]	; (8005794 <read_Accolemetre+0x1e0>)
		YAxisFinal = (float) AY / 16384.0;
 80055da:	4c6f      	ldr	r4, [pc, #444]	; (8005798 <read_Accolemetre+0x1e4>)
		ZAxisFinal = (float) AZ / 16384.0;
 80055dc:	0589      	lsls	r1, r1, #22
		YAxisFinal = (float) AY / 16384.0;
 80055de:	6020      	str	r0, [r4, #0]
		ZAxisFinal = (float) AZ / 16384.0;
 80055e0:	6818      	ldr	r0, [r3, #0]
 80055e2:	f7fb fa3b 	bl	8000a5c <__aeabi_fmul>
 80055e6:	4e6d      	ldr	r6, [pc, #436]	; (800579c <read_Accolemetre+0x1e8>)
 80055e8:	6030      	str	r0, [r6, #0]

		XAxis_kalman = kalman_filter(XAxisFinal);
 80055ea:	1c28      	adds	r0, r5, #0
 80055ec:	f7ff ff0a 	bl	8005404 <kalman_filter>
 80055f0:	4d6b      	ldr	r5, [pc, #428]	; (80057a0 <read_Accolemetre+0x1ec>)
 80055f2:	6028      	str	r0, [r5, #0]
		YAxis_kalman = kalman_filter(YAxisFinal);
 80055f4:	6820      	ldr	r0, [r4, #0]
 80055f6:	f7ff ff05 	bl	8005404 <kalman_filter>
 80055fa:	4c6a      	ldr	r4, [pc, #424]	; (80057a4 <read_Accolemetre+0x1f0>)
 80055fc:	6020      	str	r0, [r4, #0]
		ZAxis_kalman = kalman_filter(ZAxisFinal);
 80055fe:	6830      	ldr	r0, [r6, #0]
 8005600:	f7ff ff00 	bl	8005404 <kalman_filter>
 8005604:	4e68      	ldr	r6, [pc, #416]	; (80057a8 <read_Accolemetre+0x1f4>)
 8005606:	1c07      	adds	r7, r0, #0
 8005608:	6030      	str	r0, [r6, #0]

		if(XAxis_kalman>0.99) XAxis_kalman=1;   //0.99 olan deerler 1'e tamamlanr.
 800560a:	6828      	ldr	r0, [r5, #0]
 800560c:	f7fd fada 	bl	8002bc4 <__aeabi_f2d>
 8005610:	4a66      	ldr	r2, [pc, #408]	; (80057ac <read_Accolemetre+0x1f8>)
 8005612:	4b67      	ldr	r3, [pc, #412]	; (80057b0 <read_Accolemetre+0x1fc>)
 8005614:	f7fa ff34 	bl	8000480 <__aeabi_dcmpgt>
 8005618:	2800      	cmp	r0, #0
 800561a:	d002      	beq.n	8005622 <read_Accolemetre+0x6e>
 800561c:	23fe      	movs	r3, #254	; 0xfe
 800561e:	059b      	lsls	r3, r3, #22
 8005620:	602b      	str	r3, [r5, #0]
		if(YAxis_kalman>0.99) YAxis_kalman=1;
 8005622:	6820      	ldr	r0, [r4, #0]
 8005624:	f7fd face 	bl	8002bc4 <__aeabi_f2d>
 8005628:	4a60      	ldr	r2, [pc, #384]	; (80057ac <read_Accolemetre+0x1f8>)
 800562a:	4b61      	ldr	r3, [pc, #388]	; (80057b0 <read_Accolemetre+0x1fc>)
 800562c:	f7fa ff28 	bl	8000480 <__aeabi_dcmpgt>
 8005630:	2800      	cmp	r0, #0
 8005632:	d002      	beq.n	800563a <read_Accolemetre+0x86>
 8005634:	23fe      	movs	r3, #254	; 0xfe
 8005636:	059b      	lsls	r3, r3, #22
 8005638:	6023      	str	r3, [r4, #0]
		if(ZAxis_kalman>0.99) ZAxis_kalman=1;
 800563a:	1c38      	adds	r0, r7, #0
 800563c:	f7fd fac2 	bl	8002bc4 <__aeabi_f2d>
 8005640:	4a5a      	ldr	r2, [pc, #360]	; (80057ac <read_Accolemetre+0x1f8>)
 8005642:	4b5b      	ldr	r3, [pc, #364]	; (80057b0 <read_Accolemetre+0x1fc>)
 8005644:	f7fa ff1c 	bl	8000480 <__aeabi_dcmpgt>
 8005648:	2800      	cmp	r0, #0
 800564a:	d003      	beq.n	8005654 <read_Accolemetre+0xa0>
 800564c:	22fe      	movs	r2, #254	; 0xfe
 800564e:	4b56      	ldr	r3, [pc, #344]	; (80057a8 <read_Accolemetre+0x1f4>)
 8005650:	0592      	lsls	r2, r2, #22
 8005652:	601a      	str	r2, [r3, #0]

		if(XAxis_kalman<-0.99) XAxis_kalman=-1; //-0.99 olan deerler 1'e tamamlanr.
 8005654:	6828      	ldr	r0, [r5, #0]
 8005656:	f7fd fab5 	bl	8002bc4 <__aeabi_f2d>
 800565a:	4a54      	ldr	r2, [pc, #336]	; (80057ac <read_Accolemetre+0x1f8>)
 800565c:	4b55      	ldr	r3, [pc, #340]	; (80057b4 <read_Accolemetre+0x200>)
 800565e:	f7fa fefb 	bl	8000458 <__aeabi_dcmplt>
 8005662:	2800      	cmp	r0, #0
 8005664:	d001      	beq.n	800566a <read_Accolemetre+0xb6>
 8005666:	4b54      	ldr	r3, [pc, #336]	; (80057b8 <read_Accolemetre+0x204>)
 8005668:	602b      	str	r3, [r5, #0]
		if(YAxis_kalman<-0.99) YAxis_kalman=-1;
 800566a:	6820      	ldr	r0, [r4, #0]
 800566c:	f7fd faaa 	bl	8002bc4 <__aeabi_f2d>
 8005670:	4a4e      	ldr	r2, [pc, #312]	; (80057ac <read_Accolemetre+0x1f8>)
 8005672:	4b50      	ldr	r3, [pc, #320]	; (80057b4 <read_Accolemetre+0x200>)
 8005674:	f7fa fef0 	bl	8000458 <__aeabi_dcmplt>
 8005678:	2800      	cmp	r0, #0
 800567a:	d001      	beq.n	8005680 <read_Accolemetre+0xcc>
 800567c:	4b4e      	ldr	r3, [pc, #312]	; (80057b8 <read_Accolemetre+0x204>)
 800567e:	6023      	str	r3, [r4, #0]
		if(ZAxis_kalman<-0.99) ZAxis_kalman=-1;
 8005680:	6830      	ldr	r0, [r6, #0]
 8005682:	f7fd fa9f 	bl	8002bc4 <__aeabi_f2d>
 8005686:	4a49      	ldr	r2, [pc, #292]	; (80057ac <read_Accolemetre+0x1f8>)
 8005688:	4b4a      	ldr	r3, [pc, #296]	; (80057b4 <read_Accolemetre+0x200>)
 800568a:	f7fa fee5 	bl	8000458 <__aeabi_dcmplt>
 800568e:	2800      	cmp	r0, #0
 8005690:	d001      	beq.n	8005696 <read_Accolemetre+0xe2>
 8005692:	4b49      	ldr	r3, [pc, #292]	; (80057b8 <read_Accolemetre+0x204>)
 8005694:	6033      	str	r3, [r6, #0]

		ang_x = atan(AY/(sqrt(pow(AX,2)+pow(AZ,2)))) * 57296 / 1000; //Euler A formlne gre a hesab. (X-Ekseni)
 8005696:	4b3e      	ldr	r3, [pc, #248]	; (8005790 <read_Accolemetre+0x1dc>)
 8005698:	6818      	ldr	r0, [r3, #0]
 800569a:	f7fd fa93 	bl	8002bc4 <__aeabi_f2d>
 800569e:	4e3a      	ldr	r6, [pc, #232]	; (8005788 <read_Accolemetre+0x1d4>)
 80056a0:	9002      	str	r0, [sp, #8]
 80056a2:	9103      	str	r1, [sp, #12]
 80056a4:	6830      	ldr	r0, [r6, #0]
 80056a6:	f7fd fa8d 	bl	8002bc4 <__aeabi_f2d>
 80056aa:	4f3a      	ldr	r7, [pc, #232]	; (8005794 <read_Accolemetre+0x1e0>)
 80056ac:	0004      	movs	r4, r0
 80056ae:	6838      	ldr	r0, [r7, #0]
 80056b0:	000d      	movs	r5, r1
 80056b2:	f7fd fa87 	bl	8002bc4 <__aeabi_f2d>
 80056b6:	0022      	movs	r2, r4
 80056b8:	9000      	str	r0, [sp, #0]
 80056ba:	9101      	str	r1, [sp, #4]
 80056bc:	002b      	movs	r3, r5
 80056be:	0020      	movs	r0, r4
 80056c0:	0029      	movs	r1, r5
 80056c2:	f7fc fc1b 	bl	8001efc <__aeabi_dmul>
 80056c6:	9a00      	ldr	r2, [sp, #0]
 80056c8:	9b01      	ldr	r3, [sp, #4]
 80056ca:	0004      	movs	r4, r0
 80056cc:	000d      	movs	r5, r1
 80056ce:	0010      	movs	r0, r2
 80056d0:	0019      	movs	r1, r3
 80056d2:	f7fc fc13 	bl	8001efc <__aeabi_dmul>
 80056d6:	0002      	movs	r2, r0
 80056d8:	000b      	movs	r3, r1
 80056da:	0020      	movs	r0, r4
 80056dc:	0029      	movs	r1, r5
 80056de:	f7fb fcc9 	bl	8001074 <__aeabi_dadd>
 80056e2:	f002 fb07 	bl	8007cf4 <sqrt>
 80056e6:	0002      	movs	r2, r0
 80056e8:	000b      	movs	r3, r1
 80056ea:	9802      	ldr	r0, [sp, #8]
 80056ec:	9903      	ldr	r1, [sp, #12]
 80056ee:	f7fb ffd1 	bl	8001694 <__aeabi_ddiv>
 80056f2:	f002 f973 	bl	80079dc <atan>
 80056f6:	2200      	movs	r2, #0
 80056f8:	4b30      	ldr	r3, [pc, #192]	; (80057bc <read_Accolemetre+0x208>)
 80056fa:	f7fc fbff 	bl	8001efc <__aeabi_dmul>
 80056fe:	2200      	movs	r2, #0
 8005700:	4b2f      	ldr	r3, [pc, #188]	; (80057c0 <read_Accolemetre+0x20c>)
 8005702:	f7fb ffc7 	bl	8001694 <__aeabi_ddiv>
 8005706:	f7fd faaf 	bl	8002c68 <__aeabi_d2f>
 800570a:	4b2e      	ldr	r3, [pc, #184]	; (80057c4 <read_Accolemetre+0x210>)
 800570c:	6018      	str	r0, [r3, #0]
		ang_y = atan(AY/(sqrt(pow(AX,2)+pow(AZ,2)))) * 57296 / 1000;
 800570e:	4b20      	ldr	r3, [pc, #128]	; (8005790 <read_Accolemetre+0x1dc>)
 8005710:	6818      	ldr	r0, [r3, #0]
 8005712:	f7fd fa57 	bl	8002bc4 <__aeabi_f2d>
 8005716:	9000      	str	r0, [sp, #0]
 8005718:	9101      	str	r1, [sp, #4]
 800571a:	6830      	ldr	r0, [r6, #0]
 800571c:	f7fd fa52 	bl	8002bc4 <__aeabi_f2d>
 8005720:	0004      	movs	r4, r0
 8005722:	6838      	ldr	r0, [r7, #0]
 8005724:	000d      	movs	r5, r1
 8005726:	f7fd fa4d 	bl	8002bc4 <__aeabi_f2d>
 800572a:	0022      	movs	r2, r4
 800572c:	0006      	movs	r6, r0
 800572e:	000f      	movs	r7, r1
 8005730:	002b      	movs	r3, r5
 8005732:	0020      	movs	r0, r4
 8005734:	0029      	movs	r1, r5
 8005736:	f7fc fbe1 	bl	8001efc <__aeabi_dmul>
 800573a:	0032      	movs	r2, r6
 800573c:	0004      	movs	r4, r0
 800573e:	000d      	movs	r5, r1
 8005740:	003b      	movs	r3, r7
 8005742:	0030      	movs	r0, r6
 8005744:	0039      	movs	r1, r7
 8005746:	f7fc fbd9 	bl	8001efc <__aeabi_dmul>
 800574a:	0002      	movs	r2, r0
 800574c:	000b      	movs	r3, r1
 800574e:	0020      	movs	r0, r4
 8005750:	0029      	movs	r1, r5
 8005752:	f7fb fc8f 	bl	8001074 <__aeabi_dadd>
 8005756:	f002 facd 	bl	8007cf4 <sqrt>
 800575a:	0002      	movs	r2, r0
 800575c:	000b      	movs	r3, r1
 800575e:	9800      	ldr	r0, [sp, #0]
 8005760:	9901      	ldr	r1, [sp, #4]
 8005762:	f7fb ff97 	bl	8001694 <__aeabi_ddiv>
 8005766:	f002 f939 	bl	80079dc <atan>
 800576a:	2200      	movs	r2, #0
 800576c:	4b13      	ldr	r3, [pc, #76]	; (80057bc <read_Accolemetre+0x208>)
 800576e:	f7fc fbc5 	bl	8001efc <__aeabi_dmul>
 8005772:	2200      	movs	r2, #0
 8005774:	4b12      	ldr	r3, [pc, #72]	; (80057c0 <read_Accolemetre+0x20c>)
 8005776:	f7fb ff8d 	bl	8001694 <__aeabi_ddiv>
 800577a:	f7fd fa75 	bl	8002c68 <__aeabi_d2f>
 800577e:	4b12      	ldr	r3, [pc, #72]	; (80057c8 <read_Accolemetre+0x214>)
 8005780:	6018      	str	r0, [r3, #0]
	}
 8005782:	b005      	add	sp, #20
 8005784:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005786:	46c0      	nop			; (mov r8, r8)
 8005788:	20000558 	.word	0x20000558
 800578c:	2000037c 	.word	0x2000037c
 8005790:	20000384 	.word	0x20000384
 8005794:	20000440 	.word	0x20000440
 8005798:	20000350 	.word	0x20000350
 800579c:	20000360 	.word	0x20000360
 80057a0:	20000544 	.word	0x20000544
 80057a4:	20000454 	.word	0x20000454
 80057a8:	20000354 	.word	0x20000354
 80057ac:	7ae147ae 	.word	0x7ae147ae
 80057b0:	3fefae14 	.word	0x3fefae14
 80057b4:	bfefae14 	.word	0xbfefae14
 80057b8:	bf800000 	.word	0xbf800000
 80057bc:	40ebfa00 	.word	0x40ebfa00
 80057c0:	408f4000 	.word	0x408f4000
 80057c4:	2000043c 	.word	0x2000043c
 80057c8:	20000364 	.word	0x20000364

080057cc <read_Gyroscope>:

	void read_Gyroscope()
	{
		XGyroFinal = (float)GX / 131;                         //Datasheet'te yazan deerlere gre "deg/s" cinsinden asal hz bulunur. (X ekseni iin)
 80057cc:	4b40      	ldr	r3, [pc, #256]	; (80058d0 <read_Gyroscope+0x104>)
	{
 80057ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
		XGyroFinal = (float)GX / 131;                         //Datasheet'te yazan deerlere gre "deg/s" cinsinden asal hz bulunur. (X ekseni iin)
 80057d0:	6818      	ldr	r0, [r3, #0]
 80057d2:	4940      	ldr	r1, [pc, #256]	; (80058d4 <read_Gyroscope+0x108>)
 80057d4:	f7fa fffa 	bl	80007cc <__aeabi_fdiv>
 80057d8:	4b3f      	ldr	r3, [pc, #252]	; (80058d8 <read_Gyroscope+0x10c>)
 80057da:	1c05      	adds	r5, r0, #0
 80057dc:	6018      	str	r0, [r3, #0]
		YGyroFinal = (float)GY / 131;                         //Datasheet'te yazan deerlere gre "deg/s" cinsinden asal hz bulunur. (Y ekseni iin)
 80057de:	4b3f      	ldr	r3, [pc, #252]	; (80058dc <read_Gyroscope+0x110>)
 80057e0:	493c      	ldr	r1, [pc, #240]	; (80058d4 <read_Gyroscope+0x108>)
 80057e2:	6818      	ldr	r0, [r3, #0]
 80057e4:	f7fa fff2 	bl	80007cc <__aeabi_fdiv>
 80057e8:	4e3d      	ldr	r6, [pc, #244]	; (80058e0 <read_Gyroscope+0x114>)
		ZGyroFinal = (float)GZ / 131;
 80057ea:	4b3e      	ldr	r3, [pc, #248]	; (80058e4 <read_Gyroscope+0x118>)
 80057ec:	4939      	ldr	r1, [pc, #228]	; (80058d4 <read_Gyroscope+0x108>)
		YGyroFinal = (float)GY / 131;                         //Datasheet'te yazan deerlere gre "deg/s" cinsinden asal hz bulunur. (Y ekseni iin)
 80057ee:	6030      	str	r0, [r6, #0]
		ZGyroFinal = (float)GZ / 131;
 80057f0:	6818      	ldr	r0, [r3, #0]
 80057f2:	f7fa ffeb 	bl	80007cc <__aeabi_fdiv>
 80057f6:	4c3c      	ldr	r4, [pc, #240]	; (80058e8 <read_Gyroscope+0x11c>)
 80057f8:	6020      	str	r0, [r4, #0]

		XGyro_kalman = kalman_filter(XGyroFinal);
 80057fa:	1c28      	adds	r0, r5, #0
 80057fc:	f7ff fe02 	bl	8005404 <kalman_filter>
 8005800:	4d3a      	ldr	r5, [pc, #232]	; (80058ec <read_Gyroscope+0x120>)
 8005802:	6028      	str	r0, [r5, #0]
		YGyro_kalman = kalman_filter(YGyroFinal);
 8005804:	6830      	ldr	r0, [r6, #0]
 8005806:	f7ff fdfd 	bl	8005404 <kalman_filter>
 800580a:	4e39      	ldr	r6, [pc, #228]	; (80058f0 <read_Gyroscope+0x124>)
 800580c:	6030      	str	r0, [r6, #0]
		ZGyro_kalman = kalman_filter(ZGyroFinal);
 800580e:	6820      	ldr	r0, [r4, #0]
 8005810:	f7ff fdf8 	bl	8005404 <kalman_filter>

		delta_angle_x = (0.03 * old_x) + ((0.03 * (XGyro_kalman - old_x)) / 2); //asal hz ve geen sreye bal olarak taranan a hesaplanr
 8005814:	4c37      	ldr	r4, [pc, #220]	; (80058f4 <read_Gyroscope+0x128>)
		ZGyro_kalman = kalman_filter(ZGyroFinal);
 8005816:	4b38      	ldr	r3, [pc, #224]	; (80058f8 <read_Gyroscope+0x12c>)
		delta_angle_x = (0.03 * old_x) + ((0.03 * (XGyro_kalman - old_x)) / 2); //asal hz ve geen sreye bal olarak taranan a hesaplanr
 8005818:	6827      	ldr	r7, [r4, #0]
 800581a:	682d      	ldr	r5, [r5, #0]
		ZGyro_kalman = kalman_filter(ZGyroFinal);
 800581c:	6018      	str	r0, [r3, #0]
		delta_angle_x = (0.03 * old_x) + ((0.03 * (XGyro_kalman - old_x)) / 2); //asal hz ve geen sreye bal olarak taranan a hesaplanr
 800581e:	1c39      	adds	r1, r7, #0
 8005820:	1c28      	adds	r0, r5, #0
 8005822:	f7fb fa3b 	bl	8000c9c <__aeabi_fsub>
 8005826:	f7fd f9cd 	bl	8002bc4 <__aeabi_f2d>
 800582a:	4a34      	ldr	r2, [pc, #208]	; (80058fc <read_Gyroscope+0x130>)
 800582c:	4b34      	ldr	r3, [pc, #208]	; (8005900 <read_Gyroscope+0x134>)
 800582e:	f7fc fb65 	bl	8001efc <__aeabi_dmul>
 8005832:	2200      	movs	r2, #0
 8005834:	4b33      	ldr	r3, [pc, #204]	; (8005904 <read_Gyroscope+0x138>)
 8005836:	f7fc fb61 	bl	8001efc <__aeabi_dmul>
 800583a:	9000      	str	r0, [sp, #0]
 800583c:	9101      	str	r1, [sp, #4]
 800583e:	1c38      	adds	r0, r7, #0
 8005840:	f7fd f9c0 	bl	8002bc4 <__aeabi_f2d>
 8005844:	4a2d      	ldr	r2, [pc, #180]	; (80058fc <read_Gyroscope+0x130>)
 8005846:	4b2e      	ldr	r3, [pc, #184]	; (8005900 <read_Gyroscope+0x134>)
 8005848:	f7fc fb58 	bl	8001efc <__aeabi_dmul>
 800584c:	0002      	movs	r2, r0
 800584e:	000b      	movs	r3, r1
 8005850:	9800      	ldr	r0, [sp, #0]
 8005852:	9901      	ldr	r1, [sp, #4]
 8005854:	f7fb fc0e 	bl	8001074 <__aeabi_dadd>
 8005858:	f7fd fa06 	bl	8002c68 <__aeabi_d2f>
 800585c:	4b2a      	ldr	r3, [pc, #168]	; (8005908 <read_Gyroscope+0x13c>)
		Gangle_x = (prev_angle_x + delta_angle_x);                             //taranan a deeri ile bir nceki a deeri hesaplanarak
 800585e:	4f2b      	ldr	r7, [pc, #172]	; (800590c <read_Gyroscope+0x140>)
		delta_angle_x = (0.03 * old_x) + ((0.03 * (XGyro_kalman - old_x)) / 2); //asal hz ve geen sreye bal olarak taranan a hesaplanr
 8005860:	6018      	str	r0, [r3, #0]
		Gangle_x = (prev_angle_x + delta_angle_x);                             //taranan a deeri ile bir nceki a deeri hesaplanarak
 8005862:	6839      	ldr	r1, [r7, #0]
 8005864:	f7fa fe20 	bl	80004a8 <__aeabi_fadd>
 8005868:	4b29      	ldr	r3, [pc, #164]	; (8005910 <read_Gyroscope+0x144>)
		prev_angle_x = Gangle_x;                                                     //gncel a deeri bir sonraki dngde kullanlmak zere nceki a deeri olarak kaydedilir
		old_x = XGyro_kalman;
 800586a:	6025      	str	r5, [r4, #0]

		delta_angle_y = (0.03 * old_y) + ((0.03 * (YGyro_kalman - old_y)) / 2); //yukardaki ilemlerin ayns Y ekseni iin de yaplr
 800586c:	4c29      	ldr	r4, [pc, #164]	; (8005914 <read_Gyroscope+0x148>)
		Gangle_x = (prev_angle_x + delta_angle_x);                             //taranan a deeri ile bir nceki a deeri hesaplanarak
 800586e:	6018      	str	r0, [r3, #0]
		delta_angle_y = (0.03 * old_y) + ((0.03 * (YGyro_kalman - old_y)) / 2); //yukardaki ilemlerin ayns Y ekseni iin de yaplr
 8005870:	6825      	ldr	r5, [r4, #0]
 8005872:	6833      	ldr	r3, [r6, #0]
		prev_angle_x = Gangle_x;                                                     //gncel a deeri bir sonraki dngde kullanlmak zere nceki a deeri olarak kaydedilir
 8005874:	6038      	str	r0, [r7, #0]
		delta_angle_y = (0.03 * old_y) + ((0.03 * (YGyro_kalman - old_y)) / 2); //yukardaki ilemlerin ayns Y ekseni iin de yaplr
 8005876:	1c29      	adds	r1, r5, #0
 8005878:	1c18      	adds	r0, r3, #0
 800587a:	9300      	str	r3, [sp, #0]
 800587c:	f7fb fa0e 	bl	8000c9c <__aeabi_fsub>
 8005880:	f7fd f9a0 	bl	8002bc4 <__aeabi_f2d>
 8005884:	4a1d      	ldr	r2, [pc, #116]	; (80058fc <read_Gyroscope+0x130>)
 8005886:	4b1e      	ldr	r3, [pc, #120]	; (8005900 <read_Gyroscope+0x134>)
 8005888:	f7fc fb38 	bl	8001efc <__aeabi_dmul>
 800588c:	2200      	movs	r2, #0
 800588e:	4b1d      	ldr	r3, [pc, #116]	; (8005904 <read_Gyroscope+0x138>)
 8005890:	f7fc fb34 	bl	8001efc <__aeabi_dmul>
 8005894:	0006      	movs	r6, r0
 8005896:	1c28      	adds	r0, r5, #0
 8005898:	000f      	movs	r7, r1
 800589a:	f7fd f993 	bl	8002bc4 <__aeabi_f2d>
 800589e:	4a17      	ldr	r2, [pc, #92]	; (80058fc <read_Gyroscope+0x130>)
 80058a0:	4b17      	ldr	r3, [pc, #92]	; (8005900 <read_Gyroscope+0x134>)
 80058a2:	f7fc fb2b 	bl	8001efc <__aeabi_dmul>
 80058a6:	0002      	movs	r2, r0
 80058a8:	000b      	movs	r3, r1
 80058aa:	0030      	movs	r0, r6
 80058ac:	0039      	movs	r1, r7
 80058ae:	f7fb fbe1 	bl	8001074 <__aeabi_dadd>
 80058b2:	f7fd f9d9 	bl	8002c68 <__aeabi_d2f>
 80058b6:	4b18      	ldr	r3, [pc, #96]	; (8005918 <read_Gyroscope+0x14c>)
		Gangle_y = (prev_angle_y + delta_angle_y);
 80058b8:	4d18      	ldr	r5, [pc, #96]	; (800591c <read_Gyroscope+0x150>)
		delta_angle_y = (0.03 * old_y) + ((0.03 * (YGyro_kalman - old_y)) / 2); //yukardaki ilemlerin ayns Y ekseni iin de yaplr
 80058ba:	6018      	str	r0, [r3, #0]
		Gangle_y = (prev_angle_y + delta_angle_y);
 80058bc:	6829      	ldr	r1, [r5, #0]
 80058be:	f7fa fdf3 	bl	80004a8 <__aeabi_fadd>
 80058c2:	4b17      	ldr	r3, [pc, #92]	; (8005920 <read_Gyroscope+0x154>)
		prev_angle_y = Gangle_y;
 80058c4:	6028      	str	r0, [r5, #0]
		Gangle_y = (prev_angle_y + delta_angle_y);
 80058c6:	6018      	str	r0, [r3, #0]
		old_y = YGyro_kalman;
 80058c8:	9b00      	ldr	r3, [sp, #0]
 80058ca:	6023      	str	r3, [r4, #0]

	}
 80058cc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80058ce:	46c0      	nop			; (mov r8, r8)
 80058d0:	20000450 	.word	0x20000450
 80058d4:	43030000 	.word	0x43030000
 80058d8:	200003ec 	.word	0x200003ec
 80058dc:	20000374 	.word	0x20000374
 80058e0:	2000035c 	.word	0x2000035c
 80058e4:	200003c4 	.word	0x200003c4
 80058e8:	200003bc 	.word	0x200003bc
 80058ec:	2000036c 	.word	0x2000036c
 80058f0:	2000054c 	.word	0x2000054c
 80058f4:	200002d4 	.word	0x200002d4
 80058f8:	2000038c 	.word	0x2000038c
 80058fc:	eb851eb8 	.word	0xeb851eb8
 8005900:	3f9eb851 	.word	0x3f9eb851
 8005904:	3fe00000 	.word	0x3fe00000
 8005908:	20000340 	.word	0x20000340
 800590c:	200002dc 	.word	0x200002dc
 8005910:	20000368 	.word	0x20000368
 8005914:	200002d8 	.word	0x200002d8
 8005918:	200003cc 	.word	0x200003cc
 800591c:	200002e0 	.word	0x200002e0
 8005920:	200003e4 	.word	0x200003e4

08005924 <HAL_TIM_PeriodElapsedCallback>:
		if(htim->Instance == TIM2)
 8005924:	2380      	movs	r3, #128	; 0x80
	{
 8005926:	b5f0      	push	{r4, r5, r6, r7, lr}
		if(htim->Instance == TIM2)
 8005928:	6802      	ldr	r2, [r0, #0]
	{
 800592a:	b085      	sub	sp, #20
		if(htim->Instance == TIM2)
 800592c:	05db      	lsls	r3, r3, #23
 800592e:	429a      	cmp	r2, r3
 8005930:	d000      	beq.n	8005934 <HAL_TIM_PeriodElapsedCallback+0x10>
 8005932:	e131      	b.n	8005b98 <HAL_TIM_PeriodElapsedCallback+0x274>
			c_avg = c_avg + 1;
 8005934:	4899      	ldr	r0, [pc, #612]	; (8005b9c <HAL_TIM_PeriodElapsedCallback+0x278>)
			    c_med = c_med + 1;
 8005936:	499a      	ldr	r1, [pc, #616]	; (8005ba0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
			c_avg = c_avg + 1;
 8005938:	6803      	ldr	r3, [r0, #0]
 800593a:	1c5a      	adds	r2, r3, #1
			    c_med = c_med + 1;
 800593c:	680b      	ldr	r3, [r1, #0]
			c_avg = c_avg + 1;
 800593e:	6002      	str	r2, [r0, #0]
			    c_med = c_med + 1;
 8005940:	3301      	adds	r3, #1
 8005942:	600b      	str	r3, [r1, #0]
			    if (c_avg > 5 && c_med > 5)
 8005944:	2a05      	cmp	r2, #5
 8005946:	dd04      	ble.n	8005952 <HAL_TIM_PeriodElapsedCallback+0x2e>
 8005948:	2b05      	cmp	r3, #5
 800594a:	dd02      	ble.n	8005952 <HAL_TIM_PeriodElapsedCallback+0x2e>
			      c_avg = 6;
 800594c:	2306      	movs	r3, #6
 800594e:	6003      	str	r3, [r0, #0]
			      c_med = 6;
 8005950:	600b      	str	r3, [r1, #0]
			read_MPU6050_data();
 8005952:	f7ff fd9d 	bl	8005490 <read_MPU6050_data>
			read_Accolemetre();
 8005956:	f7ff fe2d 	bl	80055b4 <read_Accolemetre>
			read_Gyroscope();
 800595a:	f7ff ff37 	bl	80057cc <read_Gyroscope>
			pitch = 180 * atan (XAxisFinal/sqrt(YAxisFinal*YAxisFinal + ZAxisFinal*ZAxisFinal))/M_PI;
 800595e:	4c91      	ldr	r4, [pc, #580]	; (8005ba4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8005960:	6820      	ldr	r0, [r4, #0]
 8005962:	f7fd f92f 	bl	8002bc4 <__aeabi_f2d>
 8005966:	4e90      	ldr	r6, [pc, #576]	; (8005ba8 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8005968:	9000      	str	r0, [sp, #0]
 800596a:	9101      	str	r1, [sp, #4]
 800596c:	6831      	ldr	r1, [r6, #0]
 800596e:	4d8f      	ldr	r5, [pc, #572]	; (8005bac <HAL_TIM_PeriodElapsedCallback+0x288>)
 8005970:	1c08      	adds	r0, r1, #0
 8005972:	f7fb f873 	bl	8000a5c <__aeabi_fmul>
 8005976:	682f      	ldr	r7, [r5, #0]
 8005978:	9003      	str	r0, [sp, #12]
 800597a:	1c39      	adds	r1, r7, #0
 800597c:	1c38      	adds	r0, r7, #0
 800597e:	f7fb f86d 	bl	8000a5c <__aeabi_fmul>
 8005982:	1c01      	adds	r1, r0, #0
 8005984:	9803      	ldr	r0, [sp, #12]
 8005986:	f7fa fd8f 	bl	80004a8 <__aeabi_fadd>
 800598a:	f7fd f91b 	bl	8002bc4 <__aeabi_f2d>
 800598e:	f002 f9b1 	bl	8007cf4 <sqrt>
 8005992:	0002      	movs	r2, r0
 8005994:	000b      	movs	r3, r1
 8005996:	9800      	ldr	r0, [sp, #0]
 8005998:	9901      	ldr	r1, [sp, #4]
 800599a:	f7fb fe7b 	bl	8001694 <__aeabi_ddiv>
 800599e:	f002 f81d 	bl	80079dc <atan>
 80059a2:	2200      	movs	r2, #0
 80059a4:	4b82      	ldr	r3, [pc, #520]	; (8005bb0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80059a6:	f7fc faa9 	bl	8001efc <__aeabi_dmul>
 80059aa:	4a82      	ldr	r2, [pc, #520]	; (8005bb4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80059ac:	4b82      	ldr	r3, [pc, #520]	; (8005bb8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80059ae:	f7fb fe71 	bl	8001694 <__aeabi_ddiv>
 80059b2:	f7fd f959 	bl	8002c68 <__aeabi_d2f>
 80059b6:	4f81      	ldr	r7, [pc, #516]	; (8005bbc <HAL_TIM_PeriodElapsedCallback+0x298>)
 80059b8:	6038      	str	r0, [r7, #0]
			roll = 180 * atan (YAxisFinal/sqrt(XAxisFinal*XAxisFinal + ZAxisFinal*ZAxisFinal))/M_PI;
 80059ba:	6830      	ldr	r0, [r6, #0]
 80059bc:	f7fd f902 	bl	8002bc4 <__aeabi_f2d>
 80059c0:	9000      	str	r0, [sp, #0]
 80059c2:	9101      	str	r1, [sp, #4]
 80059c4:	6821      	ldr	r1, [r4, #0]
 80059c6:	682e      	ldr	r6, [r5, #0]
 80059c8:	1c08      	adds	r0, r1, #0
 80059ca:	f7fb f847 	bl	8000a5c <__aeabi_fmul>
 80059ce:	1c31      	adds	r1, r6, #0
 80059d0:	9003      	str	r0, [sp, #12]
 80059d2:	1c30      	adds	r0, r6, #0
 80059d4:	f7fb f842 	bl	8000a5c <__aeabi_fmul>
 80059d8:	1c01      	adds	r1, r0, #0
 80059da:	9803      	ldr	r0, [sp, #12]
 80059dc:	f7fa fd64 	bl	80004a8 <__aeabi_fadd>
 80059e0:	f7fd f8f0 	bl	8002bc4 <__aeabi_f2d>
 80059e4:	f002 f986 	bl	8007cf4 <sqrt>
 80059e8:	0002      	movs	r2, r0
 80059ea:	000b      	movs	r3, r1
 80059ec:	9800      	ldr	r0, [sp, #0]
 80059ee:	9901      	ldr	r1, [sp, #4]
 80059f0:	f7fb fe50 	bl	8001694 <__aeabi_ddiv>
 80059f4:	f001 fff2 	bl	80079dc <atan>
 80059f8:	2200      	movs	r2, #0
 80059fa:	4b6d      	ldr	r3, [pc, #436]	; (8005bb0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80059fc:	f7fc fa7e 	bl	8001efc <__aeabi_dmul>
 8005a00:	4a6c      	ldr	r2, [pc, #432]	; (8005bb4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8005a02:	4b6d      	ldr	r3, [pc, #436]	; (8005bb8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8005a04:	f7fb fe46 	bl	8001694 <__aeabi_ddiv>
 8005a08:	f7fd f92e 	bl	8002c68 <__aeabi_d2f>
 8005a0c:	4e6c      	ldr	r6, [pc, #432]	; (8005bc0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
			yaw = 180 * atan (ZAxisFinal/sqrt(XAxisFinal*XAxisFinal + ZAxisFinal*ZAxisFinal))/M_PI;
 8005a0e:	682d      	ldr	r5, [r5, #0]
			roll = 180 * atan (YAxisFinal/sqrt(XAxisFinal*XAxisFinal + ZAxisFinal*ZAxisFinal))/M_PI;
 8005a10:	6030      	str	r0, [r6, #0]
			yaw = 180 * atan (ZAxisFinal/sqrt(XAxisFinal*XAxisFinal + ZAxisFinal*ZAxisFinal))/M_PI;
 8005a12:	6820      	ldr	r0, [r4, #0]
 8005a14:	1c01      	adds	r1, r0, #0
 8005a16:	f7fb f821 	bl	8000a5c <__aeabi_fmul>
 8005a1a:	1c29      	adds	r1, r5, #0
 8005a1c:	1c04      	adds	r4, r0, #0
 8005a1e:	1c28      	adds	r0, r5, #0
 8005a20:	f7fb f81c 	bl	8000a5c <__aeabi_fmul>
 8005a24:	1c01      	adds	r1, r0, #0
 8005a26:	1c20      	adds	r0, r4, #0
 8005a28:	f7fa fd3e 	bl	80004a8 <__aeabi_fadd>
 8005a2c:	f7fd f8ca 	bl	8002bc4 <__aeabi_f2d>
 8005a30:	f002 f960 	bl	8007cf4 <sqrt>
 8005a34:	9000      	str	r0, [sp, #0]
 8005a36:	9101      	str	r1, [sp, #4]
 8005a38:	1c28      	adds	r0, r5, #0
 8005a3a:	f7fd f8c3 	bl	8002bc4 <__aeabi_f2d>
 8005a3e:	9a00      	ldr	r2, [sp, #0]
 8005a40:	9b01      	ldr	r3, [sp, #4]
 8005a42:	f7fb fe27 	bl	8001694 <__aeabi_ddiv>
 8005a46:	f001 ffc9 	bl	80079dc <atan>
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	4b58      	ldr	r3, [pc, #352]	; (8005bb0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8005a4e:	f7fc fa55 	bl	8001efc <__aeabi_dmul>
 8005a52:	4a58      	ldr	r2, [pc, #352]	; (8005bb4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8005a54:	4b58      	ldr	r3, [pc, #352]	; (8005bb8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8005a56:	f7fb fe1d 	bl	8001694 <__aeabi_ddiv>
 8005a5a:	f7fd f905 	bl	8002c68 <__aeabi_d2f>
			paket_id++;
 8005a5e:	4a59      	ldr	r2, [pc, #356]	; (8005bc4 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
			yaw = 180 * atan (ZAxisFinal/sqrt(XAxisFinal*XAxisFinal + ZAxisFinal*ZAxisFinal))/M_PI;
 8005a60:	4b59      	ldr	r3, [pc, #356]	; (8005bc8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
			packed[0]=0x53;
 8005a62:	495a      	ldr	r1, [pc, #360]	; (8005bcc <HAL_TIM_PeriodElapsedCallback+0x2a8>)
			yaw = 180 * atan (ZAxisFinal/sqrt(XAxisFinal*XAxisFinal + ZAxisFinal*ZAxisFinal))/M_PI;
 8005a64:	6018      	str	r0, [r3, #0]
			paket_id++;
 8005a66:	8813      	ldrh	r3, [r2, #0]
 8005a68:	3301      	adds	r3, #1
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	8013      	strh	r3, [r2, #0]
			packed[0]=0x53;
 8005a6e:	2253      	movs	r2, #83	; 0x53
			packed[1]=paket_id;
 8005a70:	704b      	strb	r3, [r1, #1]
			packed[2]=0x12;
 8005a72:	2312      	movs	r3, #18
			packed[0]=0x53;
 8005a74:	700a      	strb	r2, [r1, #0]
			packedFloatGX.f = XGyro_kalman;
 8005a76:	4a56      	ldr	r2, [pc, #344]	; (8005bd0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
			packed[2]=0x12;
 8005a78:	708b      	strb	r3, [r1, #2]
			packedFloatGX.f = XGyro_kalman;
 8005a7a:	6812      	ldr	r2, [r2, #0]
 8005a7c:	4b55      	ldr	r3, [pc, #340]	; (8005bd4 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8005a7e:	601a      	str	r2, [r3, #0]
			packed[3] = packedFloatGX.bytes[0];
 8005a80:	781a      	ldrb	r2, [r3, #0]
 8005a82:	70ca      	strb	r2, [r1, #3]
			packed[4] = packedFloatGX.bytes[1];
 8005a84:	785a      	ldrb	r2, [r3, #1]
 8005a86:	710a      	strb	r2, [r1, #4]
			packed[5] = packedFloatGX.bytes[2];
 8005a88:	789a      	ldrb	r2, [r3, #2]
 8005a8a:	714a      	strb	r2, [r1, #5]
			packed[6] = packedFloatGX.bytes[3];
 8005a8c:	78db      	ldrb	r3, [r3, #3]
			packedFloatGY.f = YGyro_kalman;
 8005a8e:	4a52      	ldr	r2, [pc, #328]	; (8005bd8 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
			packed[6] = packedFloatGX.bytes[3];
 8005a90:	718b      	strb	r3, [r1, #6]
			packedFloatGY.f = YGyro_kalman;
 8005a92:	6812      	ldr	r2, [r2, #0]
 8005a94:	4b51      	ldr	r3, [pc, #324]	; (8005bdc <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8005a96:	601a      	str	r2, [r3, #0]
			packed[7] = packedFloatGY.bytes[0];
 8005a98:	781a      	ldrb	r2, [r3, #0]
 8005a9a:	71ca      	strb	r2, [r1, #7]
			packed[8] = packedFloatGY.bytes[1];
 8005a9c:	785a      	ldrb	r2, [r3, #1]
 8005a9e:	720a      	strb	r2, [r1, #8]
			packed[9] = packedFloatGY.bytes[2];
 8005aa0:	789a      	ldrb	r2, [r3, #2]
 8005aa2:	724a      	strb	r2, [r1, #9]
			packed[10] = packedFloatGY.bytes[3];
 8005aa4:	78db      	ldrb	r3, [r3, #3]
			packedFloatGZ.f = ZGyro_kalman;
 8005aa6:	4a4e      	ldr	r2, [pc, #312]	; (8005be0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
			packed[10] = packedFloatGY.bytes[3];
 8005aa8:	728b      	strb	r3, [r1, #10]
			packedFloatGZ.f = ZGyro_kalman;
 8005aaa:	6812      	ldr	r2, [r2, #0]
 8005aac:	4b4d      	ldr	r3, [pc, #308]	; (8005be4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8005aae:	601a      	str	r2, [r3, #0]
			packed[11] = packedFloatGZ.bytes[0];
 8005ab0:	781a      	ldrb	r2, [r3, #0]
 8005ab2:	72ca      	strb	r2, [r1, #11]
			packed[12] = packedFloatGZ.bytes[1];
 8005ab4:	785a      	ldrb	r2, [r3, #1]
 8005ab6:	730a      	strb	r2, [r1, #12]
			packed[13] = packedFloatGZ.bytes[2];
 8005ab8:	789a      	ldrb	r2, [r3, #2]
 8005aba:	734a      	strb	r2, [r1, #13]
			packed[14] = packedFloatGZ.bytes[3];
 8005abc:	78db      	ldrb	r3, [r3, #3]
			packedFloatAX.f = XAxis_kalman;
 8005abe:	4a4a      	ldr	r2, [pc, #296]	; (8005be8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
			packed[14] = packedFloatGZ.bytes[3];
 8005ac0:	738b      	strb	r3, [r1, #14]
			packedFloatAX.f = XAxis_kalman;
 8005ac2:	6812      	ldr	r2, [r2, #0]
 8005ac4:	4b49      	ldr	r3, [pc, #292]	; (8005bec <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8005ac6:	601a      	str	r2, [r3, #0]
			packed[15] = packedFloatAX.bytes[0];
 8005ac8:	781a      	ldrb	r2, [r3, #0]
 8005aca:	73ca      	strb	r2, [r1, #15]
			packed[16] = packedFloatAX.bytes[1];
 8005acc:	785a      	ldrb	r2, [r3, #1]
 8005ace:	740a      	strb	r2, [r1, #16]
			packed[17] = packedFloatAX.bytes[2];
 8005ad0:	789a      	ldrb	r2, [r3, #2]
 8005ad2:	744a      	strb	r2, [r1, #17]
			packed[18] = packedFloatAX.bytes[3];
 8005ad4:	78db      	ldrb	r3, [r3, #3]
 8005ad6:	748b      	strb	r3, [r1, #18]
			packedFloatAY.f = YAxis_kalman;
 8005ad8:	4b45      	ldr	r3, [pc, #276]	; (8005bf0 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8005ada:	4a46      	ldr	r2, [pc, #280]	; (8005bf4 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8005adc:	6812      	ldr	r2, [r2, #0]
 8005ade:	601a      	str	r2, [r3, #0]
			packed[19] = packedFloatAY.bytes[0];
 8005ae0:	781a      	ldrb	r2, [r3, #0]
 8005ae2:	74ca      	strb	r2, [r1, #19]
			packed[20] = packedFloatAY.bytes[1];
 8005ae4:	785a      	ldrb	r2, [r3, #1]
 8005ae6:	750a      	strb	r2, [r1, #20]
			packed[21] = packedFloatAY.bytes[2];
 8005ae8:	789a      	ldrb	r2, [r3, #2]
 8005aea:	754a      	strb	r2, [r1, #21]
			packed[22] = packedFloatAY.bytes[3];
 8005aec:	78db      	ldrb	r3, [r3, #3]
			packedFloatAZ.f = ZAxis_kalman;
 8005aee:	4a42      	ldr	r2, [pc, #264]	; (8005bf8 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
			packed[22] = packedFloatAY.bytes[3];
 8005af0:	758b      	strb	r3, [r1, #22]
			packedFloatAZ.f = ZAxis_kalman;
 8005af2:	6812      	ldr	r2, [r2, #0]
 8005af4:	4b41      	ldr	r3, [pc, #260]	; (8005bfc <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8005af6:	601a      	str	r2, [r3, #0]
			packed[23] = packedFloatAZ.bytes[0];
 8005af8:	781a      	ldrb	r2, [r3, #0]
 8005afa:	75ca      	strb	r2, [r1, #23]
			packed[24] = packedFloatAZ.bytes[1];
 8005afc:	785a      	ldrb	r2, [r3, #1]
 8005afe:	760a      	strb	r2, [r1, #24]
			packed[25] = packedFloatAZ.bytes[2];
 8005b00:	789a      	ldrb	r2, [r3, #2]
 8005b02:	764a      	strb	r2, [r1, #25]
			packed[26] = packedFloatAZ.bytes[3];
 8005b04:	78db      	ldrb	r3, [r3, #3]
			packedFloatT.f = T;
 8005b06:	4a3e      	ldr	r2, [pc, #248]	; (8005c00 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
			packed[26] = packedFloatAZ.bytes[3];
 8005b08:	768b      	strb	r3, [r1, #26]
			packedFloatT.f = T;
 8005b0a:	6812      	ldr	r2, [r2, #0]
 8005b0c:	4b3d      	ldr	r3, [pc, #244]	; (8005c04 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8005b0e:	601a      	str	r2, [r3, #0]
			packed[27] = packedFloatT.bytes[0];
 8005b10:	781a      	ldrb	r2, [r3, #0]
 8005b12:	76ca      	strb	r2, [r1, #27]
			packed[28] = packedFloatT.bytes[1];
 8005b14:	785a      	ldrb	r2, [r3, #1]
 8005b16:	770a      	strb	r2, [r1, #28]
			packed[29] = packedFloatT.bytes[2];
 8005b18:	789a      	ldrb	r2, [r3, #2]
 8005b1a:	774a      	strb	r2, [r1, #29]
			packed[30] = packedFloatT.bytes[3];
 8005b1c:	78db      	ldrb	r3, [r3, #3]
			packedFloatPitch.f = pitch;
 8005b1e:	683a      	ldr	r2, [r7, #0]
			packed[30] = packedFloatT.bytes[3];
 8005b20:	778b      	strb	r3, [r1, #30]
			packedFloatPitch.f = pitch;
 8005b22:	4b39      	ldr	r3, [pc, #228]	; (8005c08 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8005b24:	601a      	str	r2, [r3, #0]
			packed[31] = packedFloatPitch.bytes[0];
 8005b26:	781a      	ldrb	r2, [r3, #0]
 8005b28:	77ca      	strb	r2, [r1, #31]
			packed[32] = packedFloatPitch.bytes[1];
 8005b2a:	785c      	ldrb	r4, [r3, #1]
 8005b2c:	1c4a      	adds	r2, r1, #1
 8005b2e:	77d4      	strb	r4, [r2, #31]
			packed[33] = packedFloatPitch.bytes[2];
 8005b30:	789c      	ldrb	r4, [r3, #2]
 8005b32:	1c8a      	adds	r2, r1, #2
 8005b34:	77d4      	strb	r4, [r2, #31]
			packed[34] = packedFloatPitch.bytes[3];
 8005b36:	78db      	ldrb	r3, [r3, #3]
 8005b38:	1cca      	adds	r2, r1, #3
 8005b3a:	77d3      	strb	r3, [r2, #31]
			packedFloatYaw.f = yaw;
 8005b3c:	4b33      	ldr	r3, [pc, #204]	; (8005c0c <HAL_TIM_PeriodElapsedCallback+0x2e8>)
			packed[35] = packedFloatYaw.bytes[0];
 8005b3e:	1d0a      	adds	r2, r1, #4
			packedFloatYaw.f = yaw;
 8005b40:	6018      	str	r0, [r3, #0]
			packed[35] = packedFloatYaw.bytes[0];
 8005b42:	7818      	ldrb	r0, [r3, #0]
 8005b44:	77d0      	strb	r0, [r2, #31]
			packed[36] = packedFloatYaw.bytes[1];
 8005b46:	7858      	ldrb	r0, [r3, #1]
 8005b48:	1d4a      	adds	r2, r1, #5
 8005b4a:	77d0      	strb	r0, [r2, #31]
			packed[37] = packedFloatYaw.bytes[2];
 8005b4c:	7898      	ldrb	r0, [r3, #2]
 8005b4e:	1d8a      	adds	r2, r1, #6
 8005b50:	77d0      	strb	r0, [r2, #31]
			packed[38] = packedFloatYaw.bytes[3];
 8005b52:	78db      	ldrb	r3, [r3, #3]
 8005b54:	1dca      	adds	r2, r1, #7
 8005b56:	77d3      	strb	r3, [r2, #31]
			packedFloatRoll.f = roll;
 8005b58:	4b2d      	ldr	r3, [pc, #180]	; (8005c10 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8005b5a:	6832      	ldr	r2, [r6, #0]
 8005b5c:	601a      	str	r2, [r3, #0]
			packed[39] = packedFloatRoll.bytes[0];
 8005b5e:	000a      	movs	r2, r1
 8005b60:	7818      	ldrb	r0, [r3, #0]
 8005b62:	3208      	adds	r2, #8
 8005b64:	77d0      	strb	r0, [r2, #31]
			packed[40] = packedFloatRoll.bytes[1];
 8005b66:	000a      	movs	r2, r1
 8005b68:	7858      	ldrb	r0, [r3, #1]
 8005b6a:	3228      	adds	r2, #40	; 0x28
 8005b6c:	7010      	strb	r0, [r2, #0]
			packed[41] = packedFloatRoll.bytes[2];
 8005b6e:	000a      	movs	r2, r1
 8005b70:	7898      	ldrb	r0, [r3, #2]
 8005b72:	3229      	adds	r2, #41	; 0x29
 8005b74:	7010      	strb	r0, [r2, #0]
			packed[42] = packedFloatRoll.bytes[3];
 8005b76:	000a      	movs	r2, r1
 8005b78:	78db      	ldrb	r3, [r3, #3]
 8005b7a:	322a      	adds	r2, #42	; 0x2a
 8005b7c:	7013      	strb	r3, [r2, #0]
			packed[43]=0x45;
 8005b7e:	000b      	movs	r3, r1
 8005b80:	2245      	movs	r2, #69	; 0x45
 8005b82:	332b      	adds	r3, #43	; 0x2b
 8005b84:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart1, (uint8_t*)packed,sizeof(packed));
 8005b86:	4823      	ldr	r0, [pc, #140]	; (8005c14 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8005b88:	3a19      	subs	r2, #25
 8005b8a:	f7fe fe31 	bl	80047f0 <HAL_UART_Transmit_IT>
			HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_9);
 8005b8e:	2180      	movs	r1, #128	; 0x80
 8005b90:	4821      	ldr	r0, [pc, #132]	; (8005c18 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8005b92:	0089      	lsls	r1, r1, #2
 8005b94:	f7fd fa90 	bl	80030b8 <HAL_GPIO_TogglePin>
	}
 8005b98:	b005      	add	sp, #20
 8005b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b9c:	200000a0 	.word	0x200000a0
 8005ba0:	200000a4 	.word	0x200000a4
 8005ba4:	2000037c 	.word	0x2000037c
 8005ba8:	20000350 	.word	0x20000350
 8005bac:	20000360 	.word	0x20000360
 8005bb0:	40668000 	.word	0x40668000
 8005bb4:	54442d18 	.word	0x54442d18
 8005bb8:	400921fb 	.word	0x400921fb
 8005bbc:	20000538 	.word	0x20000538
 8005bc0:	2000053c 	.word	0x2000053c
 8005bc4:	2000044c 	.word	0x2000044c
 8005bc8:	2000049c 	.word	0x2000049c
 8005bcc:	200003f0 	.word	0x200003f0
 8005bd0:	2000036c 	.word	0x2000036c
 8005bd4:	20000448 	.word	0x20000448
 8005bd8:	2000054c 	.word	0x2000054c
 8005bdc:	200003e8 	.word	0x200003e8
 8005be0:	2000038c 	.word	0x2000038c
 8005be4:	2000055c 	.word	0x2000055c
 8005be8:	20000544 	.word	0x20000544
 8005bec:	20000380 	.word	0x20000380
 8005bf0:	20000444 	.word	0x20000444
 8005bf4:	20000454 	.word	0x20000454
 8005bf8:	20000354 	.word	0x20000354
 8005bfc:	200003b0 	.word	0x200003b0
 8005c00:	200003b8 	.word	0x200003b8
 8005c04:	20000390 	.word	0x20000390
 8005c08:	20000370 	.word	0x20000370
 8005c0c:	20000344 	.word	0x20000344
 8005c10:	20000434 	.word	0x20000434
 8005c14:	20000560 	.word	0x20000560
 8005c18:	48000800 	.word	0x48000800

08005c1c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8005c1c:	e7fe      	b.n	8005c1c <_Error_Handler>
	...

08005c20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005c20:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c22:	2001      	movs	r0, #1
 8005c24:	4b11      	ldr	r3, [pc, #68]	; (8005c6c <HAL_MspInit+0x4c>)
 8005c26:	6999      	ldr	r1, [r3, #24]
 8005c28:	4301      	orrs	r1, r0
 8005c2a:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c2c:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c2e:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c30:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c32:	4002      	ands	r2, r0
 8005c34:	9200      	str	r2, [sp, #0]
 8005c36:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c38:	69da      	ldr	r2, [r3, #28]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8005c3a:	3806      	subs	r0, #6
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c3c:	430a      	orrs	r2, r1
 8005c3e:	61da      	str	r2, [r3, #28]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8005c40:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c42:	69db      	ldr	r3, [r3, #28]
 8005c44:	400b      	ands	r3, r1
 8005c46:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8005c48:	0011      	movs	r1, r2
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c4a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8005c4c:	f7fd f8f4 	bl	8002e38 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005c50:	2200      	movs	r2, #0
 8005c52:	2002      	movs	r0, #2
 8005c54:	0011      	movs	r1, r2
 8005c56:	4240      	negs	r0, r0
 8005c58:	f7fd f8ee 	bl	8002e38 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	2001      	movs	r0, #1
 8005c60:	0011      	movs	r1, r2
 8005c62:	4240      	negs	r0, r0
 8005c64:	f7fd f8e8 	bl	8002e38 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c68:	bd07      	pop	{r0, r1, r2, pc}
 8005c6a:	46c0      	nop			; (mov r8, r8)
 8005c6c:	40021000 	.word	0x40021000

08005c70 <NMI_Handler>:
 8005c70:	4770      	bx	lr

08005c72 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8005c72:	e7fe      	b.n	8005c72 <HardFault_Handler>

08005c74 <SVC_Handler>:
 8005c74:	4770      	bx	lr

08005c76 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005c76:	4770      	bx	lr

08005c78 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005c78:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005c7a:	f7fd f8bf 	bl	8002dfc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8005c7e:	f7fd f93e 	bl	8002efe <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005c82:	bd10      	pop	{r4, pc}

08005c84 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 8005c84:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005c86:	4802      	ldr	r0, [pc, #8]	; (8005c90 <TIM2_IRQHandler+0xc>)
 8005c88:	f7fe fbae 	bl	80043e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005c8c:	bd10      	pop	{r4, pc}
 8005c8e:	46c0      	nop			; (mov r8, r8)
 8005c90:	2000045c 	.word	0x2000045c

08005c94 <I2C1_IRQHandler>:
void I2C1_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8005c94:	4806      	ldr	r0, [pc, #24]	; (8005cb0 <I2C1_IRQHandler+0x1c>)
{
 8005c96:	b510      	push	{r4, lr}
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8005c98:	6803      	ldr	r3, [r0, #0]
 8005c9a:	699a      	ldr	r2, [r3, #24]
 8005c9c:	23e0      	movs	r3, #224	; 0xe0
 8005c9e:	00db      	lsls	r3, r3, #3
 8005ca0:	421a      	tst	r2, r3
 8005ca2:	d002      	beq.n	8005caa <I2C1_IRQHandler+0x16>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8005ca4:	f7fd ffb2 	bl	8003c0c <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8005ca8:	bd10      	pop	{r4, pc}
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8005caa:	f7fd fd71 	bl	8003790 <HAL_I2C_EV_IRQHandler>
}
 8005cae:	e7fb      	b.n	8005ca8 <I2C1_IRQHandler+0x14>
 8005cb0:	200002f4 	.word	0x200002f4

08005cb4 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
*/
void USART1_IRQHandler(void)
{
 8005cb4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005cb6:	4802      	ldr	r0, [pc, #8]	; (8005cc0 <USART1_IRQHandler+0xc>)
 8005cb8:	f7fe fff6 	bl	8004ca8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005cbc:	bd10      	pop	{r4, pc}
 8005cbe:	46c0      	nop			; (mov r8, r8)
 8005cc0:	20000560 	.word	0x20000560

08005cc4 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8005cc4:	2101      	movs	r1, #1
 8005cc6:	4b11      	ldr	r3, [pc, #68]	; (8005d0c <SystemInit+0x48>)

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8005cc8:	4811      	ldr	r0, [pc, #68]	; (8005d10 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8005cd0:	685a      	ldr	r2, [r3, #4]
 8005cd2:	4002      	ands	r2, r0
 8005cd4:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	480e      	ldr	r0, [pc, #56]	; (8005d14 <SystemInit+0x50>)
 8005cda:	4002      	ands	r2, r0
 8005cdc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	480d      	ldr	r0, [pc, #52]	; (8005d18 <SystemInit+0x54>)
 8005ce2:	4002      	ands	r2, r0
 8005ce4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8005ce6:	685a      	ldr	r2, [r3, #4]
 8005ce8:	480c      	ldr	r0, [pc, #48]	; (8005d1c <SystemInit+0x58>)
 8005cea:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8005cec:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8005cee:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8005cf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cf2:	4382      	bics	r2, r0
 8005cf4:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 8005cf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cf8:	4809      	ldr	r0, [pc, #36]	; (8005d20 <SystemInit+0x5c>)
 8005cfa:	4002      	ands	r2, r0
 8005cfc:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8005cfe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d00:	438a      	bics	r2, r1
 8005d02:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8005d04:	2200      	movs	r2, #0
 8005d06:	609a      	str	r2, [r3, #8]

}
 8005d08:	4770      	bx	lr
 8005d0a:	46c0      	nop			; (mov r8, r8)
 8005d0c:	40021000 	.word	0x40021000
 8005d10:	f8ffb80c 	.word	0xf8ffb80c
 8005d14:	fef6ffff 	.word	0xfef6ffff
 8005d18:	fffbffff 	.word	0xfffbffff
 8005d1c:	ffc0ffff 	.word	0xffc0ffff
 8005d20:	fffffeac 	.word	0xfffffeac

08005d24 <MX_TIM2_Init>:
void MX_TIM2_Init(void)
{
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 8005d24:	2380      	movs	r3, #128	; 0x80
{
 8005d26:	b510      	push	{r4, lr}
  htim2.Instance = TIM2;
 8005d28:	4c18      	ldr	r4, [pc, #96]	; (8005d8c <MX_TIM2_Init+0x68>)
 8005d2a:	05db      	lsls	r3, r3, #23
 8005d2c:	6023      	str	r3, [r4, #0]
  htim2.Init.Prescaler = 47999;
 8005d2e:	4b18      	ldr	r3, [pc, #96]	; (8005d90 <MX_TIM2_Init+0x6c>)
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 999;
 8005d30:	4a18      	ldr	r2, [pc, #96]	; (8005d94 <MX_TIM2_Init+0x70>)
  htim2.Init.Prescaler = 47999;
 8005d32:	6063      	str	r3, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d34:	2300      	movs	r3, #0
{
 8005d36:	b086      	sub	sp, #24
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005d38:	0020      	movs	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d3a:	60a3      	str	r3, [r4, #8]
  htim2.Init.Period = 999;
 8005d3c:	60e2      	str	r2, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005d3e:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005d40:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005d42:	f7fe fc45 	bl	80045d0 <HAL_TIM_Base_Init>
 8005d46:	2800      	cmp	r0, #0
 8005d48:	d003      	beq.n	8005d52 <MX_TIM2_Init+0x2e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005d4a:	213f      	movs	r1, #63	; 0x3f
 8005d4c:	4812      	ldr	r0, [pc, #72]	; (8005d98 <MX_TIM2_Init+0x74>)
 8005d4e:	f7ff ff65 	bl	8005c1c <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d52:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005d54:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d56:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005d58:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d5a:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005d5c:	f7fe fc60 	bl	8004620 <HAL_TIM_ConfigClockSource>
 8005d60:	2800      	cmp	r0, #0
 8005d62:	d003      	beq.n	8005d6c <MX_TIM2_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005d64:	2145      	movs	r1, #69	; 0x45
 8005d66:	480c      	ldr	r0, [pc, #48]	; (8005d98 <MX_TIM2_Init+0x74>)
 8005d68:	f7ff ff58 	bl	8005c1c <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d6c:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005d6e:	4669      	mov	r1, sp
 8005d70:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d72:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d74:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005d76:	f7fe fd07 	bl	8004788 <HAL_TIMEx_MasterConfigSynchronization>
 8005d7a:	2800      	cmp	r0, #0
 8005d7c:	d003      	beq.n	8005d86 <MX_TIM2_Init+0x62>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005d7e:	214c      	movs	r1, #76	; 0x4c
 8005d80:	4805      	ldr	r0, [pc, #20]	; (8005d98 <MX_TIM2_Init+0x74>)
 8005d82:	f7ff ff4b 	bl	8005c1c <_Error_Handler>
  }

}
 8005d86:	b006      	add	sp, #24
 8005d88:	bd10      	pop	{r4, pc}
 8005d8a:	46c0      	nop			; (mov r8, r8)
 8005d8c:	2000045c 	.word	0x2000045c
 8005d90:	0000bb7f 	.word	0x0000bb7f
 8005d94:	000003e7 	.word	0x000003e7
 8005d98:	080080d9 	.word	0x080080d9

08005d9c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM2)
 8005d9c:	2380      	movs	r3, #128	; 0x80
{
 8005d9e:	b507      	push	{r0, r1, r2, lr}
  if(tim_baseHandle->Instance==TIM2)
 8005da0:	6802      	ldr	r2, [r0, #0]
 8005da2:	05db      	lsls	r3, r3, #23
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d110      	bne.n	8005dca <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005da8:	2001      	movs	r0, #1
 8005daa:	4a08      	ldr	r2, [pc, #32]	; (8005dcc <HAL_TIM_Base_MspInit+0x30>)
 8005dac:	69d1      	ldr	r1, [r2, #28]
 8005dae:	4301      	orrs	r1, r0
 8005db0:	61d1      	str	r1, [r2, #28]
 8005db2:	69d3      	ldr	r3, [r2, #28]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005db4:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005db6:	4003      	ands	r3, r0
 8005db8:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005dba:	300e      	adds	r0, #14
 8005dbc:	0011      	movs	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005dbe:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005dc0:	f7fd f83a 	bl	8002e38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005dc4:	200f      	movs	r0, #15
 8005dc6:	f7fd f867 	bl	8002e98 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8005dca:	bd07      	pop	{r0, r1, r2, pc}
 8005dcc:	40021000 	.word	0x40021000

08005dd0 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8005dd0:	480c      	ldr	r0, [pc, #48]	; (8005e04 <MX_USART1_UART_Init+0x34>)
 8005dd2:	4b0d      	ldr	r3, [pc, #52]	; (8005e08 <MX_USART1_UART_Init+0x38>)
{
 8005dd4:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8005dd6:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 38400;
 8005dd8:	2396      	movs	r3, #150	; 0x96
 8005dda:	021b      	lsls	r3, r3, #8
 8005ddc:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005dde:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005de0:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005de2:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005de4:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005de6:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005de8:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005dea:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005dec:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005dee:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005df0:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005df2:	f7fe fea5 	bl	8004b40 <HAL_UART_Init>
 8005df6:	2800      	cmp	r0, #0
 8005df8:	d003      	beq.n	8005e02 <MX_USART1_UART_Init+0x32>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005dfa:	2144      	movs	r1, #68	; 0x44
 8005dfc:	4803      	ldr	r0, [pc, #12]	; (8005e0c <MX_USART1_UART_Init+0x3c>)
 8005dfe:	f7ff ff0d 	bl	8005c1c <_Error_Handler>
  }

}
 8005e02:	bd10      	pop	{r4, pc}
 8005e04:	20000560 	.word	0x20000560
 8005e08:	40013800 	.word	0x40013800
 8005e0c:	080080e6 	.word	0x080080e6

08005e10 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005e10:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 8005e12:	4b14      	ldr	r3, [pc, #80]	; (8005e64 <HAL_UART_MspInit+0x54>)
 8005e14:	6802      	ldr	r2, [r0, #0]
{
 8005e16:	b086      	sub	sp, #24
  if(uartHandle->Instance==USART1)
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d121      	bne.n	8005e60 <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005e1c:	2080      	movs	r0, #128	; 0x80
 8005e1e:	4a12      	ldr	r2, [pc, #72]	; (8005e68 <HAL_UART_MspInit+0x58>)
 8005e20:	01c0      	lsls	r0, r0, #7
 8005e22:	6991      	ldr	r1, [r2, #24]
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e24:	2400      	movs	r4, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8005e26:	4301      	orrs	r1, r0
 8005e28:	6191      	str	r1, [r2, #24]
 8005e2a:	6993      	ldr	r3, [r2, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e2c:	a901      	add	r1, sp, #4
    __HAL_RCC_USART1_CLK_ENABLE();
 8005e2e:	4003      	ands	r3, r0
 8005e30:	9300      	str	r3, [sp, #0]
 8005e32:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005e34:	23c0      	movs	r3, #192	; 0xc0
 8005e36:	00db      	lsls	r3, r3, #3
 8005e38:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e3a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e3c:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e3e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005e40:	3301      	adds	r3, #1
 8005e42:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e44:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8005e46:	3b02      	subs	r3, #2
 8005e48:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e4a:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e4c:	f7fd f87e 	bl	8002f4c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005e50:	201b      	movs	r0, #27
 8005e52:	0022      	movs	r2, r4
 8005e54:	0021      	movs	r1, r4
 8005e56:	f7fc ffef 	bl	8002e38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005e5a:	201b      	movs	r0, #27
 8005e5c:	f7fd f81c 	bl	8002e98 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8005e60:	b006      	add	sp, #24
 8005e62:	bd10      	pop	{r4, pc}
 8005e64:	40013800 	.word	0x40013800
 8005e68:	40021000 	.word	0x40021000

08005e6c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005e6c:	480d      	ldr	r0, [pc, #52]	; (8005ea4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005e6e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005e70:	480d      	ldr	r0, [pc, #52]	; (8005ea8 <LoopForever+0x6>)
  ldr r1, =_edata
 8005e72:	490e      	ldr	r1, [pc, #56]	; (8005eac <LoopForever+0xa>)
  ldr r2, =_sidata
 8005e74:	4a0e      	ldr	r2, [pc, #56]	; (8005eb0 <LoopForever+0xe>)
  movs r3, #0
 8005e76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005e78:	e002      	b.n	8005e80 <LoopCopyDataInit>

08005e7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005e7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005e7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005e7e:	3304      	adds	r3, #4

08005e80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005e80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005e82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005e84:	d3f9      	bcc.n	8005e7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005e86:	4a0b      	ldr	r2, [pc, #44]	; (8005eb4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005e88:	4c0b      	ldr	r4, [pc, #44]	; (8005eb8 <LoopForever+0x16>)
  movs r3, #0
 8005e8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005e8c:	e001      	b.n	8005e92 <LoopFillZerobss>

08005e8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005e8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005e90:	3204      	adds	r2, #4

08005e92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005e92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005e94:	d3fb      	bcc.n	8005e8e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8005e96:	f7ff ff15 	bl	8005cc4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8005e9a:	f000 f811 	bl	8005ec0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005e9e:	f7ff fa73 	bl	8005388 <main>

08005ea2 <LoopForever>:

LoopForever:
    b LoopForever
 8005ea2:	e7fe      	b.n	8005ea2 <LoopForever>
  ldr   r0, =_estack
 8005ea4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8005ea8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005eac:	20000288 	.word	0x20000288
  ldr r2, =_sidata
 8005eb0:	08008370 	.word	0x08008370
  ldr r2, =_sbss
 8005eb4:	20000288 	.word	0x20000288
  ldr r4, =_ebss
 8005eb8:	200005d4 	.word	0x200005d4

08005ebc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005ebc:	e7fe      	b.n	8005ebc <ADC1_COMP_IRQHandler>
	...

08005ec0 <__libc_init_array>:
 8005ec0:	b570      	push	{r4, r5, r6, lr}
 8005ec2:	2600      	movs	r6, #0
 8005ec4:	4d0c      	ldr	r5, [pc, #48]	; (8005ef8 <__libc_init_array+0x38>)
 8005ec6:	4c0d      	ldr	r4, [pc, #52]	; (8005efc <__libc_init_array+0x3c>)
 8005ec8:	1b64      	subs	r4, r4, r5
 8005eca:	10a4      	asrs	r4, r4, #2
 8005ecc:	42a6      	cmp	r6, r4
 8005ece:	d109      	bne.n	8005ee4 <__libc_init_array+0x24>
 8005ed0:	2600      	movs	r6, #0
 8005ed2:	f002 f831 	bl	8007f38 <_init>
 8005ed6:	4d0a      	ldr	r5, [pc, #40]	; (8005f00 <__libc_init_array+0x40>)
 8005ed8:	4c0a      	ldr	r4, [pc, #40]	; (8005f04 <__libc_init_array+0x44>)
 8005eda:	1b64      	subs	r4, r4, r5
 8005edc:	10a4      	asrs	r4, r4, #2
 8005ede:	42a6      	cmp	r6, r4
 8005ee0:	d105      	bne.n	8005eee <__libc_init_array+0x2e>
 8005ee2:	bd70      	pop	{r4, r5, r6, pc}
 8005ee4:	00b3      	lsls	r3, r6, #2
 8005ee6:	58eb      	ldr	r3, [r5, r3]
 8005ee8:	4798      	blx	r3
 8005eea:	3601      	adds	r6, #1
 8005eec:	e7ee      	b.n	8005ecc <__libc_init_array+0xc>
 8005eee:	00b3      	lsls	r3, r6, #2
 8005ef0:	58eb      	ldr	r3, [r5, r3]
 8005ef2:	4798      	blx	r3
 8005ef4:	3601      	adds	r6, #1
 8005ef6:	e7f2      	b.n	8005ede <__libc_init_array+0x1e>
 8005ef8:	08008368 	.word	0x08008368
 8005efc:	08008368 	.word	0x08008368
 8005f00:	08008368 	.word	0x08008368
 8005f04:	0800836c 	.word	0x0800836c

08005f08 <memcpy>:
 8005f08:	2300      	movs	r3, #0
 8005f0a:	b510      	push	{r4, lr}
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d100      	bne.n	8005f12 <memcpy+0xa>
 8005f10:	bd10      	pop	{r4, pc}
 8005f12:	5ccc      	ldrb	r4, [r1, r3]
 8005f14:	54c4      	strb	r4, [r0, r3]
 8005f16:	3301      	adds	r3, #1
 8005f18:	e7f8      	b.n	8005f0c <memcpy+0x4>

08005f1a <__cvt>:
 8005f1a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f1c:	b08b      	sub	sp, #44	; 0x2c
 8005f1e:	0014      	movs	r4, r2
 8005f20:	1e1d      	subs	r5, r3, #0
 8005f22:	9912      	ldr	r1, [sp, #72]	; 0x48
 8005f24:	da53      	bge.n	8005fce <__cvt+0xb4>
 8005f26:	2480      	movs	r4, #128	; 0x80
 8005f28:	0624      	lsls	r4, r4, #24
 8005f2a:	191b      	adds	r3, r3, r4
 8005f2c:	001d      	movs	r5, r3
 8005f2e:	0014      	movs	r4, r2
 8005f30:	232d      	movs	r3, #45	; 0x2d
 8005f32:	700b      	strb	r3, [r1, #0]
 8005f34:	2320      	movs	r3, #32
 8005f36:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8005f38:	2203      	movs	r2, #3
 8005f3a:	439e      	bics	r6, r3
 8005f3c:	2e46      	cmp	r6, #70	; 0x46
 8005f3e:	d007      	beq.n	8005f50 <__cvt+0x36>
 8005f40:	0033      	movs	r3, r6
 8005f42:	3b45      	subs	r3, #69	; 0x45
 8005f44:	4259      	negs	r1, r3
 8005f46:	414b      	adcs	r3, r1
 8005f48:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005f4a:	3a01      	subs	r2, #1
 8005f4c:	18cb      	adds	r3, r1, r3
 8005f4e:	9310      	str	r3, [sp, #64]	; 0x40
 8005f50:	ab09      	add	r3, sp, #36	; 0x24
 8005f52:	9304      	str	r3, [sp, #16]
 8005f54:	ab08      	add	r3, sp, #32
 8005f56:	9303      	str	r3, [sp, #12]
 8005f58:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005f5a:	9200      	str	r2, [sp, #0]
 8005f5c:	9302      	str	r3, [sp, #8]
 8005f5e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005f60:	0022      	movs	r2, r4
 8005f62:	9301      	str	r3, [sp, #4]
 8005f64:	002b      	movs	r3, r5
 8005f66:	f000 fbb3 	bl	80066d0 <_dtoa_r>
 8005f6a:	0007      	movs	r7, r0
 8005f6c:	2e47      	cmp	r6, #71	; 0x47
 8005f6e:	d102      	bne.n	8005f76 <__cvt+0x5c>
 8005f70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f72:	07db      	lsls	r3, r3, #31
 8005f74:	d524      	bpl.n	8005fc0 <__cvt+0xa6>
 8005f76:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005f78:	18fb      	adds	r3, r7, r3
 8005f7a:	9307      	str	r3, [sp, #28]
 8005f7c:	2e46      	cmp	r6, #70	; 0x46
 8005f7e:	d114      	bne.n	8005faa <__cvt+0x90>
 8005f80:	783b      	ldrb	r3, [r7, #0]
 8005f82:	2b30      	cmp	r3, #48	; 0x30
 8005f84:	d10c      	bne.n	8005fa0 <__cvt+0x86>
 8005f86:	2200      	movs	r2, #0
 8005f88:	2300      	movs	r3, #0
 8005f8a:	0020      	movs	r0, r4
 8005f8c:	0029      	movs	r1, r5
 8005f8e:	f7fa fa5d 	bl	800044c <__aeabi_dcmpeq>
 8005f92:	2800      	cmp	r0, #0
 8005f94:	d104      	bne.n	8005fa0 <__cvt+0x86>
 8005f96:	2301      	movs	r3, #1
 8005f98:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005f9a:	1a9b      	subs	r3, r3, r2
 8005f9c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005f9e:	6013      	str	r3, [r2, #0]
 8005fa0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005fa2:	9a07      	ldr	r2, [sp, #28]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	18d3      	adds	r3, r2, r3
 8005fa8:	9307      	str	r3, [sp, #28]
 8005faa:	2200      	movs	r2, #0
 8005fac:	2300      	movs	r3, #0
 8005fae:	0020      	movs	r0, r4
 8005fb0:	0029      	movs	r1, r5
 8005fb2:	f7fa fa4b 	bl	800044c <__aeabi_dcmpeq>
 8005fb6:	2230      	movs	r2, #48	; 0x30
 8005fb8:	2800      	cmp	r0, #0
 8005fba:	d00d      	beq.n	8005fd8 <__cvt+0xbe>
 8005fbc:	9b07      	ldr	r3, [sp, #28]
 8005fbe:	9309      	str	r3, [sp, #36]	; 0x24
 8005fc0:	0038      	movs	r0, r7
 8005fc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fc4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005fc6:	1bdb      	subs	r3, r3, r7
 8005fc8:	6013      	str	r3, [r2, #0]
 8005fca:	b00b      	add	sp, #44	; 0x2c
 8005fcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fce:	2300      	movs	r3, #0
 8005fd0:	e7af      	b.n	8005f32 <__cvt+0x18>
 8005fd2:	1c59      	adds	r1, r3, #1
 8005fd4:	9109      	str	r1, [sp, #36]	; 0x24
 8005fd6:	701a      	strb	r2, [r3, #0]
 8005fd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fda:	9907      	ldr	r1, [sp, #28]
 8005fdc:	4299      	cmp	r1, r3
 8005fde:	d8f8      	bhi.n	8005fd2 <__cvt+0xb8>
 8005fe0:	e7ee      	b.n	8005fc0 <__cvt+0xa6>

08005fe2 <__exponent>:
 8005fe2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fe4:	232b      	movs	r3, #43	; 0x2b
 8005fe6:	b085      	sub	sp, #20
 8005fe8:	0007      	movs	r7, r0
 8005fea:	000c      	movs	r4, r1
 8005fec:	7002      	strb	r2, [r0, #0]
 8005fee:	1c86      	adds	r6, r0, #2
 8005ff0:	2900      	cmp	r1, #0
 8005ff2:	da01      	bge.n	8005ff8 <__exponent+0x16>
 8005ff4:	232d      	movs	r3, #45	; 0x2d
 8005ff6:	424c      	negs	r4, r1
 8005ff8:	707b      	strb	r3, [r7, #1]
 8005ffa:	2c09      	cmp	r4, #9
 8005ffc:	dd23      	ble.n	8006046 <__exponent+0x64>
 8005ffe:	ab02      	add	r3, sp, #8
 8006000:	1ddd      	adds	r5, r3, #7
 8006002:	1e6b      	subs	r3, r5, #1
 8006004:	0020      	movs	r0, r4
 8006006:	210a      	movs	r1, #10
 8006008:	9301      	str	r3, [sp, #4]
 800600a:	f7fa fa09 	bl	8000420 <__aeabi_idivmod>
 800600e:	1e6b      	subs	r3, r5, #1
 8006010:	3130      	adds	r1, #48	; 0x30
 8006012:	7019      	strb	r1, [r3, #0]
 8006014:	0020      	movs	r0, r4
 8006016:	210a      	movs	r1, #10
 8006018:	f7fa f91c 	bl	8000254 <__divsi3>
 800601c:	0004      	movs	r4, r0
 800601e:	2809      	cmp	r0, #9
 8006020:	dc0a      	bgt.n	8006038 <__exponent+0x56>
 8006022:	3d02      	subs	r5, #2
 8006024:	3430      	adds	r4, #48	; 0x30
 8006026:	702c      	strb	r4, [r5, #0]
 8006028:	ab02      	add	r3, sp, #8
 800602a:	3307      	adds	r3, #7
 800602c:	0030      	movs	r0, r6
 800602e:	42ab      	cmp	r3, r5
 8006030:	d804      	bhi.n	800603c <__exponent+0x5a>
 8006032:	1bc0      	subs	r0, r0, r7
 8006034:	b005      	add	sp, #20
 8006036:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006038:	9d01      	ldr	r5, [sp, #4]
 800603a:	e7e2      	b.n	8006002 <__exponent+0x20>
 800603c:	782b      	ldrb	r3, [r5, #0]
 800603e:	3501      	adds	r5, #1
 8006040:	7033      	strb	r3, [r6, #0]
 8006042:	3601      	adds	r6, #1
 8006044:	e7f0      	b.n	8006028 <__exponent+0x46>
 8006046:	2330      	movs	r3, #48	; 0x30
 8006048:	18e4      	adds	r4, r4, r3
 800604a:	7033      	strb	r3, [r6, #0]
 800604c:	1cb0      	adds	r0, r6, #2
 800604e:	7074      	strb	r4, [r6, #1]
 8006050:	e7ef      	b.n	8006032 <__exponent+0x50>
	...

08006054 <_printf_float>:
 8006054:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006056:	b095      	sub	sp, #84	; 0x54
 8006058:	000c      	movs	r4, r1
 800605a:	920a      	str	r2, [sp, #40]	; 0x28
 800605c:	930b      	str	r3, [sp, #44]	; 0x2c
 800605e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8006060:	9009      	str	r0, [sp, #36]	; 0x24
 8006062:	f001 f91d 	bl	80072a0 <_localeconv_r>
 8006066:	6803      	ldr	r3, [r0, #0]
 8006068:	0018      	movs	r0, r3
 800606a:	930d      	str	r3, [sp, #52]	; 0x34
 800606c:	f7fa f84c 	bl	8000108 <strlen>
 8006070:	2300      	movs	r3, #0
 8006072:	9312      	str	r3, [sp, #72]	; 0x48
 8006074:	6823      	ldr	r3, [r4, #0]
 8006076:	900e      	str	r0, [sp, #56]	; 0x38
 8006078:	930c      	str	r3, [sp, #48]	; 0x30
 800607a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800607c:	7e27      	ldrb	r7, [r4, #24]
 800607e:	682b      	ldr	r3, [r5, #0]
 8006080:	2207      	movs	r2, #7
 8006082:	05c9      	lsls	r1, r1, #23
 8006084:	d547      	bpl.n	8006116 <_printf_float+0xc2>
 8006086:	189b      	adds	r3, r3, r2
 8006088:	4393      	bics	r3, r2
 800608a:	001a      	movs	r2, r3
 800608c:	3208      	adds	r2, #8
 800608e:	602a      	str	r2, [r5, #0]
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	64a2      	str	r2, [r4, #72]	; 0x48
 8006096:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006098:	2201      	movs	r2, #1
 800609a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800609c:	6ca6      	ldr	r6, [r4, #72]	; 0x48
 800609e:	006b      	lsls	r3, r5, #1
 80060a0:	085b      	lsrs	r3, r3, #1
 80060a2:	930f      	str	r3, [sp, #60]	; 0x3c
 80060a4:	4252      	negs	r2, r2
 80060a6:	4ba7      	ldr	r3, [pc, #668]	; (8006344 <_printf_float+0x2f0>)
 80060a8:	0030      	movs	r0, r6
 80060aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80060ac:	f7fc fcbc 	bl	8002a28 <__aeabi_dcmpun>
 80060b0:	2800      	cmp	r0, #0
 80060b2:	d000      	beq.n	80060b6 <_printf_float+0x62>
 80060b4:	e206      	b.n	80064c4 <_printf_float+0x470>
 80060b6:	2201      	movs	r2, #1
 80060b8:	4ba2      	ldr	r3, [pc, #648]	; (8006344 <_printf_float+0x2f0>)
 80060ba:	4252      	negs	r2, r2
 80060bc:	0030      	movs	r0, r6
 80060be:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80060c0:	f7fa f9d4 	bl	800046c <__aeabi_dcmple>
 80060c4:	2800      	cmp	r0, #0
 80060c6:	d000      	beq.n	80060ca <_printf_float+0x76>
 80060c8:	e1fc      	b.n	80064c4 <_printf_float+0x470>
 80060ca:	2200      	movs	r2, #0
 80060cc:	2300      	movs	r3, #0
 80060ce:	0030      	movs	r0, r6
 80060d0:	0029      	movs	r1, r5
 80060d2:	f7fa f9c1 	bl	8000458 <__aeabi_dcmplt>
 80060d6:	2800      	cmp	r0, #0
 80060d8:	d003      	beq.n	80060e2 <_printf_float+0x8e>
 80060da:	0023      	movs	r3, r4
 80060dc:	222d      	movs	r2, #45	; 0x2d
 80060de:	3343      	adds	r3, #67	; 0x43
 80060e0:	701a      	strb	r2, [r3, #0]
 80060e2:	4d99      	ldr	r5, [pc, #612]	; (8006348 <_printf_float+0x2f4>)
 80060e4:	2f47      	cmp	r7, #71	; 0x47
 80060e6:	d800      	bhi.n	80060ea <_printf_float+0x96>
 80060e8:	4d98      	ldr	r5, [pc, #608]	; (800634c <_printf_float+0x2f8>)
 80060ea:	2303      	movs	r3, #3
 80060ec:	2600      	movs	r6, #0
 80060ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80060f0:	6123      	str	r3, [r4, #16]
 80060f2:	3301      	adds	r3, #1
 80060f4:	439a      	bics	r2, r3
 80060f6:	6022      	str	r2, [r4, #0]
 80060f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060fa:	aa13      	add	r2, sp, #76	; 0x4c
 80060fc:	9300      	str	r3, [sp, #0]
 80060fe:	0021      	movs	r1, r4
 8006100:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006102:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006104:	f000 f9f2 	bl	80064ec <_printf_common>
 8006108:	1c43      	adds	r3, r0, #1
 800610a:	d000      	beq.n	800610e <_printf_float+0xba>
 800610c:	e09c      	b.n	8006248 <_printf_float+0x1f4>
 800610e:	2001      	movs	r0, #1
 8006110:	4240      	negs	r0, r0
 8006112:	b015      	add	sp, #84	; 0x54
 8006114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006116:	3307      	adds	r3, #7
 8006118:	e7b6      	b.n	8006088 <_printf_float+0x34>
 800611a:	2380      	movs	r3, #128	; 0x80
 800611c:	6862      	ldr	r2, [r4, #4]
 800611e:	00db      	lsls	r3, r3, #3
 8006120:	1c51      	adds	r1, r2, #1
 8006122:	d145      	bne.n	80061b0 <_printf_float+0x15c>
 8006124:	3207      	adds	r2, #7
 8006126:	6062      	str	r2, [r4, #4]
 8006128:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800612a:	2100      	movs	r1, #0
 800612c:	4313      	orrs	r3, r2
 800612e:	aa12      	add	r2, sp, #72	; 0x48
 8006130:	9205      	str	r2, [sp, #20]
 8006132:	aa11      	add	r2, sp, #68	; 0x44
 8006134:	9203      	str	r2, [sp, #12]
 8006136:	2223      	movs	r2, #35	; 0x23
 8006138:	6023      	str	r3, [r4, #0]
 800613a:	9106      	str	r1, [sp, #24]
 800613c:	9301      	str	r3, [sp, #4]
 800613e:	a908      	add	r1, sp, #32
 8006140:	6863      	ldr	r3, [r4, #4]
 8006142:	1852      	adds	r2, r2, r1
 8006144:	9202      	str	r2, [sp, #8]
 8006146:	9300      	str	r3, [sp, #0]
 8006148:	0032      	movs	r2, r6
 800614a:	002b      	movs	r3, r5
 800614c:	9704      	str	r7, [sp, #16]
 800614e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006150:	f7ff fee3 	bl	8005f1a <__cvt>
 8006154:	2320      	movs	r3, #32
 8006156:	003a      	movs	r2, r7
 8006158:	0005      	movs	r5, r0
 800615a:	439a      	bics	r2, r3
 800615c:	2a47      	cmp	r2, #71	; 0x47
 800615e:	d107      	bne.n	8006170 <_printf_float+0x11c>
 8006160:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006162:	1cda      	adds	r2, r3, #3
 8006164:	db02      	blt.n	800616c <_printf_float+0x118>
 8006166:	6862      	ldr	r2, [r4, #4]
 8006168:	4293      	cmp	r3, r2
 800616a:	dd5b      	ble.n	8006224 <_printf_float+0x1d0>
 800616c:	3f02      	subs	r7, #2
 800616e:	b2ff      	uxtb	r7, r7
 8006170:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006172:	2f65      	cmp	r7, #101	; 0x65
 8006174:	d83b      	bhi.n	80061ee <_printf_float+0x19a>
 8006176:	0020      	movs	r0, r4
 8006178:	3901      	subs	r1, #1
 800617a:	003a      	movs	r2, r7
 800617c:	3050      	adds	r0, #80	; 0x50
 800617e:	9111      	str	r1, [sp, #68]	; 0x44
 8006180:	f7ff ff2f 	bl	8005fe2 <__exponent>
 8006184:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006186:	0006      	movs	r6, r0
 8006188:	1883      	adds	r3, r0, r2
 800618a:	6123      	str	r3, [r4, #16]
 800618c:	2a01      	cmp	r2, #1
 800618e:	dc02      	bgt.n	8006196 <_printf_float+0x142>
 8006190:	6822      	ldr	r2, [r4, #0]
 8006192:	07d2      	lsls	r2, r2, #31
 8006194:	d501      	bpl.n	800619a <_printf_float+0x146>
 8006196:	3301      	adds	r3, #1
 8006198:	6123      	str	r3, [r4, #16]
 800619a:	2323      	movs	r3, #35	; 0x23
 800619c:	aa08      	add	r2, sp, #32
 800619e:	189b      	adds	r3, r3, r2
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d0a8      	beq.n	80060f8 <_printf_float+0xa4>
 80061a6:	0023      	movs	r3, r4
 80061a8:	222d      	movs	r2, #45	; 0x2d
 80061aa:	3343      	adds	r3, #67	; 0x43
 80061ac:	701a      	strb	r2, [r3, #0]
 80061ae:	e7a3      	b.n	80060f8 <_printf_float+0xa4>
 80061b0:	2f67      	cmp	r7, #103	; 0x67
 80061b2:	d001      	beq.n	80061b8 <_printf_float+0x164>
 80061b4:	2f47      	cmp	r7, #71	; 0x47
 80061b6:	d1b7      	bne.n	8006128 <_printf_float+0xd4>
 80061b8:	2a00      	cmp	r2, #0
 80061ba:	d016      	beq.n	80061ea <_printf_float+0x196>
 80061bc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80061be:	a808      	add	r0, sp, #32
 80061c0:	430b      	orrs	r3, r1
 80061c2:	2100      	movs	r1, #0
 80061c4:	9106      	str	r1, [sp, #24]
 80061c6:	a912      	add	r1, sp, #72	; 0x48
 80061c8:	9105      	str	r1, [sp, #20]
 80061ca:	a911      	add	r1, sp, #68	; 0x44
 80061cc:	9103      	str	r1, [sp, #12]
 80061ce:	2123      	movs	r1, #35	; 0x23
 80061d0:	1809      	adds	r1, r1, r0
 80061d2:	6023      	str	r3, [r4, #0]
 80061d4:	9301      	str	r3, [sp, #4]
 80061d6:	9200      	str	r2, [sp, #0]
 80061d8:	002b      	movs	r3, r5
 80061da:	9704      	str	r7, [sp, #16]
 80061dc:	9102      	str	r1, [sp, #8]
 80061de:	0032      	movs	r2, r6
 80061e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061e2:	f7ff fe9a 	bl	8005f1a <__cvt>
 80061e6:	0005      	movs	r5, r0
 80061e8:	e7ba      	b.n	8006160 <_printf_float+0x10c>
 80061ea:	2201      	movs	r2, #1
 80061ec:	e79b      	b.n	8006126 <_printf_float+0xd2>
 80061ee:	2f66      	cmp	r7, #102	; 0x66
 80061f0:	d119      	bne.n	8006226 <_printf_float+0x1d2>
 80061f2:	6863      	ldr	r3, [r4, #4]
 80061f4:	2900      	cmp	r1, #0
 80061f6:	dd0c      	ble.n	8006212 <_printf_float+0x1be>
 80061f8:	6121      	str	r1, [r4, #16]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d102      	bne.n	8006204 <_printf_float+0x1b0>
 80061fe:	6822      	ldr	r2, [r4, #0]
 8006200:	07d2      	lsls	r2, r2, #31
 8006202:	d502      	bpl.n	800620a <_printf_float+0x1b6>
 8006204:	3301      	adds	r3, #1
 8006206:	185b      	adds	r3, r3, r1
 8006208:	6123      	str	r3, [r4, #16]
 800620a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800620c:	2600      	movs	r6, #0
 800620e:	65a3      	str	r3, [r4, #88]	; 0x58
 8006210:	e7c3      	b.n	800619a <_printf_float+0x146>
 8006212:	2b00      	cmp	r3, #0
 8006214:	d103      	bne.n	800621e <_printf_float+0x1ca>
 8006216:	2201      	movs	r2, #1
 8006218:	6821      	ldr	r1, [r4, #0]
 800621a:	4211      	tst	r1, r2
 800621c:	d000      	beq.n	8006220 <_printf_float+0x1cc>
 800621e:	1c9a      	adds	r2, r3, #2
 8006220:	6122      	str	r2, [r4, #16]
 8006222:	e7f2      	b.n	800620a <_printf_float+0x1b6>
 8006224:	2767      	movs	r7, #103	; 0x67
 8006226:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006228:	9812      	ldr	r0, [sp, #72]	; 0x48
 800622a:	4283      	cmp	r3, r0
 800622c:	db05      	blt.n	800623a <_printf_float+0x1e6>
 800622e:	6822      	ldr	r2, [r4, #0]
 8006230:	6123      	str	r3, [r4, #16]
 8006232:	07d2      	lsls	r2, r2, #31
 8006234:	d5e9      	bpl.n	800620a <_printf_float+0x1b6>
 8006236:	3301      	adds	r3, #1
 8006238:	e7e6      	b.n	8006208 <_printf_float+0x1b4>
 800623a:	2201      	movs	r2, #1
 800623c:	2b00      	cmp	r3, #0
 800623e:	dc01      	bgt.n	8006244 <_printf_float+0x1f0>
 8006240:	1892      	adds	r2, r2, r2
 8006242:	1ad2      	subs	r2, r2, r3
 8006244:	1812      	adds	r2, r2, r0
 8006246:	e7eb      	b.n	8006220 <_printf_float+0x1cc>
 8006248:	6822      	ldr	r2, [r4, #0]
 800624a:	0553      	lsls	r3, r2, #21
 800624c:	d408      	bmi.n	8006260 <_printf_float+0x20c>
 800624e:	6923      	ldr	r3, [r4, #16]
 8006250:	002a      	movs	r2, r5
 8006252:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006254:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006256:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006258:	47a8      	blx	r5
 800625a:	1c43      	adds	r3, r0, #1
 800625c:	d129      	bne.n	80062b2 <_printf_float+0x25e>
 800625e:	e756      	b.n	800610e <_printf_float+0xba>
 8006260:	2f65      	cmp	r7, #101	; 0x65
 8006262:	d800      	bhi.n	8006266 <_printf_float+0x212>
 8006264:	e0dc      	b.n	8006420 <_printf_float+0x3cc>
 8006266:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006268:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800626a:	2200      	movs	r2, #0
 800626c:	2300      	movs	r3, #0
 800626e:	f7fa f8ed 	bl	800044c <__aeabi_dcmpeq>
 8006272:	2800      	cmp	r0, #0
 8006274:	d035      	beq.n	80062e2 <_printf_float+0x28e>
 8006276:	2301      	movs	r3, #1
 8006278:	4a35      	ldr	r2, [pc, #212]	; (8006350 <_printf_float+0x2fc>)
 800627a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800627c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800627e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006280:	47a8      	blx	r5
 8006282:	1c43      	adds	r3, r0, #1
 8006284:	d100      	bne.n	8006288 <_printf_float+0x234>
 8006286:	e742      	b.n	800610e <_printf_float+0xba>
 8006288:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800628a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800628c:	4293      	cmp	r3, r2
 800628e:	db02      	blt.n	8006296 <_printf_float+0x242>
 8006290:	6823      	ldr	r3, [r4, #0]
 8006292:	07db      	lsls	r3, r3, #31
 8006294:	d50d      	bpl.n	80062b2 <_printf_float+0x25e>
 8006296:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006298:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800629a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800629c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800629e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80062a0:	47a8      	blx	r5
 80062a2:	2500      	movs	r5, #0
 80062a4:	1c43      	adds	r3, r0, #1
 80062a6:	d100      	bne.n	80062aa <_printf_float+0x256>
 80062a8:	e731      	b.n	800610e <_printf_float+0xba>
 80062aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80062ac:	3b01      	subs	r3, #1
 80062ae:	429d      	cmp	r5, r3
 80062b0:	db0b      	blt.n	80062ca <_printf_float+0x276>
 80062b2:	6823      	ldr	r3, [r4, #0]
 80062b4:	2500      	movs	r5, #0
 80062b6:	079b      	lsls	r3, r3, #30
 80062b8:	d500      	bpl.n	80062bc <_printf_float+0x268>
 80062ba:	e0fd      	b.n	80064b8 <_printf_float+0x464>
 80062bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80062be:	68e0      	ldr	r0, [r4, #12]
 80062c0:	4298      	cmp	r0, r3
 80062c2:	db00      	blt.n	80062c6 <_printf_float+0x272>
 80062c4:	e725      	b.n	8006112 <_printf_float+0xbe>
 80062c6:	0018      	movs	r0, r3
 80062c8:	e723      	b.n	8006112 <_printf_float+0xbe>
 80062ca:	0022      	movs	r2, r4
 80062cc:	2301      	movs	r3, #1
 80062ce:	321a      	adds	r2, #26
 80062d0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80062d2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80062d4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80062d6:	47b0      	blx	r6
 80062d8:	1c43      	adds	r3, r0, #1
 80062da:	d100      	bne.n	80062de <_printf_float+0x28a>
 80062dc:	e717      	b.n	800610e <_printf_float+0xba>
 80062de:	3501      	adds	r5, #1
 80062e0:	e7e3      	b.n	80062aa <_printf_float+0x256>
 80062e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	dc35      	bgt.n	8006354 <_printf_float+0x300>
 80062e8:	2301      	movs	r3, #1
 80062ea:	4a19      	ldr	r2, [pc, #100]	; (8006350 <_printf_float+0x2fc>)
 80062ec:	990a      	ldr	r1, [sp, #40]	; 0x28
 80062ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 80062f0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80062f2:	47b0      	blx	r6
 80062f4:	1c43      	adds	r3, r0, #1
 80062f6:	d100      	bne.n	80062fa <_printf_float+0x2a6>
 80062f8:	e709      	b.n	800610e <_printf_float+0xba>
 80062fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d105      	bne.n	800630c <_printf_float+0x2b8>
 8006300:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006302:	2b00      	cmp	r3, #0
 8006304:	d102      	bne.n	800630c <_printf_float+0x2b8>
 8006306:	6823      	ldr	r3, [r4, #0]
 8006308:	07db      	lsls	r3, r3, #31
 800630a:	d5d2      	bpl.n	80062b2 <_printf_float+0x25e>
 800630c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800630e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006310:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006312:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006314:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006316:	47b0      	blx	r6
 8006318:	2600      	movs	r6, #0
 800631a:	1c43      	adds	r3, r0, #1
 800631c:	d100      	bne.n	8006320 <_printf_float+0x2cc>
 800631e:	e6f6      	b.n	800610e <_printf_float+0xba>
 8006320:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006322:	425b      	negs	r3, r3
 8006324:	429e      	cmp	r6, r3
 8006326:	db01      	blt.n	800632c <_printf_float+0x2d8>
 8006328:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800632a:	e791      	b.n	8006250 <_printf_float+0x1fc>
 800632c:	0022      	movs	r2, r4
 800632e:	2301      	movs	r3, #1
 8006330:	321a      	adds	r2, #26
 8006332:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006334:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006336:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8006338:	47b8      	blx	r7
 800633a:	1c43      	adds	r3, r0, #1
 800633c:	d100      	bne.n	8006340 <_printf_float+0x2ec>
 800633e:	e6e6      	b.n	800610e <_printf_float+0xba>
 8006340:	3601      	adds	r6, #1
 8006342:	e7ed      	b.n	8006320 <_printf_float+0x2cc>
 8006344:	7fefffff 	.word	0x7fefffff
 8006348:	080080f9 	.word	0x080080f9
 800634c:	080080f5 	.word	0x080080f5
 8006350:	08008105 	.word	0x08008105
 8006354:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006356:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8006358:	429e      	cmp	r6, r3
 800635a:	dd00      	ble.n	800635e <_printf_float+0x30a>
 800635c:	001e      	movs	r6, r3
 800635e:	2e00      	cmp	r6, #0
 8006360:	dc35      	bgt.n	80063ce <_printf_float+0x37a>
 8006362:	2300      	movs	r3, #0
 8006364:	930c      	str	r3, [sp, #48]	; 0x30
 8006366:	43f3      	mvns	r3, r6
 8006368:	17db      	asrs	r3, r3, #31
 800636a:	930f      	str	r3, [sp, #60]	; 0x3c
 800636c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800636e:	6da7      	ldr	r7, [r4, #88]	; 0x58
 8006370:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006372:	4033      	ands	r3, r6
 8006374:	1afb      	subs	r3, r7, r3
 8006376:	429a      	cmp	r2, r3
 8006378:	db32      	blt.n	80063e0 <_printf_float+0x38c>
 800637a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800637c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800637e:	4293      	cmp	r3, r2
 8006380:	db3c      	blt.n	80063fc <_printf_float+0x3a8>
 8006382:	6823      	ldr	r3, [r4, #0]
 8006384:	07db      	lsls	r3, r3, #31
 8006386:	d439      	bmi.n	80063fc <_printf_float+0x3a8>
 8006388:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800638a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800638c:	1bf3      	subs	r3, r6, r7
 800638e:	1ab6      	subs	r6, r6, r2
 8006390:	429e      	cmp	r6, r3
 8006392:	dd00      	ble.n	8006396 <_printf_float+0x342>
 8006394:	001e      	movs	r6, r3
 8006396:	2e00      	cmp	r6, #0
 8006398:	dc39      	bgt.n	800640e <_printf_float+0x3ba>
 800639a:	43f7      	mvns	r7, r6
 800639c:	2500      	movs	r5, #0
 800639e:	17fb      	asrs	r3, r7, #31
 80063a0:	930c      	str	r3, [sp, #48]	; 0x30
 80063a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80063a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80063a6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80063a8:	1a9b      	subs	r3, r3, r2
 80063aa:	0032      	movs	r2, r6
 80063ac:	400a      	ands	r2, r1
 80063ae:	1a9b      	subs	r3, r3, r2
 80063b0:	429d      	cmp	r5, r3
 80063b2:	db00      	blt.n	80063b6 <_printf_float+0x362>
 80063b4:	e77d      	b.n	80062b2 <_printf_float+0x25e>
 80063b6:	0022      	movs	r2, r4
 80063b8:	2301      	movs	r3, #1
 80063ba:	321a      	adds	r2, #26
 80063bc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80063be:	9809      	ldr	r0, [sp, #36]	; 0x24
 80063c0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80063c2:	47b8      	blx	r7
 80063c4:	1c43      	adds	r3, r0, #1
 80063c6:	d100      	bne.n	80063ca <_printf_float+0x376>
 80063c8:	e6a1      	b.n	800610e <_printf_float+0xba>
 80063ca:	3501      	adds	r5, #1
 80063cc:	e7e9      	b.n	80063a2 <_printf_float+0x34e>
 80063ce:	0033      	movs	r3, r6
 80063d0:	002a      	movs	r2, r5
 80063d2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80063d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80063d6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80063d8:	47b8      	blx	r7
 80063da:	1c43      	adds	r3, r0, #1
 80063dc:	d1c1      	bne.n	8006362 <_printf_float+0x30e>
 80063de:	e696      	b.n	800610e <_printf_float+0xba>
 80063e0:	0022      	movs	r2, r4
 80063e2:	2301      	movs	r3, #1
 80063e4:	321a      	adds	r2, #26
 80063e6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80063e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80063ea:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80063ec:	47b8      	blx	r7
 80063ee:	1c43      	adds	r3, r0, #1
 80063f0:	d100      	bne.n	80063f4 <_printf_float+0x3a0>
 80063f2:	e68c      	b.n	800610e <_printf_float+0xba>
 80063f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063f6:	3301      	adds	r3, #1
 80063f8:	930c      	str	r3, [sp, #48]	; 0x30
 80063fa:	e7b7      	b.n	800636c <_printf_float+0x318>
 80063fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006400:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006402:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006404:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006406:	47b0      	blx	r6
 8006408:	1c43      	adds	r3, r0, #1
 800640a:	d1bd      	bne.n	8006388 <_printf_float+0x334>
 800640c:	e67f      	b.n	800610e <_printf_float+0xba>
 800640e:	19ea      	adds	r2, r5, r7
 8006410:	0033      	movs	r3, r6
 8006412:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006414:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006416:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006418:	47a8      	blx	r5
 800641a:	1c43      	adds	r3, r0, #1
 800641c:	d1bd      	bne.n	800639a <_printf_float+0x346>
 800641e:	e676      	b.n	800610e <_printf_float+0xba>
 8006420:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006422:	2b01      	cmp	r3, #1
 8006424:	dc02      	bgt.n	800642c <_printf_float+0x3d8>
 8006426:	2301      	movs	r3, #1
 8006428:	421a      	tst	r2, r3
 800642a:	d038      	beq.n	800649e <_printf_float+0x44a>
 800642c:	2301      	movs	r3, #1
 800642e:	002a      	movs	r2, r5
 8006430:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006432:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006434:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8006436:	47b8      	blx	r7
 8006438:	1c43      	adds	r3, r0, #1
 800643a:	d100      	bne.n	800643e <_printf_float+0x3ea>
 800643c:	e667      	b.n	800610e <_printf_float+0xba>
 800643e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006440:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006442:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006444:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006446:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8006448:	47b8      	blx	r7
 800644a:	1c43      	adds	r3, r0, #1
 800644c:	d100      	bne.n	8006450 <_printf_float+0x3fc>
 800644e:	e65e      	b.n	800610e <_printf_float+0xba>
 8006450:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006452:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006454:	2200      	movs	r2, #0
 8006456:	2300      	movs	r3, #0
 8006458:	f7f9 fff8 	bl	800044c <__aeabi_dcmpeq>
 800645c:	2800      	cmp	r0, #0
 800645e:	d008      	beq.n	8006472 <_printf_float+0x41e>
 8006460:	2500      	movs	r5, #0
 8006462:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006464:	3b01      	subs	r3, #1
 8006466:	429d      	cmp	r5, r3
 8006468:	db0d      	blt.n	8006486 <_printf_float+0x432>
 800646a:	0022      	movs	r2, r4
 800646c:	0033      	movs	r3, r6
 800646e:	3250      	adds	r2, #80	; 0x50
 8006470:	e6ef      	b.n	8006252 <_printf_float+0x1fe>
 8006472:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006474:	1c6a      	adds	r2, r5, #1
 8006476:	3b01      	subs	r3, #1
 8006478:	990a      	ldr	r1, [sp, #40]	; 0x28
 800647a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800647c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800647e:	47a8      	blx	r5
 8006480:	1c43      	adds	r3, r0, #1
 8006482:	d1f2      	bne.n	800646a <_printf_float+0x416>
 8006484:	e643      	b.n	800610e <_printf_float+0xba>
 8006486:	0022      	movs	r2, r4
 8006488:	2301      	movs	r3, #1
 800648a:	321a      	adds	r2, #26
 800648c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800648e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006490:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8006492:	47b8      	blx	r7
 8006494:	1c43      	adds	r3, r0, #1
 8006496:	d100      	bne.n	800649a <_printf_float+0x446>
 8006498:	e639      	b.n	800610e <_printf_float+0xba>
 800649a:	3501      	adds	r5, #1
 800649c:	e7e1      	b.n	8006462 <_printf_float+0x40e>
 800649e:	002a      	movs	r2, r5
 80064a0:	e7ea      	b.n	8006478 <_printf_float+0x424>
 80064a2:	0022      	movs	r2, r4
 80064a4:	2301      	movs	r3, #1
 80064a6:	3219      	adds	r2, #25
 80064a8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80064aa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80064ac:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80064ae:	47b0      	blx	r6
 80064b0:	1c43      	adds	r3, r0, #1
 80064b2:	d100      	bne.n	80064b6 <_printf_float+0x462>
 80064b4:	e62b      	b.n	800610e <_printf_float+0xba>
 80064b6:	3501      	adds	r5, #1
 80064b8:	68e3      	ldr	r3, [r4, #12]
 80064ba:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80064bc:	1a9b      	subs	r3, r3, r2
 80064be:	429d      	cmp	r5, r3
 80064c0:	dbef      	blt.n	80064a2 <_printf_float+0x44e>
 80064c2:	e6fb      	b.n	80062bc <_printf_float+0x268>
 80064c4:	0032      	movs	r2, r6
 80064c6:	002b      	movs	r3, r5
 80064c8:	0030      	movs	r0, r6
 80064ca:	0029      	movs	r1, r5
 80064cc:	f7fc faac 	bl	8002a28 <__aeabi_dcmpun>
 80064d0:	2800      	cmp	r0, #0
 80064d2:	d100      	bne.n	80064d6 <_printf_float+0x482>
 80064d4:	e621      	b.n	800611a <_printf_float+0xc6>
 80064d6:	4d03      	ldr	r5, [pc, #12]	; (80064e4 <_printf_float+0x490>)
 80064d8:	2f47      	cmp	r7, #71	; 0x47
 80064da:	d900      	bls.n	80064de <_printf_float+0x48a>
 80064dc:	e605      	b.n	80060ea <_printf_float+0x96>
 80064de:	4d02      	ldr	r5, [pc, #8]	; (80064e8 <_printf_float+0x494>)
 80064e0:	e603      	b.n	80060ea <_printf_float+0x96>
 80064e2:	46c0      	nop			; (mov r8, r8)
 80064e4:	08008101 	.word	0x08008101
 80064e8:	080080fd 	.word	0x080080fd

080064ec <_printf_common>:
 80064ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064ee:	0015      	movs	r5, r2
 80064f0:	9301      	str	r3, [sp, #4]
 80064f2:	688a      	ldr	r2, [r1, #8]
 80064f4:	690b      	ldr	r3, [r1, #16]
 80064f6:	9000      	str	r0, [sp, #0]
 80064f8:	000c      	movs	r4, r1
 80064fa:	4293      	cmp	r3, r2
 80064fc:	da00      	bge.n	8006500 <_printf_common+0x14>
 80064fe:	0013      	movs	r3, r2
 8006500:	0022      	movs	r2, r4
 8006502:	602b      	str	r3, [r5, #0]
 8006504:	3243      	adds	r2, #67	; 0x43
 8006506:	7812      	ldrb	r2, [r2, #0]
 8006508:	2a00      	cmp	r2, #0
 800650a:	d001      	beq.n	8006510 <_printf_common+0x24>
 800650c:	3301      	adds	r3, #1
 800650e:	602b      	str	r3, [r5, #0]
 8006510:	6823      	ldr	r3, [r4, #0]
 8006512:	069b      	lsls	r3, r3, #26
 8006514:	d502      	bpl.n	800651c <_printf_common+0x30>
 8006516:	682b      	ldr	r3, [r5, #0]
 8006518:	3302      	adds	r3, #2
 800651a:	602b      	str	r3, [r5, #0]
 800651c:	2706      	movs	r7, #6
 800651e:	6823      	ldr	r3, [r4, #0]
 8006520:	401f      	ands	r7, r3
 8006522:	d027      	beq.n	8006574 <_printf_common+0x88>
 8006524:	0023      	movs	r3, r4
 8006526:	3343      	adds	r3, #67	; 0x43
 8006528:	781b      	ldrb	r3, [r3, #0]
 800652a:	1e5a      	subs	r2, r3, #1
 800652c:	4193      	sbcs	r3, r2
 800652e:	6822      	ldr	r2, [r4, #0]
 8006530:	0692      	lsls	r2, r2, #26
 8006532:	d430      	bmi.n	8006596 <_printf_common+0xaa>
 8006534:	0022      	movs	r2, r4
 8006536:	9901      	ldr	r1, [sp, #4]
 8006538:	3243      	adds	r2, #67	; 0x43
 800653a:	9800      	ldr	r0, [sp, #0]
 800653c:	9e08      	ldr	r6, [sp, #32]
 800653e:	47b0      	blx	r6
 8006540:	1c43      	adds	r3, r0, #1
 8006542:	d025      	beq.n	8006590 <_printf_common+0xa4>
 8006544:	2306      	movs	r3, #6
 8006546:	6820      	ldr	r0, [r4, #0]
 8006548:	682a      	ldr	r2, [r5, #0]
 800654a:	68e1      	ldr	r1, [r4, #12]
 800654c:	4003      	ands	r3, r0
 800654e:	2500      	movs	r5, #0
 8006550:	2b04      	cmp	r3, #4
 8006552:	d103      	bne.n	800655c <_printf_common+0x70>
 8006554:	1a8d      	subs	r5, r1, r2
 8006556:	43eb      	mvns	r3, r5
 8006558:	17db      	asrs	r3, r3, #31
 800655a:	401d      	ands	r5, r3
 800655c:	68a3      	ldr	r3, [r4, #8]
 800655e:	6922      	ldr	r2, [r4, #16]
 8006560:	4293      	cmp	r3, r2
 8006562:	dd01      	ble.n	8006568 <_printf_common+0x7c>
 8006564:	1a9b      	subs	r3, r3, r2
 8006566:	18ed      	adds	r5, r5, r3
 8006568:	2700      	movs	r7, #0
 800656a:	42bd      	cmp	r5, r7
 800656c:	d120      	bne.n	80065b0 <_printf_common+0xc4>
 800656e:	2000      	movs	r0, #0
 8006570:	e010      	b.n	8006594 <_printf_common+0xa8>
 8006572:	3701      	adds	r7, #1
 8006574:	68e3      	ldr	r3, [r4, #12]
 8006576:	682a      	ldr	r2, [r5, #0]
 8006578:	1a9b      	subs	r3, r3, r2
 800657a:	429f      	cmp	r7, r3
 800657c:	dad2      	bge.n	8006524 <_printf_common+0x38>
 800657e:	0022      	movs	r2, r4
 8006580:	2301      	movs	r3, #1
 8006582:	3219      	adds	r2, #25
 8006584:	9901      	ldr	r1, [sp, #4]
 8006586:	9800      	ldr	r0, [sp, #0]
 8006588:	9e08      	ldr	r6, [sp, #32]
 800658a:	47b0      	blx	r6
 800658c:	1c43      	adds	r3, r0, #1
 800658e:	d1f0      	bne.n	8006572 <_printf_common+0x86>
 8006590:	2001      	movs	r0, #1
 8006592:	4240      	negs	r0, r0
 8006594:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006596:	2030      	movs	r0, #48	; 0x30
 8006598:	18e1      	adds	r1, r4, r3
 800659a:	3143      	adds	r1, #67	; 0x43
 800659c:	7008      	strb	r0, [r1, #0]
 800659e:	0021      	movs	r1, r4
 80065a0:	1c5a      	adds	r2, r3, #1
 80065a2:	3145      	adds	r1, #69	; 0x45
 80065a4:	7809      	ldrb	r1, [r1, #0]
 80065a6:	18a2      	adds	r2, r4, r2
 80065a8:	3243      	adds	r2, #67	; 0x43
 80065aa:	3302      	adds	r3, #2
 80065ac:	7011      	strb	r1, [r2, #0]
 80065ae:	e7c1      	b.n	8006534 <_printf_common+0x48>
 80065b0:	0022      	movs	r2, r4
 80065b2:	2301      	movs	r3, #1
 80065b4:	321a      	adds	r2, #26
 80065b6:	9901      	ldr	r1, [sp, #4]
 80065b8:	9800      	ldr	r0, [sp, #0]
 80065ba:	9e08      	ldr	r6, [sp, #32]
 80065bc:	47b0      	blx	r6
 80065be:	1c43      	adds	r3, r0, #1
 80065c0:	d0e6      	beq.n	8006590 <_printf_common+0xa4>
 80065c2:	3701      	adds	r7, #1
 80065c4:	e7d1      	b.n	800656a <_printf_common+0x7e>

080065c6 <quorem>:
 80065c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065c8:	6903      	ldr	r3, [r0, #16]
 80065ca:	690c      	ldr	r4, [r1, #16]
 80065cc:	b089      	sub	sp, #36	; 0x24
 80065ce:	0007      	movs	r7, r0
 80065d0:	9105      	str	r1, [sp, #20]
 80065d2:	2600      	movs	r6, #0
 80065d4:	429c      	cmp	r4, r3
 80065d6:	dc6d      	bgt.n	80066b4 <quorem+0xee>
 80065d8:	000b      	movs	r3, r1
 80065da:	3c01      	subs	r4, #1
 80065dc:	3314      	adds	r3, #20
 80065de:	00a5      	lsls	r5, r4, #2
 80065e0:	9303      	str	r3, [sp, #12]
 80065e2:	195b      	adds	r3, r3, r5
 80065e4:	9304      	str	r3, [sp, #16]
 80065e6:	0003      	movs	r3, r0
 80065e8:	3314      	adds	r3, #20
 80065ea:	9302      	str	r3, [sp, #8]
 80065ec:	195d      	adds	r5, r3, r5
 80065ee:	9b04      	ldr	r3, [sp, #16]
 80065f0:	6828      	ldr	r0, [r5, #0]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	1c59      	adds	r1, r3, #1
 80065f6:	9301      	str	r3, [sp, #4]
 80065f8:	f7f9 fda2 	bl	8000140 <__udivsi3>
 80065fc:	9001      	str	r0, [sp, #4]
 80065fe:	42b0      	cmp	r0, r6
 8006600:	d02d      	beq.n	800665e <quorem+0x98>
 8006602:	9b03      	ldr	r3, [sp, #12]
 8006604:	9802      	ldr	r0, [sp, #8]
 8006606:	469c      	mov	ip, r3
 8006608:	9606      	str	r6, [sp, #24]
 800660a:	4662      	mov	r2, ip
 800660c:	ca08      	ldmia	r2!, {r3}
 800660e:	4694      	mov	ip, r2
 8006610:	9a01      	ldr	r2, [sp, #4]
 8006612:	b299      	uxth	r1, r3
 8006614:	4351      	muls	r1, r2
 8006616:	0c1b      	lsrs	r3, r3, #16
 8006618:	4353      	muls	r3, r2
 800661a:	1989      	adds	r1, r1, r6
 800661c:	0c0a      	lsrs	r2, r1, #16
 800661e:	189b      	adds	r3, r3, r2
 8006620:	9307      	str	r3, [sp, #28]
 8006622:	8802      	ldrh	r2, [r0, #0]
 8006624:	0c1e      	lsrs	r6, r3, #16
 8006626:	9b06      	ldr	r3, [sp, #24]
 8006628:	b289      	uxth	r1, r1
 800662a:	18d2      	adds	r2, r2, r3
 800662c:	6803      	ldr	r3, [r0, #0]
 800662e:	1a52      	subs	r2, r2, r1
 8006630:	0c19      	lsrs	r1, r3, #16
 8006632:	466b      	mov	r3, sp
 8006634:	8b9b      	ldrh	r3, [r3, #28]
 8006636:	1acb      	subs	r3, r1, r3
 8006638:	1411      	asrs	r1, r2, #16
 800663a:	185b      	adds	r3, r3, r1
 800663c:	1419      	asrs	r1, r3, #16
 800663e:	b292      	uxth	r2, r2
 8006640:	041b      	lsls	r3, r3, #16
 8006642:	431a      	orrs	r2, r3
 8006644:	9b04      	ldr	r3, [sp, #16]
 8006646:	9106      	str	r1, [sp, #24]
 8006648:	c004      	stmia	r0!, {r2}
 800664a:	4563      	cmp	r3, ip
 800664c:	d2dd      	bcs.n	800660a <quorem+0x44>
 800664e:	682b      	ldr	r3, [r5, #0]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d104      	bne.n	800665e <quorem+0x98>
 8006654:	9b02      	ldr	r3, [sp, #8]
 8006656:	3d04      	subs	r5, #4
 8006658:	42ab      	cmp	r3, r5
 800665a:	d32e      	bcc.n	80066ba <quorem+0xf4>
 800665c:	613c      	str	r4, [r7, #16]
 800665e:	9905      	ldr	r1, [sp, #20]
 8006660:	0038      	movs	r0, r7
 8006662:	f001 f844 	bl	80076ee <__mcmp>
 8006666:	2800      	cmp	r0, #0
 8006668:	db23      	blt.n	80066b2 <quorem+0xec>
 800666a:	2500      	movs	r5, #0
 800666c:	9b01      	ldr	r3, [sp, #4]
 800666e:	9802      	ldr	r0, [sp, #8]
 8006670:	3301      	adds	r3, #1
 8006672:	9903      	ldr	r1, [sp, #12]
 8006674:	9301      	str	r3, [sp, #4]
 8006676:	c908      	ldmia	r1!, {r3}
 8006678:	8802      	ldrh	r2, [r0, #0]
 800667a:	1955      	adds	r5, r2, r5
 800667c:	b29a      	uxth	r2, r3
 800667e:	1aaa      	subs	r2, r5, r2
 8006680:	6805      	ldr	r5, [r0, #0]
 8006682:	0c1b      	lsrs	r3, r3, #16
 8006684:	0c2d      	lsrs	r5, r5, #16
 8006686:	1aeb      	subs	r3, r5, r3
 8006688:	1415      	asrs	r5, r2, #16
 800668a:	195b      	adds	r3, r3, r5
 800668c:	141d      	asrs	r5, r3, #16
 800668e:	b292      	uxth	r2, r2
 8006690:	041b      	lsls	r3, r3, #16
 8006692:	4313      	orrs	r3, r2
 8006694:	c008      	stmia	r0!, {r3}
 8006696:	9b04      	ldr	r3, [sp, #16]
 8006698:	428b      	cmp	r3, r1
 800669a:	d2ec      	bcs.n	8006676 <quorem+0xb0>
 800669c:	9a02      	ldr	r2, [sp, #8]
 800669e:	00a3      	lsls	r3, r4, #2
 80066a0:	18d3      	adds	r3, r2, r3
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	2a00      	cmp	r2, #0
 80066a6:	d104      	bne.n	80066b2 <quorem+0xec>
 80066a8:	9a02      	ldr	r2, [sp, #8]
 80066aa:	3b04      	subs	r3, #4
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d309      	bcc.n	80066c4 <quorem+0xfe>
 80066b0:	613c      	str	r4, [r7, #16]
 80066b2:	9e01      	ldr	r6, [sp, #4]
 80066b4:	0030      	movs	r0, r6
 80066b6:	b009      	add	sp, #36	; 0x24
 80066b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066ba:	682b      	ldr	r3, [r5, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d1cd      	bne.n	800665c <quorem+0x96>
 80066c0:	3c01      	subs	r4, #1
 80066c2:	e7c7      	b.n	8006654 <quorem+0x8e>
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	2a00      	cmp	r2, #0
 80066c8:	d1f2      	bne.n	80066b0 <quorem+0xea>
 80066ca:	3c01      	subs	r4, #1
 80066cc:	e7ec      	b.n	80066a8 <quorem+0xe2>
	...

080066d0 <_dtoa_r>:
 80066d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066d2:	0016      	movs	r6, r2
 80066d4:	001f      	movs	r7, r3
 80066d6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80066d8:	b09d      	sub	sp, #116	; 0x74
 80066da:	9004      	str	r0, [sp, #16]
 80066dc:	9d25      	ldr	r5, [sp, #148]	; 0x94
 80066de:	9606      	str	r6, [sp, #24]
 80066e0:	9707      	str	r7, [sp, #28]
 80066e2:	2c00      	cmp	r4, #0
 80066e4:	d108      	bne.n	80066f8 <_dtoa_r+0x28>
 80066e6:	2010      	movs	r0, #16
 80066e8:	f000 fde6 	bl	80072b8 <malloc>
 80066ec:	9b04      	ldr	r3, [sp, #16]
 80066ee:	6258      	str	r0, [r3, #36]	; 0x24
 80066f0:	6044      	str	r4, [r0, #4]
 80066f2:	6084      	str	r4, [r0, #8]
 80066f4:	6004      	str	r4, [r0, #0]
 80066f6:	60c4      	str	r4, [r0, #12]
 80066f8:	9b04      	ldr	r3, [sp, #16]
 80066fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fc:	6819      	ldr	r1, [r3, #0]
 80066fe:	2900      	cmp	r1, #0
 8006700:	d00b      	beq.n	800671a <_dtoa_r+0x4a>
 8006702:	685a      	ldr	r2, [r3, #4]
 8006704:	2301      	movs	r3, #1
 8006706:	4093      	lsls	r3, r2
 8006708:	604a      	str	r2, [r1, #4]
 800670a:	608b      	str	r3, [r1, #8]
 800670c:	9804      	ldr	r0, [sp, #16]
 800670e:	f000 fe15 	bl	800733c <_Bfree>
 8006712:	2200      	movs	r2, #0
 8006714:	9b04      	ldr	r3, [sp, #16]
 8006716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006718:	601a      	str	r2, [r3, #0]
 800671a:	9b07      	ldr	r3, [sp, #28]
 800671c:	2b00      	cmp	r3, #0
 800671e:	da1f      	bge.n	8006760 <_dtoa_r+0x90>
 8006720:	2301      	movs	r3, #1
 8006722:	602b      	str	r3, [r5, #0]
 8006724:	007b      	lsls	r3, r7, #1
 8006726:	085b      	lsrs	r3, r3, #1
 8006728:	9307      	str	r3, [sp, #28]
 800672a:	9c07      	ldr	r4, [sp, #28]
 800672c:	4bb7      	ldr	r3, [pc, #732]	; (8006a0c <_dtoa_r+0x33c>)
 800672e:	0022      	movs	r2, r4
 8006730:	9319      	str	r3, [sp, #100]	; 0x64
 8006732:	401a      	ands	r2, r3
 8006734:	429a      	cmp	r2, r3
 8006736:	d116      	bne.n	8006766 <_dtoa_r+0x96>
 8006738:	4bb5      	ldr	r3, [pc, #724]	; (8006a10 <_dtoa_r+0x340>)
 800673a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800673c:	6013      	str	r3, [r2, #0]
 800673e:	9b06      	ldr	r3, [sp, #24]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d103      	bne.n	800674c <_dtoa_r+0x7c>
 8006744:	0324      	lsls	r4, r4, #12
 8006746:	d101      	bne.n	800674c <_dtoa_r+0x7c>
 8006748:	f000 fd91 	bl	800726e <_dtoa_r+0xb9e>
 800674c:	4bb1      	ldr	r3, [pc, #708]	; (8006a14 <_dtoa_r+0x344>)
 800674e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006750:	930a      	str	r3, [sp, #40]	; 0x28
 8006752:	4bb1      	ldr	r3, [pc, #708]	; (8006a18 <_dtoa_r+0x348>)
 8006754:	2a00      	cmp	r2, #0
 8006756:	d001      	beq.n	800675c <_dtoa_r+0x8c>
 8006758:	f000 fd8f 	bl	800727a <_dtoa_r+0xbaa>
 800675c:	f000 fd8f 	bl	800727e <_dtoa_r+0xbae>
 8006760:	2300      	movs	r3, #0
 8006762:	602b      	str	r3, [r5, #0]
 8006764:	e7e1      	b.n	800672a <_dtoa_r+0x5a>
 8006766:	9e06      	ldr	r6, [sp, #24]
 8006768:	9f07      	ldr	r7, [sp, #28]
 800676a:	2200      	movs	r2, #0
 800676c:	2300      	movs	r3, #0
 800676e:	0030      	movs	r0, r6
 8006770:	0039      	movs	r1, r7
 8006772:	f7f9 fe6b 	bl	800044c <__aeabi_dcmpeq>
 8006776:	1e05      	subs	r5, r0, #0
 8006778:	d00e      	beq.n	8006798 <_dtoa_r+0xc8>
 800677a:	2301      	movs	r3, #1
 800677c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800677e:	6013      	str	r3, [r2, #0]
 8006780:	4ba6      	ldr	r3, [pc, #664]	; (8006a1c <_dtoa_r+0x34c>)
 8006782:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006784:	930a      	str	r3, [sp, #40]	; 0x28
 8006786:	2a00      	cmp	r2, #0
 8006788:	d101      	bne.n	800678e <_dtoa_r+0xbe>
 800678a:	f000 fd78 	bl	800727e <_dtoa_r+0xbae>
 800678e:	4aa4      	ldr	r2, [pc, #656]	; (8006a20 <_dtoa_r+0x350>)
 8006790:	9926      	ldr	r1, [sp, #152]	; 0x98
 8006792:	600a      	str	r2, [r1, #0]
 8006794:	f000 fd73 	bl	800727e <_dtoa_r+0xbae>
 8006798:	ab1a      	add	r3, sp, #104	; 0x68
 800679a:	9301      	str	r3, [sp, #4]
 800679c:	ab1b      	add	r3, sp, #108	; 0x6c
 800679e:	9300      	str	r3, [sp, #0]
 80067a0:	0032      	movs	r2, r6
 80067a2:	003b      	movs	r3, r7
 80067a4:	9804      	ldr	r0, [sp, #16]
 80067a6:	f001 f81f 	bl	80077e8 <__d2b>
 80067aa:	0063      	lsls	r3, r4, #1
 80067ac:	9005      	str	r0, [sp, #20]
 80067ae:	0d5b      	lsrs	r3, r3, #21
 80067b0:	d100      	bne.n	80067b4 <_dtoa_r+0xe4>
 80067b2:	e07f      	b.n	80068b4 <_dtoa_r+0x1e4>
 80067b4:	033a      	lsls	r2, r7, #12
 80067b6:	4c9b      	ldr	r4, [pc, #620]	; (8006a24 <_dtoa_r+0x354>)
 80067b8:	0b12      	lsrs	r2, r2, #12
 80067ba:	4314      	orrs	r4, r2
 80067bc:	0021      	movs	r1, r4
 80067be:	4a9a      	ldr	r2, [pc, #616]	; (8006a28 <_dtoa_r+0x358>)
 80067c0:	0030      	movs	r0, r6
 80067c2:	9518      	str	r5, [sp, #96]	; 0x60
 80067c4:	189e      	adds	r6, r3, r2
 80067c6:	2200      	movs	r2, #0
 80067c8:	4b98      	ldr	r3, [pc, #608]	; (8006a2c <_dtoa_r+0x35c>)
 80067ca:	f7fb fe17 	bl	80023fc <__aeabi_dsub>
 80067ce:	4a98      	ldr	r2, [pc, #608]	; (8006a30 <_dtoa_r+0x360>)
 80067d0:	4b98      	ldr	r3, [pc, #608]	; (8006a34 <_dtoa_r+0x364>)
 80067d2:	f7fb fb93 	bl	8001efc <__aeabi_dmul>
 80067d6:	4a98      	ldr	r2, [pc, #608]	; (8006a38 <_dtoa_r+0x368>)
 80067d8:	4b98      	ldr	r3, [pc, #608]	; (8006a3c <_dtoa_r+0x36c>)
 80067da:	f7fa fc4b 	bl	8001074 <__aeabi_dadd>
 80067de:	0004      	movs	r4, r0
 80067e0:	0030      	movs	r0, r6
 80067e2:	000d      	movs	r5, r1
 80067e4:	f7fc f974 	bl	8002ad0 <__aeabi_i2d>
 80067e8:	4a95      	ldr	r2, [pc, #596]	; (8006a40 <_dtoa_r+0x370>)
 80067ea:	4b96      	ldr	r3, [pc, #600]	; (8006a44 <_dtoa_r+0x374>)
 80067ec:	f7fb fb86 	bl	8001efc <__aeabi_dmul>
 80067f0:	0002      	movs	r2, r0
 80067f2:	000b      	movs	r3, r1
 80067f4:	0020      	movs	r0, r4
 80067f6:	0029      	movs	r1, r5
 80067f8:	f7fa fc3c 	bl	8001074 <__aeabi_dadd>
 80067fc:	0004      	movs	r4, r0
 80067fe:	000d      	movs	r5, r1
 8006800:	f7fc f932 	bl	8002a68 <__aeabi_d2iz>
 8006804:	2200      	movs	r2, #0
 8006806:	9003      	str	r0, [sp, #12]
 8006808:	2300      	movs	r3, #0
 800680a:	0020      	movs	r0, r4
 800680c:	0029      	movs	r1, r5
 800680e:	f7f9 fe23 	bl	8000458 <__aeabi_dcmplt>
 8006812:	2800      	cmp	r0, #0
 8006814:	d00e      	beq.n	8006834 <_dtoa_r+0x164>
 8006816:	9803      	ldr	r0, [sp, #12]
 8006818:	f7fc f95a 	bl	8002ad0 <__aeabi_i2d>
 800681c:	000b      	movs	r3, r1
 800681e:	0002      	movs	r2, r0
 8006820:	0029      	movs	r1, r5
 8006822:	0020      	movs	r0, r4
 8006824:	f7f9 fe12 	bl	800044c <__aeabi_dcmpeq>
 8006828:	0003      	movs	r3, r0
 800682a:	4258      	negs	r0, r3
 800682c:	4158      	adcs	r0, r3
 800682e:	9b03      	ldr	r3, [sp, #12]
 8006830:	1a1b      	subs	r3, r3, r0
 8006832:	9303      	str	r3, [sp, #12]
 8006834:	2301      	movs	r3, #1
 8006836:	9316      	str	r3, [sp, #88]	; 0x58
 8006838:	9b03      	ldr	r3, [sp, #12]
 800683a:	2b16      	cmp	r3, #22
 800683c:	d80f      	bhi.n	800685e <_dtoa_r+0x18e>
 800683e:	4982      	ldr	r1, [pc, #520]	; (8006a48 <_dtoa_r+0x378>)
 8006840:	00db      	lsls	r3, r3, #3
 8006842:	18c9      	adds	r1, r1, r3
 8006844:	6808      	ldr	r0, [r1, #0]
 8006846:	6849      	ldr	r1, [r1, #4]
 8006848:	9a06      	ldr	r2, [sp, #24]
 800684a:	9b07      	ldr	r3, [sp, #28]
 800684c:	f7f9 fe18 	bl	8000480 <__aeabi_dcmpgt>
 8006850:	2800      	cmp	r0, #0
 8006852:	d04b      	beq.n	80068ec <_dtoa_r+0x21c>
 8006854:	9b03      	ldr	r3, [sp, #12]
 8006856:	3b01      	subs	r3, #1
 8006858:	9303      	str	r3, [sp, #12]
 800685a:	2300      	movs	r3, #0
 800685c:	9316      	str	r3, [sp, #88]	; 0x58
 800685e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006860:	1b9e      	subs	r6, r3, r6
 8006862:	2300      	movs	r3, #0
 8006864:	930b      	str	r3, [sp, #44]	; 0x2c
 8006866:	0033      	movs	r3, r6
 8006868:	3b01      	subs	r3, #1
 800686a:	930c      	str	r3, [sp, #48]	; 0x30
 800686c:	d504      	bpl.n	8006878 <_dtoa_r+0x1a8>
 800686e:	2301      	movs	r3, #1
 8006870:	1b9b      	subs	r3, r3, r6
 8006872:	930b      	str	r3, [sp, #44]	; 0x2c
 8006874:	2300      	movs	r3, #0
 8006876:	930c      	str	r3, [sp, #48]	; 0x30
 8006878:	9b03      	ldr	r3, [sp, #12]
 800687a:	2b00      	cmp	r3, #0
 800687c:	db38      	blt.n	80068f0 <_dtoa_r+0x220>
 800687e:	9a03      	ldr	r2, [sp, #12]
 8006880:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006882:	4694      	mov	ip, r2
 8006884:	4463      	add	r3, ip
 8006886:	930c      	str	r3, [sp, #48]	; 0x30
 8006888:	2300      	movs	r3, #0
 800688a:	920f      	str	r2, [sp, #60]	; 0x3c
 800688c:	9308      	str	r3, [sp, #32]
 800688e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006890:	2501      	movs	r5, #1
 8006892:	2b09      	cmp	r3, #9
 8006894:	d900      	bls.n	8006898 <_dtoa_r+0x1c8>
 8006896:	e091      	b.n	80069bc <_dtoa_r+0x2ec>
 8006898:	2b05      	cmp	r3, #5
 800689a:	dd02      	ble.n	80068a2 <_dtoa_r+0x1d2>
 800689c:	2500      	movs	r5, #0
 800689e:	3b04      	subs	r3, #4
 80068a0:	9322      	str	r3, [sp, #136]	; 0x88
 80068a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80068a4:	1e98      	subs	r0, r3, #2
 80068a6:	2803      	cmp	r0, #3
 80068a8:	d900      	bls.n	80068ac <_dtoa_r+0x1dc>
 80068aa:	e091      	b.n	80069d0 <_dtoa_r+0x300>
 80068ac:	f7f9 fc3e 	bl	800012c <__gnu_thumb1_case_uqi>
 80068b0:	76298482 	.word	0x76298482
 80068b4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80068b6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80068b8:	189e      	adds	r6, r3, r2
 80068ba:	4b64      	ldr	r3, [pc, #400]	; (8006a4c <_dtoa_r+0x37c>)
 80068bc:	18f2      	adds	r2, r6, r3
 80068be:	2a20      	cmp	r2, #32
 80068c0:	dd0f      	ble.n	80068e2 <_dtoa_r+0x212>
 80068c2:	4b63      	ldr	r3, [pc, #396]	; (8006a50 <_dtoa_r+0x380>)
 80068c4:	9806      	ldr	r0, [sp, #24]
 80068c6:	18f3      	adds	r3, r6, r3
 80068c8:	40d8      	lsrs	r0, r3
 80068ca:	2340      	movs	r3, #64	; 0x40
 80068cc:	1a9b      	subs	r3, r3, r2
 80068ce:	409c      	lsls	r4, r3
 80068d0:	4320      	orrs	r0, r4
 80068d2:	f7fc f93f 	bl	8002b54 <__aeabi_ui2d>
 80068d6:	2301      	movs	r3, #1
 80068d8:	4c5e      	ldr	r4, [pc, #376]	; (8006a54 <_dtoa_r+0x384>)
 80068da:	3e01      	subs	r6, #1
 80068dc:	1909      	adds	r1, r1, r4
 80068de:	9318      	str	r3, [sp, #96]	; 0x60
 80068e0:	e771      	b.n	80067c6 <_dtoa_r+0xf6>
 80068e2:	2320      	movs	r3, #32
 80068e4:	9806      	ldr	r0, [sp, #24]
 80068e6:	1a9b      	subs	r3, r3, r2
 80068e8:	4098      	lsls	r0, r3
 80068ea:	e7f2      	b.n	80068d2 <_dtoa_r+0x202>
 80068ec:	9016      	str	r0, [sp, #88]	; 0x58
 80068ee:	e7b6      	b.n	800685e <_dtoa_r+0x18e>
 80068f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068f2:	9a03      	ldr	r2, [sp, #12]
 80068f4:	1a9b      	subs	r3, r3, r2
 80068f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80068f8:	4253      	negs	r3, r2
 80068fa:	9308      	str	r3, [sp, #32]
 80068fc:	2300      	movs	r3, #0
 80068fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8006900:	e7c5      	b.n	800688e <_dtoa_r+0x1be>
 8006902:	2301      	movs	r3, #1
 8006904:	930e      	str	r3, [sp, #56]	; 0x38
 8006906:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006908:	2b00      	cmp	r3, #0
 800690a:	dd65      	ble.n	80069d8 <_dtoa_r+0x308>
 800690c:	001f      	movs	r7, r3
 800690e:	930d      	str	r3, [sp, #52]	; 0x34
 8006910:	9a04      	ldr	r2, [sp, #16]
 8006912:	6a54      	ldr	r4, [r2, #36]	; 0x24
 8006914:	2200      	movs	r2, #0
 8006916:	6062      	str	r2, [r4, #4]
 8006918:	3204      	adds	r2, #4
 800691a:	0011      	movs	r1, r2
 800691c:	3114      	adds	r1, #20
 800691e:	4299      	cmp	r1, r3
 8006920:	d95f      	bls.n	80069e2 <_dtoa_r+0x312>
 8006922:	6861      	ldr	r1, [r4, #4]
 8006924:	9804      	ldr	r0, [sp, #16]
 8006926:	f000 fcd1 	bl	80072cc <_Balloc>
 800692a:	9b04      	ldr	r3, [sp, #16]
 800692c:	6020      	str	r0, [r4, #0]
 800692e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	930a      	str	r3, [sp, #40]	; 0x28
 8006934:	2f0e      	cmp	r7, #14
 8006936:	d900      	bls.n	800693a <_dtoa_r+0x26a>
 8006938:	e105      	b.n	8006b46 <_dtoa_r+0x476>
 800693a:	2d00      	cmp	r5, #0
 800693c:	d100      	bne.n	8006940 <_dtoa_r+0x270>
 800693e:	e102      	b.n	8006b46 <_dtoa_r+0x476>
 8006940:	9b06      	ldr	r3, [sp, #24]
 8006942:	9c07      	ldr	r4, [sp, #28]
 8006944:	9314      	str	r3, [sp, #80]	; 0x50
 8006946:	9415      	str	r4, [sp, #84]	; 0x54
 8006948:	9b03      	ldr	r3, [sp, #12]
 800694a:	2b00      	cmp	r3, #0
 800694c:	dc00      	bgt.n	8006950 <_dtoa_r+0x280>
 800694e:	e085      	b.n	8006a5c <_dtoa_r+0x38c>
 8006950:	001a      	movs	r2, r3
 8006952:	210f      	movs	r1, #15
 8006954:	4b3c      	ldr	r3, [pc, #240]	; (8006a48 <_dtoa_r+0x378>)
 8006956:	400a      	ands	r2, r1
 8006958:	00d2      	lsls	r2, r2, #3
 800695a:	189b      	adds	r3, r3, r2
 800695c:	685c      	ldr	r4, [r3, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	9310      	str	r3, [sp, #64]	; 0x40
 8006962:	9411      	str	r4, [sp, #68]	; 0x44
 8006964:	9b03      	ldr	r3, [sp, #12]
 8006966:	2402      	movs	r4, #2
 8006968:	111d      	asrs	r5, r3, #4
 800696a:	06eb      	lsls	r3, r5, #27
 800696c:	d50a      	bpl.n	8006984 <_dtoa_r+0x2b4>
 800696e:	4b3a      	ldr	r3, [pc, #232]	; (8006a58 <_dtoa_r+0x388>)
 8006970:	400d      	ands	r5, r1
 8006972:	6a1a      	ldr	r2, [r3, #32]
 8006974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006976:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006978:	9915      	ldr	r1, [sp, #84]	; 0x54
 800697a:	f7fa fe8b 	bl	8001694 <__aeabi_ddiv>
 800697e:	9006      	str	r0, [sp, #24]
 8006980:	9107      	str	r1, [sp, #28]
 8006982:	3401      	adds	r4, #1
 8006984:	4e34      	ldr	r6, [pc, #208]	; (8006a58 <_dtoa_r+0x388>)
 8006986:	2d00      	cmp	r5, #0
 8006988:	d130      	bne.n	80069ec <_dtoa_r+0x31c>
 800698a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800698c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800698e:	9806      	ldr	r0, [sp, #24]
 8006990:	9907      	ldr	r1, [sp, #28]
 8006992:	f7fa fe7f 	bl	8001694 <__aeabi_ddiv>
 8006996:	9006      	str	r0, [sp, #24]
 8006998:	9107      	str	r1, [sp, #28]
 800699a:	e07a      	b.n	8006a92 <_dtoa_r+0x3c2>
 800699c:	2301      	movs	r3, #1
 800699e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80069a0:	930e      	str	r3, [sp, #56]	; 0x38
 80069a2:	4694      	mov	ip, r2
 80069a4:	9b03      	ldr	r3, [sp, #12]
 80069a6:	4463      	add	r3, ip
 80069a8:	1c5f      	adds	r7, r3, #1
 80069aa:	930d      	str	r3, [sp, #52]	; 0x34
 80069ac:	1e3b      	subs	r3, r7, #0
 80069ae:	dcaf      	bgt.n	8006910 <_dtoa_r+0x240>
 80069b0:	2301      	movs	r3, #1
 80069b2:	e7ad      	b.n	8006910 <_dtoa_r+0x240>
 80069b4:	2300      	movs	r3, #0
 80069b6:	e7a5      	b.n	8006904 <_dtoa_r+0x234>
 80069b8:	2300      	movs	r3, #0
 80069ba:	e7f0      	b.n	800699e <_dtoa_r+0x2ce>
 80069bc:	2300      	movs	r3, #0
 80069be:	950e      	str	r5, [sp, #56]	; 0x38
 80069c0:	9322      	str	r3, [sp, #136]	; 0x88
 80069c2:	3b01      	subs	r3, #1
 80069c4:	2200      	movs	r2, #0
 80069c6:	930d      	str	r3, [sp, #52]	; 0x34
 80069c8:	001f      	movs	r7, r3
 80069ca:	3313      	adds	r3, #19
 80069cc:	9223      	str	r2, [sp, #140]	; 0x8c
 80069ce:	e79f      	b.n	8006910 <_dtoa_r+0x240>
 80069d0:	2301      	movs	r3, #1
 80069d2:	930e      	str	r3, [sp, #56]	; 0x38
 80069d4:	3b02      	subs	r3, #2
 80069d6:	e7f5      	b.n	80069c4 <_dtoa_r+0x2f4>
 80069d8:	2301      	movs	r3, #1
 80069da:	930d      	str	r3, [sp, #52]	; 0x34
 80069dc:	001f      	movs	r7, r3
 80069de:	001a      	movs	r2, r3
 80069e0:	e7f4      	b.n	80069cc <_dtoa_r+0x2fc>
 80069e2:	6861      	ldr	r1, [r4, #4]
 80069e4:	0052      	lsls	r2, r2, #1
 80069e6:	3101      	adds	r1, #1
 80069e8:	6061      	str	r1, [r4, #4]
 80069ea:	e796      	b.n	800691a <_dtoa_r+0x24a>
 80069ec:	2301      	movs	r3, #1
 80069ee:	421d      	tst	r5, r3
 80069f0:	d008      	beq.n	8006a04 <_dtoa_r+0x334>
 80069f2:	9810      	ldr	r0, [sp, #64]	; 0x40
 80069f4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80069f6:	18e4      	adds	r4, r4, r3
 80069f8:	6832      	ldr	r2, [r6, #0]
 80069fa:	6873      	ldr	r3, [r6, #4]
 80069fc:	f7fb fa7e 	bl	8001efc <__aeabi_dmul>
 8006a00:	9010      	str	r0, [sp, #64]	; 0x40
 8006a02:	9111      	str	r1, [sp, #68]	; 0x44
 8006a04:	106d      	asrs	r5, r5, #1
 8006a06:	3608      	adds	r6, #8
 8006a08:	e7bd      	b.n	8006986 <_dtoa_r+0x2b6>
 8006a0a:	46c0      	nop			; (mov r8, r8)
 8006a0c:	7ff00000 	.word	0x7ff00000
 8006a10:	0000270f 	.word	0x0000270f
 8006a14:	08008110 	.word	0x08008110
 8006a18:	08008113 	.word	0x08008113
 8006a1c:	08008105 	.word	0x08008105
 8006a20:	08008106 	.word	0x08008106
 8006a24:	3ff00000 	.word	0x3ff00000
 8006a28:	fffffc01 	.word	0xfffffc01
 8006a2c:	3ff80000 	.word	0x3ff80000
 8006a30:	636f4361 	.word	0x636f4361
 8006a34:	3fd287a7 	.word	0x3fd287a7
 8006a38:	8b60c8b3 	.word	0x8b60c8b3
 8006a3c:	3fc68a28 	.word	0x3fc68a28
 8006a40:	509f79fb 	.word	0x509f79fb
 8006a44:	3fd34413 	.word	0x3fd34413
 8006a48:	08008140 	.word	0x08008140
 8006a4c:	00000432 	.word	0x00000432
 8006a50:	00000412 	.word	0x00000412
 8006a54:	fe100000 	.word	0xfe100000
 8006a58:	08008118 	.word	0x08008118
 8006a5c:	9b03      	ldr	r3, [sp, #12]
 8006a5e:	2402      	movs	r4, #2
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d016      	beq.n	8006a92 <_dtoa_r+0x3c2>
 8006a64:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006a66:	9915      	ldr	r1, [sp, #84]	; 0x54
 8006a68:	425d      	negs	r5, r3
 8006a6a:	230f      	movs	r3, #15
 8006a6c:	4aca      	ldr	r2, [pc, #808]	; (8006d98 <_dtoa_r+0x6c8>)
 8006a6e:	402b      	ands	r3, r5
 8006a70:	00db      	lsls	r3, r3, #3
 8006a72:	18d3      	adds	r3, r2, r3
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	f7fb fa40 	bl	8001efc <__aeabi_dmul>
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	9006      	str	r0, [sp, #24]
 8006a80:	9107      	str	r1, [sp, #28]
 8006a82:	4ec6      	ldr	r6, [pc, #792]	; (8006d9c <_dtoa_r+0x6cc>)
 8006a84:	112d      	asrs	r5, r5, #4
 8006a86:	2d00      	cmp	r5, #0
 8006a88:	d000      	beq.n	8006a8c <_dtoa_r+0x3bc>
 8006a8a:	e08c      	b.n	8006ba6 <_dtoa_r+0x4d6>
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d000      	beq.n	8006a92 <_dtoa_r+0x3c2>
 8006a90:	e781      	b.n	8006996 <_dtoa_r+0x2c6>
 8006a92:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d100      	bne.n	8006a9a <_dtoa_r+0x3ca>
 8006a98:	e091      	b.n	8006bbe <_dtoa_r+0x4ee>
 8006a9a:	9a06      	ldr	r2, [sp, #24]
 8006a9c:	9b07      	ldr	r3, [sp, #28]
 8006a9e:	9210      	str	r2, [sp, #64]	; 0x40
 8006aa0:	9311      	str	r3, [sp, #68]	; 0x44
 8006aa2:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006aa4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	4bbd      	ldr	r3, [pc, #756]	; (8006da0 <_dtoa_r+0x6d0>)
 8006aaa:	f7f9 fcd5 	bl	8000458 <__aeabi_dcmplt>
 8006aae:	2800      	cmp	r0, #0
 8006ab0:	d100      	bne.n	8006ab4 <_dtoa_r+0x3e4>
 8006ab2:	e084      	b.n	8006bbe <_dtoa_r+0x4ee>
 8006ab4:	2f00      	cmp	r7, #0
 8006ab6:	d100      	bne.n	8006aba <_dtoa_r+0x3ea>
 8006ab8:	e081      	b.n	8006bbe <_dtoa_r+0x4ee>
 8006aba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	dd3e      	ble.n	8006b3e <_dtoa_r+0x46e>
 8006ac0:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006ac2:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006ac4:	9b03      	ldr	r3, [sp, #12]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	1e5e      	subs	r6, r3, #1
 8006aca:	4bb6      	ldr	r3, [pc, #728]	; (8006da4 <_dtoa_r+0x6d4>)
 8006acc:	f7fb fa16 	bl	8001efc <__aeabi_dmul>
 8006ad0:	9006      	str	r0, [sp, #24]
 8006ad2:	9107      	str	r1, [sp, #28]
 8006ad4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8006ad6:	3401      	adds	r4, #1
 8006ad8:	0020      	movs	r0, r4
 8006ada:	f7fb fff9 	bl	8002ad0 <__aeabi_i2d>
 8006ade:	9a06      	ldr	r2, [sp, #24]
 8006ae0:	9b07      	ldr	r3, [sp, #28]
 8006ae2:	f7fb fa0b 	bl	8001efc <__aeabi_dmul>
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	4baf      	ldr	r3, [pc, #700]	; (8006da8 <_dtoa_r+0x6d8>)
 8006aea:	f7fa fac3 	bl	8001074 <__aeabi_dadd>
 8006aee:	9012      	str	r0, [sp, #72]	; 0x48
 8006af0:	9113      	str	r1, [sp, #76]	; 0x4c
 8006af2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006af4:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8006af6:	4aad      	ldr	r2, [pc, #692]	; (8006dac <_dtoa_r+0x6dc>)
 8006af8:	9310      	str	r3, [sp, #64]	; 0x40
 8006afa:	9411      	str	r4, [sp, #68]	; 0x44
 8006afc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006afe:	189c      	adds	r4, r3, r2
 8006b00:	9411      	str	r4, [sp, #68]	; 0x44
 8006b02:	2d00      	cmp	r5, #0
 8006b04:	d15e      	bne.n	8006bc4 <_dtoa_r+0x4f4>
 8006b06:	9806      	ldr	r0, [sp, #24]
 8006b08:	9907      	ldr	r1, [sp, #28]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	4ba8      	ldr	r3, [pc, #672]	; (8006db0 <_dtoa_r+0x6e0>)
 8006b0e:	f7fb fc75 	bl	80023fc <__aeabi_dsub>
 8006b12:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006b14:	0023      	movs	r3, r4
 8006b16:	9006      	str	r0, [sp, #24]
 8006b18:	9107      	str	r1, [sp, #28]
 8006b1a:	f7f9 fcb1 	bl	8000480 <__aeabi_dcmpgt>
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	d000      	beq.n	8006b24 <_dtoa_r+0x454>
 8006b22:	e301      	b.n	8007128 <_dtoa_r+0xa58>
 8006b24:	48a3      	ldr	r0, [pc, #652]	; (8006db4 <_dtoa_r+0x6e4>)
 8006b26:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006b28:	4684      	mov	ip, r0
 8006b2a:	4461      	add	r1, ip
 8006b2c:	000b      	movs	r3, r1
 8006b2e:	9806      	ldr	r0, [sp, #24]
 8006b30:	9907      	ldr	r1, [sp, #28]
 8006b32:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006b34:	f7f9 fc90 	bl	8000458 <__aeabi_dcmplt>
 8006b38:	2800      	cmp	r0, #0
 8006b3a:	d000      	beq.n	8006b3e <_dtoa_r+0x46e>
 8006b3c:	e2e8      	b.n	8007110 <_dtoa_r+0xa40>
 8006b3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006b40:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8006b42:	9306      	str	r3, [sp, #24]
 8006b44:	9407      	str	r4, [sp, #28]
 8006b46:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	da00      	bge.n	8006b4e <_dtoa_r+0x47e>
 8006b4c:	e157      	b.n	8006dfe <_dtoa_r+0x72e>
 8006b4e:	9a03      	ldr	r2, [sp, #12]
 8006b50:	2a0e      	cmp	r2, #14
 8006b52:	dd00      	ble.n	8006b56 <_dtoa_r+0x486>
 8006b54:	e153      	b.n	8006dfe <_dtoa_r+0x72e>
 8006b56:	4b90      	ldr	r3, [pc, #576]	; (8006d98 <_dtoa_r+0x6c8>)
 8006b58:	00d2      	lsls	r2, r2, #3
 8006b5a:	189b      	adds	r3, r3, r2
 8006b5c:	685c      	ldr	r4, [r3, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	9308      	str	r3, [sp, #32]
 8006b62:	9409      	str	r4, [sp, #36]	; 0x24
 8006b64:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	db00      	blt.n	8006b6c <_dtoa_r+0x49c>
 8006b6a:	e0ce      	b.n	8006d0a <_dtoa_r+0x63a>
 8006b6c:	2f00      	cmp	r7, #0
 8006b6e:	dd00      	ble.n	8006b72 <_dtoa_r+0x4a2>
 8006b70:	e0cb      	b.n	8006d0a <_dtoa_r+0x63a>
 8006b72:	d000      	beq.n	8006b76 <_dtoa_r+0x4a6>
 8006b74:	e2cf      	b.n	8007116 <_dtoa_r+0xa46>
 8006b76:	9808      	ldr	r0, [sp, #32]
 8006b78:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	4b8c      	ldr	r3, [pc, #560]	; (8006db0 <_dtoa_r+0x6e0>)
 8006b7e:	f7fb f9bd 	bl	8001efc <__aeabi_dmul>
 8006b82:	9a06      	ldr	r2, [sp, #24]
 8006b84:	9b07      	ldr	r3, [sp, #28]
 8006b86:	f7f9 fc85 	bl	8000494 <__aeabi_dcmpge>
 8006b8a:	003e      	movs	r6, r7
 8006b8c:	9708      	str	r7, [sp, #32]
 8006b8e:	2800      	cmp	r0, #0
 8006b90:	d000      	beq.n	8006b94 <_dtoa_r+0x4c4>
 8006b92:	e2a4      	b.n	80070de <_dtoa_r+0xa0e>
 8006b94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b98:	1c5d      	adds	r5, r3, #1
 8006b9a:	2331      	movs	r3, #49	; 0x31
 8006b9c:	7013      	strb	r3, [r2, #0]
 8006b9e:	9b03      	ldr	r3, [sp, #12]
 8006ba0:	3301      	adds	r3, #1
 8006ba2:	9303      	str	r3, [sp, #12]
 8006ba4:	e29f      	b.n	80070e6 <_dtoa_r+0xa16>
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	4215      	tst	r5, r2
 8006baa:	d005      	beq.n	8006bb8 <_dtoa_r+0x4e8>
 8006bac:	18a4      	adds	r4, r4, r2
 8006bae:	6832      	ldr	r2, [r6, #0]
 8006bb0:	6873      	ldr	r3, [r6, #4]
 8006bb2:	f7fb f9a3 	bl	8001efc <__aeabi_dmul>
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	106d      	asrs	r5, r5, #1
 8006bba:	3608      	adds	r6, #8
 8006bbc:	e763      	b.n	8006a86 <_dtoa_r+0x3b6>
 8006bbe:	9e03      	ldr	r6, [sp, #12]
 8006bc0:	003d      	movs	r5, r7
 8006bc2:	e789      	b.n	8006ad8 <_dtoa_r+0x408>
 8006bc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006bc6:	1e69      	subs	r1, r5, #1
 8006bc8:	1952      	adds	r2, r2, r5
 8006bca:	9217      	str	r2, [sp, #92]	; 0x5c
 8006bcc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006bce:	4b72      	ldr	r3, [pc, #456]	; (8006d98 <_dtoa_r+0x6c8>)
 8006bd0:	00c9      	lsls	r1, r1, #3
 8006bd2:	2a00      	cmp	r2, #0
 8006bd4:	d04a      	beq.n	8006c6c <_dtoa_r+0x59c>
 8006bd6:	185b      	adds	r3, r3, r1
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	2000      	movs	r0, #0
 8006bde:	4976      	ldr	r1, [pc, #472]	; (8006db8 <_dtoa_r+0x6e8>)
 8006be0:	f7fa fd58 	bl	8001694 <__aeabi_ddiv>
 8006be4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006be6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006be8:	f7fb fc08 	bl	80023fc <__aeabi_dsub>
 8006bec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bee:	9010      	str	r0, [sp, #64]	; 0x40
 8006bf0:	9111      	str	r1, [sp, #68]	; 0x44
 8006bf2:	9312      	str	r3, [sp, #72]	; 0x48
 8006bf4:	9806      	ldr	r0, [sp, #24]
 8006bf6:	9907      	ldr	r1, [sp, #28]
 8006bf8:	f7fb ff36 	bl	8002a68 <__aeabi_d2iz>
 8006bfc:	0004      	movs	r4, r0
 8006bfe:	f7fb ff67 	bl	8002ad0 <__aeabi_i2d>
 8006c02:	0002      	movs	r2, r0
 8006c04:	000b      	movs	r3, r1
 8006c06:	9806      	ldr	r0, [sp, #24]
 8006c08:	9907      	ldr	r1, [sp, #28]
 8006c0a:	f7fb fbf7 	bl	80023fc <__aeabi_dsub>
 8006c0e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006c10:	3430      	adds	r4, #48	; 0x30
 8006c12:	1c5d      	adds	r5, r3, #1
 8006c14:	701c      	strb	r4, [r3, #0]
 8006c16:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006c18:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c1a:	9006      	str	r0, [sp, #24]
 8006c1c:	9107      	str	r1, [sp, #28]
 8006c1e:	f7f9 fc1b 	bl	8000458 <__aeabi_dcmplt>
 8006c22:	2800      	cmp	r0, #0
 8006c24:	d165      	bne.n	8006cf2 <_dtoa_r+0x622>
 8006c26:	9a06      	ldr	r2, [sp, #24]
 8006c28:	9b07      	ldr	r3, [sp, #28]
 8006c2a:	2000      	movs	r0, #0
 8006c2c:	495c      	ldr	r1, [pc, #368]	; (8006da0 <_dtoa_r+0x6d0>)
 8006c2e:	f7fb fbe5 	bl	80023fc <__aeabi_dsub>
 8006c32:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006c34:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c36:	f7f9 fc0f 	bl	8000458 <__aeabi_dcmplt>
 8006c3a:	2800      	cmp	r0, #0
 8006c3c:	d000      	beq.n	8006c40 <_dtoa_r+0x570>
 8006c3e:	e0be      	b.n	8006dbe <_dtoa_r+0x6ee>
 8006c40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c42:	429d      	cmp	r5, r3
 8006c44:	d100      	bne.n	8006c48 <_dtoa_r+0x578>
 8006c46:	e77a      	b.n	8006b3e <_dtoa_r+0x46e>
 8006c48:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006c4a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	4b55      	ldr	r3, [pc, #340]	; (8006da4 <_dtoa_r+0x6d4>)
 8006c50:	f7fb f954 	bl	8001efc <__aeabi_dmul>
 8006c54:	2200      	movs	r2, #0
 8006c56:	9010      	str	r0, [sp, #64]	; 0x40
 8006c58:	9111      	str	r1, [sp, #68]	; 0x44
 8006c5a:	9806      	ldr	r0, [sp, #24]
 8006c5c:	9907      	ldr	r1, [sp, #28]
 8006c5e:	4b51      	ldr	r3, [pc, #324]	; (8006da4 <_dtoa_r+0x6d4>)
 8006c60:	f7fb f94c 	bl	8001efc <__aeabi_dmul>
 8006c64:	9512      	str	r5, [sp, #72]	; 0x48
 8006c66:	9006      	str	r0, [sp, #24]
 8006c68:	9107      	str	r1, [sp, #28]
 8006c6a:	e7c3      	b.n	8006bf4 <_dtoa_r+0x524>
 8006c6c:	1859      	adds	r1, r3, r1
 8006c6e:	6808      	ldr	r0, [r1, #0]
 8006c70:	6849      	ldr	r1, [r1, #4]
 8006c72:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006c74:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c76:	f7fb f941 	bl	8001efc <__aeabi_dmul>
 8006c7a:	9010      	str	r0, [sp, #64]	; 0x40
 8006c7c:	9111      	str	r1, [sp, #68]	; 0x44
 8006c7e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006c80:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8006c82:	9806      	ldr	r0, [sp, #24]
 8006c84:	9907      	ldr	r1, [sp, #28]
 8006c86:	f7fb feef 	bl	8002a68 <__aeabi_d2iz>
 8006c8a:	9012      	str	r0, [sp, #72]	; 0x48
 8006c8c:	f7fb ff20 	bl	8002ad0 <__aeabi_i2d>
 8006c90:	0002      	movs	r2, r0
 8006c92:	000b      	movs	r3, r1
 8006c94:	9806      	ldr	r0, [sp, #24]
 8006c96:	9907      	ldr	r1, [sp, #28]
 8006c98:	f7fb fbb0 	bl	80023fc <__aeabi_dsub>
 8006c9c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006c9e:	9006      	str	r0, [sp, #24]
 8006ca0:	9107      	str	r1, [sp, #28]
 8006ca2:	3330      	adds	r3, #48	; 0x30
 8006ca4:	7023      	strb	r3, [r4, #0]
 8006ca6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006ca8:	3401      	adds	r4, #1
 8006caa:	2200      	movs	r2, #0
 8006cac:	42a3      	cmp	r3, r4
 8006cae:	d124      	bne.n	8006cfa <_dtoa_r+0x62a>
 8006cb0:	4b41      	ldr	r3, [pc, #260]	; (8006db8 <_dtoa_r+0x6e8>)
 8006cb2:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006cb4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006cb6:	f7fa f9dd 	bl	8001074 <__aeabi_dadd>
 8006cba:	0002      	movs	r2, r0
 8006cbc:	000b      	movs	r3, r1
 8006cbe:	9806      	ldr	r0, [sp, #24]
 8006cc0:	9907      	ldr	r1, [sp, #28]
 8006cc2:	f7f9 fbdd 	bl	8000480 <__aeabi_dcmpgt>
 8006cc6:	2800      	cmp	r0, #0
 8006cc8:	d000      	beq.n	8006ccc <_dtoa_r+0x5fc>
 8006cca:	e078      	b.n	8006dbe <_dtoa_r+0x6ee>
 8006ccc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006cce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006cd0:	2000      	movs	r0, #0
 8006cd2:	4939      	ldr	r1, [pc, #228]	; (8006db8 <_dtoa_r+0x6e8>)
 8006cd4:	f7fb fb92 	bl	80023fc <__aeabi_dsub>
 8006cd8:	0002      	movs	r2, r0
 8006cda:	000b      	movs	r3, r1
 8006cdc:	9806      	ldr	r0, [sp, #24]
 8006cde:	9907      	ldr	r1, [sp, #28]
 8006ce0:	f7f9 fbba 	bl	8000458 <__aeabi_dcmplt>
 8006ce4:	2800      	cmp	r0, #0
 8006ce6:	d100      	bne.n	8006cea <_dtoa_r+0x61a>
 8006ce8:	e729      	b.n	8006b3e <_dtoa_r+0x46e>
 8006cea:	1e6b      	subs	r3, r5, #1
 8006cec:	781a      	ldrb	r2, [r3, #0]
 8006cee:	2a30      	cmp	r2, #48	; 0x30
 8006cf0:	d001      	beq.n	8006cf6 <_dtoa_r+0x626>
 8006cf2:	9603      	str	r6, [sp, #12]
 8006cf4:	e03f      	b.n	8006d76 <_dtoa_r+0x6a6>
 8006cf6:	001d      	movs	r5, r3
 8006cf8:	e7f7      	b.n	8006cea <_dtoa_r+0x61a>
 8006cfa:	9806      	ldr	r0, [sp, #24]
 8006cfc:	9907      	ldr	r1, [sp, #28]
 8006cfe:	4b29      	ldr	r3, [pc, #164]	; (8006da4 <_dtoa_r+0x6d4>)
 8006d00:	f7fb f8fc 	bl	8001efc <__aeabi_dmul>
 8006d04:	9006      	str	r0, [sp, #24]
 8006d06:	9107      	str	r1, [sp, #28]
 8006d08:	e7bb      	b.n	8006c82 <_dtoa_r+0x5b2>
 8006d0a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006d0c:	9a08      	ldr	r2, [sp, #32]
 8006d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d10:	9806      	ldr	r0, [sp, #24]
 8006d12:	9907      	ldr	r1, [sp, #28]
 8006d14:	f7fa fcbe 	bl	8001694 <__aeabi_ddiv>
 8006d18:	f7fb fea6 	bl	8002a68 <__aeabi_d2iz>
 8006d1c:	0004      	movs	r4, r0
 8006d1e:	f7fb fed7 	bl	8002ad0 <__aeabi_i2d>
 8006d22:	9a08      	ldr	r2, [sp, #32]
 8006d24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d26:	f7fb f8e9 	bl	8001efc <__aeabi_dmul>
 8006d2a:	000b      	movs	r3, r1
 8006d2c:	0002      	movs	r2, r0
 8006d2e:	9806      	ldr	r0, [sp, #24]
 8006d30:	9907      	ldr	r1, [sp, #28]
 8006d32:	f7fb fb63 	bl	80023fc <__aeabi_dsub>
 8006d36:	0023      	movs	r3, r4
 8006d38:	3330      	adds	r3, #48	; 0x30
 8006d3a:	7033      	strb	r3, [r6, #0]
 8006d3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d3e:	1c75      	adds	r5, r6, #1
 8006d40:	1aeb      	subs	r3, r5, r3
 8006d42:	429f      	cmp	r7, r3
 8006d44:	d14c      	bne.n	8006de0 <_dtoa_r+0x710>
 8006d46:	0002      	movs	r2, r0
 8006d48:	000b      	movs	r3, r1
 8006d4a:	f7fa f993 	bl	8001074 <__aeabi_dadd>
 8006d4e:	0006      	movs	r6, r0
 8006d50:	000f      	movs	r7, r1
 8006d52:	0002      	movs	r2, r0
 8006d54:	000b      	movs	r3, r1
 8006d56:	9808      	ldr	r0, [sp, #32]
 8006d58:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d5a:	f7f9 fb7d 	bl	8000458 <__aeabi_dcmplt>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	d12c      	bne.n	8006dbc <_dtoa_r+0x6ec>
 8006d62:	9808      	ldr	r0, [sp, #32]
 8006d64:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d66:	0032      	movs	r2, r6
 8006d68:	003b      	movs	r3, r7
 8006d6a:	f7f9 fb6f 	bl	800044c <__aeabi_dcmpeq>
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	d001      	beq.n	8006d76 <_dtoa_r+0x6a6>
 8006d72:	07e3      	lsls	r3, r4, #31
 8006d74:	d422      	bmi.n	8006dbc <_dtoa_r+0x6ec>
 8006d76:	9905      	ldr	r1, [sp, #20]
 8006d78:	9804      	ldr	r0, [sp, #16]
 8006d7a:	f000 fadf 	bl	800733c <_Bfree>
 8006d7e:	2300      	movs	r3, #0
 8006d80:	702b      	strb	r3, [r5, #0]
 8006d82:	9b03      	ldr	r3, [sp, #12]
 8006d84:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006d86:	3301      	adds	r3, #1
 8006d88:	6013      	str	r3, [r2, #0]
 8006d8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d100      	bne.n	8006d92 <_dtoa_r+0x6c2>
 8006d90:	e275      	b.n	800727e <_dtoa_r+0xbae>
 8006d92:	601d      	str	r5, [r3, #0]
 8006d94:	e273      	b.n	800727e <_dtoa_r+0xbae>
 8006d96:	46c0      	nop			; (mov r8, r8)
 8006d98:	08008140 	.word	0x08008140
 8006d9c:	08008118 	.word	0x08008118
 8006da0:	3ff00000 	.word	0x3ff00000
 8006da4:	40240000 	.word	0x40240000
 8006da8:	401c0000 	.word	0x401c0000
 8006dac:	fcc00000 	.word	0xfcc00000
 8006db0:	40140000 	.word	0x40140000
 8006db4:	7cc00000 	.word	0x7cc00000
 8006db8:	3fe00000 	.word	0x3fe00000
 8006dbc:	9e03      	ldr	r6, [sp, #12]
 8006dbe:	1e6b      	subs	r3, r5, #1
 8006dc0:	781a      	ldrb	r2, [r3, #0]
 8006dc2:	2a39      	cmp	r2, #57	; 0x39
 8006dc4:	d106      	bne.n	8006dd4 <_dtoa_r+0x704>
 8006dc6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d107      	bne.n	8006ddc <_dtoa_r+0x70c>
 8006dcc:	2330      	movs	r3, #48	; 0x30
 8006dce:	7013      	strb	r3, [r2, #0]
 8006dd0:	0013      	movs	r3, r2
 8006dd2:	3601      	adds	r6, #1
 8006dd4:	781a      	ldrb	r2, [r3, #0]
 8006dd6:	3201      	adds	r2, #1
 8006dd8:	701a      	strb	r2, [r3, #0]
 8006dda:	e78a      	b.n	8006cf2 <_dtoa_r+0x622>
 8006ddc:	001d      	movs	r5, r3
 8006dde:	e7ee      	b.n	8006dbe <_dtoa_r+0x6ee>
 8006de0:	2200      	movs	r2, #0
 8006de2:	4bcf      	ldr	r3, [pc, #828]	; (8007120 <_dtoa_r+0xa50>)
 8006de4:	f7fb f88a 	bl	8001efc <__aeabi_dmul>
 8006de8:	2200      	movs	r2, #0
 8006dea:	2300      	movs	r3, #0
 8006dec:	9006      	str	r0, [sp, #24]
 8006dee:	9107      	str	r1, [sp, #28]
 8006df0:	002e      	movs	r6, r5
 8006df2:	f7f9 fb2b 	bl	800044c <__aeabi_dcmpeq>
 8006df6:	2800      	cmp	r0, #0
 8006df8:	d100      	bne.n	8006dfc <_dtoa_r+0x72c>
 8006dfa:	e787      	b.n	8006d0c <_dtoa_r+0x63c>
 8006dfc:	e7bb      	b.n	8006d76 <_dtoa_r+0x6a6>
 8006dfe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e00:	2a00      	cmp	r2, #0
 8006e02:	d100      	bne.n	8006e06 <_dtoa_r+0x736>
 8006e04:	e087      	b.n	8006f16 <_dtoa_r+0x846>
 8006e06:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006e08:	2a01      	cmp	r2, #1
 8006e0a:	dc6e      	bgt.n	8006eea <_dtoa_r+0x81a>
 8006e0c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006e0e:	2a00      	cmp	r2, #0
 8006e10:	d067      	beq.n	8006ee2 <_dtoa_r+0x812>
 8006e12:	4ac4      	ldr	r2, [pc, #784]	; (8007124 <_dtoa_r+0xa54>)
 8006e14:	189b      	adds	r3, r3, r2
 8006e16:	9d08      	ldr	r5, [sp, #32]
 8006e18:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8006e1a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e1c:	2101      	movs	r1, #1
 8006e1e:	18d2      	adds	r2, r2, r3
 8006e20:	920b      	str	r2, [sp, #44]	; 0x2c
 8006e22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e24:	9804      	ldr	r0, [sp, #16]
 8006e26:	18d3      	adds	r3, r2, r3
 8006e28:	930c      	str	r3, [sp, #48]	; 0x30
 8006e2a:	f000 fb25 	bl	8007478 <__i2b>
 8006e2e:	0006      	movs	r6, r0
 8006e30:	2c00      	cmp	r4, #0
 8006e32:	dd0e      	ble.n	8006e52 <_dtoa_r+0x782>
 8006e34:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	dd0b      	ble.n	8006e52 <_dtoa_r+0x782>
 8006e3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e3c:	0023      	movs	r3, r4
 8006e3e:	4294      	cmp	r4, r2
 8006e40:	dd00      	ble.n	8006e44 <_dtoa_r+0x774>
 8006e42:	0013      	movs	r3, r2
 8006e44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e46:	1ae4      	subs	r4, r4, r3
 8006e48:	1ad2      	subs	r2, r2, r3
 8006e4a:	920b      	str	r2, [sp, #44]	; 0x2c
 8006e4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e4e:	1ad3      	subs	r3, r2, r3
 8006e50:	930c      	str	r3, [sp, #48]	; 0x30
 8006e52:	9b08      	ldr	r3, [sp, #32]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d01e      	beq.n	8006e96 <_dtoa_r+0x7c6>
 8006e58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d05f      	beq.n	8006f1e <_dtoa_r+0x84e>
 8006e5e:	2d00      	cmp	r5, #0
 8006e60:	dd11      	ble.n	8006e86 <_dtoa_r+0x7b6>
 8006e62:	0031      	movs	r1, r6
 8006e64:	002a      	movs	r2, r5
 8006e66:	9804      	ldr	r0, [sp, #16]
 8006e68:	f000 fb9e 	bl	80075a8 <__pow5mult>
 8006e6c:	9a05      	ldr	r2, [sp, #20]
 8006e6e:	0001      	movs	r1, r0
 8006e70:	0006      	movs	r6, r0
 8006e72:	9804      	ldr	r0, [sp, #16]
 8006e74:	f000 fb09 	bl	800748a <__multiply>
 8006e78:	9905      	ldr	r1, [sp, #20]
 8006e7a:	9010      	str	r0, [sp, #64]	; 0x40
 8006e7c:	9804      	ldr	r0, [sp, #16]
 8006e7e:	f000 fa5d 	bl	800733c <_Bfree>
 8006e82:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006e84:	9305      	str	r3, [sp, #20]
 8006e86:	9b08      	ldr	r3, [sp, #32]
 8006e88:	1b5a      	subs	r2, r3, r5
 8006e8a:	d004      	beq.n	8006e96 <_dtoa_r+0x7c6>
 8006e8c:	9905      	ldr	r1, [sp, #20]
 8006e8e:	9804      	ldr	r0, [sp, #16]
 8006e90:	f000 fb8a 	bl	80075a8 <__pow5mult>
 8006e94:	9005      	str	r0, [sp, #20]
 8006e96:	2101      	movs	r1, #1
 8006e98:	9804      	ldr	r0, [sp, #16]
 8006e9a:	f000 faed 	bl	8007478 <__i2b>
 8006e9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ea0:	9008      	str	r0, [sp, #32]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	dd3d      	ble.n	8006f22 <_dtoa_r+0x852>
 8006ea6:	001a      	movs	r2, r3
 8006ea8:	0001      	movs	r1, r0
 8006eaa:	9804      	ldr	r0, [sp, #16]
 8006eac:	f000 fb7c 	bl	80075a8 <__pow5mult>
 8006eb0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006eb2:	9008      	str	r0, [sp, #32]
 8006eb4:	2500      	movs	r5, #0
 8006eb6:	2b01      	cmp	r3, #1
 8006eb8:	dc3b      	bgt.n	8006f32 <_dtoa_r+0x862>
 8006eba:	2500      	movs	r5, #0
 8006ebc:	9b06      	ldr	r3, [sp, #24]
 8006ebe:	42ab      	cmp	r3, r5
 8006ec0:	d133      	bne.n	8006f2a <_dtoa_r+0x85a>
 8006ec2:	9b07      	ldr	r3, [sp, #28]
 8006ec4:	031b      	lsls	r3, r3, #12
 8006ec6:	42ab      	cmp	r3, r5
 8006ec8:	d12f      	bne.n	8006f2a <_dtoa_r+0x85a>
 8006eca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006ecc:	9a07      	ldr	r2, [sp, #28]
 8006ece:	4213      	tst	r3, r2
 8006ed0:	d02b      	beq.n	8006f2a <_dtoa_r+0x85a>
 8006ed2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ed4:	3501      	adds	r5, #1
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006eda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006edc:	3301      	adds	r3, #1
 8006ede:	930c      	str	r3, [sp, #48]	; 0x30
 8006ee0:	e023      	b.n	8006f2a <_dtoa_r+0x85a>
 8006ee2:	2336      	movs	r3, #54	; 0x36
 8006ee4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006ee6:	1a9b      	subs	r3, r3, r2
 8006ee8:	e795      	b.n	8006e16 <_dtoa_r+0x746>
 8006eea:	9b08      	ldr	r3, [sp, #32]
 8006eec:	1e7d      	subs	r5, r7, #1
 8006eee:	42ab      	cmp	r3, r5
 8006ef0:	db06      	blt.n	8006f00 <_dtoa_r+0x830>
 8006ef2:	1b5d      	subs	r5, r3, r5
 8006ef4:	2f00      	cmp	r7, #0
 8006ef6:	da0b      	bge.n	8006f10 <_dtoa_r+0x840>
 8006ef8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006efa:	1bdc      	subs	r4, r3, r7
 8006efc:	2300      	movs	r3, #0
 8006efe:	e78c      	b.n	8006e1a <_dtoa_r+0x74a>
 8006f00:	9b08      	ldr	r3, [sp, #32]
 8006f02:	9508      	str	r5, [sp, #32]
 8006f04:	1aea      	subs	r2, r5, r3
 8006f06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f08:	2500      	movs	r5, #0
 8006f0a:	189b      	adds	r3, r3, r2
 8006f0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f0e:	e7f1      	b.n	8006ef4 <_dtoa_r+0x824>
 8006f10:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8006f12:	003b      	movs	r3, r7
 8006f14:	e781      	b.n	8006e1a <_dtoa_r+0x74a>
 8006f16:	9d08      	ldr	r5, [sp, #32]
 8006f18:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8006f1a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8006f1c:	e788      	b.n	8006e30 <_dtoa_r+0x760>
 8006f1e:	9a08      	ldr	r2, [sp, #32]
 8006f20:	e7b4      	b.n	8006e8c <_dtoa_r+0x7bc>
 8006f22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f24:	2500      	movs	r5, #0
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	ddc7      	ble.n	8006eba <_dtoa_r+0x7ea>
 8006f2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f2c:	2001      	movs	r0, #1
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d00b      	beq.n	8006f4a <_dtoa_r+0x87a>
 8006f32:	9b08      	ldr	r3, [sp, #32]
 8006f34:	9a08      	ldr	r2, [sp, #32]
 8006f36:	691b      	ldr	r3, [r3, #16]
 8006f38:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f3a:	3303      	adds	r3, #3
 8006f3c:	009b      	lsls	r3, r3, #2
 8006f3e:	18d3      	adds	r3, r2, r3
 8006f40:	6858      	ldr	r0, [r3, #4]
 8006f42:	f000 fa50 	bl	80073e6 <__hi0bits>
 8006f46:	2320      	movs	r3, #32
 8006f48:	1a18      	subs	r0, r3, r0
 8006f4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f4c:	18c0      	adds	r0, r0, r3
 8006f4e:	231f      	movs	r3, #31
 8006f50:	4018      	ands	r0, r3
 8006f52:	d100      	bne.n	8006f56 <_dtoa_r+0x886>
 8006f54:	e0ab      	b.n	80070ae <_dtoa_r+0x9de>
 8006f56:	3301      	adds	r3, #1
 8006f58:	1a1b      	subs	r3, r3, r0
 8006f5a:	2b04      	cmp	r3, #4
 8006f5c:	dc00      	bgt.n	8006f60 <_dtoa_r+0x890>
 8006f5e:	e09b      	b.n	8007098 <_dtoa_r+0x9c8>
 8006f60:	231c      	movs	r3, #28
 8006f62:	1a18      	subs	r0, r3, r0
 8006f64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f66:	1824      	adds	r4, r4, r0
 8006f68:	181b      	adds	r3, r3, r0
 8006f6a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f6e:	181b      	adds	r3, r3, r0
 8006f70:	930c      	str	r3, [sp, #48]	; 0x30
 8006f72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	dd05      	ble.n	8006f84 <_dtoa_r+0x8b4>
 8006f78:	001a      	movs	r2, r3
 8006f7a:	9905      	ldr	r1, [sp, #20]
 8006f7c:	9804      	ldr	r0, [sp, #16]
 8006f7e:	f000 fb65 	bl	800764c <__lshift>
 8006f82:	9005      	str	r0, [sp, #20]
 8006f84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	dd05      	ble.n	8006f96 <_dtoa_r+0x8c6>
 8006f8a:	001a      	movs	r2, r3
 8006f8c:	9908      	ldr	r1, [sp, #32]
 8006f8e:	9804      	ldr	r0, [sp, #16]
 8006f90:	f000 fb5c 	bl	800764c <__lshift>
 8006f94:	9008      	str	r0, [sp, #32]
 8006f96:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d100      	bne.n	8006f9e <_dtoa_r+0x8ce>
 8006f9c:	e089      	b.n	80070b2 <_dtoa_r+0x9e2>
 8006f9e:	9908      	ldr	r1, [sp, #32]
 8006fa0:	9805      	ldr	r0, [sp, #20]
 8006fa2:	f000 fba4 	bl	80076ee <__mcmp>
 8006fa6:	2800      	cmp	r0, #0
 8006fa8:	db00      	blt.n	8006fac <_dtoa_r+0x8dc>
 8006faa:	e082      	b.n	80070b2 <_dtoa_r+0x9e2>
 8006fac:	9b03      	ldr	r3, [sp, #12]
 8006fae:	220a      	movs	r2, #10
 8006fb0:	3b01      	subs	r3, #1
 8006fb2:	9303      	str	r3, [sp, #12]
 8006fb4:	9905      	ldr	r1, [sp, #20]
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	9804      	ldr	r0, [sp, #16]
 8006fba:	f000 f9d8 	bl	800736e <__multadd>
 8006fbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006fc0:	9005      	str	r0, [sp, #20]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d100      	bne.n	8006fc8 <_dtoa_r+0x8f8>
 8006fc6:	e15d      	b.n	8007284 <_dtoa_r+0xbb4>
 8006fc8:	2300      	movs	r3, #0
 8006fca:	0031      	movs	r1, r6
 8006fcc:	220a      	movs	r2, #10
 8006fce:	9804      	ldr	r0, [sp, #16]
 8006fd0:	f000 f9cd 	bl	800736e <__multadd>
 8006fd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fd6:	0006      	movs	r6, r0
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	dc02      	bgt.n	8006fe2 <_dtoa_r+0x912>
 8006fdc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006fde:	2b02      	cmp	r3, #2
 8006fe0:	dc6d      	bgt.n	80070be <_dtoa_r+0x9ee>
 8006fe2:	2c00      	cmp	r4, #0
 8006fe4:	dd05      	ble.n	8006ff2 <_dtoa_r+0x922>
 8006fe6:	0031      	movs	r1, r6
 8006fe8:	0022      	movs	r2, r4
 8006fea:	9804      	ldr	r0, [sp, #16]
 8006fec:	f000 fb2e 	bl	800764c <__lshift>
 8006ff0:	0006      	movs	r6, r0
 8006ff2:	0030      	movs	r0, r6
 8006ff4:	2d00      	cmp	r5, #0
 8006ff6:	d011      	beq.n	800701c <_dtoa_r+0x94c>
 8006ff8:	6871      	ldr	r1, [r6, #4]
 8006ffa:	9804      	ldr	r0, [sp, #16]
 8006ffc:	f000 f966 	bl	80072cc <_Balloc>
 8007000:	0031      	movs	r1, r6
 8007002:	0004      	movs	r4, r0
 8007004:	6933      	ldr	r3, [r6, #16]
 8007006:	310c      	adds	r1, #12
 8007008:	1c9a      	adds	r2, r3, #2
 800700a:	0092      	lsls	r2, r2, #2
 800700c:	300c      	adds	r0, #12
 800700e:	f7fe ff7b 	bl	8005f08 <memcpy>
 8007012:	2201      	movs	r2, #1
 8007014:	0021      	movs	r1, r4
 8007016:	9804      	ldr	r0, [sp, #16]
 8007018:	f000 fb18 	bl	800764c <__lshift>
 800701c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800701e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007020:	3f01      	subs	r7, #1
 8007022:	930b      	str	r3, [sp, #44]	; 0x2c
 8007024:	19db      	adds	r3, r3, r7
 8007026:	0037      	movs	r7, r6
 8007028:	0006      	movs	r6, r0
 800702a:	930f      	str	r3, [sp, #60]	; 0x3c
 800702c:	9908      	ldr	r1, [sp, #32]
 800702e:	9805      	ldr	r0, [sp, #20]
 8007030:	f7ff fac9 	bl	80065c6 <quorem>
 8007034:	0039      	movs	r1, r7
 8007036:	900d      	str	r0, [sp, #52]	; 0x34
 8007038:	0004      	movs	r4, r0
 800703a:	9805      	ldr	r0, [sp, #20]
 800703c:	f000 fb57 	bl	80076ee <__mcmp>
 8007040:	0032      	movs	r2, r6
 8007042:	900e      	str	r0, [sp, #56]	; 0x38
 8007044:	9908      	ldr	r1, [sp, #32]
 8007046:	9804      	ldr	r0, [sp, #16]
 8007048:	f000 fb6a 	bl	8007720 <__mdiff>
 800704c:	2301      	movs	r3, #1
 800704e:	930c      	str	r3, [sp, #48]	; 0x30
 8007050:	68c3      	ldr	r3, [r0, #12]
 8007052:	3430      	adds	r4, #48	; 0x30
 8007054:	0005      	movs	r5, r0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d104      	bne.n	8007064 <_dtoa_r+0x994>
 800705a:	0001      	movs	r1, r0
 800705c:	9805      	ldr	r0, [sp, #20]
 800705e:	f000 fb46 	bl	80076ee <__mcmp>
 8007062:	900c      	str	r0, [sp, #48]	; 0x30
 8007064:	0029      	movs	r1, r5
 8007066:	9804      	ldr	r0, [sp, #16]
 8007068:	f000 f968 	bl	800733c <_Bfree>
 800706c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800706e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007070:	4313      	orrs	r3, r2
 8007072:	d000      	beq.n	8007076 <_dtoa_r+0x9a6>
 8007074:	e089      	b.n	800718a <_dtoa_r+0xaba>
 8007076:	9a06      	ldr	r2, [sp, #24]
 8007078:	3301      	adds	r3, #1
 800707a:	4213      	tst	r3, r2
 800707c:	d000      	beq.n	8007080 <_dtoa_r+0x9b0>
 800707e:	e084      	b.n	800718a <_dtoa_r+0xaba>
 8007080:	2c39      	cmp	r4, #57	; 0x39
 8007082:	d100      	bne.n	8007086 <_dtoa_r+0x9b6>
 8007084:	e0a3      	b.n	80071ce <_dtoa_r+0xafe>
 8007086:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007088:	2b00      	cmp	r3, #0
 800708a:	dd01      	ble.n	8007090 <_dtoa_r+0x9c0>
 800708c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800708e:	3431      	adds	r4, #49	; 0x31
 8007090:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007092:	1c5d      	adds	r5, r3, #1
 8007094:	701c      	strb	r4, [r3, #0]
 8007096:	e027      	b.n	80070e8 <_dtoa_r+0xa18>
 8007098:	2b04      	cmp	r3, #4
 800709a:	d100      	bne.n	800709e <_dtoa_r+0x9ce>
 800709c:	e769      	b.n	8006f72 <_dtoa_r+0x8a2>
 800709e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80070a0:	331c      	adds	r3, #28
 80070a2:	18d2      	adds	r2, r2, r3
 80070a4:	920b      	str	r2, [sp, #44]	; 0x2c
 80070a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80070a8:	18e4      	adds	r4, r4, r3
 80070aa:	18d3      	adds	r3, r2, r3
 80070ac:	e760      	b.n	8006f70 <_dtoa_r+0x8a0>
 80070ae:	0003      	movs	r3, r0
 80070b0:	e7f5      	b.n	800709e <_dtoa_r+0x9ce>
 80070b2:	2f00      	cmp	r7, #0
 80070b4:	dc3c      	bgt.n	8007130 <_dtoa_r+0xa60>
 80070b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80070b8:	2b02      	cmp	r3, #2
 80070ba:	dd39      	ble.n	8007130 <_dtoa_r+0xa60>
 80070bc:	970d      	str	r7, [sp, #52]	; 0x34
 80070be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d10c      	bne.n	80070de <_dtoa_r+0xa0e>
 80070c4:	9908      	ldr	r1, [sp, #32]
 80070c6:	2205      	movs	r2, #5
 80070c8:	9804      	ldr	r0, [sp, #16]
 80070ca:	f000 f950 	bl	800736e <__multadd>
 80070ce:	9008      	str	r0, [sp, #32]
 80070d0:	0001      	movs	r1, r0
 80070d2:	9805      	ldr	r0, [sp, #20]
 80070d4:	f000 fb0b 	bl	80076ee <__mcmp>
 80070d8:	2800      	cmp	r0, #0
 80070da:	dd00      	ble.n	80070de <_dtoa_r+0xa0e>
 80070dc:	e55a      	b.n	8006b94 <_dtoa_r+0x4c4>
 80070de:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80070e0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80070e2:	43db      	mvns	r3, r3
 80070e4:	9303      	str	r3, [sp, #12]
 80070e6:	2700      	movs	r7, #0
 80070e8:	9908      	ldr	r1, [sp, #32]
 80070ea:	9804      	ldr	r0, [sp, #16]
 80070ec:	f000 f926 	bl	800733c <_Bfree>
 80070f0:	2e00      	cmp	r6, #0
 80070f2:	d100      	bne.n	80070f6 <_dtoa_r+0xa26>
 80070f4:	e63f      	b.n	8006d76 <_dtoa_r+0x6a6>
 80070f6:	2f00      	cmp	r7, #0
 80070f8:	d005      	beq.n	8007106 <_dtoa_r+0xa36>
 80070fa:	42b7      	cmp	r7, r6
 80070fc:	d003      	beq.n	8007106 <_dtoa_r+0xa36>
 80070fe:	0039      	movs	r1, r7
 8007100:	9804      	ldr	r0, [sp, #16]
 8007102:	f000 f91b 	bl	800733c <_Bfree>
 8007106:	0031      	movs	r1, r6
 8007108:	9804      	ldr	r0, [sp, #16]
 800710a:	f000 f917 	bl	800733c <_Bfree>
 800710e:	e632      	b.n	8006d76 <_dtoa_r+0x6a6>
 8007110:	9508      	str	r5, [sp, #32]
 8007112:	002e      	movs	r6, r5
 8007114:	e7e3      	b.n	80070de <_dtoa_r+0xa0e>
 8007116:	2300      	movs	r3, #0
 8007118:	9308      	str	r3, [sp, #32]
 800711a:	001e      	movs	r6, r3
 800711c:	e7df      	b.n	80070de <_dtoa_r+0xa0e>
 800711e:	46c0      	nop			; (mov r8, r8)
 8007120:	40240000 	.word	0x40240000
 8007124:	00000433 	.word	0x00000433
 8007128:	9603      	str	r6, [sp, #12]
 800712a:	9508      	str	r5, [sp, #32]
 800712c:	002e      	movs	r6, r5
 800712e:	e531      	b.n	8006b94 <_dtoa_r+0x4c4>
 8007130:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007132:	970d      	str	r7, [sp, #52]	; 0x34
 8007134:	2b00      	cmp	r3, #0
 8007136:	d000      	beq.n	800713a <_dtoa_r+0xa6a>
 8007138:	e753      	b.n	8006fe2 <_dtoa_r+0x912>
 800713a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800713c:	9908      	ldr	r1, [sp, #32]
 800713e:	9805      	ldr	r0, [sp, #20]
 8007140:	f7ff fa41 	bl	80065c6 <quorem>
 8007144:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007146:	3030      	adds	r0, #48	; 0x30
 8007148:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800714a:	7028      	strb	r0, [r5, #0]
 800714c:	3501      	adds	r5, #1
 800714e:	0004      	movs	r4, r0
 8007150:	1aeb      	subs	r3, r5, r3
 8007152:	429a      	cmp	r2, r3
 8007154:	dc78      	bgt.n	8007248 <_dtoa_r+0xb78>
 8007156:	1e15      	subs	r5, r2, #0
 8007158:	dc00      	bgt.n	800715c <_dtoa_r+0xa8c>
 800715a:	2501      	movs	r5, #1
 800715c:	2700      	movs	r7, #0
 800715e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007160:	195d      	adds	r5, r3, r5
 8007162:	9905      	ldr	r1, [sp, #20]
 8007164:	2201      	movs	r2, #1
 8007166:	9804      	ldr	r0, [sp, #16]
 8007168:	f000 fa70 	bl	800764c <__lshift>
 800716c:	9908      	ldr	r1, [sp, #32]
 800716e:	9005      	str	r0, [sp, #20]
 8007170:	f000 fabd 	bl	80076ee <__mcmp>
 8007174:	2800      	cmp	r0, #0
 8007176:	dc2f      	bgt.n	80071d8 <_dtoa_r+0xb08>
 8007178:	d101      	bne.n	800717e <_dtoa_r+0xaae>
 800717a:	07e3      	lsls	r3, r4, #31
 800717c:	d42c      	bmi.n	80071d8 <_dtoa_r+0xb08>
 800717e:	1e6b      	subs	r3, r5, #1
 8007180:	781a      	ldrb	r2, [r3, #0]
 8007182:	2a30      	cmp	r2, #48	; 0x30
 8007184:	d1b0      	bne.n	80070e8 <_dtoa_r+0xa18>
 8007186:	001d      	movs	r5, r3
 8007188:	e7f9      	b.n	800717e <_dtoa_r+0xaae>
 800718a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800718c:	2b00      	cmp	r3, #0
 800718e:	db07      	blt.n	80071a0 <_dtoa_r+0xad0>
 8007190:	001d      	movs	r5, r3
 8007192:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007194:	431d      	orrs	r5, r3
 8007196:	d126      	bne.n	80071e6 <_dtoa_r+0xb16>
 8007198:	2301      	movs	r3, #1
 800719a:	9a06      	ldr	r2, [sp, #24]
 800719c:	4213      	tst	r3, r2
 800719e:	d122      	bne.n	80071e6 <_dtoa_r+0xb16>
 80071a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	dc00      	bgt.n	80071a8 <_dtoa_r+0xad8>
 80071a6:	e773      	b.n	8007090 <_dtoa_r+0x9c0>
 80071a8:	9905      	ldr	r1, [sp, #20]
 80071aa:	2201      	movs	r2, #1
 80071ac:	9804      	ldr	r0, [sp, #16]
 80071ae:	f000 fa4d 	bl	800764c <__lshift>
 80071b2:	9908      	ldr	r1, [sp, #32]
 80071b4:	9005      	str	r0, [sp, #20]
 80071b6:	f000 fa9a 	bl	80076ee <__mcmp>
 80071ba:	2800      	cmp	r0, #0
 80071bc:	dc04      	bgt.n	80071c8 <_dtoa_r+0xaf8>
 80071be:	d000      	beq.n	80071c2 <_dtoa_r+0xaf2>
 80071c0:	e766      	b.n	8007090 <_dtoa_r+0x9c0>
 80071c2:	07e3      	lsls	r3, r4, #31
 80071c4:	d400      	bmi.n	80071c8 <_dtoa_r+0xaf8>
 80071c6:	e763      	b.n	8007090 <_dtoa_r+0x9c0>
 80071c8:	2c39      	cmp	r4, #57	; 0x39
 80071ca:	d000      	beq.n	80071ce <_dtoa_r+0xafe>
 80071cc:	e75e      	b.n	800708c <_dtoa_r+0x9bc>
 80071ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80071d2:	1c5d      	adds	r5, r3, #1
 80071d4:	2339      	movs	r3, #57	; 0x39
 80071d6:	7013      	strb	r3, [r2, #0]
 80071d8:	1e6b      	subs	r3, r5, #1
 80071da:	781a      	ldrb	r2, [r3, #0]
 80071dc:	2a39      	cmp	r2, #57	; 0x39
 80071de:	d03b      	beq.n	8007258 <_dtoa_r+0xb88>
 80071e0:	3201      	adds	r2, #1
 80071e2:	701a      	strb	r2, [r3, #0]
 80071e4:	e780      	b.n	80070e8 <_dtoa_r+0xa18>
 80071e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071e8:	3301      	adds	r3, #1
 80071ea:	930d      	str	r3, [sp, #52]	; 0x34
 80071ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	dd05      	ble.n	80071fe <_dtoa_r+0xb2e>
 80071f2:	2c39      	cmp	r4, #57	; 0x39
 80071f4:	d0eb      	beq.n	80071ce <_dtoa_r+0xafe>
 80071f6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80071f8:	3401      	adds	r4, #1
 80071fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071fc:	e74a      	b.n	8007094 <_dtoa_r+0x9c4>
 80071fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007200:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007202:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8007204:	701c      	strb	r4, [r3, #0]
 8007206:	4293      	cmp	r3, r2
 8007208:	d0ab      	beq.n	8007162 <_dtoa_r+0xa92>
 800720a:	2300      	movs	r3, #0
 800720c:	220a      	movs	r2, #10
 800720e:	9905      	ldr	r1, [sp, #20]
 8007210:	9804      	ldr	r0, [sp, #16]
 8007212:	f000 f8ac 	bl	800736e <__multadd>
 8007216:	2300      	movs	r3, #0
 8007218:	9005      	str	r0, [sp, #20]
 800721a:	220a      	movs	r2, #10
 800721c:	0039      	movs	r1, r7
 800721e:	9804      	ldr	r0, [sp, #16]
 8007220:	42b7      	cmp	r7, r6
 8007222:	d106      	bne.n	8007232 <_dtoa_r+0xb62>
 8007224:	f000 f8a3 	bl	800736e <__multadd>
 8007228:	0007      	movs	r7, r0
 800722a:	0006      	movs	r6, r0
 800722c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800722e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007230:	e6fc      	b.n	800702c <_dtoa_r+0x95c>
 8007232:	f000 f89c 	bl	800736e <__multadd>
 8007236:	0031      	movs	r1, r6
 8007238:	0007      	movs	r7, r0
 800723a:	2300      	movs	r3, #0
 800723c:	220a      	movs	r2, #10
 800723e:	9804      	ldr	r0, [sp, #16]
 8007240:	f000 f895 	bl	800736e <__multadd>
 8007244:	0006      	movs	r6, r0
 8007246:	e7f1      	b.n	800722c <_dtoa_r+0xb5c>
 8007248:	2300      	movs	r3, #0
 800724a:	220a      	movs	r2, #10
 800724c:	9905      	ldr	r1, [sp, #20]
 800724e:	9804      	ldr	r0, [sp, #16]
 8007250:	f000 f88d 	bl	800736e <__multadd>
 8007254:	9005      	str	r0, [sp, #20]
 8007256:	e771      	b.n	800713c <_dtoa_r+0xa6c>
 8007258:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800725a:	429a      	cmp	r2, r3
 800725c:	d105      	bne.n	800726a <_dtoa_r+0xb9a>
 800725e:	9b03      	ldr	r3, [sp, #12]
 8007260:	3301      	adds	r3, #1
 8007262:	9303      	str	r3, [sp, #12]
 8007264:	2331      	movs	r3, #49	; 0x31
 8007266:	7013      	strb	r3, [r2, #0]
 8007268:	e73e      	b.n	80070e8 <_dtoa_r+0xa18>
 800726a:	001d      	movs	r5, r3
 800726c:	e7b4      	b.n	80071d8 <_dtoa_r+0xb08>
 800726e:	4b0a      	ldr	r3, [pc, #40]	; (8007298 <_dtoa_r+0xbc8>)
 8007270:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007272:	930a      	str	r3, [sp, #40]	; 0x28
 8007274:	4b09      	ldr	r3, [pc, #36]	; (800729c <_dtoa_r+0xbcc>)
 8007276:	2a00      	cmp	r2, #0
 8007278:	d001      	beq.n	800727e <_dtoa_r+0xbae>
 800727a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800727c:	6013      	str	r3, [r2, #0]
 800727e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007280:	b01d      	add	sp, #116	; 0x74
 8007282:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007284:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007286:	2b00      	cmp	r3, #0
 8007288:	dd00      	ble.n	800728c <_dtoa_r+0xbbc>
 800728a:	e756      	b.n	800713a <_dtoa_r+0xa6a>
 800728c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800728e:	2b02      	cmp	r3, #2
 8007290:	dc00      	bgt.n	8007294 <_dtoa_r+0xbc4>
 8007292:	e752      	b.n	800713a <_dtoa_r+0xa6a>
 8007294:	e713      	b.n	80070be <_dtoa_r+0x9ee>
 8007296:	46c0      	nop			; (mov r8, r8)
 8007298:	08008107 	.word	0x08008107
 800729c:	0800810f 	.word	0x0800810f

080072a0 <_localeconv_r>:
 80072a0:	4b03      	ldr	r3, [pc, #12]	; (80072b0 <_localeconv_r+0x10>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	6a18      	ldr	r0, [r3, #32]
 80072a6:	2800      	cmp	r0, #0
 80072a8:	d100      	bne.n	80072ac <_localeconv_r+0xc>
 80072aa:	4802      	ldr	r0, [pc, #8]	; (80072b4 <_localeconv_r+0x14>)
 80072ac:	30f0      	adds	r0, #240	; 0xf0
 80072ae:	4770      	bx	lr
 80072b0:	200000b4 	.word	0x200000b4
 80072b4:	20000118 	.word	0x20000118

080072b8 <malloc>:
 80072b8:	b510      	push	{r4, lr}
 80072ba:	4b03      	ldr	r3, [pc, #12]	; (80072c8 <malloc+0x10>)
 80072bc:	0001      	movs	r1, r0
 80072be:	6818      	ldr	r0, [r3, #0]
 80072c0:	f000 faf4 	bl	80078ac <_malloc_r>
 80072c4:	bd10      	pop	{r4, pc}
 80072c6:	46c0      	nop			; (mov r8, r8)
 80072c8:	200000b4 	.word	0x200000b4

080072cc <_Balloc>:
 80072cc:	b570      	push	{r4, r5, r6, lr}
 80072ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80072d0:	0004      	movs	r4, r0
 80072d2:	000d      	movs	r5, r1
 80072d4:	2e00      	cmp	r6, #0
 80072d6:	d107      	bne.n	80072e8 <_Balloc+0x1c>
 80072d8:	2010      	movs	r0, #16
 80072da:	f7ff ffed 	bl	80072b8 <malloc>
 80072de:	6260      	str	r0, [r4, #36]	; 0x24
 80072e0:	6046      	str	r6, [r0, #4]
 80072e2:	6086      	str	r6, [r0, #8]
 80072e4:	6006      	str	r6, [r0, #0]
 80072e6:	60c6      	str	r6, [r0, #12]
 80072e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80072ea:	68f3      	ldr	r3, [r6, #12]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d013      	beq.n	8007318 <_Balloc+0x4c>
 80072f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072f2:	00aa      	lsls	r2, r5, #2
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	189b      	adds	r3, r3, r2
 80072f8:	6818      	ldr	r0, [r3, #0]
 80072fa:	2800      	cmp	r0, #0
 80072fc:	d118      	bne.n	8007330 <_Balloc+0x64>
 80072fe:	2101      	movs	r1, #1
 8007300:	000e      	movs	r6, r1
 8007302:	40ae      	lsls	r6, r5
 8007304:	1d72      	adds	r2, r6, #5
 8007306:	0092      	lsls	r2, r2, #2
 8007308:	0020      	movs	r0, r4
 800730a:	f000 fac1 	bl	8007890 <_calloc_r>
 800730e:	2800      	cmp	r0, #0
 8007310:	d00c      	beq.n	800732c <_Balloc+0x60>
 8007312:	6045      	str	r5, [r0, #4]
 8007314:	6086      	str	r6, [r0, #8]
 8007316:	e00d      	b.n	8007334 <_Balloc+0x68>
 8007318:	2221      	movs	r2, #33	; 0x21
 800731a:	2104      	movs	r1, #4
 800731c:	0020      	movs	r0, r4
 800731e:	f000 fab7 	bl	8007890 <_calloc_r>
 8007322:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007324:	60f0      	str	r0, [r6, #12]
 8007326:	68db      	ldr	r3, [r3, #12]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d1e1      	bne.n	80072f0 <_Balloc+0x24>
 800732c:	2000      	movs	r0, #0
 800732e:	bd70      	pop	{r4, r5, r6, pc}
 8007330:	6802      	ldr	r2, [r0, #0]
 8007332:	601a      	str	r2, [r3, #0]
 8007334:	2300      	movs	r3, #0
 8007336:	6103      	str	r3, [r0, #16]
 8007338:	60c3      	str	r3, [r0, #12]
 800733a:	e7f8      	b.n	800732e <_Balloc+0x62>

0800733c <_Bfree>:
 800733c:	b570      	push	{r4, r5, r6, lr}
 800733e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007340:	0006      	movs	r6, r0
 8007342:	000d      	movs	r5, r1
 8007344:	2c00      	cmp	r4, #0
 8007346:	d107      	bne.n	8007358 <_Bfree+0x1c>
 8007348:	2010      	movs	r0, #16
 800734a:	f7ff ffb5 	bl	80072b8 <malloc>
 800734e:	6270      	str	r0, [r6, #36]	; 0x24
 8007350:	6044      	str	r4, [r0, #4]
 8007352:	6084      	str	r4, [r0, #8]
 8007354:	6004      	str	r4, [r0, #0]
 8007356:	60c4      	str	r4, [r0, #12]
 8007358:	2d00      	cmp	r5, #0
 800735a:	d007      	beq.n	800736c <_Bfree+0x30>
 800735c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800735e:	686a      	ldr	r2, [r5, #4]
 8007360:	68db      	ldr	r3, [r3, #12]
 8007362:	0092      	lsls	r2, r2, #2
 8007364:	189b      	adds	r3, r3, r2
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	602a      	str	r2, [r5, #0]
 800736a:	601d      	str	r5, [r3, #0]
 800736c:	bd70      	pop	{r4, r5, r6, pc}

0800736e <__multadd>:
 800736e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007370:	001e      	movs	r6, r3
 8007372:	2314      	movs	r3, #20
 8007374:	469c      	mov	ip, r3
 8007376:	0007      	movs	r7, r0
 8007378:	000c      	movs	r4, r1
 800737a:	2000      	movs	r0, #0
 800737c:	690d      	ldr	r5, [r1, #16]
 800737e:	448c      	add	ip, r1
 8007380:	4663      	mov	r3, ip
 8007382:	8819      	ldrh	r1, [r3, #0]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4351      	muls	r1, r2
 8007388:	0c1b      	lsrs	r3, r3, #16
 800738a:	4353      	muls	r3, r2
 800738c:	1989      	adds	r1, r1, r6
 800738e:	0c0e      	lsrs	r6, r1, #16
 8007390:	199b      	adds	r3, r3, r6
 8007392:	b289      	uxth	r1, r1
 8007394:	0c1e      	lsrs	r6, r3, #16
 8007396:	041b      	lsls	r3, r3, #16
 8007398:	185b      	adds	r3, r3, r1
 800739a:	4661      	mov	r1, ip
 800739c:	3001      	adds	r0, #1
 800739e:	c108      	stmia	r1!, {r3}
 80073a0:	468c      	mov	ip, r1
 80073a2:	4285      	cmp	r5, r0
 80073a4:	dcec      	bgt.n	8007380 <__multadd+0x12>
 80073a6:	2e00      	cmp	r6, #0
 80073a8:	d01b      	beq.n	80073e2 <__multadd+0x74>
 80073aa:	68a3      	ldr	r3, [r4, #8]
 80073ac:	429d      	cmp	r5, r3
 80073ae:	db12      	blt.n	80073d6 <__multadd+0x68>
 80073b0:	6863      	ldr	r3, [r4, #4]
 80073b2:	0038      	movs	r0, r7
 80073b4:	1c59      	adds	r1, r3, #1
 80073b6:	f7ff ff89 	bl	80072cc <_Balloc>
 80073ba:	0021      	movs	r1, r4
 80073bc:	6923      	ldr	r3, [r4, #16]
 80073be:	9001      	str	r0, [sp, #4]
 80073c0:	1c9a      	adds	r2, r3, #2
 80073c2:	0092      	lsls	r2, r2, #2
 80073c4:	310c      	adds	r1, #12
 80073c6:	300c      	adds	r0, #12
 80073c8:	f7fe fd9e 	bl	8005f08 <memcpy>
 80073cc:	0021      	movs	r1, r4
 80073ce:	0038      	movs	r0, r7
 80073d0:	f7ff ffb4 	bl	800733c <_Bfree>
 80073d4:	9c01      	ldr	r4, [sp, #4]
 80073d6:	1d2b      	adds	r3, r5, #4
 80073d8:	009b      	lsls	r3, r3, #2
 80073da:	18e3      	adds	r3, r4, r3
 80073dc:	3501      	adds	r5, #1
 80073de:	605e      	str	r6, [r3, #4]
 80073e0:	6125      	str	r5, [r4, #16]
 80073e2:	0020      	movs	r0, r4
 80073e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080073e6 <__hi0bits>:
 80073e6:	0003      	movs	r3, r0
 80073e8:	0c02      	lsrs	r2, r0, #16
 80073ea:	2000      	movs	r0, #0
 80073ec:	4282      	cmp	r2, r0
 80073ee:	d101      	bne.n	80073f4 <__hi0bits+0xe>
 80073f0:	041b      	lsls	r3, r3, #16
 80073f2:	3010      	adds	r0, #16
 80073f4:	0e1a      	lsrs	r2, r3, #24
 80073f6:	d101      	bne.n	80073fc <__hi0bits+0x16>
 80073f8:	3008      	adds	r0, #8
 80073fa:	021b      	lsls	r3, r3, #8
 80073fc:	0f1a      	lsrs	r2, r3, #28
 80073fe:	d101      	bne.n	8007404 <__hi0bits+0x1e>
 8007400:	3004      	adds	r0, #4
 8007402:	011b      	lsls	r3, r3, #4
 8007404:	0f9a      	lsrs	r2, r3, #30
 8007406:	d101      	bne.n	800740c <__hi0bits+0x26>
 8007408:	3002      	adds	r0, #2
 800740a:	009b      	lsls	r3, r3, #2
 800740c:	2b00      	cmp	r3, #0
 800740e:	db03      	blt.n	8007418 <__hi0bits+0x32>
 8007410:	3001      	adds	r0, #1
 8007412:	005b      	lsls	r3, r3, #1
 8007414:	d400      	bmi.n	8007418 <__hi0bits+0x32>
 8007416:	2020      	movs	r0, #32
 8007418:	4770      	bx	lr

0800741a <__lo0bits>:
 800741a:	2207      	movs	r2, #7
 800741c:	6803      	ldr	r3, [r0, #0]
 800741e:	b510      	push	{r4, lr}
 8007420:	0001      	movs	r1, r0
 8007422:	401a      	ands	r2, r3
 8007424:	d00d      	beq.n	8007442 <__lo0bits+0x28>
 8007426:	2401      	movs	r4, #1
 8007428:	2000      	movs	r0, #0
 800742a:	4223      	tst	r3, r4
 800742c:	d105      	bne.n	800743a <__lo0bits+0x20>
 800742e:	3002      	adds	r0, #2
 8007430:	4203      	tst	r3, r0
 8007432:	d003      	beq.n	800743c <__lo0bits+0x22>
 8007434:	40e3      	lsrs	r3, r4
 8007436:	0020      	movs	r0, r4
 8007438:	600b      	str	r3, [r1, #0]
 800743a:	bd10      	pop	{r4, pc}
 800743c:	089b      	lsrs	r3, r3, #2
 800743e:	600b      	str	r3, [r1, #0]
 8007440:	e7fb      	b.n	800743a <__lo0bits+0x20>
 8007442:	b29c      	uxth	r4, r3
 8007444:	0010      	movs	r0, r2
 8007446:	2c00      	cmp	r4, #0
 8007448:	d101      	bne.n	800744e <__lo0bits+0x34>
 800744a:	2010      	movs	r0, #16
 800744c:	0c1b      	lsrs	r3, r3, #16
 800744e:	b2da      	uxtb	r2, r3
 8007450:	2a00      	cmp	r2, #0
 8007452:	d101      	bne.n	8007458 <__lo0bits+0x3e>
 8007454:	3008      	adds	r0, #8
 8007456:	0a1b      	lsrs	r3, r3, #8
 8007458:	071a      	lsls	r2, r3, #28
 800745a:	d101      	bne.n	8007460 <__lo0bits+0x46>
 800745c:	3004      	adds	r0, #4
 800745e:	091b      	lsrs	r3, r3, #4
 8007460:	079a      	lsls	r2, r3, #30
 8007462:	d101      	bne.n	8007468 <__lo0bits+0x4e>
 8007464:	3002      	adds	r0, #2
 8007466:	089b      	lsrs	r3, r3, #2
 8007468:	07da      	lsls	r2, r3, #31
 800746a:	d4e8      	bmi.n	800743e <__lo0bits+0x24>
 800746c:	085b      	lsrs	r3, r3, #1
 800746e:	d001      	beq.n	8007474 <__lo0bits+0x5a>
 8007470:	3001      	adds	r0, #1
 8007472:	e7e4      	b.n	800743e <__lo0bits+0x24>
 8007474:	2020      	movs	r0, #32
 8007476:	e7e0      	b.n	800743a <__lo0bits+0x20>

08007478 <__i2b>:
 8007478:	b510      	push	{r4, lr}
 800747a:	000c      	movs	r4, r1
 800747c:	2101      	movs	r1, #1
 800747e:	f7ff ff25 	bl	80072cc <_Balloc>
 8007482:	2301      	movs	r3, #1
 8007484:	6144      	str	r4, [r0, #20]
 8007486:	6103      	str	r3, [r0, #16]
 8007488:	bd10      	pop	{r4, pc}

0800748a <__multiply>:
 800748a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800748c:	690b      	ldr	r3, [r1, #16]
 800748e:	0015      	movs	r5, r2
 8007490:	6912      	ldr	r2, [r2, #16]
 8007492:	b089      	sub	sp, #36	; 0x24
 8007494:	000c      	movs	r4, r1
 8007496:	4293      	cmp	r3, r2
 8007498:	da01      	bge.n	800749e <__multiply+0x14>
 800749a:	002c      	movs	r4, r5
 800749c:	000d      	movs	r5, r1
 800749e:	6927      	ldr	r7, [r4, #16]
 80074a0:	692e      	ldr	r6, [r5, #16]
 80074a2:	68a2      	ldr	r2, [r4, #8]
 80074a4:	19bb      	adds	r3, r7, r6
 80074a6:	6861      	ldr	r1, [r4, #4]
 80074a8:	9301      	str	r3, [sp, #4]
 80074aa:	4293      	cmp	r3, r2
 80074ac:	dd00      	ble.n	80074b0 <__multiply+0x26>
 80074ae:	3101      	adds	r1, #1
 80074b0:	f7ff ff0c 	bl	80072cc <_Balloc>
 80074b4:	0003      	movs	r3, r0
 80074b6:	3314      	adds	r3, #20
 80074b8:	9300      	str	r3, [sp, #0]
 80074ba:	9a00      	ldr	r2, [sp, #0]
 80074bc:	19bb      	adds	r3, r7, r6
 80074be:	4694      	mov	ip, r2
 80074c0:	009b      	lsls	r3, r3, #2
 80074c2:	449c      	add	ip, r3
 80074c4:	0013      	movs	r3, r2
 80074c6:	2200      	movs	r2, #0
 80074c8:	9004      	str	r0, [sp, #16]
 80074ca:	4563      	cmp	r3, ip
 80074cc:	d31c      	bcc.n	8007508 <__multiply+0x7e>
 80074ce:	002a      	movs	r2, r5
 80074d0:	3414      	adds	r4, #20
 80074d2:	00bf      	lsls	r7, r7, #2
 80074d4:	19e3      	adds	r3, r4, r7
 80074d6:	3214      	adds	r2, #20
 80074d8:	00b6      	lsls	r6, r6, #2
 80074da:	9305      	str	r3, [sp, #20]
 80074dc:	1993      	adds	r3, r2, r6
 80074de:	9402      	str	r4, [sp, #8]
 80074e0:	9306      	str	r3, [sp, #24]
 80074e2:	9b06      	ldr	r3, [sp, #24]
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d311      	bcc.n	800750c <__multiply+0x82>
 80074e8:	9b01      	ldr	r3, [sp, #4]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	dd06      	ble.n	80074fc <__multiply+0x72>
 80074ee:	2304      	movs	r3, #4
 80074f0:	425b      	negs	r3, r3
 80074f2:	449c      	add	ip, r3
 80074f4:	4663      	mov	r3, ip
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d051      	beq.n	80075a0 <__multiply+0x116>
 80074fc:	9b04      	ldr	r3, [sp, #16]
 80074fe:	9a01      	ldr	r2, [sp, #4]
 8007500:	0018      	movs	r0, r3
 8007502:	611a      	str	r2, [r3, #16]
 8007504:	b009      	add	sp, #36	; 0x24
 8007506:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007508:	c304      	stmia	r3!, {r2}
 800750a:	e7de      	b.n	80074ca <__multiply+0x40>
 800750c:	8814      	ldrh	r4, [r2, #0]
 800750e:	2c00      	cmp	r4, #0
 8007510:	d01e      	beq.n	8007550 <__multiply+0xc6>
 8007512:	2600      	movs	r6, #0
 8007514:	9d00      	ldr	r5, [sp, #0]
 8007516:	9f02      	ldr	r7, [sp, #8]
 8007518:	cf01      	ldmia	r7!, {r0}
 800751a:	9507      	str	r5, [sp, #28]
 800751c:	cd08      	ldmia	r5!, {r3}
 800751e:	9303      	str	r3, [sp, #12]
 8007520:	b283      	uxth	r3, r0
 8007522:	4363      	muls	r3, r4
 8007524:	0019      	movs	r1, r3
 8007526:	466b      	mov	r3, sp
 8007528:	0c00      	lsrs	r0, r0, #16
 800752a:	899b      	ldrh	r3, [r3, #12]
 800752c:	4360      	muls	r0, r4
 800752e:	18cb      	adds	r3, r1, r3
 8007530:	9903      	ldr	r1, [sp, #12]
 8007532:	199b      	adds	r3, r3, r6
 8007534:	0c09      	lsrs	r1, r1, #16
 8007536:	1841      	adds	r1, r0, r1
 8007538:	0c18      	lsrs	r0, r3, #16
 800753a:	1809      	adds	r1, r1, r0
 800753c:	0c0e      	lsrs	r6, r1, #16
 800753e:	b29b      	uxth	r3, r3
 8007540:	0409      	lsls	r1, r1, #16
 8007542:	430b      	orrs	r3, r1
 8007544:	9907      	ldr	r1, [sp, #28]
 8007546:	600b      	str	r3, [r1, #0]
 8007548:	9b05      	ldr	r3, [sp, #20]
 800754a:	42bb      	cmp	r3, r7
 800754c:	d8e4      	bhi.n	8007518 <__multiply+0x8e>
 800754e:	602e      	str	r6, [r5, #0]
 8007550:	6813      	ldr	r3, [r2, #0]
 8007552:	0c1b      	lsrs	r3, r3, #16
 8007554:	9303      	str	r3, [sp, #12]
 8007556:	d01e      	beq.n	8007596 <__multiply+0x10c>
 8007558:	2600      	movs	r6, #0
 800755a:	9b00      	ldr	r3, [sp, #0]
 800755c:	9c02      	ldr	r4, [sp, #8]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	9800      	ldr	r0, [sp, #0]
 8007562:	0007      	movs	r7, r0
 8007564:	8821      	ldrh	r1, [r4, #0]
 8007566:	9d03      	ldr	r5, [sp, #12]
 8007568:	b29b      	uxth	r3, r3
 800756a:	4369      	muls	r1, r5
 800756c:	c820      	ldmia	r0!, {r5}
 800756e:	0c2d      	lsrs	r5, r5, #16
 8007570:	1949      	adds	r1, r1, r5
 8007572:	198e      	adds	r6, r1, r6
 8007574:	0431      	lsls	r1, r6, #16
 8007576:	430b      	orrs	r3, r1
 8007578:	603b      	str	r3, [r7, #0]
 800757a:	cc08      	ldmia	r4!, {r3}
 800757c:	9903      	ldr	r1, [sp, #12]
 800757e:	0c1b      	lsrs	r3, r3, #16
 8007580:	434b      	muls	r3, r1
 8007582:	6879      	ldr	r1, [r7, #4]
 8007584:	0c36      	lsrs	r6, r6, #16
 8007586:	b289      	uxth	r1, r1
 8007588:	185b      	adds	r3, r3, r1
 800758a:	9905      	ldr	r1, [sp, #20]
 800758c:	199b      	adds	r3, r3, r6
 800758e:	0c1e      	lsrs	r6, r3, #16
 8007590:	42a1      	cmp	r1, r4
 8007592:	d8e6      	bhi.n	8007562 <__multiply+0xd8>
 8007594:	6003      	str	r3, [r0, #0]
 8007596:	9b00      	ldr	r3, [sp, #0]
 8007598:	3204      	adds	r2, #4
 800759a:	3304      	adds	r3, #4
 800759c:	9300      	str	r3, [sp, #0]
 800759e:	e7a0      	b.n	80074e2 <__multiply+0x58>
 80075a0:	9b01      	ldr	r3, [sp, #4]
 80075a2:	3b01      	subs	r3, #1
 80075a4:	9301      	str	r3, [sp, #4]
 80075a6:	e79f      	b.n	80074e8 <__multiply+0x5e>

080075a8 <__pow5mult>:
 80075a8:	2303      	movs	r3, #3
 80075aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075ac:	4013      	ands	r3, r2
 80075ae:	0005      	movs	r5, r0
 80075b0:	000e      	movs	r6, r1
 80075b2:	0014      	movs	r4, r2
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d008      	beq.n	80075ca <__pow5mult+0x22>
 80075b8:	4922      	ldr	r1, [pc, #136]	; (8007644 <__pow5mult+0x9c>)
 80075ba:	3b01      	subs	r3, #1
 80075bc:	009a      	lsls	r2, r3, #2
 80075be:	5852      	ldr	r2, [r2, r1]
 80075c0:	2300      	movs	r3, #0
 80075c2:	0031      	movs	r1, r6
 80075c4:	f7ff fed3 	bl	800736e <__multadd>
 80075c8:	0006      	movs	r6, r0
 80075ca:	10a3      	asrs	r3, r4, #2
 80075cc:	9301      	str	r3, [sp, #4]
 80075ce:	d036      	beq.n	800763e <__pow5mult+0x96>
 80075d0:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 80075d2:	2c00      	cmp	r4, #0
 80075d4:	d107      	bne.n	80075e6 <__pow5mult+0x3e>
 80075d6:	2010      	movs	r0, #16
 80075d8:	f7ff fe6e 	bl	80072b8 <malloc>
 80075dc:	6268      	str	r0, [r5, #36]	; 0x24
 80075de:	6044      	str	r4, [r0, #4]
 80075e0:	6084      	str	r4, [r0, #8]
 80075e2:	6004      	str	r4, [r0, #0]
 80075e4:	60c4      	str	r4, [r0, #12]
 80075e6:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 80075e8:	68bc      	ldr	r4, [r7, #8]
 80075ea:	2c00      	cmp	r4, #0
 80075ec:	d107      	bne.n	80075fe <__pow5mult+0x56>
 80075ee:	4916      	ldr	r1, [pc, #88]	; (8007648 <__pow5mult+0xa0>)
 80075f0:	0028      	movs	r0, r5
 80075f2:	f7ff ff41 	bl	8007478 <__i2b>
 80075f6:	2300      	movs	r3, #0
 80075f8:	0004      	movs	r4, r0
 80075fa:	60b8      	str	r0, [r7, #8]
 80075fc:	6003      	str	r3, [r0, #0]
 80075fe:	2201      	movs	r2, #1
 8007600:	9b01      	ldr	r3, [sp, #4]
 8007602:	4213      	tst	r3, r2
 8007604:	d00a      	beq.n	800761c <__pow5mult+0x74>
 8007606:	0031      	movs	r1, r6
 8007608:	0022      	movs	r2, r4
 800760a:	0028      	movs	r0, r5
 800760c:	f7ff ff3d 	bl	800748a <__multiply>
 8007610:	0007      	movs	r7, r0
 8007612:	0031      	movs	r1, r6
 8007614:	0028      	movs	r0, r5
 8007616:	f7ff fe91 	bl	800733c <_Bfree>
 800761a:	003e      	movs	r6, r7
 800761c:	9b01      	ldr	r3, [sp, #4]
 800761e:	105b      	asrs	r3, r3, #1
 8007620:	9301      	str	r3, [sp, #4]
 8007622:	d00c      	beq.n	800763e <__pow5mult+0x96>
 8007624:	6820      	ldr	r0, [r4, #0]
 8007626:	2800      	cmp	r0, #0
 8007628:	d107      	bne.n	800763a <__pow5mult+0x92>
 800762a:	0022      	movs	r2, r4
 800762c:	0021      	movs	r1, r4
 800762e:	0028      	movs	r0, r5
 8007630:	f7ff ff2b 	bl	800748a <__multiply>
 8007634:	2300      	movs	r3, #0
 8007636:	6020      	str	r0, [r4, #0]
 8007638:	6003      	str	r3, [r0, #0]
 800763a:	0004      	movs	r4, r0
 800763c:	e7df      	b.n	80075fe <__pow5mult+0x56>
 800763e:	0030      	movs	r0, r6
 8007640:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007642:	46c0      	nop			; (mov r8, r8)
 8007644:	08008208 	.word	0x08008208
 8007648:	00000271 	.word	0x00000271

0800764c <__lshift>:
 800764c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800764e:	000d      	movs	r5, r1
 8007650:	0017      	movs	r7, r2
 8007652:	692b      	ldr	r3, [r5, #16]
 8007654:	1154      	asrs	r4, r2, #5
 8007656:	b085      	sub	sp, #20
 8007658:	18e3      	adds	r3, r4, r3
 800765a:	9302      	str	r3, [sp, #8]
 800765c:	3301      	adds	r3, #1
 800765e:	9301      	str	r3, [sp, #4]
 8007660:	6849      	ldr	r1, [r1, #4]
 8007662:	68ab      	ldr	r3, [r5, #8]
 8007664:	9003      	str	r0, [sp, #12]
 8007666:	9a01      	ldr	r2, [sp, #4]
 8007668:	4293      	cmp	r3, r2
 800766a:	db34      	blt.n	80076d6 <__lshift+0x8a>
 800766c:	9803      	ldr	r0, [sp, #12]
 800766e:	f7ff fe2d 	bl	80072cc <_Balloc>
 8007672:	2300      	movs	r3, #0
 8007674:	0002      	movs	r2, r0
 8007676:	0006      	movs	r6, r0
 8007678:	0019      	movs	r1, r3
 800767a:	3214      	adds	r2, #20
 800767c:	42a3      	cmp	r3, r4
 800767e:	db2d      	blt.n	80076dc <__lshift+0x90>
 8007680:	43e3      	mvns	r3, r4
 8007682:	17db      	asrs	r3, r3, #31
 8007684:	401c      	ands	r4, r3
 8007686:	002b      	movs	r3, r5
 8007688:	211f      	movs	r1, #31
 800768a:	00a4      	lsls	r4, r4, #2
 800768c:	1914      	adds	r4, r2, r4
 800768e:	692a      	ldr	r2, [r5, #16]
 8007690:	3314      	adds	r3, #20
 8007692:	0092      	lsls	r2, r2, #2
 8007694:	189a      	adds	r2, r3, r2
 8007696:	400f      	ands	r7, r1
 8007698:	d024      	beq.n	80076e4 <__lshift+0x98>
 800769a:	3101      	adds	r1, #1
 800769c:	1bc9      	subs	r1, r1, r7
 800769e:	468c      	mov	ip, r1
 80076a0:	2100      	movs	r1, #0
 80076a2:	6818      	ldr	r0, [r3, #0]
 80076a4:	40b8      	lsls	r0, r7
 80076a6:	4301      	orrs	r1, r0
 80076a8:	4660      	mov	r0, ip
 80076aa:	6021      	str	r1, [r4, #0]
 80076ac:	cb02      	ldmia	r3!, {r1}
 80076ae:	3404      	adds	r4, #4
 80076b0:	40c1      	lsrs	r1, r0
 80076b2:	429a      	cmp	r2, r3
 80076b4:	d8f5      	bhi.n	80076a2 <__lshift+0x56>
 80076b6:	6021      	str	r1, [r4, #0]
 80076b8:	2900      	cmp	r1, #0
 80076ba:	d002      	beq.n	80076c2 <__lshift+0x76>
 80076bc:	9b02      	ldr	r3, [sp, #8]
 80076be:	3302      	adds	r3, #2
 80076c0:	9301      	str	r3, [sp, #4]
 80076c2:	9b01      	ldr	r3, [sp, #4]
 80076c4:	9803      	ldr	r0, [sp, #12]
 80076c6:	3b01      	subs	r3, #1
 80076c8:	6133      	str	r3, [r6, #16]
 80076ca:	0029      	movs	r1, r5
 80076cc:	f7ff fe36 	bl	800733c <_Bfree>
 80076d0:	0030      	movs	r0, r6
 80076d2:	b005      	add	sp, #20
 80076d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076d6:	3101      	adds	r1, #1
 80076d8:	005b      	lsls	r3, r3, #1
 80076da:	e7c4      	b.n	8007666 <__lshift+0x1a>
 80076dc:	0098      	lsls	r0, r3, #2
 80076de:	5011      	str	r1, [r2, r0]
 80076e0:	3301      	adds	r3, #1
 80076e2:	e7cb      	b.n	800767c <__lshift+0x30>
 80076e4:	cb02      	ldmia	r3!, {r1}
 80076e6:	c402      	stmia	r4!, {r1}
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d8fb      	bhi.n	80076e4 <__lshift+0x98>
 80076ec:	e7e9      	b.n	80076c2 <__lshift+0x76>

080076ee <__mcmp>:
 80076ee:	690a      	ldr	r2, [r1, #16]
 80076f0:	6903      	ldr	r3, [r0, #16]
 80076f2:	b530      	push	{r4, r5, lr}
 80076f4:	1a9b      	subs	r3, r3, r2
 80076f6:	d10e      	bne.n	8007716 <__mcmp+0x28>
 80076f8:	0092      	lsls	r2, r2, #2
 80076fa:	3014      	adds	r0, #20
 80076fc:	3114      	adds	r1, #20
 80076fe:	1884      	adds	r4, r0, r2
 8007700:	1889      	adds	r1, r1, r2
 8007702:	3c04      	subs	r4, #4
 8007704:	3904      	subs	r1, #4
 8007706:	6822      	ldr	r2, [r4, #0]
 8007708:	680d      	ldr	r5, [r1, #0]
 800770a:	42aa      	cmp	r2, r5
 800770c:	d005      	beq.n	800771a <__mcmp+0x2c>
 800770e:	42aa      	cmp	r2, r5
 8007710:	4192      	sbcs	r2, r2
 8007712:	2301      	movs	r3, #1
 8007714:	4313      	orrs	r3, r2
 8007716:	0018      	movs	r0, r3
 8007718:	bd30      	pop	{r4, r5, pc}
 800771a:	42a0      	cmp	r0, r4
 800771c:	d3f1      	bcc.n	8007702 <__mcmp+0x14>
 800771e:	e7fa      	b.n	8007716 <__mcmp+0x28>

08007720 <__mdiff>:
 8007720:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007722:	000d      	movs	r5, r1
 8007724:	b085      	sub	sp, #20
 8007726:	0007      	movs	r7, r0
 8007728:	0011      	movs	r1, r2
 800772a:	0028      	movs	r0, r5
 800772c:	0014      	movs	r4, r2
 800772e:	f7ff ffde 	bl	80076ee <__mcmp>
 8007732:	1e06      	subs	r6, r0, #0
 8007734:	d108      	bne.n	8007748 <__mdiff+0x28>
 8007736:	0001      	movs	r1, r0
 8007738:	0038      	movs	r0, r7
 800773a:	f7ff fdc7 	bl	80072cc <_Balloc>
 800773e:	2301      	movs	r3, #1
 8007740:	6146      	str	r6, [r0, #20]
 8007742:	6103      	str	r3, [r0, #16]
 8007744:	b005      	add	sp, #20
 8007746:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007748:	2301      	movs	r3, #1
 800774a:	9301      	str	r3, [sp, #4]
 800774c:	2800      	cmp	r0, #0
 800774e:	db04      	blt.n	800775a <__mdiff+0x3a>
 8007750:	0023      	movs	r3, r4
 8007752:	002c      	movs	r4, r5
 8007754:	001d      	movs	r5, r3
 8007756:	2300      	movs	r3, #0
 8007758:	9301      	str	r3, [sp, #4]
 800775a:	6861      	ldr	r1, [r4, #4]
 800775c:	0038      	movs	r0, r7
 800775e:	f7ff fdb5 	bl	80072cc <_Balloc>
 8007762:	002f      	movs	r7, r5
 8007764:	2200      	movs	r2, #0
 8007766:	9b01      	ldr	r3, [sp, #4]
 8007768:	6926      	ldr	r6, [r4, #16]
 800776a:	60c3      	str	r3, [r0, #12]
 800776c:	3414      	adds	r4, #20
 800776e:	00b3      	lsls	r3, r6, #2
 8007770:	18e3      	adds	r3, r4, r3
 8007772:	9302      	str	r3, [sp, #8]
 8007774:	692b      	ldr	r3, [r5, #16]
 8007776:	3714      	adds	r7, #20
 8007778:	009b      	lsls	r3, r3, #2
 800777a:	18fb      	adds	r3, r7, r3
 800777c:	9303      	str	r3, [sp, #12]
 800777e:	0003      	movs	r3, r0
 8007780:	4694      	mov	ip, r2
 8007782:	3314      	adds	r3, #20
 8007784:	cc20      	ldmia	r4!, {r5}
 8007786:	cf04      	ldmia	r7!, {r2}
 8007788:	9201      	str	r2, [sp, #4]
 800778a:	b2aa      	uxth	r2, r5
 800778c:	4494      	add	ip, r2
 800778e:	466a      	mov	r2, sp
 8007790:	4661      	mov	r1, ip
 8007792:	8892      	ldrh	r2, [r2, #4]
 8007794:	0c2d      	lsrs	r5, r5, #16
 8007796:	1a8a      	subs	r2, r1, r2
 8007798:	9901      	ldr	r1, [sp, #4]
 800779a:	0c09      	lsrs	r1, r1, #16
 800779c:	1a69      	subs	r1, r5, r1
 800779e:	1415      	asrs	r5, r2, #16
 80077a0:	1949      	adds	r1, r1, r5
 80077a2:	140d      	asrs	r5, r1, #16
 80077a4:	b292      	uxth	r2, r2
 80077a6:	0409      	lsls	r1, r1, #16
 80077a8:	430a      	orrs	r2, r1
 80077aa:	601a      	str	r2, [r3, #0]
 80077ac:	9a03      	ldr	r2, [sp, #12]
 80077ae:	46ac      	mov	ip, r5
 80077b0:	3304      	adds	r3, #4
 80077b2:	42ba      	cmp	r2, r7
 80077b4:	d8e6      	bhi.n	8007784 <__mdiff+0x64>
 80077b6:	9902      	ldr	r1, [sp, #8]
 80077b8:	001a      	movs	r2, r3
 80077ba:	428c      	cmp	r4, r1
 80077bc:	d305      	bcc.n	80077ca <__mdiff+0xaa>
 80077be:	3a04      	subs	r2, #4
 80077c0:	6813      	ldr	r3, [r2, #0]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d00e      	beq.n	80077e4 <__mdiff+0xc4>
 80077c6:	6106      	str	r6, [r0, #16]
 80077c8:	e7bc      	b.n	8007744 <__mdiff+0x24>
 80077ca:	cc04      	ldmia	r4!, {r2}
 80077cc:	b291      	uxth	r1, r2
 80077ce:	4461      	add	r1, ip
 80077d0:	140d      	asrs	r5, r1, #16
 80077d2:	0c12      	lsrs	r2, r2, #16
 80077d4:	1952      	adds	r2, r2, r5
 80077d6:	1415      	asrs	r5, r2, #16
 80077d8:	b289      	uxth	r1, r1
 80077da:	0412      	lsls	r2, r2, #16
 80077dc:	430a      	orrs	r2, r1
 80077de:	46ac      	mov	ip, r5
 80077e0:	c304      	stmia	r3!, {r2}
 80077e2:	e7e8      	b.n	80077b6 <__mdiff+0x96>
 80077e4:	3e01      	subs	r6, #1
 80077e6:	e7ea      	b.n	80077be <__mdiff+0x9e>

080077e8 <__d2b>:
 80077e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077ea:	001d      	movs	r5, r3
 80077ec:	2101      	movs	r1, #1
 80077ee:	9f08      	ldr	r7, [sp, #32]
 80077f0:	0014      	movs	r4, r2
 80077f2:	f7ff fd6b 	bl	80072cc <_Balloc>
 80077f6:	032b      	lsls	r3, r5, #12
 80077f8:	006d      	lsls	r5, r5, #1
 80077fa:	0006      	movs	r6, r0
 80077fc:	0b1b      	lsrs	r3, r3, #12
 80077fe:	0d6d      	lsrs	r5, r5, #21
 8007800:	d124      	bne.n	800784c <__d2b+0x64>
 8007802:	9301      	str	r3, [sp, #4]
 8007804:	2c00      	cmp	r4, #0
 8007806:	d027      	beq.n	8007858 <__d2b+0x70>
 8007808:	4668      	mov	r0, sp
 800780a:	9400      	str	r4, [sp, #0]
 800780c:	f7ff fe05 	bl	800741a <__lo0bits>
 8007810:	9c00      	ldr	r4, [sp, #0]
 8007812:	2800      	cmp	r0, #0
 8007814:	d01e      	beq.n	8007854 <__d2b+0x6c>
 8007816:	9b01      	ldr	r3, [sp, #4]
 8007818:	2120      	movs	r1, #32
 800781a:	001a      	movs	r2, r3
 800781c:	1a09      	subs	r1, r1, r0
 800781e:	408a      	lsls	r2, r1
 8007820:	40c3      	lsrs	r3, r0
 8007822:	4322      	orrs	r2, r4
 8007824:	6172      	str	r2, [r6, #20]
 8007826:	9301      	str	r3, [sp, #4]
 8007828:	9c01      	ldr	r4, [sp, #4]
 800782a:	61b4      	str	r4, [r6, #24]
 800782c:	1e63      	subs	r3, r4, #1
 800782e:	419c      	sbcs	r4, r3
 8007830:	3401      	adds	r4, #1
 8007832:	6134      	str	r4, [r6, #16]
 8007834:	2d00      	cmp	r5, #0
 8007836:	d018      	beq.n	800786a <__d2b+0x82>
 8007838:	4b12      	ldr	r3, [pc, #72]	; (8007884 <__d2b+0x9c>)
 800783a:	18ed      	adds	r5, r5, r3
 800783c:	2335      	movs	r3, #53	; 0x35
 800783e:	182d      	adds	r5, r5, r0
 8007840:	603d      	str	r5, [r7, #0]
 8007842:	1a18      	subs	r0, r3, r0
 8007844:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007846:	6018      	str	r0, [r3, #0]
 8007848:	0030      	movs	r0, r6
 800784a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800784c:	2280      	movs	r2, #128	; 0x80
 800784e:	0352      	lsls	r2, r2, #13
 8007850:	4313      	orrs	r3, r2
 8007852:	e7d6      	b.n	8007802 <__d2b+0x1a>
 8007854:	6174      	str	r4, [r6, #20]
 8007856:	e7e7      	b.n	8007828 <__d2b+0x40>
 8007858:	a801      	add	r0, sp, #4
 800785a:	f7ff fdde 	bl	800741a <__lo0bits>
 800785e:	2401      	movs	r4, #1
 8007860:	9b01      	ldr	r3, [sp, #4]
 8007862:	6134      	str	r4, [r6, #16]
 8007864:	6173      	str	r3, [r6, #20]
 8007866:	3020      	adds	r0, #32
 8007868:	e7e4      	b.n	8007834 <__d2b+0x4c>
 800786a:	4b07      	ldr	r3, [pc, #28]	; (8007888 <__d2b+0xa0>)
 800786c:	18c0      	adds	r0, r0, r3
 800786e:	4b07      	ldr	r3, [pc, #28]	; (800788c <__d2b+0xa4>)
 8007870:	6038      	str	r0, [r7, #0]
 8007872:	18e3      	adds	r3, r4, r3
 8007874:	009b      	lsls	r3, r3, #2
 8007876:	18f3      	adds	r3, r6, r3
 8007878:	6958      	ldr	r0, [r3, #20]
 800787a:	f7ff fdb4 	bl	80073e6 <__hi0bits>
 800787e:	0164      	lsls	r4, r4, #5
 8007880:	1a20      	subs	r0, r4, r0
 8007882:	e7df      	b.n	8007844 <__d2b+0x5c>
 8007884:	fffffbcd 	.word	0xfffffbcd
 8007888:	fffffbce 	.word	0xfffffbce
 800788c:	3fffffff 	.word	0x3fffffff

08007890 <_calloc_r>:
 8007890:	434a      	muls	r2, r1
 8007892:	b570      	push	{r4, r5, r6, lr}
 8007894:	0011      	movs	r1, r2
 8007896:	0014      	movs	r4, r2
 8007898:	f000 f808 	bl	80078ac <_malloc_r>
 800789c:	1e05      	subs	r5, r0, #0
 800789e:	d003      	beq.n	80078a8 <_calloc_r+0x18>
 80078a0:	0022      	movs	r2, r4
 80078a2:	2100      	movs	r1, #0
 80078a4:	f000 f884 	bl	80079b0 <memset>
 80078a8:	0028      	movs	r0, r5
 80078aa:	bd70      	pop	{r4, r5, r6, pc}

080078ac <_malloc_r>:
 80078ac:	2303      	movs	r3, #3
 80078ae:	b570      	push	{r4, r5, r6, lr}
 80078b0:	1ccd      	adds	r5, r1, #3
 80078b2:	439d      	bics	r5, r3
 80078b4:	3508      	adds	r5, #8
 80078b6:	0006      	movs	r6, r0
 80078b8:	2d0c      	cmp	r5, #12
 80078ba:	d21e      	bcs.n	80078fa <_malloc_r+0x4e>
 80078bc:	250c      	movs	r5, #12
 80078be:	42a9      	cmp	r1, r5
 80078c0:	d81d      	bhi.n	80078fe <_malloc_r+0x52>
 80078c2:	0030      	movs	r0, r6
 80078c4:	f000 f87c 	bl	80079c0 <__malloc_lock>
 80078c8:	4a25      	ldr	r2, [pc, #148]	; (8007960 <_malloc_r+0xb4>)
 80078ca:	6814      	ldr	r4, [r2, #0]
 80078cc:	0021      	movs	r1, r4
 80078ce:	2900      	cmp	r1, #0
 80078d0:	d119      	bne.n	8007906 <_malloc_r+0x5a>
 80078d2:	4c24      	ldr	r4, [pc, #144]	; (8007964 <_malloc_r+0xb8>)
 80078d4:	6823      	ldr	r3, [r4, #0]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d103      	bne.n	80078e2 <_malloc_r+0x36>
 80078da:	0030      	movs	r0, r6
 80078dc:	f000 f844 	bl	8007968 <_sbrk_r>
 80078e0:	6020      	str	r0, [r4, #0]
 80078e2:	0029      	movs	r1, r5
 80078e4:	0030      	movs	r0, r6
 80078e6:	f000 f83f 	bl	8007968 <_sbrk_r>
 80078ea:	1c43      	adds	r3, r0, #1
 80078ec:	d12c      	bne.n	8007948 <_malloc_r+0x9c>
 80078ee:	230c      	movs	r3, #12
 80078f0:	0030      	movs	r0, r6
 80078f2:	6033      	str	r3, [r6, #0]
 80078f4:	f000 f865 	bl	80079c2 <__malloc_unlock>
 80078f8:	e003      	b.n	8007902 <_malloc_r+0x56>
 80078fa:	2d00      	cmp	r5, #0
 80078fc:	dadf      	bge.n	80078be <_malloc_r+0x12>
 80078fe:	230c      	movs	r3, #12
 8007900:	6033      	str	r3, [r6, #0]
 8007902:	2000      	movs	r0, #0
 8007904:	bd70      	pop	{r4, r5, r6, pc}
 8007906:	680b      	ldr	r3, [r1, #0]
 8007908:	1b5b      	subs	r3, r3, r5
 800790a:	d41a      	bmi.n	8007942 <_malloc_r+0x96>
 800790c:	2b0b      	cmp	r3, #11
 800790e:	d903      	bls.n	8007918 <_malloc_r+0x6c>
 8007910:	600b      	str	r3, [r1, #0]
 8007912:	18cc      	adds	r4, r1, r3
 8007914:	6025      	str	r5, [r4, #0]
 8007916:	e003      	b.n	8007920 <_malloc_r+0x74>
 8007918:	428c      	cmp	r4, r1
 800791a:	d10e      	bne.n	800793a <_malloc_r+0x8e>
 800791c:	6863      	ldr	r3, [r4, #4]
 800791e:	6013      	str	r3, [r2, #0]
 8007920:	0030      	movs	r0, r6
 8007922:	f000 f84e 	bl	80079c2 <__malloc_unlock>
 8007926:	0020      	movs	r0, r4
 8007928:	2207      	movs	r2, #7
 800792a:	300b      	adds	r0, #11
 800792c:	1d23      	adds	r3, r4, #4
 800792e:	4390      	bics	r0, r2
 8007930:	1ac3      	subs	r3, r0, r3
 8007932:	d0e7      	beq.n	8007904 <_malloc_r+0x58>
 8007934:	425a      	negs	r2, r3
 8007936:	50e2      	str	r2, [r4, r3]
 8007938:	e7e4      	b.n	8007904 <_malloc_r+0x58>
 800793a:	684b      	ldr	r3, [r1, #4]
 800793c:	6063      	str	r3, [r4, #4]
 800793e:	000c      	movs	r4, r1
 8007940:	e7ee      	b.n	8007920 <_malloc_r+0x74>
 8007942:	000c      	movs	r4, r1
 8007944:	6849      	ldr	r1, [r1, #4]
 8007946:	e7c2      	b.n	80078ce <_malloc_r+0x22>
 8007948:	2303      	movs	r3, #3
 800794a:	1cc4      	adds	r4, r0, #3
 800794c:	439c      	bics	r4, r3
 800794e:	42a0      	cmp	r0, r4
 8007950:	d0e0      	beq.n	8007914 <_malloc_r+0x68>
 8007952:	1a21      	subs	r1, r4, r0
 8007954:	0030      	movs	r0, r6
 8007956:	f000 f807 	bl	8007968 <_sbrk_r>
 800795a:	1c43      	adds	r3, r0, #1
 800795c:	d1da      	bne.n	8007914 <_malloc_r+0x68>
 800795e:	e7c6      	b.n	80078ee <_malloc_r+0x42>
 8007960:	200002e4 	.word	0x200002e4
 8007964:	200002e8 	.word	0x200002e8

08007968 <_sbrk_r>:
 8007968:	2300      	movs	r3, #0
 800796a:	b570      	push	{r4, r5, r6, lr}
 800796c:	4c06      	ldr	r4, [pc, #24]	; (8007988 <_sbrk_r+0x20>)
 800796e:	0005      	movs	r5, r0
 8007970:	0008      	movs	r0, r1
 8007972:	6023      	str	r3, [r4, #0]
 8007974:	f000 fad0 	bl	8007f18 <_sbrk>
 8007978:	1c43      	adds	r3, r0, #1
 800797a:	d103      	bne.n	8007984 <_sbrk_r+0x1c>
 800797c:	6823      	ldr	r3, [r4, #0]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d000      	beq.n	8007984 <_sbrk_r+0x1c>
 8007982:	602b      	str	r3, [r5, #0]
 8007984:	bd70      	pop	{r4, r5, r6, pc}
 8007986:	46c0      	nop			; (mov r8, r8)
 8007988:	200005d0 	.word	0x200005d0

0800798c <__ascii_mbtowc>:
 800798c:	b082      	sub	sp, #8
 800798e:	2900      	cmp	r1, #0
 8007990:	d100      	bne.n	8007994 <__ascii_mbtowc+0x8>
 8007992:	a901      	add	r1, sp, #4
 8007994:	1e10      	subs	r0, r2, #0
 8007996:	d006      	beq.n	80079a6 <__ascii_mbtowc+0x1a>
 8007998:	2b00      	cmp	r3, #0
 800799a:	d006      	beq.n	80079aa <__ascii_mbtowc+0x1e>
 800799c:	7813      	ldrb	r3, [r2, #0]
 800799e:	600b      	str	r3, [r1, #0]
 80079a0:	7810      	ldrb	r0, [r2, #0]
 80079a2:	1e43      	subs	r3, r0, #1
 80079a4:	4198      	sbcs	r0, r3
 80079a6:	b002      	add	sp, #8
 80079a8:	4770      	bx	lr
 80079aa:	2002      	movs	r0, #2
 80079ac:	4240      	negs	r0, r0
 80079ae:	e7fa      	b.n	80079a6 <__ascii_mbtowc+0x1a>

080079b0 <memset>:
 80079b0:	0003      	movs	r3, r0
 80079b2:	1882      	adds	r2, r0, r2
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d100      	bne.n	80079ba <memset+0xa>
 80079b8:	4770      	bx	lr
 80079ba:	7019      	strb	r1, [r3, #0]
 80079bc:	3301      	adds	r3, #1
 80079be:	e7f9      	b.n	80079b4 <memset+0x4>

080079c0 <__malloc_lock>:
 80079c0:	4770      	bx	lr

080079c2 <__malloc_unlock>:
 80079c2:	4770      	bx	lr

080079c4 <__ascii_wctomb>:
 80079c4:	1e0b      	subs	r3, r1, #0
 80079c6:	d004      	beq.n	80079d2 <__ascii_wctomb+0xe>
 80079c8:	2aff      	cmp	r2, #255	; 0xff
 80079ca:	d904      	bls.n	80079d6 <__ascii_wctomb+0x12>
 80079cc:	238a      	movs	r3, #138	; 0x8a
 80079ce:	6003      	str	r3, [r0, #0]
 80079d0:	3b8b      	subs	r3, #139	; 0x8b
 80079d2:	0018      	movs	r0, r3
 80079d4:	4770      	bx	lr
 80079d6:	700a      	strb	r2, [r1, #0]
 80079d8:	2301      	movs	r3, #1
 80079da:	e7fa      	b.n	80079d2 <__ascii_wctomb+0xe>

080079dc <atan>:
 80079dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079de:	4b9c      	ldr	r3, [pc, #624]	; (8007c50 <atan+0x274>)
 80079e0:	b085      	sub	sp, #20
 80079e2:	004e      	lsls	r6, r1, #1
 80079e4:	0004      	movs	r4, r0
 80079e6:	000d      	movs	r5, r1
 80079e8:	9103      	str	r1, [sp, #12]
 80079ea:	0876      	lsrs	r6, r6, #1
 80079ec:	429e      	cmp	r6, r3
 80079ee:	dd18      	ble.n	8007a22 <atan+0x46>
 80079f0:	4b98      	ldr	r3, [pc, #608]	; (8007c54 <atan+0x278>)
 80079f2:	429e      	cmp	r6, r3
 80079f4:	dc02      	bgt.n	80079fc <atan+0x20>
 80079f6:	d10a      	bne.n	8007a0e <atan+0x32>
 80079f8:	2800      	cmp	r0, #0
 80079fa:	d008      	beq.n	8007a0e <atan+0x32>
 80079fc:	0022      	movs	r2, r4
 80079fe:	002b      	movs	r3, r5
 8007a00:	0020      	movs	r0, r4
 8007a02:	0029      	movs	r1, r5
 8007a04:	f7f9 fb36 	bl	8001074 <__aeabi_dadd>
 8007a08:	0004      	movs	r4, r0
 8007a0a:	000d      	movs	r5, r1
 8007a0c:	e005      	b.n	8007a1a <atan+0x3e>
 8007a0e:	9b03      	ldr	r3, [sp, #12]
 8007a10:	4c91      	ldr	r4, [pc, #580]	; (8007c58 <atan+0x27c>)
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	dd00      	ble.n	8007a18 <atan+0x3c>
 8007a16:	e118      	b.n	8007c4a <atan+0x26e>
 8007a18:	4d90      	ldr	r5, [pc, #576]	; (8007c5c <atan+0x280>)
 8007a1a:	0020      	movs	r0, r4
 8007a1c:	0029      	movs	r1, r5
 8007a1e:	b005      	add	sp, #20
 8007a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a22:	4b8f      	ldr	r3, [pc, #572]	; (8007c60 <atan+0x284>)
 8007a24:	429e      	cmp	r6, r3
 8007a26:	dc0f      	bgt.n	8007a48 <atan+0x6c>
 8007a28:	4b8e      	ldr	r3, [pc, #568]	; (8007c64 <atan+0x288>)
 8007a2a:	429e      	cmp	r6, r3
 8007a2c:	dc09      	bgt.n	8007a42 <atan+0x66>
 8007a2e:	4a8e      	ldr	r2, [pc, #568]	; (8007c68 <atan+0x28c>)
 8007a30:	4b8e      	ldr	r3, [pc, #568]	; (8007c6c <atan+0x290>)
 8007a32:	f7f9 fb1f 	bl	8001074 <__aeabi_dadd>
 8007a36:	2200      	movs	r2, #0
 8007a38:	4b8d      	ldr	r3, [pc, #564]	; (8007c70 <atan+0x294>)
 8007a3a:	f7f8 fd21 	bl	8000480 <__aeabi_dcmpgt>
 8007a3e:	2800      	cmp	r0, #0
 8007a40:	d1eb      	bne.n	8007a1a <atan+0x3e>
 8007a42:	2301      	movs	r3, #1
 8007a44:	425b      	negs	r3, r3
 8007a46:	e025      	b.n	8007a94 <atan+0xb8>
 8007a48:	f000 f950 	bl	8007cec <fabs>
 8007a4c:	4b89      	ldr	r3, [pc, #548]	; (8007c74 <atan+0x298>)
 8007a4e:	0004      	movs	r4, r0
 8007a50:	000d      	movs	r5, r1
 8007a52:	429e      	cmp	r6, r3
 8007a54:	dd00      	ble.n	8007a58 <atan+0x7c>
 8007a56:	e0aa      	b.n	8007bae <atan+0x1d2>
 8007a58:	4b87      	ldr	r3, [pc, #540]	; (8007c78 <atan+0x29c>)
 8007a5a:	429e      	cmp	r6, r3
 8007a5c:	dd00      	ble.n	8007a60 <atan+0x84>
 8007a5e:	e090      	b.n	8007b82 <atan+0x1a6>
 8007a60:	0002      	movs	r2, r0
 8007a62:	000b      	movs	r3, r1
 8007a64:	f7f9 fb06 	bl	8001074 <__aeabi_dadd>
 8007a68:	2200      	movs	r2, #0
 8007a6a:	4b81      	ldr	r3, [pc, #516]	; (8007c70 <atan+0x294>)
 8007a6c:	f7fa fcc6 	bl	80023fc <__aeabi_dsub>
 8007a70:	2380      	movs	r3, #128	; 0x80
 8007a72:	0006      	movs	r6, r0
 8007a74:	000f      	movs	r7, r1
 8007a76:	2200      	movs	r2, #0
 8007a78:	05db      	lsls	r3, r3, #23
 8007a7a:	0020      	movs	r0, r4
 8007a7c:	0029      	movs	r1, r5
 8007a7e:	f7f9 faf9 	bl	8001074 <__aeabi_dadd>
 8007a82:	000b      	movs	r3, r1
 8007a84:	0002      	movs	r2, r0
 8007a86:	0039      	movs	r1, r7
 8007a88:	0030      	movs	r0, r6
 8007a8a:	f7f9 fe03 	bl	8001694 <__aeabi_ddiv>
 8007a8e:	2300      	movs	r3, #0
 8007a90:	0004      	movs	r4, r0
 8007a92:	000d      	movs	r5, r1
 8007a94:	9302      	str	r3, [sp, #8]
 8007a96:	0022      	movs	r2, r4
 8007a98:	002b      	movs	r3, r5
 8007a9a:	0020      	movs	r0, r4
 8007a9c:	0029      	movs	r1, r5
 8007a9e:	f7fa fa2d 	bl	8001efc <__aeabi_dmul>
 8007aa2:	0002      	movs	r2, r0
 8007aa4:	000b      	movs	r3, r1
 8007aa6:	9000      	str	r0, [sp, #0]
 8007aa8:	9101      	str	r1, [sp, #4]
 8007aaa:	f7fa fa27 	bl	8001efc <__aeabi_dmul>
 8007aae:	0006      	movs	r6, r0
 8007ab0:	000f      	movs	r7, r1
 8007ab2:	4a72      	ldr	r2, [pc, #456]	; (8007c7c <atan+0x2a0>)
 8007ab4:	4b72      	ldr	r3, [pc, #456]	; (8007c80 <atan+0x2a4>)
 8007ab6:	f7fa fa21 	bl	8001efc <__aeabi_dmul>
 8007aba:	4a72      	ldr	r2, [pc, #456]	; (8007c84 <atan+0x2a8>)
 8007abc:	4b72      	ldr	r3, [pc, #456]	; (8007c88 <atan+0x2ac>)
 8007abe:	f7f9 fad9 	bl	8001074 <__aeabi_dadd>
 8007ac2:	0032      	movs	r2, r6
 8007ac4:	003b      	movs	r3, r7
 8007ac6:	f7fa fa19 	bl	8001efc <__aeabi_dmul>
 8007aca:	4a70      	ldr	r2, [pc, #448]	; (8007c8c <atan+0x2b0>)
 8007acc:	4b70      	ldr	r3, [pc, #448]	; (8007c90 <atan+0x2b4>)
 8007ace:	f7f9 fad1 	bl	8001074 <__aeabi_dadd>
 8007ad2:	0032      	movs	r2, r6
 8007ad4:	003b      	movs	r3, r7
 8007ad6:	f7fa fa11 	bl	8001efc <__aeabi_dmul>
 8007ada:	4a6e      	ldr	r2, [pc, #440]	; (8007c94 <atan+0x2b8>)
 8007adc:	4b6e      	ldr	r3, [pc, #440]	; (8007c98 <atan+0x2bc>)
 8007ade:	f7f9 fac9 	bl	8001074 <__aeabi_dadd>
 8007ae2:	0032      	movs	r2, r6
 8007ae4:	003b      	movs	r3, r7
 8007ae6:	f7fa fa09 	bl	8001efc <__aeabi_dmul>
 8007aea:	4a6c      	ldr	r2, [pc, #432]	; (8007c9c <atan+0x2c0>)
 8007aec:	4b6c      	ldr	r3, [pc, #432]	; (8007ca0 <atan+0x2c4>)
 8007aee:	f7f9 fac1 	bl	8001074 <__aeabi_dadd>
 8007af2:	0032      	movs	r2, r6
 8007af4:	003b      	movs	r3, r7
 8007af6:	f7fa fa01 	bl	8001efc <__aeabi_dmul>
 8007afa:	4a6a      	ldr	r2, [pc, #424]	; (8007ca4 <atan+0x2c8>)
 8007afc:	4b6a      	ldr	r3, [pc, #424]	; (8007ca8 <atan+0x2cc>)
 8007afe:	f7f9 fab9 	bl	8001074 <__aeabi_dadd>
 8007b02:	9a00      	ldr	r2, [sp, #0]
 8007b04:	9b01      	ldr	r3, [sp, #4]
 8007b06:	f7fa f9f9 	bl	8001efc <__aeabi_dmul>
 8007b0a:	4a68      	ldr	r2, [pc, #416]	; (8007cac <atan+0x2d0>)
 8007b0c:	9000      	str	r0, [sp, #0]
 8007b0e:	9101      	str	r1, [sp, #4]
 8007b10:	4b67      	ldr	r3, [pc, #412]	; (8007cb0 <atan+0x2d4>)
 8007b12:	0030      	movs	r0, r6
 8007b14:	0039      	movs	r1, r7
 8007b16:	f7fa f9f1 	bl	8001efc <__aeabi_dmul>
 8007b1a:	4a66      	ldr	r2, [pc, #408]	; (8007cb4 <atan+0x2d8>)
 8007b1c:	4b66      	ldr	r3, [pc, #408]	; (8007cb8 <atan+0x2dc>)
 8007b1e:	f7fa fc6d 	bl	80023fc <__aeabi_dsub>
 8007b22:	0032      	movs	r2, r6
 8007b24:	003b      	movs	r3, r7
 8007b26:	f7fa f9e9 	bl	8001efc <__aeabi_dmul>
 8007b2a:	4a64      	ldr	r2, [pc, #400]	; (8007cbc <atan+0x2e0>)
 8007b2c:	4b64      	ldr	r3, [pc, #400]	; (8007cc0 <atan+0x2e4>)
 8007b2e:	f7fa fc65 	bl	80023fc <__aeabi_dsub>
 8007b32:	0032      	movs	r2, r6
 8007b34:	003b      	movs	r3, r7
 8007b36:	f7fa f9e1 	bl	8001efc <__aeabi_dmul>
 8007b3a:	4a62      	ldr	r2, [pc, #392]	; (8007cc4 <atan+0x2e8>)
 8007b3c:	4b62      	ldr	r3, [pc, #392]	; (8007cc8 <atan+0x2ec>)
 8007b3e:	f7fa fc5d 	bl	80023fc <__aeabi_dsub>
 8007b42:	0032      	movs	r2, r6
 8007b44:	003b      	movs	r3, r7
 8007b46:	f7fa f9d9 	bl	8001efc <__aeabi_dmul>
 8007b4a:	4a60      	ldr	r2, [pc, #384]	; (8007ccc <atan+0x2f0>)
 8007b4c:	4b60      	ldr	r3, [pc, #384]	; (8007cd0 <atan+0x2f4>)
 8007b4e:	f7fa fc55 	bl	80023fc <__aeabi_dsub>
 8007b52:	0032      	movs	r2, r6
 8007b54:	003b      	movs	r3, r7
 8007b56:	f7fa f9d1 	bl	8001efc <__aeabi_dmul>
 8007b5a:	000b      	movs	r3, r1
 8007b5c:	9902      	ldr	r1, [sp, #8]
 8007b5e:	0002      	movs	r2, r0
 8007b60:	3101      	adds	r1, #1
 8007b62:	d14b      	bne.n	8007bfc <atan+0x220>
 8007b64:	9800      	ldr	r0, [sp, #0]
 8007b66:	9901      	ldr	r1, [sp, #4]
 8007b68:	f7f9 fa84 	bl	8001074 <__aeabi_dadd>
 8007b6c:	0022      	movs	r2, r4
 8007b6e:	002b      	movs	r3, r5
 8007b70:	f7fa f9c4 	bl	8001efc <__aeabi_dmul>
 8007b74:	0002      	movs	r2, r0
 8007b76:	000b      	movs	r3, r1
 8007b78:	0020      	movs	r0, r4
 8007b7a:	0029      	movs	r1, r5
 8007b7c:	f7fa fc3e 	bl	80023fc <__aeabi_dsub>
 8007b80:	e742      	b.n	8007a08 <atan+0x2c>
 8007b82:	2200      	movs	r2, #0
 8007b84:	4b3a      	ldr	r3, [pc, #232]	; (8007c70 <atan+0x294>)
 8007b86:	f7fa fc39 	bl	80023fc <__aeabi_dsub>
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	0006      	movs	r6, r0
 8007b8e:	000f      	movs	r7, r1
 8007b90:	4b37      	ldr	r3, [pc, #220]	; (8007c70 <atan+0x294>)
 8007b92:	0020      	movs	r0, r4
 8007b94:	0029      	movs	r1, r5
 8007b96:	f7f9 fa6d 	bl	8001074 <__aeabi_dadd>
 8007b9a:	000b      	movs	r3, r1
 8007b9c:	0002      	movs	r2, r0
 8007b9e:	0039      	movs	r1, r7
 8007ba0:	0030      	movs	r0, r6
 8007ba2:	f7f9 fd77 	bl	8001694 <__aeabi_ddiv>
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	0004      	movs	r4, r0
 8007baa:	000d      	movs	r5, r1
 8007bac:	e772      	b.n	8007a94 <atan+0xb8>
 8007bae:	4b49      	ldr	r3, [pc, #292]	; (8007cd4 <atan+0x2f8>)
 8007bb0:	429e      	cmp	r6, r3
 8007bb2:	dc19      	bgt.n	8007be8 <atan+0x20c>
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	4b48      	ldr	r3, [pc, #288]	; (8007cd8 <atan+0x2fc>)
 8007bb8:	f7fa fc20 	bl	80023fc <__aeabi_dsub>
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	0006      	movs	r6, r0
 8007bc0:	000f      	movs	r7, r1
 8007bc2:	4b45      	ldr	r3, [pc, #276]	; (8007cd8 <atan+0x2fc>)
 8007bc4:	0020      	movs	r0, r4
 8007bc6:	0029      	movs	r1, r5
 8007bc8:	f7fa f998 	bl	8001efc <__aeabi_dmul>
 8007bcc:	2200      	movs	r2, #0
 8007bce:	4b28      	ldr	r3, [pc, #160]	; (8007c70 <atan+0x294>)
 8007bd0:	f7f9 fa50 	bl	8001074 <__aeabi_dadd>
 8007bd4:	000b      	movs	r3, r1
 8007bd6:	0002      	movs	r2, r0
 8007bd8:	0039      	movs	r1, r7
 8007bda:	0030      	movs	r0, r6
 8007bdc:	f7f9 fd5a 	bl	8001694 <__aeabi_ddiv>
 8007be0:	2302      	movs	r3, #2
 8007be2:	0004      	movs	r4, r0
 8007be4:	000d      	movs	r5, r1
 8007be6:	e755      	b.n	8007a94 <atan+0xb8>
 8007be8:	000b      	movs	r3, r1
 8007bea:	0002      	movs	r2, r0
 8007bec:	493b      	ldr	r1, [pc, #236]	; (8007cdc <atan+0x300>)
 8007bee:	2000      	movs	r0, #0
 8007bf0:	f7f9 fd50 	bl	8001694 <__aeabi_ddiv>
 8007bf4:	2303      	movs	r3, #3
 8007bf6:	0004      	movs	r4, r0
 8007bf8:	000d      	movs	r5, r1
 8007bfa:	e74b      	b.n	8007a94 <atan+0xb8>
 8007bfc:	9902      	ldr	r1, [sp, #8]
 8007bfe:	4f38      	ldr	r7, [pc, #224]	; (8007ce0 <atan+0x304>)
 8007c00:	00ce      	lsls	r6, r1, #3
 8007c02:	9800      	ldr	r0, [sp, #0]
 8007c04:	9901      	ldr	r1, [sp, #4]
 8007c06:	f7f9 fa35 	bl	8001074 <__aeabi_dadd>
 8007c0a:	0022      	movs	r2, r4
 8007c0c:	002b      	movs	r3, r5
 8007c0e:	f7fa f975 	bl	8001efc <__aeabi_dmul>
 8007c12:	4b34      	ldr	r3, [pc, #208]	; (8007ce4 <atan+0x308>)
 8007c14:	19bf      	adds	r7, r7, r6
 8007c16:	199e      	adds	r6, r3, r6
 8007c18:	6832      	ldr	r2, [r6, #0]
 8007c1a:	6873      	ldr	r3, [r6, #4]
 8007c1c:	f7fa fbee 	bl	80023fc <__aeabi_dsub>
 8007c20:	0022      	movs	r2, r4
 8007c22:	002b      	movs	r3, r5
 8007c24:	f7fa fbea 	bl	80023fc <__aeabi_dsub>
 8007c28:	000b      	movs	r3, r1
 8007c2a:	0002      	movs	r2, r0
 8007c2c:	6838      	ldr	r0, [r7, #0]
 8007c2e:	6879      	ldr	r1, [r7, #4]
 8007c30:	f7fa fbe4 	bl	80023fc <__aeabi_dsub>
 8007c34:	9b03      	ldr	r3, [sp, #12]
 8007c36:	0004      	movs	r4, r0
 8007c38:	000d      	movs	r5, r1
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	db00      	blt.n	8007c40 <atan+0x264>
 8007c3e:	e6ec      	b.n	8007a1a <atan+0x3e>
 8007c40:	2180      	movs	r1, #128	; 0x80
 8007c42:	0609      	lsls	r1, r1, #24
 8007c44:	186b      	adds	r3, r5, r1
 8007c46:	001d      	movs	r5, r3
 8007c48:	e6e7      	b.n	8007a1a <atan+0x3e>
 8007c4a:	4d27      	ldr	r5, [pc, #156]	; (8007ce8 <atan+0x30c>)
 8007c4c:	e6e5      	b.n	8007a1a <atan+0x3e>
 8007c4e:	46c0      	nop			; (mov r8, r8)
 8007c50:	440fffff 	.word	0x440fffff
 8007c54:	7ff00000 	.word	0x7ff00000
 8007c58:	54442d18 	.word	0x54442d18
 8007c5c:	bff921fb 	.word	0xbff921fb
 8007c60:	3fdbffff 	.word	0x3fdbffff
 8007c64:	3e1fffff 	.word	0x3e1fffff
 8007c68:	8800759c 	.word	0x8800759c
 8007c6c:	7e37e43c 	.word	0x7e37e43c
 8007c70:	3ff00000 	.word	0x3ff00000
 8007c74:	3ff2ffff 	.word	0x3ff2ffff
 8007c78:	3fe5ffff 	.word	0x3fe5ffff
 8007c7c:	e322da11 	.word	0xe322da11
 8007c80:	3f90ad3a 	.word	0x3f90ad3a
 8007c84:	24760deb 	.word	0x24760deb
 8007c88:	3fa97b4b 	.word	0x3fa97b4b
 8007c8c:	a0d03d51 	.word	0xa0d03d51
 8007c90:	3fb10d66 	.word	0x3fb10d66
 8007c94:	c54c206e 	.word	0xc54c206e
 8007c98:	3fb745cd 	.word	0x3fb745cd
 8007c9c:	920083ff 	.word	0x920083ff
 8007ca0:	3fc24924 	.word	0x3fc24924
 8007ca4:	5555550d 	.word	0x5555550d
 8007ca8:	3fd55555 	.word	0x3fd55555
 8007cac:	2c6a6c2f 	.word	0x2c6a6c2f
 8007cb0:	bfa2b444 	.word	0xbfa2b444
 8007cb4:	52defd9a 	.word	0x52defd9a
 8007cb8:	3fadde2d 	.word	0x3fadde2d
 8007cbc:	af749a6d 	.word	0xaf749a6d
 8007cc0:	3fb3b0f2 	.word	0x3fb3b0f2
 8007cc4:	fe231671 	.word	0xfe231671
 8007cc8:	3fbc71c6 	.word	0x3fbc71c6
 8007ccc:	9998ebc4 	.word	0x9998ebc4
 8007cd0:	3fc99999 	.word	0x3fc99999
 8007cd4:	40037fff 	.word	0x40037fff
 8007cd8:	3ff80000 	.word	0x3ff80000
 8007cdc:	bff00000 	.word	0xbff00000
 8007ce0:	08008320 	.word	0x08008320
 8007ce4:	08008340 	.word	0x08008340
 8007ce8:	3ff921fb 	.word	0x3ff921fb

08007cec <fabs>:
 8007cec:	0049      	lsls	r1, r1, #1
 8007cee:	084b      	lsrs	r3, r1, #1
 8007cf0:	0019      	movs	r1, r3
 8007cf2:	4770      	bx	lr

08007cf4 <sqrt>:
 8007cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cf6:	b08f      	sub	sp, #60	; 0x3c
 8007cf8:	0004      	movs	r4, r0
 8007cfa:	000d      	movs	r5, r1
 8007cfc:	f000 f854 	bl	8007da8 <__ieee754_sqrt>
 8007d00:	4b27      	ldr	r3, [pc, #156]	; (8007da0 <sqrt+0xac>)
 8007d02:	9000      	str	r0, [sp, #0]
 8007d04:	9101      	str	r1, [sp, #4]
 8007d06:	781b      	ldrb	r3, [r3, #0]
 8007d08:	b25b      	sxtb	r3, r3
 8007d0a:	9302      	str	r3, [sp, #8]
 8007d0c:	3301      	adds	r3, #1
 8007d0e:	d033      	beq.n	8007d78 <sqrt+0x84>
 8007d10:	0022      	movs	r2, r4
 8007d12:	002b      	movs	r3, r5
 8007d14:	0020      	movs	r0, r4
 8007d16:	0029      	movs	r1, r5
 8007d18:	f7fa fe86 	bl	8002a28 <__aeabi_dcmpun>
 8007d1c:	9003      	str	r0, [sp, #12]
 8007d1e:	2800      	cmp	r0, #0
 8007d20:	d12a      	bne.n	8007d78 <sqrt+0x84>
 8007d22:	2600      	movs	r6, #0
 8007d24:	2700      	movs	r7, #0
 8007d26:	0032      	movs	r2, r6
 8007d28:	003b      	movs	r3, r7
 8007d2a:	0020      	movs	r0, r4
 8007d2c:	0029      	movs	r1, r5
 8007d2e:	f7f8 fb93 	bl	8000458 <__aeabi_dcmplt>
 8007d32:	2800      	cmp	r0, #0
 8007d34:	d020      	beq.n	8007d78 <sqrt+0x84>
 8007d36:	2301      	movs	r3, #1
 8007d38:	9304      	str	r3, [sp, #16]
 8007d3a:	4b1a      	ldr	r3, [pc, #104]	; (8007da4 <sqrt+0xb0>)
 8007d3c:	9408      	str	r4, [sp, #32]
 8007d3e:	9509      	str	r5, [sp, #36]	; 0x24
 8007d40:	9305      	str	r3, [sp, #20]
 8007d42:	9b03      	ldr	r3, [sp, #12]
 8007d44:	9406      	str	r4, [sp, #24]
 8007d46:	9507      	str	r5, [sp, #28]
 8007d48:	930c      	str	r3, [sp, #48]	; 0x30
 8007d4a:	9b02      	ldr	r3, [sp, #8]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d117      	bne.n	8007d80 <sqrt+0x8c>
 8007d50:	960a      	str	r6, [sp, #40]	; 0x28
 8007d52:	970b      	str	r7, [sp, #44]	; 0x2c
 8007d54:	a804      	add	r0, sp, #16
 8007d56:	f000 f8d7 	bl	8007f08 <matherr>
 8007d5a:	2800      	cmp	r0, #0
 8007d5c:	d01b      	beq.n	8007d96 <sqrt+0xa2>
 8007d5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d60:	9302      	str	r3, [sp, #8]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d004      	beq.n	8007d70 <sqrt+0x7c>
 8007d66:	f000 f8d1 	bl	8007f0c <__errno>
 8007d6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d6c:	9302      	str	r3, [sp, #8]
 8007d6e:	6003      	str	r3, [r0, #0]
 8007d70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d72:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007d74:	9300      	str	r3, [sp, #0]
 8007d76:	9401      	str	r4, [sp, #4]
 8007d78:	9800      	ldr	r0, [sp, #0]
 8007d7a:	9901      	ldr	r1, [sp, #4]
 8007d7c:	b00f      	add	sp, #60	; 0x3c
 8007d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d80:	003b      	movs	r3, r7
 8007d82:	0032      	movs	r2, r6
 8007d84:	0030      	movs	r0, r6
 8007d86:	0039      	movs	r1, r7
 8007d88:	f7f9 fc84 	bl	8001694 <__aeabi_ddiv>
 8007d8c:	9b02      	ldr	r3, [sp, #8]
 8007d8e:	900a      	str	r0, [sp, #40]	; 0x28
 8007d90:	910b      	str	r1, [sp, #44]	; 0x2c
 8007d92:	2b02      	cmp	r3, #2
 8007d94:	d1de      	bne.n	8007d54 <sqrt+0x60>
 8007d96:	f000 f8b9 	bl	8007f0c <__errno>
 8007d9a:	2321      	movs	r3, #33	; 0x21
 8007d9c:	6003      	str	r3, [r0, #0]
 8007d9e:	e7de      	b.n	8007d5e <sqrt+0x6a>
 8007da0:	20000284 	.word	0x20000284
 8007da4:	08008360 	.word	0x08008360

08007da8 <__ieee754_sqrt>:
 8007da8:	4b54      	ldr	r3, [pc, #336]	; (8007efc <__ieee754_sqrt+0x154>)
 8007daa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007dac:	001e      	movs	r6, r3
 8007dae:	0005      	movs	r5, r0
 8007db0:	000c      	movs	r4, r1
 8007db2:	0002      	movs	r2, r0
 8007db4:	400e      	ands	r6, r1
 8007db6:	429e      	cmp	r6, r3
 8007db8:	d10f      	bne.n	8007dda <__ieee754_sqrt+0x32>
 8007dba:	0002      	movs	r2, r0
 8007dbc:	000b      	movs	r3, r1
 8007dbe:	f7fa f89d 	bl	8001efc <__aeabi_dmul>
 8007dc2:	0002      	movs	r2, r0
 8007dc4:	000b      	movs	r3, r1
 8007dc6:	0028      	movs	r0, r5
 8007dc8:	0021      	movs	r1, r4
 8007dca:	f7f9 f953 	bl	8001074 <__aeabi_dadd>
 8007dce:	0005      	movs	r5, r0
 8007dd0:	000c      	movs	r4, r1
 8007dd2:	0028      	movs	r0, r5
 8007dd4:	0021      	movs	r1, r4
 8007dd6:	b003      	add	sp, #12
 8007dd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dda:	2900      	cmp	r1, #0
 8007ddc:	dc0e      	bgt.n	8007dfc <__ieee754_sqrt+0x54>
 8007dde:	004b      	lsls	r3, r1, #1
 8007de0:	085b      	lsrs	r3, r3, #1
 8007de2:	4303      	orrs	r3, r0
 8007de4:	d0f5      	beq.n	8007dd2 <__ieee754_sqrt+0x2a>
 8007de6:	2900      	cmp	r1, #0
 8007de8:	d00a      	beq.n	8007e00 <__ieee754_sqrt+0x58>
 8007dea:	0002      	movs	r2, r0
 8007dec:	000b      	movs	r3, r1
 8007dee:	f7fa fb05 	bl	80023fc <__aeabi_dsub>
 8007df2:	0002      	movs	r2, r0
 8007df4:	000b      	movs	r3, r1
 8007df6:	f7f9 fc4d 	bl	8001694 <__aeabi_ddiv>
 8007dfa:	e7e8      	b.n	8007dce <__ieee754_sqrt+0x26>
 8007dfc:	150b      	asrs	r3, r1, #20
 8007dfe:	d10f      	bne.n	8007e20 <__ieee754_sqrt+0x78>
 8007e00:	2300      	movs	r3, #0
 8007e02:	2900      	cmp	r1, #0
 8007e04:	d06f      	beq.n	8007ee6 <__ieee754_sqrt+0x13e>
 8007e06:	2480      	movs	r4, #128	; 0x80
 8007e08:	2000      	movs	r0, #0
 8007e0a:	0364      	lsls	r4, r4, #13
 8007e0c:	4221      	tst	r1, r4
 8007e0e:	d06e      	beq.n	8007eee <__ieee754_sqrt+0x146>
 8007e10:	1e44      	subs	r4, r0, #1
 8007e12:	1b1b      	subs	r3, r3, r4
 8007e14:	2420      	movs	r4, #32
 8007e16:	0015      	movs	r5, r2
 8007e18:	1a24      	subs	r4, r4, r0
 8007e1a:	40e5      	lsrs	r5, r4
 8007e1c:	4082      	lsls	r2, r0
 8007e1e:	4329      	orrs	r1, r5
 8007e20:	4837      	ldr	r0, [pc, #220]	; (8007f00 <__ieee754_sqrt+0x158>)
 8007e22:	0309      	lsls	r1, r1, #12
 8007e24:	1818      	adds	r0, r3, r0
 8007e26:	2380      	movs	r3, #128	; 0x80
 8007e28:	0b09      	lsrs	r1, r1, #12
 8007e2a:	035b      	lsls	r3, r3, #13
 8007e2c:	4319      	orrs	r1, r3
 8007e2e:	07c3      	lsls	r3, r0, #31
 8007e30:	d503      	bpl.n	8007e3a <__ieee754_sqrt+0x92>
 8007e32:	0fd3      	lsrs	r3, r2, #31
 8007e34:	0049      	lsls	r1, r1, #1
 8007e36:	1859      	adds	r1, r3, r1
 8007e38:	0052      	lsls	r2, r2, #1
 8007e3a:	2400      	movs	r4, #0
 8007e3c:	1043      	asrs	r3, r0, #1
 8007e3e:	9301      	str	r3, [sp, #4]
 8007e40:	0fd3      	lsrs	r3, r2, #31
 8007e42:	185b      	adds	r3, r3, r1
 8007e44:	2580      	movs	r5, #128	; 0x80
 8007e46:	185b      	adds	r3, r3, r1
 8007e48:	0020      	movs	r0, r4
 8007e4a:	2116      	movs	r1, #22
 8007e4c:	0052      	lsls	r2, r2, #1
 8007e4e:	03ad      	lsls	r5, r5, #14
 8007e50:	1946      	adds	r6, r0, r5
 8007e52:	429e      	cmp	r6, r3
 8007e54:	dc02      	bgt.n	8007e5c <__ieee754_sqrt+0xb4>
 8007e56:	1970      	adds	r0, r6, r5
 8007e58:	1b9b      	subs	r3, r3, r6
 8007e5a:	1964      	adds	r4, r4, r5
 8007e5c:	0fd6      	lsrs	r6, r2, #31
 8007e5e:	005b      	lsls	r3, r3, #1
 8007e60:	3901      	subs	r1, #1
 8007e62:	18f3      	adds	r3, r6, r3
 8007e64:	0052      	lsls	r2, r2, #1
 8007e66:	086d      	lsrs	r5, r5, #1
 8007e68:	2900      	cmp	r1, #0
 8007e6a:	d1f1      	bne.n	8007e50 <__ieee754_sqrt+0xa8>
 8007e6c:	2520      	movs	r5, #32
 8007e6e:	2680      	movs	r6, #128	; 0x80
 8007e70:	46ac      	mov	ip, r5
 8007e72:	9100      	str	r1, [sp, #0]
 8007e74:	0636      	lsls	r6, r6, #24
 8007e76:	9d00      	ldr	r5, [sp, #0]
 8007e78:	1977      	adds	r7, r6, r5
 8007e7a:	4283      	cmp	r3, r0
 8007e7c:	dc02      	bgt.n	8007e84 <__ieee754_sqrt+0xdc>
 8007e7e:	d112      	bne.n	8007ea6 <__ieee754_sqrt+0xfe>
 8007e80:	4297      	cmp	r7, r2
 8007e82:	d810      	bhi.n	8007ea6 <__ieee754_sqrt+0xfe>
 8007e84:	19bd      	adds	r5, r7, r6
 8007e86:	9500      	str	r5, [sp, #0]
 8007e88:	0005      	movs	r5, r0
 8007e8a:	2f00      	cmp	r7, #0
 8007e8c:	da03      	bge.n	8007e96 <__ieee754_sqrt+0xee>
 8007e8e:	9d00      	ldr	r5, [sp, #0]
 8007e90:	43ed      	mvns	r5, r5
 8007e92:	0fed      	lsrs	r5, r5, #31
 8007e94:	1945      	adds	r5, r0, r5
 8007e96:	1a1b      	subs	r3, r3, r0
 8007e98:	42ba      	cmp	r2, r7
 8007e9a:	4180      	sbcs	r0, r0
 8007e9c:	4240      	negs	r0, r0
 8007e9e:	1a1b      	subs	r3, r3, r0
 8007ea0:	0028      	movs	r0, r5
 8007ea2:	1bd2      	subs	r2, r2, r7
 8007ea4:	1989      	adds	r1, r1, r6
 8007ea6:	0fd5      	lsrs	r5, r2, #31
 8007ea8:	18ed      	adds	r5, r5, r3
 8007eaa:	18eb      	adds	r3, r5, r3
 8007eac:	2501      	movs	r5, #1
 8007eae:	426d      	negs	r5, r5
 8007eb0:	44ac      	add	ip, r5
 8007eb2:	4665      	mov	r5, ip
 8007eb4:	0052      	lsls	r2, r2, #1
 8007eb6:	0876      	lsrs	r6, r6, #1
 8007eb8:	2d00      	cmp	r5, #0
 8007eba:	d1dc      	bne.n	8007e76 <__ieee754_sqrt+0xce>
 8007ebc:	4313      	orrs	r3, r2
 8007ebe:	d003      	beq.n	8007ec8 <__ieee754_sqrt+0x120>
 8007ec0:	1c4b      	adds	r3, r1, #1
 8007ec2:	d117      	bne.n	8007ef4 <__ieee754_sqrt+0x14c>
 8007ec4:	4661      	mov	r1, ip
 8007ec6:	3401      	adds	r4, #1
 8007ec8:	4b0e      	ldr	r3, [pc, #56]	; (8007f04 <__ieee754_sqrt+0x15c>)
 8007eca:	1060      	asrs	r0, r4, #1
 8007ecc:	18c0      	adds	r0, r0, r3
 8007ece:	0849      	lsrs	r1, r1, #1
 8007ed0:	07e3      	lsls	r3, r4, #31
 8007ed2:	d502      	bpl.n	8007eda <__ieee754_sqrt+0x132>
 8007ed4:	2380      	movs	r3, #128	; 0x80
 8007ed6:	061b      	lsls	r3, r3, #24
 8007ed8:	4319      	orrs	r1, r3
 8007eda:	9b01      	ldr	r3, [sp, #4]
 8007edc:	000d      	movs	r5, r1
 8007ede:	051c      	lsls	r4, r3, #20
 8007ee0:	1823      	adds	r3, r4, r0
 8007ee2:	001c      	movs	r4, r3
 8007ee4:	e775      	b.n	8007dd2 <__ieee754_sqrt+0x2a>
 8007ee6:	0ad1      	lsrs	r1, r2, #11
 8007ee8:	3b15      	subs	r3, #21
 8007eea:	0552      	lsls	r2, r2, #21
 8007eec:	e789      	b.n	8007e02 <__ieee754_sqrt+0x5a>
 8007eee:	0049      	lsls	r1, r1, #1
 8007ef0:	3001      	adds	r0, #1
 8007ef2:	e78b      	b.n	8007e0c <__ieee754_sqrt+0x64>
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	3101      	adds	r1, #1
 8007ef8:	4399      	bics	r1, r3
 8007efa:	e7e5      	b.n	8007ec8 <__ieee754_sqrt+0x120>
 8007efc:	7ff00000 	.word	0x7ff00000
 8007f00:	fffffc01 	.word	0xfffffc01
 8007f04:	3fe00000 	.word	0x3fe00000

08007f08 <matherr>:
 8007f08:	2000      	movs	r0, #0
 8007f0a:	4770      	bx	lr

08007f0c <__errno>:
 8007f0c:	4b01      	ldr	r3, [pc, #4]	; (8007f14 <__errno+0x8>)
 8007f0e:	6818      	ldr	r0, [r3, #0]
 8007f10:	4770      	bx	lr
 8007f12:	46c0      	nop			; (mov r8, r8)
 8007f14:	200000b4 	.word	0x200000b4

08007f18 <_sbrk>:
 8007f18:	4b05      	ldr	r3, [pc, #20]	; (8007f30 <_sbrk+0x18>)
 8007f1a:	0002      	movs	r2, r0
 8007f1c:	6819      	ldr	r1, [r3, #0]
 8007f1e:	2900      	cmp	r1, #0
 8007f20:	d101      	bne.n	8007f26 <_sbrk+0xe>
 8007f22:	4904      	ldr	r1, [pc, #16]	; (8007f34 <_sbrk+0x1c>)
 8007f24:	6019      	str	r1, [r3, #0]
 8007f26:	6818      	ldr	r0, [r3, #0]
 8007f28:	1882      	adds	r2, r0, r2
 8007f2a:	601a      	str	r2, [r3, #0]
 8007f2c:	4770      	bx	lr
 8007f2e:	46c0      	nop			; (mov r8, r8)
 8007f30:	200002ec 	.word	0x200002ec
 8007f34:	200005d4 	.word	0x200005d4

08007f38 <_init>:
 8007f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f3a:	46c0      	nop			; (mov r8, r8)
 8007f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f3e:	bc08      	pop	{r3}
 8007f40:	469e      	mov	lr, r3
 8007f42:	4770      	bx	lr

08007f44 <_fini>:
 8007f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f46:	46c0      	nop			; (mov r8, r8)
 8007f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f4a:	bc08      	pop	{r3}
 8007f4c:	469e      	mov	lr, r3
 8007f4e:	4770      	bx	lr
