Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 80 ns : File "F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/2_3bit_squarer/2_3bit_squarer.srcs/sim_1/new/squarer_3b_tb.v" Line 42
