============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  06:09:59 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5301 ps) Setup Check with Pin FMbuffers_reg[1][511][0]/CK->D
          Group: reg2reg
     Startpoint: (R) waddr_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) FMbuffers_reg[1][511][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     200                  
       Uncertainty:-      50                  
     Required Time:=    9750                  
      Launch Clock:-       0                  
         Data Path:-    4450                  
             Slack:=    5301                  

#---------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                          (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------
  waddr_reg[0]/CK            -       -      R     (arrival)             9     0     0       0 
  waddr_reg[0]/QN            -       CK->QN R     DFFRPQN_X3M_A9TL     16   291   416     416 
  g179804/Y                  -       A->Y   F     INV_X6M_A9TL         11   119   124     541 
  g179803/Y                  -       A->Y   R     INV_X2M_A9TL         15   342   239     780 
  g179081/Y                  -       B->Y   R     AND2_X2M_A9TL        12   262   301    1081 
  drc_bufs181311/Y           -       A->Y   F     INV_X0P7M_A9TL        1   119   132    1213 
  drc_bufs181310/Y           -       A->Y   R     INV_X2B_A9TL         11   220   170    1383 
  g177989/Y                  -       A->Y   R     BUFH_X4M_A9TL        15   162   180    1564 
  g177988/Y                  -       A->Y   R     BUFH_X4M_A9TL        16   160   166    1730 
  drc_bufs180816/Y           -       A->Y   F     INV_X1M_A9TL          4   168   154    1883 
  drc_bufs180812/Y           -       A->Y   R     INV_X2M_A9TL         12   241   201    2084 
  g177986/Y                  -       A->Y   R     BUFH_X4M_A9TL        15   144   176    2260 
  drc_bufs181346/Y           -       A->Y   R     BUFH_X0P7M_A9TL       3   181   183    2443 
  g177106/Y                  -       B1->Y  F     AOI22_X1M_A9TL        1   145   116    2559 
  g175565/Y                  -       B1->Y  R     OAI222_X1M_A9TL       1   276   201    2760 
  g175395/Y                  -       A0->Y  F     AOI32_X1M_A9TL        1   178   175    2936 
  g175332/Y                  -       A1->Y  R     OAI221_X1M_A9TL       1   237   217    3152 
  g175297/Y                  -       A0->Y  F     AOI31_X1M_A9TL        1   152   152    3304 
  g175287/Y                  -       A1->Y  R     OAI221_X1M_A9TL       1   239   209    3514 
  g175284/Y                  -       B1->Y  F     AOI22_X1M_A9TL        1   144   132    3646 
  g331160/Y                  -       B->Y   R     NAND2_X1A_A9TL        4   280   217    3863 
  drc_bufs180634/Y           -       A->Y   F     INV_X3B_A9TL         16   321   294    4156 
  drc_bufs180632/Y           -       A->Y   R     INV_X2M_A9TL         16   295   293    4450 
  FMbuffers_reg[1][511][0]/D -       -      R     EDFFQ_X1M_A9TL       16     -     0    4450 
#---------------------------------------------------------------------------------------------

