INFO: Reading User SDC file C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\constraint\BaseDesign_derived_constraints.sdc.
INFO: Reading User SDC file C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\constraint\io_jtag_constraints.sdc.
INFO: The option "Abort flow if errors are found in SDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated SDC files. Please uncheck the option to ignore the errors and continue running the tool.

No errors or warnings found.
INFO: The option "Abort flow if errors are found in PDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated PDC files. Please uncheck the option to ignore the errors and continue running the tool
***** Place and Route Configurations *****
Timing-driven            : ON
Power-driven             : OFF
I/O Register Combining   : OFF
Global Pins Demotion     : ON
Driver Replication       : OFF
High-effort              : OFF
Repair min-delay         : ON
Incremental              : OFF
Inter-clock optimization : ON

Error: [19137989]:  PDCPF-01: Port name doesn't exist in the netlist or is not connected to an IoCell macro. [set_io -port_name SW_1 -pin_name B27 -fixed true -DIRECTION INPUT][[C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\constraint\io\io_constraints.pdc][36]]
Error: [19137989]:  PDCPF-01: Port name doesn't exist in the netlist or is not connected to an IoCell macro. [set_io -port_name SW_2 -pin_name C21 -fixed true -DIRECTION INPUT][[C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\constraint\io\io_constraints.pdc][42]]
Error: [19137989]:  PDCPF-01: Port name doesn't exist in the netlist or is not connected to an IoCell macro. [set_io -port_name RX -pin_name H18 -fixed true -DIRECTION INPUT][[C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\constraint\io\io_constraints.pdc][82]]
INFO: Reading User PDC file C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\constraint\io\io_constraints.pdc. 3 error(s) and 0 warning(s)
