{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727070932542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727070932543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 00:55:32 2024 " "Processing started: Mon Sep 23 00:55:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727070932543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070932543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TamaguchiUpdate -c TamaguchiUpdate " "Command: quartus_map --read_settings_files=on --write_settings_files=off TamaguchiUpdate -c TamaguchiUpdate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070932543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727070932694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727070932695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controltiempo.v 1 1 " "Found 1 design units, including 1 entities, in source file controltiempo.v" { { "Info" "ISGN_ENTITY_NAME" "1 controltiempo " "Found entity 1: controltiempo" {  } { { "controltiempo.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/controltiempo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070940024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.v 1 1 " "Found 1 design units, including 1 entities, in source file antirebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 antirebote " "Found entity 1: antirebote" {  } { { "antirebote.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/antirebote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070940025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TamaguchiUpdate.v 1 1 " "Found 1 design units, including 1 entities, in source file TamaguchiUpdate.v" { { "Info" "ISGN_ENTITY_NAME" "1 TamaguchiUpdate " "Found entity 1: TamaguchiUpdate" {  } { { "TamaguchiUpdate.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070940026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "enfermo ENFERMO control_principal.v(28) " "Verilog HDL Declaration information at control_principal.v(28): object \"enfermo\" differs only in case from object \"ENFERMO\" in the same scope" {  } { { "control_principal.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727070940026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dormido DORMIDO control_principal.v(25) " "Verilog HDL Declaration information at control_principal.v(25): object \"dormido\" differs only in case from object \"DORMIDO\" in the same scope" {  } { { "control_principal.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727070940026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file control_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_principal " "Found entity 1: control_principal" {  } { { "control_principal.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070940027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070940027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file Memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070940027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940027 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Contol_ili.v(302) " "Verilog HDL information at Contol_ili.v(302): always construct contains both blocking and non-blocking assignments" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 302 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727070940029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contol_ili.v 1 1 " "Found 1 design units, including 1 entities, in source file Contol_ili.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contol_ili " "Found entity 1: Contol_ili" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070940029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlImagen.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlImagen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlImagen " "Found entity 1: ControlImagen" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070940029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlSensor.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlSensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlSensor " "Found entity 1: ControlSensor" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070940030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_sensor " "Found entity 1: spi_sensor" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070940031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_mosi Contol_ili.v(63) " "Verilog HDL Implicit Net warning at Contol_ili.v(63): created implicit net for \"spi_mosi\"" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070940031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_sck Contol_ili.v(64) " "Verilog HDL Implicit Net warning at Contol_ili.v(64): created implicit net for \"spi_sck\"" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070940031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_cs Contol_ili.v(65) " "Verilog HDL Implicit Net warning at Contol_ili.v(65): created implicit net for \"spi_cs\"" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070940031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_dc Contol_ili.v(66) " "Verilog HDL Implicit Net warning at Contol_ili.v(66): created implicit net for \"spi_dc\"" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070940031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle Contol_ili.v(69) " "Verilog HDL Implicit Net warning at Contol_ili.v(69): created implicit net for \"idle\"" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070940031 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TamaguchiUpdate " "Elaborating entity \"TamaguchiUpdate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727070940079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TamaguchiUpdate.v(46) " "Verilog HDL assignment warning at TamaguchiUpdate.v(46): truncated value with size 32 to match size of target (5)" {  } { { "TamaguchiUpdate.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940080 "|TamaguchiUpdate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antirebote antirebote:juego " "Elaborating entity \"antirebote\" for hierarchy \"antirebote:juego\"" {  } { { "TamaguchiUpdate.v" "juego" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070940081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controltiempo controltiempo:cntl " "Elaborating entity \"controltiempo\" for hierarchy \"controltiempo:cntl\"" {  } { { "TamaguchiUpdate.v" "cntl" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070940083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_principal control_principal:controlTama " "Elaborating entity \"control_principal\" for hierarchy \"control_principal:controlTama\"" {  } { { "TamaguchiUpdate.v" "controlTama" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070940083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 control_principal.v(139) " "Verilog HDL assignment warning at control_principal.v(139): truncated value with size 32 to match size of target (11)" {  } { { "control_principal.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940085 "|TamaguchiUpdate|control_principal:controlTama"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_principal.v(144) " "Verilog HDL assignment warning at control_principal.v(144): truncated value with size 32 to match size of target (3)" {  } { { "control_principal.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940085 "|TamaguchiUpdate|control_principal:controlTama"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_principal.v(191) " "Verilog HDL assignment warning at control_principal.v(191): truncated value with size 32 to match size of target (3)" {  } { { "control_principal.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940085 "|TamaguchiUpdate|control_principal:controlTama"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_principal.v(202) " "Verilog HDL assignment warning at control_principal.v(202): truncated value with size 32 to match size of target (3)" {  } { { "control_principal.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/control_principal.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940085 "|TamaguchiUpdate|control_principal:controlTama"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlImagen ControlImagen:cimage " "Elaborating entity \"ControlImagen\" for hierarchy \"ControlImagen:cimage\"" {  } { { "TamaguchiUpdate.v" "cimage" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070940085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ControlImagen.v(33) " "Verilog HDL assignment warning at ControlImagen.v(33): truncated value with size 32 to match size of target (8)" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940086 "|TamaguchiUpdate|ControlImagen:cimage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ControlImagen.v(34) " "Verilog HDL assignment warning at ControlImagen.v(34): truncated value with size 32 to match size of target (5)" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940086 "|TamaguchiUpdate|ControlImagen:cimage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ControlImagen.v(35) " "Verilog HDL assignment warning at ControlImagen.v(35): truncated value with size 32 to match size of target (5)" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940086 "|TamaguchiUpdate|ControlImagen:cimage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ControlImagen.v(36) " "Verilog HDL assignment warning at ControlImagen.v(36): truncated value with size 32 to match size of target (8)" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940086 "|TamaguchiUpdate|ControlImagen:cimage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlImagen.v(167) " "Verilog HDL assignment warning at ControlImagen.v(167): truncated value with size 32 to match size of target (16)" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940086 "|TamaguchiUpdate|ControlImagen:cimage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contol_ili ControlImagen:cimage\|Contol_ili:ili9225 " "Elaborating entity \"Contol_ili\" for hierarchy \"ControlImagen:cimage\|Contol_ili:ili9225\"" {  } { { "ControlImagen.v" "ili9225" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070940087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Contol_ili.v(442) " "Verilog HDL assignment warning at Contol_ili.v(442): truncated value with size 32 to match size of target (8)" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940090 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Contol_ili.v(461) " "Verilog HDL assignment warning at Contol_ili.v(461): truncated value with size 32 to match size of target (8)" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940090 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Contol_ili.v(480) " "Verilog HDL assignment warning at Contol_ili.v(480): truncated value with size 32 to match size of target (8)" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940090 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Contol_ili.v(499) " "Verilog HDL assignment warning at Contol_ili.v(499): truncated value with size 32 to match size of target (8)" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940090 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Contol_ili.v(515) " "Verilog HDL assignment warning at Contol_ili.v(515): truncated value with size 32 to match size of target (8)" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940090 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Contol_ili.v(534) " "Verilog HDL assignment warning at Contol_ili.v(534): truncated value with size 32 to match size of target (8)" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940090 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_1.data_a 0 Contol_ili.v(48) " "Net \"INIT_SEQ_1.data_a\" at Contol_ili.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940090 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_1.waddr_a 0 Contol_ili.v(48) " "Net \"INIT_SEQ_1.waddr_a\" at Contol_ili.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940090 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_2.data_a 0 Contol_ili.v(49) " "Net \"INIT_SEQ_2.data_a\" at Contol_ili.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940090 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_2.waddr_a 0 Contol_ili.v(49) " "Net \"INIT_SEQ_2.waddr_a\" at Contol_ili.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940090 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_3.data_a 0 Contol_ili.v(50) " "Net \"INIT_SEQ_3.data_a\" at Contol_ili.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940090 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_3.waddr_a 0 Contol_ili.v(50) " "Net \"INIT_SEQ_3.waddr_a\" at Contol_ili.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940090 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_4.data_a 0 Contol_ili.v(51) " "Net \"INIT_SEQ_4.data_a\" at Contol_ili.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940090 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_4.waddr_a 0 Contol_ili.v(51) " "Net \"INIT_SEQ_4.waddr_a\" at Contol_ili.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940090 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ADRESS_SEQ.data_a 0 Contol_ili.v(52) " "Net \"ADRESS_SEQ.data_a\" at Contol_ili.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940090 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ADRESS_SEQ.waddr_a 0 Contol_ili.v(52) " "Net \"ADRESS_SEQ.waddr_a\" at Contol_ili.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940091 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_1.we_a 0 Contol_ili.v(48) " "Net \"INIT_SEQ_1.we_a\" at Contol_ili.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940091 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_2.we_a 0 Contol_ili.v(49) " "Net \"INIT_SEQ_2.we_a\" at Contol_ili.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940091 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_3.we_a 0 Contol_ili.v(50) " "Net \"INIT_SEQ_3.we_a\" at Contol_ili.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940091 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_4.we_a 0 Contol_ili.v(51) " "Net \"INIT_SEQ_4.we_a\" at Contol_ili.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940091 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ADRESS_SEQ.we_a 0 Contol_ili.v(52) " "Net \"ADRESS_SEQ.we_a\" at Contol_ili.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940091 "|TamaguchiUpdate|ControlImagen:cimage|Contol_ili:ili9225"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master ControlImagen:cimage\|Contol_ili:ili9225\|spi_master:spi " "Elaborating entity \"spi_master\" for hierarchy \"ControlImagen:cimage\|Contol_ili:ili9225\|spi_master:spi\"" {  } { { "Contol_ili.v" "spi" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070940091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria ControlImagen:cimage\|Memoria:ROMmemory " "Elaborating entity \"Memoria\" for hierarchy \"ControlImagen:cimage\|Memoria:ROMmemory\"" {  } { { "ControlImagen.v" "ROMmemory" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070940092 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Memoria.v(33) " "Verilog HDL Case Statement warning at Memoria.v(33): incomplete case statement has no default case item" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel Memoria.v(29) " "Verilog HDL Always Construct warning at Memoria.v(29): inferring latch(es) for variable \"pixel\", which holds its previous value in one or more paths through the always construct" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_0.data_a 0 Memoria.v(9) " "Net \"memoria_estado_0.data_a\" at Memoria.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_0.waddr_a 0 Memoria.v(9) " "Net \"memoria_estado_0.waddr_a\" at Memoria.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_1.data_a 0 Memoria.v(10) " "Net \"memoria_estado_1.data_a\" at Memoria.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_1.waddr_a 0 Memoria.v(10) " "Net \"memoria_estado_1.waddr_a\" at Memoria.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_2.data_a 0 Memoria.v(11) " "Net \"memoria_estado_2.data_a\" at Memoria.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_2.waddr_a 0 Memoria.v(11) " "Net \"memoria_estado_2.waddr_a\" at Memoria.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_3.data_a 0 Memoria.v(12) " "Net \"memoria_estado_3.data_a\" at Memoria.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_3.waddr_a 0 Memoria.v(12) " "Net \"memoria_estado_3.waddr_a\" at Memoria.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_4.data_a 0 Memoria.v(13) " "Net \"memoria_estado_4.data_a\" at Memoria.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_4.waddr_a 0 Memoria.v(13) " "Net \"memoria_estado_4.waddr_a\" at Memoria.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_5.data_a 0 Memoria.v(14) " "Net \"memoria_estado_5.data_a\" at Memoria.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_5.waddr_a 0 Memoria.v(14) " "Net \"memoria_estado_5.waddr_a\" at Memoria.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_6.data_a 0 Memoria.v(15) " "Net \"memoria_estado_6.data_a\" at Memoria.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_6.waddr_a 0 Memoria.v(15) " "Net \"memoria_estado_6.waddr_a\" at Memoria.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_0.we_a 0 Memoria.v(9) " "Net \"memoria_estado_0.we_a\" at Memoria.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_1.we_a 0 Memoria.v(10) " "Net \"memoria_estado_1.we_a\" at Memoria.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_2.we_a 0 Memoria.v(11) " "Net \"memoria_estado_2.we_a\" at Memoria.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_3.we_a 0 Memoria.v(12) " "Net \"memoria_estado_3.we_a\" at Memoria.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_4.we_a 0 Memoria.v(13) " "Net \"memoria_estado_4.we_a\" at Memoria.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_5.we_a 0 Memoria.v(14) " "Net \"memoria_estado_5.we_a\" at Memoria.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria_estado_6.we_a 0 Memoria.v(15) " "Net \"memoria_estado_6.we_a\" at Memoria.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[0\] Memoria.v(29) " "Inferred latch for \"pixel\[0\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[1\] Memoria.v(29) " "Inferred latch for \"pixel\[1\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[2\] Memoria.v(29) " "Inferred latch for \"pixel\[2\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[3\] Memoria.v(29) " "Inferred latch for \"pixel\[3\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[4\] Memoria.v(29) " "Inferred latch for \"pixel\[4\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[5\] Memoria.v(29) " "Inferred latch for \"pixel\[5\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[6\] Memoria.v(29) " "Inferred latch for \"pixel\[6\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940093 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[7\] Memoria.v(29) " "Inferred latch for \"pixel\[7\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940094 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[8\] Memoria.v(29) " "Inferred latch for \"pixel\[8\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940094 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[9\] Memoria.v(29) " "Inferred latch for \"pixel\[9\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940094 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[10\] Memoria.v(29) " "Inferred latch for \"pixel\[10\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940094 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[11\] Memoria.v(29) " "Inferred latch for \"pixel\[11\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940094 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[12\] Memoria.v(29) " "Inferred latch for \"pixel\[12\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940094 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[13\] Memoria.v(29) " "Inferred latch for \"pixel\[13\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940094 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[14\] Memoria.v(29) " "Inferred latch for \"pixel\[14\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940094 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[15\] Memoria.v(29) " "Inferred latch for \"pixel\[15\]\" at Memoria.v(29)" {  } { { "Memoria.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070940094 "|TamaguchiUpdate|ControlImagen:cimage|Memoria:ROMmemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlSensor ControlSensor:sensortemperatura " "Elaborating entity \"ControlSensor\" for hierarchy \"ControlSensor:sensortemperatura\"" {  } { { "TamaguchiUpdate.v" "sensortemperatura" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/TamaguchiUpdate.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070940094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ControlSensor.v(138) " "Verilog HDL assignment warning at ControlSensor.v(138): truncated value with size 32 to match size of target (5)" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940096 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ControlSensor.v(170) " "Verilog HDL assignment warning at ControlSensor.v(170): truncated value with size 32 to match size of target (5)" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940096 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_1.data_a 0 ControlSensor.v(24) " "Net \"INIT_SEQ_1.data_a\" at ControlSensor.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940096 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_1.waddr_a\[0\] 0 ControlSensor.v(24) " "Net \"INIT_SEQ_1.waddr_a\[0\]\" at ControlSensor.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940096 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_2.data_a 0 ControlSensor.v(25) " "Net \"INIT_SEQ_2.data_a\" at ControlSensor.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940096 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_2.waddr_a 0 ControlSensor.v(25) " "Net \"INIT_SEQ_2.waddr_a\" at ControlSensor.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940096 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_1.we_a 0 ControlSensor.v(24) " "Net \"INIT_SEQ_1.we_a\" at ControlSensor.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940096 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ_2.we_a 0 ControlSensor.v(25) " "Net \"INIT_SEQ_2.we_a\" at ControlSensor.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727070940096 "|TamaguchiUpdate|ControlSensor:sensortemperatura"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_sensor ControlSensor:sensortemperatura\|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd " "Elaborating entity \"spi_sensor\" for hierarchy \"ControlSensor:sensortemperatura\|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd\"" {  } { { "ControlSensor.v" "driver_sensor_mecheche10horasenestoayudaxd" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070940096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 spi_sensor.v(76) " "Verilog HDL assignment warning at spi_sensor.v(76): truncated value with size 32 to match size of target (21)" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940098 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_sensor.v(120) " "Verilog HDL assignment warning at spi_sensor.v(120): truncated value with size 32 to match size of target (4)" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940098 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_sensor.v(138) " "Verilog HDL assignment warning at spi_sensor.v(138): truncated value with size 32 to match size of target (4)" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940098 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_sensor.v(153) " "Verilog HDL assignment warning at spi_sensor.v(153): truncated value with size 32 to match size of target (4)" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940098 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_sensor.v(167) " "Verilog HDL assignment warning at spi_sensor.v(167): truncated value with size 32 to match size of target (4)" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940098 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 spi_sensor.v(175) " "Verilog HDL assignment warning at spi_sensor.v(175): truncated value with size 32 to match size of target (21)" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940098 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_sensor.v(195) " "Verilog HDL Case Statement information at spi_sensor.v(195): all case item expressions in this case statement are onehot" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 195 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1727070940098 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_sensor.v(224) " "Verilog HDL assignment warning at spi_sensor.v(224): truncated value with size 32 to match size of target (4)" {  } { { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727070940098 "|TamaguchiUpdate|ControlSensor:sensortemperatura|spi_sensor:driver_sensor_mecheche10horasenestoayudaxd"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "13 " "Found 13 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSensor:sensortemperatura\|INIT_SEQ_2 " "RAM logic \"ControlSensor:sensortemperatura\|INIT_SEQ_2\" is uninferred due to inappropriate RAM size" {  } { { "ControlSensor.v" "INIT_SEQ_2" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727070940667 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSensor:sensortemperatura\|INIT_SEQ_1 " "RAM logic \"ControlSensor:sensortemperatura\|INIT_SEQ_1\" is uninferred due to inappropriate RAM size" {  } { { "ControlSensor.v" "INIT_SEQ_1" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlSensor.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727070940667 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlImagen:cimage\|Contol_ili:ili9225\|INIT_SEQ_1 " "RAM logic \"ControlImagen:cimage\|Contol_ili:ili9225\|INIT_SEQ_1\" is uninferred due to inappropriate RAM size" {  } { { "Contol_ili.v" "INIT_SEQ_1" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 48 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727070940667 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlImagen:cimage\|Contol_ili:ili9225\|INIT_SEQ_2 " "RAM logic \"ControlImagen:cimage\|Contol_ili:ili9225\|INIT_SEQ_2\" is uninferred due to inappropriate RAM size" {  } { { "Contol_ili.v" "INIT_SEQ_2" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 49 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727070940667 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlImagen:cimage\|Contol_ili:ili9225\|INIT_SEQ_3 " "RAM logic \"ControlImagen:cimage\|Contol_ili:ili9225\|INIT_SEQ_3\" is uninferred due to inappropriate RAM size" {  } { { "Contol_ili.v" "INIT_SEQ_3" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 50 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727070940667 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlImagen:cimage\|Contol_ili:ili9225\|ADRESS_SEQ " "RAM logic \"ControlImagen:cimage\|Contol_ili:ili9225\|ADRESS_SEQ\" is uninferred due to inappropriate RAM size" {  } { { "Contol_ili.v" "ADRESS_SEQ" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 52 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1727070940667 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_0 " "RAM logic \"ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_0\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memoria_estado_0" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1727070940667 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_1 " "RAM logic \"ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_1\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memoria_estado_1" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1727070940667 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_2 " "RAM logic \"ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_2\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memoria_estado_2" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1727070940667 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_3 " "RAM logic \"ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_3\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memoria_estado_3" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1727070940667 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_4 " "RAM logic \"ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_4\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memoria_estado_4" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1727070940667 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_5 " "RAM logic \"ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_5\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memoria_estado_5" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1727070940667 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_6 " "RAM logic \"ControlImagen:cimage\|Memoria:ROMmemory\|memoria_estado_6\" is uninferred due to asynchronous read logic" {  } { { "Memoria.v" "memoria_estado_6" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Memoria.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1727070940667 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1727070940667 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 26 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_ControlSensor_4ea2c1f1.hdl.mif " "Memory depth (32) in the design file differs from memory depth (26) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_ControlSensor_4ea2c1f1.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1727070940668 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_ControlSensor_4ea2c1f1.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_ControlSensor_4ea2c1f1.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1727070940669 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 20 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram0_Contol_ili_85d56e06.hdl.mif " "Memory depth (32) in the design file differs from memory depth (20) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram0_Contol_ili_85d56e06.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1727070940669 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 20 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_Contol_ili_85d56e06.hdl.mif " "Memory depth (32) in the design file differs from memory depth (20) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_Contol_ili_85d56e06.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1727070940669 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram3_Contol_ili_85d56e06.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram3_Contol_ili_85d56e06.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1727070940671 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 34 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram4_Contol_ili_85d56e06.hdl.mif " "Memory depth (64) in the design file differs from memory depth (34) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram4_Contol_ili_85d56e06.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1727070940671 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 169 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram0_Memoria_e03d9be0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram0_Memoria_e03d9be0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1727070940672 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 169 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_Memoria_e03d9be0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram1_Memoria_e03d9be0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1727070940674 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 169 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram2_Memoria_e03d9be0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram2_Memoria_e03d9be0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1727070940676 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 169 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram3_Memoria_e03d9be0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram3_Memoria_e03d9be0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1727070940678 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 169 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram4_Memoria_e03d9be0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram4_Memoria_e03d9be0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1727070940680 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 169 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram5_Memoria_e03d9be0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram5_Memoria_e03d9be0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1727070940682 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 169 /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram6_Memoria_e03d9be0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (169) in the Memory Initialization File \"/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/TamaguchiUpdate.ram6_Memoria_e03d9be0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1727070940684 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ControlImagen:cimage\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ControlImagen:cimage\|Div1\"" {  } { { "ControlImagen.v" "Div1" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727070942585 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ControlImagen:cimage\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ControlImagen:cimage\|Mod0\"" {  } { { "ControlImagen.v" "Mod0" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727070942585 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ControlImagen:cimage\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ControlImagen:cimage\|Div0\"" {  } { { "ControlImagen.v" "Div0" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727070942585 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ControlImagen:cimage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ControlImagen:cimage\|Mult0\"" {  } { { "ControlImagen.v" "Mult0" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727070942585 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1727070942585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlImagen:cimage\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_divide:Div1\"" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070942626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlImagen:cimage\|lpm_divide:Div1 " "Instantiated megafunction \"ControlImagen:cimage\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942627 ""}  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727070942627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070942658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070942658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070942662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070942662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070942674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070942674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070942707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070942707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070942738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070942738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlImagen:cimage\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_divide:Mod0\"" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070942743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlImagen:cimage\|lpm_divide:Mod0 " "Instantiated megafunction \"ControlImagen:cimage\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942743 ""}  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727070942743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9bm " "Found entity 1: lpm_divide_9bm" {  } { { "db/lpm_divide_9bm.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/lpm_divide_9bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070942774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070942774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070942777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070942777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/alt_u_div_g7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070942788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070942788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlImagen:cimage\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_divide:Div0\"" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070942796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlImagen:cimage\|lpm_divide:Div0 " "Instantiated megafunction \"ControlImagen:cimage\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942796 ""}  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727070942796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070942825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070942825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070942829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070942829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070942834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070942834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlImagen:cimage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\"" {  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070942855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlImagen:cimage\|lpm_mult:Mult0 " "Instantiated megafunction \"ControlImagen:cimage\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727070942855 ""}  } { { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727070942855 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ControlImagen:cimage\|lpm_mult:Mult0\|multcore:mult_core ControlImagen:cimage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070942866 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ControlImagen:cimage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ControlImagen:cimage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070942870 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ControlImagen:cimage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ControlImagen:cimage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070942878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_afh " "Found entity 1: add_sub_afh" {  } { { "db/add_sub_afh.tdf" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/db/add_sub_afh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727070942907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070942907 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ControlImagen:cimage\|lpm_mult:Mult0\|altshift:external_latency_ffs ControlImagen:cimage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ControlImagen:cimage\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/kevin/intelFPGA_lite_23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 36 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070942912 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727070943283 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_master.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_master.v" 7 -1 0 } } { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 22 -1 0 } } { "spi_master.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_master.v" 15 -1 0 } } { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 23 -1 0 } } { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 12 -1 0 } } { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 10 -1 0 } } { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 24 -1 0 } } { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 12 -1 0 } } { "spi_sensor.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_sensor.v" 13 -1 0 } } { "spi_master.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/spi_master.v" 11 -1 0 } } { "Contol_ili.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/Contol_ili.v" 32 -1 0 } } { "ControlImagen.v" "" { Text "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/ControlImagen.v" 78 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1727070943313 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1727070943313 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727070944627 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727070953407 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/output_files/TamaguchiUpdate.map.smsg " "Generated suppressed messages file /home/kevin/github-classroom/entrega-1-proyecto-grupo23-2024-1/TamaguchiUpdate/output_files/TamaguchiUpdate.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070953467 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727070953618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727070953618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2665 " "Implemented 2665 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727070953777 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727070953777 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2646 " "Implemented 2646 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727070953777 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727070953777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727070953791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 23 00:55:53 2024 " "Processing ended: Mon Sep 23 00:55:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727070953791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727070953791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727070953791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727070953791 ""}
