Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Reading design: Register_FIle_Xergio.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Register_FIle_Xergio.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Register_FIle_Xergio"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : Register_FIle_Xergio
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Register_FIle_Xergio.v" in library work
Module <Register_FIle_Xergio> compiled
Module <Multiplexor> compiled
Module <Decodificador> compiled
No errors in compilation
Analysis of file <"Register_FIle_Xergio.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Register_FIle_Xergio> in library <work>.

Analyzing hierarchy for module <Decodificador> in library <work>.

Analyzing hierarchy for module <Multiplexor> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Register_FIle_Xergio>.
Module <Register_FIle_Xergio> is correct for synthesis.
 
Analyzing module <Decodificador> in library <work>.
Module <Decodificador> is correct for synthesis.
 
Analyzing module <Multiplexor> in library <work>.
WARNING:Xst:905 - "Register_FIle_Xergio.v" line 51: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r0>, <r1>, <r2>, <r3>
Module <Multiplexor> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Decodificador>.
    Related source file is "Register_FIle_Xergio.v".
WARNING:Xst:737 - Found 1-bit latch for signal <er0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <er1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <er2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <er3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4x4-bit ROM for signal <rw$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <Decodificador> synthesized.


Synthesizing Unit <Multiplexor>.
    Related source file is "Register_FIle_Xergio.v".
Unit <Multiplexor> synthesized.


Synthesizing Unit <Register_FIle_Xergio>.
    Related source file is "Register_FIle_Xergio.v".
    Found 4-bit register for signal <r0>.
    Found 4-bit register for signal <r1>.
    Found 4-bit register for signal <r2>.
    Found 4-bit register for signal <r3>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Register_FIle_Xergio> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x4-bit ROM                                           : 1
# Registers                                            : 4
 4-bit register                                        : 4
# Latches                                              : 4
 1-bit latch                                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x4-bit ROM                                           : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Latches                                              : 4
 1-bit latch                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Register_FIle_Xergio> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Register_FIle_Xergio, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Register_FIle_Xergio.ngr
Top Level Output File Name         : Register_FIle_Xergio
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 12
#      LUT2                        : 4
#      LUT6                        : 8
# FlipFlops/Latches                : 20
#      FDE                         : 16
#      LD                          : 4
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 18
#      IBUF                        : 10
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:              20  out of  69120     0%  
 Number of Slice LUTs:                   12  out of  69120     0%  
    Number used as Logic:                12  out of  69120     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     20
   Number with an unused Flip Flop:       0  out of     20     0%  
   Number with an unused LUT:             8  out of     20    40%  
   Number of fully used LUT-FF pairs:    12  out of     20    60%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    640     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 16    |
rwe                                | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: No path found
   Minimum input arrival time before clock: 1.504ns
   Maximum output required time after clock: 4.331ns
   Maximum combinational path delay: 4.785ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.170ns (Levels of Logic = 1)
  Source:            dw<0> (PAD)
  Destination:       r0_0 (FF)
  Destination Clock: clk rising

  Data Path: dw<0> to r0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.818   0.352  dw_0_IBUF (dw_0_IBUF)
     FDE:D                    -0.018          r0_0
    ----------------------------------------
    Total                      1.170ns (0.818ns logic, 0.352ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rwe'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              1.504ns (Levels of Logic = 2)
  Source:            rw<0> (PAD)
  Destination:       dec/er0 (LATCH)
  Destination Clock: rwe falling

  Data Path: rw<0> to dec/er0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.818   0.592  rw_0_IBUF (rw_0_IBUF)
     LUT2:I0->O            1   0.094   0.000  dec/Mrom_rw_rom000031 (dec/Mrom_rw_rom00003)
     LD:D                     -0.071          dec/er0
    ----------------------------------------
    Total                      1.504ns (0.912ns logic, 0.592ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Offset:              4.331ns (Levels of Logic = 2)
  Source:            r3_3 (FF)
  Destination:       crs<3> (PAD)
  Source Clock:      clk rising

  Data Path: r3_3 to crs<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.471   0.978  r3_3 (r3_3)
     LUT6:I1->O            1   0.094   0.336  muxrt/salida<3>1 (crt_3_OBUF)
     OBUF:I->O                 2.452          crt_3_OBUF (crt<3>)
    ----------------------------------------
    Total                      4.331ns (3.017ns logic, 1.314ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               4.785ns (Levels of Logic = 3)
  Source:            rs<1> (PAD)
  Destination:       crs<3> (PAD)

  Data Path: rs<1> to crs<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.818   1.085  rs_1_IBUF (rs_1_IBUF)
     LUT6:I0->O            1   0.094   0.336  muxrs/salida<3>1 (crs_3_OBUF)
     OBUF:I->O                 2.452          crs_3_OBUF (crs<3>)
    ----------------------------------------
    Total                      4.785ns (3.364ns logic, 1.421ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.99 secs
 
--> 

Total memory usage is 270272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

