

================================================================
== Vitis HLS Report for 'spvm_kernel_Loop_VITIS_LOOP_52_3_proc4'
================================================================
* Date:           Fri Oct 21 20:04:44 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_3  |        ?|        ?|        13|          6|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    150|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    182|    -|
|Register         |        -|    -|     270|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     618|   1043|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U13  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  348|  711|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |col_left_3_fu_165_p2               |         +|   0|  0|  39|          32|           2|
    |r_2_fu_126_p2                      |         +|   0|  0|  39|          32|           1|
    |ap_block_state13_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_condition_393                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_397                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state3      |       and|   0|  0|   2|           1|           1|
    |icmp_ln52_fu_120_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln54_fu_132_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln64_fu_171_p2                |      icmp|   0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 150|         169|          47|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  37|          7|    1|          7|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_left_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_r_1              |   9|          2|   32|         64|
    |col_left_fu_44                    |  14|          3|   32|         96|
    |cols_fifo_blk_n                   |   9|          2|    1|          2|
    |grp_load_fu_104_p1                |  14|          3|   32|         96|
    |r_fu_40                           |   9|          2|   32|         64|
    |results_fifo_blk_n                |   9|          2|    1|          2|
    |rows_fifo_blk_n                   |   9|          2|    1|          2|
    |sum_fu_48                         |   9|          2|   32|         64|
    |values_fifo_blk_n                 |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 182|         39|  202|        473|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |col_left_fu_44                    |  32|   0|   32|          0|
    |icmp_ln52_reg_212                 |   1|   0|    1|          0|
    |icmp_ln54_reg_221                 |   1|   0|    1|          0|
    |icmp_ln64_reg_255                 |   1|   0|    1|          0|
    |mul_reg_230                       |  32|   0|   32|          0|
    |r_2_reg_216                       |  32|   0|   32|          0|
    |r_fu_40                           |  32|   0|   32|          0|
    |sum_2_reg_259                     |  32|   0|   32|          0|
    |sum_fu_48                         |  32|   0|   32|          0|
    |values_fifo_read_reg_235          |  32|   0|   32|          0|
    |x_local_load_reg_225              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 270|   0|  270|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-----------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_52_3_proc4|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_52_3_proc4|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_52_3_proc4|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_52_3_proc4|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_52_3_proc4|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_52_3_proc4|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  spvm_kernel_Loop_VITIS_LOOP_52_3_proc4|  return value|
|data_size                    |   in|   32|     ap_none|                               data_size|        scalar|
|values_fifo_dout             |   in|   32|     ap_fifo|                             values_fifo|       pointer|
|values_fifo_num_data_valid   |   in|    2|     ap_fifo|                             values_fifo|       pointer|
|values_fifo_fifo_cap         |   in|    2|     ap_fifo|                             values_fifo|       pointer|
|values_fifo_empty_n          |   in|    1|     ap_fifo|                             values_fifo|       pointer|
|values_fifo_read             |  out|    1|     ap_fifo|                             values_fifo|       pointer|
|cols_fifo_dout               |   in|   32|     ap_fifo|                               cols_fifo|       pointer|
|cols_fifo_num_data_valid     |   in|    2|     ap_fifo|                               cols_fifo|       pointer|
|cols_fifo_fifo_cap           |   in|    2|     ap_fifo|                               cols_fifo|       pointer|
|cols_fifo_empty_n            |   in|    1|     ap_fifo|                               cols_fifo|       pointer|
|cols_fifo_read               |  out|    1|     ap_fifo|                               cols_fifo|       pointer|
|x_local_address0             |  out|    2|   ap_memory|                                 x_local|         array|
|x_local_ce0                  |  out|    1|   ap_memory|                                 x_local|         array|
|x_local_q0                   |   in|   32|   ap_memory|                                 x_local|         array|
|rows_fifo_dout               |   in|   32|     ap_fifo|                               rows_fifo|       pointer|
|rows_fifo_num_data_valid     |   in|    2|     ap_fifo|                               rows_fifo|       pointer|
|rows_fifo_fifo_cap           |   in|    2|     ap_fifo|                               rows_fifo|       pointer|
|rows_fifo_empty_n            |   in|    1|     ap_fifo|                               rows_fifo|       pointer|
|rows_fifo_read               |  out|    1|     ap_fifo|                               rows_fifo|       pointer|
|results_fifo_din             |  out|   32|     ap_fifo|                            results_fifo|       pointer|
|results_fifo_num_data_valid  |   in|    2|     ap_fifo|                            results_fifo|       pointer|
|results_fifo_fifo_cap        |   in|    2|     ap_fifo|                            results_fifo|       pointer|
|results_fifo_full_n          |   in|    1|     ap_fifo|                            results_fifo|       pointer|
|results_fifo_write           |  out|    1|     ap_fifo|                            results_fifo|       pointer|
+-----------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 6, D = 13, States = { 1 4 2 5 6 7 3 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 
2 --> 5 
3 --> 8 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 16 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%col_left = alloca i32 1"   --->   Operation 17 'alloca' 'col_left' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 18 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %results_fifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_fifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %values_fifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_fifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_size"   --->   Operation 23 'read' 'data_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %r"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond11"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_1 = load i32 %r" [proj3/spmv.cpp:52]   --->   Operation 27 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.47ns)   --->   "%icmp_ln52 = icmp_eq  i32 %r_1, i32 %data_size_read" [proj3/spmv.cpp:52]   --->   Operation 28 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.55ns)   --->   "%r_2 = add i32 %r_1, i32 1" [proj3/spmv.cpp:52]   --->   Operation 29 'add' 'r_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.body13, void %for.cond23.exitStub" [proj3/spmv.cpp:52]   --->   Operation 30 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 2 <SV = 2> <Delay = 2.47>
ST_2 : Operation 24 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 0, i32 %col_left"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%col_left_load = load i32 %col_left" [proj3/spmv.cpp:54]   --->   Operation 31 'load' 'col_left_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [proj3/spmv.cpp:53]   --->   Operation 32 'specpipeline' 'specpipeline_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [proj3/spmv.cpp:54]   --->   Operation 33 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.47ns)   --->   "%icmp_ln54 = icmp_eq  i32 %col_left_load, i32 0" [proj3/spmv.cpp:54]   --->   Operation 34 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln52)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %if.end, void %if.then" [proj3/spmv.cpp:54]   --->   Operation 35 'br' 'br_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%x_local_load = load i2 %x_local_addr" [proj3/spmv.cpp:60]   --->   Operation 36 'load' 'x_local_load' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 3 <SV = 6> <Delay = 5.70>
ST_3 : Operation 37 [1/1] (3.63ns)   --->   "%tmp_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %rows_fifo" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'read' 'tmp_3' <Predicate = (!icmp_ln52 & icmp_ln54)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 0, i32 %sum" [proj3/spmv.cpp:57]   --->   Operation 38 'store' 'store_ln57' <Predicate = (!icmp_ln52 & icmp_ln54)> <Delay = 1.58>
ST_3 : Operation 39 [1/1] (1.70ns)   --->   "%store_ln57 = store i32 %tmp_3, i32 %col_left" [proj3/spmv.cpp:57]   --->   Operation 39 'store' 'store_ln57' <Predicate = (!icmp_ln52 & icmp_ln54)> <Delay = 1.70>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end" [proj3/spmv.cpp:57]   --->   Operation 40 'br' 'br_ln57' <Predicate = (!icmp_ln52 & icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 41 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %x_local_load" [proj3/spmv.cpp:60]   --->   Operation 41 'fmul' 'mul' <Predicate = (!icmp_ln52)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 1> <Delay = 5.95>
ST_4 : Operation 42 [1/1] (3.63ns)   --->   "%values_fifo_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %values_fifo" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'values_fifo_read' <Predicate = (!icmp_ln52)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 43 [1/1] (3.63ns)   --->   "%tmp_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %cols_fifo" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'read' 'tmp_2' <Predicate = (!icmp_ln52)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %tmp_2" [proj3/spmv.cpp:60]   --->   Operation 44 'zext' 'zext_ln60' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%x_local_addr = getelementptr i32 %x_local, i64 0, i64 %zext_ln60" [proj3/spmv.cpp:60]   --->   Operation 45 'getelementptr' 'x_local_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.32ns)   --->   "%x_local_load = load i2 %x_local_addr" [proj3/spmv.cpp:60]   --->   Operation 46 'load' 'x_local_load' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 5 <SV = 3> <Delay = 5.70>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %values_fifo_read" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'bitcast' 'tmp' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 48 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %x_local_load" [proj3/spmv.cpp:60]   --->   Operation 48 'fmul' 'mul' <Predicate = (!icmp_ln52)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 5.70>
ST_6 : Operation 49 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %x_local_load" [proj3/spmv.cpp:60]   --->   Operation 49 'fmul' 'mul' <Predicate = (!icmp_ln52)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 5.70>
ST_7 : Operation 50 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %x_local_load" [proj3/spmv.cpp:60]   --->   Operation 50 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln52 = store i32 %r_2, i32 %r" [proj3/spmv.cpp:52]   --->   Operation 51 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%col_left_2 = load i32 %col_left" [proj3/spmv.cpp:62]   --->   Operation 52 'load' 'col_left_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%sum_1 = load i32 %sum" [proj3/spmv.cpp:60]   --->   Operation 53 'load' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [5/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul" [proj3/spmv.cpp:60]   --->   Operation 54 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (2.55ns)   --->   "%col_left_3 = add i32 %col_left_2, i32 4294967295" [proj3/spmv.cpp:62]   --->   Operation 55 'add' 'col_left_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln64 = icmp_eq  i32 %col_left_3, i32 0" [proj3/spmv.cpp:64]   --->   Operation 56 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc20, void %if.then18" [proj3/spmv.cpp:64]   --->   Operation 57 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.70ns)   --->   "%store_ln52 = store i32 %col_left_3, i32 %col_left" [proj3/spmv.cpp:52]   --->   Operation 58 'store' 'store_ln52' <Predicate = true> <Delay = 1.70>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 59 [4/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul" [proj3/spmv.cpp:60]   --->   Operation 59 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 60 [3/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul" [proj3/spmv.cpp:60]   --->   Operation 60 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 61 [2/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul" [proj3/spmv.cpp:60]   --->   Operation 61 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 62 [1/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul" [proj3/spmv.cpp:60]   --->   Operation 62 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.63>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %sum_2" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'bitcast' 'bitcast_ln174' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %results_fifo, i32 %bitcast_ln174" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'write' 'write_ln174' <Predicate = (icmp_ln64)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc20" [proj3/spmv.cpp:66]   --->   Operation 65 'br' 'br_ln66' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln52 = store i32 %sum_2, i32 %sum" [proj3/spmv.cpp:52]   --->   Operation 66 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.cond11" [proj3/spmv.cpp:52]   --->   Operation 67 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ values_fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ x_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rows_fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ results_fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r                 (alloca       ) [ 01111111000000]
col_left          (alloca       ) [ 01111111100000]
sum               (alloca       ) [ 01111111111111]
specinterface_ln0 (specinterface) [ 00000000000000]
specinterface_ln0 (specinterface) [ 00000000000000]
specinterface_ln0 (specinterface) [ 00000000000000]
specinterface_ln0 (specinterface) [ 00000000000000]
data_size_read    (read         ) [ 00000000000000]
store_ln0         (store        ) [ 00000000000000]
store_ln0         (store        ) [ 00000000000000]
br_ln0            (br           ) [ 00000000000000]
r_1               (load         ) [ 00000000000000]
icmp_ln52         (icmp         ) [ 01111111000000]
r_2               (add          ) [ 00111111000000]
br_ln52           (br           ) [ 00000000000000]
col_left_load     (load         ) [ 00000000000000]
specpipeline_ln53 (specpipeline ) [ 00000000000000]
specloopname_ln54 (specloopname ) [ 00000000000000]
icmp_ln54         (icmp         ) [ 01011111000000]
br_ln54           (br           ) [ 00000000000000]
x_local_load      (load         ) [ 01011111000000]
tmp_3             (read         ) [ 00000000000000]
store_ln57        (store        ) [ 00000000000000]
store_ln57        (store        ) [ 00000000000000]
br_ln57           (br           ) [ 00000000000000]
mul               (fmul         ) [ 00111110111110]
values_fifo_read  (read         ) [ 00111100000000]
tmp_2             (read         ) [ 00000000000000]
zext_ln60         (zext         ) [ 00000000000000]
x_local_addr      (getelementptr) [ 00110000000000]
tmp               (bitcast      ) [ 01010111000000]
store_ln52        (store        ) [ 00000000000000]
col_left_2        (load         ) [ 00000000000000]
sum_1             (load         ) [ 00011110011110]
col_left_3        (add          ) [ 00000000000000]
icmp_ln64         (icmp         ) [ 01011110011111]
br_ln64           (br           ) [ 00000000000000]
store_ln52        (store        ) [ 00000000000000]
sum_2             (fadd         ) [ 01000000000001]
bitcast_ln174     (bitcast      ) [ 00000000000000]
write_ln174       (write        ) [ 00000000000000]
br_ln66           (br           ) [ 00000000000000]
store_ln52        (store        ) [ 00000000000000]
br_ln52           (br           ) [ 00000000000000]
ret_ln0           (ret          ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="values_fifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values_fifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols_fifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_fifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_local">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_local"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rows_fifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_fifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="results_fifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results_fifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="r_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="col_left_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_left/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="sum_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="data_size_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_size_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_3_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="values_fifo_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="values_fifo_read/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_2_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln174_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 "/>
</bind>
</comp>

<comp id="83" class="1004" name="x_local_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="0"/>
<pin id="87" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_local_addr/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_local_load/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="1"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/8 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="2"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_left_load/2 col_left_2/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="r_1_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln52_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="r_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln54_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln57_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="6"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln57_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="6"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln60_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln52_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="5"/>
<pin id="159" dir="0" index="1" bw="32" slack="5"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sum_1_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="7"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="col_left_3_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_left_3/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln64_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/8 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln52_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="7"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="bitcast_ln174_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/13 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln52_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="32" slack="12"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/13 "/>
</bind>
</comp>

<comp id="190" class="1005" name="r_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="197" class="1005" name="col_left_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2"/>
<pin id="199" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="col_left "/>
</bind>
</comp>

<comp id="205" class="1005" name="sum_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="6"/>
<pin id="207" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="212" class="1005" name="icmp_ln52_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="216" class="1005" name="r_2_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="5"/>
<pin id="218" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="icmp_ln54_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="4"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="225" class="1005" name="x_local_load_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_local_load "/>
</bind>
</comp>

<comp id="230" class="1005" name="mul_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="235" class="1005" name="values_fifo_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2"/>
<pin id="237" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="values_fifo_read "/>
</bind>
</comp>

<comp id="240" class="1005" name="x_local_addr_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="1"/>
<pin id="242" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x_local_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="250" class="1005" name="sum_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="icmp_ln64_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="5"/>
<pin id="257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="259" class="1005" name="sum_2_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="52" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="117" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="104" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="58" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="70" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="169"><net_src comp="104" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="165" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="182" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="193"><net_src comp="40" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="200"><net_src comp="44" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="208"><net_src comp="48" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="215"><net_src comp="120" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="126" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="224"><net_src comp="132" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="90" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="233"><net_src comp="100" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="238"><net_src comp="64" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="243"><net_src comp="83" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="248"><net_src comp="153" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="253"><net_src comp="161" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="258"><net_src comp="171" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="96" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="186" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_local | {}
	Port: results_fifo | {13 }
 - Input state : 
	Port: spvm_kernel_Loop_VITIS_LOOP_52_3_proc4 : data_size | {1 }
	Port: spvm_kernel_Loop_VITIS_LOOP_52_3_proc4 : values_fifo | {4 }
	Port: spvm_kernel_Loop_VITIS_LOOP_52_3_proc4 : cols_fifo | {4 }
	Port: spvm_kernel_Loop_VITIS_LOOP_52_3_proc4 : x_local | {2 4 }
	Port: spvm_kernel_Loop_VITIS_LOOP_52_3_proc4 : rows_fifo | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		r_1 : 1
		icmp_ln52 : 2
		r_2 : 2
		br_ln52 : 3
	State 2
		icmp_ln54 : 1
		br_ln54 : 2
	State 3
	State 4
		x_local_addr : 1
		x_local_load : 2
	State 5
		mul : 1
	State 6
	State 7
	State 8
		sum_2 : 1
		col_left_3 : 1
		icmp_ln64 : 2
		br_ln64 : 3
		store_ln52 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_96          |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_100         |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|    add   |          r_2_fu_126         |    0    |    0    |    39   |
|          |      col_left_3_fu_165      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln52_fu_120      |    0    |    0    |    18   |
|   icmp   |       icmp_ln54_fu_132      |    0    |    0    |    18   |
|          |       icmp_ln64_fu_171      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |  data_size_read_read_fu_52  |    0    |    0    |    0    |
|   read   |       tmp_3_read_fu_58      |    0    |    0    |    0    |
|          | values_fifo_read_read_fu_64 |    0    |    0    |    0    |
|          |       tmp_2_read_fu_70      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln174_write_fu_76   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |       zext_ln60_fu_148      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   348   |   843   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    col_left_reg_197    |   32   |
|    icmp_ln52_reg_212   |    1   |
|    icmp_ln54_reg_221   |    1   |
|    icmp_ln64_reg_255   |    1   |
|       mul_reg_230      |   32   |
|       r_2_reg_216      |   32   |
|        r_reg_190       |   32   |
|      sum_1_reg_250     |   32   |
|      sum_2_reg_259     |   32   |
|       sum_reg_205      |   32   |
|       tmp_reg_245      |   32   |
|values_fifo_read_reg_235|   32   |
|  x_local_addr_reg_240  |    2   |
|  x_local_load_reg_225  |   32   |
+------------------------+--------+
|          Total         |   325  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_90 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_96    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_100    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   132  ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   843  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   325  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |   673  |   870  |
+-----------+--------+--------+--------+--------+
