<html>

<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf55.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:45:43 GMT -->
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"細明體"; font-size:9pt;}

A:link {font-family:"細明體"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"細明體"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"細明體"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf54.html" target="_self" title="前一個搜索組"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<nobr><a name="bms_R_A"></a><a name="subkey_R_A"></a>rab <a href="../Itanium2_HH/Events642/l1i_rab_full.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/l1i_rab_almost_full.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/l1i_fetch_rab_hit.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/L2_INST_DEMAND_READS.html"><b>4</b></a> </nobr><br><nobr><a name="bm_R"></a>raddr <a href="../instruct64_hh/6400441.html"><b>1</b></a> <a href="../instruct64_hh/6400436.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>raise <a href="../instruct64_hh/loadrs-operation.html"><b>1</b></a> <a href="../instruct64_hh/6400141.html"><b>2</b></a> </nobr><br><a name="bm_R"></a><a href="../Reference_HH/p6_family_micro-architecture.html"><b>ram</b></a> <br><nobr><a name="bm_R"></a>range <a href="../instruct32_hh/guideline_for_monitor_mwait.html"><b>1</b></a> <a href="../instruct32_hh/vc110.html"><b>2</b></a> <a href="../instruct32_hh/vc116.html"><b>3</b></a> <a href="../instruct32_hh/vc115.html"><b>4</b></a> <a href="../instruct32_hh/vc91.html"><b>5</b></a> </nobr><br><nobr><a name="bm_R"></a>Raphson <a href="../instruct64_hh/6400252.html"><b>1</b></a> <a href="../instruct64_hh/6400250.html"><b>2</b></a> <a href="../instruct64_hh/6400256.html"><b>3</b></a> <a href="../instruct64_hh/6400254.html"><b>4</b></a> </nobr><br><nobr><a name="bm_R"></a>ratios <a href="../Pentium4_HH/Pentium4P_HH/ERP/user-defined_event_ratio.html"><b>1</b></a> <a href="../Pentium4_HH/ER4/user-defined_event_ratio.html"><b>2</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct64_hh/6400146.html"><b>raw</b></a> <br><a name="bm_R"></a><a href="../instruct64_hh/brl_-_branch_long_instruction.html"><b>RAW</b></a> <br><nobr><a name="bm_R"></a>raz <a href="../instruct64_hh/6400318.html"><b>1</b></a> <a href="../instruct64_hh/6400408.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>raz_form <a href="../instruct64_hh/6400319.html"><b>1</b></a> <a href="../instruct64_hh/6400318.html"><b>2</b></a> </nobr><br><nobr><a name="bms_R_B"></a><a name="subkey_R_B"></a>rb <a href="../instruct32_hh/opcode_column.html"><b>1</b></a> <a href="../instruct32_hh/vc177.html"><b>2</b></a> </nobr><br><nobr><a name="bms_R_C"></a><a name="subkey_R_C"></a>rc <a href="../instruct64_hh/6400202.html"><b>1</b></a> <a href="../instruct64_hh/6400197.html"><b>2</b></a> <a href="../instruct64_hh/6400220.html"><b>3</b></a> <a href="../instruct64_hh/6400219.html"><b>4</b></a> <a href="../instruct64_hh/6400217.html"><b>5</b></a> <a href="../instruct64_hh/6400212.html"><b>6</b></a> <a href="../instruct64_hh/6400234.html"><b>7</b></a> <a href="../instruct64_hh/6400232.html"><b>8</b></a> <a href="../instruct32_hh/vc111.html"><b>9</b></a> <a href="../instruct32_hh/vc102.html"><b>10</b></a> <a href="../instruct64_hh/6400249.html"><b>11</b></a> <a href="../instruct64_hh/6400247.html"><b>12</b></a> <a href="../instruct64_hh/6400243.html"><b>13</b></a> <a href="../instruct64_hh/6400242.html"><b>14</b></a> <a href="../instruct32_hh/vc118.html"><b>15</b></a> <a href="../instruct64_hh/fnma_-_floating-point_negative_multiply_add.html"><b>16</b></a> <a href="../instruct64_hh/fms-floating-point_multiply_subtract.html"><b>17</b></a> <a href="../instruct64_hh/6400262.html"><b>18</b></a> <a href="../instruct32_hh/vc85.html"><b>19</b></a> <a href="../instruct32_hh/vc148.html"><b>20</b></a> <a href="../instruct64_hh/6400174.html"><b>21</b></a> </nobr><br><a name="bm_R"></a><a name="subkey_R_C"></a><a href="../instruct32_hh/vc100.html"><b>RC</b></a> <br><a name="bm_R"></a><a href="../instruct32_hh/vc271.html"><b>rccps</b></a> <br><nobr><a name="bm_R"></a>rcl <a href="../Pentium4_HH/Lips/lipspro_eflags_stall.html"><b>1</b></a> <a href="../instruct32_hh/vc270.html"><b>2</b></a> <a href="../instruct32_hh/vc278.html"><b>3</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct32_hh/vc271.html"><b>rcpps</b></a> <br><nobr><a name="bm_R"></a>rcpss <a href="../instruct32_hh/vc272.html"><b>1</b></a> <a href="../instruct32_hh/vc271.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>rcr <a href="../instruct32_hh/vc270.html"><b>1</b></a> <a href="../instruct32_hh/vc278.html"><b>2</b></a> </nobr><br><nobr><a name="bms_R_D"></a><a name="subkey_R_D"></a>rd <a href="../instruct32_hh/vc326.html"><b>1</b></a> <a href="../instruct32_hh/opcode_column.html"><b>2</b></a> <a href="../instruct32_hh/vc73.html"><b>3</b></a> <a href="../instruct32_hh/vc138.html"><b>4</b></a> <a href="../instruct32_hh/vc177.html"><b>5</b></a> <a href="../Itanium2_HH/ER642/bus_mem_read_outstanding.html"><b>6</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.html"><b>7</b></a> <a href="../instruct32_hh/vc21a.html"><b>8</b></a> <a href="../instruct32_hh/vc245.html"><b>9</b></a> <a href="../instruct32_hh/vc266.html"><b>10</b></a> </nobr><br><nobr><a name="bm_R"></a>rdmsr <a href="../instruct32_hh/vc46.html"><b>1</b></a> <a href="../instruct32_hh/vc273.html"><b>2</b></a> <a href="../instruct32_hh/vc275.html"><b>3</b></a> <a href="../instruct32_hh/vc274.html"><b>4</b></a> <a href="../instruct32_hh/vc311.html"><b>5</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct32_hh/vc273.html"><b>RDMSR</b></a> <br><a name="bm_R"></a><a href="../instruct32_hh/vc274.html"><b>rdpcm</b></a> <br><a name="bm_R"></a><a href="../instruct32_hh/vc274.html"><b>rdpmc</b></a> <br><nobr><a name="bm_R"></a>rdtsc <a href="../ht_index.html"><b>1</b></a> <a href="../instruct32_hh/vc46.html"><b>2</b></a> <a href="../instruct32_hh/vc275.html"><b>3</b></a> <a href="../Pentium4_HH/Events4/Counting_Clock_Cycles.html"><b>4</b></a> </nobr><br><a name="bms_R_E"></a><a name="subkey_R_E"></a><a href="../instruct32_hh/vc26.html"><b>Read</b></a> <br><nobr><a name="bm_R"></a><a name="subkey_R_E"></a>read <a href="../instruct32_hh/vc321.html"><b>1</b></a> <a href="../instruct32_hh/vc143.html"><b>2</b></a> <a href="../instruct32_hh/vc140.html"><b>3</b></a> <a href="../instruct64_hh/probe-operation.html"><b>4</b></a> <a href="../instruct64_hh/mov_psr-operation.html"><b>5</b></a> <a href="../instruct64_hh/6400285.html"><b>6</b></a> <a href="../instruct64_hh/6400283.html"><b>7</b></a> <a href="../instruct64_hh/6400281.html"><b>8</b></a> <a href="../instruct64_hh/6400279.html"><b>9</b></a> <a href="../instruct64_hh/6400273.html"><b>10</b></a> <a href="../instruct32_hh/vc157.html"><b>11</b></a> <a href="../instruct32_hh/vc147.html"><b>12</b></a> <a href="../instruct32_hh/vc145.html"><b>13</b></a> <a href="../instruct32_hh/vc165.html"><b>14</b></a> <a href="../instruct32_hh/vc163.html"><b>15</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/frequent_branch_mispredictions.html"><b>16</b></a> <a href="../instruct32_hh/vc277.html"><b>17</b></a> <a href="../instruct64_hh/6400184.html"><b>18</b></a> <a href="../instruct32_hh/vc312.html"><b>19</b></a> <a href="../instruct32_hh/vc311.html"><b>20</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct64_hh/probe_-_probe_access_instruction.html"><b>read_form</b></a> <br><a name="bm_R"></a><a href="../Itanium2_HH/Events642/L2_OPS_ISSUED.html"><b>read_modify_write</b></a> <br><a name="bm_R"></a><a href="../Itanium2_HH/Events642/L2_OZQ_CANCELS2.html"><b>read_wb_conf</b></a> <br><nobr><a name="bm_R"></a>read_write_form <a href="../instruct64_hh/probe_-_probe_access_instruction.html"><b>1</b></a> <a href="../instruct64_hh/probe-operation.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>readable <a href="../instruct32_hh/vc321.html"><b>1</b></a> <a href="../instruct32_hh/vc149.html"><b>2</b></a> <a href="../instruct32_hh/vc177.html"><b>3</b></a> <a href="../instruct32_hh/vc245.html"><b>4</b></a> <a href="../instruct32_hh/vc277.html"><b>5</b></a> </nobr><br><nobr><a name="bm_R"></a>readonly <a href="../xscinstruct_hh/INST_MIAxy.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_MCRR.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_MCR.html"><b>5</b></a> <a href="../xscinstruct_hh/INST_MAR.html"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRT.html"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRSH.html"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDRSB.html"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDRH.html"><b>10</b></a> <a href="../xscinstruct_hh/INST_LDRD.html"><b>11</b></a> <a href="../xscinstruct_hh/INST_LDRBT.html"><b>12</b></a> <a href="../xscinstruct_hh/INST_LDRB.html"><b>13</b></a> <a href="../xscinstruct_hh/inst_ldr.html"><b>14</b></a> <a href="../xscinstruct_hh/INST_LDM(3).html"><b>15</b></a> <a href="../xscinstruct_hh/INST_LDM(2).html"><b>16</b></a> <a href="../xscinstruct_hh/INST_QSUB.html"><b>17</b></a> <a href="../xscinstruct_hh/INST_QDSUB.html"><b>18</b></a> <a href="../xscinstruct_hh/INST_QDADD.html"><b>19</b></a> <a href="../xscinstruct_hh/INST_QADD.html"><b>20</b></a> <a href="../xscinstruct_hh/INST_PLD.html"><b>21</b></a> <a href="../xscinstruct_hh/INST_ORR.html"><b>22</b></a> <a href="../xscinstruct_hh/INST_MVN.html"><b>23</b></a> <a href="../xscinstruct_hh/INST_MUL.html"><b>24</b></a> <a href="../xscinstruct_hh/INST_MSR.html"><b>25</b></a> <a href="../xscinstruct_hh/INST_MRS.html"><b>26</b></a> <a href="../xscinstruct_hh/INST_MRRC.html"><b>27</b></a> <a href="../xscinstruct_hh/INST_MRC.html"><b>28</b></a> <a href="../xscinstruct_hh/INST_MRA.html"><b>29</b></a> <a href="../xscinstruct_hh/INST_MOV.html"><b>30</b></a> <a href="../xscinstruct_hh/INST_MLA.html"><b>31</b></a> <a href="../xscinstruct_hh/INST_STRBT.html"><b>32</b></a> <a href="../xscinstruct_hh/INST_STRB.html"><b>33</b></a> <a href="../xscinstruct_hh/INST_STR.html"><b>34</b></a> <a href="../xscinstruct_hh/INST_STM(2).html"><b>35</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>36</b></a> <a href="../xscinstruct_hh/INST_STC.html"><b>37</b></a> <a href="../xscinstruct_hh/INST_SMULW.html"><b>38</b></a> <a href="../xscinstruct_hh/INST_SMULL.html"><b>39</b></a> <a href="../xscinstruct_hh/INST_SMUL.html"><b>40</b></a> <a href="../xscinstruct_hh/INST_SMLAW.html"><b>41</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).html"><b>42</b></a> <a href="../xscinstruct_hh/INST_SMLAL.html"><b>43</b></a> <a href="../xscinstruct_hh/INST_SMLA.html"><b>44</b></a> <a href="../xscinstruct_hh/INST_SBC.html"><b>45</b></a> <a href="../xscinstruct_hh/INST_RSC.html"><b>46</b></a> <a href="../xscinstruct_hh/INST_RSB.html"><b>47</b></a> <a href="../xscinstruct_hh/LDR(3)_(Thumb).html"><b>48</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).html"><b>49</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).html"><b>50</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).html"><b>51</b></a> <a href="../xscinstruct_hh/INST_UMULL.html"><b>52</b></a> <a href="../xscinstruct_hh/INST_UMLAL.html"><b>53</b></a> <a href="../xscinstruct_hh/INST_TST.html"><b>54</b></a> <a href="../xscinstruct_hh/INST_TEQ.html"><b>55</b></a> <a href="../xscinstruct_hh/INST_SWPB.html"><b>56</b></a> <a href="../xscinstruct_hh/INST_SWP.html"><b>57</b></a> <a href="../xscinstruct_hh/INST_SWI.html"><b>58</b></a> <a href="../xscinstruct_hh/INST_SUB.html"><b>59</b></a> <a href="../xscinstruct_hh/INST_STRT.html"><b>60</b></a> <a href="../xscinstruct_hh/INST_STRH.html"><b>61</b></a> <a href="../xscinstruct_hh/INST_STRD.html"><b>62</b></a> <a href="../xscinstruct_hh/MVN_(Thumb).html"><b>63</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).html"><b>64</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).html"><b>65</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).html"><b>66</b></a> <a href="../xscinstruct_hh/MOV(1)_(Thumb).html"><b>67</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).html"><b>68</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).html"><b>69</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).html"><b>70</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).html"><b>71</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).html"><b>72</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).html"><b>73</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).html"><b>74</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).html"><b>75</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).html"><b>76</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).html"><b>77</b></a> <a href="../xscinstruct_hh/LDR(4)_(Thumb).html"><b>78</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).html"><b>79</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).html"><b>80</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).html"><b>81</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).html"><b>82</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).html"><b>83</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).html"><b>84</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).html"><b>85</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).html"><b>86</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).html"><b>87</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).html"><b>88</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).html"><b>89</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>90</b></a> <a href="../xscinstruct_hh/POP_(Thumb).html"><b>91</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).html"><b>92</b></a> <a href="../xscinstruct_hh/NEG_(Thumb).html"><b>93</b></a> <a href="../xscinstruct_hh/SWI_(Thumb).html"><b>94</b></a> <a href="../xscinstruct_hh/SUB(4)_(Thumb).html"><b>95</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).html"><b>96</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).html"><b>97</b></a> <a href="../xscinstruct_hh/TST_(Thumb).html"><b>98</b></a> <a href="../xscinstruct_hh/WZERO.html"><b>99</b></a> <a href="../xscinstruct_hh/ADD(7)_(Thumb).html"><b>100</b></a> <a href="../xscinstruct_hh/ADD(6)_(Thumb).html"><b>101</b></a> <a href="../xscinstruct_hh/ADD(5)_(Thumb).html"><b>102</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).html"><b>103</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).html"><b>104</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).html"><b>105</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).html"><b>106</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).html"><b>107</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).html"><b>108</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).html"><b>109</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).html"><b>110</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).html"><b>111</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).html"><b>112</b></a> <a href="../xscinstruct_hh/BX_(Thumb).html"><b>113</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).html"><b>114</b></a> <a href="../xscinstruct_hh/BLX(1)_(Thumb).html"><b>115</b></a> <a href="../xscinstruct_hh/BKPT_(Thumb).html"><b>116</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).html"><b>117</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).html"><b>118</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).html"><b>119</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).html"><b>120</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).html"><b>121</b></a> <a href="../xscinstruct_hh/AND_(Thumb).html"><b>122</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>123</b></a> <a href="../xscinstruct_hh/INST_LDC.html"><b>124</b></a> <a href="../xscinstruct_hh/INST_EOR.html"><b>125</b></a> <a href="../xscinstruct_hh/INST_CMP.html"><b>126</b></a> <a href="../xscinstruct_hh/INST_CMN.html"><b>127</b></a> <a href="../xscinstruct_hh/INST_CLZ.html"><b>128</b></a> <a href="../xscinstruct_hh/INST_CDP.html"><b>129</b></a> <a href="../xscinstruct_hh/INST_BX.html"><b>130</b></a> <a href="../xscinstruct_hh/INST_BLX(2).html"><b>131</b></a> <a href="../xscinstruct_hh/INST_BLX(1).html"><b>132</b></a> <a href="../xscinstruct_hh/INST_BKPT.html"><b>133</b></a> <a href="../xscinstruct_hh/INST_BIC.html"><b>134</b></a> <a href="../xscinstruct_hh/INST_BBL.html"><b>135</b></a> <a href="../xscinstruct_hh/INST_AND.html"><b>136</b></a> <a href="../xscinstruct_hh/INST_ADD.html"><b>137</b></a> <a href="../xscinstruct_hh/inst_adc.html"><b>138</b></a> </nobr><br><nobr><a name="bm_R"></a>reads <a href="../instruct32_hh/vc139.html"><b>1</b></a> <a href="../instruct32_hh/vc137.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>real <a href="../instruct32_hh/vc32.html"><b>1</b></a> <a href="../instruct32_hh/vc105.html"><b>2</b></a> <a href="../instruct32_hh/vc123.html"><b>3</b></a> <a href="../instruct32_hh/vc122.html"><b>4</b></a> <a href="../instruct32_hh/vc83.html"><b>5</b></a> <a href="../instruct32_hh/vc143.html"><b>6</b></a> <a href="../instruct32_hh/vc140.html"><b>7</b></a> <a href="../instruct32_hh/vc139.html"><b>8</b></a> <a href="../instruct32_hh/vc137.html"><b>9</b></a> <a href="../instruct32_hh/vc94.html"><b>10</b></a> <a href="../instruct32_hh/vc93.html"><b>11</b></a> <a href="../instruct32_hh/vc149.html"><b>12</b></a> <a href="../instruct32_hh/vc145.html"><b>13</b></a> <a href="../instruct32_hh/vc268.html"><b>14</b></a> <a href="../instruct32_hh/vc26.html"><b>15</b></a> <a href="../instruct32_hh/vc277.html"><b>16</b></a> <a href="../instruct32_hh/vc303.html"><b>17</b></a> </nobr><br><nobr><a name="bm_R"></a>Real <a href="../instruct32_hh/vc220.html"><b>1</b></a> <a href="../instruct32_hh/vc219.html"><b>2</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct64_hh/6400257.html"><b>recip_sqrt_table</b></a> <br><a name="bm_R"></a><a href="../instruct64_hh/6400255.html"><b>recip_table</b></a> <br><a name="bm_R"></a><a href="../Itanium2_HH/Events642/l2_ifet_cancels.html"><b>recir_over_sub</b></a> <br><a name="bm_R"></a><a href="../Itanium2_HH/Events642/L2_OZQ_CANCELS2.html"><b>recirc_over_sub</b></a> <br><a name="bm_R"></a><a href="../instruct32_hh/vc46.html"><b>recognized</b></a> <br><a name="bm_R"></a><a href="../Pentium4_HH/Lips/pentium(r)_processor.html"><b>reduction</b></a> <br><nobr><a name="bm_R"></a>reference <a href="../instruct32_hh/about_ia-32_instructions.html"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_blocked_store_forwards.html"><b>2</b></a> <a href="../Pentium4_HH/Advice4_HH/about_optimizations_for_the_intel(r)_pentium(r)_4_processor.html"><b>3</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_x87_denormals.html"><b>4</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_sse_denormals.html"><b>5</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_self-modifying_code_pipeline_clears.html"><b>6</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_blocked_store_forwards.html"><b>7</b></a> <a href="../Pentium4_HH/Advice4_HH/Avoiding_x87_Denormals.html"><b>8</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_sse_denormals.html"><b>9</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_self-modifying_code_pipeline_clears.html"><b>10</b></a> <a href="../Reference_HH/Intel_s_Software_Developer_s_Manuals.html"><b>11</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/decreasing_write_bus_utilization.html"><b>12</b></a> <a href="../Pentium4_HH/Advice4_HH/decreasing_write_bus_utilization.html"><b>13</b></a> <a href="../Pentium4_HH/Advice4_HH/decreasing_trace_cache_misses.html"><b>14</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/reduce_events_that_cause_tc_flushes.html"><b>15</b></a> </nobr><br><nobr><a name="bm_R"></a>reg <a href="../xscinstruct_hh/INST_LDM(3).html"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDM(2).html"><b>2</b></a> <a href="../instruct64_hh/6400491.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/inst_dispersed.html"><b>4</b></a> <a href="../instruct32_hh/opcode_column.html"><b>5</b></a> <a href="../xscinstruct_hh/INST_STM(2).html"><b>6</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>7</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).html"><b>8</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).html"><b>9</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>10</b></a> <a href="../xscinstruct_hh/POP_(Thumb).html"><b>11</b></a> <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.html"><b>12</b></a> <a href="../instruct64_hh/6400273.html"><b>13</b></a> <a href="../PentiumM_HH/EventsB/partial_stall_cycles.html"><b>14</b></a> <a href="../Pentium4_HH/Lips/V_pipe.html"><b>15</b></a> <a href="../xscinstruct_hh/WALIGNR.html"><b>16</b></a> <a href="../instruct32_hh/vc179.html"><b>17</b></a> <a href="../instruct32_hh/vc178.html"><b>18</b></a> <a href="../xscinstruct_hh/WZERO.html"><b>19</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>20</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>21</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.html"><b>22</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>23</b></a> </nobr><br><a name="bm_R"></a><a href="../xscinstruct_hh/WALIGNR.html"><b>reg0</b></a> <br><a name="bm_R"></a><a href="../xscinstruct_hh/WALIGNR.html"><b>reg1</b></a> <br><a name="bm_R"></a><a href="../xscinstruct_hh/WALIGNR.html"><b>reg2</b></a> <br><a name="bm_R"></a><a href="../xscinstruct_hh/WALIGNR.html"><b>reg3</b></a> <br><nobr><a name="bm_R"></a>reg_base_update_form <a href="../instruct64_hh/6400285.html"><b>1</b></a> <a href="../instruct64_hh/6400284.html"><b>2</b></a> <a href="../instruct64_hh/6400281.html"><b>3</b></a> <a href="../instruct64_hh/6400280.html"><b>4</b></a> <a href="../instruct64_hh/6400279.html"><b>5</b></a> <a href="../instruct64_hh/6400278.html"><b>6</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct64_hh/6400158.html"><b>reg_type</b></a> <br><a name="bm_R"></a><a href="../instruct64_hh/6400440.html"><b>rega</b></a> <br><nobr><a name="bm_R"></a>regclass <a href="../instruct64_hh/6400491.html"><b>1</b></a> <a href="../instruct64_hh/6400502.html"><b>2</b></a> <a href="../instruct64_hh/6400501.html"><b>3</b></a> </nobr><br><nobr><a name="bm_R"></a>register <a href="../Itanium2_HH/Events642/inst_dispersed.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>2</b></a> <a href="../xscinstruct_hh/LDR(3)_(Thumb).html"><b>3</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).html"><b>4</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).html"><b>5</b></a> <a href="../xscinstruct_hh/INST_SWPB.html"><b>6</b></a> <a href="../xscinstruct_hh/INST_SWP.html"><b>7</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).html"><b>8</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).html"><b>9</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).html"><b>10</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).html"><b>11</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).html"><b>12</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).html"><b>13</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).html"><b>14</b></a> <a href="../xscinstruct_hh/LDR(4)_(Thumb).html"><b>15</b></a> <a href="../instruct32_hh/vc143.html"><b>16</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).html"><b>17</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).html"><b>18</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).html"><b>19</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).html"><b>20</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).html"><b>21</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).html"><b>22</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).html"><b>23</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).html"><b>24</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).html"><b>25</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>26</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_at_target.html"><b>27</b></a> <a href="../instruct64_hh/rfi-operation.html"><b>28</b></a> <a href="../instruct64_hh/6400283.html"><b>29</b></a> <a href="../instruct64_hh/6400281.html"><b>30</b></a> <a href="../instruct64_hh/6400279.html"><b>31</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).html"><b>32</b></a> <a href="../Itanium2_HH/Lips642/it_register_stalls.html"><b>33</b></a> <a href="../instruct64_hh/6400299.html"><b>34</b></a> <a href="../instruct32_hh/vc182.html"><b>35</b></a> <a href="../instruct32_hh/vc199.html"><b>36</b></a> <a href="../xscinstruct_hh/WZERO.html"><b>37</b></a> <a href="../instruct32_hh/vc203.html"><b>38</b></a> <a href="../instruct32_hh/vc202.html"><b>39</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>40</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).html"><b>41</b></a> <a href="../xscinstruct_hh/Address_Logical_Shift_Left_by_Immediate_(AM_1).html"><b>42</b></a> <a href="../instruct64_hh/6400137.html"><b>43</b></a> <a href="../instruct64_hh/6400154.html"><b>44</b></a> <a href="../instruct32_hh/vc277.html"><b>45</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>46</b></a> </nobr><br><a name="bm_R"></a><a href="../xscinstruct_hh/INST_BBL.html"><b>register14</b></a> <br><nobr><a name="bm_R"></a>register_form <a href="../instruct64_hh/probe_-_probe_access_instruction.html"><b>1</b></a> <a href="../instruct64_hh/probe-operation.html"><b>2</b></a> <a href="../instruct64_hh/6400273.html"><b>3</b></a> <a href="../instruct64_hh/6400292.html"><b>4</b></a> <a href="../instruct64_hh/6400291.html"><b>5</b></a> <a href="../instruct64_hh/6400313.html"><b>6</b></a> <a href="../instruct64_hh/6400312.html"><b>7</b></a> <a href="../instruct64_hh/6400367.html"><b>8</b></a> <a href="../instruct64_hh/6400366.html"><b>9</b></a> <a href="../instruct64_hh/6400386.html"><b>10</b></a> <a href="../instruct64_hh/6400385.html"><b>11</b></a> <a href="../instruct64_hh/6400139.html"><b>12</b></a> <a href="../instruct64_hh/6400138.html"><b>13</b></a> <a href="../instruct64_hh/6400137.html"><b>14</b></a> <a href="../instruct64_hh/6400136.html"><b>15</b></a> <a href="../instruct64_hh/6400145.html"><b>16</b></a> <a href="../instruct64_hh/6400144.html"><b>17</b></a> <a href="../instruct64_hh/6400143.html"><b>18</b></a> <a href="../instruct64_hh/6400142.html"><b>19</b></a> <a href="../instruct64_hh/6400170.html"><b>20</b></a> <a href="../instruct64_hh/6400169.html"><b>21</b></a> <a href="../instruct64_hh/6400164.html"><b>22</b></a> <a href="../instruct64_hh/6400163.html"><b>23</b></a> <a href="../instruct64_hh/6400162.html"><b>24</b></a> <a href="../instruct64_hh/6400161.html"><b>25</b></a> </nobr><br><nobr><a name="bm_R"></a>register_nat_consumption_fault <a href="../instruct64_hh/6400199.html"><b>1</b></a> <a href="../instruct64_hh/itr-operation.html"><b>2</b></a> <a href="../instruct64_hh/itc-operation.html"><b>3</b></a> <a href="../instruct64_hh/ptr-operation.html"><b>4</b></a> <a href="../instruct64_hh/ptc.l_-_purge_local_translation_cache_instruction.html"><b>5</b></a> <a href="../instruct64_hh/ptc.g%2c_ptc.ga-operation.html"><b>6</b></a> <a href="../instruct64_hh/ptc.e_purge_translation_cache_entry_instruction.html"><b>7</b></a> <a href="../instruct64_hh/probe-operation.html"><b>8</b></a> <a href="../instruct64_hh/mov_psr-operation.html"><b>9</b></a> <a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.html"><b>10</b></a> <a href="../instruct64_hh/6400285.html"><b>11</b></a> <a href="../instruct64_hh/6400283.html"><b>12</b></a> <a href="../instruct64_hh/6400281.html"><b>13</b></a> <a href="../instruct64_hh/6400279.html"><b>14</b></a> <a href="../instruct64_hh/tpa_-_translate_to_physical_address_instruction.html"><b>15</b></a> <a href="../instruct64_hh/tak_-_translation_access_key_instruction.html"><b>16</b></a> <a href="../instruct64_hh/6400299.html"><b>17</b></a> <a href="../instruct64_hh/6400294.html"><b>18</b></a> <a href="../instruct64_hh/6400292.html"><b>19</b></a> <a href="../instruct64_hh/6400305.html"><b>20</b></a> <a href="../instruct64_hh/6400303.html"><b>21</b></a> <a href="../instruct64_hh/6400365.html"><b>22</b></a> <a href="../instruct64_hh/6400363.html"><b>23</b></a> <a href="../instruct64_hh/6400381.html"><b>24</b></a> <a href="../instruct64_hh/6400166.html"><b>25</b></a> <a href="../instruct64_hh/6400184.html"><b>26</b></a> </nobr><br><nobr><a name="bm_R"></a>registers <a href="../xscinstruct_hh/INST_LDM(3).html"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDM(2).html"><b>2</b></a> <a href="../xscinstruct_hh/INST_STM(2).html"><b>3</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>4</b></a> <a href="../instruct32_hh/vc113.html"><b>5</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).html"><b>6</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).html"><b>7</b></a> <a href="../instruct32_hh/vc140.html"><b>8</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).html"><b>9</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>10</b></a> <a href="../xscinstruct_hh/POP_(Thumb).html"><b>11</b></a> <a href="../instruct32_hh/vc199.html"><b>12</b></a> <a href="../instruct32_hh/vc203.html"><b>13</b></a> <a href="../instruct32_hh/vc202.html"><b>14</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).html"><b>15</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).html"><b>16</b></a> <a href="../instruct64_hh/6400141.html"><b>17</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>18</b></a> </nobr><br><nobr><a name="bm_R"></a>reglist <a href="../xscinstruct_hh/INST_LDM(3).html"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDM(2).html"><b>2</b></a> <a href="../xscinstruct_hh/INST_STM(2).html"><b>3</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>4</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).html"><b>5</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).html"><b>6</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>7</b></a> <a href="../xscinstruct_hh/POP_(Thumb).html"><b>8</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).html"><b>9</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).html"><b>10</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.html"><b>11</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).html"><b>12</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).html"><b>13</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>14</b></a> </nobr><br><nobr><a name="bm_R"></a>regnum <a href="../instruct64_hh/6400496.html"><b>1</b></a> <a href="../instruct64_hh/6400502.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>rel <a href="../instruct64_hh/6400199.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_cancels1.html"><b>2</b></a> <a href="../instruct64_hh/6400363.html"><b>3</b></a> <a href="../instruct64_hh/6400403.html"><b>4</b></a> <a href="../instruct64_hh/6400401.html"><b>5</b></a> <a href="../instruct64_hh/6400399.html"><b>6</b></a> <a href="../instruct64_hh/6400428.html"><b>7</b></a> <a href="../instruct64_hh/6400166.html"><b>8</b></a> </nobr><br><nobr><a name="bm_R"></a>rel16 <a href="../instruct32_hh/instruction.html"><b>1</b></a> <a href="../instruct32_hh/vc145.html"><b>2</b></a> <a href="../instruct32_hh/vc144.html"><b>3</b></a> <a href="../instruct32_hh/vc26.html"><b>4</b></a> </nobr><br><nobr><a name="bm_R"></a>rel32 <a href="../instruct32_hh/instruction.html"><b>1</b></a> <a href="../instruct32_hh/vc145.html"><b>2</b></a> <a href="../instruct32_hh/vc144.html"><b>3</b></a> <a href="../instruct32_hh/vc26.html"><b>4</b></a> </nobr><br><nobr><a name="bm_R"></a>rel8 <a href="../instruct32_hh/instruction.html"><b>1</b></a> <a href="../instruct32_hh/vc145.html"><b>2</b></a> <a href="../instruct32_hh/vc144.html"><b>3</b></a> <a href="../instruct32_hh/vc162.html"><b>4</b></a> </nobr><br><nobr><a name="bm_R"></a>relation <a href="../instruct32_hh/vc125.html"><b>1</b></a> <a href="../instruct32_hh/vc124.html"><b>2</b></a> <a href="../instruct32_hh/vc90.html"><b>3</b></a> <a href="../instruct32_hh/vc89.html"><b>4</b></a> <a href="../instruct32_hh/vc96.html"><b>5</b></a> </nobr><br><nobr><a name="bm_R"></a>relative <a href="../instruct32_hh/vc145.html"><b>1</b></a> <a href="../instruct32_hh/vc26.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>release <a href="../instruct64_hh/6400199.html"><b>1</b></a> <a href="../instruct64_hh/6400513.html"><b>2</b></a> <a href="../instruct64_hh/6400512.html"><b>3</b></a> <a href="../instruct64_hh/6400510.html"><b>4</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_release.html"><b>5</b></a> <a href="../instruct64_hh/6400363.html"><b>6</b></a> <a href="../instruct32_hh/vc277.html"><b>7</b></a> <a href="../instruct64_hh/6400166.html"><b>8</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct32_hh/vc142.html"><b>relevanttlbentries</b></a> <br><nobr><a name="bm_R"></a>remain <a href="../instruct32_hh/vc11a.html"><b>1</b></a> <a href="../instruct32_hh/vc283.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>remainder <a href="../instruct32_hh/vc109.html"><b>1</b></a> <a href="../instruct32_hh/vc108.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>remains <a href="../instruct32_hh/vc41.html"><b>1</b></a> <a href="../instruct32_hh/vc40.html"><b>2</b></a> <a href="../instruct32_hh/vc61.html"><b>3</b></a> <a href="../instruct32_hh/vc60.html"><b>4</b></a> <a href="../instruct32_hh/vc59.html"><b>5</b></a> <a href="../instruct32_hh/vc58.html"><b>6</b></a> <a href="../instruct32_hh/vc53.html"><b>7</b></a> <a href="../instruct32_hh/vc10a.html"><b>8</b></a> <a href="../instruct32_hh/vc77.html"><b>9</b></a> <a href="../instruct32_hh/vc78.html"><b>10</b></a> <a href="../instruct32_hh/vc212.html"><b>11</b></a> <a href="../instruct32_hh/vc211.html"><b>12</b></a> <a href="../instruct32_hh/vc203.html"><b>13</b></a> <a href="../instruct32_hh/vc202.html"><b>14</b></a> <a href="../instruct32_hh/vc272.html"><b>15</b></a> <a href="../instruct32_hh/vc281.html"><b>16</b></a> <a href="../instruct32_hh/vc300.html"><b>17</b></a> <a href="../instruct32_hh/vc299.html"><b>18</b></a> <a href="../instruct32_hh/vc310.html"><b>19</b></a> <a href="../instruct32_hh/vc309.html"><b>20</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct64_hh/6400372.html"><b>remote</b></a> <br><nobr><a name="bm_R"></a>remove <a href="../instruct64_hh/6400283.html"><b>1</b></a> <a href="../instruct64_hh/6400281.html"><b>2</b></a> <a href="../instruct64_hh/6400279.html"><b>3</b></a> </nobr><br><a name="bm_R"></a><a href="../Itanium2_HH/Events642/inst_dispersed.html"><b>ren</b></a> <br><a name="bm_R"></a><a href="../Itanium2_HH/Events642/inst_dispersed.html"><b>rename</b></a> <br><nobr><a name="bm_R"></a>rep <a href="../instruct32_hh/vc39.html"><b>1</b></a> <a href="../instruct32_hh/MONITOR--Setup_Monitor_Address.html"><b>2</b></a> <a href="../instruct32_hh/vc139.html"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsrep_prefix.html"><b>4</b></a> <a href="../instruct32_hh/vc161.html"><b>5</b></a> <a href="../instruct32_hh/vc201.html"><b>6</b></a> <a href="../instruct32_hh/vc220.html"><b>7</b></a> <a href="../instruct32_hh/vc285.html"><b>8</b></a> <a href="../instruct32_hh/vc276.html"><b>9</b></a> <a href="../instruct32_hh/vc304.html"><b>10</b></a> </nobr><br><a name="bm_R"></a><a href="../Pentium4_HH/Lips/lipsrep_prefix.html"><b>rep_prefix</b></a> <br><nobr><a name="bm_R"></a>repe <a href="../instruct32_hh/vc39.html"><b>1</b></a> <a href="../instruct32_hh/vc139.html"><b>2</b></a> <a href="../instruct32_hh/vc161.html"><b>3</b></a> <a href="../instruct32_hh/vc201.html"><b>4</b></a> <a href="../instruct32_hh/vc220.html"><b>5</b></a> <a href="../instruct32_hh/vc285.html"><b>6</b></a> <a href="../instruct32_hh/vc276.html"><b>7</b></a> <a href="../instruct32_hh/vc304.html"><b>8</b></a> </nobr><br><nobr><a name="bm_R"></a>repeat <a href="../instruct32_hh/vc130.html"><b>1</b></a> <a href="../instruct32_hh/vc148.html"><b>2</b></a> <a href="../instruct32_hh/vc169.html"><b>3</b></a> <a href="../instruct32_hh/vc167.html"><b>4</b></a> <a href="../instruct32_hh/vc166.html"><b>5</b></a> <a href="../instruct32_hh/vc174.html"><b>6</b></a> <a href="../instruct32_hh/vc230.html"><b>7</b></a> <a href="../instruct32_hh/vc226.html"><b>8</b></a> <a href="../instruct32_hh/vc225.html"><b>9</b></a> <a href="../instruct32_hh/vc223.html"><b>10</b></a> <a href="../instruct32_hh/vc240.html"><b>11</b></a> <a href="../instruct32_hh/vc239.html"><b>12</b></a> <a href="../instruct32_hh/vc238.html"><b>13</b></a> <a href="../instruct32_hh/vc237.html"><b>14</b></a> <a href="../instruct32_hh/vc236.html"><b>15</b></a> <a href="../instruct32_hh/vc259.html"><b>16</b></a> <a href="../instruct32_hh/vc257.html"><b>17</b></a> <a href="../instruct32_hh/vc256.html"><b>18</b></a> <a href="../instruct32_hh/vc250.html"><b>19</b></a> <a href="../instruct32_hh/vc263.html"><b>20</b></a> <a href="../instruct32_hh/vc262.html"><b>21</b></a> <a href="../instruct32_hh/vc260.html"><b>22</b></a> <a href="../instruct32_hh/vc276.html"><b>23</b></a> </nobr><br><nobr><a name="bm_R"></a>repne <a href="../instruct32_hh/vc39.html"><b>1</b></a> <a href="../instruct32_hh/MONITOR--Setup_Monitor_Address.html"><b>2</b></a> <a href="../instruct32_hh/vc139.html"><b>3</b></a> <a href="../instruct32_hh/vc161.html"><b>4</b></a> <a href="../instruct32_hh/vc201.html"><b>5</b></a> <a href="../instruct32_hh/vc220.html"><b>6</b></a> <a href="../instruct32_hh/vc285.html"><b>7</b></a> <a href="../instruct32_hh/vc276.html"><b>8</b></a> <a href="../instruct32_hh/vc304.html"><b>9</b></a> </nobr><br><nobr><a name="bm_R"></a>repnz <a href="../instruct32_hh/vc39.html"><b>1</b></a> <a href="../instruct32_hh/vc139.html"><b>2</b></a> <a href="../instruct32_hh/vc161.html"><b>3</b></a> <a href="../instruct32_hh/vc201.html"><b>4</b></a> <a href="../instruct32_hh/vc220.html"><b>5</b></a> <a href="../instruct32_hh/vc285.html"><b>6</b></a> <a href="../instruct32_hh/vc276.html"><b>7</b></a> <a href="../instruct32_hh/vc304.html"><b>8</b></a> </nobr><br><nobr><a name="bm_R"></a>repz <a href="../instruct32_hh/vc39.html"><b>1</b></a> <a href="../instruct32_hh/vc139.html"><b>2</b></a> <a href="../instruct32_hh/vc161.html"><b>3</b></a> <a href="../instruct32_hh/vc201.html"><b>4</b></a> <a href="../instruct32_hh/vc220.html"><b>5</b></a> <a href="../instruct32_hh/vc285.html"><b>6</b></a> <a href="../instruct32_hh/vc276.html"><b>7</b></a> <a href="../instruct32_hh/vc304.html"><b>8</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct64_hh/6400372.html"><b>require</b></a> <br><a name="bm_R"></a><a href="../instruct32_hh/vc312.html"><b>required</b></a> <br><nobr><a name="bm_R"></a>res <a href="../instruct64_hh/6400309.html"><b>1</b></a> <a href="../instruct64_hh/6400333.html"><b>2</b></a> <a href="../instruct64_hh/6400331.html"><b>3</b></a> <a href="../instruct64_hh/6400327.html"><b>4</b></a> <a href="../instruct64_hh/6400325.html"><b>5</b></a> <a href="../instruct64_hh/6400323.html"><b>6</b></a> <a href="../instruct64_hh/6400321.html"><b>7</b></a> <a href="../instruct64_hh/6400319.html"><b>8</b></a> <a href="../instruct64_hh/6400343.html"><b>9</b></a> <a href="../instruct64_hh/6400339.html"><b>10</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct32_hh/vc46.html"><b>Reserved</b></a> <br><nobr><a name="bm_R"></a>reserved <a href="../instruct32_hh/vc46.html"><b>1</b></a> <a href="../instruct32_hh/vc41.html"><b>2</b></a> <a href="../instruct32_hh/vc40.html"><b>3</b></a> <a href="../instruct32_hh/vc37.html"><b>4</b></a> <a href="../instruct32_hh/vc247.html"><b>5</b></a> </nobr><br><nobr><a name="bm_R"></a>reserved_register_field_fault <a href="../instruct64_hh/itr-operation.html"><b>1</b></a> <a href="../instruct64_hh/itc-operation.html"><b>2</b></a> <a href="../instruct64_hh/6400261.html"><b>3</b></a> <a href="../instruct64_hh/ssm_-_set_system_mask_instruction.html"><b>4</b></a> <a href="../instruct64_hh/rsm-operation.html"><b>5</b></a> <a href="../instruct64_hh/mov_psr-operation.html"><b>6</b></a> <a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.html"><b>7</b></a> <a href="../instruct64_hh/6400299.html"><b>8</b></a> <a href="../instruct64_hh/6400292.html"><b>9</b></a> <a href="../instruct64_hh/6400305.html"><b>10</b></a> <a href="../instruct64_hh/6400347.html"><b>11</b></a> <a href="../instruct64_hh/6400369.html"><b>12</b></a> <a href="../instruct64_hh/6400141.html"><b>13</b></a> </nobr><br><nobr><a name="bm_R"></a>reset <a href="../instruct32_hh/MWAIT--Monitor_Wait.html"><b>1</b></a> <a href="../xscinstruct_hh/WZERO.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>resisters <a href="../xscinstruct_hh/INST_STM(1).html"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>rest <a href="../instruct32_hh/vc312.html"><b>1</b></a> <a href="../instruct32_hh/vc311.html"><b>2</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct32_hh/vc279.html"><b>restore</b></a> <br><a name="bm_R"></a><a href="../instruct64_hh/rfi-operation.html"><b>restored</b></a> <br><a name="bm_R"></a><a href="../instruct64_hh/6400154.html"><b>restores</b></a> <br><nobr><a name="bm_R"></a>result <a href="../calculating_cpi.html"><b>1</b></a> <a href="../instruct32_hh/vc45.html"><b>2</b></a> <a href="../instruct32_hh/vc44.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_UMULL.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_UMLAL.html"><b>5</b></a> <a href="../xscinstruct_hh/INST_SUB.html"><b>6</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).html"><b>7</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).html"><b>8</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).html"><b>9</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).html"><b>10</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).html"><b>11</b></a> <a href="../instruct32_hh/vc135.html"><b>12</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).html"><b>13</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).html"><b>14</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).html"><b>15</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).html"><b>16</b></a> <a href="../xscinstruct_hh/NEG_(Thumb).html"><b>17</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).html"><b>18</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).html"><b>19</b></a> <a href="../xscinstruct_hh/TST_(Thumb).html"><b>20</b></a> <a href="../xscinstruct_hh/WZERO.html"><b>21</b></a> <a href="../xscinstruct_hh/ADD(6)_(Thumb).html"><b>22</b></a> <a href="../xscinstruct_hh/ADD(5)_(Thumb).html"><b>23</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).html"><b>24</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).html"><b>25</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).html"><b>26</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).html"><b>27</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).html"><b>28</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).html"><b>29</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).html"><b>30</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).html"><b>31</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).html"><b>32</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).html"><b>33</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).html"><b>34</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).html"><b>35</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).html"><b>36</b></a> <a href="../xscinstruct_hh/AND_(Thumb).html"><b>37</b></a> <a href="../instruct32_hh/vc315.html"><b>38</b></a> <a href="../instruct32_hh/vc314.html"><b>39</b></a> </nobr><br><nobr><a name="bm_R"></a>resume <a href="../instruct32_hh/vc143.html"><b>1</b></a> <a href="../instruct64_hh/rfi-operation.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>ret <a href="../PentiumM_HH/EventsB/decoder_esp_additions_executed.html"><b>1</b></a> <a href="../PentiumM_HH/EventsB/decoder_added_sync_micro-ops.html"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_u_pen.html"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi.html"><b>4</b></a> <a href="../instruct64_hh/brp_-_branch_predict_instruction.html"><b>5</b></a> <a href="../instruct32_hh/vc80.html"><b>6</b></a> <a href="../Itanium2_HH/Events642/RSE_EVENT_RETIRED.html"><b>7</b></a> <a href="../instruct32_hh/vc151.html"><b>8</b></a> <a href="../Pentium4_HH/Lips/LipsUnreachable_Code.html"><b>9</b></a> <a href="../instruct64_hh/6400293.html"><b>10</b></a> <a href="../instruct32_hh/vc177.html"><b>11</b></a> <a href="../instruct32_hh/vc245.html"><b>12</b></a> <a href="../instruct64_hh/6400406.html"><b>13</b></a> <a href="../instruct32_hh/vc26.html"><b>14</b></a> <a href="../instruct64_hh/6400154.html"><b>15</b></a> <a href="../instruct32_hh/vc277.html"><b>16</b></a> <a href="../PentiumM_HH/EventsB/bogus_branches.html"><b>17</b></a> <a href="../instruct32_hh/vc303.html"><b>18</b></a> </nobr><br><a name="bm_R"></a><a href="../xscinstruct_hh/LDMIA_(Thumb).html"><b>retains</b></a> <br><a name="bm_R"></a><a href="../calculating_cpi.html"><b>retired</b></a> <br><nobr><a name="bm_R"></a>return <a href="../xscinstruct_hh/INST_STM(1).html"><b>1</b></a> <a href="../instruct64_hh/brl-operation.html"><b>2</b></a> <a href="../instruct64_hh/6400257.html"><b>3</b></a> <a href="../instruct64_hh/6400255.html"><b>4</b></a> <a href="../instruct32_hh/vc143.html"><b>5</b></a> <a href="../instruct32_hh/vc140.html"><b>6</b></a> <a href="../Itanium2_HH/Events642/RSE_EVENT_RETIRED.html"><b>7</b></a> <a href="../instruct64_hh/rfi-operation.html"><b>8</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/frequent_branch_mispredictions.html"><b>9</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branch_mispredictions.html"><b>10</b></a> <a href="../Itanium2_HH/Events642/About_Branch_Events.html"><b>11</b></a> <a href="../instruct32_hh/vc26.html"><b>12</b></a> <a href="../Itanium2_HH/Events642/br_path_pred2.html"><b>13</b></a> <a href="../Itanium2_HH/Events642/br_path_pred.html"><b>14</b></a> <a href="../Itanium2_HH/Events642/br_mispred_detail2.html"><b>15</b></a> <a href="../Itanium2_HH/Events642/BR_MISPRED_DETAIL.html"><b>16</b></a> <a href="../instruct64_hh/6400154.html"><b>17</b></a> <a href="../instruct64_hh/6400149.html"><b>18</b></a> <a href="../instruct64_hh/6400146.html"><b>19</b></a> <a href="../instruct32_hh/vc277.html"><b>20</b></a> <a href="../xscinstruct_hh/BX_(Thumb).html"><b>21</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).html"><b>22</b></a> <a href="../xscinstruct_hh/BLX(1)_(Thumb).html"><b>23</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>24</b></a> <a href="../instruct32_hh/vc312.html"><b>25</b></a> </nobr><br><nobr><a name="bm_R"></a>return_form <a href="../instruct64_hh/brp_-_branch_predict_instruction.html"><b>1</b></a> <a href="../instruct64_hh/brp-operation.html"><b>2</b></a> <a href="../instruct64_hh/6400294.html"><b>3</b></a> <a href="../instruct64_hh/6400293.html"><b>4</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct32_hh/vc277.html"><b>returncodesegmentselector</b></a> <br><a name="bm_R"></a><a href="../instruct32_hh/vc279.html"><b>returnfromssm</b></a> <br><a name="bm_R"></a><a href="../instruct64_hh/6400309.html"><b>rev</b></a> <br><a name="bm_R"></a><a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>reverse</b></a> <br><br><br></p><p class="ftsbody" align="center"><a href="whlstf56.html" target="_self" title="下一個搜索組"><b>&gt;&gt;</b></a>

</body>


<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf55.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:45:43 GMT -->
</html>

