

================================================================
== Vitis HLS Report for 'Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11'
================================================================
* Date:           Sat Nov  9 05:57:17 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        ImageProcessing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.036 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2075|     2075|  20.750 us|  20.750 us|  2075|  2075|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_10_VITIS_LOOP_186_11  |     2073|     2073|         7|          3|          1|   690|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    255|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     42|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    154|    -|
|Register         |        -|   -|    184|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    184|    451|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_8ns_12_1_1_U27  |mul_5ns_8ns_12_1_1  |        0|   0|  0|  42|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  42|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln184_1_fu_129_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln184_fu_138_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln186_fu_259_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln188_fu_218_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln189_1_fu_231_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln189_fu_204_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln190_1_fu_250_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln190_fu_241_p2       |         +|   0|  0|  15|           8|           2|
    |grp_fu_97_p2              |         -|   0|  0|  39|           8|          32|
    |sub_ln188_1_fu_198_p2     |         -|   0|  0|  15|           8|           8|
    |sub_ln189_fu_269_p2       |         -|   0|  0|  39|           8|          32|
    |icmp_ln184_fu_123_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln186_fu_152_p2      |      icmp|   0|  0|   9|           5|           3|
    |select_ln184_1_fu_166_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln184_fu_158_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 255|         114|         135|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  17|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   10|         20|
    |i_fu_52                                 |   9|          2|    5|         10|
    |image_r_address0                        |  17|          4|   12|         48|
    |image_r_address1                        |  17|          4|   12|         48|
    |image_r_d0                              |  13|          3|   32|         96|
    |indvar_flatten13_fu_56                  |   9|          2|   10|         20|
    |j_fu_48                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 154|         35|   97|        276|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln184_reg_305                 |   5|   0|    5|          0|
    |add_ln189_reg_328                 |   8|   0|    8|          0|
    |add_ln190_1_reg_343               |  12|   0|   12|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_52                           |   5|   0|    5|          0|
    |i_load_reg_300                    |   5|   0|    5|          0|
    |icmp_ln184_reg_296                |   1|   0|    1|          0|
    |image_addr_7_reg_338              |  12|   0|   12|          0|
    |image_addr_8_reg_353              |  12|   0|   12|          0|
    |image_addr_reg_333                |  12|   0|   12|          0|
    |image_load_7_reg_348              |  32|   0|   32|          0|
    |indvar_flatten13_fu_56            |  10|   0|   10|          0|
    |j_fu_48                           |   5|   0|    5|          0|
    |mul_ln188_reg_315                 |  12|   0|   12|          0|
    |reg_93                            |  32|   0|   32|          0|
    |select_ln184_reg_310              |   5|   0|    5|          0|
    |sub_ln188_1_reg_322               |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 184|   0|  184|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_184_10_VITIS_LOOP_186_11|  return value|
|image_r_address0  |  out|   12|   ap_memory|                                                   image_r|         array|
|image_r_ce0       |  out|    1|   ap_memory|                                                   image_r|         array|
|image_r_we0       |  out|    1|   ap_memory|                                                   image_r|         array|
|image_r_d0        |  out|   32|   ap_memory|                                                   image_r|         array|
|image_r_q0        |   in|   32|   ap_memory|                                                   image_r|         array|
|image_r_address1  |  out|   12|   ap_memory|                                                   image_r|         array|
|image_r_ce1       |  out|    1|   ap_memory|                                                   image_r|         array|
|image_r_we1       |  out|    1|   ap_memory|                                                   image_r|         array|
|image_r_d1        |  out|   32|   ap_memory|                                                   image_r|         array|
|image_r_q1        |   in|   32|   ap_memory|                                                   image_r|         array|
+------------------+-----+-----+------------+----------------------------------------------------------+--------------+

