#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Dec  4 18:19:09 2025
# Process ID: 402110
# Current directory: /home/hverma/Projects/DAC_controller/DAC_controller.runs/design_1_pmod_dac_ad5541a_0_0_synth_1
# Command line: vivado -log design_1_pmod_dac_ad5541a_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pmod_dac_ad5541a_0_0.tcl
# Log file: /home/hverma/Projects/DAC_controller/DAC_controller.runs/design_1_pmod_dac_ad5541a_0_0_synth_1/design_1_pmod_dac_ad5541a_0_0.vds
# Journal file: /home/hverma/Projects/DAC_controller/DAC_controller.runs/design_1_pmod_dac_ad5541a_0_0_synth_1/vivado.jou
# Running On        :HV-laptop
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.3 LTS
# Processor Detail  :AMD Ryzen 7 250 w/ Radeon 780M Graphics
# CPU Frequency     :2507.077 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :31164 MB
# Swap memory       :8589 MB
# Total Virtual     :39753 MB
# Available Virtual :34994 MB
#-----------------------------------------------------------
source design_1_pmod_dac_ad5541a_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top design_1_pmod_dac_ad5541a_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 402180
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.406 ; gain = 411.746 ; free physical = 18532 ; free virtual = 32047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_pmod_dac_ad5541a_0_0' [/home/hverma/Projects/DAC_controller/DAC_controller.gen/sources_1/bd/design_1/ip/design_1_pmod_dac_ad5541a_0_0/synth/design_1_pmod_dac_ad5541a_0_0.vhd:71]
	Parameter clk_freq bound to: 100 - type: integer 
	Parameter spi_clk_div bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'pmod_dac_ad5541a' declared at '/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:4' bound to instance 'U0' of component 'pmod_dac_ad5541a' [/home/hverma/Projects/DAC_controller/DAC_controller.gen/sources_1/bd/design_1/ip/design_1_pmod_dac_ad5541a_0_0/synth/design_1_pmod_dac_ad5541a_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'pmod_dac_ad5541a' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:21]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:31]
WARNING: [Synth 8-5640] Port 'reset_n' is missing in component declaration [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:31]
WARNING: [Synth 8-5640] Port 'tx' is missing in component declaration [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:31]
WARNING: [Synth 8-5640] Port 'rx' is missing in component declaration [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:31]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at '/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi_master.vhd:6' bound to instance 'spi_master_0' of component 'spi_master' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:67]
ERROR: [Synth 8-3493] module 'spi_master' declared at '/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi_master.vhd:6' does not have matching formal port for component port 'clock' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:67]
ERROR: [Synth 8-3493] module 'spi_master' declared at '/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi_master.vhd:6' does not have matching formal port for component port 'reset' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:67]
ERROR: [Synth 8-3493] module 'spi_master' declared at '/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi_master.vhd:6' does not have matching formal port for component port 'cont' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:67]
ERROR: [Synth 8-3493] module 'spi_master' declared at '/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi_master.vhd:6' does not have matching formal port for component port 'clk_div' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:67]
ERROR: [Synth 8-3493] module 'spi_master' declared at '/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi_master.vhd:6' does not have matching formal port for component port 'addr' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:67]
ERROR: [Synth 8-3493] module 'spi_master' declared at '/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi_master.vhd:6' does not have matching formal port for component port 'tx_data' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:67]
ERROR: [Synth 8-3493] module 'spi_master' declared at '/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/spi_master.vhd:6' does not have matching formal port for component port 'rx_data' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:67]
INFO: [Synth 8-226] default block is never used [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:111]
ERROR: [Synth 8-285] failed synthesizing module 'pmod_dac_ad5541a' [/home/hverma/Projects/DAC_controller/DAC_controller.srcs/sources_1/new/ad5541_controller.vhd:21]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_pmod_dac_ad5541a_0_0' [/home/hverma/Projects/DAC_controller/DAC_controller.gen/sources_1/bd/design_1/ip/design_1_pmod_dac_ad5541a_0_0/synth/design_1_pmod_dac_ad5541a_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2233.375 ; gain = 488.715 ; free physical = 18609 ; free virtual = 32124
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 4 Warnings, 0 Critical Warnings and 10 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Dec  4 18:19:19 2025...
