// Seed: 1543189856
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    output tri id_3,
    input supply0 id_4,
    input tri id_5,
    output wor id_6,
    input wire id_7,
    input tri1 id_8,
    output uwire id_9,
    input uwire id_10
);
  wire id_12;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input wand id_2,
    input wire id_3,
    input wor id_4,
    input tri0 id_5
    , id_34,
    input supply1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input uwire id_9,
    output tri id_10,
    input wor id_11,
    output supply1 id_12,
    input tri id_13,
    output supply1 id_14,
    input supply0 id_15,
    input wor id_16,
    output wire id_17,
    input uwire id_18,
    input tri id_19,
    input tri0 id_20,
    input tri id_21,
    output wire id_22,
    input tri0 id_23,
    input tri1 id_24,
    output wire id_25,
    input wand id_26,
    input tri id_27,
    input tri id_28,
    input wire id_29,
    input uwire id_30,
    output wor id_31,
    input wor id_32
);
  assign id_14 = 1;
  module_0(
      id_32, id_19, id_26, id_14, id_13, id_3, id_31, id_23, id_24, id_17, id_11
  );
  wire id_35;
  wire id_36;
  wire id_37;
  wire id_38;
endmodule
