Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov  1 23:25:11 2023
| Host         : Victor_Yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_basicIO_mems_timing_summary_routed.rpt -pb fpga_basicIO_mems_timing_summary_routed.pb -rpx fpga_basicIO_mems_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_basicIO_mems
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.821        0.000                      0                 1587        0.141        0.000                      0                 1587        4.500        0.000                       0                   710  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.821        0.000                      0                 1587        0.141        0.000                      0                 1587        4.500        0.000                       0                   710  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.120ns  (logic 10.669ns (81.321%)  route 2.451ns (18.679%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 19.776 - 15.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.602     5.123    inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.577 r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=11, routed)          1.142     8.719    inst_circuito/inst_datapath/w2[7]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.570 r  inst_circuito/inst_datapath/mul2_sg1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.572    inst_circuito/inst_datapath/mul2_sg1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.090 r  inst_circuito/inst_datapath/res2_add_sg10/P[0]
                         net (fo=1, routed)           0.849    14.939    inst_circuito/inst_datapath/res2_add_sg10_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I1_O)        0.124    15.063 r  inst_circuito/inst_datapath/accum2[3]_i_10/O
                         net (fo=1, routed)           0.000    15.063    inst_circuito/inst_datapath/accum2[3]_i_10_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.576 r  inst_circuito/inst_datapath/accum2_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.576    inst_circuito/inst_datapath/accum2_reg[3]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.693 r  inst_circuito/inst_datapath/accum2_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.693    inst_circuito/inst_datapath/accum2_reg[7]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.810 r  inst_circuito/inst_datapath/accum2_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.810    inst_circuito/inst_datapath/accum2_reg[11]_i_6_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.927 r  inst_circuito/inst_datapath/accum2_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.927    inst_circuito/inst_datapath/accum2_reg[15]_i_6_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.044 r  inst_circuito/inst_datapath/accum2_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.044    inst_circuito/inst_datapath/accum2_reg[19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.367 r  inst_circuito/inst_datapath/accum2_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.457    16.824    inst_circuito/inst_datapath/res2_add_sg30[21]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    17.130 r  inst_circuito/inst_datapath/accum2[23]_i_4/O
                         net (fo=1, routed)           0.000    17.130    inst_circuito/inst_datapath/accum2[23]_i_4_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.680 r  inst_circuito/inst_datapath/accum2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.680    inst_circuito/inst_datapath/accum2_reg[23]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.794 r  inst_circuito/inst_datapath/accum2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.794    inst_circuito/inst_datapath/accum2_reg[27]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.908 r  inst_circuito/inst_datapath/accum2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.908    inst_circuito/inst_datapath/accum2_reg[31]_i_1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.242 r  inst_circuito/inst_datapath/accum2_reg[35]_i_2/O[1]
                         net (fo=1, routed)           0.000    18.242    inst_circuito/inst_datapath/res2_add_sg4[33]
    SLICE_X51Y24         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.435    19.776    inst_circuito/inst_datapath/CLK
    SLICE_X51Y24         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[33]/C
                         clock pessimism              0.260    20.036    
                         clock uncertainty           -0.035    20.001    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)        0.062    20.063    inst_circuito/inst_datapath/accum2_reg[33]
  -------------------------------------------------------------------
                         required time                         20.063    
                         arrival time                         -18.242    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.099ns  (logic 10.648ns (81.291%)  route 2.451ns (18.709%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 19.776 - 15.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.602     5.123    inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.577 r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=11, routed)          1.142     8.719    inst_circuito/inst_datapath/w2[7]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.570 r  inst_circuito/inst_datapath/mul2_sg1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.572    inst_circuito/inst_datapath/mul2_sg1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.090 r  inst_circuito/inst_datapath/res2_add_sg10/P[0]
                         net (fo=1, routed)           0.849    14.939    inst_circuito/inst_datapath/res2_add_sg10_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I1_O)        0.124    15.063 r  inst_circuito/inst_datapath/accum2[3]_i_10/O
                         net (fo=1, routed)           0.000    15.063    inst_circuito/inst_datapath/accum2[3]_i_10_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.576 r  inst_circuito/inst_datapath/accum2_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.576    inst_circuito/inst_datapath/accum2_reg[3]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.693 r  inst_circuito/inst_datapath/accum2_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.693    inst_circuito/inst_datapath/accum2_reg[7]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.810 r  inst_circuito/inst_datapath/accum2_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.810    inst_circuito/inst_datapath/accum2_reg[11]_i_6_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.927 r  inst_circuito/inst_datapath/accum2_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.927    inst_circuito/inst_datapath/accum2_reg[15]_i_6_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.044 r  inst_circuito/inst_datapath/accum2_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.044    inst_circuito/inst_datapath/accum2_reg[19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.367 r  inst_circuito/inst_datapath/accum2_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.457    16.824    inst_circuito/inst_datapath/res2_add_sg30[21]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    17.130 r  inst_circuito/inst_datapath/accum2[23]_i_4/O
                         net (fo=1, routed)           0.000    17.130    inst_circuito/inst_datapath/accum2[23]_i_4_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.680 r  inst_circuito/inst_datapath/accum2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.680    inst_circuito/inst_datapath/accum2_reg[23]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.794 r  inst_circuito/inst_datapath/accum2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.794    inst_circuito/inst_datapath/accum2_reg[27]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.908 r  inst_circuito/inst_datapath/accum2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.908    inst_circuito/inst_datapath/accum2_reg[31]_i_1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.221 r  inst_circuito/inst_datapath/accum2_reg[35]_i_2/O[3]
                         net (fo=1, routed)           0.000    18.221    inst_circuito/inst_datapath/res2_add_sg4[35]
    SLICE_X51Y24         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.435    19.776    inst_circuito/inst_datapath/CLK
    SLICE_X51Y24         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[35]/C
                         clock pessimism              0.260    20.036    
                         clock uncertainty           -0.035    20.001    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)        0.062    20.063    inst_circuito/inst_datapath/accum2_reg[35]
  -------------------------------------------------------------------
                         required time                         20.063    
                         arrival time                         -18.221    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.025ns  (logic 10.574ns (81.185%)  route 2.451ns (18.815%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 19.776 - 15.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.602     5.123    inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.577 r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=11, routed)          1.142     8.719    inst_circuito/inst_datapath/w2[7]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.570 r  inst_circuito/inst_datapath/mul2_sg1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.572    inst_circuito/inst_datapath/mul2_sg1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.090 r  inst_circuito/inst_datapath/res2_add_sg10/P[0]
                         net (fo=1, routed)           0.849    14.939    inst_circuito/inst_datapath/res2_add_sg10_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I1_O)        0.124    15.063 r  inst_circuito/inst_datapath/accum2[3]_i_10/O
                         net (fo=1, routed)           0.000    15.063    inst_circuito/inst_datapath/accum2[3]_i_10_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.576 r  inst_circuito/inst_datapath/accum2_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.576    inst_circuito/inst_datapath/accum2_reg[3]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.693 r  inst_circuito/inst_datapath/accum2_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.693    inst_circuito/inst_datapath/accum2_reg[7]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.810 r  inst_circuito/inst_datapath/accum2_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.810    inst_circuito/inst_datapath/accum2_reg[11]_i_6_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.927 r  inst_circuito/inst_datapath/accum2_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.927    inst_circuito/inst_datapath/accum2_reg[15]_i_6_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.044 r  inst_circuito/inst_datapath/accum2_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.044    inst_circuito/inst_datapath/accum2_reg[19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.367 r  inst_circuito/inst_datapath/accum2_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.457    16.824    inst_circuito/inst_datapath/res2_add_sg30[21]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    17.130 r  inst_circuito/inst_datapath/accum2[23]_i_4/O
                         net (fo=1, routed)           0.000    17.130    inst_circuito/inst_datapath/accum2[23]_i_4_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.680 r  inst_circuito/inst_datapath/accum2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.680    inst_circuito/inst_datapath/accum2_reg[23]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.794 r  inst_circuito/inst_datapath/accum2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.794    inst_circuito/inst_datapath/accum2_reg[27]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.908 r  inst_circuito/inst_datapath/accum2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.908    inst_circuito/inst_datapath/accum2_reg[31]_i_1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.147 r  inst_circuito/inst_datapath/accum2_reg[35]_i_2/O[2]
                         net (fo=1, routed)           0.000    18.147    inst_circuito/inst_datapath/res2_add_sg4[34]
    SLICE_X51Y24         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.435    19.776    inst_circuito/inst_datapath/CLK
    SLICE_X51Y24         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[34]/C
                         clock pessimism              0.260    20.036    
                         clock uncertainty           -0.035    20.001    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)        0.062    20.063    inst_circuito/inst_datapath/accum2_reg[34]
  -------------------------------------------------------------------
                         required time                         20.063    
                         arrival time                         -18.147    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.009ns  (logic 10.558ns (81.161%)  route 2.451ns (18.839%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 19.776 - 15.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.602     5.123    inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.577 r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=11, routed)          1.142     8.719    inst_circuito/inst_datapath/w2[7]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.570 r  inst_circuito/inst_datapath/mul2_sg1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.572    inst_circuito/inst_datapath/mul2_sg1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.090 r  inst_circuito/inst_datapath/res2_add_sg10/P[0]
                         net (fo=1, routed)           0.849    14.939    inst_circuito/inst_datapath/res2_add_sg10_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I1_O)        0.124    15.063 r  inst_circuito/inst_datapath/accum2[3]_i_10/O
                         net (fo=1, routed)           0.000    15.063    inst_circuito/inst_datapath/accum2[3]_i_10_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.576 r  inst_circuito/inst_datapath/accum2_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.576    inst_circuito/inst_datapath/accum2_reg[3]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.693 r  inst_circuito/inst_datapath/accum2_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.693    inst_circuito/inst_datapath/accum2_reg[7]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.810 r  inst_circuito/inst_datapath/accum2_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.810    inst_circuito/inst_datapath/accum2_reg[11]_i_6_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.927 r  inst_circuito/inst_datapath/accum2_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.927    inst_circuito/inst_datapath/accum2_reg[15]_i_6_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.044 r  inst_circuito/inst_datapath/accum2_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.044    inst_circuito/inst_datapath/accum2_reg[19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.367 r  inst_circuito/inst_datapath/accum2_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.457    16.824    inst_circuito/inst_datapath/res2_add_sg30[21]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    17.130 r  inst_circuito/inst_datapath/accum2[23]_i_4/O
                         net (fo=1, routed)           0.000    17.130    inst_circuito/inst_datapath/accum2[23]_i_4_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.680 r  inst_circuito/inst_datapath/accum2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.680    inst_circuito/inst_datapath/accum2_reg[23]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.794 r  inst_circuito/inst_datapath/accum2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.794    inst_circuito/inst_datapath/accum2_reg[27]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.908 r  inst_circuito/inst_datapath/accum2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.908    inst_circuito/inst_datapath/accum2_reg[31]_i_1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.131 r  inst_circuito/inst_datapath/accum2_reg[35]_i_2/O[0]
                         net (fo=1, routed)           0.000    18.131    inst_circuito/inst_datapath/res2_add_sg4[32]
    SLICE_X51Y24         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.435    19.776    inst_circuito/inst_datapath/CLK
    SLICE_X51Y24         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[32]/C
                         clock pessimism              0.260    20.036    
                         clock uncertainty           -0.035    20.001    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)        0.062    20.063    inst_circuito/inst_datapath/accum2_reg[32]
  -------------------------------------------------------------------
                         required time                         20.063    
                         arrival time                         -18.131    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.006ns  (logic 10.555ns (81.157%)  route 2.451ns (18.843%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.602     5.123    inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.577 r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=11, routed)          1.142     8.719    inst_circuito/inst_datapath/w2[7]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.570 r  inst_circuito/inst_datapath/mul2_sg1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.572    inst_circuito/inst_datapath/mul2_sg1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.090 r  inst_circuito/inst_datapath/res2_add_sg10/P[0]
                         net (fo=1, routed)           0.849    14.939    inst_circuito/inst_datapath/res2_add_sg10_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I1_O)        0.124    15.063 r  inst_circuito/inst_datapath/accum2[3]_i_10/O
                         net (fo=1, routed)           0.000    15.063    inst_circuito/inst_datapath/accum2[3]_i_10_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.576 r  inst_circuito/inst_datapath/accum2_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.576    inst_circuito/inst_datapath/accum2_reg[3]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.693 r  inst_circuito/inst_datapath/accum2_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.693    inst_circuito/inst_datapath/accum2_reg[7]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.810 r  inst_circuito/inst_datapath/accum2_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.810    inst_circuito/inst_datapath/accum2_reg[11]_i_6_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.927 r  inst_circuito/inst_datapath/accum2_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.927    inst_circuito/inst_datapath/accum2_reg[15]_i_6_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.044 r  inst_circuito/inst_datapath/accum2_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.044    inst_circuito/inst_datapath/accum2_reg[19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.367 r  inst_circuito/inst_datapath/accum2_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.457    16.824    inst_circuito/inst_datapath/res2_add_sg30[21]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    17.130 r  inst_circuito/inst_datapath/accum2[23]_i_4/O
                         net (fo=1, routed)           0.000    17.130    inst_circuito/inst_datapath/accum2[23]_i_4_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.680 r  inst_circuito/inst_datapath/accum2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.680    inst_circuito/inst_datapath/accum2_reg[23]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.794 r  inst_circuito/inst_datapath/accum2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.794    inst_circuito/inst_datapath/accum2_reg[27]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.128 r  inst_circuito/inst_datapath/accum2_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.128    inst_circuito/inst_datapath/res2_add_sg4[29]
    SLICE_X51Y23         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.437    19.778    inst_circuito/inst_datapath/CLK
    SLICE_X51Y23         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[29]/C
                         clock pessimism              0.260    20.038    
                         clock uncertainty           -0.035    20.003    
    SLICE_X51Y23         FDRE (Setup_fdre_C_D)        0.062    20.065    inst_circuito/inst_datapath/accum2_reg[29]
  -------------------------------------------------------------------
                         required time                         20.065    
                         arrival time                         -18.128    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.985ns  (logic 10.534ns (81.127%)  route 2.451ns (18.873%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.602     5.123    inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.577 r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=11, routed)          1.142     8.719    inst_circuito/inst_datapath/w2[7]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.570 r  inst_circuito/inst_datapath/mul2_sg1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.572    inst_circuito/inst_datapath/mul2_sg1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.090 r  inst_circuito/inst_datapath/res2_add_sg10/P[0]
                         net (fo=1, routed)           0.849    14.939    inst_circuito/inst_datapath/res2_add_sg10_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I1_O)        0.124    15.063 r  inst_circuito/inst_datapath/accum2[3]_i_10/O
                         net (fo=1, routed)           0.000    15.063    inst_circuito/inst_datapath/accum2[3]_i_10_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.576 r  inst_circuito/inst_datapath/accum2_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.576    inst_circuito/inst_datapath/accum2_reg[3]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.693 r  inst_circuito/inst_datapath/accum2_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.693    inst_circuito/inst_datapath/accum2_reg[7]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.810 r  inst_circuito/inst_datapath/accum2_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.810    inst_circuito/inst_datapath/accum2_reg[11]_i_6_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.927 r  inst_circuito/inst_datapath/accum2_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.927    inst_circuito/inst_datapath/accum2_reg[15]_i_6_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.044 r  inst_circuito/inst_datapath/accum2_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.044    inst_circuito/inst_datapath/accum2_reg[19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.367 r  inst_circuito/inst_datapath/accum2_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.457    16.824    inst_circuito/inst_datapath/res2_add_sg30[21]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    17.130 r  inst_circuito/inst_datapath/accum2[23]_i_4/O
                         net (fo=1, routed)           0.000    17.130    inst_circuito/inst_datapath/accum2[23]_i_4_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.680 r  inst_circuito/inst_datapath/accum2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.680    inst_circuito/inst_datapath/accum2_reg[23]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.794 r  inst_circuito/inst_datapath/accum2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.794    inst_circuito/inst_datapath/accum2_reg[27]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.107 r  inst_circuito/inst_datapath/accum2_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.107    inst_circuito/inst_datapath/res2_add_sg4[31]
    SLICE_X51Y23         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.437    19.778    inst_circuito/inst_datapath/CLK
    SLICE_X51Y23         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[31]/C
                         clock pessimism              0.260    20.038    
                         clock uncertainty           -0.035    20.003    
    SLICE_X51Y23         FDRE (Setup_fdre_C_D)        0.062    20.065    inst_circuito/inst_datapath/accum2_reg[31]
  -------------------------------------------------------------------
                         required time                         20.065    
                         arrival time                         -18.107    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.911ns  (logic 10.460ns (81.018%)  route 2.451ns (18.982%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.602     5.123    inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.577 r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=11, routed)          1.142     8.719    inst_circuito/inst_datapath/w2[7]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.570 r  inst_circuito/inst_datapath/mul2_sg1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.572    inst_circuito/inst_datapath/mul2_sg1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.090 r  inst_circuito/inst_datapath/res2_add_sg10/P[0]
                         net (fo=1, routed)           0.849    14.939    inst_circuito/inst_datapath/res2_add_sg10_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I1_O)        0.124    15.063 r  inst_circuito/inst_datapath/accum2[3]_i_10/O
                         net (fo=1, routed)           0.000    15.063    inst_circuito/inst_datapath/accum2[3]_i_10_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.576 r  inst_circuito/inst_datapath/accum2_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.576    inst_circuito/inst_datapath/accum2_reg[3]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.693 r  inst_circuito/inst_datapath/accum2_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.693    inst_circuito/inst_datapath/accum2_reg[7]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.810 r  inst_circuito/inst_datapath/accum2_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.810    inst_circuito/inst_datapath/accum2_reg[11]_i_6_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.927 r  inst_circuito/inst_datapath/accum2_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.927    inst_circuito/inst_datapath/accum2_reg[15]_i_6_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.044 r  inst_circuito/inst_datapath/accum2_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.044    inst_circuito/inst_datapath/accum2_reg[19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.367 r  inst_circuito/inst_datapath/accum2_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.457    16.824    inst_circuito/inst_datapath/res2_add_sg30[21]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    17.130 r  inst_circuito/inst_datapath/accum2[23]_i_4/O
                         net (fo=1, routed)           0.000    17.130    inst_circuito/inst_datapath/accum2[23]_i_4_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.680 r  inst_circuito/inst_datapath/accum2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.680    inst_circuito/inst_datapath/accum2_reg[23]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.794 r  inst_circuito/inst_datapath/accum2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.794    inst_circuito/inst_datapath/accum2_reg[27]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.033 r  inst_circuito/inst_datapath/accum2_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.033    inst_circuito/inst_datapath/res2_add_sg4[30]
    SLICE_X51Y23         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.437    19.778    inst_circuito/inst_datapath/CLK
    SLICE_X51Y23         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[30]/C
                         clock pessimism              0.260    20.038    
                         clock uncertainty           -0.035    20.003    
    SLICE_X51Y23         FDRE (Setup_fdre_C_D)        0.062    20.065    inst_circuito/inst_datapath/accum2_reg[30]
  -------------------------------------------------------------------
                         required time                         20.065    
                         arrival time                         -18.033    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.895ns  (logic 10.444ns (80.995%)  route 2.451ns (19.005%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.602     5.123    inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.577 r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=11, routed)          1.142     8.719    inst_circuito/inst_datapath/w2[7]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.570 r  inst_circuito/inst_datapath/mul2_sg1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.572    inst_circuito/inst_datapath/mul2_sg1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.090 r  inst_circuito/inst_datapath/res2_add_sg10/P[0]
                         net (fo=1, routed)           0.849    14.939    inst_circuito/inst_datapath/res2_add_sg10_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I1_O)        0.124    15.063 r  inst_circuito/inst_datapath/accum2[3]_i_10/O
                         net (fo=1, routed)           0.000    15.063    inst_circuito/inst_datapath/accum2[3]_i_10_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.576 r  inst_circuito/inst_datapath/accum2_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.576    inst_circuito/inst_datapath/accum2_reg[3]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.693 r  inst_circuito/inst_datapath/accum2_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.693    inst_circuito/inst_datapath/accum2_reg[7]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.810 r  inst_circuito/inst_datapath/accum2_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.810    inst_circuito/inst_datapath/accum2_reg[11]_i_6_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.927 r  inst_circuito/inst_datapath/accum2_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.927    inst_circuito/inst_datapath/accum2_reg[15]_i_6_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.044 r  inst_circuito/inst_datapath/accum2_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.044    inst_circuito/inst_datapath/accum2_reg[19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.367 r  inst_circuito/inst_datapath/accum2_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.457    16.824    inst_circuito/inst_datapath/res2_add_sg30[21]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    17.130 r  inst_circuito/inst_datapath/accum2[23]_i_4/O
                         net (fo=1, routed)           0.000    17.130    inst_circuito/inst_datapath/accum2[23]_i_4_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.680 r  inst_circuito/inst_datapath/accum2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.680    inst_circuito/inst_datapath/accum2_reg[23]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.794 r  inst_circuito/inst_datapath/accum2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.794    inst_circuito/inst_datapath/accum2_reg[27]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.017 r  inst_circuito/inst_datapath/accum2_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.017    inst_circuito/inst_datapath/res2_add_sg4[28]
    SLICE_X51Y23         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.437    19.778    inst_circuito/inst_datapath/CLK
    SLICE_X51Y23         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[28]/C
                         clock pessimism              0.260    20.038    
                         clock uncertainty           -0.035    20.003    
    SLICE_X51Y23         FDRE (Setup_fdre_C_D)        0.062    20.065    inst_circuito/inst_datapath/accum2_reg[28]
  -------------------------------------------------------------------
                         required time                         20.065    
                         arrival time                         -18.017    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.892ns  (logic 10.441ns (80.991%)  route 2.451ns (19.010%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 19.779 - 15.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.602     5.123    inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.577 r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=11, routed)          1.142     8.719    inst_circuito/inst_datapath/w2[7]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.570 r  inst_circuito/inst_datapath/mul2_sg1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.572    inst_circuito/inst_datapath/mul2_sg1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.090 r  inst_circuito/inst_datapath/res2_add_sg10/P[0]
                         net (fo=1, routed)           0.849    14.939    inst_circuito/inst_datapath/res2_add_sg10_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I1_O)        0.124    15.063 r  inst_circuito/inst_datapath/accum2[3]_i_10/O
                         net (fo=1, routed)           0.000    15.063    inst_circuito/inst_datapath/accum2[3]_i_10_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.576 r  inst_circuito/inst_datapath/accum2_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.576    inst_circuito/inst_datapath/accum2_reg[3]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.693 r  inst_circuito/inst_datapath/accum2_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.693    inst_circuito/inst_datapath/accum2_reg[7]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.810 r  inst_circuito/inst_datapath/accum2_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.810    inst_circuito/inst_datapath/accum2_reg[11]_i_6_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.927 r  inst_circuito/inst_datapath/accum2_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.927    inst_circuito/inst_datapath/accum2_reg[15]_i_6_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.044 r  inst_circuito/inst_datapath/accum2_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.044    inst_circuito/inst_datapath/accum2_reg[19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.367 r  inst_circuito/inst_datapath/accum2_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.457    16.824    inst_circuito/inst_datapath/res2_add_sg30[21]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    17.130 r  inst_circuito/inst_datapath/accum2[23]_i_4/O
                         net (fo=1, routed)           0.000    17.130    inst_circuito/inst_datapath/accum2[23]_i_4_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.680 r  inst_circuito/inst_datapath/accum2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.680    inst_circuito/inst_datapath/accum2_reg[23]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.014 r  inst_circuito/inst_datapath/accum2_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.014    inst_circuito/inst_datapath/res2_add_sg4[25]
    SLICE_X51Y22         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.438    19.779    inst_circuito/inst_datapath/CLK
    SLICE_X51Y22         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[25]/C
                         clock pessimism              0.260    20.039    
                         clock uncertainty           -0.035    20.004    
    SLICE_X51Y22         FDRE (Setup_fdre_C_D)        0.062    20.066    inst_circuito/inst_datapath/accum2_reg[25]
  -------------------------------------------------------------------
                         required time                         20.066    
                         arrival time                         -18.014    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.871ns  (logic 10.420ns (80.959%)  route 2.451ns (19.041%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 19.779 - 15.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.602     5.123    inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.577 r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=11, routed)          1.142     8.719    inst_circuito/inst_datapath/w2[7]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.570 r  inst_circuito/inst_datapath/mul2_sg1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.572    inst_circuito/inst_datapath/mul2_sg1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.090 r  inst_circuito/inst_datapath/res2_add_sg10/P[0]
                         net (fo=1, routed)           0.849    14.939    inst_circuito/inst_datapath/res2_add_sg10_n_105
    SLICE_X54Y16         LUT2 (Prop_lut2_I1_O)        0.124    15.063 r  inst_circuito/inst_datapath/accum2[3]_i_10/O
                         net (fo=1, routed)           0.000    15.063    inst_circuito/inst_datapath/accum2[3]_i_10_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.576 r  inst_circuito/inst_datapath/accum2_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.576    inst_circuito/inst_datapath/accum2_reg[3]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.693 r  inst_circuito/inst_datapath/accum2_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.693    inst_circuito/inst_datapath/accum2_reg[7]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.810 r  inst_circuito/inst_datapath/accum2_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.810    inst_circuito/inst_datapath/accum2_reg[11]_i_6_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.927 r  inst_circuito/inst_datapath/accum2_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.927    inst_circuito/inst_datapath/accum2_reg[15]_i_6_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.044 r  inst_circuito/inst_datapath/accum2_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.044    inst_circuito/inst_datapath/accum2_reg[19]_i_6_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.367 r  inst_circuito/inst_datapath/accum2_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.457    16.824    inst_circuito/inst_datapath/res2_add_sg30[21]
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.306    17.130 r  inst_circuito/inst_datapath/accum2[23]_i_4/O
                         net (fo=1, routed)           0.000    17.130    inst_circuito/inst_datapath/accum2[23]_i_4_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.680 r  inst_circuito/inst_datapath/accum2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.680    inst_circuito/inst_datapath/accum2_reg[23]_i_1_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.993 r  inst_circuito/inst_datapath/accum2_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.993    inst_circuito/inst_datapath/res2_add_sg4[27]
    SLICE_X51Y22         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.438    19.779    inst_circuito/inst_datapath/CLK
    SLICE_X51Y22         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[27]/C
                         clock pessimism              0.260    20.039    
                         clock uncertainty           -0.035    20.004    
    SLICE_X51Y22         FDRE (Setup_fdre_C_D)        0.062    20.066    inst_circuito/inst_datapath/accum2_reg[27]
  -------------------------------------------------------------------
                         required time                         20.066    
                         arrival time                         -17.993    
  -------------------------------------------------------------------
                         slack                                  2.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_3_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.788%)  route 0.154ns (52.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.565     1.448    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X48Y7          FDCE                                         r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_3_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_3_cooolDelFlop/Q
                         net (fo=1, routed)           0.154     1.743    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_sig_2
    RAMB36_X1Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.877     2.005    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.603    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.599%)  route 0.155ns (52.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.559     1.442    inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X48Y18         FDCE                                         r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.155     1.738    inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_sig_1
    RAMB36_X1Y3          RAMB36E1                                     r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.869     1.997    inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.595    inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/relu_reg[374]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/relu_reg[310]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.561     1.444    inst_circuito/inst_datapath/CLK
    SLICE_X57Y18         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[374]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_circuito/inst_datapath/relu_reg[374]/Q
                         net (fo=2, routed)           0.099     1.684    inst_circuito/inst_datapath/relu_reg_n_0_[374]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.048     1.732 r  inst_circuito/inst_datapath/relu[310]_i_1/O
                         net (fo=1, routed)           0.000     1.732    inst_circuito/inst_datapath/p_2_in__0[310]
    SLICE_X56Y18         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[310]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.828     1.955    inst_circuito/inst_datapath/CLK
    SLICE_X56Y18         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[310]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X56Y18         FDRE (Hold_fdre_C_D)         0.131     1.588    inst_circuito/inst_datapath/relu_reg[310]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/relu_reg[375]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/relu_reg[311]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.564     1.447    inst_circuito/inst_datapath/CLK
    SLICE_X57Y15         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[375]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  inst_circuito/inst_datapath/relu_reg[375]/Q
                         net (fo=2, routed)           0.099     1.687    inst_circuito/inst_datapath/relu_reg_n_0_[375]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.048     1.735 r  inst_circuito/inst_datapath/relu[311]_i_1/O
                         net (fo=1, routed)           0.000     1.735    inst_circuito/inst_datapath/p_2_in__0[311]
    SLICE_X56Y15         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[311]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.831     1.958    inst_circuito/inst_datapath/CLK
    SLICE_X56Y15         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[311]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X56Y15         FDRE (Hold_fdre_C_D)         0.131     1.591    inst_circuito/inst_datapath/relu_reg[311]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/relu_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/relu_reg[468]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.560     1.443    inst_circuito/inst_datapath/CLK
    SLICE_X53Y17         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  inst_circuito/inst_datapath/relu_reg[20]/Q
                         net (fo=2, routed)           0.098     1.682    inst_circuito/inst_datapath/A[4]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.727 r  inst_circuito/inst_datapath/relu[468]_i_1/O
                         net (fo=1, routed)           0.000     1.727    inst_circuito/inst_datapath/p_2_in__0[468]
    SLICE_X52Y17         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[468]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.829     1.956    inst_circuito/inst_datapath/CLK
    SLICE_X52Y17         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[468]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.120     1.576    inst_circuito/inst_datapath/relu_reg[468]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/relu_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/relu_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.558     1.441    inst_circuito/inst_datapath/CLK
    SLICE_X57Y21         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  inst_circuito/inst_datapath/relu_reg[124]/Q
                         net (fo=2, routed)           0.099     1.681    inst_circuito/inst_datapath/relu_reg_n_0_[124]
    SLICE_X56Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.726 r  inst_circuito/inst_datapath/relu[108]_i_1/O
                         net (fo=1, routed)           0.000     1.726    inst_circuito/inst_datapath/p_2_in__0[108]
    SLICE_X56Y21         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.825     1.952    inst_circuito/inst_datapath/CLK
    SLICE_X56Y21         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[108]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X56Y21         FDRE (Hold_fdre_C_D)         0.120     1.574    inst_circuito/inst_datapath/relu_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            btnUreg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.696%)  route 0.088ns (38.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.560     1.443    Inst_btn_debounce/CLK
    SLICE_X44Y13         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Inst_btn_debounce/sig_out_reg_reg[3]/Q
                         net (fo=3, routed)           0.088     1.672    btnDeBnc[3]
    SLICE_X44Y13         FDRE                                         r  btnUreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X44Y13         FDRE                                         r  btnUreg_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X44Y13         FDRE (Hold_fdre_C_D)         0.075     1.518    btnUreg_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/best_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.562     1.445    inst_circuito/inst_datapath/CLK
    SLICE_X49Y14         FDRE                                         r  inst_circuito/inst_datapath/best_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_circuito/inst_datapath/best_reg[3]/Q
                         net (fo=1, routed)           0.110     1.696    inst_circuito/inst_datapath/best[3]
    SLICE_X49Y13         FDRE                                         r  inst_circuito/inst_datapath/res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.831     1.958    inst_circuito/inst_datapath/CLK
    SLICE_X49Y13         FDRE                                         r  inst_circuito/inst_datapath/res_reg[3]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.072     1.532    inst_circuito/inst_datapath/res_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/best_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.562     1.445    inst_circuito/inst_datapath/CLK
    SLICE_X49Y14         FDRE                                         r  inst_circuito/inst_datapath/best_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_circuito/inst_datapath/best_reg[0]/Q
                         net (fo=1, routed)           0.110     1.696    inst_circuito/inst_datapath/best[0]
    SLICE_X49Y13         FDRE                                         r  inst_circuito/inst_datapath/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.831     1.958    inst_circuito/inst_datapath/CLK
    SLICE_X49Y13         FDRE                                         r  inst_circuito/inst_datapath/res_reg[0]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.070     1.530    inst_circuito/inst_datapath/res_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/done1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.559     1.442    inst_circuito/inst_datapath/CLK
    SLICE_X42Y15         FDRE                                         r  inst_circuito/inst_datapath/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  inst_circuito/inst_datapath/count1_reg[10]/Q
                         net (fo=2, routed)           0.062     1.668    inst_circuito/inst_datapath/count1_reg[10]
    SLICE_X43Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.713 r  inst_circuito/inst_datapath/done1_i_1/O
                         net (fo=1, routed)           0.000     1.713    inst_circuito/inst_datapath/done1_i_1_n_0
    SLICE_X43Y15         FDRE                                         r  inst_circuito/inst_datapath/done1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.827     1.954    inst_circuito/inst_datapath/CLK
    SLICE_X43Y15         FDRE                                         r  inst_circuito/inst_datapath/done1_reg/C
                         clock pessimism             -0.499     1.455    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.091     1.546    inst_circuito/inst_datapath/done1_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X1Y3   inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X1Y3   inst_circuito/inst_datapath/inst_datapath/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X1Y0   inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X1Y0   inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X2Y1   inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X2Y1   inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X2Y0   inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X2Y0   inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X2Y3   inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X2Y3   inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y13  btnUreg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y13  btnUreg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y10  sw_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y10  sw_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y15  sw_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y15  sw_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y10  sw_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y10  sw_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y10  sw_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y10  sw_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y13  btnUreg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y13  btnUreg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y10  sw_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y10  sw_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y15  sw_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y15  sw_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y10  sw_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y10  sw_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y10  sw_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y10  sw_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.534ns  (logic 7.599ns (45.958%)  route 8.935ns (54.042%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.612     5.133    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     7.587 r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=2, routed)           1.472     9.059    inst_mems/weight2_4[24]
    SLICE_X49Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.183 r  inst_mems/instance_toBCD_i_8/O
                         net (fo=27, routed)          1.667    10.850    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.974 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.974    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_6_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    11.191 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.191    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    11.285 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.617    11.902    inst_mems/spo[1]
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.316    12.218 r  inst_mems/seg_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.821    13.039    inst_mems/seg_OBUF[6]_inst_i_45_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.163 r  inst_mems/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    13.163    inst_mems/digits_fixedp[5]
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    13.377 r  inst_mems/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.857    14.235    inst_mems/digit1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.297    14.532 r  inst_mems/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.839    15.371    inst_mems/inst_disp7m/ddigit__27[1]
    SLICE_X51Y10         LUT5 (Prop_lut5_I2_O)        0.124    15.495 r  inst_mems/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.661    18.156    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    21.667 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.667    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.472ns  (logic 7.845ns (47.626%)  route 8.627ns (52.374%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.612     5.133    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     7.587 r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=2, routed)           1.472     9.059    inst_mems/weight2_4[24]
    SLICE_X49Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.183 r  inst_mems/instance_toBCD_i_8/O
                         net (fo=27, routed)          1.667    10.850    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.974 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.974    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_6_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    11.191 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.191    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    11.285 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.617    11.902    inst_mems/spo[1]
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.316    12.218 r  inst_mems/seg_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.821    13.039    inst_mems/seg_OBUF[6]_inst_i_45_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.163 r  inst_mems/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    13.163    inst_mems/digits_fixedp[5]
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    13.377 r  inst_mems/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.857    14.235    inst_mems/digit1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.297    14.532 r  inst_mems/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.661    15.193    inst_mems/inst_disp7m/ddigit__27[1]
    SLICE_X51Y10         LUT5 (Prop_lut5_I3_O)        0.150    15.343 r  inst_mems/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.531    17.874    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    21.605 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.605    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.405ns  (logic 7.844ns (47.813%)  route 8.561ns (52.187%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.612     5.133    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     7.587 r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=2, routed)           1.472     9.059    inst_mems/weight2_4[24]
    SLICE_X49Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.183 r  inst_mems/instance_toBCD_i_8/O
                         net (fo=27, routed)          1.667    10.850    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.974 f  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.974    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_6_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    11.191 f  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.191    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    11.285 f  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.617    11.902    inst_mems/spo[1]
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.316    12.218 f  inst_mems/seg_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.821    13.039    inst_mems/seg_OBUF[6]_inst_i_45_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.163 f  inst_mems/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    13.163    inst_mems/digits_fixedp[5]
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    13.377 f  inst_mems/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.857    14.235    inst_mems/digit1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.297    14.532 f  inst_mems/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.666    15.198    inst_mems/inst_disp7m/ddigit__27[1]
    SLICE_X51Y10         LUT5 (Prop_lut5_I3_O)        0.152    15.350 r  inst_mems/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.460    17.810    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    21.538 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.538    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.387ns  (logic 7.852ns (47.918%)  route 8.535ns (52.082%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.612     5.133    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     7.587 r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=2, routed)           1.472     9.059    inst_mems/weight2_4[24]
    SLICE_X49Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.183 r  inst_mems/instance_toBCD_i_8/O
                         net (fo=27, routed)          1.667    10.850    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.974 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.974    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_6_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    11.191 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.191    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    11.285 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.617    11.902    inst_mems/spo[1]
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.316    12.218 r  inst_mems/seg_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.821    13.039    inst_mems/seg_OBUF[6]_inst_i_45_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.163 r  inst_mems/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    13.163    inst_mems/digits_fixedp[5]
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    13.377 r  inst_mems/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.857    14.235    inst_mems/digit1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.297    14.532 r  inst_mems/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834    15.366    inst_mems/inst_disp7m/ddigit__27[1]
    SLICE_X51Y10         LUT5 (Prop_lut5_I1_O)        0.154    15.520 r  inst_mems/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.265    17.785    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    21.520 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.520    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.210ns  (logic 7.592ns (46.837%)  route 8.618ns (53.163%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.612     5.133    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     7.587 r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=2, routed)           1.472     9.059    inst_mems/weight2_4[24]
    SLICE_X49Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.183 r  inst_mems/instance_toBCD_i_8/O
                         net (fo=27, routed)          1.667    10.850    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.974 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.974    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_6_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    11.191 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.191    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    11.285 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.617    11.902    inst_mems/spo[1]
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.316    12.218 r  inst_mems/seg_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.821    13.039    inst_mems/seg_OBUF[6]_inst_i_45_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.163 r  inst_mems/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    13.163    inst_mems/digits_fixedp[5]
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    13.377 r  inst_mems/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.857    14.235    inst_mems/digit1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.297    14.532 r  inst_mems/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834    15.366    inst_mems/inst_disp7m/ddigit__27[1]
    SLICE_X51Y10         LUT5 (Prop_lut5_I1_O)        0.124    15.490 r  inst_mems/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.349    17.839    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    21.343 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.343    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.122ns  (logic 7.623ns (47.284%)  route 8.499ns (52.716%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.612     5.133    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     7.587 r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=2, routed)           1.472     9.059    inst_mems/weight2_4[24]
    SLICE_X49Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.183 r  inst_mems/instance_toBCD_i_8/O
                         net (fo=27, routed)          1.667    10.850    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.974 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.974    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_6_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    11.191 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.191    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    11.285 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.617    11.902    inst_mems/spo[1]
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.316    12.218 r  inst_mems/seg_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.821    13.039    inst_mems/seg_OBUF[6]_inst_i_45_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.163 r  inst_mems/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    13.163    inst_mems/digits_fixedp[5]
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    13.377 r  inst_mems/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.857    14.235    inst_mems/digit1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.297    14.532 r  inst_mems/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.661    15.193    inst_mems/inst_disp7m/ddigit__27[1]
    SLICE_X51Y10         LUT5 (Prop_lut5_I2_O)        0.124    15.317 r  inst_mems/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.403    17.720    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    21.255 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.255    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.087ns  (logic 7.624ns (47.390%)  route 8.463ns (52.610%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.612     5.133    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     7.587 r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=2, routed)           1.472     9.059    inst_mems/weight2_4[24]
    SLICE_X49Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.183 r  inst_mems/instance_toBCD_i_8/O
                         net (fo=27, routed)          1.667    10.850    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.974 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.974    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_6_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    11.191 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.191    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I1_O)      0.094    11.285 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.617    11.902    inst_mems/spo[1]
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.316    12.218 r  inst_mems/seg_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.821    13.039    inst_mems/seg_OBUF[6]_inst_i_45_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.163 r  inst_mems/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000    13.163    inst_mems/digits_fixedp[5]
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    13.377 r  inst_mems/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.857    14.235    inst_mems/digit1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.297    14.532 r  inst_mems/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.666    15.198    inst_mems/inst_disp7m/ddigit__27[1]
    SLICE_X51Y10         LUT5 (Prop_lut5_I2_O)        0.124    15.322 r  inst_mems/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.362    17.684    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    21.220 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.220    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.089ns  (logic 6.333ns (52.392%)  route 5.755ns (47.608%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.613     5.134    inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.588 r  inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.371     8.959    inst_mems/im_row[15]
    SLICE_X58Y15         LUT3 (Prop_lut3_I2_O)        0.150     9.109 r  inst_mems/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.384    13.493    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.729    17.222 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.222    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.845ns  (logic 6.338ns (53.506%)  route 5.507ns (46.494%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.613     5.134    inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.588 r  inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.364     8.951    inst_mems/im_row[17]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.152     9.103 r  inst_mems/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.143    13.247    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732    16.979 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.979    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.600ns  (logic 6.313ns (54.424%)  route 5.287ns (45.576%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.613     5.134    inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.588 r  inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.380     8.968    inst_mems/im_row[13]
    SLICE_X58Y15         LUT3 (Prop_lut3_I2_O)        0.150     9.118 r  inst_mems/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.907    13.025    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709    16.734 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.734    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.408ns (71.201%)  route 0.569ns (28.799%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  sw_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.638 f  sw_reg_reg[14]/Q
                         net (fo=18, routed)          0.177     1.815    inst_disp7m/Q[0]
    SLICE_X64Y13         LUT3 (Prop_lut3_I0_O)        0.045     1.860 r  inst_disp7m/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.393     2.253    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.451 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.451    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.490ns (58.187%)  route 1.071ns (41.813%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.565     1.448    inst_disp7m/CLK
    SLICE_X52Y8          FDRE                                         r  inst_disp7m/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  inst_disp7m/clkdiv_reg[19]/Q
                         net (fo=11, routed)          0.179     1.791    inst_mems/ndisp[1]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  inst_mems/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.230     2.066    inst_mems/inst_disp7m/segm_l1__0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.045     2.111 r  inst_mems/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.662     2.773    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.010 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.010    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.487ns (57.801%)  route 1.086ns (42.199%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.565     1.448    inst_disp7m/CLK
    SLICE_X52Y8          FDRE                                         r  inst_disp7m/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 f  inst_disp7m/clkdiv_reg[18]/Q
                         net (fo=11, routed)          0.552     2.164    inst_disp7m/ndisp[0]
    SLICE_X64Y13         LUT2 (Prop_lut2_I1_O)        0.046     2.210 r  inst_disp7m/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.534     2.744    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     4.021 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.021    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.582ns  (logic 1.460ns (56.534%)  route 1.122ns (43.466%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.565     1.448    inst_disp7m/CLK
    SLICE_X52Y8          FDRE                                         r  inst_disp7m/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  inst_disp7m/clkdiv_reg[19]/Q
                         net (fo=11, routed)          0.179     1.791    inst_mems/ndisp[1]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  inst_mems/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.276     2.113    inst_mems/inst_disp7m/segm_l1__0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.045     2.158 r  inst_mems/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.667     2.824    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.030 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.030    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.490ns (57.164%)  route 1.117ns (42.836%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.565     1.448    inst_disp7m/CLK
    SLICE_X52Y8          FDRE                                         r  inst_disp7m/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  inst_disp7m/clkdiv_reg[19]/Q
                         net (fo=11, routed)          0.179     1.791    inst_mems/ndisp[1]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  inst_mems/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.230     2.066    inst_mems/inst_disp7m/segm_l1__0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.045     2.111 r  inst_mems/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.708     2.819    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.055 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.055    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.477ns (56.909%)  route 1.118ns (43.091%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  sw_reg_reg[15]/Q
                         net (fo=16, routed)          0.419     2.054    inst_mems/Q[15]
    SLICE_X58Y8          LUT3 (Prop_lut3_I1_O)        0.046     2.100 r  inst_mems/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.699     2.799    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.267     4.066 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.066    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.548ns (58.712%)  route 1.089ns (41.288%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.565     1.448    inst_disp7m/CLK
    SLICE_X52Y8          FDRE                                         r  inst_disp7m/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 f  inst_disp7m/clkdiv_reg[19]/Q
                         net (fo=11, routed)          0.179     1.791    inst_mems/ndisp[1]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.836 f  inst_mems/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.276     2.113    inst_mems/inst_disp7m/segm_l1__0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.042     2.155 r  inst_mems/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.633     2.788    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.297     4.085 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.085    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.641ns  (logic 1.409ns (53.366%)  route 1.232ns (46.634%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.565     1.448    inst_disp7m/CLK
    SLICE_X52Y8          FDRE                                         r  inst_disp7m/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 f  inst_disp7m/clkdiv_reg[18]/Q
                         net (fo=11, routed)          0.762     2.374    inst_disp7m/ndisp[0]
    SLICE_X64Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.419 r  inst_disp7m/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.470     2.889    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.089 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.089    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.540ns (57.937%)  route 1.118ns (42.063%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.565     1.448    inst_disp7m/CLK
    SLICE_X52Y8          FDRE                                         r  inst_disp7m/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  inst_disp7m/clkdiv_reg[19]/Q
                         net (fo=11, routed)          0.179     1.791    inst_mems/ndisp[1]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  inst_mems/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.230     2.066    inst_mems/inst_disp7m/segm_l1__0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.043     2.109 r  inst_mems/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.709     2.818    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     4.106 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.106    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.545ns (57.482%)  route 1.143ns (42.518%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.565     1.448    inst_disp7m/CLK
    SLICE_X52Y8          FDRE                                         r  inst_disp7m/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  inst_disp7m/clkdiv_reg[19]/Q
                         net (fo=11, routed)          0.179     1.791    inst_mems/ndisp[1]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  inst_mems/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.230     2.066    inst_mems/inst_disp7m/segm_l1__0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.044     2.110 r  inst_mems/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.734     2.844    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.292     4.136 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.136    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.578ns (31.760%)  route 3.390ns (68.240%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.605     4.059    Inst_btn_debounce/btnU_IBUF
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.183 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          0.785     4.968    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X46Y10         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.446     4.787    Inst_btn_debounce/CLK
    SLICE_X46Y10         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.578ns (31.760%)  route 3.390ns (68.240%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.605     4.059    Inst_btn_debounce/btnU_IBUF
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.183 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          0.785     4.968    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X46Y10         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.446     4.787    Inst_btn_debounce/CLK
    SLICE_X46Y10         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.578ns (31.760%)  route 3.390ns (68.240%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.605     4.059    Inst_btn_debounce/btnU_IBUF
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.183 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          0.785     4.968    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X46Y10         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.446     4.787    Inst_btn_debounce/CLK
    SLICE_X46Y10         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.578ns (31.760%)  route 3.390ns (68.240%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.605     4.059    Inst_btn_debounce/btnU_IBUF
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.183 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          0.785     4.968    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X46Y10         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.446     4.787    Inst_btn_debounce/CLK
    SLICE_X46Y10         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.827ns  (logic 1.578ns (32.687%)  route 3.249ns (67.313%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.605     4.059    Inst_btn_debounce/btnU_IBUF
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.183 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          0.644     4.827    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X46Y11         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.445     4.786    Inst_btn_debounce/CLK
    SLICE_X46Y11         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.827ns  (logic 1.578ns (32.687%)  route 3.249ns (67.313%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.605     4.059    Inst_btn_debounce/btnU_IBUF
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.183 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          0.644     4.827    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X46Y11         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.445     4.786    Inst_btn_debounce/CLK
    SLICE_X46Y11         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.827ns  (logic 1.578ns (32.687%)  route 3.249ns (67.313%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.605     4.059    Inst_btn_debounce/btnU_IBUF
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.183 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          0.644     4.827    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X46Y11         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.445     4.786    Inst_btn_debounce/CLK
    SLICE_X46Y11         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.827ns  (logic 1.578ns (32.687%)  route 3.249ns (67.313%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.605     4.059    Inst_btn_debounce/btnU_IBUF
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.183 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          0.644     4.827    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X46Y11         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.445     4.786    Inst_btn_debounce/CLK
    SLICE_X46Y11         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.578ns (33.741%)  route 3.098ns (66.259%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.605     4.059    Inst_btn_debounce/btnU_IBUF
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.183 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          0.493     4.676    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X46Y12         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.444     4.785    Inst_btn_debounce/CLK
    SLICE_X46Y12         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.578ns (33.741%)  route 3.098ns (66.259%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.605     4.059    Inst_btn_debounce/btnU_IBUF
    SLICE_X44Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.183 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          0.493     4.676    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X46Y12         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         1.444     4.785    Inst_btn_debounce/CLK
    SLICE_X46Y12         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.224ns (24.256%)  route 0.700ns (75.744%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.700     0.925    sw_IBUF[15]
    SLICE_X60Y17         FDRE                                         r  sw_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  sw_reg_reg[15]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sw_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.223ns (22.914%)  route 0.749ns (77.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.749     0.971    sw_IBUF[8]
    SLICE_X60Y15         FDRE                                         r  sw_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  sw_reg_reg[8]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            sw_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.226ns (22.657%)  route 0.771ns (77.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.771     0.997    sw_IBUF[10]
    SLICE_X60Y15         FDRE                                         r  sw_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  sw_reg_reg[10]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            sw_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.223ns (21.648%)  route 0.808ns (78.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.808     1.031    sw_IBUF[14]
    SLICE_X64Y13         FDRE                                         r  sw_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  sw_reg_reg[14]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            sw_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.221ns (21.397%)  route 0.812ns (78.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           0.812     1.033    sw_IBUF[13]
    SLICE_X56Y10         FDRE                                         r  sw_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  sw_reg_reg[13]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sw_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.220ns (20.374%)  route 0.861ns (79.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.861     1.081    sw_IBUF[9]
    SLICE_X60Y15         FDRE                                         r  sw_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  sw_reg_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.221ns (20.021%)  route 0.883ns (79.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.883     1.104    sw_IBUF[0]
    SLICE_X28Y10         FDRE                                         r  sw_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  sw_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sw_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.219ns (19.571%)  route 0.900ns (80.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.900     1.118    sw_IBUF[4]
    SLICE_X44Y7          FDRE                                         r  sw_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  sw_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.229ns (20.317%)  route 0.900ns (79.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.900     1.129    sw_IBUF[1]
    SLICE_X44Y12         FDRE                                         r  sw_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X44Y12         FDRE                                         r  sw_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.232ns (20.489%)  route 0.900ns (79.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.900     1.131    sw_IBUF[2]
    SLICE_X44Y10         FDRE                                         r  sw_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=713, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X44Y10         FDRE                                         r  sw_reg_reg[2]/C





