{
  "module_name": "pinctrl-sm6350.c",
  "hash_id": "379792f6916ce0f6612c5d47243b95ee7f9b9768477ea07b25a6423192ee46af",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-sm6350.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\n#define REG_SIZE 0x1000\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\\\n\t\t},\t\t\t\t        \\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = REG_SIZE * id,\t\t\t\\\n\t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n\t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\t\\\n\t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\\\n\t\t.intr_status_bit = 0,\t\t\\\n\t\t.intr_target_bit = 5,\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\\\n\t\t.intr_raw_status_bit = 4,\t\\\n\t\t.intr_polarity_bit = 1,\t\t\\\n\t\t.intr_detection_bit = 2,\t\\\n\t\t.intr_detection_width = 2,\t\\\n\t}\n\n#define SDC_PINGROUP(pg_name, ctl, pull, drv)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\n#define UFS_RESET(pg_name, offset)\t\t\t\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = offset,\t\t\t\\\n\t\t.io_reg = offset + 0x4,\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = 3,\t\t\t\t\\\n\t\t.drv_bit = 0,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = 0,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\nstatic const struct pinctrl_pin_desc sm6350_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"GPIO_113\"),\n\tPINCTRL_PIN(114, \"GPIO_114\"),\n\tPINCTRL_PIN(115, \"GPIO_115\"),\n\tPINCTRL_PIN(116, \"GPIO_116\"),\n\tPINCTRL_PIN(117, \"GPIO_117\"),\n\tPINCTRL_PIN(118, \"GPIO_118\"),\n\tPINCTRL_PIN(119, \"GPIO_119\"),\n\tPINCTRL_PIN(120, \"GPIO_120\"),\n\tPINCTRL_PIN(121, \"GPIO_121\"),\n\tPINCTRL_PIN(122, \"GPIO_122\"),\n\tPINCTRL_PIN(123, \"GPIO_123\"),\n\tPINCTRL_PIN(124, \"GPIO_124\"),\n\tPINCTRL_PIN(125, \"GPIO_125\"),\n\tPINCTRL_PIN(126, \"GPIO_126\"),\n\tPINCTRL_PIN(127, \"GPIO_127\"),\n\tPINCTRL_PIN(128, \"GPIO_128\"),\n\tPINCTRL_PIN(129, \"GPIO_129\"),\n\tPINCTRL_PIN(130, \"GPIO_130\"),\n\tPINCTRL_PIN(131, \"GPIO_131\"),\n\tPINCTRL_PIN(132, \"GPIO_132\"),\n\tPINCTRL_PIN(133, \"GPIO_133\"),\n\tPINCTRL_PIN(134, \"GPIO_134\"),\n\tPINCTRL_PIN(135, \"GPIO_135\"),\n\tPINCTRL_PIN(136, \"GPIO_136\"),\n\tPINCTRL_PIN(137, \"GPIO_137\"),\n\tPINCTRL_PIN(138, \"GPIO_138\"),\n\tPINCTRL_PIN(139, \"GPIO_139\"),\n\tPINCTRL_PIN(140, \"GPIO_140\"),\n\tPINCTRL_PIN(141, \"GPIO_141\"),\n\tPINCTRL_PIN(142, \"GPIO_142\"),\n\tPINCTRL_PIN(143, \"GPIO_143\"),\n\tPINCTRL_PIN(144, \"GPIO_144\"),\n\tPINCTRL_PIN(145, \"GPIO_145\"),\n\tPINCTRL_PIN(146, \"GPIO_146\"),\n\tPINCTRL_PIN(147, \"GPIO_147\"),\n\tPINCTRL_PIN(148, \"GPIO_148\"),\n\tPINCTRL_PIN(149, \"GPIO_149\"),\n\tPINCTRL_PIN(150, \"GPIO_150\"),\n\tPINCTRL_PIN(151, \"GPIO_151\"),\n\tPINCTRL_PIN(152, \"GPIO_152\"),\n\tPINCTRL_PIN(153, \"GPIO_153\"),\n\tPINCTRL_PIN(154, \"GPIO_154\"),\n\tPINCTRL_PIN(155, \"GPIO_155\"),\n\tPINCTRL_PIN(156, \"UFS_RESET\"),\n\tPINCTRL_PIN(157, \"SDC1_RCLK\"),\n\tPINCTRL_PIN(158, \"SDC1_CLK\"),\n\tPINCTRL_PIN(159, \"SDC1_CMD\"),\n\tPINCTRL_PIN(160, \"SDC1_DATA\"),\n\tPINCTRL_PIN(161, \"SDC2_CLK\"),\n\tPINCTRL_PIN(162, \"SDC2_CMD\"),\n\tPINCTRL_PIN(163, \"SDC2_DATA\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\nDECLARE_MSM_GPIO_PINS(80);\nDECLARE_MSM_GPIO_PINS(81);\nDECLARE_MSM_GPIO_PINS(82);\nDECLARE_MSM_GPIO_PINS(83);\nDECLARE_MSM_GPIO_PINS(84);\nDECLARE_MSM_GPIO_PINS(85);\nDECLARE_MSM_GPIO_PINS(86);\nDECLARE_MSM_GPIO_PINS(87);\nDECLARE_MSM_GPIO_PINS(88);\nDECLARE_MSM_GPIO_PINS(89);\nDECLARE_MSM_GPIO_PINS(90);\nDECLARE_MSM_GPIO_PINS(91);\nDECLARE_MSM_GPIO_PINS(92);\nDECLARE_MSM_GPIO_PINS(93);\nDECLARE_MSM_GPIO_PINS(94);\nDECLARE_MSM_GPIO_PINS(95);\nDECLARE_MSM_GPIO_PINS(96);\nDECLARE_MSM_GPIO_PINS(97);\nDECLARE_MSM_GPIO_PINS(98);\nDECLARE_MSM_GPIO_PINS(99);\nDECLARE_MSM_GPIO_PINS(100);\nDECLARE_MSM_GPIO_PINS(101);\nDECLARE_MSM_GPIO_PINS(102);\nDECLARE_MSM_GPIO_PINS(103);\nDECLARE_MSM_GPIO_PINS(104);\nDECLARE_MSM_GPIO_PINS(105);\nDECLARE_MSM_GPIO_PINS(106);\nDECLARE_MSM_GPIO_PINS(107);\nDECLARE_MSM_GPIO_PINS(108);\nDECLARE_MSM_GPIO_PINS(109);\nDECLARE_MSM_GPIO_PINS(110);\nDECLARE_MSM_GPIO_PINS(111);\nDECLARE_MSM_GPIO_PINS(112);\nDECLARE_MSM_GPIO_PINS(113);\nDECLARE_MSM_GPIO_PINS(114);\nDECLARE_MSM_GPIO_PINS(115);\nDECLARE_MSM_GPIO_PINS(116);\nDECLARE_MSM_GPIO_PINS(117);\nDECLARE_MSM_GPIO_PINS(118);\nDECLARE_MSM_GPIO_PINS(119);\nDECLARE_MSM_GPIO_PINS(120);\nDECLARE_MSM_GPIO_PINS(121);\nDECLARE_MSM_GPIO_PINS(122);\nDECLARE_MSM_GPIO_PINS(123);\nDECLARE_MSM_GPIO_PINS(124);\nDECLARE_MSM_GPIO_PINS(125);\nDECLARE_MSM_GPIO_PINS(126);\nDECLARE_MSM_GPIO_PINS(127);\nDECLARE_MSM_GPIO_PINS(128);\nDECLARE_MSM_GPIO_PINS(129);\nDECLARE_MSM_GPIO_PINS(130);\nDECLARE_MSM_GPIO_PINS(131);\nDECLARE_MSM_GPIO_PINS(132);\nDECLARE_MSM_GPIO_PINS(133);\nDECLARE_MSM_GPIO_PINS(134);\nDECLARE_MSM_GPIO_PINS(135);\nDECLARE_MSM_GPIO_PINS(136);\nDECLARE_MSM_GPIO_PINS(137);\nDECLARE_MSM_GPIO_PINS(138);\nDECLARE_MSM_GPIO_PINS(139);\nDECLARE_MSM_GPIO_PINS(140);\nDECLARE_MSM_GPIO_PINS(141);\nDECLARE_MSM_GPIO_PINS(142);\nDECLARE_MSM_GPIO_PINS(143);\nDECLARE_MSM_GPIO_PINS(144);\nDECLARE_MSM_GPIO_PINS(145);\nDECLARE_MSM_GPIO_PINS(146);\nDECLARE_MSM_GPIO_PINS(147);\nDECLARE_MSM_GPIO_PINS(148);\nDECLARE_MSM_GPIO_PINS(149);\nDECLARE_MSM_GPIO_PINS(150);\nDECLARE_MSM_GPIO_PINS(151);\nDECLARE_MSM_GPIO_PINS(152);\nDECLARE_MSM_GPIO_PINS(153);\nDECLARE_MSM_GPIO_PINS(154);\nDECLARE_MSM_GPIO_PINS(155);\n\nstatic const unsigned int ufs_reset_pins[] = { 156 };\nstatic const unsigned int sdc1_rclk_pins[] = { 157 };\nstatic const unsigned int sdc1_clk_pins[] = { 158 };\nstatic const unsigned int sdc1_cmd_pins[] = { 159 };\nstatic const unsigned int sdc1_data_pins[] = { 160 };\nstatic const unsigned int sdc2_clk_pins[] = { 161 };\nstatic const unsigned int sdc2_cmd_pins[] = { 162 };\nstatic const unsigned int sdc2_data_pins[] = { 163 };\n\nenum sm6350_functions {\n\tmsm_mux_adsp_ext,\n\tmsm_mux_agera_pll,\n\tmsm_mux_atest_char,\n\tmsm_mux_atest_char0,\n\tmsm_mux_atest_char1,\n\tmsm_mux_atest_char2,\n\tmsm_mux_atest_char3,\n\tmsm_mux_atest_tsens,\n\tmsm_mux_atest_tsens2,\n\tmsm_mux_atest_usb,\n\tmsm_mux_audio_ref,\n\tmsm_mux_btfm_slimbus,\n\tmsm_mux_cam_mclk0,\n\tmsm_mux_cam_mclk1,\n\tmsm_mux_cam_mclk2,\n\tmsm_mux_cam_mclk3,\n\tmsm_mux_cam_mclk4,\n\tmsm_mux_cci_async,\n\tmsm_mux_cci_i2c,\n\tmsm_mux_cci_timer0,\n\tmsm_mux_cci_timer1,\n\tmsm_mux_cci_timer2,\n\tmsm_mux_cci_timer3,\n\tmsm_mux_cci_timer4,\n\tmsm_mux_cri_trng,\n\tmsm_mux_dbg_out,\n\tmsm_mux_ddr_bist,\n\tmsm_mux_ddr_pxi0,\n\tmsm_mux_ddr_pxi1,\n\tmsm_mux_ddr_pxi2,\n\tmsm_mux_ddr_pxi3,\n\tmsm_mux_dp_hot,\n\tmsm_mux_edp_lcd,\n\tmsm_mux_gcc_gp1,\n\tmsm_mux_gcc_gp2,\n\tmsm_mux_gcc_gp3,\n\tmsm_mux_gp_pdm0,\n\tmsm_mux_gp_pdm1,\n\tmsm_mux_gp_pdm2,\n\tmsm_mux_gpio,\n\tmsm_mux_gps_tx,\n\tmsm_mux_ibi_i3c,\n\tmsm_mux_jitter_bist,\n\tmsm_mux_ldo_en,\n\tmsm_mux_ldo_update,\n\tmsm_mux_lpass_ext,\n\tmsm_mux_m_voc,\n\tmsm_mux_mclk,\n\tmsm_mux_mdp_vsync,\n\tmsm_mux_mdp_vsync0,\n\tmsm_mux_mdp_vsync1,\n\tmsm_mux_mdp_vsync2,\n\tmsm_mux_mdp_vsync3,\n\tmsm_mux_mi2s_0,\n\tmsm_mux_mi2s_1,\n\tmsm_mux_mi2s_2,\n\tmsm_mux_mss_lte,\n\tmsm_mux_nav_gpio,\n\tmsm_mux_nav_pps,\n\tmsm_mux_pa_indicator,\n\tmsm_mux_pcie0_clk,\n\tmsm_mux_phase_flag,\n\tmsm_mux_pll_bist,\n\tmsm_mux_pll_bypassnl,\n\tmsm_mux_pll_reset,\n\tmsm_mux_prng_rosc,\n\tmsm_mux_qdss_cti,\n\tmsm_mux_qdss_gpio,\n\tmsm_mux_qdss_gpio0,\n\tmsm_mux_qdss_gpio1,\n\tmsm_mux_qdss_gpio10,\n\tmsm_mux_qdss_gpio11,\n\tmsm_mux_qdss_gpio12,\n\tmsm_mux_qdss_gpio13,\n\tmsm_mux_qdss_gpio14,\n\tmsm_mux_qdss_gpio15,\n\tmsm_mux_qdss_gpio2,\n\tmsm_mux_qdss_gpio3,\n\tmsm_mux_qdss_gpio4,\n\tmsm_mux_qdss_gpio5,\n\tmsm_mux_qdss_gpio6,\n\tmsm_mux_qdss_gpio7,\n\tmsm_mux_qdss_gpio8,\n\tmsm_mux_qdss_gpio9,\n\tmsm_mux_qlink0_enable,\n\tmsm_mux_qlink0_request,\n\tmsm_mux_qlink0_wmss,\n\tmsm_mux_qlink1_enable,\n\tmsm_mux_qlink1_request,\n\tmsm_mux_qlink1_wmss,\n\tmsm_mux_qup00,\n\tmsm_mux_qup01,\n\tmsm_mux_qup02,\n\tmsm_mux_qup10,\n\tmsm_mux_qup11,\n\tmsm_mux_qup12,\n\tmsm_mux_qup13_f1,\n\tmsm_mux_qup13_f2,\n\tmsm_mux_qup14,\n\tmsm_mux_rffe0_clk,\n\tmsm_mux_rffe0_data,\n\tmsm_mux_rffe1_clk,\n\tmsm_mux_rffe1_data,\n\tmsm_mux_rffe2_clk,\n\tmsm_mux_rffe2_data,\n\tmsm_mux_rffe3_clk,\n\tmsm_mux_rffe3_data,\n\tmsm_mux_rffe4_clk,\n\tmsm_mux_rffe4_data,\n\tmsm_mux_sd_write,\n\tmsm_mux_sdc1_tb,\n\tmsm_mux_sdc2_tb,\n\tmsm_mux_sp_cmu,\n\tmsm_mux_tgu_ch0,\n\tmsm_mux_tgu_ch1,\n\tmsm_mux_tgu_ch2,\n\tmsm_mux_tgu_ch3,\n\tmsm_mux_tsense_pwm1,\n\tmsm_mux_tsense_pwm2,\n\tmsm_mux_uim1_clk,\n\tmsm_mux_uim1_data,\n\tmsm_mux_uim1_present,\n\tmsm_mux_uim1_reset,\n\tmsm_mux_uim2_clk,\n\tmsm_mux_uim2_data,\n\tmsm_mux_uim2_present,\n\tmsm_mux_uim2_reset,\n\tmsm_mux_usb_phy,\n\tmsm_mux_vfr_1,\n\tmsm_mux_vsense_trigger,\n\tmsm_mux_wlan1_adc0,\n\tmsm_mux_wlan1_adc1,\n\tmsm_mux_wlan2_adc0,\n\tmsm_mux_wlan2_adc1,\n\tmsm_mux__,\n};\n\nstatic const char * const ibi_i3c_groups[] = {\n\t\"gpio0\", \"gpio1\",\n};\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n\t\"gpio99\", \"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\",\n\t\"gpio105\", \"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\",\n\t\"gpio111\", \"gpio112\", \"gpio113\", \"gpio114\", \"gpio115\", \"gpio116\",\n\t\"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\", \"gpio122\",\n\t\"gpio123\", \"gpio124\", \"gpio125\", \"gpio126\", \"gpio127\", \"gpio128\",\n\t\"gpio129\", \"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\", \"gpio134\",\n\t\"gpio135\", \"gpio136\", \"gpio137\", \"gpio138\", \"gpio139\", \"gpio140\",\n\t\"gpio141\", \"gpio142\", \"gpio143\", \"gpio144\", \"gpio145\", \"gpio146\",\n\t\"gpio147\", \"gpio148\", \"gpio149\", \"gpio150\", \"gpio151\", \"gpio152\",\n\t\"gpio153\", \"gpio154\", \"gpio155\",\n};\nstatic const char * const cri_trng_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\",\n};\nstatic const char * const qup00_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n};\nstatic const char * const cci_i2c_groups[] = {\n\t\"gpio2\", \"gpio3\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\", \"gpio43\",\n\t\"gpio44\",\n};\nstatic const char * const qdss_cti_groups[] = {\n\t\"gpio2\", \"gpio3\", \"gpio6\", \"gpio7\", \"gpio61\", \"gpio62\", \"gpio86\",\n\t\"gpio87\",\n};\nstatic const char * const sp_cmu_groups[] = {\n\t\"gpio3\",\n};\nstatic const char * const dbg_out_groups[] = {\n\t\"gpio3\",\n};\nstatic const char * const qup14_groups[] = {\n\t\"gpio4\", \"gpio4\", \"gpio5\", \"gpio5\",\n};\nstatic const char * const sdc1_tb_groups[] = {\n\t\"gpio4\",\n};\nstatic const char * const sdc2_tb_groups[] = {\n\t\"gpio5\",\n};\nstatic const char * const mdp_vsync_groups[] = {\n\t\"gpio6\", \"gpio23\", \"gpio24\", \"gpio27\", \"gpio28\",\n};\nstatic const char * const gp_pdm1_groups[] = {\n\t\"gpio8\", \"gpio52\",\n};\nstatic const char * const qdss_gpio_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio63\", \"gpio64\",\n};\nstatic const char * const m_voc_groups[] = {\n\t\"gpio12\",\n};\nstatic const char * const dp_hot_groups[] = {\n\t\"gpio12\", \"gpio118\",\n};\nstatic const char * const phase_flag_groups[] = {\n\t\"gpio12\", \"gpio17\", \"gpio18\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\",\n\t\"gpio41\", \"gpio42\", \"gpio43\", \"gpio44\", \"gpio45\",\n\t\"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\", \"gpio50\",\n\t\"gpio51\", \"gpio52\", \"gpio53\", \"gpio56\", \"gpio57\",\n\t\"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\", \"gpio64\",\n\t\"gpio67\", \"gpio68\",\n};\nstatic const char * const qup10_groups[] = {\n\t\"gpio13\", \"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\",\n};\nstatic const char * const pll_bypassnl_groups[] = {\n\t\"gpio13\",\n};\nstatic const char * const pll_reset_groups[] = {\n\t\"gpio14\",\n};\nstatic const char * const qup12_groups[] = {\n\t\"gpio19\", \"gpio19\", \"gpio20\", \"gpio20\",\n};\nstatic const char * const ddr_bist_groups[] = {\n\t\"gpio19\", \"gpio20\", \"gpio21\", \"gpio22\",\n};\nstatic const char * const gcc_gp2_groups[] = {\n\t\"gpio21\",\n};\nstatic const char * const gcc_gp3_groups[] = {\n\t\"gpio22\",\n};\nstatic const char * const edp_lcd_groups[] = {\n\t\"gpio23\",\n};\nstatic const char * const qup13_f1_groups[] = {\n\t\"gpio25\", \"gpio26\",\n};\nstatic const char * const qup13_f2_groups[] = {\n\t\"gpio25\", \"gpio26\",\n};\nstatic const char * const qup11_groups[] = {\n\t\"gpio27\", \"gpio27\", \"gpio28\", \"gpio28\",\n};\nstatic const char * const pll_bist_groups[] = {\n\t\"gpio27\",\n};\nstatic const char * const qdss_gpio14_groups[] = {\n\t\"gpio27\", \"gpio36\",\n};\nstatic const char * const qdss_gpio15_groups[] = {\n\t\"gpio28\", \"gpio37\",\n};\nstatic const char * const cam_mclk0_groups[] = {\n\t\"gpio29\",\n};\nstatic const char * const cam_mclk1_groups[] = {\n\t\"gpio30\",\n};\nstatic const char * const cam_mclk2_groups[] = {\n\t\"gpio31\",\n};\nstatic const char * const cam_mclk3_groups[] = {\n\t\"gpio32\",\n};\nstatic const char * const cam_mclk4_groups[] = {\n\t\"gpio33\",\n};\nstatic const char * const cci_timer0_groups[] = {\n\t\"gpio34\",\n};\nstatic const char * const qdss_gpio12_groups[] = {\n\t\"gpio34\", \"gpio52\",\n};\nstatic const char * const cci_timer1_groups[] = {\n\t\"gpio35\",\n};\nstatic const char * const cci_async_groups[] = {\n\t\"gpio35\", \"gpio36\", \"gpio48\", \"gpio52\", \"gpio53\",\n};\nstatic const char * const qdss_gpio13_groups[] = {\n\t\"gpio35\", \"gpio53\",\n};\nstatic const char * const cci_timer2_groups[] = {\n\t\"gpio36\",\n};\nstatic const char * const cci_timer3_groups[] = {\n\t\"gpio37\",\n};\nstatic const char * const gp_pdm0_groups[] = {\n\t\"gpio37\", \"gpio68\",\n};\nstatic const char * const cci_timer4_groups[] = {\n\t\"gpio38\",\n};\nstatic const char * const qdss_gpio2_groups[] = {\n\t\"gpio38\", \"gpio41\",\n};\nstatic const char * const qdss_gpio0_groups[] = {\n\t\"gpio39\", \"gpio65\",\n};\nstatic const char * const qdss_gpio1_groups[] = {\n\t\"gpio40\", \"gpio66\",\n};\nstatic const char * const qdss_gpio3_groups[] = {\n\t\"gpio42\", \"gpio47\",\n};\nstatic const char * const qdss_gpio4_groups[] = {\n\t\"gpio43\", \"gpio88\",\n};\nstatic const char * const qdss_gpio5_groups[] = {\n\t\"gpio44\", \"gpio89\",\n};\nstatic const char * const qup02_groups[] = {\n\t\"gpio45\", \"gpio46\", \"gpio48\", \"gpio56\", \"gpio57\",\n};\nstatic const char * const qdss_gpio6_groups[] = {\n\t\"gpio45\", \"gpio90\",\n};\nstatic const char * const qdss_gpio7_groups[] = {\n\t\"gpio46\", \"gpio91\",\n};\nstatic const char * const mdp_vsync0_groups[] = {\n\t\"gpio47\",\n};\nstatic const char * const mdp_vsync1_groups[] = {\n\t\"gpio48\",\n};\nstatic const char * const gcc_gp1_groups[] = {\n\t\"gpio48\", \"gpio58\",\n};\nstatic const char * const qdss_gpio8_groups[] = {\n\t\"gpio48\", \"gpio92\",\n};\nstatic const char * const vfr_1_groups[] = {\n\t\"gpio49\",\n};\nstatic const char * const qdss_gpio9_groups[] = {\n\t\"gpio49\", \"gpio93\",\n};\nstatic const char * const qdss_gpio10_groups[] = {\n\t\"gpio50\", \"gpio56\",\n};\nstatic const char * const qdss_gpio11_groups[] = {\n\t\"gpio51\", \"gpio57\",\n};\nstatic const char * const mdp_vsync2_groups[] = {\n\t\"gpio56\",\n};\nstatic const char * const mdp_vsync3_groups[] = {\n\t\"gpio57\",\n};\nstatic const char * const gp_pdm2_groups[] = {\n\t\"gpio57\",\n};\nstatic const char * const audio_ref_groups[] = {\n\t\"gpio60\",\n};\nstatic const char * const lpass_ext_groups[] = {\n\t\"gpio60\", \"gpio93\",\n};\nstatic const char * const mi2s_2_groups[] = {\n\t\"gpio60\", \"gpio72\", \"gpio73\", \"gpio74\",\n};\nstatic const char * const qup01_groups[] = {\n\t\"gpio61\", \"gpio62\", \"gpio63\", \"gpio64\",\n};\nstatic const char * const tgu_ch0_groups[] = {\n\t\"gpio61\",\n};\nstatic const char * const tgu_ch1_groups[] = {\n\t\"gpio62\",\n};\nstatic const char * const tgu_ch2_groups[] = {\n\t\"gpio63\",\n};\nstatic const char * const tgu_ch3_groups[] = {\n\t\"gpio64\",\n};\nstatic const char * const mss_lte_groups[] = {\n\t\"gpio65\", \"gpio66\",\n};\nstatic const char * const btfm_slimbus_groups[] = {\n\t\"gpio67\", \"gpio68\", \"gpio86\", \"gpio87\",\n};\nstatic const char * const mi2s_1_groups[] = {\n\t\"gpio67\", \"gpio68\", \"gpio86\", \"gpio87\",\n};\nstatic const char * const uim2_data_groups[] = {\n\t\"gpio75\",\n};\nstatic const char * const uim2_clk_groups[] = {\n\t\"gpio76\",\n};\nstatic const char * const uim2_reset_groups[] = {\n\t\"gpio77\",\n};\nstatic const char * const uim2_present_groups[] = {\n\t\"gpio78\",\n};\nstatic const char * const uim1_data_groups[] = {\n\t\"gpio79\",\n};\nstatic const char * const uim1_clk_groups[] = {\n\t\"gpio80\",\n};\nstatic const char * const uim1_reset_groups[] = {\n\t\"gpio81\",\n};\nstatic const char * const uim1_present_groups[] = {\n\t\"gpio82\",\n};\nstatic const char * const atest_usb_groups[] = {\n\t\"gpio83\", \"gpio84\", \"gpio85\", \"gpio86\",\n\t\"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\",\n\t\"gpio91\", \"gpio92\",\n};\nstatic const char * const sd_write_groups[] = {\n\t\"gpio85\",\n};\nstatic const char * const ddr_pxi0_groups[] = {\n\t\"gpio86\", \"gpio90\",\n};\nstatic const char * const adsp_ext_groups[] = {\n\t\"gpio87\",\n};\nstatic const char * const ddr_pxi1_groups[] = {\n\t\"gpio87\", \"gpio91\",\n};\nstatic const char * const mi2s_0_groups[] = {\n\t\"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n};\nstatic const char * const ddr_pxi2_groups[] = {\n\t\"gpio88\", \"gpio92\",\n};\nstatic const char * const tsense_pwm1_groups[] = {\n\t\"gpio88\",\n};\nstatic const char * const tsense_pwm2_groups[] = {\n\t\"gpio88\",\n};\nstatic const char * const agera_pll_groups[] = {\n\t\"gpio89\",\n};\nstatic const char * const vsense_trigger_groups[] = {\n\t\"gpio89\",\n};\nstatic const char * const ddr_pxi3_groups[] = {\n\t\"gpio89\", \"gpio93\",\n};\nstatic const char * const jitter_bist_groups[] = {\n\t\"gpio90\",\n};\nstatic const char * const wlan1_adc0_groups[] = {\n\t\"gpio90\",\n};\nstatic const char * const wlan2_adc0_groups[] = {\n\t\"gpio91\",\n};\nstatic const char * const atest_tsens_groups[] = {\n\t\"gpio92\",\n};\nstatic const char * const wlan1_adc1_groups[] = {\n\t\"gpio92\",\n};\nstatic const char * const mclk_groups[] = {\n\t\"gpio93\",\n};\nstatic const char * const atest_tsens2_groups[] = {\n\t\"gpio93\",\n};\nstatic const char * const wlan2_adc1_groups[] = {\n\t\"gpio93\",\n};\nstatic const char * const ldo_en_groups[] = {\n\t\"gpio95\",\n};\nstatic const char * const atest_char_groups[] = {\n\t\"gpio95\",\n};\nstatic const char * const ldo_update_groups[] = {\n\t\"gpio96\",\n};\nstatic const char * const atest_char0_groups[] = {\n\t\"gpio96\",\n};\nstatic const char * const prng_rosc_groups[] = {\n\t\"gpio97\",\n};\nstatic const char * const atest_char1_groups[] = {\n\t\"gpio97\",\n};\nstatic const char * const atest_char2_groups[] = {\n\t\"gpio98\",\n};\nstatic const char * const atest_char3_groups[] = {\n\t\"gpio99\",\n};\nstatic const char * const nav_gpio_groups[] = {\n\t\"gpio101\", \"gpio102\",\n};\nstatic const char * const nav_pps_groups[] = {\n\t\"gpio101\", \"gpio101\", \"gpio102\", \"gpio102\",\n};\nstatic const char * const gps_tx_groups[] = {\n\t\"gpio101\", \"gpio102\", \"gpio107\", \"gpio108\",\n};\nstatic const char * const qlink0_wmss_groups[] = {\n\t\"gpio103\",\n};\nstatic const char * const qlink0_request_groups[] = {\n\t\"gpio104\",\n};\nstatic const char * const qlink0_enable_groups[] = {\n\t\"gpio105\",\n};\nstatic const char * const qlink1_wmss_groups[] = {\n\t\"gpio106\",\n};\nstatic const char * const qlink1_request_groups[] = {\n\t\"gpio107\",\n};\nstatic const char * const qlink1_enable_groups[] = {\n\t\"gpio108\",\n};\nstatic const char * const rffe0_data_groups[] = {\n\t\"gpio109\",\n};\nstatic const char * const rffe0_clk_groups[] = {\n\t\"gpio110\",\n};\nstatic const char * const rffe1_data_groups[] = {\n\t\"gpio111\",\n};\nstatic const char * const rffe1_clk_groups[] = {\n\t\"gpio112\",\n};\nstatic const char * const rffe2_data_groups[] = {\n\t\"gpio113\",\n};\nstatic const char * const rffe2_clk_groups[] = {\n\t\"gpio114\",\n};\nstatic const char * const rffe3_data_groups[] = {\n\t\"gpio115\",\n};\nstatic const char * const rffe3_clk_groups[] = {\n\t\"gpio116\",\n};\nstatic const char * const rffe4_data_groups[] = {\n\t\"gpio117\",\n};\nstatic const char * const rffe4_clk_groups[] = {\n\t\"gpio118\",\n};\nstatic const char * const pa_indicator_groups[] = {\n\t\"gpio118\",\n};\nstatic const char * const pcie0_clk_groups[] = {\n\t\"gpio122\",\n};\nstatic const char * const usb_phy_groups[] = {\n\t\"gpio124\",\n};\n\nstatic const struct pinfunction sm6350_functions[] = {\n\tMSM_PIN_FUNCTION(adsp_ext),\n\tMSM_PIN_FUNCTION(agera_pll),\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(atest_char0),\n\tMSM_PIN_FUNCTION(atest_char1),\n\tMSM_PIN_FUNCTION(atest_char2),\n\tMSM_PIN_FUNCTION(atest_char3),\n\tMSM_PIN_FUNCTION(atest_tsens),\n\tMSM_PIN_FUNCTION(atest_tsens2),\n\tMSM_PIN_FUNCTION(atest_usb),\n\tMSM_PIN_FUNCTION(audio_ref),\n\tMSM_PIN_FUNCTION(btfm_slimbus),\n\tMSM_PIN_FUNCTION(cam_mclk0),\n\tMSM_PIN_FUNCTION(cam_mclk1),\n\tMSM_PIN_FUNCTION(cam_mclk2),\n\tMSM_PIN_FUNCTION(cam_mclk3),\n\tMSM_PIN_FUNCTION(cam_mclk4),\n\tMSM_PIN_FUNCTION(cci_async),\n\tMSM_PIN_FUNCTION(cci_i2c),\n\tMSM_PIN_FUNCTION(cci_timer0),\n\tMSM_PIN_FUNCTION(cci_timer1),\n\tMSM_PIN_FUNCTION(cci_timer2),\n\tMSM_PIN_FUNCTION(cci_timer3),\n\tMSM_PIN_FUNCTION(cci_timer4),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(ddr_bist),\n\tMSM_PIN_FUNCTION(ddr_pxi0),\n\tMSM_PIN_FUNCTION(ddr_pxi1),\n\tMSM_PIN_FUNCTION(ddr_pxi2),\n\tMSM_PIN_FUNCTION(ddr_pxi3),\n\tMSM_PIN_FUNCTION(dp_hot),\n\tMSM_PIN_FUNCTION(edp_lcd),\n\tMSM_PIN_FUNCTION(gcc_gp1),\n\tMSM_PIN_FUNCTION(gcc_gp2),\n\tMSM_PIN_FUNCTION(gcc_gp3),\n\tMSM_PIN_FUNCTION(gp_pdm0),\n\tMSM_PIN_FUNCTION(gp_pdm1),\n\tMSM_PIN_FUNCTION(gp_pdm2),\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(gps_tx),\n\tMSM_PIN_FUNCTION(ibi_i3c),\n\tMSM_PIN_FUNCTION(jitter_bist),\n\tMSM_PIN_FUNCTION(ldo_en),\n\tMSM_PIN_FUNCTION(ldo_update),\n\tMSM_PIN_FUNCTION(lpass_ext),\n\tMSM_PIN_FUNCTION(m_voc),\n\tMSM_PIN_FUNCTION(mclk),\n\tMSM_PIN_FUNCTION(mdp_vsync),\n\tMSM_PIN_FUNCTION(mdp_vsync0),\n\tMSM_PIN_FUNCTION(mdp_vsync1),\n\tMSM_PIN_FUNCTION(mdp_vsync2),\n\tMSM_PIN_FUNCTION(mdp_vsync3),\n\tMSM_PIN_FUNCTION(mi2s_0),\n\tMSM_PIN_FUNCTION(mi2s_1),\n\tMSM_PIN_FUNCTION(mi2s_2),\n\tMSM_PIN_FUNCTION(mss_lte),\n\tMSM_PIN_FUNCTION(nav_gpio),\n\tMSM_PIN_FUNCTION(nav_pps),\n\tMSM_PIN_FUNCTION(pa_indicator),\n\tMSM_PIN_FUNCTION(pcie0_clk),\n\tMSM_PIN_FUNCTION(phase_flag),\n\tMSM_PIN_FUNCTION(pll_bist),\n\tMSM_PIN_FUNCTION(pll_bypassnl),\n\tMSM_PIN_FUNCTION(pll_reset),\n\tMSM_PIN_FUNCTION(prng_rosc),\n\tMSM_PIN_FUNCTION(qdss_cti),\n\tMSM_PIN_FUNCTION(qdss_gpio),\n\tMSM_PIN_FUNCTION(qdss_gpio0),\n\tMSM_PIN_FUNCTION(qdss_gpio1),\n\tMSM_PIN_FUNCTION(qdss_gpio10),\n\tMSM_PIN_FUNCTION(qdss_gpio11),\n\tMSM_PIN_FUNCTION(qdss_gpio12),\n\tMSM_PIN_FUNCTION(qdss_gpio13),\n\tMSM_PIN_FUNCTION(qdss_gpio14),\n\tMSM_PIN_FUNCTION(qdss_gpio15),\n\tMSM_PIN_FUNCTION(qdss_gpio2),\n\tMSM_PIN_FUNCTION(qdss_gpio3),\n\tMSM_PIN_FUNCTION(qdss_gpio4),\n\tMSM_PIN_FUNCTION(qdss_gpio5),\n\tMSM_PIN_FUNCTION(qdss_gpio6),\n\tMSM_PIN_FUNCTION(qdss_gpio7),\n\tMSM_PIN_FUNCTION(qdss_gpio8),\n\tMSM_PIN_FUNCTION(qdss_gpio9),\n\tMSM_PIN_FUNCTION(qlink0_enable),\n\tMSM_PIN_FUNCTION(qlink0_request),\n\tMSM_PIN_FUNCTION(qlink0_wmss),\n\tMSM_PIN_FUNCTION(qlink1_enable),\n\tMSM_PIN_FUNCTION(qlink1_request),\n\tMSM_PIN_FUNCTION(qlink1_wmss),\n\tMSM_PIN_FUNCTION(qup00),\n\tMSM_PIN_FUNCTION(qup01),\n\tMSM_PIN_FUNCTION(qup02),\n\tMSM_PIN_FUNCTION(qup10),\n\tMSM_PIN_FUNCTION(qup11),\n\tMSM_PIN_FUNCTION(qup12),\n\tMSM_PIN_FUNCTION(qup13_f1),\n\tMSM_PIN_FUNCTION(qup13_f2),\n\tMSM_PIN_FUNCTION(qup14),\n\tMSM_PIN_FUNCTION(rffe0_clk),\n\tMSM_PIN_FUNCTION(rffe0_data),\n\tMSM_PIN_FUNCTION(rffe1_clk),\n\tMSM_PIN_FUNCTION(rffe1_data),\n\tMSM_PIN_FUNCTION(rffe2_clk),\n\tMSM_PIN_FUNCTION(rffe2_data),\n\tMSM_PIN_FUNCTION(rffe3_clk),\n\tMSM_PIN_FUNCTION(rffe3_data),\n\tMSM_PIN_FUNCTION(rffe4_clk),\n\tMSM_PIN_FUNCTION(rffe4_data),\n\tMSM_PIN_FUNCTION(sd_write),\n\tMSM_PIN_FUNCTION(sdc1_tb),\n\tMSM_PIN_FUNCTION(sdc2_tb),\n\tMSM_PIN_FUNCTION(sp_cmu),\n\tMSM_PIN_FUNCTION(tgu_ch0),\n\tMSM_PIN_FUNCTION(tgu_ch1),\n\tMSM_PIN_FUNCTION(tgu_ch2),\n\tMSM_PIN_FUNCTION(tgu_ch3),\n\tMSM_PIN_FUNCTION(tsense_pwm1),\n\tMSM_PIN_FUNCTION(tsense_pwm2),\n\tMSM_PIN_FUNCTION(uim1_clk),\n\tMSM_PIN_FUNCTION(uim1_data),\n\tMSM_PIN_FUNCTION(uim1_present),\n\tMSM_PIN_FUNCTION(uim1_reset),\n\tMSM_PIN_FUNCTION(uim2_clk),\n\tMSM_PIN_FUNCTION(uim2_data),\n\tMSM_PIN_FUNCTION(uim2_present),\n\tMSM_PIN_FUNCTION(uim2_reset),\n\tMSM_PIN_FUNCTION(usb_phy),\n\tMSM_PIN_FUNCTION(vfr_1),\n\tMSM_PIN_FUNCTION(vsense_trigger),\n\tMSM_PIN_FUNCTION(wlan1_adc0),\n\tMSM_PIN_FUNCTION(wlan1_adc1),\n\tMSM_PIN_FUNCTION(wlan2_adc0),\n\tMSM_PIN_FUNCTION(wlan2_adc1),\n};\n\n \nstatic const struct msm_pingroup sm6350_groups[] = {\n\t[0] = PINGROUP(0, ibi_i3c, qup00, cri_trng, _, _, _, _, _, _),\n\t[1] = PINGROUP(1, ibi_i3c, qup00, cri_trng, _, _, _, _, _, _),\n\t[2] = PINGROUP(2, qup00, cci_i2c, cri_trng, qdss_cti, _, _, _, _, _),\n\t[3] = PINGROUP(3, qup00, cci_i2c, sp_cmu, dbg_out, qdss_cti, _, _, _, _),\n\t[4] = PINGROUP(4, qup14, qup14, sdc1_tb, _, _, _, _, _, _),\n\t[5] = PINGROUP(5, qup14, qup14, sdc2_tb, _, _, _, _, _, _),\n\t[6] = PINGROUP(6, mdp_vsync, qdss_cti, _, _, _, _, _, _, _),\n\t[7] = PINGROUP(7, qdss_cti, _, _, _, _, _, _, _, _),\n\t[8] = PINGROUP(8, gp_pdm1, qdss_gpio, _, _, _, _, _, _, _),\n\t[9] = PINGROUP(9, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[10] = PINGROUP(10, _, _, _, _, _, _, _, _, _),\n\t[11] = PINGROUP(11, _, _, _, _, _, _, _, _, _),\n\t[12] = PINGROUP(12, m_voc, dp_hot, _, phase_flag, _, _, _, _, _),\n\t[13] = PINGROUP(13, qup10, pll_bypassnl, _, _, _, _, _, _, _),\n\t[14] = PINGROUP(14, qup10, pll_reset, _, _, _, _, _, _, _),\n\t[15] = PINGROUP(15, qup10, _, _, _, _, _, _, _, _),\n\t[16] = PINGROUP(16, qup10, _, _, _, _, _, _, _, _),\n\t[17] = PINGROUP(17, _, phase_flag, qup10, _, _, _, _, _, _),\n\t[18] = PINGROUP(18, _, phase_flag, _, _, _, _, _, _, _),\n\t[19] = PINGROUP(19, qup12, qup12, ddr_bist, _, _, _, _, _, _),\n\t[20] = PINGROUP(20, qup12, qup12, ddr_bist, _, _, _, _, _, _),\n\t[21] = PINGROUP(21, gcc_gp2, ddr_bist, _, _, _, _, _, _, _),\n\t[22] = PINGROUP(22, gcc_gp3, ddr_bist, _, _, _, _, _, _, _),\n\t[23] = PINGROUP(23, mdp_vsync, edp_lcd, _, _, _, _, _, _, _),\n\t[24] = PINGROUP(24, mdp_vsync, _, _, _, _, _, _, _, _),\n\t[25] = PINGROUP(25, qup13_f1, qup13_f2, _, _, _, _, _, _, _),\n\t[26] = PINGROUP(26, qup13_f1, qup13_f2, _, _, _, _, _, _, _),\n\t[27] = PINGROUP(27, qup11, qup11, mdp_vsync, pll_bist, _, qdss_gpio14, _, _, _),\n\t[28] = PINGROUP(28, qup11, qup11, mdp_vsync, _, qdss_gpio15, _, _, _, _),\n\t[29] = PINGROUP(29, cam_mclk0, _, _, _, _, _, _, _, _),\n\t[30] = PINGROUP(30, cam_mclk1, _, _, _, _, _, _, _, _),\n\t[31] = PINGROUP(31, cam_mclk2, _, _, _, _, _, _, _, _),\n\t[32] = PINGROUP(32, cam_mclk3, _, _, _, _, _, _, _, _),\n\t[33] = PINGROUP(33, cam_mclk4, _, _, _, _, _, _, _, _),\n\t[34] = PINGROUP(34, cci_timer0, _, phase_flag, qdss_gpio12, _, _, _, _, _),\n\t[35] = PINGROUP(35, cci_timer1, cci_async, _, phase_flag, qdss_gpio13, _, _, _, _),\n\t[36] = PINGROUP(36, cci_timer2, cci_async, _, phase_flag, qdss_gpio14, _, _, _, _),\n\t[37] = PINGROUP(37, cci_timer3, gp_pdm0, _, phase_flag, qdss_gpio15, _, _, _, _),\n\t[38] = PINGROUP(38, cci_timer4, _, phase_flag, qdss_gpio2, _, _, _, _, _),\n\t[39] = PINGROUP(39, cci_i2c, _, phase_flag, qdss_gpio0, _, _, _, _, _),\n\t[40] = PINGROUP(40, cci_i2c, _, phase_flag, qdss_gpio1, _, _, _, _, _),\n\t[41] = PINGROUP(41, cci_i2c, _, phase_flag, qdss_gpio2, _, _, _, _, _),\n\t[42] = PINGROUP(42, cci_i2c, _, phase_flag, qdss_gpio3, _, _, _, _, _),\n\t[43] = PINGROUP(43, cci_i2c, _, phase_flag, qdss_gpio4, _, _, _, _, _),\n\t[44] = PINGROUP(44, cci_i2c, _, phase_flag, qdss_gpio5, _, _, _, _, _),\n\t[45] = PINGROUP(45, qup02, _, phase_flag, qdss_gpio6, _, _, _, _, _),\n\t[46] = PINGROUP(46, qup02, _, phase_flag, qdss_gpio7, _, _, _, _, _),\n\t[47] = PINGROUP(47, mdp_vsync0, _, phase_flag, qdss_gpio3, _, _, _, _, _),\n\t[48] = PINGROUP(48, cci_async, mdp_vsync1, gcc_gp1, _, phase_flag, qdss_gpio8, qup02, _, _),\n\t[49] = PINGROUP(49, vfr_1, _, phase_flag, qdss_gpio9, _, _, _, _, _),\n\t[50] = PINGROUP(50, _, phase_flag, qdss_gpio10, _, _, _, _, _, _),\n\t[51] = PINGROUP(51, _, phase_flag, qdss_gpio11, _, _, _, _, _, _),\n\t[52] = PINGROUP(52, cci_async, gp_pdm1, _, phase_flag, qdss_gpio12, _, _, _, _),\n\t[53] = PINGROUP(53, cci_async, _, phase_flag, qdss_gpio13, _, _, _, _, _),\n\t[54] = PINGROUP(54, _, _, _, _, _, _, _, _, _),\n\t[55] = PINGROUP(55, _, _, _, _, _, _, _, _, _),\n\t[56] = PINGROUP(56, qup02, mdp_vsync2, _, phase_flag, qdss_gpio10, _, _, _, _),\n\t[57] = PINGROUP(57, qup02, mdp_vsync3, gp_pdm2, _, phase_flag, qdss_gpio11, _, _, _),\n\t[58] = PINGROUP(58, gcc_gp1, _, _, _, _, _, _, _, _),\n\t[59] = PINGROUP(59, _, _, _, _, _, _, _, _, _),\n\t[60] = PINGROUP(60, audio_ref, lpass_ext, mi2s_2, _, phase_flag, _, _, _, _),\n\t[61] = PINGROUP(61, qup01, tgu_ch0, _, phase_flag, qdss_cti, _, _, _, _),\n\t[62] = PINGROUP(62, qup01, tgu_ch1, _, phase_flag, qdss_cti, _, _, _, _),\n\t[63] = PINGROUP(63, qup01, tgu_ch2, _, phase_flag, qdss_gpio, _, _, _, _),\n\t[64] = PINGROUP(64, qup01, tgu_ch3, _, phase_flag, qdss_gpio, _, _, _, _),\n\t[65] = PINGROUP(65, mss_lte, _, qdss_gpio0, _, _, _, _, _, _),\n\t[66] = PINGROUP(66, mss_lte, _, qdss_gpio1, _, _, _, _, _, _),\n\t[67] = PINGROUP(67, btfm_slimbus, mi2s_1, _, phase_flag, _, _, _, _, _),\n\t[68] = PINGROUP(68, btfm_slimbus, mi2s_1, gp_pdm0, _, phase_flag, _, _, _, _),\n\t[69] = PINGROUP(69, _, _, _, _, _, _, _, _, _),\n\t[70] = PINGROUP(70, _, _, _, _, _, _, _, _, _),\n\t[71] = PINGROUP(71, _, _, _, _, _, _, _, _, _),\n\t[72] = PINGROUP(72, mi2s_2, _, _, _, _, _, _, _, _),\n\t[73] = PINGROUP(73, mi2s_2, _, _, _, _, _, _, _, _),\n\t[74] = PINGROUP(74, mi2s_2, _, _, _, _, _, _, _, _),\n\t[75] = PINGROUP(75, uim2_data, _, _, _, _, _, _, _, _),\n\t[76] = PINGROUP(76, uim2_clk, _, _, _, _, _, _, _, _),\n\t[77] = PINGROUP(77, uim2_reset, _, _, _, _, _, _, _, _),\n\t[78] = PINGROUP(78, uim2_present, _, _, _, _, _, _, _, _),\n\t[79] = PINGROUP(79, uim1_data, _, _, _, _, _, _, _, _),\n\t[80] = PINGROUP(80, uim1_clk, _, _, _, _, _, _, _, _),\n\t[81] = PINGROUP(81, uim1_reset, _, _, _, _, _, _, _, _),\n\t[82] = PINGROUP(82, uim1_present, _, _, _, _, _, _, _, _),\n\t[83] = PINGROUP(83, atest_usb, _, _, _, _, _, _, _, _),\n\t[84] = PINGROUP(84, _, atest_usb, _, _, _, _, _, _, _),\n\t[85] = PINGROUP(85, sd_write, _, atest_usb, _, _, _, _, _, _),\n\t[86] = PINGROUP(86, btfm_slimbus, mi2s_1, _, qdss_cti, atest_usb, ddr_pxi0, _, _, _),\n\t[87] = PINGROUP(87, btfm_slimbus, mi2s_1, adsp_ext, _, qdss_cti, atest_usb, ddr_pxi1, _, _),\n\t[88] = PINGROUP(88, mi2s_0, _, qdss_gpio4, _, atest_usb, ddr_pxi2,\n\t\t\ttsense_pwm1, tsense_pwm2, _),\n\t[89] = PINGROUP(89, mi2s_0, agera_pll, _, qdss_gpio5, _,\n\t\t\tvsense_trigger, atest_usb, ddr_pxi3, _),\n\t[90] = PINGROUP(90, mi2s_0, jitter_bist, _, qdss_gpio6, _,\n\t\t\twlan1_adc0, atest_usb, ddr_pxi0, _),\n\t[91] = PINGROUP(91, mi2s_0, _, qdss_gpio7, _, wlan2_adc0,\n\t\t\tatest_usb, ddr_pxi1, _, _),\n\t[92] = PINGROUP(92, _, qdss_gpio8, atest_tsens, wlan1_adc1,\n\t\t\tatest_usb, ddr_pxi2, _, _, _),\n\t[93] = PINGROUP(93, mclk, lpass_ext, _, qdss_gpio9, atest_tsens2,\n\t\t\twlan2_adc1, ddr_pxi3, _, _),\n\t[94] = PINGROUP(94, _, _, _, _, _, _, _, _, _),\n\t[95] = PINGROUP(95, ldo_en, _, atest_char, _, _, _, _, _, _),\n\t[96] = PINGROUP(96, ldo_update, _, atest_char0, _, _, _, _, _, _),\n\t[97] = PINGROUP(97, prng_rosc, _, atest_char1, _, _, _, _, _, _),\n\t[98] = PINGROUP(98, _, atest_char2, _, _, _, _, _, _, _),\n\t[99] = PINGROUP(99, _, atest_char3, _, _, _, _, _, _, _),\n\t[100] = PINGROUP(100, _, _, _, _, _, _, _, _, _),\n\t[101] = PINGROUP(101, nav_gpio, nav_pps, nav_pps, gps_tx, _, _, _, _, _),\n\t[102] = PINGROUP(102, nav_gpio, nav_pps, nav_pps, gps_tx, _, _, _, _, _),\n\t[103] = PINGROUP(103, qlink0_wmss, _, _, _, _, _, _, _, _),\n\t[104] = PINGROUP(104, qlink0_request, _, _, _, _, _, _, _, _),\n\t[105] = PINGROUP(105, qlink0_enable, _, _, _, _, _, _, _, _),\n\t[106] = PINGROUP(106, qlink1_wmss, _, _, _, _, _, _, _, _),\n\t[107] = PINGROUP(107, qlink1_request, gps_tx, _, _, _, _, _, _, _),\n\t[108] = PINGROUP(108, qlink1_enable, gps_tx, _, _, _, _, _, _, _),\n\t[109] = PINGROUP(109, rffe0_data, _, _, _, _, _, _, _, _),\n\t[110] = PINGROUP(110, rffe0_clk, _, _, _, _, _, _, _, _),\n\t[111] = PINGROUP(111, rffe1_data, _, _, _, _, _, _, _, _),\n\t[112] = PINGROUP(112, rffe1_clk, _, _, _, _, _, _, _, _),\n\t[113] = PINGROUP(113, rffe2_data, _, _, _, _, _, _, _, _),\n\t[114] = PINGROUP(114, rffe2_clk, _, _, _, _, _, _, _, _),\n\t[115] = PINGROUP(115, rffe3_data, _, _, _, _, _, _, _, _),\n\t[116] = PINGROUP(116, rffe3_clk, _, _, _, _, _, _, _, _),\n\t[117] = PINGROUP(117, rffe4_data, _, _, _, _, _, _, _, _),\n\t[118] = PINGROUP(118, rffe4_clk, _, pa_indicator, dp_hot, _, _, _, _, _),\n\t[119] = PINGROUP(119, _, _, _, _, _, _, _, _, _),\n\t[120] = PINGROUP(120, _, _, _, _, _, _, _, _, _),\n\t[121] = PINGROUP(121, _, _, _, _, _, _, _, _, _),\n\t[122] = PINGROUP(122, pcie0_clk, _, _, _, _, _, _, _, _),\n\t[123] = PINGROUP(123, _, _, _, _, _, _, _, _, _),\n\t[124] = PINGROUP(124, usb_phy, _, _, _, _, _, _, _, _),\n\t[125] = PINGROUP(125, _, _, _, _, _, _, _, _, _),\n\t[126] = PINGROUP(126, _, _, _, _, _, _, _, _, _),\n\t[127] = PINGROUP(127, _, _, _, _, _, _, _, _, _),\n\t[128] = PINGROUP(128, _, _, _, _, _, _, _, _, _),\n\t[129] = PINGROUP(129, _, _, _, _, _, _, _, _, _),\n\t[130] = PINGROUP(130, _, _, _, _, _, _, _, _, _),\n\t[131] = PINGROUP(131, _, _, _, _, _, _, _, _, _),\n\t[132] = PINGROUP(132, _, _, _, _, _, _, _, _, _),\n\t[133] = PINGROUP(133, _, _, _, _, _, _, _, _, _),\n\t[134] = PINGROUP(134, _, _, _, _, _, _, _, _, _),\n\t[135] = PINGROUP(135, _, _, _, _, _, _, _, _, _),\n\t[136] = PINGROUP(136, _, _, _, _, _, _, _, _, _),\n\t[137] = PINGROUP(137, _, _, _, _, _, _, _, _, _),\n\t[138] = PINGROUP(138, _, _, _, _, _, _, _, _, _),\n\t[139] = PINGROUP(139, _, _, _, _, _, _, _, _, _),\n\t[140] = PINGROUP(140, _, _, _, _, _, _, _, _, _),\n\t[141] = PINGROUP(141, _, _, _, _, _, _, _, _, _),\n\t[142] = PINGROUP(142, _, _, _, _, _, _, _, _, _),\n\t[143] = PINGROUP(143, _, _, _, _, _, _, _, _, _),\n\t[144] = PINGROUP(144, _, _, _, _, _, _, _, _, _),\n\t[145] = PINGROUP(145, _, _, _, _, _, _, _, _, _),\n\t[146] = PINGROUP(146, _, _, _, _, _, _, _, _, _),\n\t[147] = PINGROUP(147, _, _, _, _, _, _, _, _, _),\n\t[148] = PINGROUP(148, _, _, _, _, _, _, _, _, _),\n\t[149] = PINGROUP(149, _, _, _, _, _, _, _, _, _),\n\t[150] = PINGROUP(150, _, _, _, _, _, _, _, _, _),\n\t[151] = PINGROUP(151, _, _, _, _, _, _, _, _, _),\n\t[152] = PINGROUP(152, _, _, _, _, _, _, _, _, _),\n\t[153] = PINGROUP(153, _, _, _, _, _, _, _, _, _),\n\t[154] = PINGROUP(154, _, _, _, _, _, _, _, _, _),\n\t[155] = PINGROUP(155, _, _, _, _, _, _, _, _, _),\n\t[156] = UFS_RESET(ufs_reset, 0xae000),\n\t[157] = SDC_PINGROUP(sdc1_rclk, 0xa1000, 15, 0),\n\t[158] = SDC_PINGROUP(sdc1_clk, 0xa0000, 13, 6),\n\t[159] = SDC_PINGROUP(sdc1_cmd, 0xa0000, 11, 3),\n\t[160] = SDC_PINGROUP(sdc1_data, 0xa0000, 9, 0),\n\t[161] = SDC_PINGROUP(sdc2_clk, 0xa2000, 14, 6),\n\t[162] = SDC_PINGROUP(sdc2_cmd, 0xa2000, 11, 3),\n\t[163] = SDC_PINGROUP(sdc2_data, 0xa2000, 9, 0),\n};\n\nstatic const struct msm_gpio_wakeirq_map sm6350_pdc_map[] = {\n\t{ 3, 126 }, { 4, 151 }, { 7, 58 }, { 8, 113 }, { 9, 66 }, { 11, 106 },\n\t{ 12, 59 }, { 13, 112 }, { 16, 73 }, { 17, 74 }, { 18, 75 }, { 19, 76 },\n\t{ 21, 130 }, { 22, 96 }, { 23, 146 }, { 24, 114 }, { 25, 83 },\n\t{ 27, 84 }, { 28, 85 }, { 34, 147 }, { 35, 92 }, { 36, 93 }, { 37, 94 },\n\t{ 38, 68 }, { 48, 100 }, { 50, 57 }, { 51, 81 }, { 52, 80 }, { 53, 69 },\n\t{ 54, 71 }, { 55, 70 }, { 57, 152 }, { 58, 115 }, { 59, 116 }, { 60, 117 },\n\t{ 61, 118 }, { 62, 119 }, { 64, 121 }, { 66, 127 }, { 67, 128 },\n\t{ 69, 60 }, { 73, 78 }, { 78, 135 }, { 82, 138 }, { 83, 140 },\n\t{ 84, 141 }, { 85, 98 }, { 87, 88 }, { 88, 107 }, { 89, 109 },\n\t{ 90, 110 }, { 91, 111 }, { 92, 149 }, { 93, 101 }, { 94, 61 },\n\t{ 95, 65 }, { 96, 95 }, { 97, 72 }, { 98, 145 }, { 99, 150 },\n\t{ 100, 108 }, { 104, 129 }, { 107, 131 }, { 110, 132 }, { 112, 133 },\n\t{ 114, 134 }, { 116, 136 }, { 118, 137 }, { 122, 97 }, { 123, 99 },\n\t{ 124, 148 }, { 125, 82 }, { 128, 144 }, { 129, 86 }, { 131, 87 },\n\t{ 133, 142 }, { 134, 143 }, { 136, 102 }, { 137, 91 }, { 138, 77 },\n\t{ 139, 79 }, { 140, 90 }, { 142, 103 }, { 144, 105 }, { 147, 104 },\n\t{ 153, 120 }, { 155, 67 }\n};\n\nstatic const struct msm_pinctrl_soc_data sm6350_tlmm = {\n\t.pins = sm6350_pins,\n\t.npins = ARRAY_SIZE(sm6350_pins),\n\t.functions = sm6350_functions,\n\t.nfunctions = ARRAY_SIZE(sm6350_functions),\n\t.groups = sm6350_groups,\n\t.ngroups = ARRAY_SIZE(sm6350_groups),\n\t.ngpios = 157,\n\t.wakeirq_map = sm6350_pdc_map,\n\t.nwakeirq_map = ARRAY_SIZE(sm6350_pdc_map),\n\t.wakeirq_dual_edge_errata = true,\n};\n\nstatic int sm6350_tlmm_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &sm6350_tlmm);\n}\n\nstatic const struct of_device_id sm6350_tlmm_of_match[] = {\n\t{ .compatible = \"qcom,sm6350-tlmm\" },\n\t{ },\n};\n\nstatic struct platform_driver sm6350_tlmm_driver = {\n\t.driver = {\n\t\t.name = \"sm6350-tlmm\",\n\t\t.of_match_table = sm6350_tlmm_of_match,\n\t},\n\t.probe = sm6350_tlmm_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init sm6350_tlmm_init(void)\n{\n\treturn platform_driver_register(&sm6350_tlmm_driver);\n}\narch_initcall(sm6350_tlmm_init);\n\nstatic void __exit sm6350_tlmm_exit(void)\n{\n\tplatform_driver_unregister(&sm6350_tlmm_driver);\n}\nmodule_exit(sm6350_tlmm_exit);\n\nMODULE_DESCRIPTION(\"QTI SM6350 TLMM driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DEVICE_TABLE(of, sm6350_tlmm_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}