/*
   Copyright 2014 Technical University of Denmark, DTU Compute. 
   All rights reserved.
   
   This file is part of the time-predictable VLIW processor Patmos.

   Redistribution and use in source and binary forms, with or without
   modification, are permitted provided that the following conditions are met:

      1. Redistributions of source code must retain the above copyright notice,
         this list of conditions and the following disclaimer.

      2. Redistributions in binary form must reproduce the above copyright
         notice, this list of conditions and the following disclaimer in the
         documentation and/or other materials provided with the distribution.

   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDER ``AS IS'' AND ANY EXPRESS
   OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
   OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
   NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY
   DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
   (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
   LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
   ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
   THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

   The views and conclusions contained in the software and documentation are
   those of the authors and should not be interpreted as representing official
   policies, either expressed or implied, of the copyright holder.
 */

/*
 * IO functions of ethlib (ethernet library)
 * 
 * Authors: Luca Pezzarossa (lpez@dtu.dk)
 *          Jakob Kenn Toft
 *          Jesper Lønbæk
 *          Russell Barnes
 */

#ifndef _ETH_PATMOS_IO_H_
#define _ETH_PATMOS_IO_H_

#include <machine/patmos.h>

#define MODER_ADDR        0x00  //Mode
#define INT_SOURCE_ADDR   0x04  //Interrupt source
#define INT_MASK_ADDR     0x08  //Interrupt mask
#define IPGT_ADDR         0x0C  //Back to back inter packet gap
#define IPGR1_ADDR        0x10  //Non back to back inter packet gap
#define IPGR2_ADDR        0x14  //Non back to back inter packet gap
#define PACKETLEN_ADDR    0x18  //Packet length (minimum and maximum)
#define COLLCONF_ADDR     0x1C  //Collision and retry configuration
#define TX_BD_NUM_ADDR    0x20  //Transmit buffer descriptor number
#define CTRLMODER_ADDR    0x24  //Control module mode
#define MIIMODER_ADDR     0x28  //MII mode register
#define MIICOMMAND_ADDR   0x2C  //MII command
#define MIIADDRESS_ADDR   0x30  //MII address register containts the phy address 
                                //and the register with the phy address

#define TX_BD_ADDR_BASE             0x400
#define TX_BD_ADDR_END(TX_BD_NUM)   TX_BD_ADDR_BASE + TX_BD_NUM * 8

#define RX_BD_ADDR_BASE(TX_BD_NUM)  TX_BD_ADDR_BASE + TX_BD_NUM * 8
#define RX_BD_ADDR_END              0x7FF

// Pointers to the base addresses, all the addressing (addr as arguments)
// in the library are an offset on these addresses
#define ETH_BASE  ((volatile _IODEV unsigned *) (PATMOS_IO_ETH + 0xF000))
#define BUFF_BASE ((volatile _IODEV unsigned *) (PATMOS_IO_ETH + 0x0000))

// Base addresses of second Ethernet controller (when present)
#define ETH1_BASE  ((volatile _IODEV unsigned *) (PATMOS_IO_ETH1 + 0xF000))
#define BUFF1_BASE ((volatile _IODEV unsigned *) (PATMOS_IO_ETH1 + 0x0000))

// Write to ethernet controller
void eth_iowr(unsigned addr,unsigned data);

// Read ethernet controller
unsigned eth_iord(unsigned addr);

// Write rx-tx buffer
void mem_iowr(unsigned addr, unsigned data);

// Write a byte in rx-tx buffer
void mem_iowr_byte(unsigned addr, unsigned data);// __attribute__((noinline));

// Read rx-tx buffer
unsigned mem_iord(int addr);

// Write a byte in rx-tx buffer
unsigned mem_iord_byte(unsigned addr);// __attribute__((noinline));

// Write to ethernet controller
void eth_iowr1(unsigned addr,unsigned data);

// Read ethernet controller
unsigned eth_iord1(unsigned addr);

// Write rx-tx buffer
void mem_iowr1(unsigned addr, unsigned data);

// Write a byte in rx-tx buffer
void mem_iowr_byte1(unsigned addr, unsigned data);

// Read rx-tx buffer
unsigned mem_iord1(int addr);

// Write a byte in rx-tx buffer
unsigned mem_iord_byte1(unsigned addr);

#endif
