[
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3061987",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9374573",
        "articleTitle": "CRC-Based Error Detection Constructions for FLT and ITA Finite Field Inversions Over GF(2m)",
        "volume": "29",
        "issue": "5",
        "startPage": "1033",
        "endPage": "1037",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088648383,
                "preferredName": "Alvaro Cintas Canto",
                "firstName": "Alvaro Cintas",
                "lastName": "Canto"
            },
            {
                "id": 37085529460,
                "preferredName": "Mehran Mozaffari Kermani",
                "firstName": "Mehran Mozaffari",
                "lastName": "Kermani"
            },
            {
                "id": 37659099500,
                "preferredName": "Reza Azarderakhsh",
                "firstName": "Reza",
                "lastName": "Azarderakhsh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3077624",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9433715",
        "articleTitle": "A Three-Stage Comparator and Its Modified Version With Fast Speed and Low Kickback",
        "volume": "29",
        "issue": "7",
        "startPage": "1485",
        "endPage": "1489",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085504729,
                "preferredName": "Haoyu Zhuang",
                "firstName": "Haoyu",
                "lastName": "Zhuang"
            },
            {
                "id": 37086477325,
                "preferredName": "Wenzhen Cao",
                "firstName": "Wenzhen",
                "lastName": "Cao"
            },
            {
                "id": 37086310061,
                "preferredName": "Xizhu Peng",
                "firstName": "Xizhu",
                "lastName": "Peng"
            },
            {
                "id": 37533615900,
                "preferredName": "He Tang",
                "firstName": "He",
                "lastName": "Tang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3097155",
        "publicationYear": "2021",
        "publicationDate": "Sept. 2021",
        "articleNumber": "9492319",
        "articleTitle": "High-Performance Concatenation Decoding of Reed\u2013Solomon Codes With SPC Codes",
        "volume": "29",
        "issue": "9",
        "startPage": "1670",
        "endPage": "1674",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088799200,
                "preferredName": "Jiajing Gao",
                "firstName": "Jiajing",
                "lastName": "Gao"
            },
            {
                "id": 37085636945,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            },
            {
                "id": 38240118000,
                "preferredName": "Yanyan Liu",
                "firstName": "Yanyan",
                "lastName": "Liu"
            },
            {
                "id": 38240128700,
                "preferredName": "Hao Wang",
                "firstName": "Hao",
                "lastName": "Wang"
            },
            {
                "id": 37088799537,
                "preferredName": "Jianhan Zhao",
                "firstName": "Jianhan",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3114616",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9565212",
        "articleTitle": "Energy-Efficient Logarithmic Square Rooter for Error-Resilient Applications",
        "volume": "29",
        "issue": "11",
        "startPage": "1994",
        "endPage": "1997",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37061626400,
                "preferredName": "Neelam Arya",
                "firstName": "Neelam",
                "lastName": "Arya"
            },
            {
                "id": 37398662600,
                "preferredName": "Manisha Pattanaik",
                "firstName": "Manisha",
                "lastName": "Pattanaik"
            },
            {
                "id": 38237107800,
                "preferredName": "G. K. Sharma",
                "firstName": "G. K.",
                "lastName": "Sharma"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3077613",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9432008",
        "articleTitle": "A Bidirectional Nonlinearly Coupled QVCO With Passive Phase Interpolation for Multiphase Signals Generation",
        "volume": "29",
        "issue": "7",
        "startPage": "1480",
        "endPage": "1484",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088525517,
                "preferredName": "Yangtao Dong",
                "firstName": "Yangtao",
                "lastName": "Dong"
            },
            {
                "id": 37408579300,
                "preferredName": "Chirn Chye Boon",
                "firstName": "Chirn Chye",
                "lastName": "Boon"
            },
            {
                "id": 37086611425,
                "preferredName": "Xin Ding",
                "firstName": "Xin",
                "lastName": "Ding"
            },
            {
                "id": 37085813954,
                "preferredName": "Chenyang Li",
                "firstName": "Chenyang",
                "lastName": "Li"
            },
            {
                "id": 37086347397,
                "preferredName": "Zhe Liu",
                "firstName": "Zhe",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3084041",
        "publicationYear": "2021",
        "publicationDate": "Aug. 2021",
        "articleNumber": "9448190",
        "articleTitle": "An Energy-Efficient Conditional Biasing Write Assist With Built-In Time-Based Write-Margin-Tracking for Low-Voltage SRAM",
        "volume": "29",
        "issue": "8",
        "startPage": "1586",
        "endPage": "1590",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38468916200,
                "preferredName": "Chi-Ray Huang",
                "firstName": "Chi-Ray",
                "lastName": "Huang"
            },
            {
                "id": 37281715500,
                "preferredName": "Lih-Yih Chiou",
                "firstName": "Lih-Yih",
                "lastName": "Chiou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3076593",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9442850",
        "articleTitle": "Graceful Degradation of Reconfigurable Scan Networks",
        "volume": "29",
        "issue": "7",
        "startPage": "1475",
        "endPage": "1479",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085445298,
                "preferredName": "Erik Larsson",
                "firstName": "Erik",
                "lastName": "Larsson"
            },
            {
                "id": 37088434837,
                "preferredName": "Zehang Xiang",
                "firstName": "Zehang",
                "lastName": "Xiang"
            },
            {
                "id": 37087996639,
                "preferredName": "Prathamesh Murali",
                "firstName": "Prathamesh",
                "lastName": "Murali"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3114680",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9560058",
        "articleTitle": "An Efficient High SFDR PDDS Using High-Pass-Shaped Phase Dithering",
        "volume": "29",
        "issue": "11",
        "startPage": "2003",
        "endPage": "2007",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086454138,
                "preferredName": "Chenggang Yan",
                "firstName": "Chenggang",
                "lastName": "Yan"
            },
            {
                "id": 37089734570,
                "preferredName": "Jie Sun",
                "firstName": "Jie",
                "lastName": "Sun"
            },
            {
                "id": 37085338613,
                "preferredName": "Weiqiang Liu",
                "firstName": "Weiqiang",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3082760",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9446533",
        "articleTitle": "Cost-Effective Test Screening Method on 40-nm Embedded SRAMs for Low-Power MCUs",
        "volume": "29",
        "issue": "7",
        "startPage": "1495",
        "endPage": "1499",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085356649,
                "preferredName": "Yoshisato Yokoyama",
                "firstName": "Yoshisato",
                "lastName": "Yokoyama"
            },
            {
                "id": 37274072000,
                "preferredName": "Yuichiro Ishii",
                "firstName": "Yuichiro",
                "lastName": "Ishii"
            },
            {
                "id": 37300187800,
                "preferredName": "Koji Nii",
                "firstName": "Koji",
                "lastName": "Nii"
            },
            {
                "id": 37280356800,
                "preferredName": "Kazutoshi Kobayashi",
                "firstName": "Kazutoshi",
                "lastName": "Kobayashi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3116272",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9569954",
        "articleTitle": "Highly Available Packet Buffer Design With Hybrid Nonvolatile Memory",
        "volume": "29",
        "issue": "11",
        "startPage": "2008",
        "endPage": "2012",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089010551,
                "preferredName": "Yongwoon Song",
                "firstName": "Yongwoon",
                "lastName": "Song"
            },
            {
                "id": 37087273222,
                "preferredName": "Jooyoung Hwang",
                "firstName": "Jooyoung",
                "lastName": "Hwang"
            },
            {
                "id": 37085557837,
                "preferredName": "Insoon Jo",
                "firstName": "Insoon",
                "lastName": "Jo"
            },
            {
                "id": 38580896900,
                "preferredName": "Hyukjun Lee",
                "firstName": "Hyukjun",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3079989",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9444340",
        "articleTitle": "Novel Architecture for Lifting Discrete Wavelet Packet Transform With Arbitrary Tree Structure",
        "volume": "29",
        "issue": "7",
        "startPage": "1490",
        "endPage": "1494",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088904482,
                "preferredName": "Gyanendra Singh",
                "firstName": "Gyanendra",
                "lastName": "Singh"
            },
            {
                "id": 37088523310,
                "preferredName": "Samba Raju Chiluveru",
                "firstName": "Samba Raju",
                "lastName": "Chiluveru"
            },
            {
                "id": 37295634200,
                "preferredName": "Balasubramanian Raman",
                "firstName": "Balasubramanian",
                "lastName": "Raman"
            },
            {
                "id": 37301125900,
                "preferredName": "Manoj Tripathy",
                "firstName": "Manoj",
                "lastName": "Tripathy"
            },
            {
                "id": 37394845100,
                "preferredName": "Brajesh Kumar Kaushik",
                "firstName": "Brajesh Kumar",
                "lastName": "Kaushik"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3028005",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9223685",
        "articleTitle": "Test Compaction by Backward and Forward Extension of Multicycle Tests",
        "volume": "29",
        "issue": "1",
        "startPage": "242",
        "endPage": "246",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3097341",
        "publicationYear": "2021",
        "publicationDate": "Sept. 2021",
        "articleNumber": "9495108",
        "articleTitle": "Dynamic Block-Wise Local Learning Algorithm for Efficient Neural Network Training",
        "volume": "29",
        "issue": "9",
        "startPage": "1680",
        "endPage": "1684",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088947979,
                "preferredName": "Gwangho Lee",
                "firstName": "Gwangho",
                "lastName": "Lee"
            },
            {
                "id": 37088802250,
                "preferredName": "Sunwoo Lee",
                "firstName": "Sunwoo",
                "lastName": "Lee"
            },
            {
                "id": 37720969000,
                "preferredName": "Dongsuk Jeon",
                "firstName": "Dongsuk",
                "lastName": "Jeon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3077885",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9437467",
        "articleTitle": "Cryptographic Accelerators for Digital Signature Based on Ed25519",
        "volume": "29",
        "issue": "7",
        "startPage": "1297",
        "endPage": "1305",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088901972,
                "preferredName": "Mojtaba Bisheh-Niasar",
                "firstName": "Mojtaba",
                "lastName": "Bisheh-Niasar"
            },
            {
                "id": 37659099500,
                "preferredName": "Reza Azarderakhsh",
                "firstName": "Reza",
                "lastName": "Azarderakhsh"
            },
            {
                "id": 38274063800,
                "preferredName": "Mehran Mozaffari-Kermani",
                "firstName": "Mehran",
                "lastName": "Mozaffari-Kermani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3020286",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9197673",
        "articleTitle": "Mixed-Signal Computing for Deep Neural Network Inference",
        "volume": "29",
        "issue": "1",
        "startPage": "3",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37300093100,
                "preferredName": "Boris Murmann",
                "firstName": "Boris",
                "lastName": "Murmann"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3048829",
        "publicationYear": "2021",
        "publicationDate": "March 2021",
        "articleNumber": "9327486",
        "articleTitle": "Toward Functional Safety of Systolic Array-Based Deep Learning Hardware Accelerators",
        "volume": "29",
        "issue": "3",
        "startPage": "485",
        "endPage": "498",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088454578,
                "preferredName": "Shamik Kundu",
                "firstName": "Shamik",
                "lastName": "Kundu"
            },
            {
                "id": 37074735400,
                "preferredName": "Suvadeep Banerjee",
                "firstName": "Suvadeep",
                "lastName": "Banerjee"
            },
            {
                "id": 38232267200,
                "preferredName": "Arnab Raha",
                "firstName": "Arnab",
                "lastName": "Raha"
            },
            {
                "id": 37327225100,
                "preferredName": "Suriyaprakash Natarajan",
                "firstName": "Suriyaprakash",
                "lastName": "Natarajan"
            },
            {
                "id": 37856472700,
                "preferredName": "Kanad Basu",
                "firstName": "Kanad",
                "lastName": "Basu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3044752",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9311229",
        "articleTitle": "FPnew: An Open-Source Multiformat Floating-Point Unit Architecture for Energy-Proportional Transprecision Computing",
        "volume": "29",
        "issue": "4",
        "startPage": "774",
        "endPage": "787",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086372418,
                "preferredName": "Stefan Mach",
                "firstName": "Stefan",
                "lastName": "Mach"
            },
            {
                "id": 37086702347,
                "preferredName": "Fabian Schuiki",
                "firstName": "Fabian",
                "lastName": "Schuiki"
            },
            {
                "id": 37086690740,
                "preferredName": "Florian Zaruba",
                "firstName": "Florian",
                "lastName": "Zaruba"
            },
            {
                "id": 37274443600,
                "preferredName": "Luca Benini",
                "firstName": "Luca",
                "lastName": "Benini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3074004",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9427060",
        "articleTitle": "ASSURE: RTL Locking Against an Untrusted Foundry",
        "volume": "29",
        "issue": "7",
        "startPage": "1306",
        "endPage": "1318",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37392699300,
                "preferredName": "Christian Pilato",
                "firstName": "Christian",
                "lastName": "Pilato"
            },
            {
                "id": 37087228900,
                "preferredName": "Animesh Basak Chowdhury",
                "firstName": "Animesh Basak",
                "lastName": "Chowdhury"
            },
            {
                "id": 37273958200,
                "preferredName": "Donatella Sciuto",
                "firstName": "Donatella",
                "lastName": "Sciuto"
            },
            {
                "id": 37289176300,
                "preferredName": "Siddharth Garg",
                "firstName": "Siddharth",
                "lastName": "Garg"
            },
            {
                "id": 37269471300,
                "preferredName": "Ramesh Karri",
                "firstName": "Ramesh",
                "lastName": "Karri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3104145",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9523528",
        "articleTitle": "Design and Analysis of Approximate 4\u20132 Compressors for High-Accuracy Multipliers",
        "volume": "29",
        "issue": "10",
        "startPage": "1771",
        "endPage": "1781",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088987755,
                "preferredName": "Tianqi Kong",
                "firstName": "Tianqi",
                "lastName": "Kong"
            },
            {
                "id": 37405422500,
                "preferredName": "Shuguo Li",
                "firstName": "Shuguo",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3089555",
        "publicationYear": "2021",
        "publicationDate": "Aug. 2021",
        "articleNumber": "9466931",
        "articleTitle": "SCOPE: Synthesis-Based Constant Propagation Attack on Logic Locking",
        "volume": "29",
        "issue": "8",
        "startPage": "1529",
        "endPage": "1542",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086037494,
                "preferredName": "Abdulrahman Alaql",
                "firstName": "Abdulrahman",
                "lastName": "Alaql"
            },
            {
                "id": 37085352164,
                "preferredName": "Md Moshiur Rahman",
                "firstName": "Md Moshiur",
                "lastName": "Rahman"
            },
            {
                "id": 37274842700,
                "preferredName": "Swarup Bhunia",
                "firstName": "Swarup",
                "lastName": "Bhunia"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3033928",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9257377",
        "articleTitle": "Area-Efficient Nano-AES Implementation for Internet-of-Things Devices",
        "volume": "29",
        "issue": "1",
        "startPage": "136",
        "endPage": "148",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088636235,
                "preferredName": "Karim Shahbazi",
                "firstName": "Karim",
                "lastName": "Shahbazi"
            },
            {
                "id": 37400893500,
                "preferredName": "Seok-Bum Ko",
                "firstName": "Seok-Bum",
                "lastName": "Ko"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3055983",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9353700",
        "articleTitle": "High-Performance Spintronic Nonvolatile Ternary Flip-Flop and Universal Shift Register",
        "volume": "29",
        "issue": "5",
        "startPage": "916",
        "endPage": "924",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086465393,
                "preferredName": "Abdolah Amirany",
                "firstName": "Abdolah",
                "lastName": "Amirany"
            },
            {
                "id": 37847365800,
                "preferredName": "Kian Jafari",
                "firstName": "Kian",
                "lastName": "Jafari"
            },
            {
                "id": 37670992800,
                "preferredName": "Mohammad Hossein Moaiyeri",
                "firstName": "Mohammad Hossein",
                "lastName": "Moaiyeri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3068470",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9393491",
        "articleTitle": "Accelerated Addition in Resistive RAM Array Using Parallel-Friendly Majority Gates",
        "volume": "29",
        "issue": "6",
        "startPage": "1108",
        "endPage": "1121",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38243398000,
                "preferredName": "John Reuben",
                "firstName": "John",
                "lastName": "Reuben"
            },
            {
                "id": 37088346117,
                "preferredName": "Stefan Pechmann",
                "firstName": "Stefan",
                "lastName": "Pechmann"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3058162",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9369856",
        "articleTitle": "Arnold: An eFPGA-Augmented RISC-V SoC for Flexible and Low-Power IoT End Nodes",
        "volume": "29",
        "issue": "4",
        "startPage": "677",
        "endPage": "690",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086128676,
                "preferredName": "Pasquale Davide Schiavone",
                "firstName": "Pasquale Davide",
                "lastName": "Schiavone"
            },
            {
                "id": 37346212900,
                "preferredName": "Davide Rossi",
                "firstName": "Davide",
                "lastName": "Rossi"
            },
            {
                "id": 37086482510,
                "preferredName": "Alfio Di Mauro",
                "firstName": "Alfio",
                "lastName": "Di Mauro"
            },
            {
                "id": 37330625700,
                "preferredName": "Frank K. G\u00fcrkaynak",
                "firstName": "Frank K.",
                "lastName": "G\u00fcrkaynak"
            },
            {
                "id": 37088820199,
                "preferredName": "Timothy Saxe",
                "firstName": "Timothy",
                "lastName": "Saxe"
            },
            {
                "id": 37088821274,
                "preferredName": "Mao Wang",
                "firstName": "Mao",
                "lastName": "Wang"
            },
            {
                "id": 37088821443,
                "preferredName": "Ket Chong Yap",
                "firstName": "Ket Chong",
                "lastName": "Yap"
            },
            {
                "id": 37274443600,
                "preferredName": "Luca Benini",
                "firstName": "Luca",
                "lastName": "Benini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3063543",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9380151",
        "articleTitle": "TxSim: Modeling Training of Deep Neural Networks on Resistive Crossbar Systems",
        "volume": "29",
        "issue": "4",
        "startPage": "730",
        "endPage": "738",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086193323,
                "preferredName": "Sourjya Roy",
                "firstName": "Sourjya",
                "lastName": "Roy"
            },
            {
                "id": 37088559676,
                "preferredName": "Shrihari Sridharan",
                "firstName": "Shrihari",
                "lastName": "Sridharan"
            },
            {
                "id": 37085786568,
                "preferredName": "Shubham Jain",
                "firstName": "Shubham",
                "lastName": "Jain"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3084695",
        "publicationYear": "2021",
        "publicationDate": "Sept. 2021",
        "articleNumber": "9451634",
        "articleTitle": "An Enhanced Input Differential Pair for Low-Voltage Bulk-Driven Amplifiers",
        "volume": "29",
        "issue": "9",
        "startPage": "1601",
        "endPage": "1611",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085365650,
                "preferredName": "Meysam Akbari",
                "firstName": "Meysam",
                "lastName": "Akbari"
            },
            {
                "id": 37088874992,
                "preferredName": "Safwan Mawlood Hussein",
                "firstName": "Safwan Mawlood",
                "lastName": "Hussein"
            },
            {
                "id": 38230756900,
                "preferredName": "Yasir Hashim",
                "firstName": "Yasir",
                "lastName": "Hashim"
            },
            {
                "id": 37290163100,
                "preferredName": "Kea-Tiong Tang",
                "firstName": "Kea-Tiong",
                "lastName": "Tang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3072866",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9420267",
        "articleTitle": "Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA",
        "volume": "29",
        "issue": "6",
        "startPage": "1141",
        "endPage": "1151",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085506575,
                "preferredName": "J\u00e9r\u00e9my Nadal",
                "firstName": "J\u00e9r\u00e9my",
                "lastName": "Nadal"
            },
            {
                "id": 37276706200,
                "preferredName": "Amer Baghdadi",
                "firstName": "Amer",
                "lastName": "Baghdadi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3042411",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9290437",
        "articleTitle": "Heterogeneous Mixed-Signal Monolithic 3-D In-Memory Computing Using Resistive RAM",
        "volume": "29",
        "issue": "2",
        "startPage": "386",
        "endPage": "396",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087205591,
                "preferredName": "Gauthaman Murali",
                "firstName": "Gauthaman",
                "lastName": "Murali"
            },
            {
                "id": 37086082018,
                "preferredName": "Xiaoyu Sun",
                "firstName": "Xiaoyu",
                "lastName": "Sun"
            },
            {
                "id": 37085352683,
                "preferredName": "Shimeng Yu",
                "firstName": "Shimeng",
                "lastName": "Yu"
            },
            {
                "id": 37280563100,
                "preferredName": "Sung Kyu Lim",
                "firstName": "Sung Kyu",
                "lastName": "Lim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3110135",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9537906",
        "articleTitle": "A Highly Robust and Low-Power Real-Time Double Node Upset Self-Healing Latch for Radiation-Prone Applications",
        "volume": "29",
        "issue": "12",
        "startPage": "2076",
        "endPage": "2085",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088998597,
                "preferredName": "Sandeep Kumar",
                "firstName": "Sandeep",
                "lastName": "Kumar"
            },
            {
                "id": 37061352000,
                "preferredName": "Atin Mukherjee",
                "firstName": "Atin",
                "lastName": "Mukherjee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3060509",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9369858",
        "articleTitle": "ROMANet: Fine-Grained Reuse-Driven Off-Chip Memory Access Management and Data Organization for Deep Neural Network Accelerators",
        "volume": "29",
        "issue": "4",
        "startPage": "702",
        "endPage": "715",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089308761,
                "preferredName": "Rachmad Vidya Wicaksana Putra",
                "firstName": "Rachmad Vidya Wicaksana",
                "lastName": "Putra"
            },
            {
                "id": 37086029458,
                "preferredName": "Muhammad Abdullah Hanif",
                "firstName": "Muhammad Abdullah",
                "lastName": "Hanif"
            },
            {
                "id": 37408660000,
                "preferredName": "Muhammad Shafique",
                "firstName": "Muhammad",
                "lastName": "Shafique"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3056946",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9357981",
        "articleTitle": "ADMM-Based Infinity-Norm Detection for Massive MIMO: Algorithm and VLSI Architecture",
        "volume": "29",
        "issue": "4",
        "startPage": "747",
        "endPage": "759",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37076108300,
                "preferredName": "Shahriar Shahabuddin",
                "firstName": "Shahriar",
                "lastName": "Shahabuddin"
            },
            {
                "id": 37077722800,
                "preferredName": "Ilkka Hautala",
                "firstName": "Ilkka",
                "lastName": "Hautala"
            },
            {
                "id": 37269762200,
                "preferredName": "Markku Juntti",
                "firstName": "Markku",
                "lastName": "Juntti"
            },
            {
                "id": 38575411500,
                "preferredName": "Christoph Studer",
                "firstName": "Christoph",
                "lastName": "Studer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3046075",
        "publicationYear": "2021",
        "publicationDate": "March 2021",
        "articleNumber": "9316989",
        "articleTitle": "Reliability Evaluation and Analysis of FPGA-Based Neural Network Acceleration System",
        "volume": "29",
        "issue": "3",
        "startPage": "472",
        "endPage": "484",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37064999500,
                "preferredName": "Dawen Xu",
                "firstName": "Dawen",
                "lastName": "Xu"
            },
            {
                "id": 37088451851,
                "preferredName": "Ziyang Zhu",
                "firstName": "Ziyang",
                "lastName": "Zhu"
            },
            {
                "id": 37858948200,
                "preferredName": "Cheng Liu",
                "firstName": "Cheng",
                "lastName": "Liu"
            },
            {
                "id": 37859959900,
                "preferredName": "Ying Wang",
                "firstName": "Ying",
                "lastName": "Wang"
            },
            {
                "id": 37088760762,
                "preferredName": "Shuang Zhao",
                "firstName": "Shuang",
                "lastName": "Zhao"
            },
            {
                "id": 37406075100,
                "preferredName": "Lei Zhang",
                "firstName": "Lei",
                "lastName": "Zhang"
            },
            {
                "id": 37628471800,
                "preferredName": "Huaguo Liang",
                "firstName": "Huaguo",
                "lastName": "Liang"
            },
            {
                "id": 37281090900,
                "preferredName": "Huawei Li",
                "firstName": "Huawei",
                "lastName": "Li"
            },
            {
                "id": 37275533100,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": "Kwang-Ting",
                "lastName": "Cheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3067010",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9388166",
        "articleTitle": "Fast Binary Counters and Compressors Generated by Sorting Network",
        "volume": "29",
        "issue": "6",
        "startPage": "1220",
        "endPage": "1230",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088878408,
                "preferredName": "Wenbo Guo",
                "firstName": "Wenbo",
                "lastName": "Guo"
            },
            {
                "id": 37405422500,
                "preferredName": "Shuguo Li",
                "firstName": "Shuguo",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3064639",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9381950",
        "articleTitle": "Real-Time SSDLite Object Detection on FPGA",
        "volume": "29",
        "issue": "6",
        "startPage": "1192",
        "endPage": "1205",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086492388,
                "preferredName": "Suchang Kim",
                "firstName": "Suchang",
                "lastName": "Kim"
            },
            {
                "id": 37088879626,
                "preferredName": "Seungho Na",
                "firstName": "Seungho",
                "lastName": "Na"
            },
            {
                "id": 38260479900,
                "preferredName": "Byeong Yong Kong",
                "firstName": "Byeong Yong",
                "lastName": "Kong"
            },
            {
                "id": 37088214230,
                "preferredName": "Jaewoong Choi",
                "firstName": "Jaewoong",
                "lastName": "Choi"
            },
            {
                "id": 37270580300,
                "preferredName": "In-Cheol Park",
                "firstName": "In-Cheol",
                "lastName": "Park"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3061921",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9374569",
        "articleTitle": "Low-Power Retentive True Single-Phase-Clocked Flip-Flop With Redundant-Precharge-Free Operation",
        "volume": "29",
        "issue": "5",
        "startPage": "1022",
        "endPage": "1032",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088564469,
                "preferredName": "Heng You",
                "firstName": "Heng",
                "lastName": "You"
            },
            {
                "id": 37085805317,
                "preferredName": "Jia Yuan",
                "firstName": "Jia",
                "lastName": "Yuan"
            },
            {
                "id": 37088849308,
                "preferredName": "Zenghui Yu",
                "firstName": "Zenghui",
                "lastName": "Yu"
            },
            {
                "id": 37602551100,
                "preferredName": "Shushan Qiao",
                "firstName": "Shushan",
                "lastName": "Qiao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3060041",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9373543",
        "articleTitle": "SWM: A High-Performance Sparse-Winograd Matrix Multiplication CNN Accelerator",
        "volume": "29",
        "issue": "5",
        "startPage": "936",
        "endPage": "949",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086379319,
                "preferredName": "Di Wu",
                "firstName": "Di",
                "lastName": "Wu"
            },
            {
                "id": 37085824438,
                "preferredName": "Xitian Fan",
                "firstName": "Xitian",
                "lastName": "Fan"
            },
            {
                "id": 37596371400,
                "preferredName": "Wei Cao",
                "firstName": "Wei",
                "lastName": "Cao"
            },
            {
                "id": 37600175900,
                "preferredName": "Lingli Wang",
                "firstName": "Lingli",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3031170",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9239379",
        "articleTitle": "Reliable CRC-Based Error Detection Constructions for Finite Field Multipliers With Applications in Cryptography",
        "volume": "29",
        "issue": "1",
        "startPage": "232",
        "endPage": "236",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088648383,
                "preferredName": "Alvaro Cintas Canto",
                "firstName": "Alvaro Cintas",
                "lastName": "Canto"
            },
            {
                "id": 38274063800,
                "preferredName": "Mehran Mozaffari-Kermani",
                "firstName": "Mehran",
                "lastName": "Mozaffari-Kermani"
            },
            {
                "id": 37659099500,
                "preferredName": "Reza Azarderakhsh",
                "firstName": "Reza",
                "lastName": "Azarderakhsh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3058509",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9361753",
        "articleTitle": "An Efficient and High-Speed Overlap-Free Karatsuba-Based Finite-Field Multiplier for FGPA Implementation",
        "volume": "29",
        "issue": "4",
        "startPage": "667",
        "endPage": "676",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085531691,
                "preferredName": "Moslem Heidarpur",
                "firstName": "Moslem",
                "lastName": "Heidarpur"
            },
            {
                "id": 37294908800,
                "preferredName": "Mitra Mirhassani",
                "firstName": "Mitra",
                "lastName": "Mirhassani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3065639",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9390403",
        "articleTitle": "Complementary-FET (CFET) Standard Cell Synthesis Framework for Design and System Technology Co-Optimization Using SMT",
        "volume": "29",
        "issue": "6",
        "startPage": "1178",
        "endPage": "1191",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37277345600,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": "Chung-Kuan",
                "lastName": "Cheng"
            },
            {
                "id": 37088538118,
                "preferredName": "Chia-Tung Ho",
                "firstName": "Chia-Tung",
                "lastName": "Ho"
            },
            {
                "id": 37088350074,
                "preferredName": "Daeyeal Lee",
                "firstName": "Daeyeal",
                "lastName": "Lee"
            },
            {
                "id": 37276211100,
                "preferredName": "Bill Lin",
                "firstName": "Bill",
                "lastName": "Lin"
            },
            {
                "id": 37086523065,
                "preferredName": "Dongwon Park",
                "firstName": "Dongwon",
                "lastName": "Park"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3062293",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9382267",
        "articleTitle": "SIXOR: Single-Cycle In-Memristor XOR",
        "volume": "29",
        "issue": "5",
        "startPage": "925",
        "endPage": "935",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37662067200,
                "preferredName": "Nima TaheriNejad",
                "firstName": "Nima",
                "lastName": "TaheriNejad"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3056243",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9360869",
        "articleTitle": "Machine-Learning-Based Self-Tunable Design of Approximate Computing",
        "volume": "29",
        "issue": "4",
        "startPage": "800",
        "endPage": "813",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085711380,
                "preferredName": "Mahmoud Masadeh",
                "firstName": "Mahmoud",
                "lastName": "Masadeh"
            },
            {
                "id": 37601575700,
                "preferredName": "Osman Hasan",
                "firstName": "Osman",
                "lastName": "Hasan"
            },
            {
                "id": 37277153600,
                "preferredName": "Sofi\u00e8ne Tahar",
                "firstName": "Sofi\u00e8ne",
                "lastName": "Tahar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3081043",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9442391",
        "articleTitle": "Gain-Cell Embedded DRAM Under Cryogenic Operation\u2014A First Study",
        "volume": "29",
        "issue": "7",
        "startPage": "1319",
        "endPage": "1324",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085813118,
                "preferredName": "Esteban Garz\u00f3n",
                "firstName": "Esteban",
                "lastName": "Garz\u00f3n"
            },
            {
                "id": 37088902148,
                "preferredName": "Yosi Greenblatt",
                "firstName": "Yosi",
                "lastName": "Greenblatt"
            },
            {
                "id": 37088904194,
                "preferredName": "Odem Harel",
                "firstName": "Odem",
                "lastName": "Harel"
            },
            {
                "id": 37282897600,
                "preferredName": "Marco Lanuzza",
                "firstName": "Marco",
                "lastName": "Lanuzza"
            },
            {
                "id": 37569751900,
                "preferredName": "Adam Teman",
                "firstName": "Adam",
                "lastName": "Teman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3030906",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9238411",
        "articleTitle": "FPGA Implementation of an Improved OMP for Compressive Sensing Reconstruction",
        "volume": "29",
        "issue": "2",
        "startPage": "259",
        "endPage": "272",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088654037,
                "preferredName": "Jun Li",
                "firstName": "Jun",
                "lastName": "Li"
            },
            {
                "id": 37266119000,
                "preferredName": "Paul Chow",
                "firstName": "Paul",
                "lastName": "Chow"
            },
            {
                "id": 37066295900,
                "preferredName": "Yuanxi Peng",
                "firstName": "Yuanxi",
                "lastName": "Peng"
            },
            {
                "id": 37898362500,
                "preferredName": "Tian Jiang",
                "firstName": "Tian",
                "lastName": "Jiang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3059662",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9366728",
        "articleTitle": "Dugdugi: An Optimal Fault Addressing Scheme for Octagon-Like On-Chip Communication Networks",
        "volume": "29",
        "issue": "5",
        "startPage": "1009",
        "endPage": "1021",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085389061,
                "preferredName": "Biswajit Bhowmik",
                "firstName": "Biswajit",
                "lastName": "Bhowmik"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3034046",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9257473",
        "articleTitle": "A Multirate Fully Parallel LDPC Encoder for the IEEE 802.11n/ac/ax QC-LDPC Codes Based on Reduced Complexity XOR Trees",
        "volume": "29",
        "issue": "1",
        "startPage": "51",
        "endPage": "64",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37604278800,
                "preferredName": "Ahmed Mahdi",
                "firstName": "Ahmed",
                "lastName": "Mahdi"
            },
            {
                "id": 37589702200,
                "preferredName": "Nikos Kanistras",
                "firstName": "Nikos",
                "lastName": "Kanistras"
            },
            {
                "id": 37271413400,
                "preferredName": "Vassilis Paliouras",
                "firstName": "Vassilis",
                "lastName": "Paliouras"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3082719",
        "publicationYear": "2021",
        "publicationDate": "Aug. 2021",
        "articleNumber": "9451593",
        "articleTitle": "A Timing Mismatch Background Calibration Algorithm With Improved Accuracy",
        "volume": "29",
        "issue": "8",
        "startPage": "1591",
        "endPage": "1595",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088924901,
                "preferredName": "Zhifei Lu",
                "firstName": "Zhifei",
                "lastName": "Lu"
            },
            {
                "id": 37533615900,
                "preferredName": "He Tang",
                "firstName": "He",
                "lastName": "Tang"
            },
            {
                "id": 37088924748,
                "preferredName": "Zhaofeng Ren",
                "firstName": "Zhaofeng",
                "lastName": "Ren"
            },
            {
                "id": 37088700749,
                "preferredName": "Ruogu Hua",
                "firstName": "Ruogu",
                "lastName": "Hua"
            },
            {
                "id": 37085504729,
                "preferredName": "Haoyu Zhuang",
                "firstName": "Haoyu",
                "lastName": "Zhuang"
            },
            {
                "id": 37086310061,
                "preferredName": "Xizhu Peng",
                "firstName": "Xizhu",
                "lastName": "Peng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3097712",
        "publicationYear": "2021",
        "publicationDate": "Sept. 2021",
        "articleNumber": "9495110",
        "articleTitle": "A Reinforcement Learning-Based Framework for Solving the IP Mapping Problem",
        "volume": "29",
        "issue": "9",
        "startPage": "1638",
        "endPage": "1651",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088649135,
                "preferredName": "Qingkun Chen",
                "firstName": "Qingkun",
                "lastName": "Chen"
            },
            {
                "id": 37086628282,
                "preferredName": "Wenjin Huang",
                "firstName": "Wenjin",
                "lastName": "Huang"
            },
            {
                "id": 37088948709,
                "preferredName": "Yuze Peng",
                "firstName": "Yuze",
                "lastName": "Peng"
            },
            {
                "id": 37597450600,
                "preferredName": "Yihua Huang",
                "firstName": "Yihua",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3055344",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9356721",
        "articleTitle": "A New Hardware-Efficient Spectrum-Sensor VLSI Architecture for Data-Fusion-Based Cooperative Cognitive-Radio Network",
        "volume": "29",
        "issue": "4",
        "startPage": "760",
        "endPage": "773",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085783930,
                "preferredName": "Rohit B. Chaurasiya",
                "firstName": "Rohit B.",
                "lastName": "Chaurasiya"
            },
            {
                "id": 37851402200,
                "preferredName": "Rahul Shrestha",
                "firstName": "Rahul",
                "lastName": "Shrestha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3046125",
        "publicationYear": "2021",
        "publicationDate": "March 2021",
        "articleNumber": "9324820",
        "articleTitle": "High-Utilization, High-Flexibility Depth-First CNN Coprocessor for Image Pixel Processing on FPGA",
        "volume": "29",
        "issue": "3",
        "startPage": "461",
        "endPage": "471",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088759268,
                "preferredName": "Steven Colleman",
                "firstName": "Steven",
                "lastName": "Colleman"
            },
            {
                "id": 37267304800,
                "preferredName": "Marian Verhelst",
                "firstName": "Marian",
                "lastName": "Verhelst"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3018998",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9194084",
        "articleTitle": "True Random Number Generation Using Latency Variations of FRAM",
        "volume": "29",
        "issue": "1",
        "startPage": "14",
        "endPage": "23",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088490730,
                "preferredName": "Md Imtiaz Rashid",
                "firstName": "Md Imtiaz",
                "lastName": "Rashid"
            },
            {
                "id": 37086120522,
                "preferredName": "Farah Ferdaus",
                "firstName": "Farah",
                "lastName": "Ferdaus"
            },
            {
                "id": 37086496768,
                "preferredName": "B. M. S. Bahar Talukder",
                "firstName": "B. M. S. Bahar",
                "lastName": "Talukder"
            },
            {
                "id": 37087192673,
                "preferredName": "Paul Henny",
                "firstName": "Paul",
                "lastName": "Henny"
            },
            {
                "id": 38548047000,
                "preferredName": "Aubrey N. Beal",
                "firstName": "Aubrey N.",
                "lastName": "Beal"
            },
            {
                "id": 37085352164,
                "preferredName": "Md Tauhidur Rahman",
                "firstName": "Md Tauhidur",
                "lastName": "Rahman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3110721",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9537904",
        "articleTitle": "Performance and Accuracy Tradeoffs for Training Graph Neural Networks on ReRAM-Based Architectures",
        "volume": "29",
        "issue": "10",
        "startPage": "1743",
        "endPage": "1756",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086175136,
                "preferredName": "Aqeeb Iqbal Arka",
                "firstName": "Aqeeb Iqbal",
                "lastName": "Arka"
            },
            {
                "id": 37086373226,
                "preferredName": "Biresh Kumar Joardar",
                "firstName": "Biresh Kumar",
                "lastName": "Joardar"
            },
            {
                "id": 37085667286,
                "preferredName": "Janardhan Rao Doppa",
                "firstName": "Janardhan Rao",
                "lastName": "Doppa"
            },
            {
                "id": 37282777300,
                "preferredName": "Partha Pratim Pande",
                "firstName": "Partha Pratim",
                "lastName": "Pande"
            },
            {
                "id": 37273459000,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3056472",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9354229",
        "articleTitle": "Spreading Operation Frequency Ranges of Memristor Emulators via a New Sine-Based Method",
        "volume": "29",
        "issue": "4",
        "startPage": "617",
        "endPage": "630",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088819929,
                "preferredName": "Hongbo Cao",
                "firstName": "Hongbo",
                "lastName": "Cao"
            },
            {
                "id": 37085796519,
                "preferredName": "Faqiang Wang",
                "firstName": "Faqiang",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3033415",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9253708",
        "articleTitle": "A Second-Order Noise-Shaping SAR ADC Using Two Passive Integrators Separated by the Comparator",
        "volume": "29",
        "issue": "1",
        "startPage": "227",
        "endPage": "231",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086514261,
                "preferredName": "Qihui Zhang",
                "firstName": "Qihui",
                "lastName": "Zhang"
            },
            {
                "id": 37408472900,
                "preferredName": "Ning Ning",
                "firstName": "Ning",
                "lastName": "Ning"
            },
            {
                "id": 38008055800,
                "preferredName": "Jing Li",
                "firstName": "Jing",
                "lastName": "Li"
            },
            {
                "id": 37421561500,
                "preferredName": "Qi Yu",
                "firstName": "Qi",
                "lastName": "Yu"
            },
            {
                "id": 37085883560,
                "preferredName": "Kejun Wu",
                "firstName": "Kejun",
                "lastName": "Wu"
            },
            {
                "id": 37086514501,
                "preferredName": "Zhong Zhang",
                "firstName": "Zhong",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3086897",
        "publicationYear": "2021",
        "publicationDate": "Aug. 2021",
        "articleNumber": "9457491",
        "articleTitle": "A Radiation-Hardened CMOS Full-Adder Based on Layout Selective Transistor Duplication",
        "volume": "29",
        "issue": "8",
        "startPage": "1596",
        "endPage": "1600",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086051961,
                "preferredName": "Sarah Azimi",
                "firstName": "Sarah",
                "lastName": "Azimi"
            },
            {
                "id": 37086610108,
                "preferredName": "Corrado De Sio",
                "firstName": "Corrado",
                "lastName": "De Sio"
            },
            {
                "id": 37283245100,
                "preferredName": "Luca Sterpone",
                "firstName": "Luca",
                "lastName": "Sterpone"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3058047",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9360837",
        "articleTitle": "An EEG-Based Hypnotic State Monitor for Patients During General Anesthesia",
        "volume": "29",
        "issue": "5",
        "startPage": "950",
        "endPage": "961",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086554607,
                "preferredName": "Fatima Hameed Khan",
                "firstName": "Fatima Hameed",
                "lastName": "Khan"
            },
            {
                "id": 37085579650,
                "preferredName": "Wala Saadeh",
                "firstName": "Wala",
                "lastName": "Saadeh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3029245",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9234435",
        "articleTitle": "Facial Biometric for Securing Hardware Accelerators",
        "volume": "29",
        "issue": "1",
        "startPage": "112",
        "endPage": "123",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37396058900,
                "preferredName": "Anirban Sengupta",
                "firstName": "Anirban",
                "lastName": "Sengupta"
            },
            {
                "id": 37086585892,
                "preferredName": "Mahendra Rathor",
                "firstName": "Mahendra",
                "lastName": "Rathor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3053553",
        "publicationYear": "2021",
        "publicationDate": "March 2021",
        "articleNumber": "9351957",
        "articleTitle": "AdaTrust: Combinational Hardware Trojan Detection Through Adaptive Test Pattern Construction",
        "volume": "29",
        "issue": "3",
        "startPage": "544",
        "endPage": "557",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088414827,
                "preferredName": "Chris Nigh",
                "firstName": "Chris",
                "lastName": "Nigh"
            },
            {
                "id": 37278223400,
                "preferredName": "Alex Orailoglu",
                "firstName": "Alex",
                "lastName": "Orailoglu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3033658",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9250665",
        "articleTitle": "An IP Core Mapping Algorithm Based on Neural Networks",
        "volume": "29",
        "issue": "1",
        "startPage": "189",
        "endPage": "202",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088649135,
                "preferredName": "Qingkun Chen",
                "firstName": "Qingkun",
                "lastName": "Chen"
            },
            {
                "id": 37086628282,
                "preferredName": "Wenjin Huang",
                "firstName": "Wenjin",
                "lastName": "Huang"
            },
            {
                "id": 37088651100,
                "preferredName": "Yuanshan Zhang",
                "firstName": "Yuanshan",
                "lastName": "Zhang"
            },
            {
                "id": 37597450600,
                "preferredName": "Yihua Huang",
                "firstName": "Yihua",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3105958",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9526872",
        "articleTitle": "Designing Efficient and High-Performance AI Accelerators With Customized STT-MRAM",
        "volume": "29",
        "issue": "10",
        "startPage": "1730",
        "endPage": "1742",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088988170,
                "preferredName": "Kaniz Mishty",
                "firstName": "Kaniz",
                "lastName": "Mishty"
            },
            {
                "id": 38542890800,
                "preferredName": "Mehdi Sadi",
                "firstName": "Mehdi",
                "lastName": "Sadi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3067446",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9394780",
        "articleTitle": "Improving TID Radiation Robustness of a CMOS OxRAM-Based Neuron Circuit by Using Enclosed Layout Transistors",
        "volume": "29",
        "issue": "6",
        "startPage": "1122",
        "endPage": "1131",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085622914,
                "preferredName": "Pablo Ilha Vaz",
                "firstName": "Pablo Ilha",
                "lastName": "Vaz"
            },
            {
                "id": 37273565500,
                "preferredName": "Patrick Girard",
                "firstName": "Patrick",
                "lastName": "Girard"
            },
            {
                "id": 37267181100,
                "preferredName": "Arnaud Virazel",
                "firstName": "Arnaud",
                "lastName": "Virazel"
            },
            {
                "id": 37320368800,
                "preferredName": "Hassen Aziza",
                "firstName": "Hassen",
                "lastName": "Aziza"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3037871",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9288639",
        "articleTitle": "An SRAM-Based Multibit In-Memory Matrix-Vector Multiplier With a Precision That Scales Linearly in Area, Time, and Power",
        "volume": "29",
        "issue": "2",
        "startPage": "372",
        "endPage": "385",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086866331,
                "preferredName": "Riduan Khaddam-Aljameh",
                "firstName": "Riduan",
                "lastName": "Khaddam-Aljameh"
            },
            {
                "id": 37275750200,
                "preferredName": "Pier-Andrea Francese",
                "firstName": "Pier-Andrea",
                "lastName": "Francese"
            },
            {
                "id": 37274443600,
                "preferredName": "Luca Benini",
                "firstName": "Luca",
                "lastName": "Benini"
            },
            {
                "id": 37269643200,
                "preferredName": "Evangelos Eleftheriou",
                "firstName": "Evangelos",
                "lastName": "Eleftheriou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3060345",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9369866",
        "articleTitle": "Data Flow Obfuscation: A New Paradigm for Obfuscating Circuits",
        "volume": "29",
        "issue": "4",
        "startPage": "643",
        "endPage": "656",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087390470,
                "preferredName": "Kimia Zamiri Azar",
                "firstName": "Kimia",
                "lastName": "Zamiri Azar"
            },
            {
                "id": 37086278561,
                "preferredName": "Hadi Mardani Kamali",
                "firstName": "Hadi Mardani",
                "lastName": "Kamali"
            },
            {
                "id": 37085806668,
                "preferredName": "Shervin Roshanisefat",
                "firstName": "Shervin",
                "lastName": "Roshanisefat"
            },
            {
                "id": 37398927100,
                "preferredName": "Houman Homayoun",
                "firstName": "Houman",
                "lastName": "Homayoun"
            },
            {
                "id": 37274497900,
                "preferredName": "Christos P. Sotiriou",
                "firstName": "Christos P.",
                "lastName": "Sotiriou"
            },
            {
                "id": 37547578200,
                "preferredName": "Avesta Sasan",
                "firstName": "Avesta",
                "lastName": "Sasan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3105028",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9524486",
        "articleTitle": "Analog and Mixed-Signal Layout Automation Using Digital Place-and-Route Tools",
        "volume": "29",
        "issue": "11",
        "startPage": "1838",
        "endPage": "1849",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089010796,
                "preferredName": "Po-Hsuan Wei",
                "firstName": "Po-Hsuan",
                "lastName": "Wei"
            },
            {
                "id": 37300093100,
                "preferredName": "Boris Murmann",
                "firstName": "Boris",
                "lastName": "Murmann"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3111407",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9540756",
        "articleTitle": "Applying Thermal Side-Channel Attacks on Asymmetric Cryptography",
        "volume": "29",
        "issue": "11",
        "startPage": "1930",
        "endPage": "1942",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088457251,
                "preferredName": "Abdullah Aljuffri",
                "firstName": "Abdullah",
                "lastName": "Aljuffri"
            },
            {
                "id": 37089010631,
                "preferredName": "Marc Zwalua",
                "firstName": "Marc",
                "lastName": "Zwalua"
            },
            {
                "id": 37313836200,
                "preferredName": "Cezar Rodolfo Wedig Reinbrecht",
                "firstName": "Cezar Rodolfo Wedig",
                "lastName": "Reinbrecht"
            },
            {
                "id": 37273368500,
                "preferredName": "Said Hamdioui",
                "firstName": "Said",
                "lastName": "Hamdioui"
            },
            {
                "id": 37599792100,
                "preferredName": "Mottaqiallah Taouil",
                "firstName": "Mottaqiallah",
                "lastName": "Taouil"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3109062",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9585405",
        "articleTitle": "Performance and Security Analysis of Parameter-Obfuscated Analog Circuits",
        "volume": "29",
        "issue": "12",
        "startPage": "2013",
        "endPage": "2026",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089163622,
                "preferredName": "Vaibhav Venugopal Rao",
                "firstName": "Vaibhav",
                "lastName": "Venugopal Rao"
            },
            {
                "id": 37589561600,
                "preferredName": "Ioannis Savidis",
                "firstName": "Ioannis",
                "lastName": "Savidis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3030945",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9262020",
        "articleTitle": "A Multimode Configurable Physically Unclonable Function With Bit-Instability-Screening and Power-Gating Strategies",
        "volume": "29",
        "issue": "1",
        "startPage": "100",
        "endPage": "111",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085382073,
                "preferredName": "Gang Li",
                "firstName": "Gang",
                "lastName": "Li"
            },
            {
                "id": 37280434600,
                "preferredName": "Pengjun Wang",
                "firstName": "Pengjun",
                "lastName": "Wang"
            },
            {
                "id": 37088538973,
                "preferredName": "Xuejiao Ma",
                "firstName": "Xuejiao",
                "lastName": "Ma"
            },
            {
                "id": 37090018290,
                "preferredName": "Yijian Shi",
                "firstName": "Yijian",
                "lastName": "Shi"
            },
            {
                "id": 37087471050,
                "preferredName": "Bo Chen",
                "firstName": "Bo",
                "lastName": "Chen"
            },
            {
                "id": 37676510900,
                "preferredName": "Yuejun Zhang",
                "firstName": "Yuejun",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3068242",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9390386",
        "articleTitle": "A 32-Gb/s PAM-4 SST Transmitter With Four-Tap FFE Using High-Impedance Driver in 28-nm FDSOI",
        "volume": "29",
        "issue": "6",
        "startPage": "1132",
        "endPage": "1140",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086548302,
                "preferredName": "Firat Celik",
                "firstName": "Firat",
                "lastName": "Celik"
            },
            {
                "id": 37086548855,
                "preferredName": "Ayca Akkaya",
                "firstName": "Ayca",
                "lastName": "Akkaya"
            },
            {
                "id": 37269997800,
                "preferredName": "Armin Tajalli",
                "firstName": "Armin",
                "lastName": "Tajalli"
            },
            {
                "id": 37276561900,
                "preferredName": "Yusuf Leblebici",
                "firstName": "Yusuf",
                "lastName": "Leblebici"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3120189",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9591243",
        "articleTitle": "Efficient Execution of Temporal Convolutional Networks for Embedded Keyword Spotting",
        "volume": "29",
        "issue": "12",
        "startPage": "2220",
        "endPage": "2228",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085403263,
                "preferredName": "J. S. P. Giraldo",
                "firstName": "J. S. P.",
                "lastName": "Giraldo"
            },
            {
                "id": 37087318733,
                "preferredName": "Vikram Jain",
                "firstName": "Vikram",
                "lastName": "Jain"
            },
            {
                "id": 37267304800,
                "preferredName": "Marian Verhelst",
                "firstName": "Marian",
                "lastName": "Verhelst"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3036385",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9264211",
        "articleTitle": "Area-Efficient Extended 3-D Inductor Based on TSV Technology for RF Applications",
        "volume": "29",
        "issue": "2",
        "startPage": "287",
        "endPage": "296",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086065602,
                "preferredName": "Chenbing Qu",
                "firstName": "Chenbing",
                "lastName": "Qu"
            },
            {
                "id": 37407461600,
                "preferredName": "Zhangming Zhu",
                "firstName": "Zhangming",
                "lastName": "Zhu"
            },
            {
                "id": 37724694800,
                "preferredName": "Yunfei En",
                "firstName": "Yunfei",
                "lastName": "En"
            },
            {
                "id": 37965525100,
                "preferredName": "Liwei Wang",
                "firstName": "Liwei",
                "lastName": "Wang"
            },
            {
                "id": 37085475788,
                "preferredName": "Xiaoxian Liu",
                "firstName": "Xiaoxian",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3107404",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9528897",
        "articleTitle": "Efficient Performance Modeling for Automated CMOS Analog Circuit Synthesis",
        "volume": "29",
        "issue": "11",
        "startPage": "1824",
        "endPage": "1837",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086498997,
                "preferredName": "Zhenxin Zhao",
                "firstName": "Zhenxin",
                "lastName": "Zhao"
            },
            {
                "id": 37280170400,
                "preferredName": "Lihong Zhang",
                "firstName": "Lihong",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3058730",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9363274",
        "articleTitle": "A Very-Low-Voltage Frequency Divider in Folded MOS Current Mode Logic With Complementary n- and p-type Flip-Flops",
        "volume": "29",
        "issue": "5",
        "startPage": "998",
        "endPage": "1008",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271532900,
                "preferredName": "Francesco Centurelli",
                "firstName": "Francesco",
                "lastName": "Centurelli"
            },
            {
                "id": 37271531600,
                "preferredName": "Giuseppe Scotti",
                "firstName": "Giuseppe",
                "lastName": "Scotti"
            },
            {
                "id": 37269984500,
                "preferredName": "Gaetano Palumbo",
                "firstName": "Gaetano",
                "lastName": "Palumbo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3059518",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9363276",
        "articleTitle": "FEECA: Design Space Exploration for Low-Latency and Energy-Efficient Capsule Network Accelerators",
        "volume": "29",
        "issue": "4",
        "startPage": "716",
        "endPage": "729",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086480693,
                "preferredName": "Alberto Marchisio",
                "firstName": "Alberto",
                "lastName": "Marchisio"
            },
            {
                "id": 37085347230,
                "preferredName": "Vojtech Mrazek",
                "firstName": "Vojtech",
                "lastName": "Mrazek"
            },
            {
                "id": 37086029458,
                "preferredName": "Muhammad Abdullah Hanif",
                "firstName": "Muhammad Abdullah",
                "lastName": "Hanif"
            },
            {
                "id": 37408660000,
                "preferredName": "Muhammad Shafique",
                "firstName": "Muhammad",
                "lastName": "Shafique"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3025138",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9207769",
        "articleTitle": "Time and Area Optimized Testing of Automotive ICs",
        "volume": "29",
        "issue": "1",
        "startPage": "76",
        "endPage": "88",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37326892000,
                "preferredName": "Nilanjan Mukherjee",
                "firstName": "Nilanjan",
                "lastName": "Mukherjee"
            },
            {
                "id": 37322578200,
                "preferredName": "Daniel Tille",
                "firstName": "Daniel",
                "lastName": "Tille"
            },
            {
                "id": 37087996321,
                "preferredName": "Mahendar Sapati",
                "firstName": "Mahendar",
                "lastName": "Sapati"
            },
            {
                "id": 37086018540,
                "preferredName": "Yingdi Liu",
                "firstName": "Yingdi",
                "lastName": "Liu"
            },
            {
                "id": 37087995957,
                "preferredName": "Jeffrey Mayer",
                "firstName": "Jeffrey",
                "lastName": "Mayer"
            },
            {
                "id": 37085389981,
                "preferredName": "Sylwester Milewski",
                "firstName": "Sylwester",
                "lastName": "Milewski"
            },
            {
                "id": 37391951600,
                "preferredName": "Elham Moghaddam",
                "firstName": "Elham",
                "lastName": "Moghaddam"
            },
            {
                "id": 37273805300,
                "preferredName": "Janusz Rajski",
                "firstName": "Janusz",
                "lastName": "Rajski"
            },
            {
                "id": 37547882100,
                "preferredName": "J\u0119drzej Solecki",
                "firstName": "J\u0119drzej",
                "lastName": "Solecki"
            },
            {
                "id": 37282711300,
                "preferredName": "Jerzy Tyszer",
                "firstName": "Jerzy",
                "lastName": "Tyszer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3070687",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9405791",
        "articleTitle": "EM Side-Channel Countermeasure for Switched-Capacitor DC\u2013DC Converters Based on Amplitude Modulation",
        "volume": "29",
        "issue": "6",
        "startPage": "1061",
        "endPage": "1072",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37321524600,
                "preferredName": "Ruzica Jevtic",
                "firstName": "Ruzica",
                "lastName": "Jevtic"
            },
            {
                "id": 37085460557,
                "preferredName": "Marko Ylitolva",
                "firstName": "Marko",
                "lastName": "Ylitolva"
            },
            {
                "id": 37088880828,
                "preferredName": "Clara Calonge",
                "firstName": "Clara",
                "lastName": "Calonge"
            },
            {
                "id": 37088881264,
                "preferredName": "Martti Ojanen",
                "firstName": "Martti",
                "lastName": "Ojanen"
            },
            {
                "id": 37427597800,
                "preferredName": "Tero Santti",
                "firstName": "Tero",
                "lastName": "Santti"
            },
            {
                "id": 37266681700,
                "preferredName": "Lauri Koskinen",
                "firstName": "Lauri",
                "lastName": "Koskinen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3057921",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9360844",
        "articleTitle": "Dataflow-Aware Macro Placement Based on Simulated Evolution Algorithm for Mixed-Size Designs",
        "volume": "29",
        "issue": "5",
        "startPage": "973",
        "endPage": "984",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37404493500,
                "preferredName": "Jai-Ming Lin",
                "firstName": "Jai-Ming",
                "lastName": "Lin"
            },
            {
                "id": 37086570188,
                "preferredName": "You-Lun Deng",
                "firstName": "You-Lun",
                "lastName": "Deng"
            },
            {
                "id": 37087135103,
                "preferredName": "Ya-Chu Yang",
                "firstName": "Ya-Chu",
                "lastName": "Yang"
            },
            {
                "id": 37087133694,
                "preferredName": "Jia-Jian Chen",
                "firstName": "Jia-Jian",
                "lastName": "Chen"
            },
            {
                "id": 37088849820,
                "preferredName": "Po-Chen Lu",
                "firstName": "Po-Chen",
                "lastName": "Lu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3122027",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9598846",
        "articleTitle": "An All-Standard-Cell-Based Synthesizable SAR ADC With Nonlinearity-Compensated RDAC",
        "volume": "29",
        "issue": "12",
        "startPage": "2153",
        "endPage": "2162",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072914600,
                "preferredName": "Zule Xu",
                "firstName": "Zule",
                "lastName": "Xu"
            },
            {
                "id": 37086692735,
                "preferredName": "Naoki Ojima",
                "firstName": "Naoki",
                "lastName": "Ojima"
            },
            {
                "id": 37089162681,
                "preferredName": "Shuowei Li",
                "firstName": "Shuowei",
                "lastName": "Li"
            },
            {
                "id": 38490613600,
                "preferredName": "Tetsuya Iizuka",
                "firstName": "Tetsuya",
                "lastName": "Iizuka"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3072799",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9416294",
        "articleTitle": "A Generalized Power Supply Induced Jitter Model Based on Power Supply Rejection Ratio Response",
        "volume": "29",
        "issue": "6",
        "startPage": "1052",
        "endPage": "1060",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086484597,
                "preferredName": "Yin Sun",
                "firstName": "Yin",
                "lastName": "Sun"
            },
            {
                "id": 38200893600,
                "preferredName": "Jongjoo Lee",
                "firstName": "Jongjoo",
                "lastName": "Lee"
            },
            {
                "id": 37085475699,
                "preferredName": "Chulsoon Hwang",
                "firstName": "Chulsoon",
                "lastName": "Hwang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3100343",
        "publicationYear": "2021",
        "publicationDate": "Sept. 2021",
        "articleNumber": "9508117",
        "articleTitle": "Thermal-Aware Floorplanning and TSV-Planning for Mixed-Type Modules in a Fixed-Outline 3-D IC",
        "volume": "29",
        "issue": "9",
        "startPage": "1652",
        "endPage": "1664",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37404493500,
                "preferredName": "Jai-Ming Lin",
                "firstName": "Jai-Ming",
                "lastName": "Lin"
            },
            {
                "id": 37086588300,
                "preferredName": "Wei-Yi Chang",
                "firstName": "Wei-Yi",
                "lastName": "Chang"
            },
            {
                "id": 37088849129,
                "preferredName": "Hao-Yuan Hsieh",
                "firstName": "Hao-Yuan",
                "lastName": "Hsieh"
            },
            {
                "id": 37546937100,
                "preferredName": "Ya-Ting Shyu",
                "firstName": "Ya-Ting",
                "lastName": "Shyu"
            },
            {
                "id": 37086586164,
                "preferredName": "Yeong-Jar Chang",
                "firstName": "Yeong-Jar",
                "lastName": "Chang"
            },
            {
                "id": 37085580611,
                "preferredName": "Juin-Ming Lu",
                "firstName": "Juin-Ming",
                "lastName": "Lu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3036822",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9266114",
        "articleTitle": "A 3.85-Gb/s 8 \u00d7 8 Soft-Output MIMO Detector With Lattice-Reduction-Aided Channel Preprocessing",
        "volume": "29",
        "issue": "2",
        "startPage": "307",
        "endPage": "320",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087319469,
                "preferredName": "Zhuojun Liang",
                "firstName": "Zhuojun",
                "lastName": "Liang"
            },
            {
                "id": 37088654462,
                "preferredName": "Dongxu Lv",
                "firstName": "Dongxu",
                "lastName": "Lv"
            },
            {
                "id": 37089735150,
                "preferredName": "Chao Cui",
                "firstName": "Chao",
                "lastName": "Cui"
            },
            {
                "id": 37085501196,
                "preferredName": "Hai-Bao Chen",
                "firstName": "Hai-Bao",
                "lastName": "Chen"
            },
            {
                "id": 37417306000,
                "preferredName": "Weifeng He",
                "firstName": "Weifeng",
                "lastName": "He"
            },
            {
                "id": 37594724800,
                "preferredName": "Weiguang Sheng",
                "firstName": "Weiguang",
                "lastName": "Sheng"
            },
            {
                "id": 37322547400,
                "preferredName": "Naifeng Jing",
                "firstName": "Naifeng",
                "lastName": "Jing"
            },
            {
                "id": 37287023100,
                "preferredName": "Zhigang Mao",
                "firstName": "Zhigang",
                "lastName": "Mao"
            },
            {
                "id": 37391441500,
                "preferredName": "Guanghui He",
                "firstName": "Guanghui",
                "lastName": "He"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3102675",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9513296",
        "articleTitle": "A 16-kb 9T Ultralow-Voltage SRAM With Column-Based Split Cell-VSS, Data-Aware Write-Assist, and Enhanced Read Sensing Margin in 28-nm FDSOI",
        "volume": "29",
        "issue": "10",
        "startPage": "1707",
        "endPage": "1719",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38192466800,
                "preferredName": "M. Sultan M. Siddiqui",
                "firstName": "M. Sultan M.",
                "lastName": "Siddiqui"
            },
            {
                "id": 37073930000,
                "preferredName": "Zhao Chuan Lee",
                "firstName": "Zhao Chuan",
                "lastName": "Lee"
            },
            {
                "id": 38067160000,
                "preferredName": "Tony Tae-Hyoung Kim",
                "firstName": "Tony Tae-Hyoung",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3082208",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9447154",
        "articleTitle": "Fast and Accurate Estimation of Statistical Eye Diagram for Nonlinear High-Speed Links",
        "volume": "29",
        "issue": "7",
        "startPage": "1370",
        "endPage": "1378",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085771241,
                "preferredName": "Xiuqin Chu",
                "firstName": "Xiuqin",
                "lastName": "Chu"
            },
            {
                "id": 37088357843,
                "preferredName": "Wenting Guo",
                "firstName": "Wenting",
                "lastName": "Guo"
            },
            {
                "id": 37085769021,
                "preferredName": "Jun Wang",
                "firstName": "Jun",
                "lastName": "Wang"
            },
            {
                "id": 37272892600,
                "preferredName": "Feng Wu",
                "firstName": "Feng",
                "lastName": "Wu"
            },
            {
                "id": 37088358208,
                "preferredName": "Yuhuan Luo",
                "firstName": "Yuhuan",
                "lastName": "Luo"
            },
            {
                "id": 37279901200,
                "preferredName": "Yushan Li",
                "firstName": "Yushan",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3045198",
        "publicationYear": "2021",
        "publicationDate": "March 2021",
        "articleNumber": "9314892",
        "articleTitle": "SCERPA Simulation of Clocked Molecular Field-Coupling Nanocomputing",
        "volume": "29",
        "issue": "3",
        "startPage": "558",
        "endPage": "567",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086938437,
                "preferredName": "Yuri Ardesi",
                "firstName": "Yuri",
                "lastName": "Ardesi"
            },
            {
                "id": 38490415700,
                "preferredName": "Giovanna Turvani",
                "firstName": "Giovanna",
                "lastName": "Turvani"
            },
            {
                "id": 37375136700,
                "preferredName": "Mariagrazia Graziano",
                "firstName": "Mariagrazia",
                "lastName": "Graziano"
            },
            {
                "id": 37327620200,
                "preferredName": "Gianluca Piccinini",
                "firstName": "Gianluca",
                "lastName": "Piccinini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3095353",
        "publicationYear": "2021",
        "publicationDate": "Sept. 2021",
        "articleNumber": "9491144",
        "articleTitle": "Nonscaling Adders and Subtracters for Stochastic Computing Using Markov Chains",
        "volume": "29",
        "issue": "9",
        "startPage": "1612",
        "endPage": "1623",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086213759,
                "preferredName": "Nikos Temenos",
                "firstName": "Nikos",
                "lastName": "Temenos"
            },
            {
                "id": 37299944100,
                "preferredName": "Paul P. Sotiriadis",
                "firstName": "Paul P.",
                "lastName": "Sotiriadis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3066990",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9392111",
        "articleTitle": "ARXON: A Framework for Approximate Communication Over Photonic Networks-on-Chip",
        "volume": "29",
        "issue": "6",
        "startPage": "1206",
        "endPage": "1219",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088479402,
                "preferredName": "Febin P. Sunny",
                "firstName": "Febin P.",
                "lastName": "Sunny"
            },
            {
                "id": 37088486156,
                "preferredName": "Asif Mirza",
                "firstName": "Asif",
                "lastName": "Mirza"
            },
            {
                "id": 37085375333,
                "preferredName": "Ishan Thakkar",
                "firstName": "Ishan",
                "lastName": "Thakkar"
            },
            {
                "id": 37540539700,
                "preferredName": "Mahdi Nikdast",
                "firstName": "Mahdi",
                "lastName": "Nikdast"
            },
            {
                "id": 37265205600,
                "preferredName": "Sudeep Pasricha",
                "firstName": "Sudeep",
                "lastName": "Pasricha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3119691",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9585069",
        "articleTitle": "VCO-Based Comparator: A Fully Adaptive Noise Scaling Comparator for High-Precision and Low-Power SAR ADCs",
        "volume": "29",
        "issue": "12",
        "startPage": "2143",
        "endPage": "2152",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38496594300,
                "preferredName": "Kentaro Yoshioka",
                "firstName": "Kentaro",
                "lastName": "Yoshioka"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3038766",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9275353",
        "articleTitle": "A 4.4-mA ESD-Safe 900-MHz LNA With 0.9-dB Noise Figure",
        "volume": "29",
        "issue": "2",
        "startPage": "297",
        "endPage": "306",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086886105,
                "preferredName": "Atul Thakur",
                "firstName": "Atul",
                "lastName": "Thakur"
            },
            {
                "id": 37268112000,
                "preferredName": "Shouri Chatterjee",
                "firstName": "Shouri",
                "lastName": "Chatterjee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3087660",
        "publicationYear": "2021",
        "publicationDate": "Aug. 2021",
        "articleNumber": "9457489",
        "articleTitle": "An Area-Efficient SAR ADC With Mismatch Error Shaping Technique Achieving 102-dB SFDR 90.2-dB SNDR Over 20-kHz Bandwidth",
        "volume": "29",
        "issue": "8",
        "startPage": "1575",
        "endPage": "1585",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086464924,
                "preferredName": "Chuanshi Yang",
                "firstName": "Chuanshi",
                "lastName": "Yang"
            },
            {
                "id": 37085595293,
                "preferredName": "Erik Olieman",
                "firstName": "Erik",
                "lastName": "Olieman"
            },
            {
                "id": 37088924778,
                "preferredName": "Alphons Litjes",
                "firstName": "Alphons",
                "lastName": "Litjes"
            },
            {
                "id": 37085470184,
                "preferredName": "Lei Qiu",
                "firstName": "Lei",
                "lastName": "Qiu"
            },
            {
                "id": 37085392330,
                "preferredName": "Kai Tang",
                "firstName": "Kai",
                "lastName": "Tang"
            },
            {
                "id": 37281046000,
                "preferredName": "Yuanjin Zheng",
                "firstName": "Yuanjin",
                "lastName": "Zheng"
            },
            {
                "id": 37545668300,
                "preferredName": "Robert van Veldhoven",
                "firstName": "Robert",
                "lastName": "van Veldhoven"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3032888",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9257189",
        "articleTitle": "Alternatives to Bicubic Interpolation Considering FPGA Hardware Resource Consumption",
        "volume": "29",
        "issue": "2",
        "startPage": "247",
        "endPage": "258",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088654603,
                "preferredName": "Seyfeddine Boukhtache",
                "firstName": "Seyfeddine",
                "lastName": "Boukhtache"
            },
            {
                "id": 37088655083,
                "preferredName": "Benoit Blaysat",
                "firstName": "Benoit",
                "lastName": "Blaysat"
            },
            {
                "id": 37077023500,
                "preferredName": "Michel Gr\u00e9diac",
                "firstName": "Michel",
                "lastName": "Gr\u00e9diac"
            },
            {
                "id": 37339685500,
                "preferredName": "Francois Berry",
                "firstName": "Francois",
                "lastName": "Berry"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3120296",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9586555",
        "articleTitle": "Secure XOR-CIM Engine: Compute-In-Memory SRAM Architecture With Embedded XOR Encryption",
        "volume": "29",
        "issue": "12",
        "startPage": "2027",
        "endPage": "2039",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087883549,
                "preferredName": "Shanshi Huang",
                "firstName": "Shanshi",
                "lastName": "Huang"
            },
            {
                "id": 37088367710,
                "preferredName": "Hongwu Jiang",
                "firstName": "Hongwu",
                "lastName": "Jiang"
            },
            {
                "id": 37086323770,
                "preferredName": "Xiaochen Peng",
                "firstName": "Xiaochen",
                "lastName": "Peng"
            },
            {
                "id": 37088563658,
                "preferredName": "Wantong Li",
                "firstName": "Wantong",
                "lastName": "Li"
            },
            {
                "id": 37085352683,
                "preferredName": "Shimeng Yu",
                "firstName": "Shimeng",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3049520",
        "publicationYear": "2021",
        "publicationDate": "March 2021",
        "articleNumber": "9325567",
        "articleTitle": "Dynamic Workload Allocation for Edge Computing",
        "volume": "29",
        "issue": "3",
        "startPage": "519",
        "endPage": "529",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089444553,
                "preferredName": "Yi-Wen Hung",
                "firstName": "Yi-Wen",
                "lastName": "Hung"
            },
            {
                "id": 37539667000,
                "preferredName": "Yung-Chih Chen",
                "firstName": "Yung-Chih",
                "lastName": "Chen"
            },
            {
                "id": 37086256482,
                "preferredName": "Chi Lo",
                "firstName": "Chi",
                "lastName": "Lo"
            },
            {
                "id": 37088759790,
                "preferredName": "Austin Go So",
                "firstName": "Austin Go",
                "lastName": "So"
            },
            {
                "id": 37281063400,
                "preferredName": "Shih-Chieh Chang",
                "firstName": "Shih-Chieh",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3059857",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9367021",
        "articleTitle": "A Conversion Mode Reconfigurable SAR ADC for Multistandard Systems",
        "volume": "29",
        "issue": "5",
        "startPage": "895",
        "endPage": "903",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088850172,
                "preferredName": "Jian Liu",
                "firstName": "Jian",
                "lastName": "Liu"
            },
            {
                "id": 37085862161,
                "preferredName": "Shubin Liu",
                "firstName": "Shubin",
                "lastName": "Liu"
            },
            {
                "id": 37085338147,
                "preferredName": "Ruixue Ding",
                "firstName": "Ruixue",
                "lastName": "Ding"
            },
            {
                "id": 37407461600,
                "preferredName": "Zhangming Zhu",
                "firstName": "Zhangming",
                "lastName": "Zhu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3047641",
        "publicationYear": "2021",
        "publicationDate": "March 2021",
        "articleNumber": "9324735",
        "articleTitle": "IMCA: An Efficient In-Memory Convolution Accelerator",
        "volume": "29",
        "issue": "3",
        "startPage": "447",
        "endPage": "460",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37076597700,
                "preferredName": "Hasan Erdem Yant\u0131r",
                "firstName": "Hasan Erdem",
                "lastName": "Yant\u0131r"
            },
            {
                "id": 37266114500,
                "preferredName": "Ahmed M. Eltawil",
                "firstName": "Ahmed M.",
                "lastName": "Eltawil"
            },
            {
                "id": 37543500500,
                "preferredName": "Khaled N. Salama",
                "firstName": "Khaled N.",
                "lastName": "Salama"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3073070",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9420273",
        "articleTitle": "High-Performance Logic-on-Memory Monolithic 3-D IC Designs for Arm Cortex-A Processors",
        "volume": "29",
        "issue": "6",
        "startPage": "1152",
        "endPage": "1163",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087102815,
                "preferredName": "Lingjun Zhu",
                "firstName": "Lingjun",
                "lastName": "Zhu"
            },
            {
                "id": 37086009638,
                "preferredName": "Lennart Bamberg",
                "firstName": "Lennart",
                "lastName": "Bamberg"
            },
            {
                "id": 37086993539,
                "preferredName": "Sai Surya Kiran Pentapati",
                "firstName": "Sai Surya Kiran",
                "lastName": "Pentapati"
            },
            {
                "id": 37085638842,
                "preferredName": "Kyungwook Chang",
                "firstName": "Kyungwook",
                "lastName": "Chang"
            },
            {
                "id": 37275971400,
                "preferredName": "Francky Catthoor",
                "firstName": "Francky",
                "lastName": "Catthoor"
            },
            {
                "id": 38559284500,
                "preferredName": "Dragomir Milojevic",
                "firstName": "Dragomir",
                "lastName": "Milojevic"
            },
            {
                "id": 37085594555,
                "preferredName": "Manu Komalan",
                "firstName": "Manu",
                "lastName": "Komalan"
            },
            {
                "id": 37295628300,
                "preferredName": "Brian Cline",
                "firstName": "Brian",
                "lastName": "Cline"
            },
            {
                "id": 37089920087,
                "preferredName": "Saurabh Sinha",
                "firstName": "Saurabh",
                "lastName": "Sinha"
            },
            {
                "id": 37085377170,
                "preferredName": "Xiaoqing Xu",
                "firstName": "Xiaoqing",
                "lastName": "Xu"
            },
            {
                "id": 38276820900,
                "preferredName": "Alberto Garcia-Ortiz",
                "firstName": "Alberto",
                "lastName": "Garcia-Ortiz"
            },
            {
                "id": 37280563100,
                "preferredName": "Sung Kyu Lim",
                "firstName": "Sung Kyu",
                "lastName": "Lim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3066804",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9387116",
        "articleTitle": "Design of FPGA-Implemented Reed\u2013Solomon Erasure Code (RS-EC) Decoders With Fault Detection and Location on User Memory",
        "volume": "29",
        "issue": "6",
        "startPage": "1073",
        "endPage": "1082",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37073332000,
                "preferredName": "Zhen Gao",
                "firstName": "Zhen",
                "lastName": "Gao"
            },
            {
                "id": 37088415200,
                "preferredName": "Lingling Zhang",
                "firstName": "Lingling",
                "lastName": "Zhang"
            },
            {
                "id": 37088879664,
                "preferredName": "Yinghao Cheng",
                "firstName": "Yinghao",
                "lastName": "Cheng"
            },
            {
                "id": 37088551721,
                "preferredName": "Kangkang Guo",
                "firstName": "Kangkang",
                "lastName": "Guo"
            },
            {
                "id": 37679250000,
                "preferredName": "Anees Ullah",
                "firstName": "Anees",
                "lastName": "Ullah"
            },
            {
                "id": 37393409900,
                "preferredName": "Pedro Reviriego",
                "firstName": "Pedro",
                "lastName": "Reviriego"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3068312",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9393509",
        "articleTitle": "Cross-Layer Approximate Hardware Synthesis for Runtime Configurable Accuracy",
        "volume": "29",
        "issue": "6",
        "startPage": "1231",
        "endPage": "1243",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085616177,
                "preferredName": "Tanfer Alan",
                "firstName": "Tanfer",
                "lastName": "Alan"
            },
            {
                "id": 37282173200,
                "preferredName": "Andreas Gerstlauer",
                "firstName": "Andreas",
                "lastName": "Gerstlauer"
            },
            {
                "id": 37277243700,
                "preferredName": "J\u00f6rg Henkel",
                "firstName": "J\u00f6rg",
                "lastName": "Henkel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3115247",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9563093",
        "articleTitle": "Differential Aging Sensor Using Subthreshold Leakage Current to Detect Recycled ICs",
        "volume": "29",
        "issue": "12",
        "startPage": "2064",
        "endPage": "2075",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088913864,
                "preferredName": "Turki Alnuayri",
                "firstName": "Turki",
                "lastName": "Alnuayri"
            },
            {
                "id": 38286610400,
                "preferredName": "Saqib Khursheed",
                "firstName": "Saqib",
                "lastName": "Khursheed"
            },
            {
                "id": 37088454192,
                "preferredName": "Antonio Leonel Hern\u00e1ndez Mart\u00ednez",
                "firstName": "Antonio Leonel Hern\u00e1ndez",
                "lastName": "Mart\u00ednez"
            },
            {
                "id": 37346212900,
                "preferredName": "Daniele Rossi",
                "firstName": "Daniele",
                "lastName": "Rossi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3106014",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9526278",
        "articleTitle": "An Area-Efficient High-Resolution Segmented \u03a3\u0394-DAC for Built-In Self-Test Applications",
        "volume": "29",
        "issue": "11",
        "startPage": "1861",
        "endPage": "1874",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087079211,
                "preferredName": "Ahmed S. Emara",
                "firstName": "Ahmed S.",
                "lastName": "Emara"
            },
            {
                "id": 37088229411,
                "preferredName": "Denis Romanov",
                "firstName": "Denis",
                "lastName": "Romanov"
            },
            {
                "id": 37269787700,
                "preferredName": "Gordon W. Roberts",
                "firstName": "Gordon W.",
                "lastName": "Roberts"
            },
            {
                "id": 37540508300,
                "preferredName": "Sadok Aouini",
                "firstName": "Sadok",
                "lastName": "Aouini"
            },
            {
                "id": 37074058100,
                "preferredName": "Soheyl Ziabakhsh",
                "firstName": "Soheyl",
                "lastName": "Ziabakhsh"
            },
            {
                "id": 37680894800,
                "preferredName": "Mahdi Parvizi",
                "firstName": "Mahdi",
                "lastName": "Parvizi"
            },
            {
                "id": 38180884300,
                "preferredName": "Naim Ben-Hamida",
                "firstName": "Naim",
                "lastName": "Ben-Hamida"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3081572",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9444119",
        "articleTitle": "PWL-Based Architecture for the Logarithmic Computation of Floating-Point Numbers",
        "volume": "29",
        "issue": "7",
        "startPage": "1470",
        "endPage": "1474",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085414766,
                "preferredName": "Fei Lyu",
                "firstName": "Fei",
                "lastName": "Lyu"
            },
            {
                "id": 37088900988,
                "preferredName": "Zhelong Mao",
                "firstName": "Zhelong",
                "lastName": "Mao"
            },
            {
                "id": 37088900265,
                "preferredName": "Jin Zhang",
                "firstName": "Jin",
                "lastName": "Zhang"
            },
            {
                "id": 37088640642,
                "preferredName": "Yu Wang",
                "firstName": "Yu",
                "lastName": "Wang"
            },
            {
                "id": 37086493094,
                "preferredName": "Yuanyong Luo",
                "firstName": "Yuanyong",
                "lastName": "Luo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3106312",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9525409",
        "articleTitle": "A Multiring Julia Fractal Chaotic System With Separated-Scroll Attractors",
        "volume": "29",
        "issue": "12",
        "startPage": "2210",
        "endPage": "2219",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089163315,
                "preferredName": "Xinyu Du",
                "firstName": "Xinyu",
                "lastName": "Du"
            },
            {
                "id": 37835957200,
                "preferredName": "Lidan Wang",
                "firstName": "Lidan",
                "lastName": "Wang"
            },
            {
                "id": 37089161856,
                "preferredName": "Dengwei Yan",
                "firstName": "Dengwei",
                "lastName": "Yan"
            },
            {
                "id": 37840132000,
                "preferredName": "Shukai Duan",
                "firstName": "Shukai",
                "lastName": "Duan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3110744",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9600458",
        "articleTitle": "SCARE: Side Channel Attack on In-Memory Computing for Reverse Engineering",
        "volume": "29",
        "issue": "12",
        "startPage": "2040",
        "endPage": "2051",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089163673,
                "preferredName": "Sina Sayyah Ensan",
                "firstName": "Sina",
                "lastName": "Sayyah Ensan"
            },
            {
                "id": 37086837856,
                "preferredName": "Karthikeyan Nagarajan",
                "firstName": "Karthikeyan",
                "lastName": "Nagarajan"
            },
            {
                "id": 37086371406,
                "preferredName": "Mohammad Nasim Imtiaz Khan",
                "firstName": "Mohammad Nasim Imtiaz",
                "lastName": "Khan"
            },
            {
                "id": 37273380600,
                "preferredName": "Swaroop Ghosh",
                "firstName": "Swaroop",
                "lastName": "Ghosh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3060211",
        "publicationYear": "2021",
        "publicationDate": "March 2021",
        "articleNumber": "9361489",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "3",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3116333",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9562995",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "10",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3129571",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9627317",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "12",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3106999",
        "publicationYear": "2021",
        "publicationDate": "Sept. 2021",
        "articleNumber": "9524562",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "9",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3084480",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9445838",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "6",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3091869",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9466380",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "7",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3123414",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9594523",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "11",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3046156",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9311742",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "1",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3074687",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9416718",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "5",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3045820",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9311901",
        "articleTitle": "Opening of the 2021 Editorial Year\u2014Overture for a New Year of Change",
        "volume": "29",
        "issue": "1",
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273061100,
                "preferredName": "Massimo Alioto",
                "firstName": "Massimo",
                "lastName": "Alioto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3065344",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9416720",
        "articleTitle": "Second Quarter of the 2021 Editorial Year\u2014A Year in Crescendo",
        "volume": "29",
        "issue": "5",
        "startPage": "815",
        "endPage": "842",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273061100,
                "preferredName": "Massimo Alioto",
                "firstName": "Massimo",
                "lastName": "Alioto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3099542",
        "publicationYear": "2021",
        "publicationDate": "Aug. 2021",
        "articleNumber": "9502421",
        "articleTitle": "Table of contents",
        "volume": "29",
        "issue": "8",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3116335",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9563001",
        "articleTitle": "[Blank page]",
        "volume": "29",
        "issue": "10",
        "startPage": "C4",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3060209",
        "publicationYear": "2021",
        "publicationDate": "March 2021",
        "articleNumber": "9361485",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "3",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3116329",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9563003",
        "articleTitle": "Table of contents",
        "volume": "29",
        "issue": "10",
        "startPage": "C1",
        "endPage": "C1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3136367",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9655715",
        "articleTitle": "2021 Index IEEE Transactions on Very Large Scale Integration (VLSI) Systems Vol. 29",
        "volume": "29",
        "issue": "12",
        "startPage": "1",
        "endPage": "37",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3116331",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9562997",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "10",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3053706",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9336756",
        "articleTitle": "Table of contents",
        "volume": "29",
        "issue": "2",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3129567",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9627323",
        "articleTitle": "Table of contents",
        "volume": "29",
        "issue": "12",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3107985",
        "publicationYear": "2021",
        "publicationDate": "Sept. 2021",
        "articleNumber": "9524564",
        "articleTitle": "[Blank page]",
        "volume": "29",
        "issue": "9",
        "startPage": "C4",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3123410",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9594524",
        "articleTitle": "Table of contents",
        "volume": "29",
        "issue": "11",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3091865",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9466379",
        "articleTitle": "Table of contents",
        "volume": "29",
        "issue": "7",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3074794",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9416717",
        "articleTitle": "TechRxiv: Share Your Preprint Research with the World!",
        "volume": "29",
        "issue": "5",
        "startPage": "1038",
        "endPage": "1038",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3116692",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9563000",
        "articleTitle": "TechRxiv: Share Your Preprint Research with the World!",
        "volume": "29",
        "issue": "10",
        "startPage": "1812",
        "endPage": "1812",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3099544",
        "publicationYear": "2021",
        "publicationDate": "Aug. 2021",
        "articleNumber": "9502422",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "8",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3053708",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9336753",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "2",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3069355",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9390240",
        "articleTitle": "TechRxiv: Share Your Preprint Research with the World!",
        "volume": "29",
        "issue": "4",
        "startPage": "814",
        "endPage": "814",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3084476",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9445842",
        "articleTitle": "Table of contents",
        "volume": "29",
        "issue": "6",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3084478",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9445844",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "6",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3129569",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9627320",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "12",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3106997",
        "publicationYear": "2021",
        "publicationDate": "Sept. 2021",
        "articleNumber": "9524561",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "9",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3106995",
        "publicationYear": "2021",
        "publicationDate": "Sept. 2021",
        "articleNumber": "9524563",
        "articleTitle": "Table of contents",
        "volume": "29",
        "issue": "9",
        "startPage": "C1",
        "endPage": "C1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3091867",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9466378",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "7",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3123412",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9594525",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "11",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3074685",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9416716",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "5",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3060207",
        "publicationYear": "2021",
        "publicationDate": "March 2021",
        "articleNumber": "9361477",
        "articleTitle": "Table of contents",
        "volume": "29",
        "issue": "3",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3046072",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9311899",
        "articleTitle": "Table of contents",
        "volume": "29",
        "issue": "1",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3068511",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9390243",
        "articleTitle": "Table of contents",
        "volume": "29",
        "issue": "4",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3074683",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9416719",
        "articleTitle": "Table of contents",
        "volume": "29",
        "issue": "5",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3046074",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9311894",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "1",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3068513",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9390250",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "4",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3117401",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9569952",
        "articleTitle": "Hardware Implementation of an OPC UA Server for Industrial Field Devices",
        "volume": "29",
        "issue": "11",
        "startPage": "1998",
        "endPage": "2002",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086282691,
                "preferredName": "Heiner Bauer",
                "firstName": "Heiner",
                "lastName": "Bauer"
            },
            {
                "id": 37543012100,
                "preferredName": "Sebastian H\u00f6ppner",
                "firstName": "Sebastian",
                "lastName": "H\u00f6ppner"
            },
            {
                "id": 37085798458,
                "preferredName": "Chris Iatrou",
                "firstName": "Chris",
                "lastName": "Iatrou"
            },
            {
                "id": 37089010092,
                "preferredName": "Zohra Charania",
                "firstName": "Zohra",
                "lastName": "Charania"
            },
            {
                "id": 37709286400,
                "preferredName": "Stephan Hartmann",
                "firstName": "Stephan",
                "lastName": "Hartmann"
            },
            {
                "id": 37089008495,
                "preferredName": "Saif Ur Rehman",
                "firstName": "Saif Ur",
                "lastName": "Rehman"
            },
            {
                "id": 37085400651,
                "preferredName": "Andreas Dixius",
                "firstName": "Andreas",
                "lastName": "Dixius"
            },
            {
                "id": 37393982500,
                "preferredName": "Georg Ellguth",
                "firstName": "Georg",
                "lastName": "Ellguth"
            },
            {
                "id": 38569613800,
                "preferredName": "Dennis Walter",
                "firstName": "Dennis",
                "lastName": "Walter"
            },
            {
                "id": 37411294000,
                "preferredName": "Johannes Uhlig",
                "firstName": "Johannes",
                "lastName": "Uhlig"
            },
            {
                "id": 37086020121,
                "preferredName": "Felix Neum\u00e4rker",
                "firstName": "Felix",
                "lastName": "Neum\u00e4rker"
            },
            {
                "id": 37085659551,
                "preferredName": "Marc Berthel",
                "firstName": "Marc",
                "lastName": "Berthel"
            },
            {
                "id": 37088903327,
                "preferredName": "Marco Stolba",
                "firstName": "Marco",
                "lastName": "Stolba"
            },
            {
                "id": 37088903570,
                "preferredName": "Florian Kelber",
                "firstName": "Florian",
                "lastName": "Kelber"
            },
            {
                "id": 37265255100,
                "preferredName": "Leon Urbas",
                "firstName": "Leon",
                "lastName": "Urbas"
            },
            {
                "id": 37281936100,
                "preferredName": "Christian Mayr",
                "firstName": "Christian",
                "lastName": "Mayr"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3117584",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9597469",
        "articleTitle": "Locking by Untuning: A Lock-Less Approach for Analog and Mixed-Signal IC Security",
        "volume": "29",
        "issue": "12",
        "startPage": "2130",
        "endPage": "2142",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085447055,
                "preferredName": "Mohamed Elshamy",
                "firstName": "Mohamed",
                "lastName": "Elshamy"
            },
            {
                "id": 37088477640,
                "preferredName": "Alhassan Sayed",
                "firstName": "Alhassan",
                "lastName": "Sayed"
            },
            {
                "id": 37270044100,
                "preferredName": "Marie-Minerve Lou\u00ebrat",
                "firstName": "Marie-Minerve",
                "lastName": "Lou\u00ebrat"
            },
            {
                "id": 37270042600,
                "preferredName": "Hassan Aboushady",
                "firstName": "Hassan",
                "lastName": "Aboushady"
            },
            {
                "id": 37392112800,
                "preferredName": "Haralampos-G. Stratigopoulos",
                "firstName": "Haralampos-G.",
                "lastName": "Stratigopoulos"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3093242",
        "publicationYear": "2021",
        "publicationDate": "Sept. 2021",
        "articleNumber": "9481341",
        "articleTitle": "RNN-Based Radio Resource Management on Multicore RISC-V Accelerator Architectures",
        "volume": "29",
        "issue": "9",
        "startPage": "1624",
        "endPage": "1637",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086378290,
                "preferredName": "Gianna Paulin",
                "firstName": "Gianna",
                "lastName": "Paulin"
            },
            {
                "id": 37085874340,
                "preferredName": "Renzo Andri",
                "firstName": "Renzo",
                "lastName": "Andri"
            },
            {
                "id": 37085445513,
                "preferredName": "Francesco Conti",
                "firstName": "Francesco",
                "lastName": "Conti"
            },
            {
                "id": 37274443600,
                "preferredName": "Luca Benini",
                "firstName": "Luca",
                "lastName": "Benini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3111588",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9546835",
        "articleTitle": "Design and Evaluation of a Hybrid Chaotic-Bistable Ring PUF",
        "volume": "29",
        "issue": "11",
        "startPage": "1912",
        "endPage": "1921",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089007796,
                "preferredName": "Madhan Thirumoorthi",
                "firstName": "Madhan",
                "lastName": "Thirumoorthi"
            },
            {
                "id": 37089009609,
                "preferredName": "Marko Jovanovic",
                "firstName": "Marko",
                "lastName": "Jovanovic"
            },
            {
                "id": 37294908800,
                "preferredName": "Mitra Mirhassani",
                "firstName": "Mitra",
                "lastName": "Mirhassani"
            },
            {
                "id": 37561950800,
                "preferredName": "Mohammed Khalid",
                "firstName": "Mohammed",
                "lastName": "Khalid"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3041517",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9293011",
        "articleTitle": "An Error Compensation Technique for Low-Voltage DNN Accelerators",
        "volume": "29",
        "issue": "2",
        "startPage": "397",
        "endPage": "408",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088653834,
                "preferredName": "Daehan Ji",
                "firstName": "Daehan",
                "lastName": "Ji"
            },
            {
                "id": 37085549902,
                "preferredName": "Dongyeob Shin",
                "firstName": "Dongyeob",
                "lastName": "Shin"
            },
            {
                "id": 37281005700,
                "preferredName": "Jongsun Park",
                "firstName": "Jongsun",
                "lastName": "Park"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3071940",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9409529",
        "articleTitle": "Hard-to-Detect Fault Analysis in FinFET SRAMs",
        "volume": "29",
        "issue": "6",
        "startPage": "1271",
        "endPage": "1284",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088878914,
                "preferredName": "Guilherme Cardoso Medeiros",
                "firstName": "Guilherme",
                "lastName": "Cardoso Medeiros"
            },
            {
                "id": 37086371532,
                "preferredName": "Moritz Fieback",
                "firstName": "Moritz",
                "lastName": "Fieback"
            },
            {
                "id": 37086603572,
                "preferredName": "Lizhou Wu",
                "firstName": "Lizhou",
                "lastName": "Wu"
            },
            {
                "id": 37599792100,
                "preferredName": "Mottaqiallah Taouil",
                "firstName": "Mottaqiallah",
                "lastName": "Taouil"
            },
            {
                "id": 37085367433,
                "preferredName": "Leticia Maria Bolzani Poehls",
                "firstName": "Leticia Maria",
                "lastName": "Bolzani Poehls"
            },
            {
                "id": 37273368500,
                "preferredName": "Said Hamdioui",
                "firstName": "Said",
                "lastName": "Hamdioui"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3114424",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9563092",
        "articleTitle": "Stochastic Computing Max & Min Architectures Using Markov Chains: Design, Analysis, and Implementation",
        "volume": "29",
        "issue": "11",
        "startPage": "1813",
        "endPage": "1823",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086213759,
                "preferredName": "Nikos Temenos",
                "firstName": "Nikos",
                "lastName": "Temenos"
            },
            {
                "id": 37299944100,
                "preferredName": "Paul P. Sotiriadis",
                "firstName": "Paul P.",
                "lastName": "Sotiriadis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3073166",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9417008",
        "articleTitle": "An Ultralow-Power OOK/BFSK/DBPSK Wake-Up Receiver Based on Injection-Locked Oscillator",
        "volume": "29",
        "issue": "7",
        "startPage": "1379",
        "endPage": "1391",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37401404800,
                "preferredName": "Kuang-Wei Cheng",
                "firstName": "Kuang-Wei",
                "lastName": "Cheng"
            },
            {
                "id": 37085405091,
                "preferredName": "Shih-En Chen",
                "firstName": "Shih-En",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3098171",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9508767",
        "articleTitle": "A Wide-Range All-Digital Delay-Locked Loop for DDR1\u2013DDR5 Applications",
        "volume": "29",
        "issue": "10",
        "startPage": "1720",
        "endPage": "1729",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086497375,
                "preferredName": "Chih-Wei Tsai",
                "firstName": "Chih-Wei",
                "lastName": "Tsai"
            },
            {
                "id": 37086498403,
                "preferredName": "Yu-Ting Chiu",
                "firstName": "Yu-Ting",
                "lastName": "Chiu"
            },
            {
                "id": 37852537400,
                "preferredName": "Yo-Hao Tu",
                "firstName": "Yo-Hao",
                "lastName": "Tu"
            },
            {
                "id": 37275533300,
                "preferredName": "Kuo-Hsing Cheng",
                "firstName": "Kuo-Hsing",
                "lastName": "Cheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3115050",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9559736",
        "articleTitle": "A Multiband VCO Using a Switched Series Resonance for Fine Frequency Tuning Sensitivity and Phase Noise Improvement",
        "volume": "29",
        "issue": "12",
        "startPage": "2163",
        "endPage": "2171",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086077372,
                "preferredName": "Islam Mansour",
                "firstName": "Islam",
                "lastName": "Mansour"
            },
            {
                "id": 37086593466,
                "preferredName": "Marwa Mansour",
                "firstName": "Marwa",
                "lastName": "Mansour"
            },
            {
                "id": 37085771614,
                "preferredName": "Mohamed Aboualalaa",
                "firstName": "Mohamed",
                "lastName": "Aboualalaa"
            },
            {
                "id": 37265779400,
                "preferredName": "Ahmed Allam",
                "firstName": "Ahmed",
                "lastName": "Allam"
            },
            {
                "id": 37269850800,
                "preferredName": "Adel B. Abdel-Rahman",
                "firstName": "Adel B.",
                "lastName": "Abdel-Rahman"
            },
            {
                "id": 37282776300,
                "preferredName": "Ramesh K. Pokharel",
                "firstName": "Ramesh K.",
                "lastName": "Pokharel"
            },
            {
                "id": 38295439300,
                "preferredName": "Mohammed Abo-Zahhad",
                "firstName": "Mohammed",
                "lastName": "Abo-Zahhad"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3045417",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9316977",
        "articleTitle": "Variation-Aware Delay Fault Testing for Carbon-Nanotube FET Circuits",
        "volume": "29",
        "issue": "2",
        "startPage": "409",
        "endPage": "422",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086936118,
                "preferredName": "Sanmitra Banerjee",
                "firstName": "Sanmitra",
                "lastName": "Banerjee"
            },
            {
                "id": 37086604262,
                "preferredName": "Arjun Chaudhuri",
                "firstName": "Arjun",
                "lastName": "Chaudhuri"
            },
            {
                "id": 37088653087,
                "preferredName": "August Ning",
                "firstName": "August",
                "lastName": "Ning"
            },
            {
                "id": 37273459000,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3105268",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9524507",
        "articleTitle": "A High-Speed Floating-Point Multiply-Accumulator Based on FPGAs",
        "volume": "29",
        "issue": "10",
        "startPage": "1782",
        "endPage": "1789",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088987871,
                "preferredName": "Bin Zhou",
                "firstName": "Bin",
                "lastName": "Zhou"
            },
            {
                "id": 37089399183,
                "preferredName": "Guangsen Wang",
                "firstName": "Guangsen",
                "lastName": "Wang"
            },
            {
                "id": 37086048697,
                "preferredName": "Guisheng Jie",
                "firstName": "Guisheng",
                "lastName": "Jie"
            },
            {
                "id": 37088988690,
                "preferredName": "Qing Liu",
                "firstName": "Qing",
                "lastName": "Liu"
            },
            {
                "id": 37086500596,
                "preferredName": "Zhiwei Wang",
                "firstName": "Zhiwei",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3106858",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9528910",
        "articleTitle": "EFFORT: A Comprehensive Technique to Tackle Timing Violations and Improve Energy Efficiency of Near-Threshold Tensor Processing Units",
        "volume": "29",
        "issue": "10",
        "startPage": "1790",
        "endPage": "1799",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088349931,
                "preferredName": "Noel Daniel Gundi",
                "firstName": "Noel Daniel",
                "lastName": "Gundi"
            },
            {
                "id": 37088351789,
                "preferredName": "Tahmoures Shabanian",
                "firstName": "Tahmoures",
                "lastName": "Shabanian"
            },
            {
                "id": 37085804793,
                "preferredName": "Prabal Basu",
                "firstName": "Prabal",
                "lastName": "Basu"
            },
            {
                "id": 37086521009,
                "preferredName": "Pramesh Pandey",
                "firstName": "Pramesh",
                "lastName": "Pandey"
            },
            {
                "id": 37274779900,
                "preferredName": "Sanghamitra Roy",
                "firstName": "Sanghamitra",
                "lastName": "Roy"
            },
            {
                "id": 37392890500,
                "preferredName": "Koushik Chakraborty",
                "firstName": "Koushik",
                "lastName": "Chakraborty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3069221",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9415467",
        "articleTitle": "Competitive Neural Network Circuit Based on Winner-Take-All Mechanism and Online Hebbian Learning Rule",
        "volume": "29",
        "issue": "6",
        "startPage": "1095",
        "endPage": "1107",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085860639,
                "preferredName": "Zhuojun Chen",
                "firstName": "Zhuojun",
                "lastName": "Chen"
            },
            {
                "id": 37088878832,
                "preferredName": "Judi Zhang",
                "firstName": "Judi",
                "lastName": "Zhang"
            },
            {
                "id": 37289737000,
                "preferredName": "Shuangchun Wen",
                "firstName": "Shuangchun",
                "lastName": "Wen"
            },
            {
                "id": 37088880928,
                "preferredName": "Ya Li",
                "firstName": "Ya",
                "lastName": "Li"
            },
            {
                "id": 37086173448,
                "preferredName": "Qinghui Hong",
                "firstName": "Qinghui",
                "lastName": "Hong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3089224",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9495115",
        "articleTitle": "R2F: A Remote Retraining Framework for AIoT Processors With Computing Errors",
        "volume": "29",
        "issue": "11",
        "startPage": "1955",
        "endPage": "1966",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37064999500,
                "preferredName": "Dawen Xu",
                "firstName": "Dawen",
                "lastName": "Xu"
            },
            {
                "id": 37089008220,
                "preferredName": "Meng He",
                "firstName": "Meng",
                "lastName": "He"
            },
            {
                "id": 37858948200,
                "preferredName": "Cheng Liu",
                "firstName": "Cheng",
                "lastName": "Liu"
            },
            {
                "id": 37859959900,
                "preferredName": "Ying Wang",
                "firstName": "Ying",
                "lastName": "Wang"
            },
            {
                "id": 37089262043,
                "preferredName": "Long Cheng",
                "firstName": "Long",
                "lastName": "Cheng"
            },
            {
                "id": 37281090900,
                "preferredName": "Huawei Li",
                "firstName": "Huawei",
                "lastName": "Li"
            },
            {
                "id": 37280862300,
                "preferredName": "Xiaowei Li",
                "firstName": "Xiaowei",
                "lastName": "Li"
            },
            {
                "id": 37275533100,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": "Kwang-Ting",
                "lastName": "Cheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3061649",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9374565",
        "articleTitle": "Wide-Range Many-Core SoC Design in Scaled CMOS: Challenges and Opportunities",
        "volume": "29",
        "issue": "5",
        "startPage": "843",
        "endPage": "856",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37285024400,
                "preferredName": "Sriram Vangal",
                "firstName": "Sriram",
                "lastName": "Vangal"
            },
            {
                "id": 37302327200,
                "preferredName": "Somnath Paul",
                "firstName": "Somnath",
                "lastName": "Paul"
            },
            {
                "id": 37268912100,
                "preferredName": "Steven Hsu",
                "firstName": "Steven",
                "lastName": "Hsu"
            },
            {
                "id": 37273299900,
                "preferredName": "Amit Agarwal",
                "firstName": "Amit",
                "lastName": "Agarwal"
            },
            {
                "id": 37085675767,
                "preferredName": "Saurabh Kumar",
                "firstName": "Saurabh",
                "lastName": "Kumar"
            },
            {
                "id": 37272602000,
                "preferredName": "Ram Krishnamurthy",
                "firstName": "Ram",
                "lastName": "Krishnamurthy"
            },
            {
                "id": 37375000600,
                "preferredName": "Harish Krishnamurthy",
                "firstName": "Harish",
                "lastName": "Krishnamurthy"
            },
            {
                "id": 37285026600,
                "preferredName": "James Tschanz",
                "firstName": "James",
                "lastName": "Tschanz"
            },
            {
                "id": 37268283400,
                "preferredName": "Vivek De",
                "firstName": "Vivek",
                "lastName": "De"
            },
            {
                "id": 37279788100,
                "preferredName": "Chris H. Kim",
                "firstName": "Chris H.",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3056316",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9354237",
        "articleTitle": "A 6-Bit 1.5-GS/s SAR ADC With Smart Speculative Two-Tap Embedded DFE in 130-nm CMOS for Wireline Receiver Applications",
        "volume": "29",
        "issue": "5",
        "startPage": "871",
        "endPage": "882",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38251641600,
                "preferredName": "Azad Mahmoudi",
                "firstName": "Azad",
                "lastName": "Mahmoudi"
            },
            {
                "id": 37424599400,
                "preferredName": "Pooya Torkzadeh",
                "firstName": "Pooya",
                "lastName": "Torkzadeh"
            },
            {
                "id": 37396079500,
                "preferredName": "Massoud Dousti",
                "firstName": "Massoud",
                "lastName": "Dousti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3115420",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9586560",
        "articleTitle": "Preprocessing of the Physical Leakage Information to Combine Side-Channel Distinguishers",
        "volume": "29",
        "issue": "12",
        "startPage": "2052",
        "endPage": "2063",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087114304,
                "preferredName": "Soner Se\u00e7kiner",
                "firstName": "Soner",
                "lastName": "Se\u00e7kiner"
            },
            {
                "id": 37543079700,
                "preferredName": "Sel\u00e7uk K\u00f6se",
                "firstName": "Sel\u00e7uk",
                "lastName": "K\u00f6se"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3110250",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9537909",
        "articleTitle": "Cyclic Sparsely Connected Architectures for Compact Deep Convolutional Neural Networks",
        "volume": "29",
        "issue": "10",
        "startPage": "1757",
        "endPage": "1770",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086110143,
                "preferredName": "Morteza Hosseini",
                "firstName": "Morteza",
                "lastName": "Hosseini"
            },
            {
                "id": 37088439035,
                "preferredName": "Nitheesh Kumar Manjunath",
                "firstName": "Nitheesh Kumar",
                "lastName": "Manjunath"
            },
            {
                "id": 37088654945,
                "preferredName": "Bharat Prakash",
                "firstName": "Bharat",
                "lastName": "Prakash"
            },
            {
                "id": 37088894446,
                "preferredName": "Arnab Mazumder",
                "firstName": "Arnab",
                "lastName": "Mazumder"
            },
            {
                "id": 37088958406,
                "preferredName": "Vandana Chandrareddy",
                "firstName": "Vandana",
                "lastName": "Chandrareddy"
            },
            {
                "id": 37398927100,
                "preferredName": "Houman Homayoun",
                "firstName": "Houman",
                "lastName": "Homayoun"
            },
            {
                "id": 37392295000,
                "preferredName": "Tinoosh Mohsenin",
                "firstName": "Tinoosh",
                "lastName": "Mohsenin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3035769",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9273250",
        "articleTitle": "ReLOPE: Resistive RAM-Based Linear First-Order Partial Differential Equation Solver",
        "volume": "29",
        "issue": "1",
        "startPage": "237",
        "endPage": "241",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086993349,
                "preferredName": "Sina Sayyah Ensan",
                "firstName": "Sina Sayyah",
                "lastName": "Ensan"
            },
            {
                "id": 37273380600,
                "preferredName": "Swaroop Ghosh",
                "firstName": "Swaroop",
                "lastName": "Ghosh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3041786",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9301258",
        "articleTitle": "Fast Modular Multipliers for Supersingular Isogeny-Based Post-Quantum Cryptography",
        "volume": "29",
        "issue": "2",
        "startPage": "359",
        "endPage": "371",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086319514,
                "preferredName": "Jing Tian",
                "firstName": "Jing",
                "lastName": "Tian"
            },
            {
                "id": 38247795900,
                "preferredName": "Jun Lin",
                "firstName": "Jun",
                "lastName": "Lin"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3039723",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9284445",
        "articleTitle": "On Database-Free Authentication of Microelectronic Components",
        "volume": "29",
        "issue": "1",
        "startPage": "149",
        "endPage": "161",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085357686,
                "preferredName": "Fengchao Zhang",
                "firstName": "Fengchao",
                "lastName": "Zhang"
            },
            {
                "id": 37086543454,
                "preferredName": "Shubhra Deb Paul",
                "firstName": "Shubhra Deb",
                "lastName": "Paul"
            },
            {
                "id": 37086446112,
                "preferredName": "Patanjali Slpsk",
                "firstName": "Patanjali",
                "lastName": "Slpsk"
            },
            {
                "id": 38242152200,
                "preferredName": "Amit Ranjan Trivedi",
                "firstName": "Amit Ranjan",
                "lastName": "Trivedi"
            },
            {
                "id": 37274842700,
                "preferredName": "Swarup Bhunia",
                "firstName": "Swarup",
                "lastName": "Bhunia"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3061484",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9382263",
        "articleTitle": "Gate Delay Estimation With Library Compatible Current Source Models and Effective Capacitance",
        "volume": "29",
        "issue": "5",
        "startPage": "962",
        "endPage": "972",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086392184,
                "preferredName": "Dimitrios Garyfallou",
                "firstName": "Dimitrios",
                "lastName": "Garyfallou"
            },
            {
                "id": 37086372092,
                "preferredName": "Stavros Simoglou",
                "firstName": "Stavros",
                "lastName": "Simoglou"
            },
            {
                "id": 37086373091,
                "preferredName": "Nikolaos Sketopoulos",
                "firstName": "Nikolaos",
                "lastName": "Sketopoulos"
            },
            {
                "id": 38075668700,
                "preferredName": "Charalampos Antoniadis",
                "firstName": "Charalampos",
                "lastName": "Antoniadis"
            },
            {
                "id": 37274497900,
                "preferredName": "Christos P. Sotiriou",
                "firstName": "Christos P.",
                "lastName": "Sotiriou"
            },
            {
                "id": 37062716600,
                "preferredName": "Nestor Evmorfopoulos",
                "firstName": "Nestor",
                "lastName": "Evmorfopoulos"
            },
            {
                "id": 37301841600,
                "preferredName": "George Stamoulis",
                "firstName": "George",
                "lastName": "Stamoulis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3109580",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9536015",
        "articleTitle": "A Reconfigurable Neural Network Processor With Tile-Grained Multicore Pipeline for Object Detection on FPGA",
        "volume": "29",
        "issue": "11",
        "startPage": "1967",
        "endPage": "1980",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089007226,
                "preferredName": "Libo Chang",
                "firstName": "Libo",
                "lastName": "Chang"
            },
            {
                "id": 37596283100,
                "preferredName": "Shengbing Zhang",
                "firstName": "Shengbing",
                "lastName": "Zhang"
            },
            {
                "id": 37687198100,
                "preferredName": "Huimin Du",
                "firstName": "Huimin",
                "lastName": "Du"
            },
            {
                "id": 37089396335,
                "preferredName": "Yue Chen",
                "firstName": "Yue",
                "lastName": "Chen"
            },
            {
                "id": 37089010647,
                "preferredName": "Shiyu Wang",
                "firstName": "Shiyu",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3108430",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9533177",
        "articleTitle": "FPGA Implementations of 256-Bit SNOW Stream Ciphers for Postquantum Mobile Security",
        "volume": "29",
        "issue": "11",
        "startPage": "1943",
        "endPage": "1954",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089115382,
                "preferredName": "Milad Bahadori",
                "firstName": "Milad",
                "lastName": "Bahadori"
            },
            {
                "id": 37561103300,
                "preferredName": "Kimmo J\u00e4rvinen",
                "firstName": "Kimmo",
                "lastName": "J\u00e4rvinen"
            },
            {
                "id": 37946982000,
                "preferredName": "Valtteri Niemi",
                "firstName": "Valtteri",
                "lastName": "Niemi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3115970",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9569951",
        "articleTitle": "A 40-nm CMOS Multifunctional Computing-in-Memory (CIM) Using Single-Ended Disturb-Free 7T 1-Kb SRAM",
        "volume": "29",
        "issue": "12",
        "startPage": "2172",
        "endPage": "2185",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280016900,
                "preferredName": "Chua-Chin Wang",
                "firstName": "Chua-Chin",
                "lastName": "Wang"
            },
            {
                "id": 37085625628,
                "preferredName": "Lean Karlo S. Tolentino",
                "firstName": "Lean Karlo S.",
                "lastName": "Tolentino"
            },
            {
                "id": 37088601861,
                "preferredName": "Chia-Yi Huang",
                "firstName": "Chia-Yi",
                "lastName": "Huang"
            },
            {
                "id": 37401925700,
                "preferredName": "Chia-Hung Yeh",
                "firstName": "Chia-Hung",
                "lastName": "Yeh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3058150",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9360840",
        "articleTitle": "Adaptive Sensing Voltage Modulation Technique in Cross-Point OTS-PRAM",
        "volume": "29",
        "issue": "4",
        "startPage": "631",
        "endPage": "642",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088820535,
                "preferredName": "Kwang Woo Lee",
                "firstName": "Kwang Woo",
                "lastName": "Lee"
            },
            {
                "id": 37535514300,
                "preferredName": "Hyun Kook Park",
                "firstName": "Hyun Kook",
                "lastName": "Park"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3116104",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9569953",
        "articleTitle": "Pure Digital Scalable Mixed Entropy Separation Structure for Physical Unclonable Function and True Random Number Generator",
        "volume": "29",
        "issue": "11",
        "startPage": "1922",
        "endPage": "1929",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086199303,
                "preferredName": "Yingchun Lu",
                "firstName": "Yingchun",
                "lastName": "Lu"
            },
            {
                "id": 37088424063,
                "preferredName": "Xinyu Wang",
                "firstName": "Xinyu",
                "lastName": "Wang"
            },
            {
                "id": 37088641768,
                "preferredName": "Yanjie Wang",
                "firstName": "Yanjie",
                "lastName": "Wang"
            },
            {
                "id": 37089008488,
                "preferredName": "Yuan Zhang",
                "firstName": "Yuan",
                "lastName": "Zhang"
            },
            {
                "id": 37086561007,
                "preferredName": "Liang Yao",
                "firstName": "Liang",
                "lastName": "Yao"
            },
            {
                "id": 37592607800,
                "preferredName": "Maoxiang Yi",
                "firstName": "Maoxiang",
                "lastName": "Yi"
            },
            {
                "id": 37630683200,
                "preferredName": "Zhengfeng Huang",
                "firstName": "Zhengfeng",
                "lastName": "Huang"
            },
            {
                "id": 37628471800,
                "preferredName": "Huaguo Liang",
                "firstName": "Huaguo",
                "lastName": "Liang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3046016",
        "publicationYear": "2021",
        "publicationDate": "March 2021",
        "articleNumber": "9328832",
        "articleTitle": "A 33\u201341-GHz SiGe-BiCMOS Digital Step Attenuator With Minimized Unit Impedance Variation",
        "volume": "29",
        "issue": "3",
        "startPage": "568",
        "endPage": "579",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085449138,
                "preferredName": "Chenxi Zhao",
                "firstName": "Chenxi",
                "lastName": "Zhao"
            },
            {
                "id": 37088759985,
                "preferredName": "Jiawei Guo",
                "firstName": "Jiawei",
                "lastName": "Guo"
            },
            {
                "id": 38066132600,
                "preferredName": "Huihua Liu",
                "firstName": "Huihua",
                "lastName": "Liu"
            },
            {
                "id": 38493494600,
                "preferredName": "Yiming Yu",
                "firstName": "Yiming",
                "lastName": "Yu"
            },
            {
                "id": 37539909000,
                "preferredName": "Yunqiu Wu",
                "firstName": "Yunqiu",
                "lastName": "Wu"
            },
            {
                "id": 37405478200,
                "preferredName": "Kai Kang",
                "firstName": "Kai",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3062669",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9378550",
        "articleTitle": "Thermal-Aware Fixed-Outline Floorplanning Using Analytical Models With Thermal-Force Modulation",
        "volume": "29",
        "issue": "5",
        "startPage": "985",
        "endPage": "997",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37404493500,
                "preferredName": "Jai-Ming Lin",
                "firstName": "Jai-Ming",
                "lastName": "Lin"
            },
            {
                "id": 37086587573,
                "preferredName": "Tai-Ting Chen",
                "firstName": "Tai-Ting",
                "lastName": "Chen"
            },
            {
                "id": 37088849129,
                "preferredName": "Hao-Yuan Hsieh",
                "firstName": "Hao-Yuan",
                "lastName": "Hsieh"
            },
            {
                "id": 37546937100,
                "preferredName": "Ya-Ting Shyu",
                "firstName": "Ya-Ting",
                "lastName": "Shyu"
            },
            {
                "id": 37086586164,
                "preferredName": "Yeong-Jar Chang",
                "firstName": "Yeong-Jar",
                "lastName": "Chang"
            },
            {
                "id": 37085580611,
                "preferredName": "Juin-Ming Lu",
                "firstName": "Juin-Ming",
                "lastName": "Lu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3087734",
        "publicationYear": "2021",
        "publicationDate": "Aug. 2021",
        "articleNumber": "9460781",
        "articleTitle": "SecNVM: Power Side-Channel Elimination Using On-Chip Capacitors for Highly Secure Emerging NVM",
        "volume": "29",
        "issue": "8",
        "startPage": "1518",
        "endPage": "1528",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086837856,
                "preferredName": "Karthikeyan Nagarajan",
                "firstName": "Karthikeyan",
                "lastName": "Nagarajan"
            },
            {
                "id": 37086602350,
                "preferredName": "Farid Uddin Ahmed",
                "firstName": "Farid Uddin",
                "lastName": "Ahmed"
            },
            {
                "id": 37086371406,
                "preferredName": "Mohammad Nasim Imtiaz Khan",
                "firstName": "Mohammad Nasim Imtiaz",
                "lastName": "Khan"
            },
            {
                "id": 37086838362,
                "preferredName": "Asmit De",
                "firstName": "Asmit",
                "lastName": "De"
            },
            {
                "id": 37276649400,
                "preferredName": "Masud H. Chowdhury",
                "firstName": "Masud H.",
                "lastName": "Chowdhury"
            },
            {
                "id": 37273380600,
                "preferredName": "Swaroop Ghosh",
                "firstName": "Swaroop",
                "lastName": "Ghosh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3092421",
        "publicationYear": "2021",
        "publicationDate": "Aug. 2021",
        "articleNumber": "9477209",
        "articleTitle": "X-Tolerant Compactor maXpress for In-System Test Applications With Observation Scan",
        "volume": "29",
        "issue": "8",
        "startPage": "1553",
        "endPage": "1566",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086018540,
                "preferredName": "Yingdi Liu",
                "firstName": "Yingdi",
                "lastName": "Liu"
            },
            {
                "id": 37085389981,
                "preferredName": "Sylwester Milewski",
                "firstName": "Sylwester",
                "lastName": "Milewski"
            },
            {
                "id": 37282711500,
                "preferredName": "Grzegorz Mrugalski",
                "firstName": "Grzegorz",
                "lastName": "Mrugalski"
            },
            {
                "id": 37326892000,
                "preferredName": "Nilanjan Mukherjee",
                "firstName": "Nilanjan",
                "lastName": "Mukherjee"
            },
            {
                "id": 37273805300,
                "preferredName": "Janusz Rajski",
                "firstName": "Janusz",
                "lastName": "Rajski"
            },
            {
                "id": 37282711300,
                "preferredName": "Jerzy Tyszer",
                "firstName": "Jerzy",
                "lastName": "Tyszer"
            },
            {
                "id": 37088804922,
                "preferredName": "Bartosz W\u0142odarczak",
                "firstName": "Bartosz",
                "lastName": "W\u0142odarczak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3047020",
        "publicationYear": "2021",
        "publicationDate": "March 2021",
        "articleNumber": "9321701",
        "articleTitle": "On-Chip Thermal Profiling to Detect Malicious Activity: System-Level Concepts and Design of Key Building Blocks",
        "volume": "29",
        "issue": "3",
        "startPage": "530",
        "endPage": "543",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086605551,
                "preferredName": "Mengting Yan",
                "firstName": "Mengting",
                "lastName": "Yan"
            },
            {
                "id": 37086600445,
                "preferredName": "Haoran Wei",
                "firstName": "Haoran",
                "lastName": "Wei"
            },
            {
                "id": 38271188100,
                "preferredName": "Marvin Onabajo",
                "firstName": "Marvin",
                "lastName": "Onabajo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3071652",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9411791",
        "articleTitle": "A New Improved V-Square-Controlled Buck Converter With Rail-to-Rail OTA-Based Current-Sensing Circuits",
        "volume": "29",
        "issue": "7",
        "startPage": "1428",
        "endPage": "1436",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280667500,
                "preferredName": "Jiann-Jong Chen",
                "firstName": "Jiann-Jong",
                "lastName": "Chen"
            },
            {
                "id": 37275285800,
                "preferredName": "Yuh-Shyan Hwang",
                "firstName": "Yuh-Shyan",
                "lastName": "Hwang"
            },
            {
                "id": 37088903913,
                "preferredName": "Jyun-Heng Wu",
                "firstName": "Jyun-Heng",
                "lastName": "Wu"
            },
            {
                "id": 37086151511,
                "preferredName": "Chien-Hung Lai",
                "firstName": "Chien-Hung",
                "lastName": "Lai"
            },
            {
                "id": 37085350872,
                "preferredName": "Yi-Tsen Ku",
                "firstName": "Yi-Tsen",
                "lastName": "Ku"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3046099",
        "publicationYear": "2021",
        "publicationDate": "March 2021",
        "articleNumber": "9319884",
        "articleTitle": "A Low-Power Timing-Error-Tolerant Circuit by Controlling a Clock",
        "volume": "29",
        "issue": "3",
        "startPage": "512",
        "endPage": "518",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38467827500,
                "preferredName": "Isaak Yang",
                "firstName": "Isaak",
                "lastName": "Yang"
            },
            {
                "id": 38184010200,
                "preferredName": "Kwang-Hyun Cho",
                "firstName": "Kwang-Hyun",
                "lastName": "Cho"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3082476",
        "publicationYear": "2021",
        "publicationDate": "Aug. 2021",
        "articleNumber": "9448191",
        "articleTitle": "Defect Detection in Transparent Printed Electronics Using Learning-Based Optical Inspection",
        "volume": "29",
        "issue": "8",
        "startPage": "1505",
        "endPage": "1517",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37061463600,
                "preferredName": "Ahmet Turan Erozan",
                "firstName": "Ahmet Turan",
                "lastName": "Erozan"
            },
            {
                "id": 37088922898,
                "preferredName": "Simon Bosse",
                "firstName": "Simon",
                "lastName": "Bosse"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3034878",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9257196",
        "articleTitle": "Large Delay Analog Trojans: A Silent Fabrication-Time Attack Exploiting Analog Modalities",
        "volume": "29",
        "issue": "1",
        "startPage": "124",
        "endPage": "135",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088641140,
                "preferredName": "Tiancheng Yang",
                "firstName": "Tiancheng",
                "lastName": "Yang"
            },
            {
                "id": 37088492602,
                "preferredName": "Ankit Mittal",
                "firstName": "Ankit",
                "lastName": "Mittal"
            },
            {
                "id": 37404688200,
                "preferredName": "Yunsi Fei",
                "firstName": "Yunsi",
                "lastName": "Fei"
            },
            {
                "id": 38235367800,
                "preferredName": "Aatmesh Shrivastava",
                "firstName": "Aatmesh",
                "lastName": "Shrivastava"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3062050",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9374567",
        "articleTitle": "A Digital Two-Stage Phase Noise Compensation and rCFO/rSCO Tracking Module for mmW Single Carrier Systems",
        "volume": "29",
        "issue": "5",
        "startPage": "904",
        "endPage": "915",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086269147,
                "preferredName": "Hsun-Wei Chan",
                "firstName": "Hsun-Wei",
                "lastName": "Chan"
            },
            {
                "id": 37086263095,
                "preferredName": "Wei-Che Lee",
                "firstName": "Wei-Che",
                "lastName": "Lee"
            },
            {
                "id": 37086883802,
                "preferredName": "Kang-Lun Chiu",
                "firstName": "Kang-Lun",
                "lastName": "Chiu"
            },
            {
                "id": 37085629348,
                "preferredName": "Chih-Wei Jen",
                "firstName": "Chih-Wei",
                "lastName": "Jen"
            },
            {
                "id": 37270102100,
                "preferredName": "Shyh-Jye Jou",
                "firstName": "Shyh-Jye",
                "lastName": "Jou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3031028",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9269488",
        "articleTitle": "Data Conversion With Subgate-Delay Time Resolution Using Cyclic-Coupled Ring Oscillators",
        "volume": "29",
        "issue": "1",
        "startPage": "203",
        "endPage": "214",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085480119,
                "preferredName": "Vishnu Unnikrishnan",
                "firstName": "Vishnu",
                "lastName": "Unnikrishnan"
            },
            {
                "id": 37088633255,
                "preferredName": "Okko J\u00e4rvinen",
                "firstName": "Okko",
                "lastName": "J\u00e4rvinen"
            },
            {
                "id": 37088640206,
                "preferredName": "Waqas Siddiqui",
                "firstName": "Waqas",
                "lastName": "Siddiqui"
            },
            {
                "id": 37269519700,
                "preferredName": "Kari Stadius",
                "firstName": "Kari",
                "lastName": "Stadius"
            },
            {
                "id": 37270508500,
                "preferredName": "Marko Kosunen",
                "firstName": "Marko",
                "lastName": "Kosunen"
            },
            {
                "id": 37271432900,
                "preferredName": "Jussi Ryyn\u00e4nen",
                "firstName": "Jussi",
                "lastName": "Ryyn\u00e4nen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3076081",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9425018",
        "articleTitle": "Training Accelerator for Two Means Decision Tree",
        "volume": "29",
        "issue": "7",
        "startPage": "1465",
        "endPage": "1469",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088860665,
                "preferredName": "Rituparna Choudhury",
                "firstName": "Rituparna",
                "lastName": "Choudhury"
            },
            {
                "id": 37072546600,
                "preferredName": "Shaik Rafi Ahamed",
                "firstName": "Shaik Rafi",
                "lastName": "Ahamed"
            },
            {
                "id": 37548863500,
                "preferredName": "Prithwijit Guha",
                "firstName": "Prithwijit",
                "lastName": "Guha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3068965",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9399104",
        "articleTitle": "Ultralow-Latency Successive Cancellation Polar Decoding Architecture Using Tree-Level Parallelism",
        "volume": "29",
        "issue": "6",
        "startPage": "1083",
        "endPage": "1094",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086602333,
                "preferredName": "Dongyun Kam",
                "firstName": "Dongyun",
                "lastName": "Kam"
            },
            {
                "id": 37090058349,
                "preferredName": "Hoyoung Yoo",
                "firstName": "Hoyoung",
                "lastName": "Yoo"
            },
            {
                "id": 37539806200,
                "preferredName": "Youngjoo Lee",
                "firstName": "Youngjoo",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3056674",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9358176",
        "articleTitle": "A Comprehensive Framework for Analysis of Time-Dependent Performance-Reliability Degradation of SRAM Cache Memory",
        "volume": "29",
        "issue": "5",
        "startPage": "857",
        "endPage": "870",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086429351,
                "preferredName": "Rui Zhang",
                "firstName": "Rui",
                "lastName": "Zhang"
            },
            {
                "id": 37085535787,
                "preferredName": "Kexin Yang",
                "firstName": "Kexin",
                "lastName": "Yang"
            },
            {
                "id": 37088431126,
                "preferredName": "Zhaocheng Liu",
                "firstName": "Zhaocheng",
                "lastName": "Liu"
            },
            {
                "id": 37085436076,
                "preferredName": "Taizhi Liu",
                "firstName": "Taizhi",
                "lastName": "Liu"
            },
            {
                "id": 37085736245,
                "preferredName": "Wenshan Cai",
                "firstName": "Wenshan",
                "lastName": "Cai"
            },
            {
                "id": 37344775200,
                "preferredName": "Linda Milor",
                "firstName": "Linda",
                "lastName": "Milor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3037895",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9273252",
        "articleTitle": "Study of Injection Pulling of Oscillators in Phase-Locked Loops",
        "volume": "29",
        "issue": "2",
        "startPage": "321",
        "endPage": "332",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085376348,
                "preferredName": "Tsutomu Yoshimura",
                "firstName": "Tsutomu",
                "lastName": "Yoshimura"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3098533",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9505700",
        "articleTitle": "Flexible Low-Cost Power-Efficient Video Memory With ECC-Adaptation",
        "volume": "29",
        "issue": "10",
        "startPage": "1693",
        "endPage": "1706",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085523869,
                "preferredName": "Hritom Das",
                "firstName": "Hritom",
                "lastName": "Das"
            },
            {
                "id": 37086818265,
                "preferredName": "Ali Ahmad Haidous",
                "firstName": "Ali Ahmad",
                "lastName": "Haidous"
            },
            {
                "id": 37335140000,
                "preferredName": "Scott C. Smith",
                "firstName": "Scott C.",
                "lastName": "Smith"
            },
            {
                "id": 37392894300,
                "preferredName": "Na Gong",
                "firstName": "Na",
                "lastName": "Gong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3056506",
        "publicationYear": "2021",
        "publicationDate": "May 2021",
        "articleNumber": "9354020",
        "articleTitle": "A Wide-Range Folded-Tuned Dual-DLL-Based Clock-Deskewing Circuit for Core-to-Core Links",
        "volume": "29",
        "issue": "5",
        "startPage": "883",
        "endPage": "894",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37291800100,
                "preferredName": "Ching-Yuan Yang",
                "firstName": "Ching-Yuan",
                "lastName": "Yang"
            },
            {
                "id": 37088234558,
                "preferredName": "Miao-Shan Li",
                "firstName": "Miao-Shan",
                "lastName": "Li"
            },
            {
                "id": 38468843000,
                "preferredName": "Ai-Jia Chuang",
                "firstName": "Ai-Jia",
                "lastName": "Chuang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3123140",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9604911",
        "articleTitle": "A 0.1\u20139-GHz Frequency Synthesizer for Avionic SDR Applications in 0.13-\u03bcm CMOS Technology",
        "volume": "29",
        "issue": "12",
        "startPage": "2119",
        "endPage": "2129",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089163597,
                "preferredName": "Zakaria I. El Alaoui",
                "firstName": "Zakaria I. El",
                "lastName": "Alaoui"
            },
            {
                "id": 37294527900,
                "preferredName": "Wessam Ajib",
                "firstName": "Wessam",
                "lastName": "Ajib"
            },
            {
                "id": 37399950800,
                "preferredName": "Frederic Nabki",
                "firstName": "Frederic",
                "lastName": "Nabki"
            },
            {
                "id": 37276754800,
                "preferredName": "Fran\u00e7ois Gagnon",
                "firstName": "Fran\u00e7ois",
                "lastName": "Gagnon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3108787",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9537894",
        "articleTitle": "Power Supply Noise-Aware At-Speed Delay Fault Testing of Monolithic 3-D ICs",
        "volume": "29",
        "issue": "11",
        "startPage": "1875",
        "endPage": "1888",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088480606,
                "preferredName": "Shao-Chun Hung",
                "firstName": "Shao-Chun",
                "lastName": "Hung"
            },
            {
                "id": 37087134849,
                "preferredName": "Yi-Chen Lu",
                "firstName": "Yi-Chen",
                "lastName": "Lu"
            },
            {
                "id": 37280563100,
                "preferredName": "Sung Kyu Lim",
                "firstName": "Sung Kyu",
                "lastName": "Lim"
            },
            {
                "id": 37273459000,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3078689",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9442392",
        "articleTitle": "A 13-bit 312.5-MS/s Pipelined SAR ADC With Open-Loop Integrator-Based Residue Amplifier and Gain-Stabilized Integration Time Generation",
        "volume": "29",
        "issue": "7",
        "startPage": "1416",
        "endPage": "1427",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085863116,
                "preferredName": "Meng Ni",
                "firstName": "Meng",
                "lastName": "Ni"
            },
            {
                "id": 37085862177,
                "preferredName": "Xiao Wang",
                "firstName": "Xiao",
                "lastName": "Wang"
            },
            {
                "id": 37593252400,
                "preferredName": "Fule Li",
                "firstName": "Fule",
                "lastName": "Li"
            },
            {
                "id": 37279252700,
                "preferredName": "Zhihua Wang",
                "firstName": "Zhihua",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3035514",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9259064",
        "articleTitle": "CORDIC-Based High-Speed VLSI Architecture of Transform Model Estimation for Real-Time Imaging",
        "volume": "29",
        "issue": "1",
        "startPage": "215",
        "endPage": "226",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086451136,
                "preferredName": "Anirban Chakraborty",
                "firstName": "Anirban",
                "lastName": "Chakraborty"
            },
            {
                "id": 37533481900,
                "preferredName": "Ayan Banerjee",
                "firstName": "Ayan",
                "lastName": "Banerjee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3090476",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9514824",
        "articleTitle": "PFHA: A Novel Page Migration Algorithm for Hybrid Memory Embedded Systems",
        "volume": "29",
        "issue": "10",
        "startPage": "1685",
        "endPage": "1692",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086288137,
                "preferredName": "Na Niu",
                "firstName": "Na",
                "lastName": "Niu"
            },
            {
                "id": 37584843000,
                "preferredName": "Fangfa Fu",
                "firstName": "Fangfa",
                "lastName": "Fu"
            },
            {
                "id": 37086805901,
                "preferredName": "Bing Yang",
                "firstName": "Bing",
                "lastName": "Yang"
            },
            {
                "id": 37088988946,
                "preferredName": "Qiang Wang",
                "firstName": "Qiang",
                "lastName": "Wang"
            },
            {
                "id": 37088978982,
                "preferredName": "Xinpeng Li",
                "firstName": "Xinpeng",
                "lastName": "Li"
            },
            {
                "id": 37291804800,
                "preferredName": "Fengchang Lai",
                "firstName": "Fengchang",
                "lastName": "Lai"
            },
            {
                "id": 37292916300,
                "preferredName": "Jinxiang Wang",
                "firstName": "Jinxiang",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3105819",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9525385",
        "articleTitle": "A Spurious and Oscillator Pulling Free CMOS Quadrature LO-Generator for Cellular NB-IoT",
        "volume": "29",
        "issue": "12",
        "startPage": "2098",
        "endPage": "2109",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085624131,
                "preferredName": "Jaewon Choi",
                "firstName": "Jaewon",
                "lastName": "Choi"
            },
            {
                "id": 37089854257,
                "preferredName": "Nam-Seog Kim",
                "firstName": "Nam-Seog",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3071410",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9424991",
        "articleTitle": "Droplet Transportation in MEDA-Based Biochips: An Enhanced Technique for Intelligent Cross-Contamination Avoidance",
        "volume": "29",
        "issue": "7",
        "startPage": "1451",
        "endPage": "1464",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37061774500,
                "preferredName": "Pampa Howladar",
                "firstName": "Pampa",
                "lastName": "Howladar"
            },
            {
                "id": 37958578500,
                "preferredName": "Pranab Roy",
                "firstName": "Pranab",
                "lastName": "Roy"
            },
            {
                "id": 37284440200,
                "preferredName": "Hafizur Rahaman",
                "firstName": "Hafizur",
                "lastName": "Rahaman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3075379",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9426348",
        "articleTitle": "Architectural Exploration for Energy-Efficient Fixed-Point Kalman Filter VLSI Design",
        "volume": "29",
        "issue": "7",
        "startPage": "1402",
        "endPage": "1415",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087319600,
                "preferredName": "Pedro Tau\u00e3 Lopes Pereira",
                "firstName": "Pedro Tau\u00e3 Lopes",
                "lastName": "Pereira"
            },
            {
                "id": 37085641577,
                "preferredName": "Guilherme Paim",
                "firstName": "Guilherme",
                "lastName": "Paim"
            },
            {
                "id": 37088899549,
                "preferredName": "Patr\u00edcia \u00dccker Leleu da Costa",
                "firstName": "Patr\u00edcia \u00dccker Leleu da",
                "lastName": "Costa"
            },
            {
                "id": 37276140200,
                "preferredName": "Eduardo Antonio C\u00e9sar da Costa",
                "firstName": "Eduardo Antonio C\u00e9sar da",
                "lastName": "Costa"
            },
            {
                "id": 37284853600,
                "preferredName": "S\u00e9rgio Jos\u00e9 Melo de Almeida",
                "firstName": "S\u00e9rgio Jos\u00e9 Melo",
                "lastName": "de Almeida"
            },
            {
                "id": 37265059600,
                "preferredName": "Sergio Bampi",
                "firstName": "Sergio",
                "lastName": "Bampi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3071464",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9405788",
        "articleTitle": "Converter-Free Power Delivery Using Voltage Stacking for Near/Subthreshold Operation",
        "volume": "29",
        "issue": "6",
        "startPage": "1039",
        "endPage": "1051",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086378211,
                "preferredName": "Kamlesh Singh",
                "firstName": "Kamlesh",
                "lastName": "Singh"
            },
            {
                "id": 37086499064,
                "preferredName": "Barry de Bruin",
                "firstName": "Barry",
                "lastName": "de Bruin"
            },
            {
                "id": 37086048749,
                "preferredName": "Hailong Jiao",
                "firstName": "Hailong",
                "lastName": "Jiao"
            },
            {
                "id": 37333386000,
                "preferredName": "Jos Huisken",
                "firstName": "Jos",
                "lastName": "Huisken"
            },
            {
                "id": 37266918700,
                "preferredName": "Henk Corporaal",
                "firstName": "Henk",
                "lastName": "Corporaal"
            },
            {
                "id": 37266910700,
                "preferredName": "Jos\u00e9 Pineda de Gyvez",
                "firstName": "Jos\u00e9 Pineda",
                "lastName": "de Gyvez"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3023548",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9204756",
        "articleTitle": "Automatic Floorplanning and Standalone Generation of Bitstream-Level IP Cores",
        "volume": "29",
        "issue": "1",
        "startPage": "38",
        "endPage": "50",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088635991,
                "preferredName": "Nadir Khan",
                "firstName": "Nadir",
                "lastName": "Khan"
            },
            {
                "id": 37086372315,
                "preferredName": "Jorge Castro-God\u00ednez",
                "firstName": "Jorge",
                "lastName": "Castro-God\u00ednez"
            },
            {
                "id": 37088647082,
                "preferredName": "Shixiang Xue",
                "firstName": "Shixiang",
                "lastName": "Xue"
            },
            {
                "id": 37277243700,
                "preferredName": "J\u00f6rg Henkel",
                "firstName": "J\u00f6rg",
                "lastName": "Henkel"
            },
            {
                "id": 37270020100,
                "preferredName": "J\u00fcrgen Becker",
                "firstName": "J\u00fcrgen",
                "lastName": "Becker"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3034351",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9257594",
        "articleTitle": "A Hierarchical K-Means-Assisted Scenario-Aware Reconfigurable Convolutional Neural Network",
        "volume": "29",
        "issue": "1",
        "startPage": "176",
        "endPage": "188",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085867581,
                "preferredName": "Kun-Chih Chen",
                "firstName": "Kun-Chih",
                "lastName": "Chen"
            },
            {
                "id": 37088640366,
                "preferredName": "Ya-Wei Huang",
                "firstName": "Ya-Wei",
                "lastName": "Huang"
            },
            {
                "id": 37088645977,
                "preferredName": "Geng-Ming Liu",
                "firstName": "Geng-Ming",
                "lastName": "Liu"
            },
            {
                "id": 37088637902,
                "preferredName": "Jing-Wen Liang",
                "firstName": "Jing-Wen",
                "lastName": "Liang"
            },
            {
                "id": 37088519238,
                "preferredName": "Yueh-Chi Yang",
                "firstName": "Yueh-Chi",
                "lastName": "Yang"
            },
            {
                "id": 37088519641,
                "preferredName": "Yuan-Hao Liao",
                "firstName": "Yuan-Hao",
                "lastName": "Liao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3044527",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9313059",
        "articleTitle": "A Scalable Hardware Accelerator for Mobile DNA Sequencing",
        "volume": "29",
        "issue": "2",
        "startPage": "273",
        "endPage": "286",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085716172,
                "preferredName": "Karim Hammad",
                "firstName": "Karim",
                "lastName": "Hammad"
            },
            {
                "id": 37085995086,
                "preferredName": "Zhongpan Wu",
                "firstName": "Zhongpan",
                "lastName": "Wu"
            },
            {
                "id": 38273472600,
                "preferredName": "Ebrahim Ghafar-Zadeh",
                "firstName": "Ebrahim",
                "lastName": "Ghafar-Zadeh"
            },
            {
                "id": 37270894900,
                "preferredName": "Sebastian Magierowski",
                "firstName": "Sebastian",
                "lastName": "Magierowski"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3063651",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9380183",
        "articleTitle": "Enhanced Postbond Test Architecture for Bridge Defects Between the TSVs",
        "volume": "29",
        "issue": "6",
        "startPage": "1164",
        "endPage": "1177",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088881633,
                "preferredName": "Jungil Mok",
                "firstName": "Jungil",
                "lastName": "Mok"
            },
            {
                "id": 37085692202,
                "preferredName": "Hyeonchan Lim",
                "firstName": "Hyeonchan",
                "lastName": "Lim"
            },
            {
                "id": 37276366900,
                "preferredName": "Sungho Kang",
                "firstName": "Sungho",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3077084",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9430691",
        "articleTitle": "A Highly Linear SAW-Less Noise-Canceling Receiver With Shared TIAs Architecture",
        "volume": "29",
        "issue": "7",
        "startPage": "1360",
        "endPage": "1369",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089141819,
                "preferredName": "Mohsen Javadi",
                "firstName": "Mohsen",
                "lastName": "Javadi"
            },
            {
                "id": 38366432000,
                "preferredName": "Hossein Miar-Naimi",
                "firstName": "Hossein",
                "lastName": "Miar-Naimi"
            },
            {
                "id": 37085795506,
                "preferredName": "Saheed Tijani",
                "firstName": "Saheed",
                "lastName": "Tijani"
            },
            {
                "id": 37326141100,
                "preferredName": "Danilo Manstretta",
                "firstName": "Danilo",
                "lastName": "Manstretta"
            },
            {
                "id": 37267924000,
                "preferredName": "Rinaldo Castello",
                "firstName": "Rinaldo",
                "lastName": "Castello"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3092218",
        "publicationYear": "2021",
        "publicationDate": "Sept. 2021",
        "articleNumber": "9481340",
        "articleTitle": "Data Criticality in Multithreaded Applications: An Insight for Many-Core Systems",
        "volume": "29",
        "issue": "9",
        "startPage": "1675",
        "endPage": "1679",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086332932,
                "preferredName": "Abhijit Das",
                "firstName": "Abhijit",
                "lastName": "Das"
            },
            {
                "id": 38541292500,
                "preferredName": "John Jose",
                "firstName": "John",
                "lastName": "Jose"
            },
            {
                "id": 37265890400,
                "preferredName": "Prabhat Mishra",
                "firstName": "Prabhat",
                "lastName": "Mishra"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3078567",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9440196",
        "articleTitle": "PhaseCamouflage: Leveraging Adiabatic Operation to Thwart Reverse Engineering",
        "volume": "29",
        "issue": "7",
        "startPage": "1285",
        "endPage": "1296",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086883355,
                "preferredName": "Ivan Miketic",
                "firstName": "Ivan",
                "lastName": "Miketic"
            },
            {
                "id": 37296015600,
                "preferredName": "Emre Salman",
                "firstName": "Emre",
                "lastName": "Salman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3068450",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9394769",
        "articleTitle": "Analytical Modeling of Jitter in Bang-Bang CDR Circuits Featuring Phase Interpolation",
        "volume": "29",
        "issue": "7",
        "startPage": "1392",
        "endPage": "1401",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37269443500,
                "preferredName": "Pierpaolo Palestri",
                "firstName": "Pierpaolo",
                "lastName": "Palestri"
            },
            {
                "id": 37088592475,
                "preferredName": "Ahmed Elnaqib",
                "firstName": "Ahmed",
                "lastName": "Elnaqib"
            },
            {
                "id": 37086377512,
                "preferredName": "Davide Menin",
                "firstName": "Davide",
                "lastName": "Menin"
            },
            {
                "id": 37088903200,
                "preferredName": "Klaid Shyti",
                "firstName": "Klaid",
                "lastName": "Shyti"
            },
            {
                "id": 37542997400,
                "preferredName": "Francesco Brandonisio",
                "firstName": "Francesco",
                "lastName": "Brandonisio"
            },
            {
                "id": 37085654081,
                "preferredName": "Andrea Bandiziol",
                "firstName": "Andrea",
                "lastName": "Bandiziol"
            },
            {
                "id": 37346212900,
                "preferredName": "Davide Rossi",
                "firstName": "Davide",
                "lastName": "Rossi"
            },
            {
                "id": 37269429400,
                "preferredName": "Roberto Nonis",
                "firstName": "Roberto",
                "lastName": "Nonis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3113980",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9576066",
        "articleTitle": "A Small Ripple and High-Efficiency Wordline Voltage Generator for 3-D nand Flash Memories",
        "volume": "29",
        "issue": "11",
        "startPage": "1903",
        "endPage": "1911",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086538424,
                "preferredName": "Qianqian Wang",
                "firstName": "Qianqian",
                "lastName": "Wang"
            },
            {
                "id": 37594320400,
                "preferredName": "Fei Liu",
                "firstName": "Fei",
                "lastName": "Liu"
            },
            {
                "id": 37086542546,
                "preferredName": "Cece Huang",
                "firstName": "Cece",
                "lastName": "Huang"
            },
            {
                "id": 37086574430,
                "preferredName": "Qianhui Li",
                "firstName": "Qianhui",
                "lastName": "Li"
            },
            {
                "id": 37589071900,
                "preferredName": "Zongliang Huo",
                "firstName": "Zongliang",
                "lastName": "Huo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3120424",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9585421",
        "articleTitle": "A 4 \u00d7 10 Gb/s Adaptive Optical Receiver Utilizing Current-Reuse and Crosstalk-Remove",
        "volume": "29",
        "issue": "12",
        "startPage": "2110",
        "endPage": "2118",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085357641,
                "preferredName": "Juncheng Wang",
                "firstName": "Juncheng",
                "lastName": "Wang"
            },
            {
                "id": 37086489582,
                "preferredName": "Xuefeng Chen",
                "firstName": "Xuefeng",
                "lastName": "Chen"
            },
            {
                "id": 37662117900,
                "preferredName": "Rui Bai",
                "firstName": "Rui",
                "lastName": "Bai"
            },
            {
                "id": 37397204100,
                "preferredName": "Patrick Yin Chiang",
                "firstName": "Patrick Yin",
                "lastName": "Chiang"
            },
            {
                "id": 37076739400,
                "preferredName": "Quan Pan",
                "firstName": "Quan",
                "lastName": "Pan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3037166",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9269453",
        "articleTitle": "Memory-Augmented Neural Networks on FPGA for Real-Time and Energy-Efficient Question Answering",
        "volume": "29",
        "issue": "1",
        "startPage": "162",
        "endPage": "175",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38240824600,
                "preferredName": "Seongsik Park",
                "firstName": "Seongsik",
                "lastName": "Park"
            },
            {
                "id": 37086390353,
                "preferredName": "Jaehee Jang",
                "firstName": "Jaehee",
                "lastName": "Jang"
            },
            {
                "id": 37085713012,
                "preferredName": "Seijoon Kim",
                "firstName": "Seijoon",
                "lastName": "Kim"
            },
            {
                "id": 37088525425,
                "preferredName": "Byunggook Na",
                "firstName": "Byunggook",
                "lastName": "Na"
            },
            {
                "id": 38516063900,
                "preferredName": "Sungroh Yoon",
                "firstName": "Sungroh",
                "lastName": "Yoon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3073415",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9419672",
        "articleTitle": "DOVA PRO: A Dynamic Overwriting Voltage Adjustment Technique for STT-MRAM L1 Cache Considering Dielectric Breakdown Effect",
        "volume": "29",
        "issue": "7",
        "startPage": "1325",
        "endPage": "1334",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088440472,
                "preferredName": "Jinbo Chen",
                "firstName": "Jinbo",
                "lastName": "Chen"
            },
            {
                "id": 37088900877,
                "preferredName": "Chengcheng Lu",
                "firstName": "Chengcheng",
                "lastName": "Lu"
            },
            {
                "id": 37088900519,
                "preferredName": "Jiacheng Ni",
                "firstName": "Jiacheng",
                "lastName": "Ni"
            },
            {
                "id": 37085660159,
                "preferredName": "Xiaochen Guo",
                "firstName": "Xiaochen",
                "lastName": "Guo"
            },
            {
                "id": 37273565500,
                "preferredName": "Patrick Girard",
                "firstName": "Patrick",
                "lastName": "Girard"
            },
            {
                "id": 37085377171,
                "preferredName": "Yuanqing Cheng",
                "firstName": "Yuanqing",
                "lastName": "Cheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3115622",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9570131",
        "articleTitle": "DyTAN: Dynamic Ternary Content Addressable Memory Using Nanoelectromechanical Relays",
        "volume": "29",
        "issue": "11",
        "startPage": "1981",
        "endPage": "1993",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086951734,
                "preferredName": "Hongtao Zhong",
                "firstName": "Hongtao",
                "lastName": "Zhong"
            },
            {
                "id": 37088912814,
                "preferredName": "Shengjie Cao",
                "firstName": "Shengjie",
                "lastName": "Cao"
            },
            {
                "id": 37590959900,
                "preferredName": "Li Jiang",
                "firstName": "Li",
                "lastName": "Jiang"
            },
            {
                "id": 37089007498,
                "preferredName": "Xia An",
                "firstName": "Xia",
                "lastName": "An"
            },
            {
                "id": 37273383200,
                "preferredName": "Vijaykrishnan Narayanan",
                "firstName": "Vijaykrishnan",
                "lastName": "Narayanan"
            },
            {
                "id": 37292036600,
                "preferredName": "Yongpan Liu",
                "firstName": "Yongpan",
                "lastName": "Liu"
            },
            {
                "id": 37291236500,
                "preferredName": "Huazhong Yang",
                "firstName": "Huazhong",
                "lastName": "Yang"
            },
            {
                "id": 37085343534,
                "preferredName": "Xueqing Li",
                "firstName": "Xueqing",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3031294",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9239386",
        "articleTitle": "Algorithm and Architecture Design of FAST-C Image Corner Detection Engine",
        "volume": "29",
        "issue": "4",
        "startPage": "788",
        "endPage": "799",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38468627500,
                "preferredName": "Yu-Hsuan Lee",
                "firstName": "Yu-Hsuan",
                "lastName": "Lee"
            },
            {
                "id": 37088820821,
                "preferredName": "Tzu-Chieh Chen",
                "firstName": "Tzu-Chieh",
                "lastName": "Chen"
            },
            {
                "id": 37088820382,
                "preferredName": "Hsuan-Chi Liang",
                "firstName": "Hsuan-Chi",
                "lastName": "Liang"
            },
            {
                "id": 37088822661,
                "preferredName": "Jian-Xiang Liao",
                "firstName": "Jian-Xiang",
                "lastName": "Liao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3041451",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9298792",
        "articleTitle": "Mitigating Cross-Core Cache Attacks via Suspicious Traffic Detection",
        "volume": "29",
        "issue": "2",
        "startPage": "347",
        "endPage": "358",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085895922,
                "preferredName": "Kai Wang",
                "firstName": "Kai",
                "lastName": "Wang"
            },
            {
                "id": 37088483299,
                "preferredName": "Fengkai Yuan",
                "firstName": "Fengkai",
                "lastName": "Yuan"
            },
            {
                "id": 37086805809,
                "preferredName": "Lutan Zhao",
                "firstName": "Lutan",
                "lastName": "Zhao"
            },
            {
                "id": 37061027100,
                "preferredName": "Rui Hou",
                "firstName": "Rui",
                "lastName": "Hou"
            },
            {
                "id": 37597276900,
                "preferredName": "Zhenzhou Ji",
                "firstName": "Zhenzhou",
                "lastName": "Ji"
            },
            {
                "id": 37270019100,
                "preferredName": "Dan Meng",
                "firstName": "Dan",
                "lastName": "Meng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3073383",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9445085",
        "articleTitle": "Reusable Delay Path Synthesis for Lightening Asynchronous Pipeline Controller",
        "volume": "29",
        "issue": "7",
        "startPage": "1437",
        "endPage": "1450",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085496583,
                "preferredName": "Jeongwoo Heo",
                "firstName": "Jeongwoo",
                "lastName": "Heo"
            },
            {
                "id": 37280613600,
                "preferredName": "Taewhan Kim",
                "firstName": "Taewhan",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3059786",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9366738",
        "articleTitle": "Via-Minimization-Oriented Region Routing Under Length-Matching Constraints in Rapid Single-Flux-Quantum Circuits",
        "volume": "29",
        "issue": "6",
        "startPage": "1257",
        "endPage": "1270",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281331900,
                "preferredName": "Jin-Tai Yan",
                "firstName": "Jin-Tai",
                "lastName": "Yan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3041665",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9301200",
        "articleTitle": "Enhanced Power Delivery Pathfinding for Emerging 3-D Integration Technology",
        "volume": "29",
        "issue": "4",
        "startPage": "591",
        "endPage": "604",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273666400,
                "preferredName": "Andrew B. Kahng",
                "firstName": "Andrew B.",
                "lastName": "Kahng"
            },
            {
                "id": 37086479118,
                "preferredName": "Seokhyeong Kang",
                "firstName": "Seokhyeong",
                "lastName": "Kang"
            },
            {
                "id": 37085353397,
                "preferredName": "Seungwon Kim",
                "firstName": "Seungwon",
                "lastName": "Kim"
            },
            {
                "id": 37086263559,
                "preferredName": "Bangqi Xu",
                "firstName": "Bangqi",
                "lastName": "Xu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3057985",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9359519",
        "articleTitle": "Design of an S-ECIES Cryptoprocessor Using Gaussian Normal Bases Over GF(2m)",
        "volume": "29",
        "issue": "4",
        "startPage": "657",
        "endPage": "666",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086732152,
                "preferredName": "Paulo Realpe-Mu\u00f1oz",
                "firstName": "Paulo",
                "lastName": "Realpe-Mu\u00f1oz"
            },
            {
                "id": 38269998900,
                "preferredName": "Jaime Velasco-Medina",
                "firstName": "Jaime",
                "lastName": "Velasco-Medina"
            },
            {
                "id": 37088820582,
                "preferredName": "Guillermo Adolfo-David",
                "firstName": "Guillermo",
                "lastName": "Adolfo-David"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3113918",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9552950",
        "articleTitle": "Via-Avoidance-Oriented Interposer Routing for Layer Minimization in 2.5-D IC Designs",
        "volume": "29",
        "issue": "11",
        "startPage": "1889",
        "endPage": "1902",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281331900,
                "preferredName": "Jin-Tai Yan",
                "firstName": "Jin-Tai",
                "lastName": "Yan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3072233",
        "publicationYear": "2021",
        "publicationDate": "June 2021",
        "articleNumber": "9415528",
        "articleTitle": "Enabling Write-Reduction Multiversion Scheme With Efficient Dual-Range Query Over NVRAM",
        "volume": "29",
        "issue": "6",
        "startPage": "1244",
        "endPage": "1256",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086004136,
                "preferredName": "I-Ju Wang",
                "firstName": "I-Ju",
                "lastName": "Wang"
            },
            {
                "id": 37085997762,
                "preferredName": "Yu-Pei Liang",
                "firstName": "Yu-Pei",
                "lastName": "Liang"
            },
            {
                "id": 38238338200,
                "preferredName": "Tseng-Yi Chen",
                "firstName": "Tseng-Yi",
                "lastName": "Chen"
            },
            {
                "id": 37537830500,
                "preferredName": "Yuan-Hao Chang",
                "firstName": "Yuan-Hao",
                "lastName": "Chang"
            },
            {
                "id": 37088881620,
                "preferredName": "Bo-Jun Chen",
                "firstName": "Bo-Jun",
                "lastName": "Chen"
            },
            {
                "id": 37560315300,
                "preferredName": "Hsin-Wen Wei",
                "firstName": "Hsin-Wen",
                "lastName": "Wei"
            },
            {
                "id": 37282746600,
                "preferredName": "Wei-Kuan Shih",
                "firstName": "Wei-Kuan",
                "lastName": "Shih"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3114186",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9585411",
        "articleTitle": "Sparse Vector-Matrix Multiplication Acceleration in Diode-Selected Crossbars",
        "volume": "29",
        "issue": "12",
        "startPage": "2186",
        "endPage": "2196",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085895509,
                "preferredName": "Nicholas Jao",
                "firstName": "Nicholas",
                "lastName": "Jao"
            },
            {
                "id": 37086436652,
                "preferredName": "Akshay Krishna Ramanathan",
                "firstName": "Akshay Krishna",
                "lastName": "Ramanathan"
            },
            {
                "id": 37420427300,
                "preferredName": "John Sampson",
                "firstName": "John",
                "lastName": "Sampson"
            },
            {
                "id": 37273383200,
                "preferredName": "Vijaykrishnan Narayanan",
                "firstName": "Vijaykrishnan",
                "lastName": "Narayanan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3080318",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9442854",
        "articleTitle": "An Efficient Parallel Processor for Dense Tensor Computation",
        "volume": "29",
        "issue": "7",
        "startPage": "1335",
        "endPage": "1347",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086994881,
                "preferredName": "Wei-Pei Huang",
                "firstName": "Wei-Pei",
                "lastName": "Huang"
            },
            {
                "id": 37302082500,
                "preferredName": "Ray C. C. Cheung",
                "firstName": "Ray C. C.",
                "lastName": "Cheung"
            },
            {
                "id": 37275205400,
                "preferredName": "Hong Yan",
                "firstName": "Hong",
                "lastName": "Yan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3120653",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9585415",
        "articleTitle": "A Design of Timing Speculation SRAM-Based L1 Caches With PVT Autotracking Under Near-Threshold Voltages",
        "volume": "29",
        "issue": "12",
        "startPage": "2197",
        "endPage": "2209",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37972597200,
                "preferredName": "Ming Ling",
                "firstName": "Ming",
                "lastName": "Ling"
            },
            {
                "id": 37089162295,
                "preferredName": "Qingde Lin",
                "firstName": "Qingde",
                "lastName": "Lin"
            },
            {
                "id": 37089162797,
                "preferredName": "Ke Tan",
                "firstName": "Ke",
                "lastName": "Tan"
            },
            {
                "id": 37086948158,
                "preferredName": "Tianxiang Shao",
                "firstName": "Tianxiang",
                "lastName": "Shao"
            },
            {
                "id": 37086564532,
                "preferredName": "Shan Shen",
                "firstName": "Shan",
                "lastName": "Shen"
            },
            {
                "id": 37086029058,
                "preferredName": "Jun Yang",
                "firstName": "Jun",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3081046",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9443087",
        "articleTitle": "Functional Constraints in the Selection of Two-Cycle Gate-Exhaustive Faults for Test Generation",
        "volume": "29",
        "issue": "7",
        "startPage": "1500",
        "endPage": "1504",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3087585",
        "publicationYear": "2021",
        "publicationDate": "Aug. 2021",
        "articleNumber": "9460775",
        "articleTitle": "Multiwire Phase Encoding: A Signaling Strategy for High-Bandwidth, Low-Power Data Movement",
        "volume": "29",
        "issue": "8",
        "startPage": "1543",
        "endPage": "1552",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086359454,
                "preferredName": "Prashansa Mukim",
                "firstName": "Prashansa",
                "lastName": "Mukim"
            },
            {
                "id": 37326038700,
                "preferredName": "Forrest Brewer",
                "firstName": "Forrest",
                "lastName": "Brewer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3049628",
        "publicationYear": "2021",
        "publicationDate": "March 2021",
        "articleNumber": "9328823",
        "articleTitle": "Graph-Based Sparsification and Synthesis of Dense Matrices in the Reduction of RLC Circuits",
        "volume": "29",
        "issue": "3",
        "startPage": "580",
        "endPage": "590",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38075668700,
                "preferredName": "Charalampos Antoniadis",
                "firstName": "Charalampos",
                "lastName": "Antoniadis"
            },
            {
                "id": 37062716600,
                "preferredName": "Nestor Evmorfopoulos",
                "firstName": "Nestor",
                "lastName": "Evmorfopoulos"
            },
            {
                "id": 37301841600,
                "preferredName": "Georgios Stamoulis",
                "firstName": "Georgios",
                "lastName": "Stamoulis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3108806",
        "publicationYear": "2021",
        "publicationDate": "Oct. 2021",
        "articleNumber": "9537900",
        "articleTitle": "A Fully Integrated 5-mW, 0.8-Gbps Energy-Efficient Chip-to-Chip Data Link for Ultralow-Power IoT End-Nodes in 65-nm CMOS",
        "volume": "29",
        "issue": "10",
        "startPage": "1800",
        "endPage": "1811",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085507613,
                "preferredName": "Hayate Okuhara",
                "firstName": "Hayate",
                "lastName": "Okuhara"
            },
            {
                "id": 37088592475,
                "preferredName": "Ahmed Elnaqib",
                "firstName": "Ahmed",
                "lastName": "Elnaqib"
            },
            {
                "id": 37088737904,
                "preferredName": "Martino Dazzi",
                "firstName": "Martino",
                "lastName": "Dazzi"
            },
            {
                "id": 37269443500,
                "preferredName": "Pierpaolo Palestri",
                "firstName": "Pierpaolo",
                "lastName": "Palestri"
            },
            {
                "id": 37085478963,
                "preferredName": "Simone Benatti",
                "firstName": "Simone",
                "lastName": "Benatti"
            },
            {
                "id": 37274443600,
                "preferredName": "Luca Benini",
                "firstName": "Luca",
                "lastName": "Benini"
            },
            {
                "id": 37346212900,
                "preferredName": "Davide Rossi",
                "firstName": "Davide",
                "lastName": "Rossi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3038368",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9275338",
        "articleTitle": "Single Test Type to Replace Broadside and Skewed-Load Tests for Transition Faults",
        "volume": "29",
        "issue": "2",
        "startPage": "423",
        "endPage": "433",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            },
            {
                "id": 37333317400,
                "preferredName": "Xijiang Lin",
                "firstName": "Xijiang",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3029729",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9237170",
        "articleTitle": "Partitioning Functional Test Sequences Into Multicycle Functional Broadside Tests",
        "volume": "29",
        "issue": "1",
        "startPage": "89",
        "endPage": "99",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3026112",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9234113",
        "articleTitle": "Global Analysis of C Concurrency in High-Level Synthesis",
        "volume": "29",
        "issue": "1",
        "startPage": "24",
        "endPage": "37",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085690468,
                "preferredName": "Nadesh Ramanathan",
                "firstName": "Nadesh",
                "lastName": "Ramanathan"
            },
            {
                "id": 37265574000,
                "preferredName": "George A. Constantinides",
                "firstName": "George A.",
                "lastName": "Constantinides"
            },
            {
                "id": 37085728756,
                "preferredName": "John Wickerson",
                "firstName": "John",
                "lastName": "Wickerson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3031001",
        "publicationYear": "2021",
        "publicationDate": "Jan. 2021",
        "articleNumber": "9238514",
        "articleTitle": "A Multiple-Radix MAP-Decoder Microarchitecture and Its ASIC Implementation for Energy-Efficient and Variable-Throughput Applications",
        "volume": "29",
        "issue": "1",
        "startPage": "65",
        "endPage": "75",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37851402200,
                "preferredName": "Rahul Shrestha",
                "firstName": "Rahul",
                "lastName": "Shrestha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3119462",
        "publicationYear": "2021",
        "publicationDate": "Dec. 2021",
        "articleNumber": "9585024",
        "articleTitle": "A Back-Sampling Chain Technique for Accelerated Detection, Characterization, and Reconstruction of Radiation-Induced Transient Pulses",
        "volume": "29",
        "issue": "12",
        "startPage": "2086",
        "endPage": "2097",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085675767,
                "preferredName": "Saurabh Kumar",
                "firstName": "Saurabh",
                "lastName": "Kumar"
            },
            {
                "id": 37085426958,
                "preferredName": "Minki Cho",
                "firstName": "Minki",
                "lastName": "Cho"
            },
            {
                "id": 37085660854,
                "preferredName": "Luke R. Everson",
                "firstName": "Luke R.",
                "lastName": "Everson"
            },
            {
                "id": 37086068237,
                "preferredName": "Andres Malavasi",
                "firstName": "Andres",
                "lastName": "Malavasi"
            },
            {
                "id": 37991462200,
                "preferredName": "Dan Lake",
                "firstName": "Dan",
                "lastName": "Lake"
            },
            {
                "id": 37392829000,
                "preferredName": "Carlos Tokunaga",
                "firstName": "Carlos",
                "lastName": "Tokunaga"
            },
            {
                "id": 37331578300,
                "preferredName": "Muhammad Khellah",
                "firstName": "Muhammad",
                "lastName": "Khellah"
            },
            {
                "id": 37285026600,
                "preferredName": "James W. Tschanz",
                "firstName": "James W.",
                "lastName": "Tschanz"
            },
            {
                "id": 37268283400,
                "preferredName": "Vivek De",
                "firstName": "Vivek",
                "lastName": "De"
            },
            {
                "id": 37279788100,
                "preferredName": "Chris H. Kim",
                "firstName": "Chris H.",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3086325",
        "publicationYear": "2021",
        "publicationDate": "Aug. 2021",
        "articleNumber": "9477212",
        "articleTitle": "A 32-Gb/s Dual-Mode Transceiver With One-Tap FIR and Two-Tap IIR RX Only Equalization in 65-nm CMOS Technology",
        "volume": "29",
        "issue": "8",
        "startPage": "1567",
        "endPage": "1574",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37308873800,
                "preferredName": "Junyoung Song",
                "firstName": "Junyoung",
                "lastName": "Song"
            },
            {
                "id": 38066305400,
                "preferredName": "Sewook Hwang",
                "firstName": "Sewook",
                "lastName": "Hwang"
            },
            {
                "id": 37292328500,
                "preferredName": "Chulwoo Kim",
                "firstName": "Chulwoo",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3058300",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9361749",
        "articleTitle": "Clock Delivery Network Design and Analysis for Interposer-Based 2.5-D Heterogeneous Systems",
        "volume": "29",
        "issue": "4",
        "startPage": "605",
        "endPage": "616",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087205591,
                "preferredName": "Gauthaman Murali",
                "firstName": "Gauthaman",
                "lastName": "Murali"
            },
            {
                "id": 37085340910,
                "preferredName": "Heechun Park",
                "firstName": "Heechun",
                "lastName": "Park"
            },
            {
                "id": 37087205804,
                "preferredName": "Eric Qin",
                "firstName": "Eric",
                "lastName": "Qin"
            },
            {
                "id": 37086170872,
                "preferredName": "Hakki Mert Torun",
                "firstName": "Hakki Mert",
                "lastName": "Torun"
            },
            {
                "id": 37086604996,
                "preferredName": "Majid Ahadi Dolatsara",
                "firstName": "Majid Ahadi",
                "lastName": "Dolatsara"
            },
            {
                "id": 37275519500,
                "preferredName": "Madhavan Swaminathan",
                "firstName": "Madhavan",
                "lastName": "Swaminathan"
            },
            {
                "id": 37540652000,
                "preferredName": "Tushar Krishna",
                "firstName": "Tushar",
                "lastName": "Krishna"
            },
            {
                "id": 37280563100,
                "preferredName": "Sung Kyu Lim",
                "firstName": "Sung Kyu",
                "lastName": "Lim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3092066",
        "publicationYear": "2021",
        "publicationDate": "Sept. 2021",
        "articleNumber": "9478306",
        "articleTitle": "A Fully Integrated 10-V Pulse Driver Using Multiband Pulse-Frequency Modulation in 65-nm CMOS",
        "volume": "29",
        "issue": "9",
        "startPage": "1665",
        "endPage": "1669",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072421200,
                "preferredName": "Jiangchao Wu",
                "firstName": "Jiangchao",
                "lastName": "Wu"
            },
            {
                "id": 37087015711,
                "preferredName": "Hou-Man Leong",
                "firstName": "Hou-Man",
                "lastName": "Leong"
            },
            {
                "id": 37857424000,
                "preferredName": "Yang Jiang",
                "firstName": "Yang",
                "lastName": "Jiang"
            },
            {
                "id": 37072476800,
                "preferredName": "Man-Kay Law",
                "firstName": "Man-Kay",
                "lastName": "Law"
            },
            {
                "id": 37270203500,
                "preferredName": "Pui-In Mak",
                "firstName": "Pui-In",
                "lastName": "Mak"
            },
            {
                "id": 37272711500,
                "preferredName": "Rui P. Martins",
                "firstName": "Rui P.",
                "lastName": "Martins"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3047056",
        "publicationYear": "2021",
        "publicationDate": "March 2021",
        "articleNumber": "9325059",
        "articleTitle": "Allocation of Always-On State Retention Storage for Power Gated Circuits\u2014Steady-State- Driven Approach",
        "volume": "29",
        "issue": "3",
        "startPage": "499",
        "endPage": "511",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086951916,
                "preferredName": "Taehwan Kim",
                "firstName": "Taehwan",
                "lastName": "Kim"
            },
            {
                "id": 37085340910,
                "preferredName": "Heechun Park",
                "firstName": "Heechun",
                "lastName": "Park"
            },
            {
                "id": 37280613600,
                "preferredName": "Taewhan Kim",
                "firstName": "Taewhan",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3059979",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9373693",
        "articleTitle": "Evaluation of Tradeoffs in the Design of FPGA Fabrics Using Electrostrictive 2-D FETs",
        "volume": "29",
        "issue": "4",
        "startPage": "691",
        "endPage": "701",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088820688,
                "preferredName": "Saambhavi Baskaran",
                "firstName": "Saambhavi",
                "lastName": "Baskaran"
            },
            {
                "id": 37420427300,
                "preferredName": "Jack Sampson",
                "firstName": "Jack",
                "lastName": "Sampson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3035698",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9257452",
        "articleTitle": "Front\u2013End Architecture Design for Low-Complexity 3-D Ultrasound Imaging Based on Synthetic Aperture Sequential Beamforming",
        "volume": "29",
        "issue": "2",
        "startPage": "333",
        "endPage": "346",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085893182,
                "preferredName": "Jian Zhou",
                "firstName": "Jian",
                "lastName": "Zhou"
            },
            {
                "id": 37086577300,
                "preferredName": "Sumit K. Mandal",
                "firstName": "Sumit K.",
                "lastName": "Mandal"
            },
            {
                "id": 37086952658,
                "preferredName": "Brendan L. West",
                "firstName": "Brendan L.",
                "lastName": "West"
            },
            {
                "id": 38548171000,
                "preferredName": "Siyuan Wei",
                "firstName": "Siyuan",
                "lastName": "Wei"
            },
            {
                "id": 37265874800,
                "preferredName": "Umit Y. Ogras",
                "firstName": "Umit Y.",
                "lastName": "Ogras"
            },
            {
                "id": 37296635500,
                "preferredName": "Oliver D. Kripfgans",
                "firstName": "Oliver D.",
                "lastName": "Kripfgans"
            },
            {
                "id": 37386985600,
                "preferredName": "J. Brian Fowlkes",
                "firstName": "J. Brian",
                "lastName": "Fowlkes"
            },
            {
                "id": 37395315400,
                "preferredName": "Thomas F. Wenisch",
                "firstName": "Thomas F.",
                "lastName": "Wenisch"
            },
            {
                "id": 37271330900,
                "preferredName": "Chaitali Chakrabarti",
                "firstName": "Chaitali",
                "lastName": "Chakrabarti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3077408",
        "publicationYear": "2021",
        "publicationDate": "July 2021",
        "articleNumber": "9434950",
        "articleTitle": "A Vector Processor for Mean Field Bayesian Channel Estimation",
        "volume": "29",
        "issue": "7",
        "startPage": "1348",
        "endPage": "1359",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37542304300,
                "preferredName": "Deepak Dasalukunte",
                "firstName": "Deepak",
                "lastName": "Dasalukunte"
            },
            {
                "id": 38229831200,
                "preferredName": "Richard Dorrance",
                "firstName": "Richard",
                "lastName": "Dorrance"
            },
            {
                "id": 37089405076,
                "preferredName": "Le Liang",
                "firstName": "Le",
                "lastName": "Liang"
            },
            {
                "id": 37088899683,
                "preferredName": "Lu Lu",
                "firstName": "Lu",
                "lastName": "Lu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3109560",
        "publicationYear": "2021",
        "publicationDate": "Nov. 2021",
        "articleNumber": "9547002",
        "articleTitle": "Analog Circuit Design Using Symbolic Math Toolboxes: Demonstrative Examples",
        "volume": "29",
        "issue": "11",
        "startPage": "1850",
        "endPage": "1860",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086600033,
                "preferredName": "Mohamed B. Elamien",
                "firstName": "Mohamed B.",
                "lastName": "Elamien"
            },
            {
                "id": 37269998100,
                "preferredName": "Brent J. Maundy",
                "firstName": "Brent J.",
                "lastName": "Maundy"
            },
            {
                "id": 37294257600,
                "preferredName": "Leonid Belostotski",
                "firstName": "Leonid",
                "lastName": "Belostotski"
            },
            {
                "id": 37268468800,
                "preferredName": "Ahmed S. Elwakil",
                "firstName": "Ahmed S.",
                "lastName": "Elwakil"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2020.3043953",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9311439",
        "articleTitle": "OPTIMA: An Approach for Online Management of Cache Approximation Levels in Approximate Processing Systems",
        "volume": "29",
        "issue": "2",
        "startPage": "434",
        "endPage": "446",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085528762,
                "preferredName": "Roohollah Yarmand",
                "firstName": "Roohollah",
                "lastName": "Yarmand"
            },
            {
                "id": 37543656900,
                "preferredName": "Mehdi Kamal",
                "firstName": "Mehdi",
                "lastName": "Kamal"
            },
            {
                "id": 38270948500,
                "preferredName": "Ali Afzali-Kusha",
                "firstName": "Ali",
                "lastName": "Afzali-Kusha"
            },
            {
                "id": 37088654555,
                "preferredName": "Pooria Esmaeli",
                "firstName": "Pooria",
                "lastName": "Esmaeli"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3056720",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9353690",
        "articleTitle": "Frequency-Locked RF Power Oscillator With 43-dBm Output Power and 58% Efficiency",
        "volume": "29",
        "issue": "4",
        "startPage": "739",
        "endPage": "746",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086168504,
                "preferredName": "Sanghun Lee",
                "firstName": "Sanghun",
                "lastName": "Lee"
            },
            {
                "id": 37087084231,
                "preferredName": "Kisang Jung",
                "firstName": "Kisang",
                "lastName": "Jung"
            },
            {
                "id": 37088821174,
                "preferredName": "Hak Seong Kim",
                "firstName": "Hak Seong",
                "lastName": "Kim"
            },
            {
                "id": 37089091995,
                "preferredName": "Huan Nguyen",
                "firstName": "Huan",
                "lastName": "Nguyen"
            },
            {
                "id": 37089056195,
                "preferredName": "Thinh Nguyen",
                "firstName": "Thinh",
                "lastName": "Nguyen"
            },
            {
                "id": 37087112557,
                "preferredName": "Luan Nguyen",
                "firstName": "Luan",
                "lastName": "Nguyen"
            },
            {
                "id": 37542278700,
                "preferredName": "Cuong Huynh",
                "firstName": "Cuong",
                "lastName": "Huynh"
            },
            {
                "id": 37675250600,
                "preferredName": "Kunhee Cho",
                "firstName": "Kunhee",
                "lastName": "Cho"
            },
            {
                "id": 37086098409,
                "preferredName": "Jusung Kim",
                "firstName": "Jusung",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3099546",
        "publicationYear": "2021",
        "publicationDate": "Aug. 2021",
        "articleNumber": "9502423",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "8",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3053710",
        "publicationYear": "2021",
        "publicationDate": "Feb. 2021",
        "articleNumber": "9336750",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "2",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2021.3068535",
        "publicationYear": "2021",
        "publicationDate": "April 2021",
        "articleNumber": "9390229",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "29",
        "issue": "4",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    }
]