
*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 32993
Command: open_checkpoint /home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2625.105 ; gain = 0.000 ; free physical = 315709 ; free virtual = 415458
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'bd_0_wrapper' is not ideal for floorplanning, since the cellview 'bd_0_hls_inst_0_bfs' defined in file 'bd_0_hls_inst_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3310.156 ; gain = 0.000 ; free physical = 318493 ; free virtual = 418232
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2.2 (64-bit) build 3788238
OpenCheckpoint Checksum | Checksum: b0b61285
----- Checksum: PlaceDB: 00000000 ShapeSum: b0b61285 RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3310.156 ; gain = 1271.730 ; free physical = 318490 ; free virtual = 418230
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/new/Vivado/2022.2/data/ip'.
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3417.848 ; gain = 86.812 ; free physical = 318453 ; free virtual = 418205

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1688d5f5f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3639.785 ; gain = 0.000 ; free physical = 317845 ; free virtual = 417597
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1688d5f5f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3639.785 ; gain = 0.000 ; free physical = 317853 ; free virtual = 417605
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15359603f

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3639.785 ; gain = 0.000 ; free physical = 317825 ; free virtual = 417577
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15359603f

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3639.785 ; gain = 0.000 ; free physical = 317840 ; free virtual = 417591
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15359603f

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3639.785 ; gain = 0.000 ; free physical = 317842 ; free virtual = 417594
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15359603f

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3639.785 ; gain = 0.000 ; free physical = 317846 ; free virtual = 417597
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3639.785 ; gain = 0.000 ; free physical = 317949 ; free virtual = 417701
Ending Logic Optimization Task | Checksum: 138ea9715

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3639.785 ; gain = 0.000 ; free physical = 317947 ; free virtual = 417699

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3639.785 ; gain = 0.000 ; free physical = 317921 ; free virtual = 417674
Ending Netlist Obfuscation Task | Checksum: 138ea9715

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3639.785 ; gain = 0.000 ; free physical = 317920 ; free virtual = 417672
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Quick' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3791.562 ; gain = 0.000 ; free physical = 316616 ; free virtual = 416369
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9d33a61b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3791.562 ; gain = 0.000 ; free physical = 316615 ; free virtual = 416367
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3791.562 ; gain = 0.000 ; free physical = 316612 ; free virtual = 416364

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d64ed820

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3791.562 ; gain = 0.000 ; free physical = 316326 ; free virtual = 416078

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1098db2b5

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3791.562 ; gain = 0.000 ; free physical = 316270 ; free virtual = 416022

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1098db2b5

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3791.562 ; gain = 0.000 ; free physical = 316264 ; free virtual = 416016
Phase 1 Placer Initialization | Checksum: 1098db2b5

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3791.562 ; gain = 0.000 ; free physical = 316247 ; free virtual = 415999

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1098db2b5

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3791.562 ; gain = 0.000 ; free physical = 316256 ; free virtual = 416008

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1098db2b5

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3791.562 ; gain = 0.000 ; free physical = 316278 ; free virtual = 416030

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1098db2b5

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3791.562 ; gain = 0.000 ; free physical = 316295 ; free virtual = 416047

Phase 2.4 Global Placement Core
Phase 2.4 Global Placement Core | Checksum: 19e954269

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 318387 ; free virtual = 418130
Phase 2 Global Placement | Checksum: 19e954269

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 318390 ; free virtual = 418133

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19e954269

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 318349 ; free virtual = 418091

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d4765158

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 318280 ; free virtual = 418023

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ea050eb6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 318205 ; free virtual = 417947

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2366d2efa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 318201 ; free virtual = 417943

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18c8b73e5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 317497 ; free virtual = 417165

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18c8b73e5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 317459 ; free virtual = 417127

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18c8b73e5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 317448 ; free virtual = 417116
Phase 3 Detail Placement | Checksum: 18c8b73e5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 317444 ; free virtual = 417112

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 18c8b73e5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 317336 ; free virtual = 417004

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18c8b73e5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 317320 ; free virtual = 416988

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18c8b73e5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 317316 ; free virtual = 416984
Phase 4.3 Placer Reporting | Checksum: 18c8b73e5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 317305 ; free virtual = 416974

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3875.676 ; gain = 0.000 ; free physical = 317301 ; free virtual = 416969

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 317300 ; free virtual = 416968
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fe3ab6bd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 317283 ; free virtual = 416951
Ending Placer Task | Checksum: 79358ec7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 317266 ; free virtual = 416934
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3875.676 ; gain = 84.113 ; free physical = 317358 ; free virtual = 417026
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3875.676 ; gain = 0.000 ; free physical = 317192 ; free virtual = 416864
INFO: [Common 17-1381] The checkpoint '/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3876.680 ; gain = 0.000 ; free physical = 316220 ; free virtual = 415891
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3876.680 ; gain = 0.000 ; free physical = 316004 ; free virtual = 415674
Command: route_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Quick'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 313773cf ConstDB: 0 ShapeSum: 47fe1af8 RouteDB: 0
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "level_counts_0_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_1_q0[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_1_q0[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_1_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_1_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_1_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_1_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_1_q0[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_1_q0[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_1_q0[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_1_q0[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_1_q0[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_1_q0[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_1_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_1_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_1_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_1_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_1_q0[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_1_q0[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_1_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_1_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_1_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_1_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_1_q0[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_1_q0[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_1_q0[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_1_q0[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_0_q0[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_0_q0[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_counts_1_q0[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_counts_1_q0[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "starting_node[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "starting_node[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_1_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_1_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_0_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_0_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 1c99177f NumContArr: 66f4497c Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 838d60fb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 4010.773 ; gain = 126.090 ; free physical = 317259 ; free virtual = 417072

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 838d60fb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 4059.000 ; gain = 174.316 ; free physical = 317201 ; free virtual = 417014

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 838d60fb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 4059.000 ; gain = 174.316 ; free physical = 317200 ; free virtual = 417013
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1010
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1010
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b537ef9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 4136.203 ; gain = 251.520 ; free physical = 316828 ; free virtual = 416696

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b537ef9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 4136.203 ; gain = 251.520 ; free physical = 316828 ; free virtual = 416695
Phase 3 Initial Routing | Checksum: 10589ffe0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4136.203 ; gain = 251.520 ; free physical = 316774 ; free virtual = 416646

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 114b5a1a6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4136.203 ; gain = 251.520 ; free physical = 316664 ; free virtual = 416540
Phase 4 Rip-up And Reroute | Checksum: 114b5a1a6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4136.203 ; gain = 251.520 ; free physical = 316664 ; free virtual = 416540

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 114b5a1a6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4136.203 ; gain = 251.520 ; free physical = 316664 ; free virtual = 416540

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 114b5a1a6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4136.203 ; gain = 251.520 ; free physical = 316663 ; free virtual = 416539
Phase 6 Post Hold Fix | Checksum: 114b5a1a6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4136.203 ; gain = 251.520 ; free physical = 316662 ; free virtual = 416539

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0129197 %
  Global Horizontal Routing Utilization  = 0.0153152 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 24.3243%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 114b5a1a6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4136.203 ; gain = 251.520 ; free physical = 316661 ; free virtual = 416538

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 114b5a1a6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4136.203 ; gain = 251.520 ; free physical = 316659 ; free virtual = 416536

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a0eca905

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4152.211 ; gain = 267.527 ; free physical = 316651 ; free virtual = 416527
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4152.211 ; gain = 267.527 ; free physical = 316752 ; free virtual = 416628

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 4152.211 ; gain = 275.531 ; free physical = 316752 ; free virtual = 416628
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4152.211 ; gain = 0.000 ; free physical = 316940 ; free virtual = 416590
INFO: [Common 17-1381] The checkpoint '/home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/pengjin/HGBO-DSE/benchmark/MachSuite/bfs/queue/bfs_motpe_fl_prj_p8/solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Aug 31 13:39:53 2025...
