#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Mar 16 18:04:50 2025
# Process ID: 31788
# Current directory: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31912 E:\Desktop\LLM\competition\FPGA_GC\KV260\matmul\matmul.xpr
# Log file: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/vivado.log
# Journal file: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul\vivado.jou
# Running On: DESKTOP-66QCD9K, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 14877 MB
#-----------------------------------------------------------
start_gui
open_project E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/gemv_float_q8_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/31861/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"namespace eval ::xilinx.com_interface_acemm_1.0 { source -notrace {E:/Xilinx/Vivado/2023.2/data/rsb/busdef/acemm/busdef.tcl} }"
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {E:/Xilinx/Vivado/2023.2/data/rsb/busdef/AXIMM/busdef.tcl} "
    (in namespace eval "::xilinx.com_interface_aximm_1.0" script line 1)
    invoked from within
"namespace eval ::xilinx.com_interface_aximm_1.0 { source -notrace {E:/Xilinx/Vivado/2023.2/data/rsb/busdef/AXIMM/busdef.tcl} }"
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {E:/Xilinx/Vivado/2023.2/data/rsb/busdef/clock_signal/busdef.tcl} "
    (in namespace eval "::xilinx.com_signal_clock_1.0" script line 1)
    invoked from within
"namespace eval ::xilinx.com_signal_clock_1.0 { source -notrace {E:/Xilinx/Vivado/2023.2/data/rsb/busdef/clock_signal/busdef.tcl} }"
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {E:/Xilinx/Vivado/2023.2/data/rsb/busdef/gt_outclk/busdef.tcl} "
    (in namespace eval "::xilinx.com_signal_gt_outclk_1.0" script line 1)
    invoked from within
"namespace eval ::xilinx.com_signal_gt_outclk_1.0 { source -notrace {E:/Xilinx/Vivado/2023.2/data/rsb/busdef/gt_outclk/busdef.tcl} }"
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {E:/Xilinx/Vivado/2023.2/data/rsb/busdef/gt_usrclk/busdef.tcl} "
    (in namespace eval "::xilinx.com_signal_gt_usrclk_1.0" script line 1)
    invoked from within
"namespace eval ::xilinx.com_signal_gt_usrclk_1.0 { source -notrace {E:/Xilinx/Vivado/2023.2/data/rsb/busdef/gt_usrclk/busdef.tcl} }"
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {E:/Xilinx/Vivado/2023.2/data/rsb/busdef/interrupt_signal/busdef.tcl} "
    (in namespace eval "::xilinx.com_signal_interrupt_1.0" script line 1)
    invoked from within
"namespace eval ::xilinx.com_signal_interrupt_1.0 { source -notrace {E:/Xilinx/Vivado/2023.2/data/rsb/busdef/interrupt_signal/busdef.tcl} }"
INFO: [Common 17-344] 'open_project' was cancelled
open_project E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/gemv_float_q8_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/31861/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1773.285 ; gain = 99.977
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/utils_1/imports/synth_1/matmul.dcp with file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/matmul.dcp
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:0] -->> '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
WARNING: [filemgmt 20-736] The current top specification, "matmul", does not uniquely identify a single design element. Using "matmul" (Library: xil_defaultlib, File: E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v).
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_add/float_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_mult/float_mult.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/int_to_float/int_to_float.xci' is already up-to-date
[Sun Mar 16 18:05:49 2025] Launched synth_1...
Run output will be captured here: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult.dcp' for cell 'u_dequant_mult'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add.dcp' for cell 'u_float_add'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float.dcp' for cell 'u_int2float'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2759.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1839 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2844.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1098 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1092 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3440.516 ; gain = 1661.539
report_utilization -name utilization_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/utils_1/imports/synth_1/matmul.dcp with file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/matmul.dcp
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:0] -->> '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
WARNING: [filemgmt 20-736] The current top specification, "matmul", does not uniquely identify a single design element. Using "matmul" (Library: xil_defaultlib, File: E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v).
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_add/float_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_mult/float_mult.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/int_to_float/int_to_float.xci' is already up-to-date
[Sun Mar 16 18:24:12 2025] Launched synth_1...
Run output will be captured here: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult.dcp' for cell 'u_dequant_mult'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add.dcp' for cell 'u_float_add'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float.dcp' for cell 'u_int2float'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 5303.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1392 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5303.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1163 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 69 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1092 instances

report_utilization -name utilization_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 16 18:33:55 2025...
