IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.97        Core1: 167.89        
Core2: 16.73        Core3: 162.18        
Core4: 22.58        Core5: 169.06        
Core6: 21.99        Core7: 128.71        
Core8: 25.74        Core9: 82.75        
Core10: 24.94        Core11: 191.24        
Core12: 26.12        Core13: 191.70        
Core14: 24.31        Core15: 189.48        
Core16: 24.63        Core17: 152.34        
Core18: 26.57        Core19: 126.29        
Core20: 26.25        Core21: 143.86        
Core22: 21.60        Core23: 144.58        
Core24: 24.45        Core25: 137.75        
Core26: 26.65        Core27: 193.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.86
Socket1: 163.77
DDR read Latency(ns)
Socket0: 44468.27
Socket1: 231.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.87        Core1: 170.29        
Core2: 16.24        Core3: 165.53        
Core4: 22.22        Core5: 170.09        
Core6: 22.58        Core7: 136.26        
Core8: 23.21        Core9: 88.10        
Core10: 20.32        Core11: 188.66        
Core12: 20.37        Core13: 190.94        
Core14: 21.68        Core15: 190.96        
Core16: 21.86        Core17: 151.28        
Core18: 20.95        Core19: 135.17        
Core20: 20.91        Core21: 145.03        
Core22: 11.29        Core23: 138.37        
Core24: 17.90        Core25: 139.14        
Core26: 20.86        Core27: 195.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.29
Socket1: 165.42
DDR read Latency(ns)
Socket0: 44721.10
Socket1: 236.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.39        Core1: 169.69        
Core2: 22.38        Core3: 160.91        
Core4: 22.52        Core5: 171.10        
Core6: 21.69        Core7: 136.68        
Core8: 21.43        Core9: 94.10        
Core10: 14.81        Core11: 191.04        
Core12: 20.14        Core13: 191.54        
Core14: 10.24        Core15: 191.04        
Core16: 18.98        Core17: 149.87        
Core18: 19.33        Core19: 130.17        
Core20: 20.08        Core21: 146.69        
Core22: 12.91        Core23: 142.97        
Core24: 24.54        Core25: 137.63        
Core26: 20.48        Core27: 194.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.85
Socket1: 165.16
DDR read Latency(ns)
Socket0: 42094.05
Socket1: 234.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.57        Core1: 166.64        
Core2: 25.40        Core3: 159.13        
Core4: 22.11        Core5: 168.70        
Core6: 21.76        Core7: 130.35        
Core8: 22.20        Core9: 89.22        
Core10: 21.67        Core11: 186.81        
Core12: 10.40        Core13: 190.14        
Core14: 12.83        Core15: 187.42        
Core16: 19.30        Core17: 150.88        
Core18: 19.85        Core19: 131.84        
Core20: 20.16        Core21: 148.17        
Core22: 20.38        Core23: 138.16        
Core24: 20.19        Core25: 134.93        
Core26: 23.18        Core27: 193.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.27
Socket1: 162.97
DDR read Latency(ns)
Socket0: 44585.07
Socket1: 234.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.17        Core1: 168.35        
Core2: 24.43        Core3: 163.84        
Core4: 18.35        Core5: 169.56        
Core6: 21.69        Core7: 136.91        
Core8: 11.62        Core9: 91.89        
Core10: 21.19        Core11: 191.75        
Core12: 12.99        Core13: 192.25        
Core14: 19.33        Core15: 190.74        
Core16: 19.06        Core17: 151.77        
Core18: 18.01        Core19: 132.91        
Core20: 19.73        Core21: 145.77        
Core22: 22.59        Core23: 139.53        
Core24: 19.44        Core25: 139.83        
Core26: 24.37        Core27: 195.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.33
Socket1: 165.64
DDR read Latency(ns)
Socket0: 44987.95
Socket1: 235.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.62        Core1: 170.02        
Core2: 24.08        Core3: 164.06        
Core4: 22.37        Core5: 170.87        
Core6: 10.11        Core7: 136.28        
Core8: 14.40        Core9: 95.06        
Core10: 20.74        Core11: 189.67        
Core12: 21.57        Core13: 193.06        
Core14: 21.21        Core15: 190.04        
Core16: 19.85        Core17: 150.16        
Core18: 19.15        Core19: 130.21        
Core20: 19.82        Core21: 145.64        
Core22: 21.81        Core23: 138.31        
Core24: 20.78        Core25: 139.21        
Core26: 25.65        Core27: 194.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.42
Socket1: 165.13
DDR read Latency(ns)
Socket0: 45426.69
Socket1: 233.95
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.16        Core1: 172.55        
Core2: 21.44        Core3: 174.15        
Core4: 13.11        Core5: 174.53        
Core6: 20.20        Core7: 141.87        
Core8: 18.94        Core9: 70.27        
Core10: 19.83        Core11: 195.48        
Core12: 21.55        Core13: 196.25        
Core14: 23.16        Core15: 190.33        
Core16: 19.41        Core17: 135.76        
Core18: 19.51        Core19: 133.29        
Core20: 21.75        Core21: 141.84        
Core22: 21.84        Core23: 146.69        
Core24: 21.80        Core25: 146.97        
Core26: 22.03        Core27: 198.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.93
Socket1: 167.84
DDR read Latency(ns)
Socket0: 42355.02
Socket1: 229.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.35        Core1: 170.26        
Core2: 20.99        Core3: 173.69        
Core4: 20.68        Core5: 173.76        
Core6: 18.68        Core7: 139.63        
Core8: 22.90        Core9: 57.33        
Core10: 21.41        Core11: 192.96        
Core12: 18.82        Core13: 196.55        
Core14: 14.57        Core15: 190.37        
Core16: 21.17        Core17: 134.33        
Core18: 19.89        Core19: 136.58        
Core20: 22.42        Core21: 144.88        
Core22: 11.11        Core23: 148.80        
Core24: 21.85        Core25: 143.62        
Core26: 21.28        Core27: 197.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.58
Socket1: 167.31
DDR read Latency(ns)
Socket0: 41308.89
Socket1: 233.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.28        Core1: 170.39        
Core2: 22.82        Core3: 172.93        
Core4: 23.38        Core5: 173.25        
Core6: 23.61        Core7: 139.23        
Core8: 17.16        Core9: 70.04        
Core10: 18.07        Core11: 193.14        
Core12: 19.57        Core13: 197.14        
Core14: 12.32        Core15: 193.30        
Core16: 18.88        Core17: 136.61        
Core18: 20.32        Core19: 135.89        
Core20: 10.40        Core21: 140.69        
Core22: 19.95        Core23: 144.50        
Core24: 22.14        Core25: 143.81        
Core26: 21.51        Core27: 197.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.07
Socket1: 167.11
DDR read Latency(ns)
Socket0: 41782.28
Socket1: 234.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.95        Core1: 167.57        
Core2: 23.15        Core3: 170.39        
Core4: 20.22        Core5: 171.65        
Core6: 20.56        Core7: 141.62        
Core8: 21.25        Core9: 70.16        
Core10: 20.88        Core11: 193.11        
Core12: 20.97        Core13: 192.44        
Core14: 24.57        Core15: 187.91        
Core16: 21.11        Core17: 138.08        
Core18: 20.27        Core19: 132.91        
Core20: 12.26        Core21: 137.77        
Core22: 20.77        Core23: 141.40        
Core24: 11.02        Core25: 144.83        
Core26: 21.01        Core27: 195.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.77
Socket1: 165.29
DDR read Latency(ns)
Socket0: 44496.64
Socket1: 236.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.96        Core1: 169.30        
Core2: 22.14        Core3: 170.48        
Core4: 20.27        Core5: 172.56        
Core6: 21.23        Core7: 148.52        
Core8: 24.99        Core9: 71.04        
Core10: 23.98        Core11: 194.71        
Core12: 19.31        Core13: 195.15        
Core14: 24.53        Core15: 189.46        
Core16: 21.92        Core17: 135.10        
Core18: 22.67        Core19: 133.47        
Core20: 22.77        Core21: 136.00        
Core22: 22.58        Core23: 142.06        
Core24: 14.00        Core25: 146.59        
Core26: 21.73        Core27: 195.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.16
Socket1: 166.25
DDR read Latency(ns)
Socket0: 46094.84
Socket1: 236.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.29        Core1: 170.00        
Core2: 21.76        Core3: 168.50        
Core4: 22.47        Core5: 172.38        
Core6: 22.50        Core7: 146.25        
Core8: 20.94        Core9: 72.63        
Core10: 25.40        Core11: 194.14        
Core12: 24.07        Core13: 194.28        
Core14: 22.90        Core15: 186.93        
Core16: 21.59        Core17: 134.91        
Core18: 10.12        Core19: 132.57        
Core20: 18.48        Core21: 140.06        
Core22: 25.39        Core23: 142.37        
Core24: 19.39        Core25: 141.16        
Core26: 21.20        Core27: 195.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.76
Socket1: 165.60
DDR read Latency(ns)
Socket0: 44786.27
Socket1: 236.29
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.34        Core1: 165.96        
Core2: 20.69        Core3: 164.52        
Core4: 18.52        Core5: 169.70        
Core6: 18.84        Core7: 130.83        
Core8: 22.26        Core9: 79.29        
Core10: 21.04        Core11: 196.04        
Core12: 18.81        Core13: 188.78        
Core14: 21.07        Core15: 194.40        
Core16: 23.01        Core17: 140.68        
Core18: 24.05        Core19: 122.42        
Core20: 21.97        Core21: 146.78        
Core22: 20.85        Core23: 136.58        
Core24: 14.15        Core25: 144.04        
Core26: 21.22        Core27: 189.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.31
Socket1: 162.92
DDR read Latency(ns)
Socket0: 52792.73
Socket1: 232.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.53        Core1: 167.23        
Core2: 19.33        Core3: 162.30        
Core4: 19.01        Core5: 169.53        
Core6: 19.51        Core7: 136.23        
Core8: 21.78        Core9: 85.43        
Core10: 20.67        Core11: 196.12        
Core12: 21.01        Core13: 187.84        
Core14: 21.11        Core15: 195.00        
Core16: 21.36        Core17: 145.90        
Core18: 22.54        Core19: 127.75        
Core20: 20.96        Core21: 143.65        
Core22: 20.44        Core23: 130.27        
Core24: 18.80        Core25: 143.34        
Core26: 9.95        Core27: 190.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.25
Socket1: 163.62
DDR read Latency(ns)
Socket0: 57130.41
Socket1: 236.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.40        Core1: 166.10        
Core2: 19.65        Core3: 161.50        
Core4: 16.10        Core5: 170.80        
Core6: 17.73        Core7: 140.69        
Core8: 19.62        Core9: 88.91        
Core10: 20.60        Core11: 195.02        
Core12: 19.81        Core13: 183.17        
Core14: 18.56        Core15: 193.89        
Core16: 21.16        Core17: 140.74        
Core18: 22.46        Core19: 123.00        
Core20: 18.28        Core21: 143.16        
Core22: 23.78        Core23: 128.17        
Core24: 10.49        Core25: 142.30        
Core26: 13.30        Core27: 190.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.35
Socket1: 162.41
DDR read Latency(ns)
Socket0: 52318.86
Socket1: 236.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.75        Core1: 168.53        
Core2: 22.79        Core3: 162.33        
Core4: 26.00        Core5: 168.45        
Core6: 26.31        Core7: 135.76        
Core8: 27.57        Core9: 84.12        
Core10: 20.77        Core11: 197.15        
Core12: 21.16        Core13: 190.06        
Core14: 22.11        Core15: 195.08        
Core16: 25.44        Core17: 142.31        
Core18: 24.55        Core19: 130.96        
Core20: 26.23        Core21: 146.11        
Core22: 27.10        Core23: 129.79        
Core24: 20.60        Core25: 143.05        
Core26: 19.65        Core27: 192.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.27
Socket1: 164.09
DDR read Latency(ns)
Socket0: 56462.18
Socket1: 235.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.86        Core1: 166.46        
Core2: 11.87        Core3: 164.08        
Core4: 20.29        Core5: 169.07        
Core6: 14.74        Core7: 131.35        
Core8: 19.21        Core9: 90.58        
Core10: 20.12        Core11: 194.43        
Core12: 21.23        Core13: 185.11        
Core14: 20.77        Core15: 193.14        
Core16: 21.37        Core17: 144.18        
Core18: 22.26        Core19: 131.22        
Core20: 18.01        Core21: 146.29        
Core22: 21.81        Core23: 131.49        
Core24: 23.20        Core25: 143.77        
Core26: 23.48        Core27: 190.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.14
Socket1: 163.28
DDR read Latency(ns)
Socket0: 54658.40
Socket1: 231.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.97        Core1: 167.92        
Core2: 13.58        Core3: 163.59        
Core4: 17.28        Core5: 170.46        
Core6: 19.29        Core7: 141.66        
Core8: 22.51        Core9: 87.13        
Core10: 22.18        Core11: 196.24        
Core12: 21.80        Core13: 189.20        
Core14: 20.79        Core15: 194.54        
Core16: 22.14        Core17: 141.81        
Core18: 22.35        Core19: 131.78        
Core20: 22.40        Core21: 146.48        
Core22: 23.49        Core23: 128.43        
Core24: 10.12        Core25: 141.26        
Core26: 21.56        Core27: 192.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.81
Socket1: 164.49
DDR read Latency(ns)
Socket0: 57088.34
Socket1: 233.56
