{
  "name": "Memory Controller Unit",
  "type": "INANIMATE_OBJECT",
  "id": {
    "group": 20,
    "item": 1234
  },
  "claims": [
    {
      "predicate": "IS_A",
      "object": "Component",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "LOCATED_AT",
      "object": "CPU",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 0.8,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "USED_FOR",
      "object": "fetching values of operands",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 0.8,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "INTERFACES_WITH",
      "object": "CPU",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    }
  ],
  "surface_layer": {
    "definition": "A component that interfaces with the CPU to fetch values of operands.",
    "common_uses": []
  },
  "deep_layer": {
    "mechanism": "The MCU receives memory addresses from the AGU and retrieves the corresponding operand values.",
    "origin": null
  },
  "instance_layer": {
    "examples": []
  },
  "facets": {},
  "epistemic_metadata": {
    "source": "Set Automatically",
    "citations": [
      "Anatomy of a CPU",
      "PDF NOC: Networks on Chip SoC Interconnection Structures"
    ]
  }
}