// Seed: 3467082215
`timescale 1ps / 1ps
`define pp_4 0
module module_0 (
    input logic id_0,
    output logic id_1,
    output logic id_2,
    input id_3
);
  logic id_4;
  logic id_5;
  logic id_6;
endmodule
