library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
USE IEEE.STD_LOGIC_ARITH.all;
USE IEEE.STD_LOGIC_UNSIGNED.all;

entity counter is
	port (
			clk, enable, reset : in std_logic;
			Q_out              : out std_logic_vector(7 downto 0)
			);
end entity counter;

architecture behaviour of counter is
	signal Q : unsigned(7 downto 0); 
begin
	process(clk, reset, enable)
	begin
		if (enable = '1') then
			if (clk'event and clk = '1') then
				if (Q < 255) then
					Q <= Q + "00000001";
				else
					Q <= "00000000";
			end if;
		end if;
		if (reset = '1') then
			Q <= "00000000";
		end if;
	end process;
	Q_out <= Q;
end architecture;