C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\synlog\report\reg_project_fpga_mapper.xml  -flow mapping  -multisrs  -oedif  D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.edf   -autoconstraint  -freq 1.000   D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\synwork\reg_project_prem.srd  -sap  D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.sap  -otap  D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.tap  -omap  D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.map  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -sap  D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.sap  -ologparam  D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\syntmp\reg_project.plg  -osyn  D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.srm  -prjdir  D:\projects\FPGA\ksenia\byte_visual\reg_project\  -prjname  reg_project_syn  -log  D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\synlog\reg_project_fpga_mapper.srr 
rc:1 success:1 runtime:0
file:D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.edf|io:o|time:1625745929|size:47998|exec:0
file:D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\synwork\reg_project_prem.srd|io:i|time:1625745929|size:5380|exec:0
file:D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.sap|io:o|time:1625745929|size:770|exec:0
file:D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.tap|io:o|time:0|size:0|exec:0
file:D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.map|io:o|time:1625745929|size:28|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1614852379|size:224837|exec:0
file:D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.sap|io:o|time:1625745929|size:770|exec:0
file:D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\syntmp\reg_project.plg|io:o|time:1625745929|size:632|exec:0
file:D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\reg_project.srm|io:o|time:1625745929|size:18378|exec:0
file:D:\projects\FPGA\ksenia\byte_visual\reg_project\reg_project_Implmnt\synlog\reg_project_fpga_mapper.srr|io:o|time:1625745929|size:56305|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\m_generic.exe|io:i|time:1614852377|size:17853440|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe|io:i|time:1614852378|size:32355840|exec:1
