[02/15 05:57:23      0s] 
[02/15 05:57:23      0s] Cadence Innovus(TM) Implementation System.
[02/15 05:57:23      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/15 05:57:23      0s] 
[02/15 05:57:23      0s] Version:	v23.14-s088_1, built Fri Feb 28 12:25:44 PST 2025
[02/15 05:57:23      0s] Options:	-init ../scripts/innovus.tcl 
[02/15 05:57:23      0s] Date:		Sun Feb 15 05:57:23 2026
[02/15 05:57:23      0s] Host:		raindrop (x86_64 w/Linux 5.14.0-611.27.1.el9_7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-10510U CPU @ 1.80GHz 8192KB)
[02/15 05:57:23      0s] OS:		Red Hat Enterprise Linux 9.7 (Plow)
[02/15 05:57:23      0s] 
[02/15 05:57:23      0s] License:
[02/15 05:57:24      0s] 		[05:57:24.286649] Configured Lic search path (23.02-s006): /home/kevinlevin/cadence/license.dat

[02/15 05:57:24      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[02/15 05:57:24      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/15 05:57:44     39s] Memory management switch to non-aggressive memory release mode.
[02/15 05:57:44     39s] 
[02/15 05:57:44     39s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[02/15 05:57:44     39s] 
[02/15 05:57:47     47s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.14-s088_1 (64bit) 02/28/2025 12:25 (Linux 3.10.0-693.el7.x86_64)
[02/15 05:57:52     52s] @(#)CDS: NanoRoute 23.14-s088_1 NR250219-0822/23_14-UB (database version 18.20.661) {superthreading v2.20}
[02/15 05:57:52     52s] @(#)CDS: AAE 23.14-s018 (64bit) 02/28/2025 (Linux 3.10.0-693.el7.x86_64)
[02/15 05:57:52     52s] @(#)CDS: CTE 23.14-s036_1 () Feb 22 2025 01:17:26 ( )
[02/15 05:57:52     52s] @(#)CDS: SYNTECH 23.14-s010_1 () Feb 19 2025 23:56:49 ( )
[02/15 05:57:52     52s] @(#)CDS: CPE v23.14-s082
[02/15 05:57:52     52s] @(#)CDS: IQuantus/TQuantus 23.1.1-s336 (64bit) Mon Jan 20 22:11:00 PST 2025 (Linux 3.10.0-693.el7.x86_64)
[02/15 05:57:52     52s] @(#)CDS: OA 22.61-p020 Fri Nov  1 12:14:48 2024
[02/15 05:57:52     52s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[02/15 05:57:52     52s] @(#)CDS: RCDB 11.15.0
[02/15 05:57:52     52s] @(#)CDS: STYLUS 23.16-e002_1 (01/09/2025 16:47 PST)
[02/15 05:57:52     52s] @(#)CDS: IntegrityPlanner-23.14-17034 (23.14) (2025-02-20 15:50:05+0800)
[02/15 05:57:52     52s] @(#)CDS: SYNTHESIS_ENGINE 23.14-s090
[02/15 05:57:52     52s] Create and set the environment variable TMPDIR to /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd.

[02/15 05:57:52     52s] Change the soft stacksize limit to 0.2%RAM (46 mbytes). Set global soft_stack_size_limit to change the value.
[02/15 05:57:54     54s] Info: Process UID = 90654 / 039cdbe2-3503-470d-831c-b26547e686fc / Gz3aQkokar
[02/15 05:57:54     54s] 
[02/15 05:57:54     54s] **INFO:  MMMC transition support version v31-84 
[02/15 05:57:54     54s] 
[02/15 05:57:54     54s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/15 05:57:54     54s] <CMD> suppressMessage ENCEXT-2799
[02/15 05:57:54     54s] <CMD> getVersion
[02/15 05:57:55     54s] [INFO] Loading PVS 22.20 fill procedures
[02/15 05:57:55     54s] Sourcing file "../scripts/innovus.tcl" ...
[02/15 05:57:55     54s] source ../scripts/innovus.tcl
[02/15 05:57:55     54s] <CMD> set init_design_uniquify 1
[02/15 05:57:55     54s] <CMD> set init_design_netlisttype Verilog
[02/15 05:57:55     54s] <CMD> set init_design_settop 1
[02/15 05:57:55     54s] <CMD> set init_verilog ../outputs/systolic_top_netlist.v
[02/15 05:57:55     54s] <CMD> set init_top_cell systolic_top
[02/15 05:57:55     54s] <CMD> set init_pwr_net VDD
[02/15 05:57:55     54s] <CMD> set init_gnd_net VSS
[02/15 05:57:55     54s] <CMD> set init_lef_file {../techlef/asap7_tech_4x_201209.lef ../lef/scaled/asap7sc7p5t_28_L_4x_220121a.lef ../lef/scaled/asap7sc7p5t_28_SL_4x_220121a.lef}
[02/15 05:57:55     54s] <CMD> set fp_core_cntl aspect
[02/15 05:57:55     54s] <CMD> set fp_aspect_ratio 1.0000
[02/15 05:57:55     54s] <CMD> set extract_shrink_factor 1.0
[02/15 05:57:55     54s] <CMD> set init_assign_buffer 0
[02/15 05:57:55     54s] <CMD> set init_cpf_file {}
[02/15 05:57:55     54s] <CMD> set init_mmmc_file ../scripts/systolic_top.mmmc
[02/15 05:57:55     54s] <CMD> init_design
[02/15 05:57:55     54s] #% Begin Load MMMC data ... (date=02/15 05:57:55, mem=1903.5M)
[02/15 05:57:55     54s] #% End Load MMMC data ... (date=02/15 05:57:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1905.1M, current mem=1905.1M)
[02/15 05:57:55     54s] 
[02/15 05:57:55     54s] Loading LEF file ../techlef/asap7_tech_4x_201209.lef ...
[02/15 05:57:55     54s] 
[02/15 05:57:55     54s] Loading LEF file ../lef/scaled/asap7sc7p5t_28_L_4x_220121a.lef ...
[02/15 05:57:55     55s] Set DBUPerIGU to M1 pitch 576.
[02/15 05:57:55     55s] 
[02/15 05:57:55     55s] Loading LEF file ../lef/scaled/asap7sc7p5t_28_SL_4x_220121a.lef ...
[02/15 05:57:55     55s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[02/15 05:57:55     55s] Loading view definition file from ../scripts/systolic_top.mmmc
[02/15 05:57:55     55s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_AO_LVT_TT_nldm_211120.lib' ...
[02/15 05:57:58     57s] Read 42 cells in library 'asap7sc7p5t_AO_LVT_TT_nldm_211120' 
[02/15 05:57:58     57s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_INVBUF_LVT_TT_nldm_220122.lib' ...
[02/15 05:57:58     57s] Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_TT_nldm_211120' 
[02/15 05:57:58     57s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_OA_LVT_TT_nldm_211120.lib' ...
[02/15 05:58:00     59s] Read 34 cells in library 'asap7sc7p5t_OA_LVT_TT_nldm_211120' 
[02/15 05:58:00     59s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SEQ_LVT_TT_nldm_220123.lib' ...
[02/15 05:58:00     59s] Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_TT_nldm_220123' 
[02/15 05:58:00     59s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib' ...
[02/15 05:58:00     59s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib, Line 11387)
[02/15 05:58:00     59s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib, Line 14287)
[02/15 05:58:00     60s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120' 
[02/15 05:58:00     60s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_AO_SLVT_TT_nldm_211120.lib' ...
[02/15 05:58:02     62s] Read 42 cells in library 'asap7sc7p5t_AO_SLVT_TT_nldm_211120' 
[02/15 05:58:02     62s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_INVBUF_SLVT_TT_nldm_220122.lib' ...
[02/15 05:58:02     62s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_TT_nldm_211120' 
[02/15 05:58:02     62s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_OA_SLVT_TT_nldm_211120.lib' ...
[02/15 05:58:04     64s] Read 34 cells in library 'asap7sc7p5t_OA_SLVT_TT_nldm_211120' 
[02/15 05:58:04     64s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SEQ_SLVT_TT_nldm_220123.lib' ...
[02/15 05:58:05     64s] Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_TT_nldm_220123' 
[02/15 05:58:05     64s] Reading tt_libs timing library '/home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib' ...
[02/15 05:58:05     64s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib, Line 11387)
[02/15 05:58:05     64s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /home/kevinlevin/Projects/Neural_Network_Accelerator/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib, Line 14287)
[02/15 05:58:05     64s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120' 
[02/15 05:58:05     65s] Ending "PreSetAnalysisView" (total cpu=0:00:09.9, real=0:00:10.0, peak res=2099.7M, current mem=1928.2M)
[02/15 05:58:05     65s] *** End library_loading (cpu=0.17min, real=0.17min, mem=172.0M, fe_cpu=1.08min, fe_real=0.70min, fe_mem=1952.8M) ***
[02/15 05:58:05     65s] #% Begin Load netlist data ... (date=02/15 05:58:05, mem=1928.2M)
[02/15 05:58:05     65s] *** Begin netlist parsing (mem=1952.8M) ***
[02/15 05:58:05     65s] Created 404 new cells from 10 timing libraries.
[02/15 05:58:05     65s] Reading netlist ...
[02/15 05:58:05     65s] Backslashed names will retain backslash and a trailing blank character.
[02/15 05:58:05     65s] Reading verilog netlist '../outputs/systolic_top_netlist.v'
[02/15 05:58:05     65s] 
[02/15 05:58:05     65s] *** Memory Usage v#2 (Current mem = 1952.809M, initial mem = 839.785M) ***
[02/15 05:58:05     65s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1952.8M) ***
[02/15 05:58:05     65s] #% End Load netlist data ... (date=02/15 05:58:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=1963.6M, current mem=1963.6M)
[02/15 05:58:05     65s] Set top cell to systolic_top.
[02/15 05:58:06     65s] Hooked 404 DB cells to tlib cells.
[02/15 05:58:06     65s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2011.7M, current mem=2011.7M)
[02/15 05:58:06     65s] Starting recursive module instantiation check.
[02/15 05:58:06     65s] No recursion found.
[02/15 05:58:06     65s] Building hierarchical netlist for Cell systolic_top ...
[02/15 05:58:06     65s] ***** UseNewTieNetMode *****.
[02/15 05:58:06     65s] *** Netlist is unique.
[02/15 05:58:06     65s] Set DBUPerIGU to techSite asap7sc7p5t width 864.
[02/15 05:58:06     65s] Setting Std. cell height to 4320 DBU (smallest netlist inst).
[02/15 05:58:06     65s] ** info: there are 425 modules.
[02/15 05:58:06     65s] ** info: there are 7888 stdCell insts.
[02/15 05:58:06     65s] ** info: there are 7888 stdCell insts with at least one signal pin.
[02/15 05:58:06     65s] 
[02/15 05:58:06     65s] *** Memory Usage v#2 (Current mem = 1976.809M, initial mem = 839.785M) ***
[02/15 05:58:06     65s] Start create_tracks
[02/15 05:58:06     66s] Extraction setup Started for TopCell systolic_top 
[02/15 05:58:06     66s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/15 05:58:06     66s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/15 05:58:06     66s] Type 'man IMPEXT-2773' for more detail.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/15 05:58:06     66s] Type 'man IMPEXT-2773' for more detail.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/15 05:58:06     66s] Type 'man IMPEXT-2773' for more detail.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/15 05:58:06     66s] Type 'man IMPEXT-2773' for more detail.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/15 05:58:06     66s] Type 'man IMPEXT-2773' for more detail.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/15 05:58:06     66s] Type 'man IMPEXT-2773' for more detail.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/15 05:58:06     66s] Type 'man IMPEXT-2773' for more detail.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/15 05:58:06     66s] Type 'man IMPEXT-2773' for more detail.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/15 05:58:06     66s] Type 'man IMPEXT-2773' for more detail.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/15 05:58:06     66s] Type 'man IMPEXT-2773' for more detail.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.044 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/15 05:58:06     66s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.076 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[02/15 05:58:06     66s] Summary of Active RC-Corners : 
[02/15 05:58:06     66s]  
[02/15 05:58:06     66s]  Analysis View: view_tt
[02/15 05:58:06     66s]     RC-Corner Name        : rc_typical
[02/15 05:58:06     66s]     RC-Corner Index       : 0
[02/15 05:58:06     66s]     RC-Corner Temperature : 25 Celsius
[02/15 05:58:06     66s]     RC-Corner Cap Table   : ''
[02/15 05:58:06     66s]     RC-Corner PreRoute Res Factor         : 1
[02/15 05:58:06     66s]     RC-Corner PreRoute Cap Factor         : 1
[02/15 05:58:06     66s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/15 05:58:06     66s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/15 05:58:06     66s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/15 05:58:06     66s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[02/15 05:58:06     66s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[02/15 05:58:06     66s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/15 05:58:06     66s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/15 05:58:06     66s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/15 05:58:06     66s] eee: RC Grid memory allocated = 30720 (16 X 16 X 10 X 12b)
[02/15 05:58:06     66s] Updating RC Grid density data for preRoute extraction ...
[02/15 05:58:06     66s] eee: pegSigSF=1.070000
[02/15 05:58:06     66s] Initializing multi-corner resistance tables ...
[02/15 05:58:06     66s] eee: Grid unit RC data computation started
[02/15 05:58:06     66s] eee: Grid unit RC data computation completed
[02/15 05:58:06     66s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:58:06     66s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:58:06     66s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:58:06     66s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:58:06     66s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:58:06     66s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:58:06     66s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:58:06     66s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:58:06     66s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:58:06     66s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:58:06     66s] {RT rc_typical 0 2 10  {5 1} {8 0} {9 0} 3}
[02/15 05:58:06     66s] eee: LAM-FP: thresh=1 ; dimX=1095.138889 ; dimY=1095.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 05:58:06     66s] eee: LAM: n=40 LLS=2-4 HLS=4-6 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.471500 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.178800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 05:58:06     66s] eee: NetCapCache creation started. (Current Mem: 2111.457M) 
[02/15 05:58:06     66s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2111.457M) 
[02/15 05:58:06     66s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(157.700000, 157.680000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (15 X 15)
[02/15 05:58:06     66s] eee: Metal Layers Info:
[02/15 05:58:06     66s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 05:58:06     66s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 05:58:06     66s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 05:58:06     66s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 05:58:06     66s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 05:58:06     66s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 05:58:06     66s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 05:58:06     66s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 05:58:06     66s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.288 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 05:58:06     66s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.288 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 05:58:06     66s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.384 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 05:58:06     66s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.360 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 05:58:06     66s] eee: |      Pad |  10 |   8.000 |   8.000 |  12.200 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 05:58:06     66s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 05:58:06     66s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 05:58:06     66s] eee: +-----------------------NDR Info-----------------------+
[02/15 05:58:06     66s] eee: NDR Count = 0, Fake NDR = 0
[02/15 05:58:06     66s] *Info: initialize multi-corner CTS.
[02/15 05:58:06     66s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2289.2M, current mem=2010.8M)
[02/15 05:58:07     66s] Reading timing constraints file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/../outputs/systolic_top.sdc' ...
[02/15 05:58:07     66s] Current (total cpu=0:01:07, real=0:00:44.0, peak res=2400.7M, current mem=2400.7M)
[02/15 05:58:07     66s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/../outputs/systolic_top.sdc, Line 9).
[02/15 05:58:07     66s] 
[02/15 05:58:07     66s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/../outputs/systolic_top.sdc, Line 10).
[02/15 05:58:07     66s] 
[02/15 05:58:07     66s] INFO (CTE): Reading of timing constraints file /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/../outputs/systolic_top.sdc completed, with 2 WARNING
[02/15 05:58:07     66s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2437.5M, current mem=2437.5M)
[02/15 05:58:07     66s] Current (total cpu=0:01:07, real=0:00:44.0, peak res=2437.5M, current mem=2437.5M)
[02/15 05:58:07     66s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 05:58:07     66s] 
[02/15 05:58:07     66s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[02/15 05:58:07     66s] Summary for sequential cells identification: 
[02/15 05:58:07     66s]   Identified SBFF number: 34
[02/15 05:58:07     66s]   Identified MBFF number: 0
[02/15 05:58:07     66s]   Identified SB Latch number: 12
[02/15 05:58:07     66s]   Identified MB Latch number: 0
[02/15 05:58:07     66s]   Not identified SBFF number: 0
[02/15 05:58:07     66s]   Not identified MBFF number: 0
[02/15 05:58:07     66s]   Not identified SB Latch number: 0
[02/15 05:58:07     66s]   Not identified MB Latch number: 0
[02/15 05:58:07     66s]   Number of sequential cells which are not FFs: 20
[02/15 05:58:07     66s] Total number of combinational cells: 338
[02/15 05:58:07     66s] Total number of sequential cells: 66
[02/15 05:58:07     66s] Total number of tristate cells: 0
[02/15 05:58:07     66s] Total number of level shifter cells: 0
[02/15 05:58:07     66s] Total number of power gating cells: 0
[02/15 05:58:07     66s] Total number of isolation cells: 0
[02/15 05:58:07     66s] Total number of power switch cells: 0
[02/15 05:58:07     66s] Total number of pulse generator cells: 0
[02/15 05:58:07     66s] Total number of always on buffers: 0
[02/15 05:58:07     66s] Total number of retention cells: 0
[02/15 05:58:07     66s] Total number of physical cells: 0
[02/15 05:58:07     66s] List of usable buffers: BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L
[02/15 05:58:07     66s] Total number of usable buffers: 27
[02/15 05:58:07     66s] List of unusable buffers:
[02/15 05:58:07     66s] Total number of unusable buffers: 0
[02/15 05:58:07     66s] List of usable inverters: CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L
[02/15 05:58:07     66s] Total number of usable inverters: 42
[02/15 05:58:07     66s] List of unusable inverters:
[02/15 05:58:07     66s] Total number of unusable inverters: 0
[02/15 05:58:07     66s] List of identified usable delay cells: HB3xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_L
[02/15 05:58:07     66s] Total number of identified usable delay cells: 5
[02/15 05:58:07     66s] List of identified unusable delay cells:
[02/15 05:58:07     66s] Total number of identified unusable delay cells: 0
[02/15 05:58:07     66s] 
[02/15 05:58:07     66s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[02/15 05:58:07     66s] 
[02/15 05:58:07     66s] TimeStamp Deleting Cell Server Begin ...
[02/15 05:58:07     66s] 
[02/15 05:58:07     66s] TimeStamp Deleting Cell Server End ...
[02/15 05:58:07     66s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2447.5M, current mem=2440.2M)
[02/15 05:58:07     66s] 
[02/15 05:58:07     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 05:58:07     66s] Summary for sequential cells identification: 
[02/15 05:58:07     66s]   Identified SBFF number: 34
[02/15 05:58:07     66s]   Identified MBFF number: 0
[02/15 05:58:07     66s]   Identified SB Latch number: 12
[02/15 05:58:07     66s]   Identified MB Latch number: 0
[02/15 05:58:07     66s]   Not identified SBFF number: 0
[02/15 05:58:07     66s]   Not identified MBFF number: 0
[02/15 05:58:07     66s]   Not identified SB Latch number: 0
[02/15 05:58:07     66s]   Not identified MB Latch number: 0
[02/15 05:58:07     66s]   Number of sequential cells which are not FFs: 20
[02/15 05:58:07     66s]  Visiting view : view_tt
[02/15 05:58:07     66s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 05:58:07     66s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 05:58:07     66s]  Visiting view : view_tt
[02/15 05:58:07     66s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 05:58:07     66s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 05:58:07     66s] TLC MultiMap info (StdDelay):
[02/15 05:58:07     66s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 05:58:07     66s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 05:58:07     66s]  Setting StdDelay to: 6.1ps
[02/15 05:58:07     66s] 
[02/15 05:58:07     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 05:58:07     66s] 
[02/15 05:58:07     66s] TimeStamp Deleting Cell Server Begin ...
[02/15 05:58:07     66s] 
[02/15 05:58:07     66s] TimeStamp Deleting Cell Server End ...
[02/15 05:58:07     66s] 
[02/15 05:58:07     66s] *** Summary of all messages that are not suppressed in this session:
[02/15 05:58:07     66s] Severity  ID               Count  Summary                                  
[02/15 05:58:07     66s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[02/15 05:58:07     66s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[02/15 05:58:07     66s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[02/15 05:58:07     66s] WARNING   TECHLIB-1277         4  The %s '%s' has been defined for %s %s '...
[02/15 05:58:07     66s] *** Message Summary: 26 warning(s), 0 error(s)
[02/15 05:58:07     66s] 
[02/15 05:58:07     66s] <CMD> setDesignMode -process 45
[02/15 05:58:07     66s] ##  Process: 45            (User Set)               
[02/15 05:58:07     66s] ##     Node: (not set)                           
[02/15 05:58:07     66s] 
##  Check design process and node:  
##  Design tech node is not set.

[02/15 05:58:07     66s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/15 05:58:07     66s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/15 05:58:07     66s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[02/15 05:58:07     66s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[02/15 05:58:07     66s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/15 05:58:07     66s] <CMD> setMultiCpuUsage -localCpu 8
[02/15 05:58:07     66s] <CMD> setDesignMode -bottomRoutingLayer 2
[02/15 05:58:07     66s] <CMD> setDesignMode -topRoutingLayer 7
[02/15 05:58:07     66s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[02/15 05:58:07     66s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[02/15 05:58:07     66s] <CMD> floorPlan -site asap7sc7p5t -s 180.36 180.36 6.22 6.22 6.22 6.22 -noSnap
[02/15 05:58:07     66s] Start create_tracks
[02/15 05:58:07     66s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/15 05:58:07     67s] <CMD> addWellTap -cell TAPCELL_ASAP7_75t_L -cellInterval 12.960 -inRowOffset 1.296
[02/15 05:58:07     67s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:2390.8M, EPOCH TIME: 1771156687.612934
[02/15 05:58:07     67s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2390.8M, EPOCH TIME: 1771156687.613118
[02/15 05:58:07     67s] Processing tracks to init pin-track alignment.
[02/15 05:58:07     67s] z: 1, totalTracks: 1
[02/15 05:58:07     67s] z: 3, totalTracks: 1
[02/15 05:58:07     67s] z: 5, totalTracks: 1
[02/15 05:58:07     67s] z: 7, totalTracks: 1
[02/15 05:58:07     67s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 05:58:07     67s] #spOpts: rpCkHalo=4 
[02/15 05:58:07     67s] Initializing Route Infrastructure for color support ...
[02/15 05:58:07     67s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:2390.8M, EPOCH TIME: 1771156687.624620
[02/15 05:58:07     67s] #WARNING (NRDB-411) spacing table for LAYER M5 is already defined. Ignore this one.
[02/15 05:58:07     67s] #WARNING (NRDB-411) spacing table for LAYER M6 is already defined. Ignore this one.
[02/15 05:58:07     67s] #WARNING (NRDB-411) spacing table for LAYER M7 is already defined. Ignore this one.
[02/15 05:58:07     67s] #WARNING (NRDB-2106) Ignoring layer Pad MINIMUMCUT rule with WIDTH (7.220000) <= the layer's MINWIDTH (8.000000). 
[02/15 05:58:07     67s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[02/15 05:58:07     67s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[02/15 05:58:07     67s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[02/15 05:58:07     67s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[02/15 05:58:07     67s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[02/15 05:58:07     67s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.138, REAL:0.164, MEM:2525.8M, EPOCH TIME: 1771156687.788763
[02/15 05:58:07     67s] Route Infrastructure Initialized for color support successfully.
[02/15 05:58:07     67s] Cell systolic_top LLGs are deleted
[02/15 05:58:07     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:07     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:07     67s] # Building systolic_top llgBox search-tree.
[02/15 05:58:07     67s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2531.8M, EPOCH TIME: 1771156687.798065
[02/15 05:58:07     67s] Multithreaded Timing Analysis is initialized with 8 threads
[02/15 05:58:07     67s] 
[02/15 05:58:07     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:07     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:07     67s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2597.3M, EPOCH TIME: 1771156687.834587
[02/15 05:58:07     67s] Max number of tech site patterns supported in site array is 256.
[02/15 05:58:07     67s] Core basic site is asap7sc7p5t
[02/15 05:58:07     67s] Processing tracks to init pin-track alignment.
[02/15 05:58:07     67s] z: 1, totalTracks: 1
[02/15 05:58:07     67s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 05:58:07     67s] z: 3, totalTracks: 1
[02/15 05:58:07     67s] z: 5, totalTracks: 1
[02/15 05:58:07     67s] z: 7, totalTracks: 1
[02/15 05:58:07     67s] DP-Init: Signature of floorplan is 349f796454f37a00. Signature of routing blockage is 0.
[02/15 05:58:07     67s] After signature check, allow fast init is false, keep pre-filter is false.
[02/15 05:58:07     67s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/15 05:58:07     67s] Use non-trimmed site array because memory saving is not enough.
[02/15 05:58:07     67s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 05:58:07     67s] SiteArray: use 856,064 bytes
[02/15 05:58:07     67s] SiteArray: current memory after site array memory allocation 2630.1M
[02/15 05:58:07     67s] SiteArray: FP blocked sites are writable
[02/15 05:58:07     67s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f41ef56fb80.
[02/15 05:58:07     67s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 1 thread pools are available.
[02/15 05:58:07     67s] Keep-away cache is enable on metals: 1-10
[02/15 05:58:07     67s] Estimated cell power/ground rail width = 0.135 um
[02/15 05:58:07     67s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 05:58:07     67s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:2758.1M, EPOCH TIME: 1771156687.854209
[02/15 05:58:07     67s] Process 0 (called=0 computed=0) wires and vias for routing blockage analysis
[02/15 05:58:07     67s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:0.006, REAL:0.005, MEM:2758.1M, EPOCH TIME: 1771156687.859027
[02/15 05:58:07     67s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 05:58:07     67s] Atter site array init, number of instance map data is 0.
[02/15 05:58:07     67s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.031, REAL:0.026, MEM:2758.1M, EPOCH TIME: 1771156687.860750
[02/15 05:58:07     67s] 
[02/15 05:58:07     67s] Scanning PG Shapes for Pre-Colorizing...Done.
[02/15 05:58:07     67s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:58:07     67s]  Pre_CCE_Colorizing is beginning ...
[02/15 05:58:07     67s] 
[02/15 05:58:07     67s]    Running colorizing using 8 threads!...
[02/15 05:58:07     67s] 
[02/15 05:58:07     67s]    ...Pre_Cce_Colorize MT is done!
[02/15 05:58:07     67s] 
[02/15 05:58:07     67s] 	Real Time: 0.003705  Cpu Time: 0.027328
[02/15 05:58:07     67s]    424 cells have been colorized (424+0+0),
[02/15 05:58:07     67s]  Pre_CCE_Colorizing is done.
[02/15 05:58:07     67s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.109, REAL:0.077, MEM:2730.1M, EPOCH TIME: 1771156687.874774
[02/15 05:58:07     67s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2730.1M, EPOCH TIME: 1771156687.875048
[02/15 05:58:07     67s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.001, REAL:0.000, MEM:2730.1M, EPOCH TIME: 1771156687.875398
[02/15 05:58:07     67s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2730.1MB).
[02/15 05:58:07     67s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.271, REAL:0.264, MEM:2730.1M, EPOCH TIME: 1771156687.877306
[02/15 05:58:07     67s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.271, REAL:0.264, MEM:2730.1M, EPOCH TIME: 1771156687.877350
[02/15 05:58:07     67s] For 2505 new insts, OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2730.4M, EPOCH TIME: 1771156687.949985
[02/15 05:58:07     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:58:07     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:07     67s] Cell systolic_top LLGs are deleted
[02/15 05:58:07     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:07     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:07     67s] # Resetting pin-track-align track data.
[02/15 05:58:07     67s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.009, REAL:0.006, MEM:2761.6M, EPOCH TIME: 1771156687.955796
[02/15 05:58:07     67s] Inserted 2505 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP).
[02/15 05:58:07     67s] <CMD> add_tracks -snap_m1_track_to_cell_pins
[02/15 05:58:07     67s] Start create_tracks
[02/15 05:58:07     67s] <CMD> add_tracks -mode replace -offsets {M5 vertical 0}
[02/15 05:58:07     67s] Start create_tracks
[02/15 05:58:07     67s] <CMD> deleteAllFPObjects
[02/15 05:58:08     67s] There is no pin guide defined.
[02/15 05:58:08     67s] **WARN: (IMPFP-6001):	NO matching routing blockage found. Nothing deleted. 
[02/15 05:58:08     67s] There is no pin blockage which matches the wildcard name [*].
[02/15 05:58:08     67s] <CMD> addWellTap -cell TAPCELL_ASAP7_75t_L -cellInterval 12.960 -inRowOffset 1.296
[02/15 05:58:08     67s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:2678.4M, EPOCH TIME: 1771156688.325780
[02/15 05:58:08     67s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2678.4M, EPOCH TIME: 1771156688.326003
[02/15 05:58:08     67s] Processing tracks to init pin-track alignment.
[02/15 05:58:08     67s] z: 1, totalTracks: 0
[02/15 05:58:08     67s] z: 3, totalTracks: 1
[02/15 05:58:08     67s] z: 5, totalTracks: 1
[02/15 05:58:08     67s] z: 7, totalTracks: 1
[02/15 05:58:08     67s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 05:58:08     67s] #spOpts: rpCkHalo=4 
[02/15 05:58:08     67s] Initializing Route Infrastructure for color support ...
[02/15 05:58:08     67s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:2678.4M, EPOCH TIME: 1771156688.326277
[02/15 05:58:08     67s] #WARNING (NRDB-411) spacing table for LAYER M5 is already defined. Ignore this one.
[02/15 05:58:08     67s] #WARNING (NRDB-411) spacing table for LAYER M6 is already defined. Ignore this one.
[02/15 05:58:08     67s] #WARNING (NRDB-411) spacing table for LAYER M7 is already defined. Ignore this one.
[02/15 05:58:08     67s] #WARNING (NRDB-2106) Ignoring layer Pad MINIMUMCUT rule with WIDTH (7.220000) <= the layer's MINWIDTH (8.000000). 
[02/15 05:58:08     67s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[02/15 05:58:08     67s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[02/15 05:58:08     67s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[02/15 05:58:08     67s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[02/15 05:58:08     67s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[02/15 05:58:08     67s] #WARNING (NRDB-2155) Layer M1 doesn't have track defined in preferrable routing direction. Coloring cannot finish. 
[02/15 05:58:08     67s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.107, REAL:0.107, MEM:2678.4M, EPOCH TIME: 1771156688.433129
[02/15 05:58:08     67s] Route Infrastructure Initialized for color support successfully.
[02/15 05:58:08     67s] Cell systolic_top LLGs are deleted
[02/15 05:58:08     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:08     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:08     67s] # Building systolic_top llgBox search-tree.
[02/15 05:58:08     67s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2678.4M, EPOCH TIME: 1771156688.438949
[02/15 05:58:08     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:08     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:08     67s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2678.4M, EPOCH TIME: 1771156688.439546
[02/15 05:58:08     67s] Max number of tech site patterns supported in site array is 256.
[02/15 05:58:08     67s] Core basic site is asap7sc7p5t
[02/15 05:58:08     67s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 05:58:08     67s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/15 05:58:08     67s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 05:58:08     67s] SiteArray: use 856,064 bytes
[02/15 05:58:08     67s] SiteArray: current memory after site array memory allocation 2679.2M
[02/15 05:58:08     67s] SiteArray: FP blocked sites are writable
[02/15 05:58:08     67s] Keep-away cache is enable on metals: 1-10
[02/15 05:58:08     67s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 05:58:08     67s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:2679.2M, EPOCH TIME: 1771156688.455277
[02/15 05:58:08     67s] Process 0 (called=0 computed=0) wires and vias for routing blockage analysis
[02/15 05:58:08     67s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:0.006, REAL:0.004, MEM:2679.2M, EPOCH TIME: 1771156688.459549
[02/15 05:58:08     67s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 05:58:08     67s] Atter site array init, number of instance map data is 0.
[02/15 05:58:08     67s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.026, REAL:0.021, MEM:2679.2M, EPOCH TIME: 1771156688.460719
[02/15 05:58:08     67s] 
[02/15 05:58:08     67s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:58:08     67s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:58:08     67s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.031, REAL:0.026, MEM:2679.2M, EPOCH TIME: 1771156688.464729
[02/15 05:58:08     67s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2679.2M, EPOCH TIME: 1771156688.464806
[02/15 05:58:08     67s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2679.2M, EPOCH TIME: 1771156688.464948
[02/15 05:58:08     67s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2679.2MB).
[02/15 05:58:08     67s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.145, REAL:0.140, MEM:2679.2M, EPOCH TIME: 1771156688.466202
[02/15 05:58:08     67s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.145, REAL:0.140, MEM:2679.2M, EPOCH TIME: 1771156688.466244
[02/15 05:58:08     67s] For 2505 new insts, OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2679.5M, EPOCH TIME: 1771156688.523244
[02/15 05:58:08     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:58:08     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:08     67s] Cell systolic_top LLGs are deleted
[02/15 05:58:08     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:08     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:08     67s] # Resetting pin-track-align track data.
[02/15 05:58:08     67s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.012, REAL:0.006, MEM:2678.7M, EPOCH TIME: 1771156688.529598
[02/15 05:58:08     67s] Inserted 2505 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP).
[02/15 05:58:08     67s] <CMD> setPinAssignMode -pinEditInBatch true
[02/15 05:58:08     67s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2.016 -pin {clk rst_n wr_en_a wr_en_b wr_row_addr[1] wr_row_addr[0] wr_data[3][7] wr_data[3][6] wr_data[3][5] wr_data[3][4] wr_data[3][3] wr_data[3][2] wr_data[3][1] wr_data[3][0] wr_data[2][7] wr_data[2][6] wr_data[2][5] wr_data[2][4] wr_data[2][3] wr_data[2][2] wr_data[2][1] wr_data[2][0] wr_data[1][7] wr_data[1][6] wr_data[1][5] wr_data[1][4] wr_data[1][3] wr_data[1][2] wr_data[1][1] wr_data[1][0] wr_data[0][7] wr_data[0][6] wr_data[0][5] wr_data[0][4] wr_data[0][3] wr_data[0][2] wr_data[0][1] wr_data[0][0] start rd_row_addr[1] rd_row_addr[0]}
[02/15 05:58:08     67s] **WARN: (IMPTR-2106):	There is no track defined on layer M1. This can be due to out of range track value and the need to use 64bit version or a problem with the track in that layer. Check the track input for layer M1. You may need to run 'generateTracks' command before proceeding.
[02/15 05:58:08     67s] Successfully spread [41] pins.
[02/15 05:58:08     67s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2678.4M).
[02/15 05:58:08     67s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 1.008 -pin {busy done rd_data[3][31] rd_data[3][30] rd_data[3][29] rd_data[3][28] rd_data[3][27] rd_data[3][26] rd_data[3][25] rd_data[3][24] rd_data[3][23] rd_data[3][22] rd_data[3][21] rd_data[3][20] rd_data[3][19] rd_data[3][18] rd_data[3][17] rd_data[3][16] rd_data[3][15] rd_data[3][14] rd_data[3][13] rd_data[3][12] rd_data[3][11] rd_data[3][10] rd_data[3][9] rd_data[3][8] rd_data[3][7] rd_data[3][6] rd_data[3][5] rd_data[3][4] rd_data[3][3] rd_data[3][2] rd_data[3][1] rd_data[3][0] rd_data[2][31] rd_data[2][30] rd_data[2][29] rd_data[2][28] rd_data[2][27] rd_data[2][26] rd_data[2][25] rd_data[2][24] rd_data[2][23] rd_data[2][22] rd_data[2][21] rd_data[2][20] rd_data[2][19] rd_data[2][18] rd_data[2][17] rd_data[2][16] rd_data[2][15] rd_data[2][14] rd_data[2][13] rd_data[2][12] rd_data[2][11] rd_data[2][10] rd_data[2][9] rd_data[2][8] rd_data[2][7] rd_data[2][6] rd_data[2][5] rd_data[2][4] rd_data[2][3] rd_data[2][2] rd_data[2][1] rd_data[2][0] rd_data[1][31] rd_data[1][30] rd_data[1][29] rd_data[1][28] rd_data[1][27] rd_data[1][26] rd_data[1][25] rd_data[1][24] rd_data[1][23] rd_data[1][22] rd_data[1][21] rd_data[1][20] rd_data[1][19] rd_data[1][18] rd_data[1][17] rd_data[1][16] rd_data[1][15] rd_data[1][14] rd_data[1][13] rd_data[1][12] rd_data[1][11] rd_data[1][10] rd_data[1][9] rd_data[1][8] rd_data[1][7] rd_data[1][6] rd_data[1][5] rd_data[1][4] rd_data[1][3] rd_data[1][2] rd_data[1][1] rd_data[1][0] rd_data[0][31] rd_data[0][30] rd_data[0][29] rd_data[0][28] rd_data[0][27] rd_data[0][26] rd_data[0][25] rd_data[0][24] rd_data[0][23] rd_data[0][22] rd_data[0][21] rd_data[0][20] rd_data[0][19] rd_data[0][18] rd_data[0][17] rd_data[0][16] rd_data[0][15] rd_data[0][14] rd_data[0][13] rd_data[0][12] rd_data[0][11] rd_data[0][10] rd_data[0][9] rd_data[0][8] rd_data[0][7] rd_data[0][6] rd_data[0][5] rd_data[0][4] rd_data[0][3] rd_data[0][2] rd_data[0][1] rd_data[0][0]}
[02/15 05:58:08     67s] Successfully spread [130] pins.
[02/15 05:58:08     67s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2678.4M).
[02/15 05:58:08     67s] <CMD> editPin -snap TRACK -pin *
[02/15 05:58:08     67s] Updated attributes of 171 pin(s) of partition systolic_top
[02/15 05:58:08     67s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2678.4M).
[02/15 05:58:08     67s] <CMD> setPinAssignMode -pinEditInBatch false
[02/15 05:58:08     67s] <CMD> legalizePin
[02/15 05:58:08     68s] #% Begin legalizePin (date=02/15 05:58:08, mem=2202.1M)
[02/15 05:58:08     68s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[02/15 05:58:08     68s] 
[02/15 05:58:08     68s] Start pin legalization for the partition [systolic_top]:
[02/15 05:58:08     68s] Moving Pin [clk] to LEGAL location (   0.000   56.080 2 )
[02/15 05:58:08     68s] Moving Pin [rst_n] to LEGAL location (   0.000   58.060 2 )
[02/15 05:58:08     68s] Moving Pin [wr_en_a] to LEGAL location (   0.000   60.040 2 )
[02/15 05:58:08     68s] Moving Pin [wr_en_b] to LEGAL location (   0.000   62.104 4 )
[02/15 05:58:08     68s] Moving Pin [wr_row_addr[1]] to LEGAL location (   0.000   64.072 2 )
[02/15 05:58:08     68s] Moving Pin [wr_row_addr[0]] to LEGAL location (   0.000   66.136 4 )
[02/15 05:58:08     68s] Moving Pin [wr_data[3][7]] to LEGAL location (   0.000   68.104 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[3][6]] to LEGAL location (   0.000   70.168 4 )
[02/15 05:58:08     68s] Moving Pin [wr_data[3][5]] to LEGAL location (   0.000   72.100 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[3][4]] to LEGAL location (   0.000   74.200 4 )
[02/15 05:58:08     68s] Moving Pin [wr_data[3][3]] to LEGAL location (   0.000   76.240 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[3][2]] to LEGAL location (   0.000   78.232 4 )
[02/15 05:58:08     68s] Moving Pin [wr_data[3][1]] to LEGAL location (   0.000   80.272 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[3][0]] to LEGAL location (   0.000   82.264 4 )
[02/15 05:58:08     68s] Moving Pin [wr_data[2][7]] to LEGAL location (   0.000   84.304 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[2][6]] to LEGAL location (   0.000   86.296 4 )
[02/15 05:58:08     68s] Moving Pin [wr_data[2][5]] to LEGAL location (   0.000   88.300 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[2][4]] to LEGAL location (   0.000   90.328 4 )
[02/15 05:58:08     68s] Moving Pin [wr_data[2][3]] to LEGAL location (   0.000   92.296 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[2][2]] to LEGAL location (   0.000   94.360 4 )
[02/15 05:58:08     68s] Moving Pin [wr_data[2][1]] to LEGAL location (   0.000   96.328 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[2][0]] to LEGAL location (   0.000   98.392 4 )
[02/15 05:58:08     68s] Moving Pin [wr_data[1][7]] to LEGAL location (   0.000  100.360 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[1][6]] to LEGAL location (   0.000  102.424 4 )
[02/15 05:58:08     68s] Moving Pin [wr_data[1][5]] to LEGAL location (   0.000  104.500 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[1][4]] to LEGAL location (   0.000  106.456 4 )
[02/15 05:58:08     68s] Moving Pin [wr_data[1][3]] to LEGAL location (   0.000  108.496 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[1][2]] to LEGAL location (   0.000  110.488 4 )
[02/15 05:58:08     68s] Moving Pin [wr_data[1][1]] to LEGAL location (   0.000  112.528 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[1][0]] to LEGAL location (   0.000  114.520 4 )
[02/15 05:58:08     68s] Moving Pin [wr_data[0][7]] to LEGAL location (   0.000  116.560 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[0][6]] to LEGAL location (   0.000  118.540 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[0][5]] to LEGAL location (   0.000  120.520 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[0][4]] to LEGAL location (   0.000  122.584 4 )
[02/15 05:58:08     68s] Moving Pin [wr_data[0][3]] to LEGAL location (   0.000  124.552 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[0][2]] to LEGAL location (   0.000  126.616 4 )
[02/15 05:58:08     68s] Moving Pin [wr_data[0][1]] to LEGAL location (   0.000  128.584 2 )
[02/15 05:58:08     68s] Moving Pin [wr_data[0][0]] to LEGAL location (   0.000  130.648 4 )
[02/15 05:58:08     68s] Moving Pin [start] to LEGAL location (   0.000  132.580 2 )
[02/15 05:58:08     68s] Moving Pin [busy] to LEGAL location ( 192.800  161.560 2 )
[02/15 05:58:08     68s] Moving Pin [done] to LEGAL location ( 192.800  160.600 4 )
[02/15 05:58:08     68s] Moving Pin [rd_row_addr[1]] to LEGAL location (   0.000  134.680 4 )
[02/15 05:58:08     68s] Moving Pin [rd_row_addr[0]] to LEGAL location (   0.000  136.720 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][31]] to LEGAL location ( 192.800  159.580 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][30]] to LEGAL location ( 192.800  158.500 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][29]] to LEGAL location ( 192.800  157.600 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][28]] to LEGAL location ( 192.800  156.568 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][27]] to LEGAL location ( 192.800  155.584 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][26]] to LEGAL location ( 192.800  154.504 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][25]] to LEGAL location ( 192.800  153.568 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][24]] to LEGAL location ( 192.800  152.536 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][23]] to LEGAL location ( 192.800  151.552 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][22]] to LEGAL location ( 192.800  150.472 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][21]] to LEGAL location ( 192.800  149.536 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][20]] to LEGAL location ( 192.800  148.504 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][19]] to LEGAL location ( 192.800  147.520 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][18]] to LEGAL location ( 192.800  146.440 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][17]] to LEGAL location ( 192.800  145.432 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][16]] to LEGAL location ( 192.800  144.460 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][15]] to LEGAL location ( 192.800  143.512 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][14]] to LEGAL location ( 192.800  142.480 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][13]] to LEGAL location ( 192.800  141.400 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][12]] to LEGAL location ( 192.800  140.440 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][11]] to LEGAL location ( 192.800  139.384 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][10]] to LEGAL location ( 192.800  138.448 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][9]] to LEGAL location ( 192.800  137.368 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][8]] to LEGAL location ( 192.800  136.408 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][7]] to LEGAL location ( 192.800  135.352 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][6]] to LEGAL location ( 192.800  134.416 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][5]] to LEGAL location ( 192.800  133.336 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][4]] to LEGAL location ( 192.800  132.376 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][3]] to LEGAL location ( 192.800  131.320 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][2]] to LEGAL location ( 192.800  130.420 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][1]] to LEGAL location ( 192.800  129.340 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[3][0]] to LEGAL location ( 192.800  128.344 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][31]] to LEGAL location ( 192.800  127.360 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][30]] to LEGAL location ( 192.800  126.280 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][29]] to LEGAL location ( 192.800  125.344 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][28]] to LEGAL location ( 192.800  124.312 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][27]] to LEGAL location ( 192.800  123.328 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][26]] to LEGAL location ( 192.800  122.248 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][25]] to LEGAL location ( 192.800  121.312 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][24]] to LEGAL location ( 192.800  120.280 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][23]] to LEGAL location ( 192.800  119.296 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][22]] to LEGAL location ( 192.800  118.216 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][21]] to LEGAL location ( 192.800  117.280 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][20]] to LEGAL location ( 192.800  116.248 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][19]] to LEGAL location ( 192.800  115.288 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][18]] to LEGAL location ( 192.800  114.220 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][17]] to LEGAL location ( 192.800  113.176 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][16]] to LEGAL location ( 192.800  112.216 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][15]] to LEGAL location ( 192.800  111.160 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][14]] to LEGAL location ( 192.800  110.224 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][13]] to LEGAL location ( 192.800  109.144 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][12]] to LEGAL location ( 192.800  108.184 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][11]] to LEGAL location ( 192.800  107.128 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][10]] to LEGAL location ( 192.800  106.192 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][9]] to LEGAL location ( 192.800  105.112 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][8]] to LEGAL location ( 192.800  104.152 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][7]] to LEGAL location ( 192.800  103.096 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][6]] to LEGAL location ( 192.800  102.160 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][5]] to LEGAL location ( 192.800  101.080 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][4]] to LEGAL location ( 192.800  100.120 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][3]] to LEGAL location ( 192.800   99.100 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][2]] to LEGAL location ( 192.800   98.020 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][1]] to LEGAL location ( 192.800   97.120 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[2][0]] to LEGAL location ( 192.800   96.088 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][31]] to LEGAL location ( 192.800   95.104 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][30]] to LEGAL location ( 192.800   94.024 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][29]] to LEGAL location ( 192.800   93.088 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][28]] to LEGAL location ( 192.800   92.056 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][27]] to LEGAL location ( 192.800   91.072 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][26]] to LEGAL location ( 192.800   89.992 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][25]] to LEGAL location ( 192.800   89.056 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][24]] to LEGAL location ( 192.800   88.024 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][23]] to LEGAL location ( 192.800   87.040 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][22]] to LEGAL location ( 192.800   85.960 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][21]] to LEGAL location ( 192.800   84.952 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][20]] to LEGAL location ( 192.800   83.980 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][19]] to LEGAL location ( 192.800   83.032 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][18]] to LEGAL location ( 192.800   82.000 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][17]] to LEGAL location ( 192.800   80.920 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][16]] to LEGAL location ( 192.800   79.960 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][15]] to LEGAL location ( 192.800   78.904 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][14]] to LEGAL location ( 192.800   77.968 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][13]] to LEGAL location ( 192.800   76.888 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][12]] to LEGAL location ( 192.800   75.928 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][11]] to LEGAL location ( 192.800   74.872 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][10]] to LEGAL location ( 192.800   73.936 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][9]] to LEGAL location ( 192.800   72.856 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][8]] to LEGAL location ( 192.800   71.896 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][7]] to LEGAL location ( 192.800   70.840 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][6]] to LEGAL location ( 192.800   69.940 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][5]] to LEGAL location ( 192.800   68.860 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][4]] to LEGAL location ( 192.800   67.864 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][3]] to LEGAL location ( 192.800   66.880 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][2]] to LEGAL location ( 192.800   65.800 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][1]] to LEGAL location ( 192.800   64.864 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[1][0]] to LEGAL location ( 192.800   63.832 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][31]] to LEGAL location ( 192.800   62.848 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][30]] to LEGAL location ( 192.800   61.768 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][29]] to LEGAL location ( 192.800   60.832 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][28]] to LEGAL location ( 192.800   59.800 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][27]] to LEGAL location ( 192.800   58.816 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][26]] to LEGAL location ( 192.800   57.736 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][25]] to LEGAL location ( 192.800   56.800 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][24]] to LEGAL location ( 192.800   55.768 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][23]] to LEGAL location ( 192.800   54.808 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][22]] to LEGAL location ( 192.800   53.740 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][21]] to LEGAL location ( 192.800   52.696 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][20]] to LEGAL location ( 192.800   51.736 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][19]] to LEGAL location ( 192.800   50.680 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][18]] to LEGAL location ( 192.800   49.744 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][17]] to LEGAL location ( 192.800   48.664 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][16]] to LEGAL location ( 192.800   47.704 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][15]] to LEGAL location ( 192.800   46.648 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][14]] to LEGAL location ( 192.800   45.712 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][13]] to LEGAL location ( 192.800   44.632 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][12]] to LEGAL location ( 192.800   43.672 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][11]] to LEGAL location ( 192.800   42.616 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][10]] to LEGAL location ( 192.800   41.680 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][9]] to LEGAL location ( 192.800   40.600 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][8]] to LEGAL location ( 192.800   39.640 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][7]] to LEGAL location ( 192.800   38.620 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][6]] to LEGAL location ( 192.800   37.540 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][5]] to LEGAL location ( 192.800   36.640 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][4]] to LEGAL location ( 192.800   35.608 4 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][3]] to LEGAL location ( 192.800   34.624 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][2]] to LEGAL location ( 192.800   33.544 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][1]] to LEGAL location ( 192.800   32.608 2 )
[02/15 05:58:08     68s] Moving Pin [rd_data[0][0]] to LEGAL location ( 192.800   31.576 4 )
[02/15 05:58:08     68s] Summary report for top level: [systolic_top] 
[02/15 05:58:08     68s] 	Total Pads                         : 0
[02/15 05:58:08     68s] 	Total Pins                         : 171
[02/15 05:58:08     68s] 	Legally Assigned Pins              : 171
[02/15 05:58:08     68s] 	Illegally Assigned Pins            : 0
[02/15 05:58:08     68s] 	Unplaced Pins                      : 0
[02/15 05:58:08     68s] 	Constant/Spl Net Pins              : 0
[02/15 05:58:08     68s] 	Internal Pins                      : 0
[02/15 05:58:08     68s] 	Legally Assigned Feedthrough Pins  : 0
[02/15 05:58:08     68s] 	Illegally Assigned Feedthrough Pins: 0
[02/15 05:58:08     68s] End of Summary report
[02/15 05:58:08     68s] 171 pin(s) of the Partition systolic_top were legalized.
[02/15 05:58:08     68s] End pin legalization for the partition [systolic_top].
[02/15 05:58:08     68s] 
[02/15 05:58:08     68s] #% End legalizePin (date=02/15 05:58:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=2202.4M, current mem=2202.4M)
[02/15 05:58:08     68s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Pad -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin standardcell -skip_via_on_wire_shape noshape
[02/15 05:58:08     68s] The ring targets are set to core/block ring wires.
[02/15 05:58:08     68s] addRing command will consider rows while creating rings.
[02/15 05:58:08     68s] addRing command will disallow rings to go over rows.
[02/15 05:58:08     68s] addRing command will ignore shorts while creating rings.
[02/15 05:58:08     68s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M7 bottom M7 left M6 right M6} -width 2.176 -spacing 0.384 -offset 0.384 -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[02/15 05:58:08     68s] #% Begin addRing (date=02/15 05:58:08, mem=2202.5M)
[02/15 05:58:08     68s] 
[02/15 05:58:08     68s] 
[02/15 05:58:08     68s] viaInitial starts at Sun Feb 15 05:58:08 2026
viaInitial ends at Sun Feb 15 05:58:08 2026
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:08     68s] Ring generation is complete.
[02/15 05:58:08     68s] vias are now being generated.
[02/15 05:58:08     68s] addRing created 8 wires.
[02/15 05:58:08     68s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/15 05:58:08     68s] +--------+----------------+----------------+
[02/15 05:58:08     68s] |  Layer |     Created    |     Deleted    |
[02/15 05:58:08     68s] +--------+----------------+----------------+
[02/15 05:58:08     68s] |   M6   |        4       |       NA       |
[02/15 05:58:08     68s] |   V6   |        8       |        0       |
[02/15 05:58:08     68s] |   M7   |        4       |       NA       |
[02/15 05:58:08     68s] +--------+----------------+----------------+
[02/15 05:58:08     68s] #% End addRing (date=02/15 05:58:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=2205.9M, current mem=2205.9M)
[02/15 05:58:08     68s] <CMD> addStripe -skip_via_on_wire_shape blockring -direction horizontal -set_to_set_distance 2.16 -skip_via_on_pin Standardcell -stacked_via_top_layer M1 -layer M2 -width 0.072 -nets VDD -stacked_via_bottom_layer M1 -start_from bottom -snap_wire_center_to_grid None -start_offset -0.044 -stop_offset -0.044
[02/15 05:58:08     68s] #% Begin addStripe (date=02/15 05:58:08, mem=2205.9M)
[02/15 05:58:08     68s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[02/15 05:58:08     68s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[02/15 05:58:08     68s] 
[02/15 05:58:08     68s] **WARN: (IMPPP-2030):	Layer M2 allows on grid right way wires only. Snap wire center to routing grid automatically.
[02/15 05:58:08     68s] Initialize fgc environment(mem: 2678.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:08     68s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:08     68s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:08     68s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:08     68s] Starting stripe generation ...
[02/15 05:58:08     68s] Non-Default Mode Option Settings :
[02/15 05:58:08     68s]   NONE
[02/15 05:58:08     68s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[02/15 05:58:08     68s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:08     68s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:08     68s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:08     68s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:08     68s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:08     68s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:08     68s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:08     68s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:08     68s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:08     68s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:08     68s] Stripe generation is complete.
[02/15 05:58:08     68s] addStripe created 84 wires.
[02/15 05:58:08     68s] ViaGen created 0 via, deleted 0 via to avoid violation.
[02/15 05:58:08     68s] +--------+----------------+----------------+
[02/15 05:58:08     68s] |  Layer |     Created    |     Deleted    |
[02/15 05:58:08     68s] +--------+----------------+----------------+
[02/15 05:58:08     68s] |   M2   |       84       |       NA       |
[02/15 05:58:08     68s] +--------+----------------+----------------+
[02/15 05:58:08     68s] #% End addStripe (date=02/15 05:58:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=2207.3M, current mem=2207.3M)
[02/15 05:58:08     68s] <CMD> addStripe -skip_via_on_wire_shape blockring -direction horizontal -set_to_set_distance 2.16 -skip_via_on_pin Standardcell -stacked_via_top_layer M1 -layer M2 -width 0.072 -nets VSS -stacked_via_bottom_layer M1 -start_from bottom -snap_wire_center_to_grid None -start_offset 1.036 -stop_offset -0.044
[02/15 05:58:09     68s] #% Begin addStripe (date=02/15 05:58:08, mem=2207.3M)
[02/15 05:58:09     68s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[02/15 05:58:09     68s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[02/15 05:58:09     68s] 
[02/15 05:58:09     68s] **WARN: (IMPPP-2030):	Layer M2 allows on grid right way wires only. Snap wire center to routing grid automatically.
[02/15 05:58:09     68s] Initialize fgc environment(mem: 2678.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Starting stripe generation ...
[02/15 05:58:09     68s] Non-Default Mode Option Settings :
[02/15 05:58:09     68s]   NONE
[02/15 05:58:09     68s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[02/15 05:58:09     68s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Stripe generation is complete.
[02/15 05:58:09     68s] addStripe created 84 wires.
[02/15 05:58:09     68s] ViaGen created 0 via, deleted 0 via to avoid violation.
[02/15 05:58:09     68s] +--------+----------------+----------------+
[02/15 05:58:09     68s] |  Layer |     Created    |     Deleted    |
[02/15 05:58:09     68s] +--------+----------------+----------------+
[02/15 05:58:09     68s] |   M2   |       84       |       NA       |
[02/15 05:58:09     68s] +--------+----------------+----------------+
[02/15 05:58:09     68s] #% End addStripe (date=02/15 05:58:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2207.4M, current mem=2207.4M)
[02/15 05:58:09     68s] <CMD> addStripe -skip_via_on_wire_shape Noshape -set_to_set_distance 12.960 -skip_via_on_pin Standardcell -stacked_via_top_layer Pad -spacing 0.360 -xleft_offset 0.360 -layer M3 -width 0.936 -nets {VDD VSS} -stacked_via_bottom_layer M2 -start_from left
[02/15 05:58:09     68s] #% Begin addStripe (date=02/15 05:58:09, mem=2207.4M)
[02/15 05:58:09     68s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[02/15 05:58:09     68s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[02/15 05:58:09     68s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[02/15 05:58:09     68s] 
[02/15 05:58:09     68s] **WARN: (IMPPP-2030):	Layer M3 allows on grid right way wires only. Snap wire center to routing grid automatically.
[02/15 05:58:09     68s] Initialize fgc environment(mem: 2678.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Starting stripe generation ...
[02/15 05:58:09     68s] Non-Default Mode Option Settings :
[02/15 05:58:09     68s]   NONE
[02/15 05:58:09     68s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     68s] Stripe generation is complete.
[02/15 05:58:09     68s] vias are now being generated.
[02/15 05:58:09     69s] addStripe created 28 wires.
[02/15 05:58:09     69s] ViaGen created 2576 vias, deleted 0 via to avoid violation.
[02/15 05:58:09     69s] +--------+----------------+----------------+
[02/15 05:58:09     69s] |  Layer |     Created    |     Deleted    |
[02/15 05:58:09     69s] +--------+----------------+----------------+
[02/15 05:58:09     69s] |   V2   |      2352      |        0       |
[02/15 05:58:09     69s] |   M3   |       28       |       NA       |
[02/15 05:58:09     69s] |   V3   |       56       |        0       |
[02/15 05:58:09     69s] |   V4   |       56       |        0       |
[02/15 05:58:09     69s] |   V5   |       56       |        0       |
[02/15 05:58:09     69s] |   V6   |       56       |        0       |
[02/15 05:58:09     69s] +--------+----------------+----------------+
[02/15 05:58:09     69s] #% End addStripe (date=02/15 05:58:09, total cpu=0:00:00.5, real=0:00:00.0, peak res=2207.6M, current mem=2207.6M)
[02/15 05:58:09     69s] <CMD> addStripe -skip_via_on_wire_shape Noshape -direction horizontal -set_to_set_distance 21.6 -skip_via_on_pin Standardcell -stacked_via_top_layer M7 -spacing 0.864 -layer M4 -width 0.864 -nets {VDD VSS} -stacked_via_bottom_layer M3 -start_from bottom
[02/15 05:58:09     69s] #% Begin addStripe (date=02/15 05:58:09, mem=2207.6M)
[02/15 05:58:09     69s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[02/15 05:58:09     69s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[02/15 05:58:09     69s] 
[02/15 05:58:09     69s] **WARN: (IMPPP-2030):	Layer M4 allows on grid right way wires only. Snap wire center to routing grid automatically.
[02/15 05:58:09     69s] Initialize fgc environment(mem: 2678.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     69s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     69s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     69s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2678.4M)
[02/15 05:58:09     69s] Starting stripe generation ...
[02/15 05:58:09     69s] Non-Default Mode Option Settings :
[02/15 05:58:09     69s]   NONE
[02/15 05:58:09     69s] Stripe generation is complete.
[02/15 05:58:09     69s] vias are now being generated.
[02/15 05:58:09     69s] addStripe created 18 wires.
[02/15 05:58:09     69s] ViaGen created 324 vias, deleted 0 via to avoid violation.
[02/15 05:58:09     69s] +--------+----------------+----------------+
[02/15 05:58:09     69s] |  Layer |     Created    |     Deleted    |
[02/15 05:58:09     69s] +--------+----------------+----------------+
[02/15 05:58:09     69s] |   V3   |       252      |        0       |
[02/15 05:58:09     69s] |   M4   |       18       |       NA       |
[02/15 05:58:09     69s] |   V4   |       36       |        0       |
[02/15 05:58:09     69s] |   V5   |       36       |        0       |
[02/15 05:58:09     69s] +--------+----------------+----------------+
[02/15 05:58:09     69s] #% End addStripe (date=02/15 05:58:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2207.6M, current mem=2207.6M)
[02/15 05:58:09     69s] <CMD> setSrouteMode -reset
[02/15 05:58:09     69s] <CMD> setSrouteMode -viaConnectToShape noshape
[02/15 05:58:09     69s] <CMD> sroute -connect corePin -layerChangeRange {M1(1) M7(1)} -blockPinTarget nearestTarget -floatingStripeTarget {blockring padring ring stripe ringpin blockpin followpin} -deleteExistingRoutes -allowJogging 0 -crossoverViaLayerRange {M1(1) Pad(10)} -nets {VDD VSS} -allowLayerChange 0 -targetViaLayerRange {M1(1) Pad(10)}
[02/15 05:58:09     69s] #% Begin sroute (date=02/15 05:58:09, mem=2207.6M)
[02/15 05:58:09     69s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[02/15 05:58:09     69s] **WARN: (IMPSR-4058):	Sroute option: floatingStripeTarget should be used in conjunction with option: -connect floatingStripe. 
[02/15 05:58:09     69s] *** Begin SPECIAL ROUTE on Sun Feb 15 05:58:09 2026 ***
[02/15 05:58:09     69s] SPECIAL ROUTE ran on directory: /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR
[02/15 05:58:09     69s] SPECIAL ROUTE ran on machine: raindrop (Linux 5.14.0-611.27.1.el9_7.x86_64 x86_64 2.40Ghz)
[02/15 05:58:09     69s] 
[02/15 05:58:09     69s] Begin option processing ...
[02/15 05:58:09     69s] srouteConnectPowerBump set to false
[02/15 05:58:09     69s] routeSelectNet set to "VDD VSS"
[02/15 05:58:09     69s] routeSpecial set to true
[02/15 05:58:09     69s] srouteBottomLayerLimit set to 1
[02/15 05:58:09     69s] srouteBottomTargetLayerLimit set to 1
[02/15 05:58:09     69s] srouteConnectBlockPin set to false
[02/15 05:58:09     69s] srouteConnectConverterPin set to false
[02/15 05:58:09     69s] srouteConnectPadPin set to false
[02/15 05:58:09     69s] srouteConnectStripe set to false
[02/15 05:58:09     69s] srouteCrossoverViaBottomLayer set to 1
[02/15 05:58:09     69s] srouteCrossoverViaTopLayer set to 10
[02/15 05:58:09     69s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[02/15 05:58:09     69s] srouteFollowCorePinEnd set to 3
[02/15 05:58:09     69s] srouteFollowPadPin set to false
[02/15 05:58:09     69s] srouteNoLayerChangeRoute set to true
[02/15 05:58:09     69s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[02/15 05:58:09     69s] sroutePadPinAllPorts set to true
[02/15 05:58:09     69s] srouteRoutePowerBarPortOnBothDir set to true
[02/15 05:58:09     69s] srouteStopBlockPin set to "nearestTarget"
[02/15 05:58:09     69s] srouteStraightConnections set to "straightWithDrcClean"
[02/15 05:58:09     69s] srouteTopLayerLimit set to 7
[02/15 05:58:09     69s] srouteTopTargetLayerLimit set to 10
[02/15 05:58:09     69s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 274.00 megs.
[02/15 05:58:09     69s] 
[02/15 05:58:09     69s] Reading DB technology information...
[02/15 05:58:09     69s] Finished reading DB technology information.
[02/15 05:58:09     69s] Reading floorplan and netlist information...
[02/15 05:58:09     69s] Finished reading floorplan and netlist information.
[02/15 05:58:10     69s] Read in 21 layers, 10 routing layers, 1 overlap layer
[02/15 05:58:10     69s] Read in 1 nondefault rule, 0 used
[02/15 05:58:10     69s] Read in 424 macros, 53 used
[02/15 05:58:10     69s] Read in 2558 components
[02/15 05:58:10     69s]   2558 core components: 53 unplaced, 0 placed, 2505 fixed
[02/15 05:58:10     69s] Read in 171 physical pins
[02/15 05:58:10     69s]   171 physical pins: 0 unplaced, 171 placed, 0 fixed
[02/15 05:58:10     69s] Read in 171 nets
[02/15 05:58:10     69s] Read in 2 special nets, 2 routed
[02/15 05:58:10     69s] Read in 5287 terminals
[02/15 05:58:10     69s] 2 nets selected.
[02/15 05:58:10     69s] 
[02/15 05:58:10     69s] Begin power routing ...
[02/15 05:58:10     69s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 7.
[02/15 05:58:10     69s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[02/15 05:58:10     69s] CPU time for VDD FollowPin 0 seconds
[02/15 05:58:10     69s] CPU time for VSS FollowPin 0 seconds
[02/15 05:58:10     69s]   Number of Core ports routed: 0  open: 336
[02/15 05:58:10     69s]   Number of Followpin connections: 168
[02/15 05:58:10     69s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 274.00 megs.
[02/15 05:58:10     69s] 
[02/15 05:58:10     69s] 
[02/15 05:58:10     69s] 
[02/15 05:58:10     69s]  Begin updating DB with routing results ...
[02/15 05:58:10     69s]  Updating DB with 171 io pins ...
[02/15 05:58:10     69s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[02/15 05:58:10     69s] Pin and blockage extraction finished
[02/15 05:58:10     69s] 
[02/15 05:58:10     69s] sroute created 168 wires.
[02/15 05:58:10     69s] ViaGen created 0 via, deleted 0 via to avoid violation.
[02/15 05:58:10     69s] +--------+----------------+----------------+
[02/15 05:58:10     69s] |  Layer |     Created    |     Deleted    |
[02/15 05:58:10     69s] +--------+----------------+----------------+
[02/15 05:58:10     69s] |   M1   |       168      |       NA       |
[02/15 05:58:10     69s] +--------+----------------+----------------+
[02/15 05:58:10     69s] #% End sroute (date=02/15 05:58:10, total cpu=0:00:00.2, real=0:00:01.0, peak res=2217.5M, current mem=2217.5M)
[02/15 05:58:10     69s] <CMD> editPowerVia -add_vias 1 -orthogonal_only 0
[02/15 05:58:10     69s] #% Begin editPowerVia (date=02/15 05:58:10, mem=2217.5M)
[02/15 05:58:10     69s] 
[02/15 05:58:10     69s] Multi-CPU acceleration using 8 CPU(s).
[02/15 05:58:10     69s] Multi Thread begin for M1 horizontal
[02/15 05:58:10     69s] Viagen work status, 5% finished
[02/15 05:58:10     69s] Viagen work status, 10% finished
[02/15 05:58:10     69s] Viagen work status, 15% finished
[02/15 05:58:10     69s] Viagen work status, 20% finished
[02/15 05:58:10     69s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 180.36 x 0.86 at (96.40, 49.42).
[02/15 05:58:10     69s] Type 'man IMPPP-610' for more detail.
[02/15 05:58:10     69s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (96.40, 49.42).
[02/15 05:58:10     69s] Type 'man IMPPP-528' for more detail.
[02/15 05:58:10     69s] Viagen work status, 25% finished
[02/15 05:58:10     69s] Viagen work status, 30% finished
[02/15 05:58:10     69s] Viagen work status, 35% finished
[02/15 05:58:10     69s] Viagen work status, 40% finished
[02/15 05:58:10     69s] Viagen work status, 45% finished
[02/15 05:58:10     69s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 180.36 x 0.86 at (96.40, 92.62).
[02/15 05:58:10     69s] Type 'man IMPPP-610' for more detail.
[02/15 05:58:10     69s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (96.40, 92.62).
[02/15 05:58:10     69s] Type 'man IMPPP-528' for more detail.
[02/15 05:58:10     69s] Viagen work status, 50% finished
[02/15 05:58:10     69s] Viagen work status, 55% finished
[02/15 05:58:10     69s] Viagen work status, 60% finished
[02/15 05:58:10     69s] Viagen work status, 65% finished
[02/15 05:58:10     69s] Viagen work status, 70% finished
[02/15 05:58:10     69s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 180.36 x 0.86 at (96.40, 135.82).
[02/15 05:58:10     69s] Type 'man IMPPP-610' for more detail.
[02/15 05:58:10     69s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (96.40, 135.82).
[02/15 05:58:10     69s] Type 'man IMPPP-528' for more detail.
[02/15 05:58:10     69s] Viagen work status, 75% finished
[02/15 05:58:10     69s] Viagen work status, 80% finished
[02/15 05:58:10     69s] Viagen work status, 85% finished
[02/15 05:58:10     69s] Viagen work status, 90% finished
[02/15 05:58:10     69s] Viagen work status, 95% finished
[02/15 05:58:10     69s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 180.36 x 0.86 at (96.40, 179.02).
[02/15 05:58:10     69s] Type 'man IMPPP-610' for more detail.
[02/15 05:58:10     69s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (96.40, 179.02).
[02/15 05:58:10     69s] Type 'man IMPPP-528' for more detail.
[02/15 05:58:10     69s] Viagen work status, 100% finished
[02/15 05:58:10     69s] Multi Thread begin for M2 horizontal
[02/15 05:58:10     69s] Viagen work status, 5% finished
[02/15 05:58:10     69s] Viagen work status, 10% finished
[02/15 05:58:10     69s] Viagen work status, 15% finished
[02/15 05:58:10     69s] Viagen work status, 20% finished
[02/15 05:58:10     69s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 180.36 x 0.86 at (96.40, 49.42).
[02/15 05:58:10     69s] Type 'man IMPPP-610' for more detail.
[02/15 05:58:10     69s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (96.40, 49.42).
[02/15 05:58:10     69s] Type 'man IMPPP-528' for more detail.
[02/15 05:58:10     69s] Viagen work status, 25% finished
[02/15 05:58:10     69s] Viagen work status, 30% finished
[02/15 05:58:10     69s] Viagen work status, 35% finished
[02/15 05:58:10     69s] Viagen work status, 40% finished
[02/15 05:58:10     70s] Viagen work status, 45% finished
[02/15 05:58:10     70s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 180.36 x 0.86 at (96.40, 92.62).
[02/15 05:58:10     70s] Type 'man IMPPP-610' for more detail.
[02/15 05:58:10     70s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (96.40, 92.62).
[02/15 05:58:10     70s] Type 'man IMPPP-528' for more detail.
[02/15 05:58:10     70s] Viagen work status, 50% finished
[02/15 05:58:10     70s] Viagen work status, 55% finished
[02/15 05:58:10     70s] Viagen work status, 60% finished
[02/15 05:58:10     70s] Viagen work status, 65% finished
[02/15 05:58:10     70s] Viagen work status, 70% finished
[02/15 05:58:10     70s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 180.36 x 0.86 at (96.40, 135.82).
[02/15 05:58:10     70s] Type 'man IMPPP-610' for more detail.
[02/15 05:58:10     70s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (96.40, 135.82).
[02/15 05:58:10     70s] Type 'man IMPPP-528' for more detail.
[02/15 05:58:10     70s] Viagen work status, 75% finished
[02/15 05:58:10     70s] Viagen work status, 80% finished
[02/15 05:58:10     70s] Viagen work status, 85% finished
[02/15 05:58:10     70s] Viagen work status, 90% finished
[02/15 05:58:10     70s] Viagen work status, 95% finished
[02/15 05:58:10     70s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 180.36 x 0.86 at (96.40, 179.02).
[02/15 05:58:10     70s] Type 'man IMPPP-610' for more detail.
[02/15 05:58:10     70s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (96.40, 179.02).
[02/15 05:58:10     70s] Type 'man IMPPP-528' for more detail.
[02/15 05:58:10     70s] Viagen work status, 100% finished
[02/15 05:58:10     70s] Multi Thread begin for M3 vertical
[02/15 05:58:10     70s] Viagen work status, 5% finished
[02/15 05:58:10     70s] Viagen work status, 10% finished
[02/15 05:58:10     70s] Viagen work status, 15% finished
[02/15 05:58:10     70s] Viagen work status, 20% finished
[02/15 05:58:10     70s] Viagen work status, 25% finished
[02/15 05:58:10     70s] Viagen work status, 30% finished
[02/15 05:58:10     70s] Viagen work status, 35% finished
[02/15 05:58:10     70s] Viagen work status, 40% finished
[02/15 05:58:10     70s] Viagen work status, 45% finished
[02/15 05:58:10     70s] Viagen work status, 50% finished
[02/15 05:58:10     70s] Viagen work status, 55% finished
[02/15 05:58:10     70s] Viagen work status, 60% finished
[02/15 05:58:10     70s] Viagen work status, 65% finished
[02/15 05:58:10     70s] Viagen work status, 70% finished
[02/15 05:58:10     70s] Viagen work status, 75% finished
[02/15 05:58:10     70s] Viagen work status, 80% finished
[02/15 05:58:10     70s] Viagen work status, 85% finished
[02/15 05:58:10     70s] Viagen work status, 90% finished
[02/15 05:58:10     70s] Viagen work status, 95% finished
[02/15 05:58:10     70s] Viagen work status, 100% finished
[02/15 05:58:10     70s] Multi Thread begin for M4 horizontal
[02/15 05:58:10     70s] Viagen work status, 5% finished
[02/15 05:58:10     70s] Viagen work status, 10% finished
[02/15 05:58:10     70s] Viagen work status, 15% finished
[02/15 05:58:10     70s] Viagen work status, 20% finished
[02/15 05:58:10     70s] Viagen work status, 25% finished
[02/15 05:58:10     70s] Viagen work status, 30% finished
[02/15 05:58:10     70s] Viagen work status, 35% finished
[02/15 05:58:10     70s] Viagen work status, 40% finished
[02/15 05:58:10     70s] Viagen work status, 45% finished
[02/15 05:58:10     70s] Viagen work status, 50% finished
[02/15 05:58:10     70s] Viagen work status, 55% finished
[02/15 05:58:10     70s] Viagen work status, 60% finished
[02/15 05:58:10     70s] Viagen work status, 65% finished
[02/15 05:58:10     70s] Viagen work status, 70% finished
[02/15 05:58:10     70s] Viagen work status, 75% finished
[02/15 05:58:10     70s] Viagen work status, 80% finished
[02/15 05:58:10     70s] Viagen work status, 85% finished
[02/15 05:58:10     70s] Viagen work status, 90% finished
[02/15 05:58:10     70s] Viagen work status, 100% finished
[02/15 05:58:10     70s] Multi Thread begin for M6 vertical
[02/15 05:58:10     70s] Viagen work status, 5% finished
[02/15 05:58:10     70s] Viagen work status, 10% finished
[02/15 05:58:10     70s] Viagen work status, 15% finished
[02/15 05:58:10     70s] Viagen work status, 20% finished
[02/15 05:58:10     70s] Viagen work status, 100% finished
[02/15 05:58:10     70s] Multi Thread begin for M7 horizontal
[02/15 05:58:10     70s] Viagen work status, 5% finished
[02/15 05:58:10     70s] Viagen work status, 10% finished
[02/15 05:58:10     70s] Viagen work status, 15% finished
[02/15 05:58:10     70s] Viagen work status, 20% finished
[02/15 05:58:10     70s] Viagen work status, 100% finished
[02/15 05:58:10     70s] ViaGen created 168 vias, deleted 0 via to avoid violation.
[02/15 05:58:10     70s] +--------+----------------+----------------+
[02/15 05:58:10     70s] |  Layer |     Created    |     Deleted    |
[02/15 05:58:10     70s] +--------+----------------+----------------+
[02/15 05:58:10     70s] |   V1   |       168      |        0       |
[02/15 05:58:10     70s] +--------+----------------+----------------+
[02/15 05:58:10     70s] #% End editPowerVia (date=02/15 05:58:10, total cpu=0:00:00.6, real=0:00:00.0, peak res=2217.5M, current mem=2216.0M)
[02/15 05:58:10     70s] <CMD> verify_drc
[02/15 05:58:10     70s] #-check_same_via_cell true               # bool, default=false, user setting
[02/15 05:58:10     70s]  *** Starting Verify DRC (MEM: 2666.4) ***
[02/15 05:58:10     70s] 
[02/15 05:58:10     70s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[02/15 05:58:10     70s]   VERIFY DRC ...... Starting Verification
[02/15 05:58:10     70s]   VERIFY DRC ...... Initializing
[02/15 05:58:10     70s]   VERIFY DRC ...... Deleting Existing Violations
[02/15 05:58:10     70s]   VERIFY DRC ...... Creating Sub-Areas
[02/15 05:58:10     70s]  VERIFY_DRC: checking all layers except Pad to Pad ...
[02/15 05:58:10     70s]   VERIFY DRC ...... Using new threading
[02/15 05:58:10     70s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 48.384 48.384} 1 of 16  Thread : 1
[02/15 05:58:10     70s]  VERIFY DRC ...... Sub-Area: {0.000 96.768 48.384 145.152} 9 of 16  Thread : 0
[02/15 05:58:10     70s]  VERIFY DRC ...... Sub-Area: {96.768 0.000 145.152 48.384} 3 of 16  Thread : 7
[02/15 05:58:10     70s]  VERIFY DRC ...... Sub-Area: {96.768 96.768 145.152 145.152} 11 of 16  Thread : 4
[02/15 05:58:10     70s]  VERIFY DRC ...... Sub-Area: {0.000 48.384 48.384 96.768} 5 of 16  Thread : 0
[02/15 05:58:11     70s]  VERIFY DRC ...... Sub-Area: {145.152 96.768 192.800 145.152} 12 of 16  Thread : 4
[02/15 05:58:11     70s]  VERIFY DRC ...... Sub-Area: {0.000 145.152 48.384 192.800} 13 of 16  Thread : 6
[02/15 05:58:11     70s]  VERIFY DRC ...... Sub-Area: {145.152 0.000 192.800 48.384} 4 of 16  Thread : 7
[02/15 05:58:11     70s]  VERIFY DRC ...... Sub-Area: {48.384 0.000 96.768 48.384} 2 of 16  Thread : 0
[02/15 05:58:11     70s]  VERIFY DRC ...... Sub-Area: {96.768 145.152 145.152 192.800} 15 of 16  Thread : 5
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {145.152 48.384 192.800 96.768} 8 of 16  Thread : 7
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {48.384 145.152 96.768 192.800} 14 of 16  Thread : 1
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {145.152 145.152 192.800 192.800} 16 of 16  Thread : 3
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {48.384 48.384 96.768 96.768} 6 of 16  Thread : 0
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {96.768 48.384 145.152 96.768} 7 of 16  Thread : 0
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 3 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 2 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 5 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 1 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 0 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 6 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 4 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {48.384 96.768 96.768 145.152} 10 of 16  Thread : 7
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 7 finished.
[02/15 05:58:11     71s]  VERIFY_DRC: checking layers from Pad to Pad ...
[02/15 05:58:11     71s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[02/15 05:58:11     71s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[02/15 05:58:11     71s]   VERIFY DRC ...... Using new threading
[02/15 05:58:11     71s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 192.800 192.800} 1 of 1
[02/15 05:58:11     71s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s]   Verification Complete : 140 Viols.
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s]  Violation Summary By Layer and Type:
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s] 	           Rect   WidTbl   Totals
[02/15 05:58:11     71s] 	M3           84        0       84
[02/15 05:58:11     71s] 	M4            0       56       56
[02/15 05:58:11     71s] 	Totals       84       56      140
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s]  *** End Verify DRC (CPU TIME: 0:00:01.0  ELAPSED TIME: 0:00:01.0  MEM: 276.1M) ***
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s] <CMD> colorizePowerMesh
[02/15 05:58:11     71s] #% Begin colorizePowerMesh (date=02/15 05:58:11, mem=2228.2M)
[02/15 05:58:11     71s] colorize geometry ... #Start colorize_geometry on Sun Feb 15 05:58:11 2026
[02/15 05:58:11     71s] #
[02/15 05:58:11     71s] ### Time Record (colorize_geometry) is installed.
[02/15 05:58:11     71s] ### Time Record (Pre Callback) is installed.
[02/15 05:58:11     71s] ### Time Record (Pre Callback) is uninstalled.
[02/15 05:58:11     71s] ### Time Record (DB Import) is installed.
[02/15 05:58:11     71s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=942941183 placement=1375420567 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[02/15 05:58:11     71s] ### Time Record (DB Import) is uninstalled.
[02/15 05:58:11     71s] ### Time Record (DB Export) is installed.
[02/15 05:58:11     71s] ### export design design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=942941183 placement=1375420567 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[02/15 05:58:11     71s] ### Time Record (DB Export) is uninstalled.
[02/15 05:58:11     71s] ### Time Record (Post Callback) is installed.
[02/15 05:58:11     71s] ### Time Record (Post Callback) is uninstalled.
[02/15 05:58:11     71s] #
[02/15 05:58:11     71s] #colorize_geometry statistics:
[02/15 05:58:11     71s] #Cpu time = 00:00:00
[02/15 05:58:11     71s] #Elapsed time = 00:00:00
[02/15 05:58:11     71s] #Increased memory = -4.64 (MB)
[02/15 05:58:11     71s] #Total memory = 2223.51 (MB)
[02/15 05:58:11     71s] #Peak memory = 2526.62 (MB)
[02/15 05:58:11     71s] #Number of warnings = 0
[02/15 05:58:11     71s] #Total number of warnings = 17
[02/15 05:58:11     71s] #Number of fails = 0
[02/15 05:58:11     71s] #Total number of fails = 0
[02/15 05:58:11     71s] #Complete colorize_geometry on Sun Feb 15 05:58:11 2026
[02/15 05:58:11     71s] #
[02/15 05:58:11     71s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[02/15 05:58:11     71s] ### Time Record (colorize_geometry) is uninstalled.
[02/15 05:58:11     71s] #
[02/15 05:58:11     71s] #  Scalability Statistics
[02/15 05:58:11     71s] #
[02/15 05:58:11     71s] #--------------------+---------+-------------+------------+
[02/15 05:58:11     71s] #  colorize_geometry | cpu time| elapsed time| scalability|
[02/15 05:58:11     71s] #--------------------+---------+-------------+------------+
[02/15 05:58:11     71s] #  Pre Callback      | 00:00:00|     00:00:00|         1.0|
[02/15 05:58:11     71s] #  Post Callback     | 00:00:00|     00:00:00|         1.0|
[02/15 05:58:11     71s] #  DB Import         | 00:00:00|     00:00:00|         1.0|
[02/15 05:58:11     71s] #  DB Export         | 00:00:00|     00:00:00|         1.0|
[02/15 05:58:11     71s] #  Entire Command    | 00:00:00|     00:00:00|         1.3|
[02/15 05:58:11     71s] #--------------------+---------+-------------+------------+
[02/15 05:58:11     71s] #
[02/15 05:58:11     71s] done
[02/15 05:58:11     71s] clear drc markers and check special mask spacing by verify_drc ... 
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {96.768 96.768 145.152 145.152} 11 of 16  Thread : 0
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {96.768 0.000 145.152 48.384} 3 of 16  Thread : 4
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {0.000 96.768 48.384 145.152} 9 of 16  Thread : 2
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {145.152 96.768 192.800 145.152} 12 of 16  Thread : 0
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 48.384 48.384} 1 of 16  Thread : 1
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {48.384 96.768 96.768 145.152} 10 of 16  Thread : 2
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {145.152 0.000 192.800 48.384} 4 of 16  Thread : 4
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {145.152 145.152 192.800 192.800} 16 of 16  Thread : 0
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {0.000 145.152 48.384 192.800} 13 of 16  Thread : 2
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {48.384 0.000 96.768 48.384} 2 of 16  Thread : 3
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {145.152 48.384 192.800 96.768} 8 of 16  Thread : 4
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {96.768 145.152 145.152 192.800} 15 of 16  Thread : 0
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {0.000 48.384 48.384 96.768} 5 of 16  Thread : 3
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {96.768 48.384 145.152 96.768} 7 of 16  Thread : 7
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 3 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 1 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 2 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 5 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 4 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 6 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {48.384 145.152 96.768 192.800} 14 of 16  Thread : 0
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 0 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {48.384 48.384 96.768 96.768} 6 of 16  Thread : 7
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 7 finished.
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s]   Verification Complete : 106 Viols.
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s]  Violation Summary By Layer and Type:
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s] 	         WidTbl   ColChg   Totals
[02/15 05:58:11     71s] 	M4           56        0       56
[02/15 05:58:11     71s] 	M6            0       14       14
[02/15 05:58:11     71s] 	M7            0       36       36
[02/15 05:58:11     71s] 	Totals       56       50      106
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 0.0M) ***
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s] Un-suppress "**WARN ..." messages.
[02/15 05:58:11     71s] **WARN: (IMPVFG-1212):	-area values are outside the Die Area { 0.000, 0.000, 192.800, 192.800 }.
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {98.636 98.636 148.172 148.172} 11 of 16  Thread : 7
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {-0.436 98.636 49.100 148.172} 9 of 16  Thread : 4
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {98.636 -0.436 148.172 49.100} 3 of 16  Thread : 1
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {-0.436 -0.436 49.100 49.100} 1 of 16  Thread : 3
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {148.172 98.636 193.236 148.172} 12 of 16  Thread : 7
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {49.100 98.636 98.636 148.172} 10 of 16  Thread : 4
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {148.172 -0.436 193.236 49.100} 4 of 16  Thread : 1
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {-0.436 148.172 49.100 193.236} 13 of 16  Thread : 4
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {148.172 148.172 193.236 193.236} 16 of 16  Thread : 7
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {49.100 -0.436 98.636 49.100} 2 of 16  Thread : 3
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {148.172 49.100 193.236 98.636} 8 of 16  Thread : 1
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {98.636 49.100 148.172 98.636} 7 of 16  Thread : 1
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {49.100 148.172 98.636 193.236} 14 of 16  Thread : 4
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {-0.436 49.100 49.100 98.636} 5 of 16  Thread : 3
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 1 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 7 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 0 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 2 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 6 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 5 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {49.100 49.100 98.636 98.636} 6 of 16  Thread : 3
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 3 finished.
[02/15 05:58:11     71s]  VERIFY DRC ...... Sub-Area: {98.636 148.172 148.172 193.236} 15 of 16  Thread : 4
[02/15 05:58:11     71s]  VERIFY DRC ...... Thread : 4 finished.
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s]   Verification Complete : 25 Viols.
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s]  Violation Summary By Layer and Type:
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s] 	         ColChg   Totals
[02/15 05:58:11     71s] 	M6            5        5
[02/15 05:58:11     71s] 	M7           20       20
[02/15 05:58:11     71s] 	Totals       25       25
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 0.0M) ***
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s] Un-suppress "**WARN ..." messages.
[02/15 05:58:11     71s] #% End colorizePowerMesh (date=02/15 05:58:11, total cpu=0:00:00.3, real=0:00:00.0, peak res=2228.2M, current mem=2218.9M)
[02/15 05:58:11     71s] <CMD> setOptMode -holdTargetSlack 0.020
[02/15 05:58:11     71s] <CMD> setOptMode -setupTargetSlack 0.020
[02/15 05:58:11     71s] <CMD> place_opt_design
[02/15 05:58:11     71s] #% Begin place_opt_design (date=02/15 05:58:11, mem=2218.9M)
[02/15 05:58:11     71s] **INFO: User settings:
[02/15 05:58:11     71s] setDesignMode -bottomRoutingLayer    2
[02/15 05:58:11     71s] setDesignMode -process               45
[02/15 05:58:11     71s] setDesignMode -topRoutingLayer       7
[02/15 05:58:11     71s] setExtractRCMode -coupling_c_th      0.1
[02/15 05:58:11     71s] setExtractRCMode -relative_c_th      1
[02/15 05:58:11     71s] setExtractRCMode -total_c_th         0
[02/15 05:58:11     71s] setDelayCalMode -engine              aae
[02/15 05:58:11     71s] setOptMode -opt_hold_target_slack    0.02
[02/15 05:58:11     71s] setOptMode -opt_setup_target_slack   0.02
[02/15 05:58:11     71s] setPlaceMode -place_detail_dpt_flow  true
[02/15 05:58:11     71s] 
[02/15 05:58:11     71s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:01:11.8/0:00:46.5 (1.5), mem = 2942.5M
[02/15 05:58:11     71s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/15 05:58:11     72s] *** Starting GigaPlace ***
[02/15 05:58:12     72s] -earlyGlobalBlockTracks {}                # string, default="", private
[02/15 05:58:12     72s] -earlyGlobalCapacityScreen {}             # string, default="", private
[02/15 05:58:12     72s] There is no track adjustment
[02/15 05:58:12     72s] Starting place_opt_design V2 flow
[02/15 05:58:12     72s] #optDebug: fT-E <X 2 3 1 0>
[02/15 05:58:12     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:3021.4M, EPOCH TIME: 1771156692.003865
[02/15 05:58:12     72s] Processing tracks to init pin-track alignment.
[02/15 05:58:12     72s] z: 1, totalTracks: 0
[02/15 05:58:12     72s] z: 3, totalTracks: 1
[02/15 05:58:12     72s] z: 5, totalTracks: 1
[02/15 05:58:12     72s] z: 7, totalTracks: 1
[02/15 05:58:12     72s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 05:58:12     72s] #spOpts: rpCkHalo=4 
[02/15 05:58:12     72s] Initializing Route Infrastructure for color support ...
[02/15 05:58:12     72s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3021.4M, EPOCH TIME: 1771156692.004209
[02/15 05:58:12     72s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:3021.4M, EPOCH TIME: 1771156692.004849
[02/15 05:58:12     72s] Route Infrastructure Initialized for color support successfully.
[02/15 05:58:12     72s] Cell systolic_top LLGs are deleted
[02/15 05:58:12     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:12     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:12     72s] # Building systolic_top llgBox search-tree.
[02/15 05:58:12     72s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3021.4M, EPOCH TIME: 1771156692.016364
[02/15 05:58:12     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:12     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:12     72s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3021.4M, EPOCH TIME: 1771156692.017543
[02/15 05:58:12     72s] Max number of tech site patterns supported in site array is 256.
[02/15 05:58:12     72s] Core basic site is asap7sc7p5t
[02/15 05:58:12     72s] After signature check, allow fast init is false, keep pre-filter is true.
[02/15 05:58:12     72s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/15 05:58:12     72s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 05:58:12     72s] SiteArray: use 856,064 bytes
[02/15 05:58:12     72s] SiteArray: current memory after site array memory allocation 3022.2M
[02/15 05:58:12     72s] SiteArray: FP blocked sites are writable
[02/15 05:58:12     72s] Keep-away cache is enable on metals: 1-10
[02/15 05:58:12     72s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 05:58:12     72s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3022.2M, EPOCH TIME: 1771156692.037384
[02/15 05:58:12     72s] Process 3154 (called=5590 computed=38) wires and vias for routing blockage analysis
[02/15 05:58:12     72s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.014, REAL:0.009, MEM:3022.2M, EPOCH TIME: 1771156692.046512
[02/15 05:58:12     72s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 05:58:12     72s] Atter site array init, number of instance map data is 0.
[02/15 05:58:12     72s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.040, REAL:0.030, MEM:3022.2M, EPOCH TIME: 1771156692.047928
[02/15 05:58:12     72s] 
[02/15 05:58:12     72s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:58:12     72s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:58:12     72s] OPERPROF:     Starting CMU at level 3, MEM:3022.2M, EPOCH TIME: 1771156692.056366
[02/15 05:58:12     72s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.003, MEM:3022.2M, EPOCH TIME: 1771156692.059129
[02/15 05:58:12     72s] 
[02/15 05:58:12     72s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 05:58:12     72s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.055, REAL:0.046, MEM:3022.2M, EPOCH TIME: 1771156692.062138
[02/15 05:58:12     72s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3022.2M, EPOCH TIME: 1771156692.062228
[02/15 05:58:12     72s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3022.2M, EPOCH TIME: 1771156692.062428
[02/15 05:58:12     72s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3022.2MB).
[02/15 05:58:12     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.065, MEM:3022.2M, EPOCH TIME: 1771156692.068980
[02/15 05:58:12     72s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3022.2M, EPOCH TIME: 1771156692.069041
[02/15 05:58:12     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:58:12     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:12     72s] Cell systolic_top LLGs are deleted
[02/15 05:58:12     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:12     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:12     72s] # Resetting pin-track-align track data.
[02/15 05:58:12     72s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.013, REAL:0.008, MEM:3022.2M, EPOCH TIME: 1771156692.076836
[02/15 05:58:12     72s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:12.2/0:00:46.9 (1.5), mem = 3022.2M
[02/15 05:58:12     72s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/15 05:58:12     72s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1063, percentage of missing scan cell = 0.00% (0 / 1063)
[02/15 05:58:12     72s] no activity file in design. spp won't run.
[02/15 05:58:12     72s] Current (total cpu=0:01:12, real=0:00:49.0, peak res=2548.0M, current mem=2548.0M)
[02/15 05:58:12     72s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2563.0M, current mem=2563.0M)
[02/15 05:58:12     72s] Current (total cpu=0:01:13, real=0:00:49.0, peak res=2563.0M, current mem=2563.0M)
[02/15 05:58:12     72s] {MMLU 0 0 8388}
[02/15 05:58:12     72s] [oiLAM] Zs 7, 11
[02/15 05:58:12     72s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=3026.2M
[02/15 05:58:12     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=3026.2M
[02/15 05:58:12     72s] Info: 8 threads available for lower-level modules during optimization.
[02/15 05:58:12     72s] *** Start deleteBufferTree ***
[02/15 05:58:12     73s] Info: Detect buffers to remove automatically.
[02/15 05:58:12     73s] Analyzing netlist ...
[02/15 05:58:12     73s] Updating netlist
[02/15 05:58:12     73s] 
[02/15 05:58:13     73s] *summary: 9 instances (buffers/inverters) removed
[02/15 05:58:13     73s] *** Finish deleteBufferTree (0:00:01.4) ***
[02/15 05:58:13     73s] Info: pop threads available for lower-level modules during optimization.
[02/15 05:58:13     74s] Effort level <high> specified for tdgp_reg2reg_default path_group
[02/15 05:58:13     74s] Info: 8 threads available for lower-level modules during optimization.
[02/15 05:58:13     74s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2981.2M, EPOCH TIME: 1771156693.152647
[02/15 05:58:13     74s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[02/15 05:58:13     74s]  Deleted 2505 physical insts (cell - / prefix -).
[02/15 05:58:13     74s] Did not delete 2505 physical insts as they were marked preplaced.
[02/15 05:58:13     74s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.011, REAL:0.011, MEM:2981.2M, EPOCH TIME: 1771156693.163632
[02/15 05:58:13     74s] INFO: #ExclusiveGroups=0
[02/15 05:58:13     74s] INFO: There are no Exclusive Groups.
[02/15 05:58:13     74s] No user-set net weight.
[02/15 05:58:13     74s] Net fanout histogram:
[02/15 05:58:13     74s] 2		: 3890 (48.7%) nets
[02/15 05:58:13     74s] 3		: 2937 (36.7%) nets
[02/15 05:58:13     74s] 4     -	14	: 1139 (14.2%) nets
[02/15 05:58:13     74s] 15    -	39	: 16 (0.2%) nets
[02/15 05:58:13     74s] 40    -	79	: 4 (0.1%) nets
[02/15 05:58:13     74s] 80    -	159	: 4 (0.1%) nets
[02/15 05:58:13     74s] 160   -	319	: 0 (0.0%) nets
[02/15 05:58:13     74s] 320   -	639	: 1 (0.0%) nets
[02/15 05:58:13     74s] 640   -	1279	: 4 (0.1%) nets
[02/15 05:58:13     74s] 1280  -	2559	: 0 (0.0%) nets
[02/15 05:58:13     74s] 2560  -	5119	: 0 (0.0%) nets
[02/15 05:58:13     74s] 5120+		: 0 (0.0%) nets
[02/15 05:58:13     74s] no activity file in design. spp won't run.
[02/15 05:58:13     74s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[02/15 05:58:13     74s] Scan chains were not defined.
[02/15 05:58:13     74s] Processing tracks to init pin-track alignment.
[02/15 05:58:13     74s] z: 1, totalTracks: 0
[02/15 05:58:13     74s] z: 3, totalTracks: 1
[02/15 05:58:13     74s] z: 5, totalTracks: 1
[02/15 05:58:13     74s] z: 7, totalTracks: 1
[02/15 05:58:13     74s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[02/15 05:58:13     74s] #spOpts: rpCkHalo=4 
[02/15 05:58:13     74s] Initializing Route Infrastructure for color support ...
[02/15 05:58:13     74s] OPERPROF: Starting Route-Infrastructure-Color-Support-Init at level 1, MEM:2981.2M, EPOCH TIME: 1771156693.172940
[02/15 05:58:13     74s] OPERPROF: Finished Route-Infrastructure-Color-Support-Init at level 1, CPU:0.001, REAL:0.001, MEM:2981.2M, EPOCH TIME: 1771156693.173941
[02/15 05:58:13     74s] Route Infrastructure Initialized for color support successfully.
[02/15 05:58:13     74s] Cell systolic_top LLGs are deleted
[02/15 05:58:13     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:13     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:13     74s] # Building systolic_top llgBox search-tree.
[02/15 05:58:13     74s] #std cell=10384 (2505 fixed + 7879 movable) #buf cell=0 #inv cell=811 #block=0 (0 floating + 0 preplaced)
[02/15 05:58:13     74s] #ioInst=0 #net=7995 #term=29382 #term/net=3.68, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=171
[02/15 05:58:13     74s] stdCell: 10384 single + 0 double + 0 multi
[02/15 05:58:13     74s] Total standard cell length = 17.1791 (mm), area = 0.0186 (mm^2)
[02/15 05:58:13     74s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2981.2M, EPOCH TIME: 1771156693.184040
[02/15 05:58:13     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:13     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:13     74s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2981.2M, EPOCH TIME: 1771156693.184269
[02/15 05:58:13     74s] Max number of tech site patterns supported in site array is 256.
[02/15 05:58:13     74s] Core basic site is asap7sc7p5t
[02/15 05:58:13     74s] Processing tracks to init pin-track alignment.
[02/15 05:58:13     74s] z: 1, totalTracks: 0
[02/15 05:58:13     74s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 05:58:13     74s] z: 3, totalTracks: 1
[02/15 05:58:13     74s] z: 5, totalTracks: 1
[02/15 05:58:13     74s] z: 7, totalTracks: 1
[02/15 05:58:13     74s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 05:58:13     74s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/15 05:58:13     74s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 05:58:13     74s] SiteArray: use 856,064 bytes
[02/15 05:58:13     74s] SiteArray: current memory after site array memory allocation 2981.2M
[02/15 05:58:13     74s] SiteArray: FP blocked sites are writable
[02/15 05:58:13     74s] Keep-away cache is enable on metals: 1-10
[02/15 05:58:13     74s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 05:58:13     74s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2981.2M, EPOCH TIME: 1771156693.201131
[02/15 05:58:13     74s] Process 3154 (called=5590 computed=40) wires and vias for routing blockage analysis
[02/15 05:58:13     74s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.010, REAL:0.007, MEM:2981.2M, EPOCH TIME: 1771156693.207636
[02/15 05:58:13     74s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 05:58:13     74s] Atter site array init, number of instance map data is 0.
[02/15 05:58:13     74s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.034, REAL:0.027, MEM:2981.2M, EPOCH TIME: 1771156693.210773
[02/15 05:58:13     74s] 
[02/15 05:58:13     74s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:58:13     74s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:58:13     74s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.049, REAL:0.042, MEM:2981.2M, EPOCH TIME: 1771156693.225715
[02/15 05:58:13     74s] 
[02/15 05:58:13     74s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:58:13     74s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:58:13     74s] Average module density = 0.554.
[02/15 05:58:13     74s] Density for the design = 0.554.
[02/15 05:58:13     74s]        = stdcell_area 74523 sites (17385 um^2) / alloc_area 134435 sites (31361 um^2).
[02/15 05:58:13     74s] Pin Density = 0.2107.
[02/15 05:58:13     74s]             = total # of pins 29382 / total area 139445.
[02/15 05:58:13     74s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:2981.2M, EPOCH TIME: 1771156693.235352
[02/15 05:58:13     74s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.005, REAL:0.005, MEM:2981.2M, EPOCH TIME: 1771156693.240107
[02/15 05:58:13     74s] OPERPROF: Starting pre-place ADS at level 1, MEM:2981.2M, EPOCH TIME: 1771156693.244716
[02/15 05:58:13     74s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2981.2M, EPOCH TIME: 1771156693.251478
[02/15 05:58:13     74s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2981.2M, EPOCH TIME: 1771156693.251583
[02/15 05:58:13     74s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2981.2M, EPOCH TIME: 1771156693.251669
[02/15 05:58:13     74s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2981.2M, EPOCH TIME: 1771156693.251717
[02/15 05:58:13     74s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2981.2M, EPOCH TIME: 1771156693.251760
[02/15 05:58:13     74s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.003, REAL:0.003, MEM:2981.2M, EPOCH TIME: 1771156693.254710
[02/15 05:58:13     74s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2981.2M, EPOCH TIME: 1771156693.254827
[02/15 05:58:13     74s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.002, REAL:0.002, MEM:2981.2M, EPOCH TIME: 1771156693.256902
[02/15 05:58:13     74s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.005, REAL:0.005, MEM:2981.2M, EPOCH TIME: 1771156693.257202
[02/15 05:58:13     74s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.006, REAL:0.006, MEM:2981.2M, EPOCH TIME: 1771156693.257506
[02/15 05:58:13     74s] ADSU 0.554 -> 0.557. site 134435.000 -> 133688.600. GS 8.640
[02/15 05:58:13     74s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.021, REAL:0.021, MEM:2981.2M, EPOCH TIME: 1771156693.265317
[02/15 05:58:13     74s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2981.2M, EPOCH TIME: 1771156693.268447
[02/15 05:58:13     74s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2981.2M, EPOCH TIME: 1771156693.269051
[02/15 05:58:13     74s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2981.2M, EPOCH TIME: 1771156693.269118
[02/15 05:58:13     74s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.001, REAL:0.001, MEM:2981.2M, EPOCH TIME: 1771156693.269169
[02/15 05:58:13     74s] Initial padding reaches pin density 0.469 for top
[02/15 05:58:13     74s] InitPadU 0.557 -> 0.708 for top
[02/15 05:58:13     74s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[02/15 05:58:13     74s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2981.2M, EPOCH TIME: 1771156693.298425
[02/15 05:58:13     74s] Enable eGR PG blockage caching
[02/15 05:58:13     74s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2981.2M, EPOCH TIME: 1771156693.298538
[02/15 05:58:13     74s] OPERPROF: Starting spIPlaceForNP at level 1, MEM:2981.2M, EPOCH TIME: 1771156693.298600
[02/15 05:58:13     74s] Ignore, current top cell is systolic_top.
[02/15 05:58:13     74s] Unignore, current top cell is systolic_top.
[02/15 05:58:13     74s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:2981.2M, EPOCH TIME: 1771156693.300016
[02/15 05:58:13     74s] no activity file in design. spp won't run.
[02/15 05:58:13     74s] [spp] 0
[02/15 05:58:13     74s] [adp] 0:1:1:3
[02/15 05:58:13     74s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.002, REAL:0.002, MEM:2981.2M, EPOCH TIME: 1771156693.301902
[02/15 05:58:13     74s] Ignore, current top cell is systolic_top.
[02/15 05:58:13     74s] Clock gating cells determined by native netlist tracing.
[02/15 05:58:13     74s] no activity file in design. spp won't run.
[02/15 05:58:13     74s] no activity file in design. spp won't run.
[02/15 05:58:13     74s] Unignore, current top cell is systolic_top.
[02/15 05:58:13     74s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:2981.2M, EPOCH TIME: 1771156693.303694
[02/15 05:58:13     74s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.002, REAL:0.002, MEM:2981.2M, EPOCH TIME: 1771156693.306171
[02/15 05:58:13     74s] === lastAutoLevel = 9 
[02/15 05:58:13     74s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2981.2M, EPOCH TIME: 1771156693.316871
[02/15 05:58:14     74s] OPERPROF:     Starting NP-Place at level 3, MEM:3141.2M, EPOCH TIME: 1771156694.358555
[02/15 05:58:14     74s] Iteration  1: Total net bbox = 4.204e+04 (3.40e+04 8.00e+03)
[02/15 05:58:14     74s]               Est.  stn bbox = 4.548e+04 (3.67e+04 8.76e+03)
[02/15 05:58:14     74s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3045.2M
[02/15 05:58:14     74s] Iteration  2: Total net bbox = 4.204e+04 (3.40e+04 8.00e+03)
[02/15 05:58:14     74s]               Est.  stn bbox = 4.548e+04 (3.67e+04 8.76e+03)
[02/15 05:58:14     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3045.2M
[02/15 05:58:14     74s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 05:58:14     74s] OPERPROF:       Starting InitSKP at level 4, MEM:3045.2M, EPOCH TIME: 1771156694.403934
[02/15 05:58:14     74s] Ignore, current top cell is systolic_top.
[02/15 05:58:14     74s] 
[02/15 05:58:14     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 05:58:14     74s] TLC MultiMap info (StdDelay):
[02/15 05:58:14     74s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 05:58:14     74s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 05:58:14     74s]  Setting StdDelay to: 6.1ps
[02/15 05:58:14     74s] 
[02/15 05:58:14     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 05:58:14     74s] 
[02/15 05:58:14     74s] TimeStamp Deleting Cell Server Begin ...
[02/15 05:58:14     74s] 
[02/15 05:58:14     74s] TimeStamp Deleting Cell Server End ...
[02/15 05:58:14     74s] 
[02/15 05:58:14     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 05:58:14     74s] TLC MultiMap info (StdDelay):
[02/15 05:58:14     74s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 05:58:14     74s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 05:58:14     74s]  Setting StdDelay to: 6.1ps
[02/15 05:58:14     74s] 
[02/15 05:58:14     74s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 05:58:15     75s] 
[02/15 05:58:15     75s] TimeStamp Deleting Cell Server Begin ...
[02/15 05:58:15     75s] 
[02/15 05:58:15     75s] TimeStamp Deleting Cell Server End ...
[02/15 05:58:15     75s] 
[02/15 05:58:15     75s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 05:58:15     75s] TLC MultiMap info (StdDelay):
[02/15 05:58:15     75s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 05:58:15     75s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 05:58:15     75s]  Setting StdDelay to: 6.1ps
[02/15 05:58:15     75s] 
[02/15 05:58:15     75s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 05:58:17     82s] Unignore, current top cell is systolic_top.
[02/15 05:58:17     82s] *** Finished SKP initialization (cpu=0:00:07.6, real=0:00:03.0)***
[02/15 05:58:17     82s] OPERPROF:       Finished InitSKP at level 4, CPU:7.639, REAL:3.588, MEM:3310.3M, EPOCH TIME: 1771156697.991951
[02/15 05:58:18     82s] SKP will use view:
[02/15 05:58:18     82s]   view_tt
[02/15 05:58:18     82s] exp_mt_sequential is set from setPlaceMode option to 1
[02/15 05:58:18     82s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[02/15 05:58:18     82s] place_exp_mt_interval set to default 32
[02/15 05:58:18     82s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/15 05:58:18     83s] Iteration  3: Total net bbox = 3.629e+04 (2.64e+04 9.88e+03)
[02/15 05:58:18     83s]               Est.  stn bbox = 4.111e+04 (2.96e+04 1.16e+04)
[02/15 05:58:18     83s]               cpu = 0:00:08.7 real = 0:00:04.0 mem = 3702.4M
[02/15 05:58:18     83s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 05:58:19     90s] Iteration  4: Total net bbox = 5.089e+04 (3.06e+04 2.03e+04)
[02/15 05:58:19     90s]               Est.  stn bbox = 6.291e+04 (3.66e+04 2.63e+04)
[02/15 05:58:19     90s]               cpu = 0:00:06.9 real = 0:00:01.0 mem = 3734.4M
[02/15 05:58:19     90s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 05:58:19     90s] Iteration  5: Total net bbox = 5.089e+04 (3.06e+04 2.03e+04)
[02/15 05:58:19     90s]               Est.  stn bbox = 6.291e+04 (3.66e+04 2.63e+04)
[02/15 05:58:19     90s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3734.4M
[02/15 05:58:19     90s] OPERPROF:     Finished NP-Place at level 3, CPU:15.680, REAL:5.579, MEM:3606.4M, EPOCH TIME: 1771156699.937993
[02/15 05:58:19     90s] OPERPROF:   Finished NP-MAIN at level 2, CPU:15.803, REAL:6.641, MEM:3606.4M, EPOCH TIME: 1771156699.958044
[02/15 05:58:19     90s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3606.4M, EPOCH TIME: 1771156699.964841
[02/15 05:58:19     90s] Ignore, current top cell is systolic_top.
[02/15 05:58:19     90s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 05:58:19     90s] Unignore, current top cell is systolic_top.
[02/15 05:58:19     90s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.009, REAL:0.009, MEM:3606.4M, EPOCH TIME: 1771156699.974117
[02/15 05:58:19     90s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3606.4M, EPOCH TIME: 1771156699.975875
[02/15 05:58:20     90s] OPERPROF:     Starting NP-Place at level 3, MEM:3702.4M, EPOCH TIME: 1771156700.021330
[02/15 05:58:20     90s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 05:58:21     95s] Iteration  6: Total net bbox = 6.186e+04 (3.59e+04 2.60e+04)
[02/15 05:58:21     95s]               Est.  stn bbox = 7.560e+04 (4.23e+04 3.33e+04)
[02/15 05:58:21     95s]               cpu = 0:00:05.5 real = 0:00:01.0 mem = 3830.4M
[02/15 05:58:21     95s] OPERPROF:     Finished NP-Place at level 3, CPU:5.545, REAL:1.243, MEM:3734.4M, EPOCH TIME: 1771156701.264591
[02/15 05:58:21     95s] OPERPROF:   Finished NP-MAIN at level 2, CPU:5.694, REAL:1.308, MEM:3606.4M, EPOCH TIME: 1771156701.283575
[02/15 05:58:21     95s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3606.4M, EPOCH TIME: 1771156701.286281
[02/15 05:58:21     95s] Ignore, current top cell is systolic_top.
[02/15 05:58:21     95s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 05:58:21     95s] Unignore, current top cell is systolic_top.
[02/15 05:58:21     95s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.003, REAL:0.003, MEM:3606.4M, EPOCH TIME: 1771156701.288955
[02/15 05:58:21     95s] Ignore, current top cell is systolic_top.
[02/15 05:58:21     95s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3606.4M, EPOCH TIME: 1771156701.289502
[02/15 05:58:21     95s] Starting Early Global Route rough congestion estimation: mem = 3606.4M
[02/15 05:58:21     95s] (I)      Initializing eGR engine (rough)
[02/15 05:58:21     95s] Set min layer with design mode ( 2 )
[02/15 05:58:21     95s] Set max layer with design mode ( 7 )
[02/15 05:58:21     95s] (I)      clean place blk overflow:
[02/15 05:58:21     95s] (I)      H : enabled 0.60 0
[02/15 05:58:21     95s] (I)      V : enabled 0.60 0
[02/15 05:58:21     95s] (I)      Initializing eGR engine (rough)
[02/15 05:58:21     95s] Set min layer with design mode ( 2 )
[02/15 05:58:21     95s] Set max layer with design mode ( 7 )
[02/15 05:58:21     95s] (I)      clean place blk overflow:
[02/15 05:58:21     95s] (I)      H : enabled 0.60 0
[02/15 05:58:21     95s] (I)      V : enabled 0.60 0
[02/15 05:58:21     95s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.39 MB )
[02/15 05:58:21     95s] (I)      Running eGR Rough flow
[02/15 05:58:21     95s] (I)      # wire layers (front) : 11
[02/15 05:58:21     95s] (I)      # wire layers (back)  : 0
[02/15 05:58:21     95s] (I)      min wire layer : 1
[02/15 05:58:21     95s] (I)      max wire layer : 10
[02/15 05:58:21     95s] (I)      # cut layers (front) : 10
[02/15 05:58:21     95s] (I)      # cut layers (back)  : 0
[02/15 05:58:21     95s] (I)      min cut layer : 1
[02/15 05:58:21     95s] (I)      max cut layer : 9
[02/15 05:58:21     95s] (I)      ================================ Layers ================================
[02/15 05:58:21     95s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:58:21     95s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 05:58:21     95s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:58:21     95s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 05:58:21     95s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 05:58:21     95s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:58:21     95s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 05:58:21     95s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:58:21     95s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 05:58:21     95s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:58:21     95s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 05:58:21     95s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 05:58:21     95s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 05:58:21     95s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 05:58:21     95s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 05:58:21     95s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 05:58:21     95s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 05:58:21     95s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 05:58:21     95s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 05:58:21     95s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 05:58:21     95s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 05:58:21     95s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 05:58:21     95s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 05:58:21     95s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 05:58:21     95s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:58:21     95s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 05:58:21     95s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 05:58:21     95s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 05:58:21     95s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 05:58:21     95s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:58:21     95s] (I)      Started Import and model ( Curr Mem: 3.39 MB )
[02/15 05:58:21     95s] (I)      == Non-default Options ==
[02/15 05:58:21     95s] (I)      Print mode                                         : 2
[02/15 05:58:21     95s] (I)      Stop if highly congested                           : false
[02/15 05:58:21     95s] (I)      Local connection modeling                          : true
[02/15 05:58:21     95s] (I)      Maximum routing layer                              : 7
[02/15 05:58:21     95s] (I)      Top routing layer                                  : 7
[02/15 05:58:21     95s] (I)      Assign partition pins                              : false
[02/15 05:58:21     95s] (I)      Support large GCell                                : true
[02/15 05:58:21     95s] (I)      Number of threads                                  : 8
[02/15 05:58:21     95s] (I)      Number of rows per GCell                           : 11
[02/15 05:58:21     95s] (I)      Max num rows per GCell                             : 32
[02/15 05:58:21     95s] (I)      Route tie net to shape                             : auto
[02/15 05:58:21     95s] (I)      Method to set GCell size                           : row
[02/15 05:58:21     95s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 05:58:21     95s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 05:58:21     95s] Removed 1 out of boundary tracks from layer 2
[02/15 05:58:21     95s] Removed 1 out of boundary tracks from layer 2
[02/15 05:58:21     95s] (I)      ============== Pin Summary ==============
[02/15 05:58:21     95s] (I)      +-------+--------+---------+------------+
[02/15 05:58:21     95s] (I)      | Layer | # pins | % total |      Group |
[02/15 05:58:21     95s] (I)      +-------+--------+---------+------------+
[02/15 05:58:21     95s] (I)      |     1 |  28227 |   96.63 |        Pin |
[02/15 05:58:21     95s] (I)      |     2 |    984 |    3.37 | Pin access |
[02/15 05:58:21     95s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 05:58:21     95s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 05:58:21     95s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 05:58:21     95s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 05:58:21     95s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 05:58:21     95s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 05:58:21     95s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 05:58:21     95s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 05:58:21     95s] (I)      +-------+--------+---------+------------+
[02/15 05:58:21     95s] (I)      Custom ignore net properties:
[02/15 05:58:21     95s] (I)      1 : NotLegal
[02/15 05:58:21     95s] (I)      Default ignore net properties:
[02/15 05:58:21     95s] (I)      1 : Special
[02/15 05:58:21     95s] (I)      2 : Analog
[02/15 05:58:21     95s] (I)      3 : Fixed
[02/15 05:58:21     95s] (I)      4 : Skipped
[02/15 05:58:21     95s] (I)      5 : MixedSignal
[02/15 05:58:21     95s] (I)      Prerouted net properties:
[02/15 05:58:21     95s] (I)      1 : NotLegal
[02/15 05:58:21     95s] (I)      2 : Special
[02/15 05:58:21     95s] (I)      3 : Analog
[02/15 05:58:21     95s] (I)      4 : Fixed
[02/15 05:58:21     95s] (I)      5 : Skipped
[02/15 05:58:21     95s] (I)      6 : MixedSignal
[02/15 05:58:21     95s] (I)      Early global route reroute all routable nets
[02/15 05:58:21     95s] (I)      Use row-based GCell size
[02/15 05:58:21     95s] (I)      Use row-based GCell align
[02/15 05:58:21     95s] (I)      layer 0 area = 170496
[02/15 05:58:21     95s] (I)      layer 1 area = 170496
[02/15 05:58:21     95s] (I)      layer 2 area = 170496
[02/15 05:58:21     95s] (I)      layer 3 area = 512000
[02/15 05:58:21     95s] (I)      layer 4 area = 512000
[02/15 05:58:21     95s] (I)      layer 5 area = 560000
[02/15 05:58:21     95s] (I)      layer 6 area = 560000
[02/15 05:58:21     95s] (I)      GCell unit size   : 4320
[02/15 05:58:21     95s] (I)      GCell multiplier  : 11
[02/15 05:58:21     95s] (I)      GCell row height  : 4320
[02/15 05:58:21     95s] (I)      Actual row height : 4320
[02/15 05:58:21     95s] (I)      GCell align ref   : 24880 24880
[02/15 05:58:21     95s] missing default track structure on layer 1
[02/15 05:58:21     95s] (I)      Track table information for default rule: 
[02/15 05:58:21     95s] (I)      M1 has no routable track
[02/15 05:58:21     95s] (I)      M2 has non-uniform track structure
[02/15 05:58:21     95s] (I)      M3 has single uniform track structure
[02/15 05:58:21     95s] (I)      M4 has single uniform track structure
[02/15 05:58:21     95s] (I)      M5 has single uniform track structure
[02/15 05:58:21     95s] (I)      M6 has single uniform track structure
[02/15 05:58:21     95s] (I)      M7 has single uniform track structure
[02/15 05:58:21     95s] (I)      M8 has single uniform track structure
[02/15 05:58:21     95s] (I)      M9 has single uniform track structure
[02/15 05:58:21     95s] (I)      Pad has single uniform track structure
[02/15 05:58:21     95s] (I)      ============== Default via ===============
[02/15 05:58:21     95s] (I)      +---+------------------+-----------------+
[02/15 05:58:21     95s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 05:58:21     95s] (I)      +---+------------------+-----------------+
[02/15 05:58:21     95s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 05:58:21     95s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 05:58:21     95s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 05:58:21     95s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 05:58:21     95s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 05:58:21     95s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 05:58:21     95s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 05:58:21     95s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 05:58:21     95s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 05:58:21     95s] (I)      +---+------------------+-----------------+
[02/15 05:58:21     95s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 05:58:21     95s] (I)      Read 5650 PG shapes
[02/15 05:58:21     95s] (I)      Read 0 clock shapes
[02/15 05:58:21     95s] (I)      Read 0 other shapes
[02/15 05:58:21     95s] (I)      #Routing Blockages  : 0
[02/15 05:58:21     95s] (I)      #Bump Blockages     : 0
[02/15 05:58:21     95s] (I)      #Instance Blockages : 10328
[02/15 05:58:21     95s] (I)      #PG Blockages       : 5650
[02/15 05:58:21     95s] (I)      #Halo Blockages     : 0
[02/15 05:58:21     95s] (I)      #Boundary Blockages : 0
[02/15 05:58:21     95s] (I)      #Clock Blockages    : 0
[02/15 05:58:21     95s] (I)      #Other Blockages    : 0
[02/15 05:58:21     95s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 05:58:21     95s] (I)      #prerouted nets         : 0
[02/15 05:58:21     95s] (I)      #prerouted special nets : 0
[02/15 05:58:21     95s] (I)      #prerouted wires        : 0
[02/15 05:58:21     95s] (I)      Read 7995 nets ( ignored 0 )
[02/15 05:58:21     95s] (I)        Front-side 7995 ( ignored 0 )
[02/15 05:58:21     95s] (I)        Back-side  0 ( ignored 0 )
[02/15 05:58:21     95s] (I)        Both-side  0 ( ignored 0 )
[02/15 05:58:21     95s] (I)      handle routing halo
[02/15 05:58:21     95s] (I)      Reading macro buffers
[02/15 05:58:21     95s] (I)      Number of macro buffers: 0
[02/15 05:58:21     95s] (I)      early_global_route_priority property id does not exist.
[02/15 05:58:21     95s] (I)      Read Num Blocks=16411  Num Prerouted Wires=0  Num CS=0
[02/15 05:58:21     95s] (I)      Layer 1 (H) : #blockages 13016 : #preroutes 0
[02/15 05:58:21     95s] (I)      Layer 2 (V) : #blockages 2688 : #preroutes 0
[02/15 05:58:21     95s] (I)      Layer 3 (H) : #blockages 353 : #preroutes 0
[02/15 05:58:21     95s] (I)      Layer 4 (V) : #blockages 184 : #preroutes 0
[02/15 05:58:21     95s] (I)      Layer 5 (H) : #blockages 102 : #preroutes 0
[02/15 05:58:21     95s] (I)      Layer 6 (V) : #blockages 68 : #preroutes 0
[02/15 05:58:21     95s] (I)      Track adjustment: Reducing 2550 tracks (15.00%) for Layer4
[02/15 05:58:21     95s] (I)      Track adjustment: Reducing 2278 tracks (15.00%) for Layer5
[02/15 05:58:21     95s] (I)      Track adjustment: Reducing 1921 tracks (15.00%) for Layer6
[02/15 05:58:21     95s] (I)      Track adjustment: Reducing 1921 tracks (15.00%) for Layer7
[02/15 05:58:21     95s] (I)      Number of ignored nets                =      0
[02/15 05:58:21     95s] (I)      Number of connected nets              =      0
[02/15 05:58:21     95s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/15 05:58:21     95s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/15 05:58:21     95s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 05:58:21     95s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 05:58:21     95s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 05:58:21     95s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 05:58:21     95s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 05:58:21     95s] (I)      There are 1 clock nets ( 0 with NDR ).
[02/15 05:58:21     95s] (I)      Ndr track 0 does not exist
[02/15 05:58:21     95s] (I)      ---------------------Grid Graph Info--------------------
[02/15 05:58:21     95s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 05:58:21     95s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 05:58:21     95s] (I)      Site width          :   864  (dbu)
[02/15 05:58:21     95s] (I)      Row height          :  4320  (dbu)
[02/15 05:58:21     95s] (I)      GCell row height    :  4320  (dbu)
[02/15 05:58:21     95s] (I)      GCell width         : 47520  (dbu)
[02/15 05:58:21     95s] (I)      GCell height        : 47520  (dbu)
[02/15 05:58:21     95s] (I)      Grid                :    17    17     7
[02/15 05:58:21     95s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 05:58:21     95s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 05:58:21     95s] (I)      Vertical capacity   :     0     0 47520     0 47520     0 47520
[02/15 05:58:21     95s] (I)      Horizontal capacity :     0 47520     0 47520     0 47520     0
[02/15 05:58:21     95s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 05:58:21     95s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 05:58:21     95s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 05:58:21     95s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 05:58:21     95s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 05:58:21     95s] (I)      Num tracks per GCell: 82.50 82.50 82.50 61.88 55.00 46.41 46.41
[02/15 05:58:21     95s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 05:58:21     95s] (I)      --------------------------------------------------------
[02/15 05:58:21     95s] 
[02/15 05:58:21     95s] (I)      ============ Routing rule table ============
[02/15 05:58:21     95s] (I)      Rule id: 0  Rule name: (Default)  Nets: 7995
[02/15 05:58:21     95s] (I)      ========================================
[02/15 05:58:21     95s] (I)      
[02/15 05:58:21     95s] (I)      ==== NDR : (Default) ====
[02/15 05:58:21     95s] (I)      +--------------+--------+
[02/15 05:58:21     95s] (I)      |           ID |      0 |
[02/15 05:58:21     95s] (I)      |      Default |    yes |
[02/15 05:58:21     95s] (I)      |  Clk Special |     no |
[02/15 05:58:21     95s] (I)      | Hard spacing |     no |
[02/15 05:58:21     95s] (I)      |    NDR track | (none) |
[02/15 05:58:21     95s] (I)      |      NDR via | (none) |
[02/15 05:58:21     95s] (I)      |  Extra space |      0 |
[02/15 05:58:21     95s] (I)      |      Shields |      0 |
[02/15 05:58:21     95s] (I)      |   Demand (H) |      1 |
[02/15 05:58:21     95s] (I)      |   Demand (V) |      1 |
[02/15 05:58:21     95s] (I)      |        #Nets |   7995 |
[02/15 05:58:21     95s] (I)      +--------------+--------+
[02/15 05:58:21     95s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:58:21     95s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 05:58:21     95s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:58:21     95s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/15 05:58:21     95s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/15 05:58:21     95s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/15 05:58:21     95s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[02/15 05:58:21     95s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 05:58:21     95s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 05:58:21     95s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:58:21     95s] (I)      =============== Blocked Tracks ===============
[02/15 05:58:21     95s] (I)      +-------+---------+----------+---------------+
[02/15 05:58:21     95s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 05:58:21     95s] (I)      +-------+---------+----------+---------------+
[02/15 05:58:21     95s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 05:58:21     95s] (I)      |     2 |   21165 |     8875 |        41.93% |
[02/15 05:58:21     95s] (I)      |     3 |   22746 |     4326 |        19.02% |
[02/15 05:58:21     95s] (I)      |     4 |   17051 |     2265 |        13.28% |
[02/15 05:58:21     95s] (I)      |     5 |   15164 |     1048 |         6.91% |
[02/15 05:58:21     95s] (I)      |     6 |   12801 |     2829 |        22.10% |
[02/15 05:58:21     95s] (I)      |     7 |   12801 |     2241 |        17.51% |
[02/15 05:58:21     95s] (I)      +-------+---------+----------+---------------+
[02/15 05:58:21     95s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3.43 MB )
[02/15 05:58:21     95s] (I)      Reset routing kernel
[02/15 05:58:21     95s] (I)      numLocalWires=32277  numGlobalNetBranches=8680  numLocalNetBranches=7480
[02/15 05:58:21     95s] (I)      totalPins=29382  totalGlobalPin=8261 (28.12%)
[02/15 05:58:21     95s] (I)      total 2D Cap : 78962 = (37761 H, 41201 V)
[02/15 05:58:21     95s] (I)      total 2D Demand : 2159 = (2159 H, 0 V)
[02/15 05:58:21     95s] (I)      init route region map
[02/15 05:58:21     95s] (I)      #blocked GCells = 0
[02/15 05:58:21     95s] (I)      #regions = 1
[02/15 05:58:21     95s] (I)      init safety region map
[02/15 05:58:21     95s] (I)      #blocked GCells = 0
[02/15 05:58:21     95s] (I)      #regions = 1
[02/15 05:58:21     95s] (I)      
[02/15 05:58:21     95s] (I)      ============  Phase 1a Route ============
[02/15 05:58:21     95s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/15 05:58:21     95s] (I)      Usage: 6532 = (3763 H, 2769 V) = (9.97% H, 6.72% V) = (4.470e+04um H, 3.290e+04um V)
[02/15 05:58:21     95s] (I)      
[02/15 05:58:21     95s] (I)      ============  Phase 1b Route ============
[02/15 05:58:21     95s] (I)      Usage: 6532 = (3763 H, 2769 V) = (9.97% H, 6.72% V) = (4.470e+04um H, 3.290e+04um V)
[02/15 05:58:21     95s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/15 05:58:21     95s] 
[02/15 05:58:21     95s] (I)      Updating congestion map
[02/15 05:58:21     95s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[02/15 05:58:21     95s] (I)      Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.14 sec, Curr Mem: 3.43 MB )
[02/15 05:58:21     95s] Finished Early Global Route rough congestion estimation: mem = 3654.4M
[02/15 05:58:21     95s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.189, REAL:0.157, MEM:3654.4M, EPOCH TIME: 1771156701.446910
[02/15 05:58:21     95s] earlyGlobalRoute rough estimation gcell size 11 row height
[02/15 05:58:21     95s] Unignore, current top cell is systolic_top.
[02/15 05:58:21     95s] OPERPROF:   Starting CDPad at level 2, MEM:3654.4M, EPOCH TIME: 1771156701.447256
[02/15 05:58:21     96s] CDPadU 0.708 -> 0.708. R=0.557, N=7879, GS=11.880
[02/15 05:58:21     96s] OPERPROF:   Finished CDPad at level 2, CPU:0.075, REAL:0.031, MEM:3686.4M, EPOCH TIME: 1771156701.478311
[02/15 05:58:21     96s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3686.4M, EPOCH TIME: 1771156701.479931
[02/15 05:58:21     96s] OPERPROF:     Starting NP-Place at level 3, MEM:3782.4M, EPOCH TIME: 1771156701.520018
[02/15 05:58:21     96s] OPERPROF:     Finished NP-Place at level 3, CPU:0.162, REAL:0.057, MEM:3814.4M, EPOCH TIME: 1771156701.576921
[02/15 05:58:21     96s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.295, REAL:0.115, MEM:3686.4M, EPOCH TIME: 1771156701.594708
[02/15 05:58:21     96s] Global placement CDP skipped at cutLevel 7.
[02/15 05:58:21     96s] Iteration  7: Total net bbox = 6.368e+04 (3.75e+04 2.62e+04)
[02/15 05:58:21     96s]               Est.  stn bbox = 7.742e+04 (4.39e+04 3.35e+04)
[02/15 05:58:21     96s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 3686.4M
[02/15 05:58:21     96s] Iteration  8: Total net bbox = 6.368e+04 (3.75e+04 2.62e+04)
[02/15 05:58:21     96s]               Est.  stn bbox = 7.742e+04 (4.39e+04 3.35e+04)
[02/15 05:58:21     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3686.4M
[02/15 05:58:21     96s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3686.4M, EPOCH TIME: 1771156701.643981
[02/15 05:58:21     96s] Ignore, current top cell is systolic_top.
[02/15 05:58:21     96s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 05:58:21     96s] Unignore, current top cell is systolic_top.
[02/15 05:58:21     96s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:3686.4M, EPOCH TIME: 1771156701.645363
[02/15 05:58:21     96s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3686.4M, EPOCH TIME: 1771156701.646873
[02/15 05:58:21     96s] OPERPROF:     Starting NP-Place at level 3, MEM:3782.4M, EPOCH TIME: 1771156701.690062
[02/15 05:58:21     96s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 05:58:22    100s] OPERPROF:     Finished NP-Place at level 3, CPU:4.393, REAL:0.988, MEM:3814.4M, EPOCH TIME: 1771156702.678170
[02/15 05:58:22    100s] OPERPROF:   Finished NP-MAIN at level 2, CPU:4.531, REAL:1.048, MEM:3686.4M, EPOCH TIME: 1771156702.695076
[02/15 05:58:22    100s] Adjust Halo Group For DCLS Group
[02/15 05:58:22    100s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3686.4M, EPOCH TIME: 1771156702.696415
[02/15 05:58:22    100s] Ignore, current top cell is systolic_top.
[02/15 05:58:22    100s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 05:58:22    100s] Unignore, current top cell is systolic_top.
[02/15 05:58:22    100s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:3686.4M, EPOCH TIME: 1771156702.697506
[02/15 05:58:22    100s] Ignore, current top cell is systolic_top.
[02/15 05:58:22    100s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3686.4M, EPOCH TIME: 1771156702.697770
[02/15 05:58:22    100s] Starting Early Global Route rough congestion estimation: mem = 3686.4M
[02/15 05:58:22    100s] (I)      Initializing eGR engine (rough)
[02/15 05:58:22    100s] Set min layer with design mode ( 2 )
[02/15 05:58:22    100s] Set max layer with design mode ( 7 )
[02/15 05:58:22    100s] (I)      clean place blk overflow:
[02/15 05:58:22    100s] (I)      H : enabled 0.60 0
[02/15 05:58:22    100s] (I)      V : enabled 0.60 0
[02/15 05:58:22    100s] (I)      Initializing eGR engine (rough)
[02/15 05:58:22    100s] Set min layer with design mode ( 2 )
[02/15 05:58:22    100s] Set max layer with design mode ( 7 )
[02/15 05:58:22    100s] (I)      clean place blk overflow:
[02/15 05:58:22    100s] (I)      H : enabled 0.60 0
[02/15 05:58:22    100s] (I)      V : enabled 0.60 0
[02/15 05:58:22    100s] (I)      Started Early Global Route kernel ( Curr Mem: 3.46 MB )
[02/15 05:58:22    100s] (I)      Running eGR Rough flow
[02/15 05:58:22    100s] (I)      # wire layers (front) : 11
[02/15 05:58:22    100s] (I)      # wire layers (back)  : 0
[02/15 05:58:22    100s] (I)      min wire layer : 1
[02/15 05:58:22    100s] (I)      max wire layer : 10
[02/15 05:58:22    100s] (I)      # cut layers (front) : 10
[02/15 05:58:22    100s] (I)      # cut layers (back)  : 0
[02/15 05:58:22    100s] (I)      min cut layer : 1
[02/15 05:58:22    100s] (I)      max cut layer : 9
[02/15 05:58:22    100s] (I)      ================================ Layers ================================
[02/15 05:58:22    100s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:58:22    100s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 05:58:22    100s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:58:22    100s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 05:58:22    100s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 05:58:22    100s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:58:22    100s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 05:58:22    100s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:58:22    100s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 05:58:22    100s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:58:22    100s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 05:58:22    100s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 05:58:22    100s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 05:58:22    100s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 05:58:22    100s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 05:58:22    100s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 05:58:22    100s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 05:58:22    100s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 05:58:22    100s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 05:58:22    100s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 05:58:22    100s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 05:58:22    100s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 05:58:22    100s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 05:58:22    100s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 05:58:22    100s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:58:22    100s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 05:58:22    100s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 05:58:22    100s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 05:58:22    100s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 05:58:22    100s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:58:22    100s] (I)      Started Import and model ( Curr Mem: 3.46 MB )
[02/15 05:58:22    100s] (I)      == Non-default Options ==
[02/15 05:58:22    100s] (I)      Print mode                                         : 2
[02/15 05:58:22    100s] (I)      Stop if highly congested                           : false
[02/15 05:58:22    100s] (I)      Local connection modeling                          : true
[02/15 05:58:22    100s] (I)      Maximum routing layer                              : 7
[02/15 05:58:22    100s] (I)      Top routing layer                                  : 7
[02/15 05:58:22    100s] (I)      Assign partition pins                              : false
[02/15 05:58:22    100s] (I)      Support large GCell                                : true
[02/15 05:58:22    100s] (I)      Number of threads                                  : 8
[02/15 05:58:22    100s] (I)      Number of rows per GCell                           : 6
[02/15 05:58:22    100s] (I)      Max num rows per GCell                             : 32
[02/15 05:58:22    100s] (I)      Route tie net to shape                             : auto
[02/15 05:58:22    100s] (I)      Method to set GCell size                           : row
[02/15 05:58:22    100s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 05:58:22    100s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 05:58:22    100s] Removed 1 out of boundary tracks from layer 2
[02/15 05:58:22    100s] Removed 1 out of boundary tracks from layer 2
[02/15 05:58:22    100s] (I)      ============== Pin Summary ==============
[02/15 05:58:22    100s] (I)      +-------+--------+---------+------------+
[02/15 05:58:22    100s] (I)      | Layer | # pins | % total |      Group |
[02/15 05:58:22    100s] (I)      +-------+--------+---------+------------+
[02/15 05:58:22    100s] (I)      |     1 |  28227 |   96.63 |        Pin |
[02/15 05:58:22    100s] (I)      |     2 |    984 |    3.37 | Pin access |
[02/15 05:58:22    100s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 05:58:22    100s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 05:58:22    100s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 05:58:22    100s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 05:58:22    100s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 05:58:22    100s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 05:58:22    100s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 05:58:22    100s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 05:58:22    100s] (I)      +-------+--------+---------+------------+
[02/15 05:58:22    100s] (I)      Custom ignore net properties:
[02/15 05:58:22    100s] (I)      1 : NotLegal
[02/15 05:58:22    100s] (I)      Default ignore net properties:
[02/15 05:58:22    100s] (I)      1 : Special
[02/15 05:58:22    100s] (I)      2 : Analog
[02/15 05:58:22    100s] (I)      3 : Fixed
[02/15 05:58:22    100s] (I)      4 : Skipped
[02/15 05:58:22    100s] (I)      5 : MixedSignal
[02/15 05:58:22    100s] (I)      Prerouted net properties:
[02/15 05:58:22    100s] (I)      1 : NotLegal
[02/15 05:58:22    100s] (I)      2 : Special
[02/15 05:58:22    100s] (I)      3 : Analog
[02/15 05:58:22    100s] (I)      4 : Fixed
[02/15 05:58:22    100s] (I)      5 : Skipped
[02/15 05:58:22    100s] (I)      6 : MixedSignal
[02/15 05:58:22    100s] (I)      Early global route reroute all routable nets
[02/15 05:58:22    100s] (I)      Use row-based GCell size
[02/15 05:58:22    100s] (I)      Use row-based GCell align
[02/15 05:58:22    100s] (I)      layer 0 area = 170496
[02/15 05:58:22    100s] (I)      layer 1 area = 170496
[02/15 05:58:22    100s] (I)      layer 2 area = 170496
[02/15 05:58:22    100s] (I)      layer 3 area = 512000
[02/15 05:58:22    100s] (I)      layer 4 area = 512000
[02/15 05:58:22    100s] (I)      layer 5 area = 560000
[02/15 05:58:22    100s] (I)      layer 6 area = 560000
[02/15 05:58:22    100s] (I)      GCell unit size   : 4320
[02/15 05:58:22    100s] (I)      GCell multiplier  : 6
[02/15 05:58:22    100s] (I)      GCell row height  : 4320
[02/15 05:58:22    100s] (I)      Actual row height : 4320
[02/15 05:58:22    100s] (I)      GCell align ref   : 24880 24880
[02/15 05:58:22    100s] missing default track structure on layer 1
[02/15 05:58:22    100s] (I)      Track table information for default rule: 
[02/15 05:58:22    100s] (I)      M1 has no routable track
[02/15 05:58:22    100s] (I)      M2 has non-uniform track structure
[02/15 05:58:22    100s] (I)      M3 has single uniform track structure
[02/15 05:58:22    100s] (I)      M4 has single uniform track structure
[02/15 05:58:22    100s] (I)      M5 has single uniform track structure
[02/15 05:58:22    100s] (I)      M6 has single uniform track structure
[02/15 05:58:22    100s] (I)      M7 has single uniform track structure
[02/15 05:58:22    100s] (I)      M8 has single uniform track structure
[02/15 05:58:22    100s] (I)      M9 has single uniform track structure
[02/15 05:58:22    100s] (I)      Pad has single uniform track structure
[02/15 05:58:22    100s] (I)      ============== Default via ===============
[02/15 05:58:22    100s] (I)      +---+------------------+-----------------+
[02/15 05:58:22    100s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 05:58:22    100s] (I)      +---+------------------+-----------------+
[02/15 05:58:22    100s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 05:58:22    100s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 05:58:22    100s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 05:58:22    100s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 05:58:22    100s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 05:58:22    100s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 05:58:22    100s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 05:58:22    100s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 05:58:22    100s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 05:58:22    100s] (I)      +---+------------------+-----------------+
[02/15 05:58:22    100s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 05:58:22    100s] (I)      Read 5650 PG shapes from cache
[02/15 05:58:22    100s] (I)      Read 0 clock shapes
[02/15 05:58:22    100s] (I)      Read 0 other shapes
[02/15 05:58:22    100s] (I)      #Routing Blockages  : 0
[02/15 05:58:22    100s] (I)      #Bump Blockages     : 0
[02/15 05:58:22    100s] (I)      #Instance Blockages : 10328
[02/15 05:58:22    100s] (I)      #PG Blockages       : 5650
[02/15 05:58:22    100s] (I)      #Halo Blockages     : 0
[02/15 05:58:22    100s] (I)      #Boundary Blockages : 0
[02/15 05:58:22    100s] (I)      #Clock Blockages    : 0
[02/15 05:58:22    100s] (I)      #Other Blockages    : 0
[02/15 05:58:22    100s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 05:58:22    100s] (I)      #prerouted nets         : 0
[02/15 05:58:22    100s] (I)      #prerouted special nets : 0
[02/15 05:58:22    100s] (I)      #prerouted wires        : 0
[02/15 05:58:22    100s] (I)      Read 7995 nets ( ignored 0 )
[02/15 05:58:22    100s] (I)        Front-side 7995 ( ignored 0 )
[02/15 05:58:22    100s] (I)        Back-side  0 ( ignored 0 )
[02/15 05:58:22    100s] (I)        Both-side  0 ( ignored 0 )
[02/15 05:58:22    101s] (I)      handle routing halo
[02/15 05:58:22    101s] (I)      Reading macro buffers
[02/15 05:58:22    101s] (I)      Number of macro buffers: 0
[02/15 05:58:22    101s] (I)      early_global_route_priority property id does not exist.
[02/15 05:58:22    101s] (I)      Read Num Blocks=16411  Num Prerouted Wires=0  Num CS=0
[02/15 05:58:22    101s] (I)      Layer 1 (H) : #blockages 13016 : #preroutes 0
[02/15 05:58:22    101s] (I)      Layer 2 (V) : #blockages 2688 : #preroutes 0
[02/15 05:58:22    101s] (I)      Layer 3 (H) : #blockages 353 : #preroutes 0
[02/15 05:58:22    101s] (I)      Layer 4 (V) : #blockages 184 : #preroutes 0
[02/15 05:58:22    101s] (I)      Layer 5 (H) : #blockages 102 : #preroutes 0
[02/15 05:58:22    101s] (I)      Layer 6 (V) : #blockages 68 : #preroutes 0
[02/15 05:58:22    101s] (I)      Track adjustment: Reducing 4500 tracks (15.00%) for Layer4
[02/15 05:58:22    101s] (I)      Track adjustment: Reducing 4020 tracks (15.00%) for Layer5
[02/15 05:58:22    101s] (I)      Track adjustment: Reducing 3297 tracks (15.00%) for Layer6
[02/15 05:58:22    101s] (I)      Track adjustment: Reducing 3281 tracks (15.00%) for Layer7
[02/15 05:58:22    101s] (I)      Number of ignored nets                =      0
[02/15 05:58:22    101s] (I)      Number of connected nets              =      0
[02/15 05:58:22    101s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/15 05:58:22    101s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/15 05:58:22    101s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 05:58:22    101s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 05:58:22    101s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 05:58:22    101s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 05:58:22    101s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 05:58:22    101s] (I)      There are 1 clock nets ( 0 with NDR ).
[02/15 05:58:22    101s] (I)      Ndr track 0 does not exist
[02/15 05:58:22    101s] (I)      ---------------------Grid Graph Info--------------------
[02/15 05:58:22    101s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 05:58:22    101s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 05:58:22    101s] (I)      Site width          :   864  (dbu)
[02/15 05:58:22    101s] (I)      Row height          :  4320  (dbu)
[02/15 05:58:22    101s] (I)      GCell row height    :  4320  (dbu)
[02/15 05:58:22    101s] (I)      GCell width         : 25920  (dbu)
[02/15 05:58:22    101s] (I)      GCell height        : 25920  (dbu)
[02/15 05:58:22    101s] (I)      Grid                :    30    30     7
[02/15 05:58:22    101s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 05:58:22    101s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 05:58:22    101s] (I)      Vertical capacity   :     0     0 25920     0 25920     0 25920
[02/15 05:58:22    101s] (I)      Horizontal capacity :     0 25920     0 25920     0 25920     0
[02/15 05:58:22    101s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 05:58:22    101s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 05:58:22    101s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 05:58:22    101s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 05:58:22    101s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 05:58:22    101s] (I)      Num tracks per GCell: 45.00 45.00 45.00 33.75 30.00 25.31 25.31
[02/15 05:58:22    101s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 05:58:22    101s] (I)      --------------------------------------------------------
[02/15 05:58:22    101s] 
[02/15 05:58:22    101s] (I)      ============ Routing rule table ============
[02/15 05:58:22    101s] (I)      Rule id: 0  Rule name: (Default)  Nets: 7995
[02/15 05:58:22    101s] (I)      ========================================
[02/15 05:58:22    101s] (I)      
[02/15 05:58:22    101s] (I)      ==== NDR : (Default) ====
[02/15 05:58:22    101s] (I)      +--------------+--------+
[02/15 05:58:22    101s] (I)      |           ID |      0 |
[02/15 05:58:22    101s] (I)      |      Default |    yes |
[02/15 05:58:22    101s] (I)      |  Clk Special |     no |
[02/15 05:58:22    101s] (I)      | Hard spacing |     no |
[02/15 05:58:22    101s] (I)      |    NDR track | (none) |
[02/15 05:58:22    101s] (I)      |      NDR via | (none) |
[02/15 05:58:22    101s] (I)      |  Extra space |      0 |
[02/15 05:58:22    101s] (I)      |      Shields |      0 |
[02/15 05:58:22    101s] (I)      |   Demand (H) |      1 |
[02/15 05:58:22    101s] (I)      |   Demand (V) |      1 |
[02/15 05:58:22    101s] (I)      |        #Nets |   7995 |
[02/15 05:58:22    101s] (I)      +--------------+--------+
[02/15 05:58:22    101s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:58:22    101s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 05:58:22    101s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:58:22    101s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/15 05:58:22    101s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/15 05:58:22    101s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/15 05:58:22    101s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[02/15 05:58:22    101s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 05:58:22    101s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 05:58:22    101s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:58:22    101s] (I)      =============== Blocked Tracks ===============
[02/15 05:58:22    101s] (I)      +-------+---------+----------+---------------+
[02/15 05:58:22    101s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 05:58:22    101s] (I)      +-------+---------+----------+---------------+
[02/15 05:58:22    101s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 05:58:22    101s] (I)      |     2 |   37350 |    14652 |        39.23% |
[02/15 05:58:22    101s] (I)      |     3 |   40140 |     7700 |        19.18% |
[02/15 05:58:22    101s] (I)      |     4 |   30090 |     3792 |        12.60% |
[02/15 05:58:22    101s] (I)      |     5 |   26760 |     1074 |         4.01% |
[02/15 05:58:22    101s] (I)      |     6 |   22590 |     3095 |        13.70% |
[02/15 05:58:22    101s] (I)      |     7 |   22590 |     2221 |         9.83% |
[02/15 05:58:22    101s] (I)      +-------+---------+----------+---------------+
[02/15 05:58:22    101s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3.46 MB )
[02/15 05:58:22    101s] (I)      Reset routing kernel
[02/15 05:58:22    101s] (I)      numLocalWires=24049  numGlobalNetBranches=7233  numLocalNetBranches=4822
[02/15 05:58:22    101s] (I)      totalPins=29382  totalGlobalPin=13763 (46.84%)
[02/15 05:58:22    101s] (I)      total 2D Cap : 138879 = (66319 H, 72560 V)
[02/15 05:58:22    101s] (I)      total 2D Demand : 3143 = (3143 H, 0 V)
[02/15 05:58:22    101s] (I)      init route region map
[02/15 05:58:22    101s] (I)      #blocked GCells = 0
[02/15 05:58:22    101s] (I)      #regions = 1
[02/15 05:58:22    101s] (I)      init safety region map
[02/15 05:58:22    101s] (I)      #blocked GCells = 0
[02/15 05:58:22    101s] (I)      #regions = 1
[02/15 05:58:22    101s] (I)      
[02/15 05:58:22    101s] (I)      ============  Phase 1a Route ============
[02/15 05:58:22    101s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/15 05:58:22    101s] (I)      Usage: 13008 = (7469 H, 5539 V) = (11.26% H, 7.63% V) = (4.840e+04um H, 3.589e+04um V)
[02/15 05:58:22    101s] (I)      
[02/15 05:58:22    101s] (I)      ============  Phase 1b Route ============
[02/15 05:58:22    101s] (I)      Usage: 13008 = (7469 H, 5539 V) = (11.26% H, 7.63% V) = (4.840e+04um H, 3.589e+04um V)
[02/15 05:58:22    101s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/15 05:58:22    101s] 
[02/15 05:58:22    101s] (I)      Updating congestion map
[02/15 05:58:22    101s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[02/15 05:58:22    101s] (I)      Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.14 sec, Curr Mem: 3.47 MB )
[02/15 05:58:22    101s] Finished Early Global Route rough congestion estimation: mem = 3686.4M
[02/15 05:58:22    101s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.188, REAL:0.152, MEM:3686.4M, EPOCH TIME: 1771156702.849672
[02/15 05:58:22    101s] earlyGlobalRoute rough estimation gcell size 6 row height
[02/15 05:58:22    101s] Unignore, current top cell is systolic_top.
[02/15 05:58:22    101s] OPERPROF:   Starting CDPad at level 2, MEM:3686.4M, EPOCH TIME: 1771156702.850060
[02/15 05:58:22    101s] CDPadU 0.708 -> 0.708. R=0.557, N=7879, GS=6.480
[02/15 05:58:22    101s] OPERPROF:   Finished CDPad at level 2, CPU:0.088, REAL:0.033, MEM:3686.4M, EPOCH TIME: 1771156702.882658
[02/15 05:58:22    101s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3686.4M, EPOCH TIME: 1771156702.885030
[02/15 05:58:22    101s] OPERPROF:     Starting NP-Place at level 3, MEM:3782.4M, EPOCH TIME: 1771156702.947607
[02/15 05:58:23    101s] OPERPROF:     Finished NP-Place at level 3, CPU:0.169, REAL:0.078, MEM:3814.4M, EPOCH TIME: 1771156703.025548
[02/15 05:58:23    101s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.347, REAL:0.157, MEM:3686.4M, EPOCH TIME: 1771156703.041829
[02/15 05:58:23    101s] Global placement CDP skipped at cutLevel 9.
[02/15 05:58:23    101s] Iteration  9: Total net bbox = 6.657e+04 (3.86e+04 2.79e+04)
[02/15 05:58:23    101s]               Est.  stn bbox = 8.074e+04 (4.52e+04 3.55e+04)
[02/15 05:58:23    101s]               cpu = 0:00:05.2 real = 0:00:02.0 mem = 3686.4M
[02/15 05:58:23    101s] Iteration 10: Total net bbox = 6.657e+04 (3.86e+04 2.79e+04)
[02/15 05:58:23    101s]               Est.  stn bbox = 8.074e+04 (4.52e+04 3.55e+04)
[02/15 05:58:23    101s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3686.4M
[02/15 05:58:23    101s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3686.4M, EPOCH TIME: 1771156703.092582
[02/15 05:58:23    101s] Ignore, current top cell is systolic_top.
[02/15 05:58:23    101s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 05:58:23    101s] Unignore, current top cell is systolic_top.
[02/15 05:58:23    101s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:3686.4M, EPOCH TIME: 1771156703.094109
[02/15 05:58:23    101s] Legalizing MH Cells... 0 / 0 (level 9) on systolic_top
[02/15 05:58:23    101s] MH legal: No MH instances from GP
[02/15 05:58:23    101s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/15 05:58:23    101s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3686.4M, DRC: 0)
[02/15 05:58:23    101s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3686.4M, EPOCH TIME: 1771156703.095457
[02/15 05:58:23    101s] OPERPROF:     Starting NP-Place at level 3, MEM:3782.4M, EPOCH TIME: 1771156703.135743
[02/15 05:58:23    101s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 05:58:23    103s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 05:58:25    112s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 05:58:26    116s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 05:58:26    116s] GP RA stats: MHOnly 0 nrInst 7879 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/15 05:58:27    119s] OPERPROF:       Starting NP-Blockage-Aware-Snap at level 4, MEM:4070.4M, EPOCH TIME: 1771156707.223024
[02/15 05:58:27    119s] OPERPROF:       Finished NP-Blockage-Aware-Snap at level 4, CPU:0.003, REAL:0.003, MEM:4070.4M, EPOCH TIME: 1771156707.226084
[02/15 05:58:27    119s] Iteration 11: Total net bbox = 6.734e+04 (3.75e+04 2.98e+04)
[02/15 05:58:27    119s]               Est.  stn bbox = 8.126e+04 (4.40e+04 3.73e+04)
[02/15 05:58:27    119s]               cpu = 0:00:03.6 real = 0:00:01.0 mem = 3942.4M
[02/15 05:58:27    119s] OPERPROF:     Finished NP-Place at level 3, CPU:18.306, REAL:4.096, MEM:3814.4M, EPOCH TIME: 1771156707.231307
[02/15 05:58:27    120s] OPERPROF:   Finished NP-MAIN at level 2, CPU:18.448, REAL:4.158, MEM:3686.4M, EPOCH TIME: 1771156707.253873
[02/15 05:58:27    120s] Iteration 12: Total net bbox = 6.992e+04 (3.97e+04 3.02e+04)
[02/15 05:58:27    120s]               Est.  stn bbox = 8.386e+04 (4.62e+04 3.76e+04)
[02/15 05:58:27    120s]               cpu = 0:00:18.5 real = 0:00:04.0 mem = 3686.4M
[02/15 05:58:27    120s] Iteration 13: Total net bbox = 6.992e+04 (3.97e+04 3.02e+04)
[02/15 05:58:27    120s]               Est.  stn bbox = 8.386e+04 (4.62e+04 3.76e+04)
[02/15 05:58:27    120s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3686.4M
[02/15 05:58:27    120s] [adp] clock
[02/15 05:58:27    120s] [adp] weight, nr nets, wire length
[02/15 05:58:27    120s] [adp]      0        1  359.849750
[02/15 05:58:27    120s] [adp] data
[02/15 05:58:27    120s] [adp] weight, nr nets, wire length
[02/15 05:58:27    120s] [adp]      0     7994  69564.387500
[02/15 05:58:27    120s] [adp] 0.000000|0.000000|0.000000
[02/15 05:58:27    120s] Iteration 14: Total net bbox = 6.992e+04 (3.97e+04 3.02e+04)
[02/15 05:58:27    120s]               Est.  stn bbox = 8.386e+04 (4.62e+04 3.76e+04)
[02/15 05:58:27    120s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3686.4M
[02/15 05:58:27    120s] Finished Global Placement (cpu=0:00:45.9, real=0:00:14.0, mem=3686.4M)
[02/15 05:58:27    120s] Placement multithread real runtime: 0:00:14.0 with 8 threads.
[02/15 05:58:27    120s] Clear WL Bound Manager after Global Placement... 
[02/15 05:58:27    120s] Keep Tdgp Graph and DB for later use
[02/15 05:58:27    120s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[02/15 05:58:27    120s] OPERPROF: Finished spIPlaceForNP at level 1, CPU:45.923, REAL:14.068, MEM:3686.4M, EPOCH TIME: 1771156707.366864
[02/15 05:58:27    120s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3686.4M, EPOCH TIME: 1771156707.366949
[02/15 05:58:27    120s] Deleting eGR PG blockage cache
[02/15 05:58:27    120s] Disable eGR PG blockage caching
[02/15 05:58:27    120s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3686.4M, EPOCH TIME: 1771156707.367039
[02/15 05:58:27    120s] Ignore, current top cell is systolic_top.
[02/15 05:58:27    120s] Saved padding area to DB
[02/15 05:58:27    120s] Cell systolic_top LLGs are deleted
[02/15 05:58:27    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:58:27    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:27    120s] # Resetting pin-track-align track data.
[02/15 05:58:27    120s] Solver runtime cpu: 0:00:32.5 real: 0:00:07.0
[02/15 05:58:27    120s] Core Placement runtime cpu: 0:00:45.1 real: 0:00:14.0
[02/15 05:58:27    120s] Begin: Reorder Scan Chains
[02/15 05:58:27    120s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/15 05:58:27    120s] Type 'man IMPSP-9025' for more detail.
[02/15 05:58:27    120s] End: Reorder Scan Chains
[02/15 05:58:27    120s] No floating exclusive groups are found. CDER will not be conducted
[02/15 05:58:27    120s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3686.4M, EPOCH TIME: 1771156707.381342
[02/15 05:58:27    120s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3686.4M, EPOCH TIME: 1771156707.381546
[02/15 05:58:27    120s] Processing tracks to init pin-track alignment.
[02/15 05:58:27    120s] z: 1, totalTracks: 0
[02/15 05:58:27    120s] z: 3, totalTracks: 1
[02/15 05:58:27    120s] z: 5, totalTracks: 1
[02/15 05:58:27    120s] z: 7, totalTracks: 1
[02/15 05:58:27    120s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[02/15 05:58:27    120s] #spOpts: rpCkHalo=4 
[02/15 05:58:27    120s] Initializing Route Infrastructure for color support ...
[02/15 05:58:27    120s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3686.4M, EPOCH TIME: 1771156707.381999
[02/15 05:58:27    120s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.002, REAL:0.002, MEM:3686.4M, EPOCH TIME: 1771156707.383565
[02/15 05:58:27    120s] Route Infrastructure Initialized for color support successfully.
[02/15 05:58:27    120s] Cell systolic_top LLGs are deleted
[02/15 05:58:27    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:27    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:27    120s] # Building systolic_top llgBox search-tree.
[02/15 05:58:27    120s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3686.4M, EPOCH TIME: 1771156707.395065
[02/15 05:58:27    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:27    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:27    120s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3686.4M, EPOCH TIME: 1771156707.395840
[02/15 05:58:27    120s] Max number of tech site patterns supported in site array is 256.
[02/15 05:58:27    120s] Core basic site is asap7sc7p5t
[02/15 05:58:27    120s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 05:58:27    120s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 05:58:27    120s] Fast DP-INIT is on for default
[02/15 05:58:27    120s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f41d4fb6f80.
[02/15 05:58:27    120s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 2 thread pools are available.
[02/15 05:58:27    120s] Keep-away cache is enable on metals: 1-10
[02/15 05:58:27    120s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 05:58:27    120s] Atter site array init, number of instance map data is 0.
[02/15 05:58:27    120s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.031, REAL:0.024, MEM:3814.4M, EPOCH TIME: 1771156707.420136
[02/15 05:58:27    120s] 
[02/15 05:58:27    120s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:58:27    120s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:58:27    120s] OPERPROF:       Starting CMU at level 4, MEM:3814.4M, EPOCH TIME: 1771156707.431024
[02/15 05:58:27    120s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.003, MEM:3814.4M, EPOCH TIME: 1771156707.433878
[02/15 05:58:27    120s] 
[02/15 05:58:27    120s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 05:58:27    120s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.050, REAL:0.041, MEM:3814.4M, EPOCH TIME: 1771156707.436431
[02/15 05:58:27    120s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3814.4M, EPOCH TIME: 1771156707.436529
[02/15 05:58:27    120s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3814.4M, EPOCH TIME: 1771156707.436794
[02/15 05:58:27    120s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3814.4MB).
[02/15 05:58:27    120s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.071, REAL:0.063, MEM:3814.4M, EPOCH TIME: 1771156707.444200
[02/15 05:58:27    120s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.072, REAL:0.063, MEM:3814.4M, EPOCH TIME: 1771156707.444264
[02/15 05:58:27    120s] TDRefine: refinePlace mode is spiral
[02/15 05:58:27    120s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 05:58:27    120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.1
[02/15 05:58:27    120s] OPERPROF: Starting Refine-Place at level 1, MEM:3814.4M, EPOCH TIME: 1771156707.446007
[02/15 05:58:27    120s] *** Starting refinePlace (0:02:00 mem=3814.4M) ***
[02/15 05:58:27    120s] Total net bbox length = 6.992e+04 (3.975e+04 3.018e+04) (ext = 8.054e+03)
[02/15 05:58:27    120s] 
[02/15 05:58:27    120s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:58:27    120s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:58:27    120s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:3814.4M, EPOCH TIME: 1771156707.457722
[02/15 05:58:27    120s] # Found 0 legal fixed insts to color.
[02/15 05:58:27    120s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.001, REAL:0.001, MEM:3814.4M, EPOCH TIME: 1771156707.458834
[02/15 05:58:27    120s] **WARN: (IMPSP-2041):	Found 5010 fixed insts that could not be colored.
[02/15 05:58:27    120s] Type 'man IMPSP-2041' for more detail.
[02/15 05:58:27    120s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 05:58:27    120s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3814.4M, EPOCH TIME: 1771156707.479018
[02/15 05:58:27    120s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:3814.4M, EPOCH TIME: 1771156707.480111
[02/15 05:58:27    120s] Set min layer with design mode ( 2 )
[02/15 05:58:27    120s] Set max layer with design mode ( 7 )
[02/15 05:58:27    120s] Set min layer with design mode ( 2 )
[02/15 05:58:27    120s] Set max layer with design mode ( 7 )
[02/15 05:58:27    120s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3814.4M, EPOCH TIME: 1771156707.489034
[02/15 05:58:27    120s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:3814.4M, EPOCH TIME: 1771156707.489916
[02/15 05:58:27    120s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3814.4M, EPOCH TIME: 1771156707.489986
[02/15 05:58:27    120s] Starting refinePlace ...
[02/15 05:58:27    120s] Set min layer with design mode ( 2 )
[02/15 05:58:27    120s] Set max layer with design mode ( 7 )
[02/15 05:58:27    120s] Set min layer with design mode ( 2 )
[02/15 05:58:27    120s] Set max layer with design mode ( 7 )
[02/15 05:58:27    120s] DDP initSite1 nrRow 167 nrJob 167
[02/15 05:58:27    120s] DDP markSite nrRow 167 nrJob 167
[02/15 05:58:27    120s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/15 05:58:27    120s] ** Cut row section cpu time 0:00:00.0.
[02/15 05:58:27    120s]  ** Cut row section real time 0:00:00.0.
[02/15 05:58:27    120s]    Spread Effort: high, standalone mode, useDDP on.
[02/15 05:58:27    120s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=3782.4MB) @(0:02:00 - 0:02:01).
[02/15 05:58:27    120s] Move report: preRPlace moves 7879 insts, mean move: 0.21 um, max move: 5.24 um 
[02/15 05:58:27    120s] 	Max move on inst (u_array_gen_row[2].gen_col[1].u_pe_u_mac_acc_reg_reg[5]): (82.75, 71.01) --> (79.66, 68.86)
[02/15 05:58:27    120s] 	Length: 26 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFASRHQNx1_ASAP7_75t_SL
[02/15 05:58:27    120s] 	Violation at original loc: Placement Blockage Violation
[02/15 05:58:27    120s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3782.4M, EPOCH TIME: 1771156707.612700
[02/15 05:58:27    120s] Tweakage: fix icg 0, fix clk 0.
[02/15 05:58:27    120s] Tweakage: density cost 0, scale 0.4.
[02/15 05:58:27    120s] Tweakage: activity cost 0, scale 1.0.
[02/15 05:58:27    120s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3910.4M, EPOCH TIME: 1771156707.638714
[02/15 05:58:27    120s] Cut to 2 partitions.
[02/15 05:58:27    120s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3910.4M, EPOCH TIME: 1771156707.646279
[02/15 05:58:27    120s] Tweakage swap 332 pairs.
[02/15 05:58:27    120s] Tweakage perm 122 insts, flip 2885 insts.
[02/15 05:58:27    120s] Tweakage perm 60 insts, flip 379 insts.
[02/15 05:58:27    121s] Tweakage swap 101 pairs.
[02/15 05:58:28    121s] Tweakage perm 12 insts, flip 84 insts.
[02/15 05:58:28    121s] Tweakage perm 0 insts, flip 9 insts.
[02/15 05:58:28    121s] Tweakage swap 104 pairs.
[02/15 05:58:28    121s] Tweakage swap 9 pairs.
[02/15 05:58:28    121s] Tweakage perm 24 insts, flip 479 insts.
[02/15 05:58:28    121s] Tweakage perm 2 insts, flip 25 insts.
[02/15 05:58:28    121s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:1.261, REAL:0.863, MEM:3910.4M, EPOCH TIME: 1771156708.509412
[02/15 05:58:28    121s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:1.270, REAL:0.872, MEM:3910.4M, EPOCH TIME: 1771156708.510301
[02/15 05:58:28    121s] Cleanup congestion map
[02/15 05:58:28    121s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:1.299, REAL:0.900, MEM:3814.4M, EPOCH TIME: 1771156708.512843
[02/15 05:58:28    121s] Move report: Congestion aware Tweak moves 998 insts, mean move: 2.19 um, max move: 10.58 um 
[02/15 05:58:28    121s] 	Max move on inst (g8018): (34.08, 116.38) --> (44.67, 116.38)
[02/15 05:58:28    121s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.3, real=0:00:01.0, mem=3814.4mb) @(0:02:01 - 0:02:02).
[02/15 05:58:28    121s] Cleanup congestion map
[02/15 05:58:28    121s] 
[02/15 05:58:28    121s]  === Spiral for Logical I: (movable: 7879) ===
[02/15 05:58:28    121s] 
[02/15 05:58:28    121s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 05:58:28    121s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f41d4fb7e80.
[02/15 05:58:28    121s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 3 thread pools are available.
[02/15 05:58:28    122s] 
[02/15 05:58:28    122s]  Info: 0 filler has been deleted!
[02/15 05:58:28    122s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/15 05:58:28    122s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[02/15 05:58:28    122s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/15 05:58:28    122s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=3910.4MB) @(0:02:02 - 0:02:03).
[02/15 05:58:28    122s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 05:58:28    122s] Move report: Detail placement moves 7879 insts, mean move: 0.46 um, max move: 10.57 um 
[02/15 05:58:28    122s] 	Max move on inst (g8018): (34.10, 116.38) --> (44.67, 116.38)
[02/15 05:58:28    122s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 3910.4MB
[02/15 05:58:28    122s] Statistics of distance of Instance movement in refine placement:
[02/15 05:58:28    122s]   maximum (X+Y) =        10.57 um
[02/15 05:58:28    122s]   inst (g8018) with max move: (34.1018, 116.379) -> (44.668, 116.38)
[02/15 05:58:28    122s]   mean    (X+Y) =         0.46 um
[02/15 05:58:28    122s] Summary Report:
[02/15 05:58:28    122s] Instances move: 7879 (out of 7879 movable)
[02/15 05:58:28    122s] Instances flipped: 0
[02/15 05:58:28    122s] Mean displacement: 0.46 um
[02/15 05:58:28    122s] Max displacement: 10.57 um (Instance: g8018) (34.1018, 116.379) -> (44.668, 116.38)
[02/15 05:58:28    122s] 	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx1_ASAP7_75t_SL
[02/15 05:58:28    122s] 	Violation at original loc: Overlapping with other instance
[02/15 05:58:28    122s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 05:58:28    122s] Total instances moved : 7879
[02/15 05:58:28    122s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:2.298, REAL:1.349, MEM:3910.4M, EPOCH TIME: 1771156708.838795
[02/15 05:58:28    122s] Total net bbox length = 6.726e+04 (3.702e+04 3.025e+04) (ext = 8.080e+03)
[02/15 05:58:28    122s] Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 3910.4MB
[02/15 05:58:28    122s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:01.0, mem=3910.4MB) @(0:02:00 - 0:02:03).
[02/15 05:58:28    122s] *** Finished refinePlace (0:02:03 mem=3910.4M) ***
[02/15 05:58:28    122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.1
[02/15 05:58:28    122s] OPERPROF: Finished Refine-Place at level 1, CPU:2.350, REAL:1.401, MEM:3910.4M, EPOCH TIME: 1771156708.847128
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 10.57 um
RPlace-Summary:     Max move: inst g8018 cell INVx1_ASAP7_75t_SL loc (34.10, 116.38) -> (44.67, 116.38)
RPlace-Summary:     Average move dist: 0.46
RPlace-Summary:     Number of inst moved: 7879
RPlace-Summary:     Number of movable inst: 7879
[02/15 05:58:28    122s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 05:58:28    122s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3910.4M, EPOCH TIME: 1771156708.848294
[02/15 05:58:28    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10384).
[02/15 05:58:28    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:28    122s] Cell systolic_top LLGs are deleted
[02/15 05:58:28    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:28    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:28    122s] # Resetting pin-track-align track data.
[02/15 05:58:28    122s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.019, REAL:0.010, MEM:3942.4M, EPOCH TIME: 1771156708.858694
[02/15 05:58:28    122s] *** Finished Initial Placement (cpu=0:00:48.5, real=0:00:15.0, mem=3942.4M) ***
[02/15 05:58:28    122s] Processing tracks to init pin-track alignment.
[02/15 05:58:28    122s] z: 1, totalTracks: 0
[02/15 05:58:28    122s] z: 3, totalTracks: 1
[02/15 05:58:28    122s] z: 5, totalTracks: 1
[02/15 05:58:28    122s] z: 7, totalTracks: 1
[02/15 05:58:28    122s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[02/15 05:58:28    122s] #spOpts: rpCkHalo=4 
[02/15 05:58:28    122s] Cell systolic_top LLGs are deleted
[02/15 05:58:28    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:28    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:28    122s] # Building systolic_top llgBox search-tree.
[02/15 05:58:28    122s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3942.4M, EPOCH TIME: 1771156708.866312
[02/15 05:58:28    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:28    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:28    122s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3942.4M, EPOCH TIME: 1771156708.866640
[02/15 05:58:28    122s] Max number of tech site patterns supported in site array is 256.
[02/15 05:58:28    122s] Core basic site is asap7sc7p5t
[02/15 05:58:28    122s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 05:58:28    122s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 05:58:28    122s] Fast DP-INIT is on for default
[02/15 05:58:28    122s] Keep-away cache is enable on metals: 1-10
[02/15 05:58:28    122s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 05:58:28    122s] Atter site array init, number of instance map data is 0.
[02/15 05:58:28    122s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.023, REAL:0.018, MEM:3942.4M, EPOCH TIME: 1771156708.884575
[02/15 05:58:28    122s] 
[02/15 05:58:28    122s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:58:28    122s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:58:28    122s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.032, REAL:0.027, MEM:3942.4M, EPOCH TIME: 1771156708.893785
[02/15 05:58:28    122s] default core: bins with density > 0.750 =  4.84 % ( 14 / 289 )
[02/15 05:58:28    122s] Density distribution unevenness ratio = 13.551%
[02/15 05:58:28    122s] Density distribution unevenness ratio (U70) = 1.261%
[02/15 05:58:28    122s] Density distribution unevenness ratio (U80) = 0.031%
[02/15 05:58:28    122s] Density distribution unevenness ratio (U90) = 0.000%
[02/15 05:58:28    122s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3942.4M, EPOCH TIME: 1771156708.904971
[02/15 05:58:28    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:58:28    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:28    122s] Cell systolic_top LLGs are deleted
[02/15 05:58:28    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:28    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:28    122s] # Resetting pin-track-align track data.
[02/15 05:58:28    122s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.029, REAL:0.014, MEM:3942.4M, EPOCH TIME: 1771156708.919089
[02/15 05:58:28    122s] Effort level <high> specified for tdgp_reg2reg_default path_group
[02/15 05:58:28    122s] 
[02/15 05:58:28    122s] *** Start incrementalPlace ***
[02/15 05:58:28    122s] User Input Parameters:
[02/15 05:58:28    122s] - Congestion Driven    : On
[02/15 05:58:28    122s] - Timing Driven        : On
[02/15 05:58:28    122s] - Area-Violation Based : On
[02/15 05:58:28    122s] - Start Rollback Level : -5
[02/15 05:58:28    122s] - Legalized            : On
[02/15 05:58:28    122s] - Window Based         : Off
[02/15 05:58:28    122s] - eDen incr mode       : Off
[02/15 05:58:28    122s] - Small incr mode      : Off
[02/15 05:58:28    122s] 
[02/15 05:58:28    122s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3942.4M, EPOCH TIME: 1771156708.962183
[02/15 05:58:28    122s] Enable eGR PG blockage caching
[02/15 05:58:28    122s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3942.4M, EPOCH TIME: 1771156708.962270
[02/15 05:58:28    122s] No Views given, use default active views for adaptive view pruning
[02/15 05:58:28    122s] Active views:
[02/15 05:58:28    122s]   view_tt
[02/15 05:58:28    122s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3942.4M, EPOCH TIME: 1771156708.964240
[02/15 05:58:28    122s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.008, REAL:0.008, MEM:3942.4M, EPOCH TIME: 1771156708.972393
[02/15 05:58:28    122s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3942.4M, EPOCH TIME: 1771156708.972515
[02/15 05:58:28    122s] Starting Early Global Route congestion estimation: mem = 3942.4M
[02/15 05:58:28    122s] (I)      Initializing eGR engine (regular)
[02/15 05:58:28    122s] Set min layer with design mode ( 2 )
[02/15 05:58:28    122s] Set max layer with design mode ( 7 )
[02/15 05:58:28    122s] (I)      clean place blk overflow:
[02/15 05:58:28    122s] (I)      H : enabled 1.00 0
[02/15 05:58:28    122s] (I)      V : enabled 1.00 0
[02/15 05:58:28    122s] (I)      Initializing eGR engine (regular)
[02/15 05:58:28    122s] Set min layer with design mode ( 2 )
[02/15 05:58:28    122s] Set max layer with design mode ( 7 )
[02/15 05:58:28    122s] (I)      clean place blk overflow:
[02/15 05:58:28    122s] (I)      H : enabled 1.00 0
[02/15 05:58:28    122s] (I)      V : enabled 1.00 0
[02/15 05:58:28    122s] (I)      Started Early Global Route kernel ( Curr Mem: 3.71 MB )
[02/15 05:58:28    122s] (I)      Running eGR Regular flow
[02/15 05:58:28    122s] (I)      # wire layers (front) : 11
[02/15 05:58:28    122s] (I)      # wire layers (back)  : 0
[02/15 05:58:28    122s] (I)      min wire layer : 1
[02/15 05:58:28    122s] (I)      max wire layer : 10
[02/15 05:58:28    122s] (I)      # cut layers (front) : 10
[02/15 05:58:28    122s] (I)      # cut layers (back)  : 0
[02/15 05:58:28    122s] (I)      min cut layer : 1
[02/15 05:58:28    122s] (I)      max cut layer : 9
[02/15 05:58:28    122s] (I)      ================================ Layers ================================
[02/15 05:58:28    122s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:58:28    122s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 05:58:28    122s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:58:28    122s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 05:58:28    122s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 05:58:28    122s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:58:28    122s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 05:58:28    122s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:58:28    122s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 05:58:28    122s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:58:28    122s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 05:58:28    122s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 05:58:28    122s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 05:58:28    122s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 05:58:28    122s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 05:58:28    122s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 05:58:28    122s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 05:58:28    122s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 05:58:28    122s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 05:58:28    122s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 05:58:28    122s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 05:58:28    122s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 05:58:28    122s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 05:58:28    122s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 05:58:28    122s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:58:28    122s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 05:58:28    122s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 05:58:28    122s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 05:58:28    122s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 05:58:28    122s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:58:28    122s] (I)      Started Import and model ( Curr Mem: 3.71 MB )
[02/15 05:58:29    122s] (I)      == Non-default Options ==
[02/15 05:58:29    122s] (I)      Maximum routing layer                              : 7
[02/15 05:58:29    122s] (I)      Top routing layer                                  : 7
[02/15 05:58:29    122s] (I)      Number of threads                                  : 8
[02/15 05:58:29    122s] (I)      Route tie net to shape                             : auto
[02/15 05:58:29    122s] (I)      Use non-blocking free Dbs wires                    : false
[02/15 05:58:29    122s] (I)      Method to set GCell size                           : row
[02/15 05:58:29    122s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 05:58:29    122s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 05:58:29    122s] Removed 1 out of boundary tracks from layer 2
[02/15 05:58:29    122s] Removed 1 out of boundary tracks from layer 2
[02/15 05:58:29    122s] (I)      ============== Pin Summary ==============
[02/15 05:58:29    122s] (I)      +-------+--------+---------+------------+
[02/15 05:58:29    122s] (I)      | Layer | # pins | % total |      Group |
[02/15 05:58:29    122s] (I)      +-------+--------+---------+------------+
[02/15 05:58:29    122s] (I)      |     1 |  28227 |   95.38 |        Pin |
[02/15 05:58:29    122s] (I)      |     2 |   1368 |    4.62 | Pin access |
[02/15 05:58:29    122s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 05:58:29    122s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 05:58:29    122s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 05:58:29    122s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 05:58:29    122s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 05:58:29    122s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 05:58:29    122s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 05:58:29    122s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 05:58:29    122s] (I)      +-------+--------+---------+------------+
[02/15 05:58:29    122s] (I)      Custom ignore net properties:
[02/15 05:58:29    122s] (I)      1 : NotLegal
[02/15 05:58:29    122s] (I)      Default ignore net properties:
[02/15 05:58:29    122s] (I)      1 : Special
[02/15 05:58:29    122s] (I)      2 : Analog
[02/15 05:58:29    122s] (I)      3 : Fixed
[02/15 05:58:29    122s] (I)      4 : Skipped
[02/15 05:58:29    122s] (I)      5 : MixedSignal
[02/15 05:58:29    122s] (I)      Prerouted net properties:
[02/15 05:58:29    122s] (I)      1 : NotLegal
[02/15 05:58:29    122s] (I)      2 : Special
[02/15 05:58:29    122s] (I)      3 : Analog
[02/15 05:58:29    122s] (I)      4 : Fixed
[02/15 05:58:29    122s] (I)      5 : Skipped
[02/15 05:58:29    122s] (I)      6 : MixedSignal
[02/15 05:58:29    122s] [NR-eGR] Early global route reroute all routable nets
[02/15 05:58:29    122s] (I)      Use row-based GCell size
[02/15 05:58:29    122s] (I)      Use row-based GCell align
[02/15 05:58:29    122s] (I)      layer 0 area = 170496
[02/15 05:58:29    122s] (I)      layer 1 area = 170496
[02/15 05:58:29    122s] (I)      layer 2 area = 170496
[02/15 05:58:29    122s] (I)      layer 3 area = 512000
[02/15 05:58:29    122s] (I)      layer 4 area = 512000
[02/15 05:58:29    122s] (I)      layer 5 area = 560000
[02/15 05:58:29    122s] (I)      layer 6 area = 560000
[02/15 05:58:29    122s] (I)      GCell unit size   : 4320
[02/15 05:58:29    122s] (I)      GCell multiplier  : 1
[02/15 05:58:29    122s] (I)      GCell row height  : 4320
[02/15 05:58:29    122s] (I)      Actual row height : 4320
[02/15 05:58:29    122s] (I)      GCell align ref   : 24880 24880
[02/15 05:58:29    122s] missing default track structure on layer 1
[02/15 05:58:29    122s] [NR-eGR] Track table information for default rule: 
[02/15 05:58:29    122s] [NR-eGR] M1 has no routable track
[02/15 05:58:29    122s] [NR-eGR] M2 has non-uniform track structure
[02/15 05:58:29    122s] [NR-eGR] M3 has single uniform track structure
[02/15 05:58:29    122s] [NR-eGR] M4 has single uniform track structure
[02/15 05:58:29    122s] [NR-eGR] M5 has single uniform track structure
[02/15 05:58:29    122s] [NR-eGR] M6 has single uniform track structure
[02/15 05:58:29    122s] [NR-eGR] M7 has single uniform track structure
[02/15 05:58:29    122s] [NR-eGR] M8 has single uniform track structure
[02/15 05:58:29    122s] [NR-eGR] M9 has single uniform track structure
[02/15 05:58:29    122s] [NR-eGR] Pad has single uniform track structure
[02/15 05:58:29    122s] (I)      ============== Default via ===============
[02/15 05:58:29    122s] (I)      +---+------------------+-----------------+
[02/15 05:58:29    122s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 05:58:29    122s] (I)      +---+------------------+-----------------+
[02/15 05:58:29    122s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 05:58:29    122s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 05:58:29    122s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 05:58:29    122s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 05:58:29    122s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 05:58:29    122s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 05:58:29    122s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 05:58:29    122s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 05:58:29    122s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 05:58:29    122s] (I)      +---+------------------+-----------------+
[02/15 05:58:29    122s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 05:58:29    122s] [NR-eGR] Read 5650 PG shapes
[02/15 05:58:29    122s] [NR-eGR] Read 0 clock shapes
[02/15 05:58:29    122s] [NR-eGR] Read 0 other shapes
[02/15 05:58:29    122s] [NR-eGR] #Routing Blockages  : 0
[02/15 05:58:29    122s] [NR-eGR] #Bump Blockages     : 0
[02/15 05:58:29    122s] [NR-eGR] #Instance Blockages : 10328
[02/15 05:58:29    122s] [NR-eGR] #PG Blockages       : 5650
[02/15 05:58:29    122s] [NR-eGR] #Halo Blockages     : 0
[02/15 05:58:29    122s] [NR-eGR] #Boundary Blockages : 0
[02/15 05:58:29    122s] [NR-eGR] #Clock Blockages    : 0
[02/15 05:58:29    122s] [NR-eGR] #Other Blockages    : 0
[02/15 05:58:29    122s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 05:58:29    122s] [NR-eGR] #prerouted nets         : 0
[02/15 05:58:29    122s] [NR-eGR] #prerouted special nets : 0
[02/15 05:58:29    122s] [NR-eGR] #prerouted wires        : 0
[02/15 05:58:29    122s] [NR-eGR] Read 7995 nets ( ignored 0 )
[02/15 05:58:29    122s] (I)        Front-side 7995 ( ignored 0 )
[02/15 05:58:29    122s] (I)        Back-side  0 ( ignored 0 )
[02/15 05:58:29    122s] (I)        Both-side  0 ( ignored 0 )
[02/15 05:58:29    122s] (I)      handle routing halo
[02/15 05:58:29    122s] (I)      Reading macro buffers
[02/15 05:58:29    122s] (I)      Number of macro buffers: 0
[02/15 05:58:29    122s] (I)      early_global_route_priority property id does not exist.
[02/15 05:58:29    122s] (I)      Read Num Blocks=16411  Num Prerouted Wires=0  Num CS=0
[02/15 05:58:29    122s] (I)      Layer 1 (H) : #blockages 13016 : #preroutes 0
[02/15 05:58:29    122s] (I)      Layer 2 (V) : #blockages 2688 : #preroutes 0
[02/15 05:58:29    122s] (I)      Layer 3 (H) : #blockages 353 : #preroutes 0
[02/15 05:58:29    122s] (I)      Layer 4 (V) : #blockages 184 : #preroutes 0
[02/15 05:58:29    122s] (I)      Layer 5 (H) : #blockages 102 : #preroutes 0
[02/15 05:58:29    122s] (I)      Layer 6 (V) : #blockages 68 : #preroutes 0
[02/15 05:58:29    122s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 05:58:29    122s] (I)      Track adjustment: Reducing 23538 tracks (15.00%) for Layer5
[02/15 05:58:29    122s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 05:58:29    122s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 05:58:29    122s] (I)      Number of ignored nets                =      0
[02/15 05:58:29    122s] (I)      Number of connected nets              =      0
[02/15 05:58:29    122s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/15 05:58:29    122s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/15 05:58:29    122s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 05:58:29    122s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 05:58:29    122s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 05:58:29    122s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 05:58:29    122s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 05:58:29    122s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/15 05:58:29    122s] (I)      Ndr track 0 does not exist
[02/15 05:58:29    122s] (I)      ---------------------Grid Graph Info--------------------
[02/15 05:58:29    122s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 05:58:29    122s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 05:58:29    122s] (I)      Site width          :   864  (dbu)
[02/15 05:58:29    122s] (I)      Row height          :  4320  (dbu)
[02/15 05:58:29    122s] (I)      GCell row height    :  4320  (dbu)
[02/15 05:58:29    122s] (I)      GCell width         :  4320  (dbu)
[02/15 05:58:29    122s] (I)      GCell height        :  4320  (dbu)
[02/15 05:58:29    122s] (I)      Grid                :   178   178     7
[02/15 05:58:29    122s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 05:58:29    122s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 05:58:29    122s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 05:58:29    122s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 05:58:29    122s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 05:58:29    122s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 05:58:29    122s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 05:58:29    122s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 05:58:29    122s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 05:58:29    122s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 05:58:29    122s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 05:58:29    122s] (I)      --------------------------------------------------------
[02/15 05:58:29    122s] 
[02/15 05:58:29    122s] [NR-eGR] ============ Routing rule table ============
[02/15 05:58:29    122s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 7995
[02/15 05:58:29    122s] [NR-eGR] ========================================
[02/15 05:58:29    122s] [NR-eGR] 
[02/15 05:58:29    122s] (I)      ==== NDR : (Default) ====
[02/15 05:58:29    122s] (I)      +--------------+--------+
[02/15 05:58:29    122s] (I)      |           ID |      0 |
[02/15 05:58:29    122s] (I)      |      Default |    yes |
[02/15 05:58:29    122s] (I)      |  Clk Special |     no |
[02/15 05:58:29    122s] (I)      | Hard spacing |     no |
[02/15 05:58:29    122s] (I)      |    NDR track | (none) |
[02/15 05:58:29    122s] (I)      |      NDR via | (none) |
[02/15 05:58:29    122s] (I)      |  Extra space |      0 |
[02/15 05:58:29    122s] (I)      |      Shields |      0 |
[02/15 05:58:29    122s] (I)      |   Demand (H) |      1 |
[02/15 05:58:29    122s] (I)      |   Demand (V) |      1 |
[02/15 05:58:29    122s] (I)      |        #Nets |   7995 |
[02/15 05:58:29    122s] (I)      +--------------+--------+
[02/15 05:58:29    122s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:58:29    122s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 05:58:29    122s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:58:29    122s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/15 05:58:29    122s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/15 05:58:29    122s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/15 05:58:29    122s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[02/15 05:58:29    122s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 05:58:29    122s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 05:58:29    122s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:58:29    122s] (I)      =============== Blocked Tracks ===============
[02/15 05:58:29    122s] (I)      +-------+---------+----------+---------------+
[02/15 05:58:29    122s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 05:58:29    122s] (I)      +-------+---------+----------+---------------+
[02/15 05:58:29    122s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 05:58:29    122s] (I)      |     2 |  221610 |    64226 |        28.98% |
[02/15 05:58:29    122s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 05:58:29    122s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 05:58:29    122s] (I)      |     5 |  158776 |     2706 |         1.70% |
[02/15 05:58:29    122s] (I)      |     6 |  134034 |     9627 |         7.18% |
[02/15 05:58:29    122s] (I)      |     7 |  134034 |     8137 |         6.07% |
[02/15 05:58:29    122s] (I)      +-------+---------+----------+---------------+
[02/15 05:58:29    122s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3.72 MB )
[02/15 05:58:29    122s] (I)      Reset routing kernel
[02/15 05:58:29    122s] (I)      Started Global Routing ( Curr Mem: 3.72 MB )
[02/15 05:58:29    122s] (I)      totalPins=29382  totalGlobalPin=29290 (99.69%)
[02/15 05:58:29    122s] (I)      ================= Net Group Info =================
[02/15 05:58:29    122s] (I)      +----+----------------+--------------+-----------+
[02/15 05:58:29    122s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 05:58:29    122s] (I)      +----+----------------+--------------+-----------+
[02/15 05:58:29    122s] (I)      |  1 |           7995 |        M2(2) |     M7(7) |
[02/15 05:58:29    122s] (I)      +----+----------------+--------------+-----------+
[02/15 05:58:29    122s] (I)      total 2D Cap : 836161 = (402395 H, 433766 V)
[02/15 05:58:29    122s] (I)      total 2D Demand : 92 = (92 H, 0 V)
[02/15 05:58:29    122s] (I)      init route region map
[02/15 05:58:29    122s] (I)      #blocked GCells = 0
[02/15 05:58:29    122s] (I)      #regions = 1
[02/15 05:58:29    122s] (I)      init safety region map
[02/15 05:58:29    122s] (I)      #blocked GCells = 0
[02/15 05:58:29    122s] (I)      #regions = 1
[02/15 05:58:29    122s] (I)      Adjusted 0 GCells for pin access
[02/15 05:58:29    122s] [NR-eGR] Layer group 1: route 7995 net(s) in layer range [2, 7]
[02/15 05:58:29    122s] (I)      
[02/15 05:58:29    122s] (I)      ============  Phase 1a Route ============
[02/15 05:58:29    123s] (I)      Usage: 80760 = (43417 H, 37343 V) = (10.79% H, 8.61% V) = (4.689e+04um H, 4.033e+04um V)
[02/15 05:58:29    123s] (I)      
[02/15 05:58:29    123s] (I)      ============  Phase 1b Route ============
[02/15 05:58:29    123s] (I)      Usage: 80760 = (43417 H, 37343 V) = (10.79% H, 8.61% V) = (4.689e+04um H, 4.033e+04um V)
[02/15 05:58:29    123s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.722080e+04um
[02/15 05:58:29    123s] (I)      Congestion metric : 0.06%H 0.01%V, 0.06%HV
[02/15 05:58:29    123s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 05:58:29    123s] (I)      
[02/15 05:58:29    123s] (I)      ============  Phase 1c Route ============
[02/15 05:58:29    123s] (I)      Usage: 80760 = (43417 H, 37343 V) = (10.79% H, 8.61% V) = (4.689e+04um H, 4.033e+04um V)
[02/15 05:58:29    123s] (I)      
[02/15 05:58:29    123s] (I)      ============  Phase 1d Route ============
[02/15 05:58:29    123s] (I)      Usage: 80760 = (43417 H, 37343 V) = (10.79% H, 8.61% V) = (4.689e+04um H, 4.033e+04um V)
[02/15 05:58:29    123s] (I)      
[02/15 05:58:29    123s] (I)      ============  Phase 1e Route ============
[02/15 05:58:29    123s] (I)      Usage: 80760 = (43417 H, 37343 V) = (10.79% H, 8.61% V) = (4.689e+04um H, 4.033e+04um V)
[02/15 05:58:29    123s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.722080e+04um
[02/15 05:58:29    123s] (I)      
[02/15 05:58:29    123s] (I)      ============  Phase 1l Route ============
[02/15 05:58:29    123s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/15 05:58:29    123s] (I)      Layer  2:     163098     36641       464        6075      230220    ( 2.57%) 
[02/15 05:58:29    123s] (I)      Layer  3:     192403     34309       122       18165      218130    ( 7.69%) 
[02/15 05:58:29    123s] (I)      Layer  4:     135317     19739        22         158      177064    ( 0.09%) 
[02/15 05:58:29    123s] (I)      Layer  5:     132145      6352         0        1385      156145    ( 0.88%) 
[02/15 05:58:29    123s] (I)      Layer  6:     106027      5283         3        7577      125339    ( 5.70%) 
[02/15 05:58:29    123s] (I)      Layer  7:     106998       984         0        7341      125575    ( 5.52%) 
[02/15 05:58:29    123s] (I)      Total:        835988    103308       611       40698     1032472    ( 3.79%) 
[02/15 05:58:29    123s] (I)      
[02/15 05:58:29    123s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 05:58:29    123s] [NR-eGR]                        OverCon           OverCon            
[02/15 05:58:29    123s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/15 05:58:29    123s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/15 05:58:29    123s] [NR-eGR] ---------------------------------------------------------------
[02/15 05:58:29    123s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 05:58:29    123s] [NR-eGR]      M2 ( 2)       463( 1.51%)         0( 0.00%)   ( 1.51%) 
[02/15 05:58:29    123s] [NR-eGR]      M3 ( 3)       106( 0.36%)         1( 0.00%)   ( 0.37%) 
[02/15 05:58:29    123s] [NR-eGR]      M4 ( 4)        22( 0.07%)         0( 0.00%)   ( 0.07%) 
[02/15 05:58:29    123s] [NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 05:58:29    123s] [NR-eGR]      M6 ( 6)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/15 05:58:29    123s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 05:58:29    123s] [NR-eGR] ---------------------------------------------------------------
[02/15 05:58:29    123s] [NR-eGR]        Total       594( 0.33%)         1( 0.00%)   ( 0.33%) 
[02/15 05:58:29    123s] [NR-eGR] 
[02/15 05:58:29    123s] (I)      Finished Global Routing ( CPU: 0.54 sec, Real: 0.19 sec, Curr Mem: 3.72 MB )
[02/15 05:58:29    123s] (I)      Updating congestion map
[02/15 05:58:29    123s] (I)      total 2D Cap : 842033 = (408164 H, 433869 V)
[02/15 05:58:29    123s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/15 05:58:29    123s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.68 sec, Real: 0.33 sec, Curr Mem: 3.73 MB )
[02/15 05:58:29    123s] Early Global Route congestion estimation runtime: 0.33 seconds, mem = 3942.4M
[02/15 05:58:29    123s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.689, REAL:0.335, MEM:3942.4M, EPOCH TIME: 1771156709.307541
[02/15 05:58:29    123s] OPERPROF: Starting HotSpotCal at level 1, MEM:3942.4M, EPOCH TIME: 1771156709.307610
[02/15 05:58:29    123s] [hotspot] +------------+---------------+---------------+
[02/15 05:58:29    123s] [hotspot] |            |   max hotspot | total hotspot |
[02/15 05:58:29    123s] [hotspot] +------------+---------------+---------------+
[02/15 05:58:29    123s] [hotspot] | normalized |          0.00 |          0.00 |
[02/15 05:58:29    123s] [hotspot] +------------+---------------+---------------+
[02/15 05:58:29    123s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 05:58:29    123s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 05:58:29    123s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.006, MEM:3942.4M, EPOCH TIME: 1771156709.313537
[02/15 05:58:29    123s] Skipped repairing congestion.
[02/15 05:58:29    123s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3942.4M, EPOCH TIME: 1771156709.313691
[02/15 05:58:29    123s] Starting Early Global Route wiring: mem = 3942.4M
[02/15 05:58:29    123s] (I)      Running track assignment and export wires
[02/15 05:58:29    123s] (I)      Delete wires for 7995 nets 
[02/15 05:58:29    123s] (I)      ============= Track Assignment ============
[02/15 05:58:29    123s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.73 MB )
[02/15 05:58:29    123s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/15 05:58:29    123s] (I)      Run Multi-thread track assignment
[02/15 05:58:29    123s] (I)      Finished Track Assignment (8T) ( CPU: 0.29 sec, Real: 0.05 sec, Curr Mem: 3.73 MB )
[02/15 05:58:29    123s] (I)      Started Export ( Curr Mem: 3.73 MB )
[02/15 05:58:29    123s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/15 05:58:29    123s] [NR-eGR] Total eGR-routed clock nets wire length: 3869um, number of vias: 4594
[02/15 05:58:29    123s] [NR-eGR] --------------------------------------------------------------------------
[02/15 05:58:29    123s] [NR-eGR]              Length (um)   Vias 
[02/15 05:58:29    123s] [NR-eGR] --------------------------------
[02/15 05:58:29    123s] [NR-eGR]  M1   (1V)             0  28227 
[02/15 05:58:29    123s] [NR-eGR]  M2   (2H)         25690  40963 
[02/15 05:58:29    123s] [NR-eGR]  M3   (3V)         34467   8236 
[02/15 05:58:29    123s] [NR-eGR]  M4   (4H)         19398   3438 
[02/15 05:58:29    123s] [NR-eGR]  M5   (5V)          6248   1212 
[02/15 05:58:29    123s] [NR-eGR]  M6   (6H)          5529    347 
[02/15 05:58:29    123s] [NR-eGR]  M7   (7V)          1070      0 
[02/15 05:58:29    123s] [NR-eGR]  M8   (8H)             0      0 
[02/15 05:58:29    123s] [NR-eGR]  M9   (9V)             0      0 
[02/15 05:58:29    123s] [NR-eGR]  Pad  (10H)            0      0 
[02/15 05:58:29    123s] [NR-eGR] --------------------------------
[02/15 05:58:29    123s] [NR-eGR]       Total        92402  82423 
[02/15 05:58:29    123s] [NR-eGR] --------------------------------------------------------------------------
[02/15 05:58:29    123s] [NR-eGR] Total half perimeter of net bounding box: 67264um
[02/15 05:58:29    123s] [NR-eGR] Total length: 92402um, number of vias: 82423
[02/15 05:58:29    123s] [NR-eGR] --------------------------------------------------------------------------
[02/15 05:58:29    123s] (I)      == Layer wire length by net rule ==
[02/15 05:58:29    123s] (I)                   Default 
[02/15 05:58:29    123s] (I)      ---------------------
[02/15 05:58:29    123s] (I)       M1   (1V)       0um 
[02/15 05:58:29    123s] (I)       M2   (2H)   25690um 
[02/15 05:58:29    123s] (I)       M3   (3V)   34467um 
[02/15 05:58:29    123s] (I)       M4   (4H)   19398um 
[02/15 05:58:29    123s] (I)       M5   (5V)    6248um 
[02/15 05:58:29    123s] (I)       M6   (6H)    5529um 
[02/15 05:58:29    123s] (I)       M7   (7V)    1070um 
[02/15 05:58:29    123s] (I)       M8   (8H)       0um 
[02/15 05:58:29    123s] (I)       M9   (9V)       0um 
[02/15 05:58:29    123s] (I)       Pad  (10H)      0um 
[02/15 05:58:29    123s] (I)      ---------------------
[02/15 05:58:29    123s] (I)            Total  92402um 
[02/15 05:58:29    123s] (I)      == Layer via count by net rule ==
[02/15 05:58:29    123s] (I)                   Default 
[02/15 05:58:29    123s] (I)      ---------------------
[02/15 05:58:29    123s] (I)       M1   (1V)     28227 
[02/15 05:58:29    123s] (I)       M2   (2H)     40963 
[02/15 05:58:29    123s] (I)       M3   (3V)      8236 
[02/15 05:58:29    123s] (I)       M4   (4H)      3438 
[02/15 05:58:29    123s] (I)       M5   (5V)      1212 
[02/15 05:58:29    123s] (I)       M6   (6H)       347 
[02/15 05:58:29    123s] (I)       M7   (7V)         0 
[02/15 05:58:29    123s] (I)       M8   (8H)         0 
[02/15 05:58:29    123s] (I)       M9   (9V)         0 
[02/15 05:58:29    123s] (I)       Pad  (10H)        0 
[02/15 05:58:29    123s] (I)      ---------------------
[02/15 05:58:29    123s] (I)            Total    82423 
[02/15 05:58:29    123s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.07 sec, Curr Mem: 3.73 MB )
[02/15 05:58:29    123s] eee: RC Grid memory freed = 30720 (16 X 16 X 10 X 12b)
[02/15 05:58:29    123s] (I)      Global routing data unavailable, rerun eGR
[02/15 05:58:29    123s] (I)      Initializing eGR engine (regular)
[02/15 05:58:29    123s] Set min layer with design mode ( 2 )
[02/15 05:58:29    123s] Set max layer with design mode ( 7 )
[02/15 05:58:29    123s] (I)      clean place blk overflow:
[02/15 05:58:29    123s] (I)      H : enabled 1.00 0
[02/15 05:58:29    123s] (I)      V : enabled 1.00 0
[02/15 05:58:29    123s] Early Global Route wiring runtime: 0.14 seconds, mem = 3942.4M
[02/15 05:58:29    123s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.495, REAL:0.143, MEM:3942.4M, EPOCH TIME: 1771156709.456615
[02/15 05:58:29    124s] 0 delay mode for cte disabled.
[02/15 05:58:29    124s] SKP cleared!
[02/15 05:58:29    124s] 
[02/15 05:58:29    124s] *** Finished incrementalPlace (cpu=0:00:01.3, real=0:00:01.0)***
[02/15 05:58:29    124s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3718.4M, EPOCH TIME: 1771156709.530108
[02/15 05:58:29    124s] Deleting eGR PG blockage cache
[02/15 05:58:29    124s] Disable eGR PG blockage caching
[02/15 05:58:29    124s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3718.4M, EPOCH TIME: 1771156709.530218
[02/15 05:58:29    124s] Tdgp not enabled or already been cleared! skip clearing
[02/15 05:58:29    124s] **placeDesign ... cpu = 0: 0:52, real = 0: 0:17, mem = 3718.4M **
[02/15 05:58:30    124s] AAE DB initialization (MEM=2895.640625 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/15 05:58:30    124s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/15 05:58:30    124s] VSMManager cleared!
[02/15 05:58:30    125s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:52.9/0:00:18.4 (2.9), totSession cpu/real = 0:02:05.0/0:01:05.3 (1.9), mem = 3720.4M
[02/15 05:58:30    125s] 
[02/15 05:58:30    125s] =============================================================================================
[02/15 05:58:30    125s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.14-s088_1
[02/15 05:58:30    125s] =============================================================================================
[02/15 05:58:30    125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 05:58:30    125s] ---------------------------------------------------------------------------------------------
[02/15 05:58:30    125s] [ CellServerInit         ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[02/15 05:58:30    125s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:58:30    125s] [ RefinePlace            ]      1   0:00:01.4  (   7.6 % )     0:00:01.4 /  0:00:02.4    1.7
[02/15 05:58:30    125s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[02/15 05:58:30    125s] [ TimingUpdate           ]      3   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:01.0    5.5
[02/15 05:58:30    125s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:58:30    125s] [ MISC                   ]          0:00:16.7  (  90.6 % )     0:00:16.7 /  0:00:49.3    3.0
[02/15 05:58:30    125s] ---------------------------------------------------------------------------------------------
[02/15 05:58:30    125s]  GlobalPlace #1 TOTAL               0:00:18.4  ( 100.0 % )     0:00:18.4 /  0:00:52.9    2.9
[02/15 05:58:30    125s] ---------------------------------------------------------------------------------------------
[02/15 05:58:30    125s] Enable CTE adjustment.
[02/15 05:58:30    125s] Enable Layer aware incrSKP.
[02/15 05:58:30    125s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2896.9M, totSessionCpu=0:02:05 **
[02/15 05:58:30    125s] 
[02/15 05:58:30    125s] Active Setup views: view_tt 
[02/15 05:58:30    125s] GigaOpt running with 8 threads.
[02/15 05:58:30    125s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:05.1/0:01:05.4 (1.9), mem = 3720.4M
[02/15 05:58:30    125s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/15 05:58:30    125s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/15 05:58:30    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:3720.4M, EPOCH TIME: 1771156710.585052
[02/15 05:58:30    125s] Processing tracks to init pin-track alignment.
[02/15 05:58:30    125s] z: 1, totalTracks: 0
[02/15 05:58:30    125s] z: 3, totalTracks: 1
[02/15 05:58:30    125s] z: 5, totalTracks: 1
[02/15 05:58:30    125s] z: 7, totalTracks: 1
[02/15 05:58:30    125s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/15 05:58:30    125s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/15 05:58:30    125s] Initializing Route Infrastructure for color support ...
[02/15 05:58:30    125s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:3720.4M, EPOCH TIME: 1771156710.585625
[02/15 05:58:30    125s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:3720.4M, EPOCH TIME: 1771156710.586469
[02/15 05:58:30    125s] Route Infrastructure Initialized for color support successfully.
[02/15 05:58:30    125s] Cell systolic_top LLGs are deleted
[02/15 05:58:30    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:30    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:30    125s] # Building systolic_top llgBox search-tree.
[02/15 05:58:30    125s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3720.4M, EPOCH TIME: 1771156710.604206
[02/15 05:58:30    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:30    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:30    125s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3720.4M, EPOCH TIME: 1771156710.605402
[02/15 05:58:30    125s] Max number of tech site patterns supported in site array is 256.
[02/15 05:58:30    125s] Core basic site is asap7sc7p5t
[02/15 05:58:30    125s] Processing tracks to init pin-track alignment.
[02/15 05:58:30    125s] z: 1, totalTracks: 0
[02/15 05:58:30    125s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 05:58:30    125s] z: 3, totalTracks: 1
[02/15 05:58:30    125s] z: 5, totalTracks: 1
[02/15 05:58:30    125s] z: 7, totalTracks: 1
[02/15 05:58:30    125s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 05:58:30    125s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 05:58:30    125s] Fast DP-INIT is on for default
[02/15 05:58:30    125s] Keep-away cache is enable on metals: 1-10
[02/15 05:58:30    125s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 05:58:30    125s] Atter site array init, number of instance map data is 0.
[02/15 05:58:30    125s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.022, REAL:0.017, MEM:3720.4M, EPOCH TIME: 1771156710.622286
[02/15 05:58:30    125s] 
[02/15 05:58:30    125s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:58:30    125s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:58:30    125s] OPERPROF:     Starting CMU at level 3, MEM:3720.4M, EPOCH TIME: 1771156710.628694
[02/15 05:58:30    125s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3720.4M, EPOCH TIME: 1771156710.629485
[02/15 05:58:30    125s] 
[02/15 05:58:30    125s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 05:58:30    125s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.033, REAL:0.028, MEM:3720.4M, EPOCH TIME: 1771156710.632198
[02/15 05:58:30    125s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3720.4M, EPOCH TIME: 1771156710.632489
[02/15 05:58:30    125s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3720.4M, EPOCH TIME: 1771156710.632775
[02/15 05:58:30    125s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3720.4MB).
[02/15 05:58:30    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.059, REAL:0.055, MEM:3720.4M, EPOCH TIME: 1771156710.639700
[02/15 05:58:30    125s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3720.4M, EPOCH TIME: 1771156710.639782
[02/15 05:58:30    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:58:30    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:30    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:30    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:58:30    125s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.041, REAL:0.013, MEM:3720.4M, EPOCH TIME: 1771156710.652770
[02/15 05:58:30    125s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 05:58:30    125s] Updating RC Grid density data for preRoute extraction ...
[02/15 05:58:30    125s] eee: pegSigSF=1.070000
[02/15 05:58:30    125s] Initializing multi-corner resistance tables ...
[02/15 05:58:30    125s] eee: Grid unit RC data computation started
[02/15 05:58:30    125s] eee: Grid unit RC data computation completed
[02/15 05:58:30    125s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 05:58:30    125s] eee: l=2 avDens=0.214328 usedTrk=5208.179482 availTrk=24300.000000 sigTrk=5208.179482
[02/15 05:58:30    125s] eee: l=3 avDens=0.154679 usedTrk=3747.088880 availTrk=24225.000000 sigTrk=3747.088880
[02/15 05:58:30    125s] eee: l=4 avDens=0.126910 usedTrk=2127.320740 availTrk=16762.500000 sigTrk=2127.320740
[02/15 05:58:30    125s] eee: l=5 avDens=0.044563 usedTrk=579.317361 availTrk=13000.000000 sigTrk=579.317361
[02/15 05:58:30    125s] eee: l=6 avDens=0.049887 usedTrk=528.254122 availTrk=10589.062500 sigTrk=528.254122
[02/15 05:58:30    125s] eee: l=7 avDens=0.018132 usedTrk=114.744074 availTrk=6328.125000 sigTrk=114.744074
[02/15 05:58:30    125s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:58:30    125s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:58:30    125s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:58:30    125s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 05:58:30    125s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 05:58:30    125s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.223575 uaWl=1.000000 uaWlH=0.349000 aWlH=0.000000 lMod=0 pMax=0.862000 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (0 0 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (0 1 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (0 2 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (0 3 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (0 4 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000235 of RC Grid (0 5 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000235 of RC Grid (0 9 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (0 10 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (0 11 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000234 of RC Grid (0 12 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (0 13 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (0 14 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (0 15 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (0 16 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (0 17 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (1 0 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (1 1 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (1 2 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (1 3 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (1 13 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (1 14 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (1 15 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (1 16 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (1 17 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (2 0 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (2 1 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (2 2 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000232 of RC Grid (2 3 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (2 12 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (2 13 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (2 14 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (2 15 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (2 16 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (2 17 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (3 0 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (3 1 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000233 of RC Grid (3 11 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000237 of RC Grid (3 12 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000233 of RC Grid (3 13 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (3 14 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (3 15 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (3 16 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (3 17 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (4 0 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000233 of RC Grid (4 1 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000235 of RC Grid (4 2 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000234 of RC Grid (4 11 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000236 of RC Grid (4 12 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000236 of RC Grid (4 13 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000234 of RC Grid (4 14 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (4 15 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (4 16 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (4 17 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (5 0 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000237 of RC Grid (5 1 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000236 of RC Grid (5 3 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000234 of RC Grid (5 5 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000236 of RC Grid (5 6 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (5 15 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (5 16 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (5 17 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000232 of RC Grid (6 0 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000237 of RC Grid (6 1 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000237 of RC Grid (6 3 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000237 of RC Grid (6 4 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000235 of RC Grid (6 6 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000234 of RC Grid (6 9 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000234 of RC Grid (6 10 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000236 of RC Grid (6 14 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000233 of RC Grid (6 15 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (6 16 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (6 17 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000233 of RC Grid (7 0 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000235 of RC Grid (7 5 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000236 of RC Grid (7 7 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000232 of RC Grid (7 8 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000235 of RC Grid (7 9 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000237 of RC Grid (7 10 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000233 of RC Grid (7 11 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000237 of RC Grid (7 12 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000234 of RC Grid (7 13 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000234 of RC Grid (7 14 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000236 of RC Grid (7 15 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000232 of RC Grid (7 16 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (7 17 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000234 of RC Grid (8 1 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000235 of RC Grid (8 2 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000233 of RC Grid (8 3 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000234 of RC Grid (8 4 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000237 of RC Grid (8 7 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000235 of RC Grid (8 8 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000233 of RC Grid (8 9 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000237 of RC Grid (8 12 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000233 of RC Grid (8 13 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000235 of RC Grid (8 14 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000233 of RC Grid (8 15 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (8 16 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000231 of RC Grid (8 17 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000236 of RC Grid (9 0 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000237 of RC Grid (9 1 3) is < min uR 0.000237 of layer.
[02/15 05:58:30    125s] eee: uR 0.000219 of RC Grid (17 6 4) is > max uR 0.000218 of layer.
[02/15 05:58:30    125s] eee: uR 0.000219 of RC Grid (17 9 4) is > max uR 0.000218 of layer.
[02/15 05:58:30    125s] eee: uR 0.000218 of RC Grid (17 12 4) is > max uR 0.000218 of layer.
[02/15 05:58:30    125s] eee: uR 0.000173 of RC Grid (0 1 6) is > max uR 0.000163 of layer.
[02/15 05:58:30    125s] eee: uR 0.000173 of RC Grid (0 3 6) is > max uR 0.000163 of layer.
[02/15 05:58:30    125s] eee: uR 0.000173 of RC Grid (0 13 6) is > max uR 0.000163 of layer.
[02/15 05:58:30    125s] eee: uR 0.000173 of RC Grid (0 15 6) is > max uR 0.000163 of layer.
[02/15 05:58:30    125s] eee: uR 0.000173 of RC Grid (0 17 6) is > max uR 0.000163 of layer.
[02/15 05:58:30    125s] eee: uR 0.000173 of RC Grid (17 1 6) is > max uR 0.000163 of layer.
[02/15 05:58:30    125s] eee: uR 0.000173 of RC Grid (17 17 6) is > max uR 0.000163 of layer.
[02/15 05:58:30    125s] eee: NetCapCache creation started. (Current Mem: 3720.402M) 
[02/15 05:58:30    125s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3720.402M) 
[02/15 05:58:30    125s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 05:58:30    125s] eee: Metal Layers Info:
[02/15 05:58:30    125s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 05:58:30    125s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 05:58:30    125s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 05:58:30    125s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 05:58:30    125s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 05:58:30    125s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 05:58:30    125s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 05:58:30    125s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 05:58:30    125s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 05:58:30    125s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 05:58:30    125s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 05:58:30    125s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 05:58:30    125s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 05:58:30    125s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 05:58:30    125s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 05:58:30    125s] eee: +-----------------------NDR Info-----------------------+
[02/15 05:58:30    125s] eee: NDR Count = 0, Fake NDR = 0
[02/15 05:58:30    125s] 
[02/15 05:58:30    125s] Creating Lib Analyzer ...
[02/15 05:58:30    125s] **Info: Design Mode has Min Route Layer 2/[2,10].
[02/15 05:58:30    125s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/15 05:58:30    125s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/15 05:58:30    125s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 05:58:30    125s] 
[02/15 05:58:30    125s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 05:58:31    125s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:06 mem=3720.4M
[02/15 05:58:31    126s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:06 mem=3720.4M
[02/15 05:58:31    126s] Creating Lib Analyzer, finished. 
[02/15 05:58:31    126s] AAE DB initialization (MEM=2903.664062 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/15 05:58:31    126s] #optDebug: fT-S <1 2 3 1 0>
[02/15 05:58:31    126s] Info: IPO magic value 0x807FBEEF.
[02/15 05:58:31    126s] Info: Using SynthesisEngine executable '/home/kevinlevin/cadence/DDI231/INNOVUS231/bin/innovus_'.
[02/15 05:58:31    126s]       SynthesisEngine workers will not check out additional licenses.
[02/15 05:58:57    126s] **INFO: Using Advanced Metric Collection system.
[02/15 05:59:02    130s] **optDesign ... cpu = 0:00:05, real = 0:00:32, mem = 2905.2M, totSessionCpu=0:02:10 **
[02/15 05:59:02    130s] #optDebug: { P: 45 W: 0201 FE: standard PE: none LDR: 1}
[02/15 05:59:02    130s] *** optDesign -preCTS ***
[02/15 05:59:02    130s] DRC Margin: user margin 0.0; extra margin 0.2
[02/15 05:59:02    130s] Setup Target Slack: user slack 0.02; extra slack 0.0
[02/15 05:59:02    130s] Hold Target Slack: user slack 0.02
[02/15 05:59:02    130s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[02/15 05:59:02    130s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[02/15 05:59:02    130s] Type 'man IMPOPT-3195' for more detail.
[02/15 05:59:02    130s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3720.4M, EPOCH TIME: 1771156742.235164
[02/15 05:59:02    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:02    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:02    130s] 
[02/15 05:59:02    130s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:02    130s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:02    130s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.028, REAL:0.028, MEM:3720.4M, EPOCH TIME: 1771156742.262821
[02/15 05:59:02    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:59:02    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:02    130s] 
[02/15 05:59:02    130s] TimeStamp Deleting Cell Server Begin ...
[02/15 05:59:02    130s] Deleting Lib Analyzer.
[02/15 05:59:02    130s] 
[02/15 05:59:02    130s] TimeStamp Deleting Cell Server End ...
[02/15 05:59:02    130s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 05:59:02    130s] 
[02/15 05:59:02    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 05:59:02    130s] Summary for sequential cells identification: 
[02/15 05:59:02    130s]   Identified SBFF number: 34
[02/15 05:59:02    130s]   Identified MBFF number: 0
[02/15 05:59:02    130s]   Identified SB Latch number: 12
[02/15 05:59:02    130s]   Identified MB Latch number: 0
[02/15 05:59:02    130s]   Not identified SBFF number: 0
[02/15 05:59:02    130s]   Not identified MBFF number: 0
[02/15 05:59:02    130s]   Not identified SB Latch number: 0
[02/15 05:59:02    130s]   Not identified MB Latch number: 0
[02/15 05:59:02    130s]   Number of sequential cells which are not FFs: 20
[02/15 05:59:02    130s]  Visiting view : view_tt
[02/15 05:59:02    130s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 05:59:02    130s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 05:59:02    130s]  Visiting view : view_tt
[02/15 05:59:02    130s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 05:59:02    130s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 05:59:02    130s] TLC MultiMap info (StdDelay):
[02/15 05:59:02    130s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 05:59:02    130s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 05:59:02    130s]  Setting StdDelay to: 6.1ps
[02/15 05:59:02    130s] 
[02/15 05:59:02    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 05:59:02    130s] 
[02/15 05:59:02    130s] TimeStamp Deleting Cell Server Begin ...
[02/15 05:59:02    130s] 
[02/15 05:59:02    130s] TimeStamp Deleting Cell Server End ...
[02/15 05:59:02    130s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3720.4M, EPOCH TIME: 1771156742.464155
[02/15 05:59:02    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:02    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:02    130s] Cell systolic_top LLGs are deleted
[02/15 05:59:02    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:02    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:02    130s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3720.4M, EPOCH TIME: 1771156742.464419
[02/15 05:59:02    130s] 
[02/15 05:59:02    130s] Creating Lib Analyzer ...
[02/15 05:59:02    130s] 
[02/15 05:59:02    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 05:59:02    130s] Summary for sequential cells identification: 
[02/15 05:59:02    130s]   Identified SBFF number: 34
[02/15 05:59:02    130s]   Identified MBFF number: 0
[02/15 05:59:02    130s]   Identified SB Latch number: 12
[02/15 05:59:02    130s]   Identified MB Latch number: 0
[02/15 05:59:02    130s]   Not identified SBFF number: 0
[02/15 05:59:02    130s]   Not identified MBFF number: 0
[02/15 05:59:02    130s]   Not identified SB Latch number: 0
[02/15 05:59:02    130s]   Not identified MB Latch number: 0
[02/15 05:59:02    130s]   Number of sequential cells which are not FFs: 20
[02/15 05:59:02    130s]  Visiting view : view_tt
[02/15 05:59:02    130s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 05:59:02    130s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 05:59:02    130s]  Visiting view : view_tt
[02/15 05:59:02    130s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 05:59:02    130s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 05:59:02    130s] TLC MultiMap info (StdDelay):
[02/15 05:59:02    130s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 05:59:02    130s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 05:59:02    130s]  Setting StdDelay to: 6.1ps
[02/15 05:59:02    130s] 
[02/15 05:59:02    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 05:59:03    130s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 05:59:03    130s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 05:59:03    130s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 05:59:03    130s] 
[02/15 05:59:03    130s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 05:59:03    131s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:11 mem=3720.4M
[02/15 05:59:03    131s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:12 mem=3720.4M
[02/15 05:59:03    131s] Creating Lib Analyzer, finished. 
[02/15 05:59:03    131s] ### Creating TopoMgr, started
[02/15 05:59:03    131s] ### Creating TopoMgr, finished
[02/15 05:59:03    131s] #optDebug: Start CG creation (mem=3720.4M)
[02/15 05:59:03    131s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:03    131s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:04    131s] ToF 300.7035um
[02/15 05:59:04    131s] (cpu=0:00:00.4, mem=3770.4M)
[02/15 05:59:04    131s]  ...processing cgPrt (cpu=0:00:00.4, mem=3770.4M)
[02/15 05:59:04    131s]  ...processing cgEgp (cpu=0:00:00.4, mem=3770.4M)
[02/15 05:59:04    131s]  ...processing cgPbk (cpu=0:00:00.4, mem=3770.4M)
[02/15 05:59:04    131s]  ...processing cgNrb(cpu=0:00:00.4, mem=3770.4M)
[02/15 05:59:04    131s]  ...processing cgObs (cpu=0:00:00.4, mem=3770.4M)
[02/15 05:59:04    131s]  ...processing cgCon (cpu=0:00:00.4, mem=3770.4M)
[02/15 05:59:04    131s]  ...processing cgPdm (cpu=0:00:00.4, mem=3770.4M)
[02/15 05:59:04    131s] #optDebug: Finish CG creation (cpu=0:00:00.4, mem=3770.4M)
[02/15 05:59:04    131s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:04    132s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:04    132s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:04    132s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:04    132s] {MMLU 0 0 8379}
[02/15 05:59:04    132s] [oiLAM] Zs 7, 11
[02/15 05:59:04    132s] ### Creating LA Mngr. totSessionCpu=0:02:12 mem=3770.4M
[02/15 05:59:04    132s] ### Creating LA Mngr, finished. totSessionCpu=0:02:12 mem=3770.4M
[02/15 05:59:04    132s] Running pre-eGR process
[02/15 05:59:04    132s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.58 MB )
[02/15 05:59:04    132s] (I)      Initializing eGR engine (regular)
[02/15 05:59:04    132s] Set min layer with design mode ( 2 )
[02/15 05:59:04    132s] Set max layer with design mode ( 7 )
[02/15 05:59:04    132s] (I)      clean place blk overflow:
[02/15 05:59:04    132s] (I)      H : enabled 1.00 0
[02/15 05:59:04    132s] (I)      V : enabled 1.00 0
[02/15 05:59:04    132s] (I)      Initializing eGR engine (regular)
[02/15 05:59:04    132s] Set min layer with design mode ( 2 )
[02/15 05:59:04    132s] Set max layer with design mode ( 7 )
[02/15 05:59:04    132s] (I)      clean place blk overflow:
[02/15 05:59:04    132s] (I)      H : enabled 1.00 0
[02/15 05:59:04    132s] (I)      V : enabled 1.00 0
[02/15 05:59:04    132s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.58 MB )
[02/15 05:59:04    132s] (I)      Running eGR Regular flow
[02/15 05:59:04    132s] (I)      # wire layers (front) : 11
[02/15 05:59:04    132s] (I)      # wire layers (back)  : 0
[02/15 05:59:04    132s] (I)      min wire layer : 1
[02/15 05:59:04    132s] (I)      max wire layer : 10
[02/15 05:59:04    132s] (I)      # cut layers (front) : 10
[02/15 05:59:04    132s] (I)      # cut layers (back)  : 0
[02/15 05:59:04    132s] (I)      min cut layer : 1
[02/15 05:59:04    132s] (I)      max cut layer : 9
[02/15 05:59:04    132s] (I)      ================================ Layers ================================
[02/15 05:59:04    132s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:04    132s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 05:59:04    132s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:04    132s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 05:59:04    132s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 05:59:04    132s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:59:04    132s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 05:59:04    132s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:59:04    132s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 05:59:04    132s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:59:04    132s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 05:59:04    132s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 05:59:04    132s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 05:59:04    132s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 05:59:04    132s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 05:59:04    132s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 05:59:04    132s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 05:59:04    132s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 05:59:04    132s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 05:59:04    132s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 05:59:04    132s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 05:59:04    132s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 05:59:04    132s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 05:59:04    132s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 05:59:04    132s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:04    132s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 05:59:04    132s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 05:59:04    132s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 05:59:04    132s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 05:59:04    132s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:04    132s] (I)      Started Import and model ( Curr Mem: 3.58 MB )
[02/15 05:59:04    132s] (I)      Number of ignored instance 0
[02/15 05:59:04    132s] (I)      Number of inbound cells 0
[02/15 05:59:04    132s] (I)      Number of opened ILM blockages 0
[02/15 05:59:04    132s] (I)      Number of instances temporarily fixed by detailed placement 2505
[02/15 05:59:04    132s] (I)      numMoveCells=7879, numMacros=0  numNoFlopBlockages=0  numPads=171  numMultiRowHeightInsts=0
[02/15 05:59:04    132s] (I)      cell height: 4320, count: 7879
[02/15 05:59:04    132s] (I)      Number of nets = 7995 ( 384 ignored )
[02/15 05:59:04    132s] (I)      Identified Clock instances: Flop 1063, Clock buffer/inverter 0, Gate 0, Logic 0
[02/15 05:59:04    132s] (I)      == Non-default Options ==
[02/15 05:59:04    132s] (I)      Maximum routing layer                              : 7
[02/15 05:59:04    132s] (I)      Top routing layer                                  : 7
[02/15 05:59:04    132s] (I)      Buffering-aware routing                            : true
[02/15 05:59:04    132s] (I)      Spread congestion away from blockages              : true
[02/15 05:59:04    132s] (I)      Number of threads                                  : 8
[02/15 05:59:04    132s] (I)      Overflow penalty cost                              : 10
[02/15 05:59:04    132s] (I)      Punch through distance                             : 1155.900000
[02/15 05:59:04    132s] (I)      Source-to-sink ratio                               : 0.300000
[02/15 05:59:04    132s] (I)      Route tie net to shape                             : auto
[02/15 05:59:04    132s] (I)      Method to set GCell size                           : row
[02/15 05:59:04    132s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 05:59:04    132s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 05:59:04    132s] Removed 1 out of boundary tracks from layer 2
[02/15 05:59:04    132s] Removed 1 out of boundary tracks from layer 2
[02/15 05:59:04    132s] (I)      ============== Pin Summary ==============
[02/15 05:59:04    132s] (I)      +-------+--------+---------+------------+
[02/15 05:59:04    132s] (I)      | Layer | # pins | % total |      Group |
[02/15 05:59:04    132s] (I)      +-------+--------+---------+------------+
[02/15 05:59:04    132s] (I)      |     1 |  28227 |   95.38 |        Pin |
[02/15 05:59:04    132s] (I)      |     2 |   1368 |    4.62 | Pin access |
[02/15 05:59:04    132s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 05:59:04    132s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 05:59:04    132s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 05:59:04    132s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 05:59:04    132s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 05:59:04    132s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 05:59:04    132s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 05:59:04    132s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 05:59:04    132s] (I)      +-------+--------+---------+------------+
[02/15 05:59:04    132s] (I)      Custom ignore net properties:
[02/15 05:59:04    132s] (I)      1 : NotLegal
[02/15 05:59:04    132s] (I)      Default ignore net properties:
[02/15 05:59:04    132s] (I)      1 : Special
[02/15 05:59:04    132s] (I)      2 : Analog
[02/15 05:59:04    132s] (I)      3 : Fixed
[02/15 05:59:04    132s] (I)      4 : Skipped
[02/15 05:59:04    132s] (I)      5 : MixedSignal
[02/15 05:59:04    132s] (I)      Prerouted net properties:
[02/15 05:59:04    132s] (I)      1 : NotLegal
[02/15 05:59:04    132s] (I)      2 : Special
[02/15 05:59:04    132s] (I)      3 : Analog
[02/15 05:59:04    132s] (I)      4 : Fixed
[02/15 05:59:04    132s] (I)      5 : Skipped
[02/15 05:59:04    132s] (I)      6 : MixedSignal
[02/15 05:59:04    132s] [NR-eGR] Early global route reroute all routable nets
[02/15 05:59:04    132s] (I)      Use row-based GCell size
[02/15 05:59:04    132s] (I)      Use row-based GCell align
[02/15 05:59:04    132s] (I)      layer 0 area = 170496
[02/15 05:59:04    132s] (I)      layer 1 area = 170496
[02/15 05:59:04    132s] (I)      layer 2 area = 170496
[02/15 05:59:04    132s] (I)      layer 3 area = 512000
[02/15 05:59:04    132s] (I)      layer 4 area = 512000
[02/15 05:59:04    132s] (I)      layer 5 area = 560000
[02/15 05:59:04    132s] (I)      layer 6 area = 560000
[02/15 05:59:04    132s] (I)      GCell unit size   : 4320
[02/15 05:59:04    132s] (I)      GCell multiplier  : 1
[02/15 05:59:04    132s] (I)      GCell row height  : 4320
[02/15 05:59:04    132s] (I)      Actual row height : 4320
[02/15 05:59:04    132s] (I)      GCell align ref   : 24880 24880
[02/15 05:59:04    132s] missing default track structure on layer 1
[02/15 05:59:04    132s] [NR-eGR] Track table information for default rule: 
[02/15 05:59:04    132s] [NR-eGR] M1 has no routable track
[02/15 05:59:04    132s] [NR-eGR] M2 has non-uniform track structure
[02/15 05:59:04    132s] [NR-eGR] M3 has single uniform track structure
[02/15 05:59:04    132s] [NR-eGR] M4 has single uniform track structure
[02/15 05:59:04    132s] [NR-eGR] M5 has single uniform track structure
[02/15 05:59:04    132s] [NR-eGR] M6 has single uniform track structure
[02/15 05:59:04    132s] [NR-eGR] M7 has single uniform track structure
[02/15 05:59:04    132s] [NR-eGR] M8 has single uniform track structure
[02/15 05:59:04    132s] [NR-eGR] M9 has single uniform track structure
[02/15 05:59:04    132s] [NR-eGR] Pad has single uniform track structure
[02/15 05:59:04    132s] (I)      ============== Default via ===============
[02/15 05:59:04    132s] (I)      +---+------------------+-----------------+
[02/15 05:59:04    132s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 05:59:04    132s] (I)      +---+------------------+-----------------+
[02/15 05:59:04    132s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 05:59:04    132s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 05:59:04    132s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 05:59:04    132s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 05:59:04    132s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 05:59:04    132s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 05:59:04    132s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 05:59:04    132s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 05:59:04    132s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 05:59:04    132s] (I)      +---+------------------+-----------------+
[02/15 05:59:04    132s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 05:59:04    132s] [NR-eGR] Read 5650 PG shapes
[02/15 05:59:04    132s] [NR-eGR] Read 0 clock shapes
[02/15 05:59:04    132s] [NR-eGR] Read 0 other shapes
[02/15 05:59:04    132s] [NR-eGR] #Routing Blockages  : 0
[02/15 05:59:04    132s] [NR-eGR] #Bump Blockages     : 0
[02/15 05:59:04    132s] [NR-eGR] #Instance Blockages : 10328
[02/15 05:59:04    132s] [NR-eGR] #PG Blockages       : 5650
[02/15 05:59:04    132s] [NR-eGR] #Halo Blockages     : 0
[02/15 05:59:04    132s] [NR-eGR] #Boundary Blockages : 0
[02/15 05:59:04    132s] [NR-eGR] #Clock Blockages    : 0
[02/15 05:59:04    132s] [NR-eGR] #Other Blockages    : 0
[02/15 05:59:04    132s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 05:59:04    132s] [NR-eGR] #prerouted nets         : 0
[02/15 05:59:04    132s] [NR-eGR] #prerouted special nets : 0
[02/15 05:59:04    132s] [NR-eGR] #prerouted wires        : 0
[02/15 05:59:04    132s] [NR-eGR] Read 7995 nets ( ignored 0 )
[02/15 05:59:04    132s] (I)        Front-side 7995 ( ignored 0 )
[02/15 05:59:04    132s] (I)        Back-side  0 ( ignored 0 )
[02/15 05:59:04    132s] (I)        Both-side  0 ( ignored 0 )
[02/15 05:59:04    132s] (I)      handle routing halo
[02/15 05:59:04    132s] (I)      Reading macro buffers
[02/15 05:59:04    132s] (I)      Number of macro buffers: 0
[02/15 05:59:04    132s] (I)      early_global_route_priority property id does not exist.
[02/15 05:59:04    132s] (I)      Read Num Blocks=16411  Num Prerouted Wires=0  Num CS=0
[02/15 05:59:04    132s] (I)      Layer 1 (H) : #blockages 13016 : #preroutes 0
[02/15 05:59:04    132s] (I)      Layer 2 (V) : #blockages 2688 : #preroutes 0
[02/15 05:59:04    132s] (I)      Layer 3 (H) : #blockages 353 : #preroutes 0
[02/15 05:59:04    132s] (I)      Layer 4 (V) : #blockages 184 : #preroutes 0
[02/15 05:59:04    132s] (I)      Layer 5 (H) : #blockages 102 : #preroutes 0
[02/15 05:59:04    132s] (I)      Layer 6 (V) : #blockages 68 : #preroutes 0
[02/15 05:59:04    132s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 05:59:04    132s] (I)      Track adjustment: Reducing 23538 tracks (15.00%) for Layer5
[02/15 05:59:04    132s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 05:59:04    132s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 05:59:04    132s] (I)      Number of ignored nets                =      0
[02/15 05:59:04    132s] (I)      Number of connected nets              =      0
[02/15 05:59:04    132s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/15 05:59:04    132s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/15 05:59:04    132s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 05:59:04    132s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 05:59:04    132s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 05:59:04    132s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 05:59:04    132s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 05:59:04    132s] (I)      Constructing bin map
[02/15 05:59:04    132s] (I)      Initialize bin information with width=8640 height=8640
[02/15 05:59:04    132s] (I)      Done constructing bin map
[02/15 05:59:04    132s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/15 05:59:04    132s] (I)      Ndr track 0 does not exist
[02/15 05:59:04    132s] (I)      ---------------------Grid Graph Info--------------------
[02/15 05:59:04    132s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 05:59:04    132s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 05:59:04    132s] (I)      Site width          :   864  (dbu)
[02/15 05:59:04    132s] (I)      Row height          :  4320  (dbu)
[02/15 05:59:04    132s] (I)      GCell row height    :  4320  (dbu)
[02/15 05:59:04    132s] (I)      GCell width         :  4320  (dbu)
[02/15 05:59:04    132s] (I)      GCell height        :  4320  (dbu)
[02/15 05:59:04    132s] (I)      Grid                :   178   178     7
[02/15 05:59:04    132s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 05:59:04    132s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 05:59:04    132s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 05:59:04    132s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 05:59:04    132s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 05:59:04    132s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 05:59:04    132s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 05:59:04    132s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 05:59:04    132s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 05:59:04    132s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 05:59:04    132s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 05:59:04    132s] (I)      --------------------------------------------------------
[02/15 05:59:04    132s] 
[02/15 05:59:04    132s] [NR-eGR] ============ Routing rule table ============
[02/15 05:59:04    132s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 7995
[02/15 05:59:04    132s] [NR-eGR] ========================================
[02/15 05:59:04    132s] [NR-eGR] 
[02/15 05:59:04    132s] (I)      ==== NDR : (Default) ====
[02/15 05:59:04    132s] (I)      +--------------+--------+
[02/15 05:59:04    132s] (I)      |           ID |      0 |
[02/15 05:59:04    132s] (I)      |      Default |    yes |
[02/15 05:59:04    132s] (I)      |  Clk Special |     no |
[02/15 05:59:04    132s] (I)      | Hard spacing |     no |
[02/15 05:59:04    132s] (I)      |    NDR track | (none) |
[02/15 05:59:04    132s] (I)      |      NDR via | (none) |
[02/15 05:59:04    132s] (I)      |  Extra space |      0 |
[02/15 05:59:04    132s] (I)      |      Shields |      0 |
[02/15 05:59:04    132s] (I)      |   Demand (H) |      1 |
[02/15 05:59:04    132s] (I)      |   Demand (V) |      1 |
[02/15 05:59:04    132s] (I)      |        #Nets |   7995 |
[02/15 05:59:04    132s] (I)      +--------------+--------+
[02/15 05:59:04    132s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:59:04    132s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 05:59:04    132s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:59:04    132s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/15 05:59:04    132s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/15 05:59:04    132s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/15 05:59:04    132s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[02/15 05:59:04    132s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 05:59:04    132s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 05:59:04    132s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:59:04    132s] (I)      =============== Blocked Tracks ===============
[02/15 05:59:04    132s] (I)      +-------+---------+----------+---------------+
[02/15 05:59:04    132s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 05:59:04    132s] (I)      +-------+---------+----------+---------------+
[02/15 05:59:04    132s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 05:59:04    132s] (I)      |     2 |  221610 |    64226 |        28.98% |
[02/15 05:59:04    132s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 05:59:04    132s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 05:59:04    132s] (I)      |     5 |  158776 |     2706 |         1.70% |
[02/15 05:59:04    132s] (I)      |     6 |  134034 |     9627 |         7.18% |
[02/15 05:59:04    132s] (I)      |     7 |  134034 |     8137 |         6.07% |
[02/15 05:59:04    132s] (I)      +-------+---------+----------+---------------+
[02/15 05:59:04    132s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3.58 MB )
[02/15 05:59:04    132s] (I)      Delete wires for 7995 nets (async)
[02/15 05:59:04    132s] (I)      Reset routing kernel
[02/15 05:59:04    132s] (I)      Started Global Routing ( Curr Mem: 3.58 MB )
[02/15 05:59:04    132s] (I)      totalPins=29382  totalGlobalPin=29290 (99.69%)
[02/15 05:59:04    132s] (I)      ================= Net Group Info =================
[02/15 05:59:04    132s] (I)      +----+----------------+--------------+-----------+
[02/15 05:59:04    132s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 05:59:04    132s] (I)      +----+----------------+--------------+-----------+
[02/15 05:59:04    132s] (I)      |  1 |           7995 |        M2(2) |     M7(7) |
[02/15 05:59:04    132s] (I)      +----+----------------+--------------+-----------+
[02/15 05:59:04    132s] (I)      total 2D Cap : 836161 = (402395 H, 433766 V)
[02/15 05:59:04    132s] (I)      total 2D Demand : 92 = (92 H, 0 V)
[02/15 05:59:04    132s] (I)      init route region map
[02/15 05:59:04    132s] (I)      #blocked GCells = 0
[02/15 05:59:04    132s] (I)      #regions = 1
[02/15 05:59:04    132s] (I)      init safety region map
[02/15 05:59:04    132s] (I)      #blocked GCells = 0
[02/15 05:59:04    132s] (I)      #regions = 1
[02/15 05:59:04    132s] (I)      Adjusted 0 GCells for pin access
[02/15 05:59:04    132s] (I)      #blocked areas for congestion spreading : 0
[02/15 05:59:04    132s] [NR-eGR] Layer group 1: route 7995 net(s) in layer range [2, 7]
[02/15 05:59:04    132s] (I)      
[02/15 05:59:04    132s] (I)      ============  Phase 1a Route ============
[02/15 05:59:04    132s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/15 05:59:04    132s] (I)      Usage: 82115 = (44335 H, 37780 V) = (11.02% H, 8.71% V) = (4.788e+04um H, 4.080e+04um V)
[02/15 05:59:04    132s] (I)      
[02/15 05:59:04    132s] (I)      ============  Phase 1b Route ============
[02/15 05:59:04    132s] (I)      Usage: 82122 = (44341 H, 37781 V) = (11.02% H, 8.71% V) = (4.789e+04um H, 4.080e+04um V)
[02/15 05:59:04    132s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 8.869176e+04um
[02/15 05:59:04    132s] (I)      Congestion metric : 0.02%H 0.00%V, 0.02%HV
[02/15 05:59:04    132s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 05:59:04    132s] (I)      
[02/15 05:59:04    132s] (I)      ============  Phase 1c Route ============
[02/15 05:59:04    132s] (I)      Level2 Grid: 36 x 36
[02/15 05:59:04    132s] (I)      Usage: 82122 = (44341 H, 37781 V) = (11.02% H, 8.71% V) = (4.789e+04um H, 4.080e+04um V)
[02/15 05:59:04    132s] (I)      
[02/15 05:59:04    132s] (I)      ============  Phase 1d Route ============
[02/15 05:59:04    132s] (I)      Usage: 82139 = (44341 H, 37798 V) = (11.02% H, 8.71% V) = (4.789e+04um H, 4.082e+04um V)
[02/15 05:59:04    132s] (I)      
[02/15 05:59:04    132s] (I)      ============  Phase 1e Route ============
[02/15 05:59:04    132s] (I)      Usage: 82139 = (44341 H, 37798 V) = (11.02% H, 8.71% V) = (4.789e+04um H, 4.082e+04um V)
[02/15 05:59:04    132s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.871012e+04um
[02/15 05:59:04    132s] (I)      
[02/15 05:59:04    132s] (I)      ============  Phase 1l Route ============
[02/15 05:59:04    133s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/15 05:59:04    133s] (I)      Layer  2:     163098     36820       463        6075      230220    ( 2.57%) 
[02/15 05:59:04    133s] (I)      Layer  3:     192403     34539       133       18165      218130    ( 7.69%) 
[02/15 05:59:04    133s] (I)      Layer  4:     135317     20694        28         158      177064    ( 0.09%) 
[02/15 05:59:04    133s] (I)      Layer  5:     132145      6505         0        1385      156145    ( 0.88%) 
[02/15 05:59:04    133s] (I)      Layer  6:     106027      5212         0        7577      125339    ( 5.70%) 
[02/15 05:59:04    133s] (I)      Layer  7:     106998       950         0        7341      125575    ( 5.52%) 
[02/15 05:59:04    133s] (I)      Total:        835988    104720       624       40698     1032472    ( 3.79%) 
[02/15 05:59:04    133s] (I)      
[02/15 05:59:04    133s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 05:59:04    133s] [NR-eGR]                        OverCon           OverCon            
[02/15 05:59:04    133s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/15 05:59:04    133s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/15 05:59:04    133s] [NR-eGR] ---------------------------------------------------------------
[02/15 05:59:04    133s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 05:59:04    133s] [NR-eGR]      M2 ( 2)       463( 1.51%)         0( 0.00%)   ( 1.51%) 
[02/15 05:59:04    133s] [NR-eGR]      M3 ( 3)       115( 0.40%)         1( 0.00%)   ( 0.40%) 
[02/15 05:59:04    133s] [NR-eGR]      M4 ( 4)        25( 0.08%)         0( 0.00%)   ( 0.08%) 
[02/15 05:59:04    133s] [NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 05:59:04    133s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 05:59:04    133s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 05:59:04    133s] [NR-eGR] ---------------------------------------------------------------
[02/15 05:59:04    133s] [NR-eGR]        Total       603( 0.33%)         1( 0.00%)   ( 0.33%) 
[02/15 05:59:04    133s] [NR-eGR] 
[02/15 05:59:04    133s] (I)      Finished Global Routing ( CPU: 0.59 sec, Real: 0.21 sec, Curr Mem: 3.59 MB )
[02/15 05:59:04    133s] (I)      Updating congestion map
[02/15 05:59:04    133s] (I)      total 2D Cap : 842033 = (408164 H, 433869 V)
[02/15 05:59:04    133s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/15 05:59:04    133s] (I)      Running track assignment and export wires
[02/15 05:59:04    133s] (I)      ============= Track Assignment ============
[02/15 05:59:04    133s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.59 MB )
[02/15 05:59:04    133s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/15 05:59:04    133s] (I)      Run Multi-thread track assignment
[02/15 05:59:04    133s] (I)      Finished Track Assignment (8T) ( CPU: 0.33 sec, Real: 0.07 sec, Curr Mem: 3.61 MB )
[02/15 05:59:04    133s] (I)      Started Export ( Curr Mem: 3.61 MB )
[02/15 05:59:04    133s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/15 05:59:04    133s] [NR-eGR] Total eGR-routed clock nets wire length: 4095um, number of vias: 4453
[02/15 05:59:04    133s] [NR-eGR] --------------------------------------------------------------------------
[02/15 05:59:05    133s] [NR-eGR]              Length (um)   Vias 
[02/15 05:59:05    133s] [NR-eGR] --------------------------------
[02/15 05:59:05    133s] [NR-eGR]  M1   (1V)             0  28227 
[02/15 05:59:05    133s] [NR-eGR]  M2   (2H)         25650  40704 
[02/15 05:59:05    133s] [NR-eGR]  M3   (3V)         34794   8480 
[02/15 05:59:05    133s] [NR-eGR]  M4   (4H)         20458   3538 
[02/15 05:59:05    133s] [NR-eGR]  M5   (5V)          6502   1195 
[02/15 05:59:05    133s] [NR-eGR]  M6   (6H)          5507    292 
[02/15 05:59:05    133s] [NR-eGR]  M7   (7V)          1034      0 
[02/15 05:59:05    133s] [NR-eGR]  M8   (8H)             0      0 
[02/15 05:59:05    133s] [NR-eGR]  M9   (9V)             0      0 
[02/15 05:59:05    133s] [NR-eGR]  Pad  (10H)            0      0 
[02/15 05:59:05    133s] [NR-eGR] --------------------------------
[02/15 05:59:05    133s] [NR-eGR]       Total        93945  82436 
[02/15 05:59:05    133s] [NR-eGR] --------------------------------------------------------------------------
[02/15 05:59:05    133s] [NR-eGR] Total half perimeter of net bounding box: 67264um
[02/15 05:59:05    133s] [NR-eGR] Total length: 93945um, number of vias: 82436
[02/15 05:59:05    133s] [NR-eGR] --------------------------------------------------------------------------
[02/15 05:59:05    133s] (I)      == Layer wire length by net rule ==
[02/15 05:59:05    133s] (I)                   Default 
[02/15 05:59:05    133s] (I)      ---------------------
[02/15 05:59:05    133s] (I)       M1   (1V)       0um 
[02/15 05:59:05    133s] (I)       M2   (2H)   25650um 
[02/15 05:59:05    133s] (I)       M3   (3V)   34794um 
[02/15 05:59:05    133s] (I)       M4   (4H)   20458um 
[02/15 05:59:05    133s] (I)       M5   (5V)    6502um 
[02/15 05:59:05    133s] (I)       M6   (6H)    5507um 
[02/15 05:59:05    133s] (I)       M7   (7V)    1034um 
[02/15 05:59:05    133s] (I)       M8   (8H)       0um 
[02/15 05:59:05    133s] (I)       M9   (9V)       0um 
[02/15 05:59:05    133s] (I)       Pad  (10H)      0um 
[02/15 05:59:05    133s] (I)      ---------------------
[02/15 05:59:05    133s] (I)            Total  93945um 
[02/15 05:59:05    133s] (I)      == Layer via count by net rule ==
[02/15 05:59:05    133s] (I)                   Default 
[02/15 05:59:05    133s] (I)      ---------------------
[02/15 05:59:05    133s] (I)       M1   (1V)     28227 
[02/15 05:59:05    133s] (I)       M2   (2H)     40704 
[02/15 05:59:05    133s] (I)       M3   (3V)      8480 
[02/15 05:59:05    133s] (I)       M4   (4H)      3538 
[02/15 05:59:05    133s] (I)       M5   (5V)      1195 
[02/15 05:59:05    133s] (I)       M6   (6H)       292 
[02/15 05:59:05    133s] (I)       M7   (7V)         0 
[02/15 05:59:05    133s] (I)       M8   (8H)         0 
[02/15 05:59:05    133s] (I)       M9   (9V)         0 
[02/15 05:59:05    133s] (I)       Pad  (10H)        0 
[02/15 05:59:05    133s] (I)      ---------------------
[02/15 05:59:05    133s] (I)            Total    82436 
[02/15 05:59:05    133s] (I)      Finished Export ( CPU: 0.22 sec, Real: 0.09 sec, Curr Mem: 3.60 MB )
[02/15 05:59:05    133s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 05:59:05    133s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.29 sec, Real: 0.51 sec, Curr Mem: 3.60 MB )
[02/15 05:59:05    133s] [NR-eGR] Finished Early Global Route ( CPU: 1.30 sec, Real: 0.52 sec, Curr Mem: 3.58 MB )
[02/15 05:59:05    133s] (I)      =========================================== Runtime Summary ============================================
[02/15 05:59:05    133s] (I)       Step                                                       %      Start     Finish      Real       CPU 
[02/15 05:59:05    133s] (I)      --------------------------------------------------------------------------------------------------------
[02/15 05:59:05    133s] (I)       Early Global Route                                   100.00%  43.23 sec  43.75 sec  0.52 sec  1.30 sec 
[02/15 05:59:05    133s] (I)       +-Early Global Route kernel                           98.00%  43.24 sec  43.74 sec  0.51 sec  1.29 sec 
[02/15 05:59:05    133s] (I)       | +-Import and model                                  22.42%  43.24 sec  43.36 sec  0.12 sec  0.12 sec 
[02/15 05:59:05    133s] (I)       | | +-Create place DB                                  6.90%  43.24 sec  43.28 sec  0.04 sec  0.04 sec 
[02/15 05:59:05    133s] (I)       | | | +-Import place data                              6.88%  43.24 sec  43.28 sec  0.04 sec  0.04 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Read instances and placement                 2.08%  43.24 sec  43.25 sec  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Read nets                                    4.11%  43.25 sec  43.27 sec  0.02 sec  0.02 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Read rows                                    0.00%  43.27 sec  43.27 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Read module constraints                      0.00%  43.28 sec  43.28 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | +-Create route DB                                 13.68%  43.28 sec  43.35 sec  0.07 sec  0.07 sec 
[02/15 05:59:05    133s] (I)       | | | +-Import route data (8T)                        13.60%  43.28 sec  43.35 sec  0.07 sec  0.07 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Read blockages ( Layer 2-7 )                 2.11%  43.29 sec  43.30 sec  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)       | | | | | +-Read routing blockages                     0.00%  43.29 sec  43.29 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | | +-Read bump blockages                        0.00%  43.29 sec  43.29 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | | +-Read instance blockages                    1.21%  43.29 sec  43.30 sec  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)       | | | | | +-Read PG blockages                          0.51%  43.30 sec  43.30 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | | | +-Allocate memory for PG via list          0.10%  43.30 sec  43.30 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | | +-Read clock blockages                       0.02%  43.30 sec  43.30 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | | +-Read other blockages                       0.02%  43.30 sec  43.30 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | | +-Read halo blockages                        0.08%  43.30 sec  43.30 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | | +-Read boundary cut boxes                    0.00%  43.30 sec  43.30 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Read blackboxes                              0.00%  43.30 sec  43.30 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Read prerouted                               0.05%  43.30 sec  43.30 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Read nets                                    1.79%  43.30 sec  43.31 sec  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Set up via pillars                           2.04%  43.32 sec  43.33 sec  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Initialize 3D grid graph                     0.11%  43.33 sec  43.33 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Model blockage capacity                      3.10%  43.33 sec  43.34 sec  0.02 sec  0.02 sec 
[02/15 05:59:05    133s] (I)       | | | | | +-Initialize 3D capacity                     2.81%  43.33 sec  43.34 sec  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)       | | +-Read aux data                                    0.59%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | +-Others data preparation                          0.01%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | +-Create route kernel                              0.95%  43.35 sec  43.36 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | +-Global Routing                                    39.82%  43.36 sec  43.56 sec  0.21 sec  0.59 sec 
[02/15 05:59:05    133s] (I)       | | +-Initialization                                   1.45%  43.36 sec  43.36 sec  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)       | | +-Net group 1                                     36.39%  43.37 sec  43.56 sec  0.19 sec  0.58 sec 
[02/15 05:59:05    133s] (I)       | | | +-Generate topology (8T)                         1.87%  43.37 sec  43.38 sec  0.01 sec  0.05 sec 
[02/15 05:59:05    133s] (I)       | | | +-Phase 1a                                       7.20%  43.40 sec  43.43 sec  0.04 sec  0.08 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Pattern routing (8T)                         5.51%  43.40 sec  43.42 sec  0.03 sec  0.07 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Pattern Routing Avoiding Blockages           0.74%  43.42 sec  43.43 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Add via demand to 2D                         0.81%  43.43 sec  43.43 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | +-Phase 1b                                       4.72%  43.43 sec  43.46 sec  0.02 sec  0.03 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Monotonic routing (8T)                       1.81%  43.43 sec  43.44 sec  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)       | | | +-Phase 1c                                       1.04%  43.46 sec  43.46 sec  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Two level Routing                            1.02%  43.46 sec  43.46 sec  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)       | | | | | +-Two Level Routing (Regular)                0.76%  43.46 sec  43.46 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | | +-Two Level Routing (Strong)                 0.08%  43.46 sec  43.46 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | | +-Two Level Routing ( Reach Aware Clean )    0.06%  43.46 sec  43.46 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | +-Phase 1d                                       3.43%  43.46 sec  43.48 sec  0.02 sec  0.09 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Detoured routing (8T)                        3.39%  43.46 sec  43.48 sec  0.02 sec  0.09 sec 
[02/15 05:59:05    133s] (I)       | | | +-Phase 1e                                       1.21%  43.48 sec  43.49 sec  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Route legalization                           1.07%  43.48 sec  43.49 sec  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)       | | | | | +-Legalize Blockage Violations               0.73%  43.48 sec  43.48 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | | | +-Legalize Reach Aware Violations            0.27%  43.48 sec  43.49 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | | +-Phase 1l                                      13.05%  43.49 sec  43.56 sec  0.07 sec  0.30 sec 
[02/15 05:59:05    133s] (I)       | | | | +-Layer assignment (8T)                       12.49%  43.49 sec  43.55 sec  0.06 sec  0.30 sec 
[02/15 05:59:05    133s] (I)       | +-Export cong map                                    2.64%  43.56 sec  43.58 sec  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)       | | +-Export 2D cong map                               0.83%  43.57 sec  43.58 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | +-Extract Global 3D Wires                            0.51%  43.58 sec  43.58 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | +-Track Assignment (8T)                             13.14%  43.58 sec  43.65 sec  0.07 sec  0.33 sec 
[02/15 05:59:05    133s] (I)       | | +-Initialization                                   0.15%  43.58 sec  43.58 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | | +-Track Assignment Kernel                         12.78%  43.58 sec  43.65 sec  0.07 sec  0.33 sec 
[02/15 05:59:05    133s] (I)       | | +-Free Memory                                      0.01%  43.65 sec  43.65 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | +-Export                                            18.12%  43.65 sec  43.74 sec  0.09 sec  0.22 sec 
[02/15 05:59:05    133s] (I)       | | +-Export DB wires                                  6.02%  43.65 sec  43.68 sec  0.03 sec  0.12 sec 
[02/15 05:59:05    133s] (I)       | | | +-Export all nets (8T)                           3.78%  43.66 sec  43.68 sec  0.02 sec  0.09 sec 
[02/15 05:59:05    133s] (I)       | | | +-Set wire vias (8T)                             0.75%  43.68 sec  43.68 sec  0.00 sec  0.02 sec 
[02/15 05:59:05    133s] (I)       | | +-Report wirelength                                9.17%  43.68 sec  43.73 sec  0.05 sec  0.05 sec 
[02/15 05:59:05    133s] (I)       | | +-Update net boxes                                 2.78%  43.73 sec  43.74 sec  0.01 sec  0.05 sec 
[02/15 05:59:05    133s] (I)       | | +-Update timing                                    0.00%  43.74 sec  43.74 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)       | +-Postprocess design                                 0.03%  43.74 sec  43.74 sec  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)      ========================== Summary by functions ==========================
[02/15 05:59:05    133s] (I)       Lv  Step                                           %      Real       CPU 
[02/15 05:59:05    133s] (I)      --------------------------------------------------------------------------
[02/15 05:59:05    133s] (I)        0  Early Global Route                       100.00%  0.52 sec  1.30 sec 
[02/15 05:59:05    133s] (I)        1  Early Global Route kernel                 98.00%  0.51 sec  1.29 sec 
[02/15 05:59:05    133s] (I)        2  Global Routing                            39.82%  0.21 sec  0.59 sec 
[02/15 05:59:05    133s] (I)        2  Import and model                          22.42%  0.12 sec  0.12 sec 
[02/15 05:59:05    133s] (I)        2  Export                                    18.12%  0.09 sec  0.22 sec 
[02/15 05:59:05    133s] (I)        2  Track Assignment (8T)                     13.14%  0.07 sec  0.33 sec 
[02/15 05:59:05    133s] (I)        2  Export cong map                            2.64%  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)        2  Extract Global 3D Wires                    0.51%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        2  Postprocess design                         0.03%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        3  Net group 1                               36.39%  0.19 sec  0.58 sec 
[02/15 05:59:05    133s] (I)        3  Create route DB                           13.68%  0.07 sec  0.07 sec 
[02/15 05:59:05    133s] (I)        3  Track Assignment Kernel                   12.78%  0.07 sec  0.33 sec 
[02/15 05:59:05    133s] (I)        3  Report wirelength                          9.17%  0.05 sec  0.05 sec 
[02/15 05:59:05    133s] (I)        3  Create place DB                            6.90%  0.04 sec  0.04 sec 
[02/15 05:59:05    133s] (I)        3  Export DB wires                            6.02%  0.03 sec  0.12 sec 
[02/15 05:59:05    133s] (I)        3  Update net boxes                           2.78%  0.01 sec  0.05 sec 
[02/15 05:59:05    133s] (I)        3  Initialization                             1.60%  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)        3  Create route kernel                        0.95%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        3  Export 2D cong map                         0.83%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        3  Read aux data                              0.59%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        3  Others data preparation                    0.01%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        3  Free Memory                                0.01%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        3  Update timing                              0.00%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        4  Import route data (8T)                    13.60%  0.07 sec  0.07 sec 
[02/15 05:59:05    133s] (I)        4  Phase 1l                                  13.05%  0.07 sec  0.30 sec 
[02/15 05:59:05    133s] (I)        4  Phase 1a                                   7.20%  0.04 sec  0.08 sec 
[02/15 05:59:05    133s] (I)        4  Import place data                          6.88%  0.04 sec  0.04 sec 
[02/15 05:59:05    133s] (I)        4  Phase 1b                                   4.72%  0.02 sec  0.03 sec 
[02/15 05:59:05    133s] (I)        4  Export all nets (8T)                       3.78%  0.02 sec  0.09 sec 
[02/15 05:59:05    133s] (I)        4  Phase 1d                                   3.43%  0.02 sec  0.09 sec 
[02/15 05:59:05    133s] (I)        4  Generate topology (8T)                     1.87%  0.01 sec  0.05 sec 
[02/15 05:59:05    133s] (I)        4  Phase 1e                                   1.21%  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)        4  Phase 1c                                   1.04%  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)        4  Set wire vias (8T)                         0.75%  0.00 sec  0.02 sec 
[02/15 05:59:05    133s] (I)        5  Layer assignment (8T)                     12.49%  0.06 sec  0.30 sec 
[02/15 05:59:05    133s] (I)        5  Read nets                                  5.90%  0.03 sec  0.03 sec 
[02/15 05:59:05    133s] (I)        5  Pattern routing (8T)                       5.51%  0.03 sec  0.07 sec 
[02/15 05:59:05    133s] (I)        5  Detoured routing (8T)                      3.39%  0.02 sec  0.09 sec 
[02/15 05:59:05    133s] (I)        5  Model blockage capacity                    3.10%  0.02 sec  0.02 sec 
[02/15 05:59:05    133s] (I)        5  Read blockages ( Layer 2-7 )               2.11%  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)        5  Read instances and placement               2.08%  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)        5  Set up via pillars                         2.04%  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)        5  Monotonic routing (8T)                     1.81%  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)        5  Route legalization                         1.07%  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)        5  Two level Routing                          1.02%  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)        5  Add via demand to 2D                       0.81%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        5  Pattern Routing Avoiding Blockages         0.74%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        5  Initialize 3D grid graph                   0.11%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        5  Read prerouted                             0.05%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        5  Read rows                                  0.00%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        5  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        5  Read module constraints                    0.00%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        6  Initialize 3D capacity                     2.81%  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)        6  Read instance blockages                    1.21%  0.01 sec  0.01 sec 
[02/15 05:59:05    133s] (I)        6  Two Level Routing (Regular)                0.76%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        6  Legalize Blockage Violations               0.73%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        6  Read PG blockages                          0.51%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        6  Legalize Reach Aware Violations            0.27%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        6  Two Level Routing (Strong)                 0.08%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        6  Read halo blockages                        0.08%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        6  Two Level Routing ( Reach Aware Clean )    0.06%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        6  Read other blockages                       0.02%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        6  Read clock blockages                       0.02%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        6  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        6  Read bump blockages                        0.00%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        6  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] (I)        7  Allocate memory for PG via list            0.10%  0.00 sec  0.00 sec 
[02/15 05:59:05    133s] Running post-eGR process
[02/15 05:59:05    133s] Extraction called for design 'systolic_top' of instances=10384 and nets=8585 using extraction engine 'preRoute' .
[02/15 05:59:05    133s] PreRoute RC Extraction called for design systolic_top.
[02/15 05:59:05    133s] RC Extraction called in multi-corner(1) mode.
[02/15 05:59:05    133s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/15 05:59:05    133s] Type 'man IMPEXT-6197' for more detail.
[02/15 05:59:05    133s] RCMode: PreRoute
[02/15 05:59:05    133s]       RC Corner Indexes            0   
[02/15 05:59:05    133s] Capacitance Scaling Factor   : 1.00000 
[02/15 05:59:05    133s] Resistance Scaling Factor    : 1.00000 
[02/15 05:59:05    133s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 05:59:05    133s] Clock Res. Scaling Factor    : 1.00000 
[02/15 05:59:05    133s] Shrink Factor                : 1.00000
[02/15 05:59:05    133s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 05:59:05    133s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 05:59:05    133s] Updating RC Grid density data for preRoute extraction ...
[02/15 05:59:05    133s] eee: pegSigSF=1.070000
[02/15 05:59:05    133s] Initializing multi-corner resistance tables ...
[02/15 05:59:05    133s] eee: Grid unit RC data computation started
[02/15 05:59:05    133s] eee: Grid unit RC data computation completed
[02/15 05:59:05    133s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 05:59:05    133s] eee: l=2 avDens=0.214164 usedTrk=5204.193048 availTrk=24300.000000 sigTrk=5204.193048
[02/15 05:59:05    133s] eee: l=3 avDens=0.156400 usedTrk=3777.065231 availTrk=24150.000000 sigTrk=3777.065231
[02/15 05:59:05    133s] eee: l=4 avDens=0.132828 usedTrk=2226.531805 availTrk=16762.500000 sigTrk=2226.531805
[02/15 05:59:05    133s] eee: l=5 avDens=0.046021 usedTrk=602.869676 availTrk=13100.000000 sigTrk=602.869676
[02/15 05:59:05    133s] eee: l=6 avDens=0.049897 usedTrk=526.262269 availTrk=10546.875000 sigTrk=526.262269
[02/15 05:59:05    133s] eee: l=7 avDens=0.017716 usedTrk=111.361851 availTrk=6285.937500 sigTrk=111.361851
[02/15 05:59:05    133s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:59:05    133s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:59:05    133s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:59:05    133s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 05:59:05    133s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 05:59:05    133s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.232081 uaWl=1.000000 uaWlH=0.356600 aWlH=0.000000 lMod=0 pMax=0.864000 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 05:59:05    133s] eee: uR 0.000218 of RC Grid (17 3 4) is > max uR 0.000218 of layer.
[02/15 05:59:05    133s] eee: uR 0.000218 of RC Grid (17 4 4) is > max uR 0.000218 of layer.
[02/15 05:59:05    133s] eee: uR 0.000218 of RC Grid (17 6 4) is > max uR 0.000218 of layer.
[02/15 05:59:05    133s] eee: uR 0.000219 of RC Grid (17 9 4) is > max uR 0.000218 of layer.
[02/15 05:59:05    133s] eee: uR 0.000173 of RC Grid (0 1 6) is > max uR 0.000163 of layer.
[02/15 05:59:05    133s] eee: uR 0.000173 of RC Grid (0 3 6) is > max uR 0.000163 of layer.
[02/15 05:59:05    133s] eee: uR 0.000173 of RC Grid (0 13 6) is > max uR 0.000163 of layer.
[02/15 05:59:05    133s] eee: uR 0.000173 of RC Grid (0 15 6) is > max uR 0.000163 of layer.
[02/15 05:59:05    133s] eee: uR 0.000173 of RC Grid (0 17 6) is > max uR 0.000163 of layer.
[02/15 05:59:05    133s] eee: uR 0.000173 of RC Grid (17 1 6) is > max uR 0.000163 of layer.
[02/15 05:59:05    133s] eee: uR 0.000173 of RC Grid (17 17 6) is > max uR 0.000163 of layer.
[02/15 05:59:05    133s] eee: NetCapCache creation started. (Current Mem: 3770.402M) 
[02/15 05:59:05    133s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3770.402M) 
[02/15 05:59:05    133s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 05:59:05    133s] eee: Metal Layers Info:
[02/15 05:59:05    133s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 05:59:05    133s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 05:59:05    133s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 05:59:05    133s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 05:59:05    133s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 05:59:05    133s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 05:59:05    133s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 05:59:05    133s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 05:59:05    133s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 05:59:05    133s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 05:59:05    133s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 05:59:05    133s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 05:59:05    133s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 05:59:05    133s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 05:59:05    133s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 05:59:05    133s] eee: +-----------------------NDR Info-----------------------+
[02/15 05:59:05    133s] eee: NDR Count = 0, Fake NDR = 0
[02/15 05:59:05    133s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3770.402M)
[02/15 05:59:05    133s] Cell systolic_top LLGs are deleted
[02/15 05:59:05    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:05    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:05    133s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3770.4M, EPOCH TIME: 1771156745.234218
[02/15 05:59:05    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:05    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:05    133s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3770.4M, EPOCH TIME: 1771156745.234854
[02/15 05:59:05    133s] Max number of tech site patterns supported in site array is 256.
[02/15 05:59:05    133s] Core basic site is asap7sc7p5t
[02/15 05:59:05    133s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 05:59:05    133s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 05:59:05    133s] Fast DP-INIT is on for default
[02/15 05:59:05    133s] Atter site array init, number of instance map data is 0.
[02/15 05:59:05    133s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.024, REAL:0.019, MEM:3770.4M, EPOCH TIME: 1771156745.253751
[02/15 05:59:05    133s] 
[02/15 05:59:05    133s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:05    133s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:05    133s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.037, REAL:0.032, MEM:3770.4M, EPOCH TIME: 1771156745.265737
[02/15 05:59:05    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:59:05    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:05    133s] Starting delay calculation for Setup views
[02/15 05:59:05    134s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/15 05:59:05    134s] #################################################################################
[02/15 05:59:05    134s] # Design Stage: PreRoute
[02/15 05:59:05    134s] # Design Name: systolic_top
[02/15 05:59:05    134s] # Design Mode: 45nm
[02/15 05:59:05    134s] # Analysis Mode: MMMC Non-OCV 
[02/15 05:59:05    134s] # Parasitics Mode: No SPEF/RCDB 
[02/15 05:59:05    134s] # Signoff Settings: SI Off 
[02/15 05:59:05    134s] #################################################################################
[02/15 05:59:05    135s] Calculate delays in Single mode...
[02/15 05:59:05    135s] Topological Sorting (REAL = 0:00:00.0, MEM = 3779.9M, InitMEM = 3777.9M)
[02/15 05:59:05    135s] Start delay calculation (fullDC) (8 T). (MEM=3068.39)
[02/15 05:59:05    135s] siFlow : Timing analysis mode is single, using late cdB files
[02/15 05:59:05    135s] Start AAE Lib Loading. (MEM=3080.289062)
[02/15 05:59:05    135s] End AAE Lib Loading. (MEM=3099.679688 CPU=0:00:00.1 Real=0:00:00.0)
[02/15 05:59:05    135s] End AAE Lib Interpolated Model. (MEM=3099.746094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 05:59:05    135s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA12' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/15 05:59:05    135s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA23' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/15 05:59:05    135s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA34' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/15 05:59:05    135s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA45' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/15 05:59:05    135s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA56' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/15 05:59:05    135s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA67' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/15 05:59:06    141s] Total number of fetched objects 8379
[02/15 05:59:06    141s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[02/15 05:59:06    141s] End delay calculation. (MEM=3225.68 CPU=0:00:05.5 REAL=0:00:00.0)
[02/15 05:59:07    141s] End delay calculation (fullDC). (MEM=3176.55 CPU=0:00:06.9 REAL=0:00:02.0)
[02/15 05:59:07    141s] *** CDM Built up (cpu=0:00:07.9  real=0:00:02.0  mem= 5343.8M) ***
[02/15 05:59:08    144s] *** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:03.0 totSessionCpu=0:02:25 mem=5279.8M)
[02/15 05:59:08    145s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.603  |
|           TNS (ns):| -5447.2 |
|    Violating Paths:|   783   |
|          All Paths:|  1193   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -1.247   |     45 (45)      |
|   max_tran     |   1304 (4738)    |  -12.146   |   1304 (4738)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.434%
------------------------------------------------------------------

[02/15 05:59:08    145s] **optDesign ... cpu = 0:00:20, real = 0:00:38, mem = 3129.6M, totSessionCpu=0:02:25 **
[02/15 05:59:08    145s] Begin: Collecting metrics
[02/15 05:59:08    145s] 
 -------------------------------------------------------------------------------------- 
| Snapshot        | WNS    | TNS   | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)       |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-------+-------------+----------+-------------+------+-----|
| initial_summary | -7.603 | -5447 |       55.43 | 0:00:03  |        5312 | 1304 |  45 |
 -------------------------------------------------------------------------------------- 
[02/15 05:59:08    145s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3285.6M, current mem=3127.6M)

[02/15 05:59:08    145s] End: Collecting metrics
[02/15 05:59:08    145s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:20.2/0:00:37.9 (0.5), totSession cpu/real = 0:02:25.2/0:01:43.3 (1.4), mem = 5311.8M
[02/15 05:59:08    145s] 
[02/15 05:59:08    145s] =============================================================================================
[02/15 05:59:08    145s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.14-s088_1
[02/15 05:59:08    145s] =============================================================================================
[02/15 05:59:08    145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 05:59:08    145s] ---------------------------------------------------------------------------------------------
[02/15 05:59:08    145s] [ ViewPruning            ]      2   0:00:00.1  (   0.2 % )     0:00:00.3 /  0:00:01.8    5.5
[02/15 05:59:08    145s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.2 % )     0:00:03.1 /  0:00:11.3    3.7
[02/15 05:59:08    145s] [ MetricReport           ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/15 05:59:08    145s] [ DrvReport              ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.4    2.6
[02/15 05:59:08    145s] [ CellServerInit         ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/15 05:59:08    145s] [ LibAnalyzerInit        ]      2   0:00:02.0  (   5.3 % )     0:00:02.0 /  0:00:01.8    0.9
[02/15 05:59:08    145s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:08    145s] [ ChannelGraphInit       ]      1   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/15 05:59:08    145s] [ MetricInit             ]      1   0:00:04.4  (  11.7 % )     0:00:04.4 /  0:00:03.8    0.9
[02/15 05:59:08    145s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.9
[02/15 05:59:08    145s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:01.3    2.4
[02/15 05:59:08    145s] [ ExtractRC              ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/15 05:59:08    145s] [ UpdateTimingGraph      ]      1   0:00:00.4  (   1.0 % )     0:00:02.8 /  0:00:10.7    3.8
[02/15 05:59:08    145s] [ FullDelayCalc          ]      1   0:00:02.0  (   5.3 % )     0:00:02.0 /  0:00:07.9    3.9
[02/15 05:59:08    145s] [ TimingUpdate           ]      2   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:01.9    5.6
[02/15 05:59:08    145s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.9
[02/15 05:59:08    145s] [ MISC                   ]          0:00:27.0  (  71.2 % )     0:00:27.0 /  0:00:01.1    0.0
[02/15 05:59:08    145s] ---------------------------------------------------------------------------------------------
[02/15 05:59:08    145s]  InitOpt #1 TOTAL                   0:00:37.9  ( 100.0 % )     0:00:37.9 /  0:00:20.2    0.5
[02/15 05:59:08    145s] ---------------------------------------------------------------------------------------------
[02/15 05:59:08    145s] ** INFO : this run is activating medium effort placeOptDesign flow
[02/15 05:59:08    145s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 05:59:08    145s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:25 mem=5311.8M
[02/15 05:59:08    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:5311.8M, EPOCH TIME: 1771156748.499340
[02/15 05:59:08    145s] Processing tracks to init pin-track alignment.
[02/15 05:59:08    145s] z: 1, totalTracks: 0
[02/15 05:59:08    145s] z: 3, totalTracks: 1
[02/15 05:59:08    145s] z: 5, totalTracks: 1
[02/15 05:59:08    145s] z: 7, totalTracks: 1
[02/15 05:59:08    145s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/15 05:59:08    145s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/15 05:59:08    145s] Initializing Route Infrastructure for color support ...
[02/15 05:59:08    145s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5311.8M, EPOCH TIME: 1771156748.499698
[02/15 05:59:08    145s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5311.8M, EPOCH TIME: 1771156748.500609
[02/15 05:59:08    145s] Route Infrastructure Initialized for color support successfully.
[02/15 05:59:08    145s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5311.8M, EPOCH TIME: 1771156748.514556
[02/15 05:59:08    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:08    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:08    145s] 
[02/15 05:59:08    145s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:08    145s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:08    145s] OPERPROF:     Starting CMU at level 3, MEM:5311.8M, EPOCH TIME: 1771156748.547999
[02/15 05:59:08    145s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:5311.8M, EPOCH TIME: 1771156748.549716
[02/15 05:59:08    145s] 
[02/15 05:59:08    145s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 05:59:08    145s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.039, REAL:0.039, MEM:5311.8M, EPOCH TIME: 1771156748.553298
[02/15 05:59:08    145s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5311.8M, EPOCH TIME: 1771156748.553465
[02/15 05:59:08    145s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5311.8M, EPOCH TIME: 1771156748.553711
[02/15 05:59:08    145s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5311.8MB).
[02/15 05:59:08    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.059, REAL:0.059, MEM:5311.8M, EPOCH TIME: 1771156748.558760
[02/15 05:59:08    145s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=5311.8M
[02/15 05:59:08    145s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5311.8M, EPOCH TIME: 1771156748.587517
[02/15 05:59:08    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:59:08    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:08    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:08    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:08    145s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.077, REAL:0.052, MEM:5311.8M, EPOCH TIME: 1771156748.639038
[02/15 05:59:08    145s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 05:59:08    145s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:25 mem=5311.8M
[02/15 05:59:08    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:5311.8M, EPOCH TIME: 1771156748.640888
[02/15 05:59:08    145s] Processing tracks to init pin-track alignment.
[02/15 05:59:08    145s] z: 1, totalTracks: 0
[02/15 05:59:08    145s] z: 3, totalTracks: 1
[02/15 05:59:08    145s] z: 5, totalTracks: 1
[02/15 05:59:08    145s] z: 7, totalTracks: 1
[02/15 05:59:08    145s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/15 05:59:08    145s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/15 05:59:08    145s] Initializing Route Infrastructure for color support ...
[02/15 05:59:08    145s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5311.8M, EPOCH TIME: 1771156748.641985
[02/15 05:59:08    145s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.002, REAL:0.002, MEM:5311.8M, EPOCH TIME: 1771156748.644116
[02/15 05:59:08    145s] Route Infrastructure Initialized for color support successfully.
[02/15 05:59:08    145s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5311.8M, EPOCH TIME: 1771156748.662087
[02/15 05:59:08    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:08    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:08    145s] 
[02/15 05:59:08    145s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:08    145s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:08    145s] OPERPROF:     Starting CMU at level 3, MEM:5311.8M, EPOCH TIME: 1771156748.695000
[02/15 05:59:08    145s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5311.8M, EPOCH TIME: 1771156748.696211
[02/15 05:59:08    145s] 
[02/15 05:59:08    145s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 05:59:08    145s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.036, REAL:0.036, MEM:5311.8M, EPOCH TIME: 1771156748.698499
[02/15 05:59:08    145s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5311.8M, EPOCH TIME: 1771156748.698575
[02/15 05:59:08    145s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5311.8M, EPOCH TIME: 1771156748.698745
[02/15 05:59:08    145s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5311.8MB).
[02/15 05:59:08    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.061, REAL:0.062, MEM:5311.8M, EPOCH TIME: 1771156748.702393
[02/15 05:59:08    145s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=5311.8M
[02/15 05:59:08    145s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5311.8M, EPOCH TIME: 1771156748.725125
[02/15 05:59:08    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:59:08    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:08    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:08    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:08    145s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.053, REAL:0.017, MEM:5311.8M, EPOCH TIME: 1771156748.742255
[02/15 05:59:08    145s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:25.5/0:01:43.6 (1.4), mem = 5311.8M
[02/15 05:59:08    145s] *** Starting optimizing excluded clock nets MEM= 5311.8M) ***
[02/15 05:59:08    145s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5311.8M) ***
[02/15 05:59:08    145s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (13.1), totSession cpu/real = 0:02:25.5/0:01:43.6 (1.4), mem = 5311.8M
[02/15 05:59:08    145s] 
[02/15 05:59:08    145s] =============================================================================================
[02/15 05:59:08    145s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 23.14-s088_1
[02/15 05:59:08    145s] =============================================================================================
[02/15 05:59:08    145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 05:59:08    145s] ---------------------------------------------------------------------------------------------
[02/15 05:59:08    145s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:08    145s] ---------------------------------------------------------------------------------------------
[02/15 05:59:08    145s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:08    145s] ---------------------------------------------------------------------------------------------
[02/15 05:59:09    146s] The useful skew maximum allowed delay is: 0.3
[02/15 05:59:09    147s] Deleting Lib Analyzer.
[02/15 05:59:09    147s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:27.7/0:01:44.3 (1.4), mem = 5279.8M
[02/15 05:59:09    147s] Info: 1 clock net  excluded from IPO operation.
[02/15 05:59:09    147s] ### Creating LA Mngr. totSessionCpu=0:02:28 mem=5279.8M
[02/15 05:59:09    147s] ### Creating LA Mngr, finished. totSessionCpu=0:02:28 mem=5279.8M
[02/15 05:59:09    147s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/15 05:59:09    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.1
[02/15 05:59:09    147s] 
[02/15 05:59:09    147s] Creating Lib Analyzer ...
[02/15 05:59:09    148s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 05:59:09    148s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 05:59:09    148s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 05:59:09    148s] 
[02/15 05:59:09    148s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 05:59:10    148s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:29 mem=5311.8M
[02/15 05:59:10    148s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:29 mem=5311.8M
[02/15 05:59:10    148s] Creating Lib Analyzer, finished. 
[02/15 05:59:10    149s] 
[02/15 05:59:10    149s] Active Setup views: view_tt 
[02/15 05:59:10    149s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5311.8M, EPOCH TIME: 1771156750.740215
[02/15 05:59:10    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:10    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:10    149s] 
[02/15 05:59:10    149s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:10    149s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:10    149s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.020, REAL:0.020, MEM:5311.8M, EPOCH TIME: 1771156750.760640
[02/15 05:59:10    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:59:10    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:10    149s] [oiPhyDebug] optDemand 296855331840.00, spDemand 278155607040.00.
[02/15 05:59:10    149s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10384
[02/15 05:59:10    149s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 05:59:10    149s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:29 mem=5311.8M
[02/15 05:59:10    149s] OPERPROF: Starting DPlace-Init at level 1, MEM:5311.8M, EPOCH TIME: 1771156750.766462
[02/15 05:59:10    149s] Processing tracks to init pin-track alignment.
[02/15 05:59:10    149s] z: 1, totalTracks: 0
[02/15 05:59:10    149s] z: 3, totalTracks: 1
[02/15 05:59:10    149s] z: 5, totalTracks: 1
[02/15 05:59:10    149s] z: 7, totalTracks: 1
[02/15 05:59:10    149s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/15 05:59:10    149s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/15 05:59:10    149s] Initializing Route Infrastructure for color support ...
[02/15 05:59:10    149s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5311.8M, EPOCH TIME: 1771156750.766693
[02/15 05:59:10    149s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5311.8M, EPOCH TIME: 1771156750.767229
[02/15 05:59:10    149s] Route Infrastructure Initialized for color support successfully.
[02/15 05:59:10    149s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5311.8M, EPOCH TIME: 1771156750.775124
[02/15 05:59:10    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:10    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:10    149s] 
[02/15 05:59:10    149s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:10    149s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:10    149s] OPERPROF:     Starting CMU at level 3, MEM:5311.8M, EPOCH TIME: 1771156750.793705
[02/15 05:59:10    149s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5311.8M, EPOCH TIME: 1771156750.794623
[02/15 05:59:10    149s] 
[02/15 05:59:10    149s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 05:59:10    149s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.021, REAL:0.021, MEM:5311.8M, EPOCH TIME: 1771156750.796463
[02/15 05:59:10    149s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5311.8M, EPOCH TIME: 1771156750.796524
[02/15 05:59:10    149s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5311.8M, EPOCH TIME: 1771156750.796767
[02/15 05:59:10    149s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5311.8MB).
[02/15 05:59:10    149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.033, MEM:5311.8M, EPOCH TIME: 1771156750.799093
[02/15 05:59:10    149s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 05:59:10    149s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10384
[02/15 05:59:10    149s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:29 mem=5311.8M
[02/15 05:59:10    149s] 
[02/15 05:59:10    149s] Footprint cell information for calculating maxBufDist
[02/15 05:59:10    149s] *info: There are 17 candidate Buffer cells
[02/15 05:59:10    149s] *info: There are 20 candidate Inverter cells
[02/15 05:59:10    149s] 
[02/15 05:59:11    149s] #optDebug: Start CG creation (mem=5311.8M)
[02/15 05:59:11    149s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:11    149s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:11    150s] ToF 300.7035um
[02/15 05:59:11    150s] (cpu=0:00:00.4, mem=5311.8M)
[02/15 05:59:11    150s]  ...processing cgPrt (cpu=0:00:00.4, mem=5311.8M)
[02/15 05:59:11    150s]  ...processing cgEgp (cpu=0:00:00.4, mem=5311.8M)
[02/15 05:59:11    150s]  ...processing cgPbk (cpu=0:00:00.4, mem=5311.8M)
[02/15 05:59:11    150s]  ...processing cgNrb(cpu=0:00:00.4, mem=5311.8M)
[02/15 05:59:11    150s]  ...processing cgObs (cpu=0:00:00.4, mem=5311.8M)
[02/15 05:59:11    150s]  ...processing cgCon (cpu=0:00:00.4, mem=5311.8M)
[02/15 05:59:11    150s]  ...processing cgPdm (cpu=0:00:00.4, mem=5311.8M)
[02/15 05:59:11    150s] #optDebug: Finish CG creation (cpu=0:00:00.4, mem=5311.8M)
[02/15 05:59:11    150s] ### Creating RouteCongInterface, started
[02/15 05:59:11    150s] 
[02/15 05:59:11    150s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9500} {4, 0.568, 0.9500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 05:59:11    150s] 
[02/15 05:59:11    150s] #optDebug: {0, 1.000}
[02/15 05:59:11    150s] ### Creating RouteCongInterface, finished
[02/15 05:59:11    150s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:11    150s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:11    150s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 05:59:11    150s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 05:59:11    150s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:11    150s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:11    150s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 05:59:11    150s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 05:59:11    150s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5439.8M, EPOCH TIME: 1771156751.843480
[02/15 05:59:11    150s] Found 0 hard placement blockage before merging.
[02/15 05:59:11    150s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5439.8M, EPOCH TIME: 1771156751.843727
[02/15 05:59:11    150s] 
[02/15 05:59:11    150s] Netlist preparation processing... 
[02/15 05:59:11    150s] Removed 0 instance
[02/15 05:59:11    150s] *info: Marking 0 isolation instances dont touch
[02/15 05:59:11    150s] *info: Marking 0 level shifter instances dont touch
[02/15 05:59:11    150s] Deleting 0 temporary hard placement blockage(s).
[02/15 05:59:11    150s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10384
[02/15 05:59:11    150s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5599.8M, EPOCH TIME: 1771156751.995841
[02/15 05:59:11    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10384).
[02/15 05:59:11    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:12    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:12    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:12    150s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.053, REAL:0.017, MEM:5599.8M, EPOCH TIME: 1771156752.012975
[02/15 05:59:12    150s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.1
[02/15 05:59:12    150s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.5 (1.1), totSession cpu/real = 0:02:30.6/0:01:46.8 (1.4), mem = 5599.8M
[02/15 05:59:12    150s] 
[02/15 05:59:12    150s] =============================================================================================
[02/15 05:59:12    150s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.14-s088_1
[02/15 05:59:12    150s] =============================================================================================
[02/15 05:59:12    150s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 05:59:12    150s] ---------------------------------------------------------------------------------------------
[02/15 05:59:12    150s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  32.5 % )     0:00:00.8 /  0:00:00.9    1.1
[02/15 05:59:12    150s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:12    150s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.9
[02/15 05:59:12    150s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[02/15 05:59:12    150s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 05:59:12    150s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (  19.0 % )     0:00:00.9 /  0:00:00.9    1.0
[02/15 05:59:12    150s] [ ChannelGraphInit       ]      1   0:00:00.4  (  17.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/15 05:59:12    150s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.3    4.1
[02/15 05:59:12    150s] [ IncrDelayCalc          ]      3   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.3    4.2
[02/15 05:59:12    150s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 05:59:12    150s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:12    150s] [ MISC                   ]          0:00:00.6  (  21.7 % )     0:00:00.6 /  0:00:00.6    1.1
[02/15 05:59:12    150s] ---------------------------------------------------------------------------------------------
[02/15 05:59:12    150s]  SimplifyNetlist #1 TOTAL           0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.9    1.1
[02/15 05:59:12    150s] ---------------------------------------------------------------------------------------------
[02/15 05:59:12    150s] Begin: Collecting metrics
[02/15 05:59:12    150s] 
 --------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS   | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)       |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-------+-------------+----------+-------------+------+-----|
| initial_summary  | -7.603 | -5447 |       55.43 | 0:00:03  |        5312 | 1304 |  45 |
| simplify_netlist |        |       |             | 0:00:03  |        5600 |      |     |
 --------------------------------------------------------------------------------------- 
[02/15 05:59:12    150s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3144.7M, current mem=3144.7M)

[02/15 05:59:12    150s] End: Collecting metrics
[02/15 05:59:12    150s] Running new flow changes for HFN
[02/15 05:59:12    150s] Begin: GigaOpt high fanout net optimization
[02/15 05:59:12    150s] GigaOpt HFN: use maxLocalDensity 1.2
[02/15 05:59:12    150s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/15 05:59:12    150s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:30.8/0:01:47.0 (1.4), mem = 5599.8M
[02/15 05:59:12    150s] Info: 1 clock net  excluded from IPO operation.
[02/15 05:59:12    150s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.2
[02/15 05:59:12    150s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 05:59:12    151s] 
[02/15 05:59:12    151s] Active Setup views: view_tt 
[02/15 05:59:12    151s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5599.8M, EPOCH TIME: 1771156752.571799
[02/15 05:59:12    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:12    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:12    151s] 
[02/15 05:59:12    151s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:12    151s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:12    151s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.020, REAL:0.020, MEM:5599.8M, EPOCH TIME: 1771156752.591395
[02/15 05:59:12    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:59:12    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:12    151s] [oiPhyDebug] optDemand 296855331840.00, spDemand 278155607040.00.
[02/15 05:59:12    151s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10384
[02/15 05:59:12    151s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/15 05:59:12    151s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:31 mem=5599.8M
[02/15 05:59:12    151s] OPERPROF: Starting DPlace-Init at level 1, MEM:5599.8M, EPOCH TIME: 1771156752.597120
[02/15 05:59:12    151s] Processing tracks to init pin-track alignment.
[02/15 05:59:12    151s] z: 1, totalTracks: 0
[02/15 05:59:12    151s] z: 3, totalTracks: 1
[02/15 05:59:12    151s] z: 5, totalTracks: 1
[02/15 05:59:12    151s] z: 7, totalTracks: 1
[02/15 05:59:12    151s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/15 05:59:12    151s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/15 05:59:12    151s] Initializing Route Infrastructure for color support ...
[02/15 05:59:12    151s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5599.8M, EPOCH TIME: 1771156752.597371
[02/15 05:59:12    151s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5599.8M, EPOCH TIME: 1771156752.597908
[02/15 05:59:12    151s] Route Infrastructure Initialized for color support successfully.
[02/15 05:59:12    151s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5599.8M, EPOCH TIME: 1771156752.609847
[02/15 05:59:12    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:12    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:12    151s] 
[02/15 05:59:12    151s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:12    151s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:12    151s] OPERPROF:     Starting CMU at level 3, MEM:5599.8M, EPOCH TIME: 1771156752.637157
[02/15 05:59:12    151s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:5599.8M, EPOCH TIME: 1771156752.639618
[02/15 05:59:12    151s] 
[02/15 05:59:12    151s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 05:59:12    151s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.032, REAL:0.032, MEM:5599.8M, EPOCH TIME: 1771156752.641720
[02/15 05:59:12    151s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5599.8M, EPOCH TIME: 1771156752.641835
[02/15 05:59:12    151s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5599.8M, EPOCH TIME: 1771156752.641993
[02/15 05:59:12    151s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5599.8MB).
[02/15 05:59:12    151s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.047, REAL:0.047, MEM:5599.8M, EPOCH TIME: 1771156752.644492
[02/15 05:59:12    151s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 05:59:12    151s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10384
[02/15 05:59:12    151s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:31 mem=5599.8M
[02/15 05:59:12    151s] ### Creating RouteCongInterface, started
[02/15 05:59:12    151s] 
[02/15 05:59:12    151s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9312} {4, 0.568, 0.9312} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/15 05:59:12    151s] 
[02/15 05:59:12    151s] #optDebug: {0, 1.000}
[02/15 05:59:12    151s] ### Creating RouteCongInterface, finished
[02/15 05:59:12    151s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:12    151s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:12    151s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 05:59:12    151s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 05:59:12    151s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:12    151s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:12    151s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 05:59:12    151s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 05:59:12    152s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:13    152s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:13    152s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:13    152s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:13    152s] AoF 802.8057um
[02/15 05:59:13    152s] **WARN: (IMPOPT-7330):	Net rst_n has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[02/15 05:59:13    152s] Dumping Information for Job ...
[02/15 05:59:13    152s] **WARN: (IMPOPT-7330):	Net rst_n has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[02/15 05:59:13    152s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[02/15 05:59:13    152s] [GPS-DRV] Optimizer inputs ============================= 
[02/15 05:59:13    152s] [GPS-DRV] drvFixingStage: Large Scale
[02/15 05:59:13    152s] [GPS-DRV] costLowerBound: 0.1
[02/15 05:59:13    152s] [GPS-DRV] setupTNSCost  : 0
[02/15 05:59:13    152s] [GPS-DRV] maxIter       : 1
[02/15 05:59:13    152s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[02/15 05:59:13    152s] [GPS-DRV] Optimizer parameters ============================= 
[02/15 05:59:13    152s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/15 05:59:13    152s] [GPS-DRV] maxDensity (design): 0.95
[02/15 05:59:13    152s] [GPS-DRV] maxLocalDensity: 1.2
[02/15 05:59:13    152s] [GPS-DRV] MaxBufDistForPlaceBlk: 177um
[02/15 05:59:13    152s] [GPS-DRV] Dflt RT Characteristic Length 488.186um AoF 802.806um x 1
[02/15 05:59:13    152s] [GPS-DRV] isCPECostingOn: false
[02/15 05:59:13    152s] [GPS-DRV] All active and enabled setup views
[02/15 05:59:13    152s] [GPS-DRV]     view_tt
[02/15 05:59:13    152s] [GPS-DRV] maxTran off
[02/15 05:59:13    152s] [GPS-DRV] maxCap off
[02/15 05:59:13    152s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/15 05:59:13    152s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[02/15 05:59:13    152s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/15 05:59:13    152s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5727.8M, EPOCH TIME: 1771156753.312757
[02/15 05:59:13    152s] Found 0 hard placement blockage before merging.
[02/15 05:59:13    152s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5727.8M, EPOCH TIME: 1771156753.312982
[02/15 05:59:13    152s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[02/15 05:59:13    152s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 1.67696e-10; DynamicP: 1.11974e+07)DBU
[02/15 05:59:13    152s] +---------+---------+--------+---------+------------+--------+
[02/15 05:59:13    152s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[02/15 05:59:13    152s] +---------+---------+--------+---------+------------+--------+
[02/15 05:59:13    152s] |   55.43%|        -|  -7.603|-5447.155|   0:00:00.0| 5727.8M|
[02/15 05:59:13    152s] **WARN: (IMPOPT-7330):	Net rst_n has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[02/15 05:59:13    152s] Dumping Information for Job ...
[02/15 05:59:13    152s] **WARN: (IMPOPT-7330):	Net rst_n has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[02/15 05:59:13    152s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[02/15 05:59:14    155s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 05:59:14    155s] |   55.85%|      113|  -0.421|   -4.167|   0:00:01.0| 5815.9M|
[02/15 05:59:14    155s] +---------+---------+--------+---------+------------+--------+
[02/15 05:59:14    155s] 
[02/15 05:59:14    155s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.8 real=0:00:01.0 mem=5815.9M) ***
[02/15 05:59:14    155s] Bottom Preferred Layer:
[02/15 05:59:14    155s]     None
[02/15 05:59:14    155s] Via Pillar Rule:
[02/15 05:59:14    155s]     None
[02/15 05:59:14    155s] Finished writing unified metrics of routing constraints.
[02/15 05:59:14    155s] Deleting 0 temporary hard placement blockage(s).
[02/15 05:59:14    155s] Total-nets :: 8108, Stn-nets :: 117, ratio :: 1.44302 %, Total-len 95293.4, Stn-len 13491.1
[02/15 05:59:14    155s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10497
[02/15 05:59:14    155s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5687.9M, EPOCH TIME: 1771156754.143463
[02/15 05:59:14    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10497).
[02/15 05:59:14    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:14    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:14    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:14    155s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.050, REAL:0.017, MEM:5687.9M, EPOCH TIME: 1771156754.160885
[02/15 05:59:14    155s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.2
[02/15 05:59:14    155s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.6/0:00:02.0 (2.3), totSession cpu/real = 0:02:35.4/0:01:49.0 (1.4), mem = 5687.9M
[02/15 05:59:14    155s] 
[02/15 05:59:14    155s] =============================================================================================
[02/15 05:59:14    155s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.14-s088_1
[02/15 05:59:14    155s] =============================================================================================
[02/15 05:59:14    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 05:59:14    155s] ---------------------------------------------------------------------------------------------
[02/15 05:59:14    155s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    1.8
[02/15 05:59:14    155s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:14    155s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.1 /  0:00:00.2    1.9
[02/15 05:59:14    155s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.8
[02/15 05:59:14    155s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.1
[02/15 05:59:14    155s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:14    155s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:02.8    3.9
[02/15 05:59:14    155s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:02.8    3.9
[02/15 05:59:14    155s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:14    155s] [ OptEval                ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.3    3.1
[02/15 05:59:14    155s] [ OptCommit              ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 05:59:14    155s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.7 % )     0:00:00.3 /  0:00:01.6    4.7
[02/15 05:59:14    155s] [ IncrDelayCalc          ]     14   0:00:00.3  (  15.2 % )     0:00:00.3 /  0:00:01.5    5.2
[02/15 05:59:14    155s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:14    155s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.1
[02/15 05:59:14    155s] [ IncrTimingUpdate       ]      2   0:00:00.2  (  10.3 % )     0:00:00.2 /  0:00:00.9    4.3
[02/15 05:59:14    155s] [ MISC                   ]          0:00:01.0  (  51.0 % )     0:00:01.0 /  0:00:01.4    1.4
[02/15 05:59:14    155s] ---------------------------------------------------------------------------------------------
[02/15 05:59:14    155s]  DrvOpt #1 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:04.6    2.3
[02/15 05:59:14    155s] ---------------------------------------------------------------------------------------------
[02/15 05:59:14    155s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/15 05:59:14    155s] End: GigaOpt high fanout net optimization
[02/15 05:59:14    155s] Begin: Collecting metrics
[02/15 05:59:14    155s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -7.603 |           |    -5447 |       55.43 | 0:00:03  |        5312 | 1304 |  45 |
| simplify_netlist |           |          |           |          |             | 0:00:03  |        5600 |      |     |
| drv_fixing       |     0.000 |   -0.421 |         0 |       -4 |       55.85 | 0:00:02  |        5688 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[02/15 05:59:14    155s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3378.9M, current mem=3284.3M)

[02/15 05:59:14    155s] End: Collecting metrics
[02/15 05:59:14    155s] Deleting Lib Analyzer.
[02/15 05:59:14    155s] Begin: GigaOpt DRV Optimization
[02/15 05:59:14    155s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[02/15 05:59:14    155s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/15 05:59:14    155s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:35.7/0:01:49.3 (1.4), mem = 5687.9M
[02/15 05:59:14    155s] Info: 1 clock net  excluded from IPO operation.
[02/15 05:59:14    155s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.3
[02/15 05:59:14    155s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 05:59:14    155s] 
[02/15 05:59:14    155s] Creating Lib Analyzer ...
[02/15 05:59:14    155s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 05:59:14    155s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 05:59:14    155s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 05:59:14    155s] 
[02/15 05:59:14    155s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 05:59:15    156s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:36 mem=5687.9M
[02/15 05:59:15    156s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:36 mem=5687.9M
[02/15 05:59:15    156s] Creating Lib Analyzer, finished. 
[02/15 05:59:15    156s] 
[02/15 05:59:15    156s] Active Setup views: view_tt 
[02/15 05:59:15    156s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5687.9M, EPOCH TIME: 1771156755.429326
[02/15 05:59:15    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:15    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:15    156s] 
[02/15 05:59:15    156s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:15    156s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:15    156s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.019, REAL:0.019, MEM:5687.9M, EPOCH TIME: 1771156755.447943
[02/15 05:59:15    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:59:15    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:15    156s] [oiPhyDebug] optDemand 298964183040.00, spDemand 280264458240.00.
[02/15 05:59:15    156s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10497
[02/15 05:59:15    156s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/15 05:59:15    156s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:37 mem=5687.9M
[02/15 05:59:15    156s] OPERPROF: Starting DPlace-Init at level 1, MEM:5687.9M, EPOCH TIME: 1771156755.454469
[02/15 05:59:15    156s] Processing tracks to init pin-track alignment.
[02/15 05:59:15    156s] z: 1, totalTracks: 0
[02/15 05:59:15    156s] z: 3, totalTracks: 1
[02/15 05:59:15    156s] z: 5, totalTracks: 1
[02/15 05:59:15    156s] z: 7, totalTracks: 1
[02/15 05:59:15    156s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/15 05:59:15    156s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/15 05:59:15    156s] Initializing Route Infrastructure for color support ...
[02/15 05:59:15    156s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5687.9M, EPOCH TIME: 1771156755.454691
[02/15 05:59:15    156s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5687.9M, EPOCH TIME: 1771156755.455211
[02/15 05:59:15    156s] Route Infrastructure Initialized for color support successfully.
[02/15 05:59:15    156s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5687.9M, EPOCH TIME: 1771156755.461781
[02/15 05:59:15    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:15    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:15    156s] 
[02/15 05:59:15    156s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:15    156s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:15    156s] OPERPROF:     Starting CMU at level 3, MEM:5687.9M, EPOCH TIME: 1771156755.476975
[02/15 05:59:15    156s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5687.9M, EPOCH TIME: 1771156755.478043
[02/15 05:59:15    156s] 
[02/15 05:59:15    156s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 05:59:15    156s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.018, REAL:0.018, MEM:5687.9M, EPOCH TIME: 1771156755.479816
[02/15 05:59:15    156s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5687.9M, EPOCH TIME: 1771156755.479870
[02/15 05:59:15    156s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5687.9M, EPOCH TIME: 1771156755.480015
[02/15 05:59:15    156s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5687.9MB).
[02/15 05:59:15    156s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:5687.9M, EPOCH TIME: 1771156755.482126
[02/15 05:59:15    156s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 05:59:15    156s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10497
[02/15 05:59:15    156s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:37 mem=5687.9M
[02/15 05:59:15    156s] ### Creating RouteCongInterface, started
[02/15 05:59:15    156s] 
[02/15 05:59:15    156s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9312} {4, 0.568, 0.9312} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/15 05:59:15    156s] 
[02/15 05:59:15    156s] #optDebug: {0, 1.000}
[02/15 05:59:15    156s] ### Creating RouteCongInterface, finished
[02/15 05:59:15    156s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:15    156s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:15    156s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 05:59:15    156s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 05:59:15    156s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:15    156s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:15    156s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 05:59:15    156s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 05:59:15    157s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:15    157s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:15    157s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:16    157s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 05:59:16    157s] AoF 802.8057um
[02/15 05:59:16    157s] [GPS-DRV] Optimizer inputs ============================= 
[02/15 05:59:16    157s] [GPS-DRV] drvFixingStage: Large Scale
[02/15 05:59:16    157s] [GPS-DRV] costLowerBound: 0.1
[02/15 05:59:16    157s] [GPS-DRV] setupTNSCost  : 0
[02/15 05:59:16    157s] [GPS-DRV] maxIter       : 2
[02/15 05:59:16    157s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[02/15 05:59:16    157s] [GPS-DRV] Optimizer parameters ============================= 
[02/15 05:59:16    157s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/15 05:59:16    157s] [GPS-DRV] maxDensity (design): 0.95
[02/15 05:59:16    157s] [GPS-DRV] maxLocalDensity: 1.2
[02/15 05:59:16    157s] [GPS-DRV] MaxBufDistForPlaceBlk: 177um
[02/15 05:59:16    157s] [GPS-DRV] Dflt RT Characteristic Length 479.495um AoF 802.806um x 1
[02/15 05:59:16    157s] [GPS-DRV] isCPECostingOn: false
[02/15 05:59:16    157s] [GPS-DRV] All active and enabled setup views
[02/15 05:59:16    157s] [GPS-DRV]     view_tt
[02/15 05:59:16    157s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/15 05:59:16    157s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/15 05:59:16    157s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/15 05:59:16    157s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[02/15 05:59:16    157s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/15 05:59:16    157s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5815.9M, EPOCH TIME: 1771156756.082046
[02/15 05:59:16    157s] Found 0 hard placement blockage before merging.
[02/15 05:59:16    157s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5815.9M, EPOCH TIME: 1771156756.082289
[02/15 05:59:16    157s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[02/15 05:59:16    157s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 1.67696e-10; DynamicP: 1.11974e+07)DBU
[02/15 05:59:16    157s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 05:59:16    157s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/15 05:59:16    157s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 05:59:16    157s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/15 05:59:16    157s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 05:59:16    158s] Info: violation cost 1382.073853 (cap = 29.644060, tran = 1352.429810, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 05:59:16    158s] |    81|  1203|    -0.34|    80|    80|    -0.18|     0|     0|     0|     0|    -0.42|    -4.17|       0|       0|       0| 55.85%|          |         |
[02/15 05:59:16    160s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 05:59:16    160s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.23|    -1.77|      45|       0|      42| 56.07%| 0:00:00.0|  5855.9M|
[02/15 05:59:16    160s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 05:59:16    160s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.23|    -1.77|       0|       0|       0| 56.07%| 0:00:00.0|  5855.9M|
[02/15 05:59:16    160s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 05:59:16    160s] Bottom Preferred Layer:
[02/15 05:59:16    160s]     None
[02/15 05:59:16    160s] Via Pillar Rule:
[02/15 05:59:16    160s]     None
[02/15 05:59:16    160s] Finished writing unified metrics of routing constraints.
[02/15 05:59:16    160s] 
[02/15 05:59:16    160s] *** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:00.0 mem=5855.9M) ***
[02/15 05:59:16    160s] 
[02/15 05:59:16    160s] Deleting 0 temporary hard placement blockage(s).
[02/15 05:59:16    160s] Total-nets :: 8153, Stn-nets :: 117, ratio :: 1.43505 %, Total-len 95284.2, Stn-len 13491.1
[02/15 05:59:16    160s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10542
[02/15 05:59:16    160s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5727.9M, EPOCH TIME: 1771156756.802670
[02/15 05:59:16    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10542).
[02/15 05:59:16    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:16    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:16    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:16    160s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.048, REAL:0.016, MEM:5727.9M, EPOCH TIME: 1771156756.818728
[02/15 05:59:16    160s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.3
[02/15 05:59:16    160s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:05.1/0:00:02.4 (2.2), totSession cpu/real = 0:02:40.9/0:01:51.7 (1.4), mem = 5727.9M
[02/15 05:59:16    160s] 
[02/15 05:59:16    160s] =============================================================================================
[02/15 05:59:16    160s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.14-s088_1
[02/15 05:59:16    160s] =============================================================================================
[02/15 05:59:16    160s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 05:59:16    160s] ---------------------------------------------------------------------------------------------
[02/15 05:59:16    160s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[02/15 05:59:16    160s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  28.4 % )     0:00:00.7 /  0:00:00.7    1.1
[02/15 05:59:16    160s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:16    160s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.1    2.0
[02/15 05:59:16    160s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/15 05:59:16    160s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    1.1
[02/15 05:59:16    160s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:16    160s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:02.9    4.6
[02/15 05:59:16    160s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:02.7    4.5
[02/15 05:59:16    160s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:16    160s] [ OptEval                ]      3   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:01.0    5.9
[02/15 05:59:16    160s] [ OptCommit              ]      3   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.0    0.8
[02/15 05:59:16    160s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.7 % )     0:00:00.2 /  0:00:01.1    4.3
[02/15 05:59:16    160s] [ IncrDelayCalc          ]     19   0:00:00.2  (   9.7 % )     0:00:00.2 /  0:00:01.1    4.6
[02/15 05:59:16    160s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.2    6.6
[02/15 05:59:16    160s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    3.6
[02/15 05:59:16    160s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[02/15 05:59:16    160s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.6    4.8
[02/15 05:59:16    160s] [ MISC                   ]          0:00:00.9  (  37.4 % )     0:00:00.9 /  0:00:01.2    1.4
[02/15 05:59:16    160s] ---------------------------------------------------------------------------------------------
[02/15 05:59:16    160s]  DrvOpt #2 TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:05.1    2.2
[02/15 05:59:16    160s] ---------------------------------------------------------------------------------------------
[02/15 05:59:16    160s] End: GigaOpt DRV Optimization
[02/15 05:59:16    160s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/15 05:59:16    160s] **optDesign ... cpu = 0:00:36, real = 0:00:46, mem = 3317.3M, totSessionCpu=0:02:41 **
[02/15 05:59:16    160s] Begin: Collecting metrics
[02/15 05:59:16    161s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -7.603 |           |    -5447 |       55.43 | 0:00:03  |        5312 | 1304 |  45 |
| simplify_netlist |           |          |           |          |             | 0:00:03  |        5600 |      |     |
| drv_fixing       |     0.000 |   -0.421 |         0 |       -4 |       55.85 | 0:00:02  |        5688 |      |     |
| drv_fixing_2     |     0.000 |   -0.235 |         0 |       -2 |       56.07 | 0:00:02  |        5728 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[02/15 05:59:17    161s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3449.4M, current mem=3317.3M)

[02/15 05:59:17    161s] End: Collecting metrics
[02/15 05:59:17    161s] 
[02/15 05:59:17    161s] Active setup views:
[02/15 05:59:17    161s]  view_tt
[02/15 05:59:17    161s]   Dominating endpoints: 0
[02/15 05:59:17    161s]   Dominating TNS: -0.000
[02/15 05:59:17    161s] 
[02/15 05:59:17    161s] Deleting Lib Analyzer.
[02/15 05:59:17    161s] Begin: GigaOpt Global Optimization
[02/15 05:59:17    161s] *info: use new DP (enabled)
[02/15 05:59:17    161s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/15 05:59:17    161s] Info: 1 clock net  excluded from IPO operation.
[02/15 05:59:17    161s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:41.2/0:01:52.0 (1.4), mem = 5727.9M
[02/15 05:59:17    161s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.4
[02/15 05:59:17    161s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 05:59:17    161s] 
[02/15 05:59:17    161s] Creating Lib Analyzer ...
[02/15 05:59:17    161s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 05:59:17    161s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 05:59:17    161s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 05:59:17    161s] 
[02/15 05:59:17    161s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 05:59:17    161s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:42 mem=5727.9M
[02/15 05:59:18    162s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:42 mem=5727.9M
[02/15 05:59:18    162s] Creating Lib Analyzer, finished. 
[02/15 05:59:18    162s] 
[02/15 05:59:18    162s] Active Setup views: view_tt 
[02/15 05:59:18    162s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5727.9M, EPOCH TIME: 1771156758.323579
[02/15 05:59:18    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:18    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:18    162s] 
[02/15 05:59:18    162s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:18    162s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:18    162s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.022, REAL:0.022, MEM:5727.9M, EPOCH TIME: 1771156758.345405
[02/15 05:59:18    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:59:18    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:18    162s] [oiPhyDebug] optDemand 300050334720.00, spDemand 281350609920.00.
[02/15 05:59:18    162s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10542
[02/15 05:59:18    162s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/15 05:59:18    162s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:42 mem=5727.9M
[02/15 05:59:18    162s] OPERPROF: Starting DPlace-Init at level 1, MEM:5727.9M, EPOCH TIME: 1771156758.355335
[02/15 05:59:18    162s] Processing tracks to init pin-track alignment.
[02/15 05:59:18    162s] z: 1, totalTracks: 0
[02/15 05:59:18    162s] z: 3, totalTracks: 1
[02/15 05:59:18    162s] z: 5, totalTracks: 1
[02/15 05:59:18    162s] z: 7, totalTracks: 1
[02/15 05:59:18    162s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/15 05:59:18    162s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/15 05:59:18    162s] Initializing Route Infrastructure for color support ...
[02/15 05:59:18    162s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5727.9M, EPOCH TIME: 1771156758.355600
[02/15 05:59:18    162s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5727.9M, EPOCH TIME: 1771156758.356191
[02/15 05:59:18    162s] Route Infrastructure Initialized for color support successfully.
[02/15 05:59:18    162s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5727.9M, EPOCH TIME: 1771156758.363788
[02/15 05:59:18    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:18    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:18    162s] 
[02/15 05:59:18    162s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:18    162s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:18    162s] OPERPROF:     Starting CMU at level 3, MEM:5727.9M, EPOCH TIME: 1771156758.381695
[02/15 05:59:18    162s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.002, MEM:5727.9M, EPOCH TIME: 1771156758.383998
[02/15 05:59:18    162s] 
[02/15 05:59:18    162s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 05:59:18    162s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.027, REAL:0.024, MEM:5727.9M, EPOCH TIME: 1771156758.387355
[02/15 05:59:18    162s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5727.9M, EPOCH TIME: 1771156758.387461
[02/15 05:59:18    162s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5727.9M, EPOCH TIME: 1771156758.387698
[02/15 05:59:18    162s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5727.9MB).
[02/15 05:59:18    162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.035, MEM:5727.9M, EPOCH TIME: 1771156758.390190
[02/15 05:59:18    162s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 05:59:18    162s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10542
[02/15 05:59:18    162s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:43 mem=5727.9M
[02/15 05:59:18    162s] ### Creating RouteCongInterface, started
[02/15 05:59:18    162s] 
[02/15 05:59:18    162s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9500} {4, 0.568, 0.9500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 05:59:18    162s] 
[02/15 05:59:18    162s] #optDebug: {0, 1.000}
[02/15 05:59:18    162s] ### Creating RouteCongInterface, finished
[02/15 05:59:18    162s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:18    162s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:18    162s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 05:59:18    162s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 05:59:18    162s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:18    162s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:18    162s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 05:59:18    162s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 05:59:18    162s] *info: 1 clock net excluded
[02/15 05:59:18    162s] *info: 204 no-driver nets excluded.
[02/15 05:59:18    163s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5855.9M, EPOCH TIME: 1771156758.925965
[02/15 05:59:18    163s] Found 0 hard placement blockage before merging.
[02/15 05:59:18    163s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5855.9M, EPOCH TIME: 1771156758.926245
[02/15 05:59:19    164s] ** GigaOpt Global Opt WNS Slack -0.235  TNS Slack -1.768 
[02/15 05:59:19    164s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 05:59:19    164s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/15 05:59:19    164s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 05:59:19    164s] |  -0.235|  -1.768|   56.07%|   0:00:00.0| 5855.9M|   view_tt|  default| u_array_gen_row[0].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/15 05:59:19    165s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/15 05:59:20    169s] |  -0.058|  -0.228|   56.21%|   0:00:01.0| 5855.9M|   view_tt|  default| u_array_gen_row[0].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/15 05:59:20    169s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/15 05:59:20    170s] |  -0.048|  -0.198|   56.22%|   0:00:00.0| 5855.9M|   view_tt|  default| u_array_gen_row[0].gen_col[2].u_pe_u_mac_acc_reg_r |
[02/15 05:59:20    170s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/15 05:59:20    170s] |  -0.048|  -0.198|   56.22%|   0:00:00.0| 5855.9M|   view_tt|  default| u_array_gen_row[0].gen_col[2].u_pe_u_mac_acc_reg_r |
[02/15 05:59:20    170s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/15 05:59:20    171s] |   0.020|   0.000|   56.24%|   0:00:00.0| 5863.9M|        NA|       NA| NA                                                 |
[02/15 05:59:20    171s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 05:59:20    171s] 
[02/15 05:59:20    171s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:06.3 real=0:00:01.0 mem=5863.9M) ***
[02/15 05:59:20    171s] 
[02/15 05:59:20    171s] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.3 real=0:00:01.0 mem=5863.9M) ***
[02/15 05:59:20    171s] Deleting 0 temporary hard placement blockage(s).
[02/15 05:59:20    171s] Bottom Preferred Layer:
[02/15 05:59:20    171s]     None
[02/15 05:59:20    171s] Via Pillar Rule:
[02/15 05:59:20    171s]     None
[02/15 05:59:20    171s] Finished writing unified metrics of routing constraints.
[02/15 05:59:20    171s] ** GigaOpt Global Opt End WNS Slack 0.020  TNS Slack 0.000 
[02/15 05:59:20    171s] Total-nets :: 8186, Stn-nets :: 126, ratio :: 1.53921 %, Total-len 95275.2, Stn-len 13546.1
[02/15 05:59:20    171s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10575
[02/15 05:59:20    171s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5735.9M, EPOCH TIME: 1771156760.673741
[02/15 05:59:20    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10575).
[02/15 05:59:20    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:20    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:20    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:20    171s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.056, REAL:0.019, MEM:5735.9M, EPOCH TIME: 1771156760.692689
[02/15 05:59:20    171s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.4
[02/15 05:59:20    171s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.2/0:00:03.6 (2.9), totSession cpu/real = 0:02:51.4/0:01:55.5 (1.5), mem = 5735.9M
[02/15 05:59:20    171s] 
[02/15 05:59:20    171s] =============================================================================================
[02/15 05:59:20    171s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.14-s088_1
[02/15 05:59:20    171s] =============================================================================================
[02/15 05:59:20    171s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 05:59:20    171s] ---------------------------------------------------------------------------------------------
[02/15 05:59:20    171s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[02/15 05:59:20    171s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  24.0 % )     0:00:00.9 /  0:00:00.9    1.1
[02/15 05:59:20    171s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:20    171s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.2    2.1
[02/15 05:59:20    171s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 05:59:20    171s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.2
[02/15 05:59:20    171s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:20    171s] [ BottleneckAnalyzerInit ]      1   0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:01.1    5.5
[02/15 05:59:20    171s] [ TransformInit          ]      1   0:00:00.4  (  12.6 % )     0:00:00.4 /  0:00:00.4    1.0
[02/15 05:59:20    171s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.8 % )     0:00:01.1 /  0:00:05.2    4.7
[02/15 05:59:20    171s] [ OptGetWeight           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:20    171s] [ OptEval                ]      4   0:00:00.3  (   8.4 % )     0:00:00.3 /  0:00:01.8    5.9
[02/15 05:59:20    171s] [ OptCommit              ]      4   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 05:59:20    171s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.6 % )     0:00:00.3 /  0:00:01.3    3.8
[02/15 05:59:20    171s] [ IncrDelayCalc          ]     27   0:00:00.3  (   8.9 % )     0:00:00.3 /  0:00:01.2    3.9
[02/15 05:59:20    171s] [ SetupOptGetWorkingSet  ]      4   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.5    4.8
[02/15 05:59:20    171s] [ SetupOptGetActiveNode  ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    6.3
[02/15 05:59:20    171s] [ SetupOptSlackGraph     ]      4   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.6    6.6
[02/15 05:59:20    171s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[02/15 05:59:20    171s] [ IncrTimingUpdate       ]      4   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.8    4.9
[02/15 05:59:20    171s] [ MISC                   ]          0:00:00.7  (  20.6 % )     0:00:00.7 /  0:00:02.3    3.1
[02/15 05:59:20    171s] ---------------------------------------------------------------------------------------------
[02/15 05:59:20    171s]  GlobalOpt #1 TOTAL                 0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:10.2    2.9
[02/15 05:59:20    171s] ---------------------------------------------------------------------------------------------
[02/15 05:59:20    171s] End: GigaOpt Global Optimization
[02/15 05:59:20    171s] Begin: Collecting metrics
[02/15 05:59:20    171s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -7.603 |           |    -5447 |       55.43 | 0:00:03  |        5312 | 1304 |  45 |
| simplify_netlist |           |          |           |          |             | 0:00:03  |        5600 |      |     |
| drv_fixing       |     0.000 |   -0.421 |         0 |       -4 |       55.85 | 0:00:02  |        5688 |      |     |
| drv_fixing_2     |     0.000 |   -0.235 |         0 |       -2 |       56.07 | 0:00:02  |        5728 |    0 |   0 |
| global_opt       |           |    0.020 |           |        0 |       56.24 | 0:00:03  |        5736 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[02/15 05:59:20    171s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3555.3M, current mem=3374.4M)

[02/15 05:59:20    171s] End: Collecting metrics
[02/15 05:59:20    171s] *** Timing Is met
[02/15 05:59:20    171s] *** Check timing (0:00:00.0)
[02/15 05:59:20    171s] Deleting Lib Analyzer.
[02/15 05:59:20    171s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[02/15 05:59:20    171s] Info: 1 clock net  excluded from IPO operation.
[02/15 05:59:20    171s] ### Creating LA Mngr. totSessionCpu=0:02:52 mem=5735.9M
[02/15 05:59:20    171s] ### Creating LA Mngr, finished. totSessionCpu=0:02:52 mem=5735.9M
[02/15 05:59:20    171s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/15 05:59:20    171s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5863.9M, EPOCH TIME: 1771156760.990969
[02/15 05:59:20    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:20    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:21    171s] 
[02/15 05:59:21    171s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:21    171s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:21    171s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.023, REAL:0.023, MEM:5863.9M, EPOCH TIME: 1771156761.014426
[02/15 05:59:21    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:59:21    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:21    171s] [oiPhyDebug] optDemand 300897607680.00, spDemand 282197882880.00.
[02/15 05:59:21    171s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10575
[02/15 05:59:21    171s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 05:59:21    171s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:52 mem=5863.9M
[02/15 05:59:21    171s] OPERPROF: Starting DPlace-Init at level 1, MEM:5863.9M, EPOCH TIME: 1771156761.024931
[02/15 05:59:21    171s] Processing tracks to init pin-track alignment.
[02/15 05:59:21    171s] z: 1, totalTracks: 0
[02/15 05:59:21    171s] z: 3, totalTracks: 1
[02/15 05:59:21    171s] z: 5, totalTracks: 1
[02/15 05:59:21    171s] z: 7, totalTracks: 1
[02/15 05:59:21    171s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/15 05:59:21    171s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/15 05:59:21    171s] Initializing Route Infrastructure for color support ...
[02/15 05:59:21    171s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5863.9M, EPOCH TIME: 1771156761.025209
[02/15 05:59:21    171s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5863.9M, EPOCH TIME: 1771156761.025798
[02/15 05:59:21    171s] Route Infrastructure Initialized for color support successfully.
[02/15 05:59:21    171s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5863.9M, EPOCH TIME: 1771156761.035961
[02/15 05:59:21    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:21    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:21    171s] 
[02/15 05:59:21    171s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:21    171s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:21    171s] OPERPROF:     Starting CMU at level 3, MEM:5863.9M, EPOCH TIME: 1771156761.055642
[02/15 05:59:21    171s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:5863.9M, EPOCH TIME: 1771156761.057023
[02/15 05:59:21    171s] 
[02/15 05:59:21    171s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 05:59:21    171s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.024, REAL:0.023, MEM:5863.9M, EPOCH TIME: 1771156761.059331
[02/15 05:59:21    171s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5863.9M, EPOCH TIME: 1771156761.059407
[02/15 05:59:21    171s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5863.9M, EPOCH TIME: 1771156761.059613
[02/15 05:59:21    171s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5863.9MB).
[02/15 05:59:21    171s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.037, MEM:5863.9M, EPOCH TIME: 1771156761.062242
[02/15 05:59:21    171s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 05:59:21    171s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10575
[02/15 05:59:21    171s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:52 mem=5863.9M
[02/15 05:59:21    171s] Begin: Area Reclaim Optimization
[02/15 05:59:21    171s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:51.9/0:01:55.9 (1.5), mem = 5863.9M
[02/15 05:59:21    171s] 
[02/15 05:59:21    171s] Creating Lib Analyzer ...
[02/15 05:59:21    172s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 05:59:21    172s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 05:59:21    172s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 05:59:21    172s] 
[02/15 05:59:21    172s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 05:59:21    172s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:53 mem=5863.9M
[02/15 05:59:21    172s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:53 mem=5863.9M
[02/15 05:59:21    172s] Creating Lib Analyzer, finished. 
[02/15 05:59:21    172s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.5
[02/15 05:59:22    172s] 
[02/15 05:59:22    172s] Active Setup views: view_tt 
[02/15 05:59:22    172s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10575
[02/15 05:59:22    172s] ### Creating RouteCongInterface, started
[02/15 05:59:22    173s] 
[02/15 05:59:22    173s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9500} {4, 0.568, 0.9500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 05:59:22    173s] 
[02/15 05:59:22    173s] #optDebug: {0, 1.000}
[02/15 05:59:22    173s] ### Creating RouteCongInterface, finished
[02/15 05:59:22    173s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:22    173s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:22    173s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 05:59:22    173s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 05:59:22    173s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:22    173s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:22    173s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 05:59:22    173s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 05:59:22    173s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5863.9M, EPOCH TIME: 1771156762.159324
[02/15 05:59:22    173s] Found 0 hard placement blockage before merging.
[02/15 05:59:22    173s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5863.9M, EPOCH TIME: 1771156762.159570
[02/15 05:59:22    173s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 56.24
[02/15 05:59:22    173s] +---------+---------+--------+--------+------------+--------+
[02/15 05:59:22    173s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/15 05:59:22    173s] +---------+---------+--------+--------+------------+--------+
[02/15 05:59:22    173s] |   56.24%|        -|   0.020|   0.000|   0:00:00.0| 5863.9M|
[02/15 05:59:22    174s] |   56.24%|        0|   0.020|   0.000|   0:00:00.0| 5863.9M|
[02/15 05:59:22    174s] #optDebug: <stH: 1.0800 MiSeL: 41.4815>
[02/15 05:59:22    174s] |   56.24%|        0|   0.020|   0.000|   0:00:00.0| 5863.9M|
[02/15 05:59:23    175s] |   56.20%|       10|   0.020|   0.000|   0:00:01.0| 5863.9M|
[02/15 05:59:24    179s] |   56.12%|       68|   0.020|   0.000|   0:00:01.0| 5863.9M|
[02/15 05:59:24    179s] |   56.12%|        6|   0.020|   0.000|   0:00:00.0| 5863.9M|
[02/15 05:59:24    179s] |   56.12%|        0|   0.020|   0.000|   0:00:00.0| 5863.9M|
[02/15 05:59:24    179s] #optDebug: <stH: 1.0800 MiSeL: 41.4815>
[02/15 05:59:24    179s] |   56.12%|        0|   0.020|   0.000|   0:00:00.0| 5863.9M|
[02/15 05:59:24    179s] +---------+---------+--------+--------+------------+--------+
[02/15 05:59:24    179s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 56.12
[02/15 05:59:24    179s] 
[02/15 05:59:24    179s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 7 Resize = 72 **
[02/15 05:59:24    179s] --------------------------------------------------------------
[02/15 05:59:24    179s] |                                   | Total     | Sequential |
[02/15 05:59:24    179s] --------------------------------------------------------------
[02/15 05:59:24    179s] | Num insts resized                 |      66  |       0    |
[02/15 05:59:24    179s] | Num insts undone                  |       2  |       0    |
[02/15 05:59:24    179s] | Num insts Downsized               |      66  |       0    |
[02/15 05:59:24    179s] | Num insts Samesized               |       0  |       0    |
[02/15 05:59:24    179s] | Num insts Upsized                 |       0  |       0    |
[02/15 05:59:24    179s] | Num multiple commits+uncommits    |       6  |       -    |
[02/15 05:59:24    179s] --------------------------------------------------------------
[02/15 05:59:24    179s] Bottom Preferred Layer:
[02/15 05:59:24    179s]     None
[02/15 05:59:24    179s] Via Pillar Rule:
[02/15 05:59:24    179s]     None
[02/15 05:59:24    179s] Finished writing unified metrics of routing constraints.
[02/15 05:59:24    179s] 
[02/15 05:59:24    179s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/15 05:59:24    179s] End: Core Area Reclaim Optimization (cpu = 0:00:08.0) (real = 0:00:03.0) **
[02/15 05:59:24    179s] Deleting 0 temporary hard placement blockage(s).
[02/15 05:59:24    179s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10564
[02/15 05:59:24    179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.5
[02/15 05:59:24    179s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.0/0:00:03.3 (2.4), totSession cpu/real = 0:02:59.9/0:01:59.2 (1.5), mem = 5863.9M
[02/15 05:59:24    179s] 
[02/15 05:59:24    179s] =============================================================================================
[02/15 05:59:24    179s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.14-s088_1
[02/15 05:59:24    179s] =============================================================================================
[02/15 05:59:24    179s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 05:59:24    179s] ---------------------------------------------------------------------------------------------
[02/15 05:59:24    179s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[02/15 05:59:24    179s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  20.8 % )     0:00:00.7 /  0:00:00.7    1.1
[02/15 05:59:24    179s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:24    179s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    1.0
[02/15 05:59:24    179s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.2
[02/15 05:59:24    179s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:24    179s] [ OptimizationStep       ]      1   0:00:00.3  (  10.1 % )     0:00:02.1 /  0:00:06.8    3.2
[02/15 05:59:24    179s] [ OptSingleIteration     ]      7   0:00:00.1  (   4.0 % )     0:00:01.8 /  0:00:06.5    3.6
[02/15 05:59:24    179s] [ OptGetWeight           ]    406   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[02/15 05:59:24    179s] [ OptEval                ]    406   0:00:00.5  (  15.5 % )     0:00:00.5 /  0:00:02.8    5.4
[02/15 05:59:24    179s] [ OptCommit              ]    406   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.3
[02/15 05:59:24    179s] [ PostCommitDelayUpdate  ]    407   0:00:00.1  (   1.9 % )     0:00:00.8 /  0:00:02.1    2.7
[02/15 05:59:24    179s] [ IncrDelayCalc          ]     98   0:00:00.7  (  21.6 % )     0:00:00.7 /  0:00:02.0    2.8
[02/15 05:59:24    179s] [ IncrTimingUpdate       ]     19   0:00:00.4  (  11.0 % )     0:00:00.4 /  0:00:01.4    4.0
[02/15 05:59:24    179s] [ MISC                   ]          0:00:00.3  (   9.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/15 05:59:24    179s] ---------------------------------------------------------------------------------------------
[02/15 05:59:24    179s]  AreaOpt #1 TOTAL                   0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:08.0    2.4
[02/15 05:59:24    179s] ---------------------------------------------------------------------------------------------
[02/15 05:59:24    179s] Executing incremental physical updates
[02/15 05:59:24    179s] Executing incremental physical updates
[02/15 05:59:24    179s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10564
[02/15 05:59:24    179s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5735.9M, EPOCH TIME: 1771156764.383667
[02/15 05:59:24    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10564).
[02/15 05:59:24    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:24    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:24    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:24    179s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.045, REAL:0.016, MEM:5735.9M, EPOCH TIME: 1771156764.400129
[02/15 05:59:24    179s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:03, mem=5735.87M, totSessionCpu=0:03:00).
[02/15 05:59:24    179s] Begin: Collecting metrics
[02/15 05:59:24    180s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -7.603 |           |    -5447 |       55.43 | 0:00:03  |        5312 | 1304 |  45 |
| simplify_netlist |           |          |           |          |             | 0:00:03  |        5600 |      |     |
| drv_fixing       |     0.000 |   -0.421 |         0 |       -4 |       55.85 | 0:00:02  |        5688 |      |     |
| drv_fixing_2     |     0.000 |   -0.235 |         0 |       -2 |       56.07 | 0:00:02  |        5728 |    0 |   0 |
| global_opt       |           |    0.020 |           |        0 |       56.24 | 0:00:03  |        5736 |      |     |
| area_reclaiming  |     0.000 |    0.020 |         0 |        0 |       56.12 | 0:00:04  |        5736 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[02/15 05:59:24    180s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3376.3M, current mem=3376.3M)

[02/15 05:59:24    180s] End: Collecting metrics
[02/15 05:59:24    180s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:00.2/0:01:59.4 (1.5), mem = 5735.9M
[02/15 05:59:24    180s] 
[02/15 05:59:24    180s] *** Start incrementalPlace ***
[02/15 05:59:24    180s] User Input Parameters:
[02/15 05:59:24    180s] - Congestion Driven    : On
[02/15 05:59:24    180s] - Timing Driven        : On
[02/15 05:59:24    180s] - Area-Violation Based : On
[02/15 05:59:24    180s] - Start Rollback Level : -5
[02/15 05:59:24    180s] - Legalized            : On
[02/15 05:59:24    180s] - Window Based         : Off
[02/15 05:59:24    180s] - eDen incr mode       : Off
[02/15 05:59:24    180s] - Small incr mode      : Off
[02/15 05:59:24    180s] 
[02/15 05:59:24    180s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:5735.9M, EPOCH TIME: 1771156764.606471
[02/15 05:59:24    180s] Enable eGR PG blockage caching
[02/15 05:59:24    180s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:5735.9M, EPOCH TIME: 1771156764.606573
[02/15 05:59:24    180s] no activity file in design. spp won't run.
[02/15 05:59:24    180s] Effort level <high> specified for reg2reg path_group
[02/15 05:59:24    180s] No Views given, use default active views for adaptive view pruning
[02/15 05:59:24    180s] Active views:
[02/15 05:59:24    180s]   view_tt
[02/15 05:59:24    180s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:5735.9M, EPOCH TIME: 1771156764.886446
[02/15 05:59:24    180s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.006, MEM:5735.9M, EPOCH TIME: 1771156764.892178
[02/15 05:59:24    180s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:5735.9M, EPOCH TIME: 1771156764.892360
[02/15 05:59:24    180s] Starting Early Global Route congestion estimation: mem = 5735.9M
[02/15 05:59:24    180s] (I)      Initializing eGR engine (regular)
[02/15 05:59:24    180s] Set min layer with design mode ( 2 )
[02/15 05:59:24    180s] Set max layer with design mode ( 7 )
[02/15 05:59:24    180s] (I)      clean place blk overflow:
[02/15 05:59:24    180s] (I)      H : enabled 1.00 0
[02/15 05:59:24    180s] (I)      V : enabled 1.00 0
[02/15 05:59:24    180s] (I)      Initializing eGR engine (regular)
[02/15 05:59:24    180s] Set min layer with design mode ( 2 )
[02/15 05:59:24    180s] Set max layer with design mode ( 7 )
[02/15 05:59:24    180s] (I)      clean place blk overflow:
[02/15 05:59:24    180s] (I)      H : enabled 1.00 0
[02/15 05:59:24    180s] (I)      V : enabled 1.00 0
[02/15 05:59:24    180s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.02 MB )
[02/15 05:59:24    180s] (I)      Running eGR Regular flow
[02/15 05:59:24    180s] (I)      # wire layers (front) : 11
[02/15 05:59:24    180s] (I)      # wire layers (back)  : 0
[02/15 05:59:24    180s] (I)      min wire layer : 1
[02/15 05:59:24    180s] (I)      max wire layer : 10
[02/15 05:59:24    180s] (I)      # cut layers (front) : 10
[02/15 05:59:24    180s] (I)      # cut layers (back)  : 0
[02/15 05:59:24    180s] (I)      min cut layer : 1
[02/15 05:59:24    180s] (I)      max cut layer : 9
[02/15 05:59:24    180s] (I)      ================================ Layers ================================
[02/15 05:59:24    180s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:24    180s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 05:59:24    180s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:24    180s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 05:59:24    180s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 05:59:24    180s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:59:24    180s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 05:59:24    180s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:59:24    180s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 05:59:24    180s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:59:24    180s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 05:59:24    180s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 05:59:24    180s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 05:59:24    180s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 05:59:24    180s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 05:59:24    180s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 05:59:24    180s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 05:59:24    180s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 05:59:24    180s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 05:59:24    180s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 05:59:24    180s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 05:59:24    180s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 05:59:24    180s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 05:59:24    180s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 05:59:24    180s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:24    180s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 05:59:24    180s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 05:59:24    180s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 05:59:24    180s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 05:59:24    180s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:24    180s] (I)      Started Import and model ( Curr Mem: 5.02 MB )
[02/15 05:59:25    181s] (I)      == Non-default Options ==
[02/15 05:59:25    181s] (I)      Maximum routing layer                              : 7
[02/15 05:59:25    181s] (I)      Top routing layer                                  : 7
[02/15 05:59:25    181s] (I)      Number of threads                                  : 8
[02/15 05:59:25    181s] (I)      Route tie net to shape                             : auto
[02/15 05:59:25    181s] (I)      Use non-blocking free Dbs wires                    : false
[02/15 05:59:25    181s] (I)      Method to set GCell size                           : row
[02/15 05:59:25    181s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 05:59:25    181s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 05:59:25    181s] Removed 1 out of boundary tracks from layer 2
[02/15 05:59:25    181s] Removed 1 out of boundary tracks from layer 2
[02/15 05:59:25    181s] (I)      ============== Pin Summary ==============
[02/15 05:59:25    181s] (I)      +-------+--------+---------+------------+
[02/15 05:59:25    181s] (I)      | Layer | # pins | % total |      Group |
[02/15 05:59:25    181s] (I)      +-------+--------+---------+------------+
[02/15 05:59:25    181s] (I)      |     1 |  28587 |   95.43 |        Pin |
[02/15 05:59:25    181s] (I)      |     2 |   1368 |    4.57 | Pin access |
[02/15 05:59:25    181s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 05:59:25    181s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 05:59:25    181s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 05:59:25    181s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 05:59:25    181s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 05:59:25    181s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 05:59:25    181s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 05:59:25    181s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 05:59:25    181s] (I)      +-------+--------+---------+------------+
[02/15 05:59:25    181s] (I)      Custom ignore net properties:
[02/15 05:59:25    181s] (I)      1 : NotLegal
[02/15 05:59:25    181s] (I)      Default ignore net properties:
[02/15 05:59:25    181s] (I)      1 : Special
[02/15 05:59:25    181s] (I)      2 : Analog
[02/15 05:59:25    181s] (I)      3 : Fixed
[02/15 05:59:25    181s] (I)      4 : Skipped
[02/15 05:59:25    181s] (I)      5 : MixedSignal
[02/15 05:59:25    181s] (I)      Prerouted net properties:
[02/15 05:59:25    181s] (I)      1 : NotLegal
[02/15 05:59:25    181s] (I)      2 : Special
[02/15 05:59:25    181s] (I)      3 : Analog
[02/15 05:59:25    181s] (I)      4 : Fixed
[02/15 05:59:25    181s] (I)      5 : Skipped
[02/15 05:59:25    181s] (I)      6 : MixedSignal
[02/15 05:59:25    181s] [NR-eGR] Early global route reroute all routable nets
[02/15 05:59:25    181s] (I)      Use row-based GCell size
[02/15 05:59:25    181s] (I)      Use row-based GCell align
[02/15 05:59:25    181s] (I)      layer 0 area = 170496
[02/15 05:59:25    181s] (I)      layer 1 area = 170496
[02/15 05:59:25    181s] (I)      layer 2 area = 170496
[02/15 05:59:25    181s] (I)      layer 3 area = 512000
[02/15 05:59:25    181s] (I)      layer 4 area = 512000
[02/15 05:59:25    181s] (I)      layer 5 area = 560000
[02/15 05:59:25    181s] (I)      layer 6 area = 560000
[02/15 05:59:25    181s] (I)      GCell unit size   : 4320
[02/15 05:59:25    181s] (I)      GCell multiplier  : 1
[02/15 05:59:25    181s] (I)      GCell row height  : 4320
[02/15 05:59:25    181s] (I)      Actual row height : 4320
[02/15 05:59:25    181s] (I)      GCell align ref   : 24880 24880
[02/15 05:59:25    181s] missing default track structure on layer 1
[02/15 05:59:25    181s] [NR-eGR] Track table information for default rule: 
[02/15 05:59:25    181s] [NR-eGR] M1 has no routable track
[02/15 05:59:25    181s] [NR-eGR] M2 has non-uniform track structure
[02/15 05:59:25    181s] [NR-eGR] M3 has single uniform track structure
[02/15 05:59:25    181s] [NR-eGR] M4 has single uniform track structure
[02/15 05:59:25    181s] [NR-eGR] M5 has single uniform track structure
[02/15 05:59:25    181s] [NR-eGR] M6 has single uniform track structure
[02/15 05:59:25    181s] [NR-eGR] M7 has single uniform track structure
[02/15 05:59:25    181s] [NR-eGR] M8 has single uniform track structure
[02/15 05:59:25    181s] [NR-eGR] M9 has single uniform track structure
[02/15 05:59:25    181s] [NR-eGR] Pad has single uniform track structure
[02/15 05:59:25    181s] (I)      ============== Default via ===============
[02/15 05:59:25    181s] (I)      +---+------------------+-----------------+
[02/15 05:59:25    181s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 05:59:25    181s] (I)      +---+------------------+-----------------+
[02/15 05:59:25    181s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 05:59:25    181s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 05:59:25    181s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 05:59:25    181s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 05:59:25    181s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 05:59:25    181s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 05:59:25    181s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 05:59:25    181s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 05:59:25    181s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 05:59:25    181s] (I)      +---+------------------+-----------------+
[02/15 05:59:25    181s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 05:59:25    181s] [NR-eGR] Read 5650 PG shapes
[02/15 05:59:25    181s] [NR-eGR] Read 0 clock shapes
[02/15 05:59:25    181s] [NR-eGR] Read 0 other shapes
[02/15 05:59:25    181s] [NR-eGR] #Routing Blockages  : 0
[02/15 05:59:25    181s] [NR-eGR] #Bump Blockages     : 0
[02/15 05:59:25    181s] [NR-eGR] #Instance Blockages : 10328
[02/15 05:59:25    181s] [NR-eGR] #PG Blockages       : 5650
[02/15 05:59:25    181s] [NR-eGR] #Halo Blockages     : 0
[02/15 05:59:25    181s] [NR-eGR] #Boundary Blockages : 0
[02/15 05:59:25    181s] [NR-eGR] #Clock Blockages    : 0
[02/15 05:59:25    181s] [NR-eGR] #Other Blockages    : 0
[02/15 05:59:25    181s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 05:59:25    181s] [NR-eGR] #prerouted nets         : 0
[02/15 05:59:25    181s] [NR-eGR] #prerouted special nets : 0
[02/15 05:59:25    181s] [NR-eGR] #prerouted wires        : 0
[02/15 05:59:25    181s] [NR-eGR] Read 8175 nets ( ignored 0 )
[02/15 05:59:25    181s] (I)        Front-side 8175 ( ignored 0 )
[02/15 05:59:25    181s] (I)        Back-side  0 ( ignored 0 )
[02/15 05:59:25    181s] (I)        Both-side  0 ( ignored 0 )
[02/15 05:59:25    181s] (I)      handle routing halo
[02/15 05:59:25    181s] (I)      Reading macro buffers
[02/15 05:59:25    181s] (I)      Number of macro buffers: 0
[02/15 05:59:25    181s] (I)      early_global_route_priority property id does not exist.
[02/15 05:59:25    181s] (I)      Read Num Blocks=16411  Num Prerouted Wires=0  Num CS=0
[02/15 05:59:25    181s] (I)      Layer 1 (H) : #blockages 13016 : #preroutes 0
[02/15 05:59:25    181s] (I)      Layer 2 (V) : #blockages 2688 : #preroutes 0
[02/15 05:59:25    181s] (I)      Layer 3 (H) : #blockages 353 : #preroutes 0
[02/15 05:59:25    181s] (I)      Layer 4 (V) : #blockages 184 : #preroutes 0
[02/15 05:59:25    181s] (I)      Layer 5 (H) : #blockages 102 : #preroutes 0
[02/15 05:59:25    181s] (I)      Layer 6 (V) : #blockages 68 : #preroutes 0
[02/15 05:59:25    181s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 05:59:25    181s] (I)      Track adjustment: Reducing 23538 tracks (15.00%) for Layer5
[02/15 05:59:25    181s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 05:59:25    181s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 05:59:25    181s] (I)      Number of ignored nets                =      0
[02/15 05:59:25    181s] (I)      Number of connected nets              =      0
[02/15 05:59:25    181s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/15 05:59:25    181s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/15 05:59:25    181s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 05:59:25    181s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 05:59:25    181s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 05:59:25    181s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 05:59:25    181s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 05:59:25    181s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/15 05:59:25    181s] (I)      Ndr track 0 does not exist
[02/15 05:59:25    181s] (I)      ---------------------Grid Graph Info--------------------
[02/15 05:59:25    181s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 05:59:25    181s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 05:59:25    181s] (I)      Site width          :   864  (dbu)
[02/15 05:59:25    181s] (I)      Row height          :  4320  (dbu)
[02/15 05:59:25    181s] (I)      GCell row height    :  4320  (dbu)
[02/15 05:59:25    181s] (I)      GCell width         :  4320  (dbu)
[02/15 05:59:25    181s] (I)      GCell height        :  4320  (dbu)
[02/15 05:59:25    181s] (I)      Grid                :   178   178     7
[02/15 05:59:25    181s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 05:59:25    181s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 05:59:25    181s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 05:59:25    181s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 05:59:25    181s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 05:59:25    181s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 05:59:25    181s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 05:59:25    181s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 05:59:25    181s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 05:59:25    181s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 05:59:25    181s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 05:59:25    181s] (I)      --------------------------------------------------------
[02/15 05:59:25    181s] 
[02/15 05:59:25    181s] [NR-eGR] ============ Routing rule table ============
[02/15 05:59:25    181s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 8175
[02/15 05:59:25    181s] [NR-eGR] ========================================
[02/15 05:59:25    181s] [NR-eGR] 
[02/15 05:59:25    181s] (I)      ==== NDR : (Default) ====
[02/15 05:59:25    181s] (I)      +--------------+--------+
[02/15 05:59:25    181s] (I)      |           ID |      0 |
[02/15 05:59:25    181s] (I)      |      Default |    yes |
[02/15 05:59:25    181s] (I)      |  Clk Special |     no |
[02/15 05:59:25    181s] (I)      | Hard spacing |     no |
[02/15 05:59:25    181s] (I)      |    NDR track | (none) |
[02/15 05:59:25    181s] (I)      |      NDR via | (none) |
[02/15 05:59:25    181s] (I)      |  Extra space |      0 |
[02/15 05:59:25    181s] (I)      |      Shields |      0 |
[02/15 05:59:25    181s] (I)      |   Demand (H) |      1 |
[02/15 05:59:25    181s] (I)      |   Demand (V) |      1 |
[02/15 05:59:25    181s] (I)      |        #Nets |   8175 |
[02/15 05:59:25    181s] (I)      +--------------+--------+
[02/15 05:59:25    181s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:59:25    181s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 05:59:25    181s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:59:25    181s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/15 05:59:25    181s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/15 05:59:25    181s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/15 05:59:25    181s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[02/15 05:59:25    181s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 05:59:25    181s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 05:59:25    181s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:59:25    181s] (I)      =============== Blocked Tracks ===============
[02/15 05:59:25    181s] (I)      +-------+---------+----------+---------------+
[02/15 05:59:25    181s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 05:59:25    181s] (I)      +-------+---------+----------+---------------+
[02/15 05:59:25    181s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 05:59:25    181s] (I)      |     2 |  221610 |    64226 |        28.98% |
[02/15 05:59:25    181s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 05:59:25    181s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 05:59:25    181s] (I)      |     5 |  158776 |     2706 |         1.70% |
[02/15 05:59:25    181s] (I)      |     6 |  134034 |     9627 |         7.18% |
[02/15 05:59:25    181s] (I)      |     7 |  134034 |     8137 |         6.07% |
[02/15 05:59:25    181s] (I)      +-------+---------+----------+---------------+
[02/15 05:59:25    181s] (I)      Finished Import and model ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 5.03 MB )
[02/15 05:59:25    181s] (I)      Reset routing kernel
[02/15 05:59:25    181s] (I)      Started Global Routing ( Curr Mem: 5.03 MB )
[02/15 05:59:25    181s] (I)      totalPins=29742  totalGlobalPin=29561 (99.39%)
[02/15 05:59:25    181s] (I)      ================= Net Group Info =================
[02/15 05:59:25    181s] (I)      +----+----------------+--------------+-----------+
[02/15 05:59:25    181s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 05:59:25    181s] (I)      +----+----------------+--------------+-----------+
[02/15 05:59:25    181s] (I)      |  1 |           8175 |        M2(2) |     M7(7) |
[02/15 05:59:25    181s] (I)      +----+----------------+--------------+-----------+
[02/15 05:59:25    181s] (I)      total 2D Cap : 836161 = (402395 H, 433766 V)
[02/15 05:59:25    181s] (I)      total 2D Demand : 181 = (181 H, 0 V)
[02/15 05:59:25    181s] (I)      init route region map
[02/15 05:59:25    181s] (I)      #blocked GCells = 0
[02/15 05:59:25    181s] (I)      #regions = 1
[02/15 05:59:25    181s] (I)      init safety region map
[02/15 05:59:25    181s] (I)      #blocked GCells = 0
[02/15 05:59:25    181s] (I)      #regions = 1
[02/15 05:59:25    181s] (I)      Adjusted 0 GCells for pin access
[02/15 05:59:25    181s] [NR-eGR] Layer group 1: route 8175 net(s) in layer range [2, 7]
[02/15 05:59:25    181s] (I)      
[02/15 05:59:25    181s] (I)      ============  Phase 1a Route ============
[02/15 05:59:25    181s] (I)      Usage: 83480 = (44859 H, 38621 V) = (11.15% H, 8.90% V) = (4.845e+04um H, 4.171e+04um V)
[02/15 05:59:25    181s] (I)      
[02/15 05:59:25    181s] (I)      ============  Phase 1b Route ============
[02/15 05:59:25    181s] (I)      Usage: 83480 = (44859 H, 38621 V) = (11.15% H, 8.90% V) = (4.845e+04um H, 4.171e+04um V)
[02/15 05:59:25    181s] (I)      Overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 9.015840e+04um
[02/15 05:59:25    181s] (I)      Congestion metric : 0.07%H 0.00%V, 0.08%HV
[02/15 05:59:25    181s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 05:59:25    181s] (I)      
[02/15 05:59:25    181s] (I)      ============  Phase 1c Route ============
[02/15 05:59:25    181s] (I)      Usage: 83480 = (44859 H, 38621 V) = (11.15% H, 8.90% V) = (4.845e+04um H, 4.171e+04um V)
[02/15 05:59:25    181s] (I)      
[02/15 05:59:25    181s] (I)      ============  Phase 1d Route ============
[02/15 05:59:25    181s] (I)      Usage: 83480 = (44859 H, 38621 V) = (11.15% H, 8.90% V) = (4.845e+04um H, 4.171e+04um V)
[02/15 05:59:25    181s] (I)      
[02/15 05:59:25    181s] (I)      ============  Phase 1e Route ============
[02/15 05:59:25    181s] (I)      Usage: 83480 = (44859 H, 38621 V) = (11.15% H, 8.90% V) = (4.845e+04um H, 4.171e+04um V)
[02/15 05:59:25    181s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 9.015840e+04um
[02/15 05:59:25    181s] (I)      
[02/15 05:59:25    181s] (I)      ============  Phase 1l Route ============
[02/15 05:59:25    181s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/15 05:59:25    181s] (I)      Layer  2:     163098     37139       507        6075      230220    ( 2.57%) 
[02/15 05:59:25    181s] (I)      Layer  3:     192403     35104       121       18165      218130    ( 7.69%) 
[02/15 05:59:25    181s] (I)      Layer  4:     135317     20311        21         158      177064    ( 0.09%) 
[02/15 05:59:25    181s] (I)      Layer  5:     132145      6882         0        1385      156145    ( 0.88%) 
[02/15 05:59:25    181s] (I)      Layer  6:     106027      5970         2        7577      125339    ( 5.70%) 
[02/15 05:59:25    181s] (I)      Layer  7:     106998      1118         0        7341      125575    ( 5.52%) 
[02/15 05:59:25    181s] (I)      Total:        835988    106524       651       40698     1032472    ( 3.79%) 
[02/15 05:59:25    181s] (I)      
[02/15 05:59:25    181s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 05:59:25    181s] [NR-eGR]                        OverCon           OverCon            
[02/15 05:59:25    181s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/15 05:59:25    181s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/15 05:59:25    181s] [NR-eGR] ---------------------------------------------------------------
[02/15 05:59:25    181s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 05:59:25    181s] [NR-eGR]      M2 ( 2)       494( 1.61%)         0( 0.00%)   ( 1.61%) 
[02/15 05:59:25    181s] [NR-eGR]      M3 ( 3)       106( 0.36%)         2( 0.01%)   ( 0.37%) 
[02/15 05:59:25    181s] [NR-eGR]      M4 ( 4)        21( 0.07%)         0( 0.00%)   ( 0.07%) 
[02/15 05:59:25    181s] [NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 05:59:25    181s] [NR-eGR]      M6 ( 6)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/15 05:59:25    181s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 05:59:25    181s] [NR-eGR] ---------------------------------------------------------------
[02/15 05:59:25    181s] [NR-eGR]        Total       623( 0.34%)         2( 0.00%)   ( 0.34%) 
[02/15 05:59:25    181s] [NR-eGR] 
[02/15 05:59:25    181s] (I)      Finished Global Routing ( CPU: 0.53 sec, Real: 0.19 sec, Curr Mem: 5.03 MB )
[02/15 05:59:25    181s] (I)      Updating congestion map
[02/15 05:59:25    181s] (I)      total 2D Cap : 842033 = (408164 H, 433869 V)
[02/15 05:59:25    181s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/15 05:59:25    181s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.75 sec, Real: 0.41 sec, Curr Mem: 5.03 MB )
[02/15 05:59:25    181s] Early Global Route congestion estimation runtime: 0.43 seconds, mem = 5735.9M
[02/15 05:59:25    181s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.759, REAL:0.425, MEM:5735.9M, EPOCH TIME: 1771156765.317811
[02/15 05:59:25    181s] OPERPROF: Starting HotSpotCal at level 1, MEM:5735.9M, EPOCH TIME: 1771156765.317905
[02/15 05:59:25    181s] [hotspot] +------------+---------------+---------------+
[02/15 05:59:25    181s] [hotspot] |            |   max hotspot | total hotspot |
[02/15 05:59:25    181s] [hotspot] +------------+---------------+---------------+
[02/15 05:59:25    181s] [hotspot] | normalized |          0.00 |          0.00 |
[02/15 05:59:25    181s] [hotspot] +------------+---------------+---------------+
[02/15 05:59:25    181s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 05:59:25    181s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 05:59:25    181s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:5735.9M, EPOCH TIME: 1771156765.324843
[02/15 05:59:25    181s] 
[02/15 05:59:25    181s] === incrementalPlace Internal Loop 1 ===
[02/15 05:59:25    181s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 05:59:25    181s] UM:*                                                                   incrNP_iter_start
[02/15 05:59:25    181s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[02/15 05:59:25    181s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:5735.9M, EPOCH TIME: 1771156765.428413
[02/15 05:59:25    181s] Processing tracks to init pin-track alignment.
[02/15 05:59:25    181s] z: 1, totalTracks: 0
[02/15 05:59:25    181s] z: 3, totalTracks: 1
[02/15 05:59:25    181s] z: 5, totalTracks: 1
[02/15 05:59:25    181s] z: 7, totalTracks: 1
[02/15 05:59:25    181s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[02/15 05:59:25    181s] #spOpts: rpCkHalo=4 
[02/15 05:59:25    181s] Initializing Route Infrastructure for color support ...
[02/15 05:59:25    181s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5735.9M, EPOCH TIME: 1771156765.428677
[02/15 05:59:25    181s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5735.9M, EPOCH TIME: 1771156765.429289
[02/15 05:59:25    181s] Route Infrastructure Initialized for color support successfully.
[02/15 05:59:25    181s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5735.9M, EPOCH TIME: 1771156765.438874
[02/15 05:59:25    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:25    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:25    181s] Processing tracks to init pin-track alignment.
[02/15 05:59:25    181s] z: 1, totalTracks: 0
[02/15 05:59:25    181s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 05:59:25    181s] z: 3, totalTracks: 1
[02/15 05:59:25    181s] z: 5, totalTracks: 1
[02/15 05:59:25    181s] z: 7, totalTracks: 1
[02/15 05:59:25    181s] 
[02/15 05:59:25    181s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:25    181s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:25    181s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.020, REAL:0.021, MEM:5735.9M, EPOCH TIME: 1771156765.459846
[02/15 05:59:25    181s] OPERPROF:   Starting post-place ADS at level 2, MEM:5735.9M, EPOCH TIME: 1771156765.459984
[02/15 05:59:25    181s] ADSU 0.561 -> 0.561. site 134435.000 -> 134435.000. GS 8.640
[02/15 05:59:25    181s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.035, REAL:0.035, MEM:5735.9M, EPOCH TIME: 1771156765.495451
[02/15 05:59:25    181s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:5735.9M, EPOCH TIME: 1771156765.495571
[02/15 05:59:25    181s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:5735.9M, EPOCH TIME: 1771156765.496188
[02/15 05:59:25    181s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:5735.9M, EPOCH TIME: 1771156765.496242
[02/15 05:59:25    181s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.004, REAL:0.004, MEM:5735.9M, EPOCH TIME: 1771156765.499543
[02/15 05:59:25    181s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:5735.9M, EPOCH TIME: 1771156765.504207
[02/15 05:59:25    181s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.001, REAL:0.001, MEM:5735.9M, EPOCH TIME: 1771156765.504764
[02/15 05:59:25    181s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:5735.9M, EPOCH TIME: 1771156765.505984
[02/15 05:59:25    181s] no activity file in design. spp won't run.
[02/15 05:59:25    181s] [spp] 0
[02/15 05:59:25    181s] [adp] 0:1:1:3
[02/15 05:59:25    181s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.002, REAL:0.002, MEM:5735.9M, EPOCH TIME: 1771156765.508147
[02/15 05:59:25    181s] SP #FI/SF FL/PI 0/0 8059/0
[02/15 05:59:25    181s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.081, REAL:0.082, MEM:5735.9M, EPOCH TIME: 1771156765.510430
[02/15 05:59:25    181s] PP off. flexM 0
[02/15 05:59:25    181s] OPERPROF: Starting CDPad at level 1, MEM:5735.9M, EPOCH TIME: 1771156765.520966
[02/15 05:59:25    181s] 3DP is on.
[02/15 05:59:25    181s] design sh 0.093. rd 0.200
[02/15 05:59:25    181s] design sh 0.093. rd 0.200
[02/15 05:59:25    181s] 3DP (1, 6) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[02/15 05:59:25    181s] design sh 0.058. rd 0.200
[02/15 05:59:25    182s] CDPadU 0.718 -> 0.667. R=0.561, N=8059, GS=1.080
[02/15 05:59:25    182s] OPERPROF: Finished CDPad at level 1, CPU:0.363, REAL:0.076, MEM:5735.9M, EPOCH TIME: 1771156765.597302
[02/15 05:59:25    182s] OPERPROF: Starting InitSKP at level 1, MEM:5735.9M, EPOCH TIME: 1771156765.597485
[02/15 05:59:25    182s] no activity file in design. spp won't run.
[02/15 05:59:25    183s] no activity file in design. spp won't run.
[02/15 05:59:26    185s] *** Finished SKP initialization (cpu=0:00:03.1, real=0:00:01.0)***
[02/15 05:59:26    185s] OPERPROF: Finished InitSKP at level 1, CPU:3.104, REAL:0.991, MEM:5911.9M, EPOCH TIME: 1771156766.588127
[02/15 05:59:26    185s] NP #FI/FS/SF FL/PI: 2505/0/0 8059/0
[02/15 05:59:26    185s] no activity file in design. spp won't run.
[02/15 05:59:26    185s] 
[02/15 05:59:26    185s] AB Est...
[02/15 05:59:26    185s] OPERPROF: Starting NP-Place at level 1, MEM:5911.9M, EPOCH TIME: 1771156766.608849
[02/15 05:59:26    185s] OPERPROF: Finished NP-Place at level 1, CPU:0.099, REAL:0.048, MEM:5911.9M, EPOCH TIME: 1771156766.657347
[02/15 05:59:26    185s] Iteration  4: Skipped, with CDP Off
[02/15 05:59:26    185s] 
[02/15 05:59:26    185s] AB Est...
[02/15 05:59:26    185s] OPERPROF: Starting NP-Place at level 1, MEM:5943.9M, EPOCH TIME: 1771156766.672692
[02/15 05:59:26    185s] OPERPROF: Finished NP-Place at level 1, CPU:0.092, REAL:0.029, MEM:5911.9M, EPOCH TIME: 1771156766.701283
[02/15 05:59:26    185s] Iteration  5: Skipped, with CDP Off
[02/15 05:59:26    185s] 
[02/15 05:59:26    185s] AB Est...
[02/15 05:59:26    185s] OPERPROF: Starting NP-Place at level 1, MEM:5943.9M, EPOCH TIME: 1771156766.717664
[02/15 05:59:26    185s] OPERPROF: Finished NP-Place at level 1, CPU:0.076, REAL:0.026, MEM:5911.9M, EPOCH TIME: 1771156766.743253
[02/15 05:59:26    185s] Iteration  6: Skipped, with CDP Off
[02/15 05:59:26    185s] OPERPROF: Starting NP-Place at level 1, MEM:6039.9M, EPOCH TIME: 1771156766.787062
[02/15 05:59:26    185s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 05:59:26    186s] SKP will use view:
[02/15 05:59:26    186s]   view_tt
[02/15 05:59:27    188s] Iteration  7: Total net bbox = 6.783e+04 (3.90e+04 2.88e+04)
[02/15 05:59:27    188s]               Est.  stn bbox = 8.427e+04 (4.70e+04 3.73e+04)
[02/15 05:59:27    188s]               cpu = 0:00:02.4 real = 0:00:01.0 mem = 6295.9M
[02/15 05:59:27    188s] OPERPROF: Finished NP-Place at level 1, CPU:2.473, REAL:0.638, MEM:6199.9M, EPOCH TIME: 1771156767.425199
[02/15 05:59:27    188s] no activity file in design. spp won't run.
[02/15 05:59:27    188s] NP #FI/FS/SF FL/PI: 2505/0/0 8059/0
[02/15 05:59:27    188s] no activity file in design. spp won't run.
[02/15 05:59:27    188s] OPERPROF: Starting NP-Place at level 1, MEM:6167.9M, EPOCH TIME: 1771156767.511478
[02/15 05:59:27    188s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 05:59:28    193s] Iteration  8: Total net bbox = 6.933e+04 (3.97e+04 2.97e+04)
[02/15 05:59:28    193s]               Est.  stn bbox = 8.596e+04 (4.77e+04 3.83e+04)
[02/15 05:59:28    193s]               cpu = 0:00:04.5 real = 0:00:01.0 mem = 6295.9M
[02/15 05:59:28    193s] OPERPROF: Finished NP-Place at level 1, CPU:4.550, REAL:1.095, MEM:6199.9M, EPOCH TIME: 1771156768.606339
[02/15 05:59:28    193s] Legalizing MH Cells... 0 / 0 (level 6) on systolic_top
[02/15 05:59:28    193s] MH legal: No MH instances from GP
[02/15 05:59:28    193s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/15 05:59:28    193s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6071.9M, DRC: 0)
[02/15 05:59:28    193s] no activity file in design. spp won't run.
[02/15 05:59:28    193s] NP #FI/FS/SF FL/PI: 2505/0/0 8059/0
[02/15 05:59:28    193s] no activity file in design. spp won't run.
[02/15 05:59:28    193s] OPERPROF: Starting NP-Place at level 1, MEM:6167.9M, EPOCH TIME: 1771156768.695101
[02/15 05:59:28    193s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 05:59:31    205s] Iteration  9: Total net bbox = 7.315e+04 (4.15e+04 3.16e+04)
[02/15 05:59:31    205s]               Est.  stn bbox = 8.989e+04 (4.96e+04 4.03e+04)
[02/15 05:59:31    205s]               cpu = 0:00:11.7 real = 0:00:03.0 mem = 6295.9M
[02/15 05:59:31    205s] OPERPROF: Finished NP-Place at level 1, CPU:11.782, REAL:2.738, MEM:6199.9M, EPOCH TIME: 1771156771.432657
[02/15 05:59:31    205s] Legalizing MH Cells... 0 / 0 (level 7) on systolic_top
[02/15 05:59:31    205s] MH legal: No MH instances from GP
[02/15 05:59:31    205s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/15 05:59:31    205s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6071.9M, DRC: 0)
[02/15 05:59:31    205s] no activity file in design. spp won't run.
[02/15 05:59:31    205s] NP #FI/FS/SF FL/PI: 2505/0/0 8059/0
[02/15 05:59:31    205s] no activity file in design. spp won't run.
[02/15 05:59:31    205s] OPERPROF: Starting NP-Place at level 1, MEM:6167.9M, EPOCH TIME: 1771156771.518255
[02/15 05:59:31    205s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 05:59:31    205s] Starting Early Global Route supply map. mem = 6167.9M
[02/15 05:59:31    205s] (I)      Initializing eGR engine (regular)
[02/15 05:59:31    205s] Set min layer with design mode ( 2 )
[02/15 05:59:31    205s] Set max layer with design mode ( 7 )
[02/15 05:59:31    205s] (I)      clean place blk overflow:
[02/15 05:59:31    205s] (I)      H : enabled 1.00 0
[02/15 05:59:31    205s] (I)      V : enabled 1.00 0
[02/15 05:59:31    205s] (I)      Initializing eGR engine (regular)
[02/15 05:59:31    205s] Set min layer with design mode ( 2 )
[02/15 05:59:31    205s] Set max layer with design mode ( 7 )
[02/15 05:59:31    205s] (I)      clean place blk overflow:
[02/15 05:59:31    205s] (I)      H : enabled 1.00 0
[02/15 05:59:31    205s] (I)      V : enabled 1.00 0
[02/15 05:59:31    205s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.53 MB )
[02/15 05:59:31    205s] (I)      Running eGR Regular flow
[02/15 05:59:31    205s] (I)      # wire layers (front) : 11
[02/15 05:59:31    205s] (I)      # wire layers (back)  : 0
[02/15 05:59:31    205s] (I)      min wire layer : 1
[02/15 05:59:31    205s] (I)      max wire layer : 10
[02/15 05:59:31    205s] (I)      # cut layers (front) : 10
[02/15 05:59:31    205s] (I)      # cut layers (back)  : 0
[02/15 05:59:31    205s] (I)      min cut layer : 1
[02/15 05:59:31    205s] (I)      max cut layer : 9
[02/15 05:59:31    205s] (I)      ================================ Layers ================================
[02/15 05:59:31    205s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:31    205s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 05:59:31    205s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:31    205s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 05:59:31    205s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 05:59:31    205s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:59:31    205s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 05:59:31    205s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:59:31    205s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 05:59:31    205s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:59:31    205s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 05:59:31    205s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 05:59:31    205s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 05:59:31    205s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 05:59:31    205s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 05:59:31    205s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 05:59:31    205s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 05:59:31    205s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 05:59:31    205s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 05:59:31    205s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 05:59:31    205s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 05:59:31    205s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 05:59:31    205s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 05:59:31    205s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 05:59:31    205s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:31    205s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 05:59:31    205s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 05:59:31    205s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 05:59:31    205s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 05:59:31    205s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:31    205s] Finished Early Global Route supply map. mem = 6167.9M
[02/15 05:59:38    240s] Iteration 10: Total net bbox = 7.557e+04 (4.25e+04 3.31e+04)
[02/15 05:59:38    240s]               Est.  stn bbox = 9.234e+04 (5.06e+04 4.17e+04)
[02/15 05:59:38    240s]               cpu = 0:00:35.3 real = 0:00:07.0 mem = 6295.9M
[02/15 05:59:38    240s] OPERPROF: Finished NP-Place at level 1, CPU:35.386, REAL:7.112, MEM:6199.9M, EPOCH TIME: 1771156778.630606
[02/15 05:59:38    240s] Legalizing MH Cells... 0 / 0 (level 8) on systolic_top
[02/15 05:59:38    240s] MH legal: No MH instances from GP
[02/15 05:59:38    240s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/15 05:59:38    240s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6071.9M, DRC: 0)
[02/15 05:59:38    240s] no activity file in design. spp won't run.
[02/15 05:59:38    240s] NP #FI/FS/SF FL/PI: 2505/0/0 8059/0
[02/15 05:59:38    240s] no activity file in design. spp won't run.
[02/15 05:59:38    241s] OPERPROF: Starting NP-Place at level 1, MEM:6167.9M, EPOCH TIME: 1771156778.725884
[02/15 05:59:38    241s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 05:59:38    241s] GP RA stats: MHOnly 0 nrInst 8059 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/15 05:59:39    246s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:6423.9M, EPOCH TIME: 1771156779.871330
[02/15 05:59:39    246s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.002, REAL:0.002, MEM:6423.9M, EPOCH TIME: 1771156779.873416
[02/15 05:59:39    246s] Iteration 11: Total net bbox = 7.413e+04 (4.17e+04 3.25e+04)
[02/15 05:59:39    246s]               Est.  stn bbox = 9.075e+04 (4.97e+04 4.11e+04)
[02/15 05:59:39    246s]               cpu = 0:00:05.5 real = 0:00:01.0 mem = 6327.9M
[02/15 05:59:39    246s] OPERPROF: Finished NP-Place at level 1, CPU:5.525, REAL:1.155, MEM:6199.9M, EPOCH TIME: 1771156779.881175
[02/15 05:59:39    246s] Legalizing MH Cells... 0 / 0 (level 9) on systolic_top
[02/15 05:59:39    246s] MH legal: No MH instances from GP
[02/15 05:59:39    246s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/15 05:59:39    246s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6071.9M, DRC: 0)
[02/15 05:59:39    246s] Move report: Timing Driven Placement moves 8059 insts, mean move: 3.39 um, max move: 38.09 um 
[02/15 05:59:39    246s] 	Max move on inst (FE_OFC5_rst_n): (50.72, 103.42) --> (70.46, 121.77)
[02/15 05:59:39    246s] no activity file in design. spp won't run.
[02/15 05:59:39    246s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:6071.9M, EPOCH TIME: 1771156779.908381
[02/15 05:59:39    246s] Saved padding area to DB
[02/15 05:59:39    246s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:6071.9M, EPOCH TIME: 1771156779.909987
[02/15 05:59:39    246s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.003, REAL:0.003, MEM:6071.9M, EPOCH TIME: 1771156779.913357
[02/15 05:59:39    246s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:6071.9M, EPOCH TIME: 1771156779.916134
[02/15 05:59:39    246s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/15 05:59:39    246s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.006, REAL:0.006, MEM:6071.9M, EPOCH TIME: 1771156779.922152
[02/15 05:59:39    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:59:39    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:39    246s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.018, REAL:0.018, MEM:6071.9M, EPOCH TIME: 1771156779.926332
[02/15 05:59:39    246s] 
[02/15 05:59:39    246s] Finished Incremental Placement (cpu=0:01:05, real=0:00:14.0, mem=6071.9M)
[02/15 05:59:39    246s] Begin: Reorder Scan Chains
[02/15 05:59:39    246s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/15 05:59:39    246s] Type 'man IMPSP-9025' for more detail.
[02/15 05:59:39    246s] End: Reorder Scan Chains
[02/15 05:59:39    246s] CongRepair sets shifter mode to gplace
[02/15 05:59:39    246s] TDRefine: refinePlace mode is spiral
[02/15 05:59:39    246s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:6071.9M, EPOCH TIME: 1771156779.929908
[02/15 05:59:39    246s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:6071.9M, EPOCH TIME: 1771156779.930013
[02/15 05:59:39    246s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6071.9M, EPOCH TIME: 1771156779.930123
[02/15 05:59:39    246s] Processing tracks to init pin-track alignment.
[02/15 05:59:39    246s] z: 1, totalTracks: 0
[02/15 05:59:39    246s] z: 3, totalTracks: 1
[02/15 05:59:39    246s] z: 5, totalTracks: 1
[02/15 05:59:39    246s] z: 7, totalTracks: 1
[02/15 05:59:39    246s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[02/15 05:59:39    246s] #spOpts: rpCkHalo=4 
[02/15 05:59:39    246s] Initializing Route Infrastructure for color support ...
[02/15 05:59:39    246s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:6071.9M, EPOCH TIME: 1771156779.930438
[02/15 05:59:39    246s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:6071.9M, EPOCH TIME: 1771156779.931108
[02/15 05:59:39    246s] Route Infrastructure Initialized for color support successfully.
[02/15 05:59:39    246s] Cell systolic_top LLGs are deleted
[02/15 05:59:39    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:39    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:39    246s] # Building systolic_top llgBox search-tree.
[02/15 05:59:39    246s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:6071.9M, EPOCH TIME: 1771156779.940651
[02/15 05:59:39    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:39    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:39    246s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:6071.9M, EPOCH TIME: 1771156779.941480
[02/15 05:59:39    246s] Max number of tech site patterns supported in site array is 256.
[02/15 05:59:39    246s] Core basic site is asap7sc7p5t
[02/15 05:59:39    246s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 05:59:39    246s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 05:59:39    246s] Fast DP-INIT is on for default
[02/15 05:59:39    246s] Keep-away cache is enable on metals: 1-10
[02/15 05:59:39    246s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 05:59:39    246s] Atter site array init, number of instance map data is 0.
[02/15 05:59:39    246s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.027, REAL:0.021, MEM:6071.9M, EPOCH TIME: 1771156779.962933
[02/15 05:59:39    246s] 
[02/15 05:59:39    246s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:39    246s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:39    246s] OPERPROF:         Starting CMU at level 5, MEM:6071.9M, EPOCH TIME: 1771156779.977176
[02/15 05:59:39    246s] OPERPROF:         Finished CMU at level 5, CPU:0.003, REAL:0.003, MEM:6071.9M, EPOCH TIME: 1771156779.979719
[02/15 05:59:39    246s] 
[02/15 05:59:39    246s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 05:59:39    246s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.049, REAL:0.043, MEM:6071.9M, EPOCH TIME: 1771156779.983988
[02/15 05:59:39    246s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:6071.9M, EPOCH TIME: 1771156779.984315
[02/15 05:59:39    246s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:6071.9M, EPOCH TIME: 1771156779.984728
[02/15 05:59:39    246s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6071.9MB).
[02/15 05:59:39    246s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.064, REAL:0.059, MEM:6071.9M, EPOCH TIME: 1771156779.989076
[02/15 05:59:39    246s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.065, REAL:0.059, MEM:6071.9M, EPOCH TIME: 1771156779.989149
[02/15 05:59:39    246s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 05:59:39    246s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.2
[02/15 05:59:39    246s] OPERPROF:   Starting Refine-Place at level 2, MEM:6071.9M, EPOCH TIME: 1771156779.990587
[02/15 05:59:39    246s] *** Starting refinePlace (0:04:07 mem=6071.9M) ***
[02/15 05:59:40    246s] Total net bbox length = 7.623e+04 (4.340e+04 3.284e+04) (ext = 7.224e+03)
[02/15 05:59:40    246s] 
[02/15 05:59:40    246s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:40    246s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:40    246s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:6071.9M, EPOCH TIME: 1771156780.003028
[02/15 05:59:40    246s] # Found 0 legal fixed insts to color.
[02/15 05:59:40    246s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.001, REAL:0.001, MEM:6071.9M, EPOCH TIME: 1771156780.004193
[02/15 05:59:40    246s] **WARN: (IMPSP-2041):	Found 5010 fixed insts that could not be colored.
[02/15 05:59:40    246s] Type 'man IMPSP-2041' for more detail.
[02/15 05:59:40    246s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 05:59:40    246s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6071.9M, EPOCH TIME: 1771156780.023006
[02/15 05:59:40    246s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:6071.9M, EPOCH TIME: 1771156780.024028
[02/15 05:59:40    246s] Set min layer with design mode ( 2 )
[02/15 05:59:40    246s] Set max layer with design mode ( 7 )
[02/15 05:59:40    246s] Set min layer with design mode ( 2 )
[02/15 05:59:40    246s] Set max layer with design mode ( 7 )
[02/15 05:59:40    246s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6071.9M, EPOCH TIME: 1771156780.034115
[02/15 05:59:40    246s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:6071.9M, EPOCH TIME: 1771156780.035056
[02/15 05:59:40    246s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:6071.9M, EPOCH TIME: 1771156780.035145
[02/15 05:59:40    246s] Starting refinePlace ...
[02/15 05:59:40    246s] Set min layer with design mode ( 2 )
[02/15 05:59:40    246s] Set max layer with design mode ( 7 )
[02/15 05:59:40    246s] Set min layer with design mode ( 2 )
[02/15 05:59:40    246s] Set max layer with design mode ( 7 )
[02/15 05:59:40    246s] DDP initSite1 nrRow 167 nrJob 167
[02/15 05:59:40    246s] DDP markSite nrRow 167 nrJob 167
[02/15 05:59:40    246s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/15 05:59:40    246s] ** Cut row section cpu time 0:00:00.0.
[02/15 05:59:40    246s]  ** Cut row section real time 0:00:00.0.
[02/15 05:59:40    246s]    Spread Effort: high, pre-route mode, useDDP on.
[02/15 05:59:40    247s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=6039.9MB) @(0:04:07 - 0:04:07).
[02/15 05:59:40    247s] Move report: preRPlace moves 8059 insts, mean move: 0.16 um, max move: 4.72 um 
[02/15 05:59:40    247s] 	Max move on inst (u_array_gen_row[3].gen_col[2].u_pe_u_mac_acc_reg_reg[19]): (173.85, 107.76) --> (176.43, 109.90)
[02/15 05:59:40    247s] 	Length: 26 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFASRHQNx1_ASAP7_75t_SL
[02/15 05:59:40    247s] 	Violation at original loc: Placement Blockage Violation
[02/15 05:59:40    247s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:6039.9M, EPOCH TIME: 1771156780.161956
[02/15 05:59:40    247s] Tweakage: fix icg 0, fix clk 0.
[02/15 05:59:40    247s] Tweakage: density cost 0, scale 0.4.
[02/15 05:59:40    247s] Tweakage: activity cost 0, scale 1.0.
[02/15 05:59:40    247s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:6167.9M, EPOCH TIME: 1771156780.186274
[02/15 05:59:40    247s] Cut to 2 partitions.
[02/15 05:59:40    247s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:6167.9M, EPOCH TIME: 1771156780.194288
[02/15 05:59:40    247s] Tweakage perm 257 insts, flip 2840 insts.
[02/15 05:59:40    247s] Tweakage perm 81 insts, flip 364 insts.
[02/15 05:59:40    247s] Tweakage perm 15 insts, flip 47 insts.
[02/15 05:59:40    247s] Tweakage perm 1 insts, flip 12 insts.
[02/15 05:59:40    247s] Tweakage perm 63 insts, flip 533 insts.
[02/15 05:59:40    247s] Tweakage perm 12 insts, flip 40 insts.
[02/15 05:59:40    247s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.522, REAL:0.375, MEM:6167.9M, EPOCH TIME: 1771156780.569478
[02/15 05:59:40    247s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.531, REAL:0.384, MEM:6167.9M, EPOCH TIME: 1771156780.570332
[02/15 05:59:40    247s] Cleanup congestion map
[02/15 05:59:40    247s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.558, REAL:0.411, MEM:6071.9M, EPOCH TIME: 1771156780.572665
[02/15 05:59:40    247s] Move report: Congestion aware Tweak moves 557 insts, mean move: 1.89 um, max move: 7.13 um 
[02/15 05:59:40    247s] 	Max move on inst (FE_OFC120_n_752): (43.37, 78.58) --> (36.24, 78.58)
[02/15 05:59:40    247s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.6, real=0:00:00.0, mem=6071.9mb) @(0:04:07 - 0:04:08).
[02/15 05:59:40    247s] Cleanup congestion map
[02/15 05:59:40    247s] 
[02/15 05:59:40    247s]  === Spiral for Logical I: (movable: 8059) ===
[02/15 05:59:40    247s] 
[02/15 05:59:40    247s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 05:59:40    248s] 
[02/15 05:59:40    248s]  Info: 0 filler has been deleted!
[02/15 05:59:40    248s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/15 05:59:40    248s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[02/15 05:59:40    248s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/15 05:59:40    248s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=6039.9MB) @(0:04:08 - 0:04:08).
[02/15 05:59:40    248s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 05:59:40    248s] Move report: Detail placement moves 8059 insts, mean move: 0.28 um, max move: 7.05 um 
[02/15 05:59:40    248s] 	Max move on inst (FE_OFC120_n_752): (43.28, 78.56) --> (36.24, 78.58)
[02/15 05:59:40    248s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:00.0 MEM: 6039.9MB
[02/15 05:59:40    248s] Statistics of distance of Instance movement in refine placement:
[02/15 05:59:40    248s]   maximum (X+Y) =         7.05 um
[02/15 05:59:40    248s]   inst (FE_OFC120_n_752) with max move: (43.2773, 78.5632) -> (36.244, 78.58)
[02/15 05:59:40    248s]   mean    (X+Y) =         0.28 um
[02/15 05:59:40    248s] Summary Report:
[02/15 05:59:40    248s] Instances move: 8059 (out of 8059 movable)
[02/15 05:59:40    248s] Instances flipped: 0
[02/15 05:59:40    248s] Mean displacement: 0.28 um
[02/15 05:59:40    248s] Max displacement: 7.05 um (Instance: FE_OFC120_n_752) (43.2773, 78.5632) -> (36.244, 78.58)
[02/15 05:59:40    248s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: HB1xp67_ASAP7_75t_L
[02/15 05:59:40    248s] 	Violation at original loc: Overlapping with other instance
[02/15 05:59:40    248s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 05:59:40    248s] Total instances moved : 8059
[02/15 05:59:40    248s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:1.545, REAL:0.852, MEM:6039.9M, EPOCH TIME: 1771156780.886752
[02/15 05:59:40    248s] Total net bbox length = 7.367e+04 (4.067e+04 3.301e+04) (ext = 7.236e+03)
[02/15 05:59:40    248s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 6039.9MB
[02/15 05:59:40    248s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=6039.9MB) @(0:04:07 - 0:04:08).
[02/15 05:59:40    248s] *** Finished refinePlace (0:04:08 mem=6039.9M) ***
[02/15 05:59:40    248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.2
[02/15 05:59:40    248s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.597, REAL:0.904, MEM:6039.9M, EPOCH TIME: 1771156780.894657
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 7.05 um
RPlace-Summary:     Max move: inst FE_OFC120_n_752 cell HB1xp67_ASAP7_75t_L loc (43.28, 78.56) -> (36.24, 78.58)
RPlace-Summary:     Average move dist: 0.28
RPlace-Summary:     Number of inst moved: 8059
RPlace-Summary:     Number of movable inst: 8059
[02/15 05:59:40    248s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 05:59:40    248s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:6039.9M, EPOCH TIME: 1771156780.896200
[02/15 05:59:40    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10564).
[02/15 05:59:40    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:40    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:40    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:40    248s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.044, REAL:0.016, MEM:6071.9M, EPOCH TIME: 1771156780.912271
[02/15 05:59:40    248s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.709, REAL:0.982, MEM:6071.9M, EPOCH TIME: 1771156780.912376
[02/15 05:59:40    248s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:6071.9M, EPOCH TIME: 1771156780.913128
[02/15 05:59:40    248s] Starting Early Global Route congestion estimation: mem = 6071.9M
[02/15 05:59:40    248s] (I)      Initializing eGR engine (regular)
[02/15 05:59:40    248s] Set min layer with design mode ( 2 )
[02/15 05:59:40    248s] Set max layer with design mode ( 7 )
[02/15 05:59:40    248s] (I)      clean place blk overflow:
[02/15 05:59:40    248s] (I)      H : enabled 1.00 0
[02/15 05:59:40    248s] (I)      V : enabled 1.00 0
[02/15 05:59:40    248s] (I)      Initializing eGR engine (regular)
[02/15 05:59:40    248s] Set min layer with design mode ( 2 )
[02/15 05:59:40    248s] Set max layer with design mode ( 7 )
[02/15 05:59:40    248s] (I)      clean place blk overflow:
[02/15 05:59:40    248s] (I)      H : enabled 1.00 0
[02/15 05:59:40    248s] (I)      V : enabled 1.00 0
[02/15 05:59:40    248s] (I)      Started Early Global Route kernel ( Curr Mem: 5.38 MB )
[02/15 05:59:40    248s] (I)      Running eGR Regular flow
[02/15 05:59:40    248s] (I)      # wire layers (front) : 11
[02/15 05:59:40    248s] (I)      # wire layers (back)  : 0
[02/15 05:59:40    248s] (I)      min wire layer : 1
[02/15 05:59:40    248s] (I)      max wire layer : 10
[02/15 05:59:40    248s] (I)      # cut layers (front) : 10
[02/15 05:59:40    248s] (I)      # cut layers (back)  : 0
[02/15 05:59:40    248s] (I)      min cut layer : 1
[02/15 05:59:40    248s] (I)      max cut layer : 9
[02/15 05:59:40    248s] (I)      ================================ Layers ================================
[02/15 05:59:40    248s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:40    248s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 05:59:40    248s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:40    248s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 05:59:40    248s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 05:59:40    248s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:59:40    248s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 05:59:40    248s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:59:40    248s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 05:59:40    248s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 05:59:40    248s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 05:59:40    248s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 05:59:40    248s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 05:59:40    248s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 05:59:40    248s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 05:59:40    248s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 05:59:40    248s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 05:59:40    248s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 05:59:40    248s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 05:59:40    248s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 05:59:40    248s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 05:59:40    248s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 05:59:40    248s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 05:59:40    248s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 05:59:40    248s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:40    248s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 05:59:40    248s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 05:59:40    248s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 05:59:40    248s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 05:59:40    248s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 05:59:40    248s] (I)      Started Import and model ( Curr Mem: 5.38 MB )
[02/15 05:59:40    248s] (I)      == Non-default Options ==
[02/15 05:59:40    248s] (I)      Maximum routing layer                              : 7
[02/15 05:59:40    248s] (I)      Top routing layer                                  : 7
[02/15 05:59:40    248s] (I)      Number of threads                                  : 8
[02/15 05:59:40    248s] (I)      Route tie net to shape                             : auto
[02/15 05:59:40    248s] (I)      Use non-blocking free Dbs wires                    : false
[02/15 05:59:40    248s] (I)      Method to set GCell size                           : row
[02/15 05:59:40    248s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 05:59:40    248s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 05:59:40    248s] Removed 1 out of boundary tracks from layer 2
[02/15 05:59:40    248s] Removed 1 out of boundary tracks from layer 2
[02/15 05:59:40    248s] (I)      ============== Pin Summary ==============
[02/15 05:59:40    248s] (I)      +-------+--------+---------+------------+
[02/15 05:59:40    248s] (I)      | Layer | # pins | % total |      Group |
[02/15 05:59:40    248s] (I)      +-------+--------+---------+------------+
[02/15 05:59:40    248s] (I)      |     1 |  28587 |   95.43 |        Pin |
[02/15 05:59:40    248s] (I)      |     2 |   1368 |    4.57 | Pin access |
[02/15 05:59:40    248s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 05:59:40    248s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 05:59:40    248s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 05:59:40    248s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 05:59:40    248s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 05:59:40    248s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 05:59:40    248s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 05:59:40    248s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 05:59:40    248s] (I)      +-------+--------+---------+------------+
[02/15 05:59:40    248s] (I)      Custom ignore net properties:
[02/15 05:59:40    248s] (I)      1 : NotLegal
[02/15 05:59:40    248s] (I)      Default ignore net properties:
[02/15 05:59:40    248s] (I)      1 : Special
[02/15 05:59:40    248s] (I)      2 : Analog
[02/15 05:59:40    248s] (I)      3 : Fixed
[02/15 05:59:40    248s] (I)      4 : Skipped
[02/15 05:59:40    248s] (I)      5 : MixedSignal
[02/15 05:59:40    248s] (I)      Prerouted net properties:
[02/15 05:59:40    248s] (I)      1 : NotLegal
[02/15 05:59:40    248s] (I)      2 : Special
[02/15 05:59:40    248s] (I)      3 : Analog
[02/15 05:59:40    248s] (I)      4 : Fixed
[02/15 05:59:40    248s] (I)      5 : Skipped
[02/15 05:59:40    248s] (I)      6 : MixedSignal
[02/15 05:59:40    248s] [NR-eGR] Early global route reroute all routable nets
[02/15 05:59:40    248s] (I)      Use row-based GCell size
[02/15 05:59:40    248s] (I)      Use row-based GCell align
[02/15 05:59:40    248s] (I)      layer 0 area = 170496
[02/15 05:59:40    248s] (I)      layer 1 area = 170496
[02/15 05:59:40    248s] (I)      layer 2 area = 170496
[02/15 05:59:40    248s] (I)      layer 3 area = 512000
[02/15 05:59:40    248s] (I)      layer 4 area = 512000
[02/15 05:59:40    248s] (I)      layer 5 area = 560000
[02/15 05:59:40    248s] (I)      layer 6 area = 560000
[02/15 05:59:40    248s] (I)      GCell unit size   : 4320
[02/15 05:59:40    248s] (I)      GCell multiplier  : 1
[02/15 05:59:40    248s] (I)      GCell row height  : 4320
[02/15 05:59:40    248s] (I)      Actual row height : 4320
[02/15 05:59:40    248s] (I)      GCell align ref   : 24880 24880
[02/15 05:59:40    248s] missing default track structure on layer 1
[02/15 05:59:40    248s] [NR-eGR] Track table information for default rule: 
[02/15 05:59:40    248s] [NR-eGR] M1 has no routable track
[02/15 05:59:40    248s] [NR-eGR] M2 has non-uniform track structure
[02/15 05:59:40    248s] [NR-eGR] M3 has single uniform track structure
[02/15 05:59:40    248s] [NR-eGR] M4 has single uniform track structure
[02/15 05:59:40    248s] [NR-eGR] M5 has single uniform track structure
[02/15 05:59:40    248s] [NR-eGR] M6 has single uniform track structure
[02/15 05:59:40    248s] [NR-eGR] M7 has single uniform track structure
[02/15 05:59:40    248s] [NR-eGR] M8 has single uniform track structure
[02/15 05:59:40    248s] [NR-eGR] M9 has single uniform track structure
[02/15 05:59:40    248s] [NR-eGR] Pad has single uniform track structure
[02/15 05:59:40    248s] (I)      ============== Default via ===============
[02/15 05:59:40    248s] (I)      +---+------------------+-----------------+
[02/15 05:59:40    248s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 05:59:40    248s] (I)      +---+------------------+-----------------+
[02/15 05:59:40    248s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 05:59:40    248s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 05:59:40    248s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 05:59:40    248s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 05:59:40    248s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 05:59:40    248s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 05:59:40    248s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 05:59:40    248s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 05:59:40    248s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 05:59:40    248s] (I)      +---+------------------+-----------------+
[02/15 05:59:40    248s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 05:59:41    248s] (I)      Read 5650 PG shapes from cache
[02/15 05:59:41    248s] [NR-eGR] Read 0 clock shapes
[02/15 05:59:41    248s] [NR-eGR] Read 0 other shapes
[02/15 05:59:41    248s] [NR-eGR] #Routing Blockages  : 0
[02/15 05:59:41    248s] [NR-eGR] #Bump Blockages     : 0
[02/15 05:59:41    248s] [NR-eGR] #Instance Blockages : 10328
[02/15 05:59:41    248s] [NR-eGR] #PG Blockages       : 5650
[02/15 05:59:41    248s] [NR-eGR] #Halo Blockages     : 0
[02/15 05:59:41    248s] [NR-eGR] #Boundary Blockages : 0
[02/15 05:59:41    248s] [NR-eGR] #Clock Blockages    : 0
[02/15 05:59:41    248s] [NR-eGR] #Other Blockages    : 0
[02/15 05:59:41    248s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 05:59:41    248s] [NR-eGR] #prerouted nets         : 0
[02/15 05:59:41    248s] [NR-eGR] #prerouted special nets : 0
[02/15 05:59:41    248s] [NR-eGR] #prerouted wires        : 0
[02/15 05:59:41    248s] [NR-eGR] Read 8175 nets ( ignored 0 )
[02/15 05:59:41    248s] (I)        Front-side 8175 ( ignored 0 )
[02/15 05:59:41    248s] (I)        Back-side  0 ( ignored 0 )
[02/15 05:59:41    248s] (I)        Both-side  0 ( ignored 0 )
[02/15 05:59:41    248s] (I)      handle routing halo
[02/15 05:59:41    248s] (I)      Reading macro buffers
[02/15 05:59:41    248s] (I)      Number of macro buffers: 0
[02/15 05:59:41    248s] (I)      early_global_route_priority property id does not exist.
[02/15 05:59:41    248s] (I)      Read Num Blocks=16411  Num Prerouted Wires=0  Num CS=0
[02/15 05:59:41    248s] (I)      Layer 1 (H) : #blockages 13016 : #preroutes 0
[02/15 05:59:41    248s] (I)      Layer 2 (V) : #blockages 2688 : #preroutes 0
[02/15 05:59:41    248s] (I)      Layer 3 (H) : #blockages 353 : #preroutes 0
[02/15 05:59:41    248s] (I)      Layer 4 (V) : #blockages 184 : #preroutes 0
[02/15 05:59:41    248s] (I)      Layer 5 (H) : #blockages 102 : #preroutes 0
[02/15 05:59:41    248s] (I)      Layer 6 (V) : #blockages 68 : #preroutes 0
[02/15 05:59:41    248s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 05:59:41    248s] (I)      Track adjustment: Reducing 23538 tracks (15.00%) for Layer5
[02/15 05:59:41    248s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 05:59:41    248s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 05:59:41    248s] (I)      Number of ignored nets                =      0
[02/15 05:59:41    248s] (I)      Number of connected nets              =      0
[02/15 05:59:41    248s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/15 05:59:41    248s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/15 05:59:41    248s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 05:59:41    248s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 05:59:41    248s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 05:59:41    248s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 05:59:41    248s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 05:59:41    248s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/15 05:59:41    248s] (I)      Ndr track 0 does not exist
[02/15 05:59:41    248s] (I)      ---------------------Grid Graph Info--------------------
[02/15 05:59:41    248s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 05:59:41    248s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 05:59:41    248s] (I)      Site width          :   864  (dbu)
[02/15 05:59:41    248s] (I)      Row height          :  4320  (dbu)
[02/15 05:59:41    248s] (I)      GCell row height    :  4320  (dbu)
[02/15 05:59:41    248s] (I)      GCell width         :  4320  (dbu)
[02/15 05:59:41    248s] (I)      GCell height        :  4320  (dbu)
[02/15 05:59:41    248s] (I)      Grid                :   178   178     7
[02/15 05:59:41    248s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 05:59:41    248s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 05:59:41    248s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 05:59:41    248s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 05:59:41    248s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 05:59:41    248s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 05:59:41    248s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 05:59:41    248s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 05:59:41    248s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 05:59:41    248s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 05:59:41    248s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 05:59:41    248s] (I)      --------------------------------------------------------
[02/15 05:59:41    248s] 
[02/15 05:59:41    248s] [NR-eGR] ============ Routing rule table ============
[02/15 05:59:41    248s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 8175
[02/15 05:59:41    248s] [NR-eGR] ========================================
[02/15 05:59:41    248s] [NR-eGR] 
[02/15 05:59:41    248s] (I)      ==== NDR : (Default) ====
[02/15 05:59:41    248s] (I)      +--------------+--------+
[02/15 05:59:41    248s] (I)      |           ID |      0 |
[02/15 05:59:41    248s] (I)      |      Default |    yes |
[02/15 05:59:41    248s] (I)      |  Clk Special |     no |
[02/15 05:59:41    248s] (I)      | Hard spacing |     no |
[02/15 05:59:41    248s] (I)      |    NDR track | (none) |
[02/15 05:59:41    248s] (I)      |      NDR via | (none) |
[02/15 05:59:41    248s] (I)      |  Extra space |      0 |
[02/15 05:59:41    248s] (I)      |      Shields |      0 |
[02/15 05:59:41    248s] (I)      |   Demand (H) |      1 |
[02/15 05:59:41    248s] (I)      |   Demand (V) |      1 |
[02/15 05:59:41    248s] (I)      |        #Nets |   8175 |
[02/15 05:59:41    248s] (I)      +--------------+--------+
[02/15 05:59:41    248s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:59:41    248s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 05:59:41    248s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:59:41    248s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/15 05:59:41    248s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/15 05:59:41    248s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/15 05:59:41    248s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[02/15 05:59:41    248s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 05:59:41    248s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 05:59:41    248s] (I)      +-------------------------------------------------------------------------------------+
[02/15 05:59:41    248s] (I)      =============== Blocked Tracks ===============
[02/15 05:59:41    248s] (I)      +-------+---------+----------+---------------+
[02/15 05:59:41    248s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 05:59:41    248s] (I)      +-------+---------+----------+---------------+
[02/15 05:59:41    248s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 05:59:41    248s] (I)      |     2 |  221610 |    64225 |        28.98% |
[02/15 05:59:41    248s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 05:59:41    248s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 05:59:41    248s] (I)      |     5 |  158776 |     2706 |         1.70% |
[02/15 05:59:41    248s] (I)      |     6 |  134034 |     9627 |         7.18% |
[02/15 05:59:41    248s] (I)      |     7 |  134034 |     8137 |         6.07% |
[02/15 05:59:41    248s] (I)      +-------+---------+----------+---------------+
[02/15 05:59:41    248s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 5.39 MB )
[02/15 05:59:41    248s] (I)      Reset routing kernel
[02/15 05:59:41    248s] (I)      Started Global Routing ( Curr Mem: 5.39 MB )
[02/15 05:59:41    248s] (I)      totalPins=29742  totalGlobalPin=29580 (99.46%)
[02/15 05:59:41    248s] (I)      ================= Net Group Info =================
[02/15 05:59:41    248s] (I)      +----+----------------+--------------+-----------+
[02/15 05:59:41    248s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 05:59:41    248s] (I)      +----+----------------+--------------+-----------+
[02/15 05:59:41    248s] (I)      |  1 |           8175 |        M2(2) |     M7(7) |
[02/15 05:59:41    248s] (I)      +----+----------------+--------------+-----------+
[02/15 05:59:41    248s] (I)      total 2D Cap : 836174 = (402408 H, 433766 V)
[02/15 05:59:41    248s] (I)      total 2D Demand : 162 = (162 H, 0 V)
[02/15 05:59:41    248s] (I)      init route region map
[02/15 05:59:41    248s] (I)      #blocked GCells = 0
[02/15 05:59:41    248s] (I)      #regions = 1
[02/15 05:59:41    248s] (I)      init safety region map
[02/15 05:59:41    248s] (I)      #blocked GCells = 0
[02/15 05:59:41    248s] (I)      #regions = 1
[02/15 05:59:41    248s] (I)      Adjusted 0 GCells for pin access
[02/15 05:59:41    248s] [NR-eGR] Layer group 1: route 8175 net(s) in layer range [2, 7]
[02/15 05:59:41    248s] (I)      
[02/15 05:59:41    248s] (I)      ============  Phase 1a Route ============
[02/15 05:59:41    248s] (I)      Usage: 82118 = (44474 H, 37644 V) = (11.05% H, 8.68% V) = (4.803e+04um H, 4.066e+04um V)
[02/15 05:59:41    248s] (I)      
[02/15 05:59:41    248s] (I)      ============  Phase 1b Route ============
[02/15 05:59:41    248s] (I)      Usage: 82118 = (44474 H, 37644 V) = (11.05% H, 8.68% V) = (4.803e+04um H, 4.066e+04um V)
[02/15 05:59:41    248s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.868744e+04um
[02/15 05:59:41    248s] (I)      Congestion metric : 0.06%H 0.00%V, 0.06%HV
[02/15 05:59:41    248s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 05:59:41    248s] (I)      
[02/15 05:59:41    248s] (I)      ============  Phase 1c Route ============
[02/15 05:59:41    248s] (I)      Usage: 82118 = (44474 H, 37644 V) = (11.05% H, 8.68% V) = (4.803e+04um H, 4.066e+04um V)
[02/15 05:59:41    248s] (I)      
[02/15 05:59:41    248s] (I)      ============  Phase 1d Route ============
[02/15 05:59:41    248s] (I)      Usage: 82118 = (44474 H, 37644 V) = (11.05% H, 8.68% V) = (4.803e+04um H, 4.066e+04um V)
[02/15 05:59:41    248s] (I)      
[02/15 05:59:41    248s] (I)      ============  Phase 1e Route ============
[02/15 05:59:41    248s] (I)      Usage: 82118 = (44474 H, 37644 V) = (11.05% H, 8.68% V) = (4.803e+04um H, 4.066e+04um V)
[02/15 05:59:41    248s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.868744e+04um
[02/15 05:59:41    248s] (I)      
[02/15 05:59:41    248s] (I)      ============  Phase 1l Route ============
[02/15 05:59:41    248s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/15 05:59:41    248s] (I)      Layer  2:     163102     36398       507        6195      230100    ( 2.62%) 
[02/15 05:59:41    248s] (I)      Layer  3:     192403     34474       120       18165      218130    ( 7.69%) 
[02/15 05:59:41    248s] (I)      Layer  4:     135317     20727        18         158      177064    ( 0.09%) 
[02/15 05:59:41    248s] (I)      Layer  5:     132145      6591         1        1385      156145    ( 0.88%) 
[02/15 05:59:41    248s] (I)      Layer  6:     106027      5507        11        7577      125339    ( 5.70%) 
[02/15 05:59:41    248s] (I)      Layer  7:     106998       979         0        7341      125575    ( 5.52%) 
[02/15 05:59:41    248s] (I)      Total:        835992    104676       657       40818     1032352    ( 3.80%) 
[02/15 05:59:41    248s] (I)      
[02/15 05:59:41    248s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 05:59:41    248s] [NR-eGR]                        OverCon            
[02/15 05:59:41    248s] [NR-eGR]                         #Gcell     %Gcell
[02/15 05:59:41    248s] [NR-eGR]        Layer             (1-2)    OverCon
[02/15 05:59:41    248s] [NR-eGR] ----------------------------------------------
[02/15 05:59:41    248s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/15 05:59:41    248s] [NR-eGR]      M2 ( 2)       507( 1.65%)   ( 1.65%) 
[02/15 05:59:41    248s] [NR-eGR]      M3 ( 3)       111( 0.38%)   ( 0.38%) 
[02/15 05:59:41    248s] [NR-eGR]      M4 ( 4)        16( 0.05%)   ( 0.05%) 
[02/15 05:59:41    248s] [NR-eGR]      M5 ( 5)         1( 0.00%)   ( 0.00%) 
[02/15 05:59:41    248s] [NR-eGR]      M6 ( 6)        10( 0.03%)   ( 0.03%) 
[02/15 05:59:41    248s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/15 05:59:41    248s] [NR-eGR] ----------------------------------------------
[02/15 05:59:41    248s] [NR-eGR]        Total       645( 0.35%)   ( 0.35%) 
[02/15 05:59:41    248s] [NR-eGR] 
[02/15 05:59:41    248s] (I)      Finished Global Routing ( CPU: 0.46 sec, Real: 0.16 sec, Curr Mem: 5.39 MB )
[02/15 05:59:41    248s] (I)      Updating congestion map
[02/15 05:59:41    248s] (I)      total 2D Cap : 842078 = (408209 H, 433869 V)
[02/15 05:59:41    248s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/15 05:59:41    248s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.60 sec, Real: 0.30 sec, Curr Mem: 5.39 MB )
[02/15 05:59:41    248s] Early Global Route congestion estimation runtime: 0.31 seconds, mem = 6071.9M
[02/15 05:59:41    248s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.609, REAL:0.309, MEM:6071.9M, EPOCH TIME: 1771156781.222327
[02/15 05:59:41    248s] OPERPROF: Starting HotSpotCal at level 1, MEM:6071.9M, EPOCH TIME: 1771156781.222385
[02/15 05:59:41    248s] [hotspot] +------------+---------------+---------------+
[02/15 05:59:41    248s] [hotspot] |            |   max hotspot | total hotspot |
[02/15 05:59:41    248s] [hotspot] +------------+---------------+---------------+
[02/15 05:59:41    248s] [hotspot] | normalized |          0.00 |          0.00 |
[02/15 05:59:41    248s] [hotspot] +------------+---------------+---------------+
[02/15 05:59:41    248s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 05:59:41    248s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 05:59:41    248s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.006, MEM:6071.9M, EPOCH TIME: 1771156781.228396
[02/15 05:59:41    248s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:6071.9M, EPOCH TIME: 1771156781.230484
[02/15 05:59:41    248s] Starting Early Global Route wiring: mem = 6071.9M
[02/15 05:59:41    248s] (I)      Running track assignment and export wires
[02/15 05:59:41    248s] (I)      Delete wires for 8175 nets 
[02/15 05:59:41    248s] (I)      ============= Track Assignment ============
[02/15 05:59:41    248s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.39 MB )
[02/15 05:59:41    248s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/15 05:59:41    248s] (I)      Run Multi-thread track assignment
[02/15 05:59:41    249s] (I)      Finished Track Assignment (8T) ( CPU: 0.26 sec, Real: 0.05 sec, Curr Mem: 5.40 MB )
[02/15 05:59:41    249s] (I)      Started Export ( Curr Mem: 5.40 MB )
[02/15 05:59:41    249s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/15 05:59:41    249s] [NR-eGR] Total eGR-routed clock nets wire length: 3747um, number of vias: 4424
[02/15 05:59:41    249s] [NR-eGR] --------------------------------------------------------------------------
[02/15 05:59:41    249s] [NR-eGR]              Length (um)   Vias 
[02/15 05:59:41    249s] [NR-eGR] --------------------------------
[02/15 05:59:41    249s] [NR-eGR]  M1   (1V)             0  28587 
[02/15 05:59:41    249s] [NR-eGR]  M2   (2H)         25375  41348 
[02/15 05:59:41    249s] [NR-eGR]  M3   (3V)         34741   8278 
[02/15 05:59:41    249s] [NR-eGR]  M4   (4H)         20487   3339 
[02/15 05:59:41    249s] [NR-eGR]  M5   (5V)          6491   1213 
[02/15 05:59:41    249s] [NR-eGR]  M6   (6H)          5790    325 
[02/15 05:59:41    249s] [NR-eGR]  M7   (7V)          1063      0 
[02/15 05:59:41    249s] [NR-eGR]  M8   (8H)             0      0 
[02/15 05:59:41    249s] [NR-eGR]  M9   (9V)             0      0 
[02/15 05:59:41    249s] [NR-eGR]  Pad  (10H)            0      0 
[02/15 05:59:41    249s] [NR-eGR] --------------------------------
[02/15 05:59:41    249s] [NR-eGR]       Total        93947  83090 
[02/15 05:59:41    249s] [NR-eGR] --------------------------------------------------------------------------
[02/15 05:59:41    249s] [NR-eGR] Total half perimeter of net bounding box: 73675um
[02/15 05:59:41    249s] [NR-eGR] Total length: 93947um, number of vias: 83090
[02/15 05:59:41    249s] [NR-eGR] --------------------------------------------------------------------------
[02/15 05:59:41    249s] (I)      == Layer wire length by net rule ==
[02/15 05:59:41    249s] (I)                   Default 
[02/15 05:59:41    249s] (I)      ---------------------
[02/15 05:59:41    249s] (I)       M1   (1V)       0um 
[02/15 05:59:41    249s] (I)       M2   (2H)   25375um 
[02/15 05:59:41    249s] (I)       M3   (3V)   34741um 
[02/15 05:59:41    249s] (I)       M4   (4H)   20487um 
[02/15 05:59:41    249s] (I)       M5   (5V)    6491um 
[02/15 05:59:41    249s] (I)       M6   (6H)    5790um 
[02/15 05:59:41    249s] (I)       M7   (7V)    1063um 
[02/15 05:59:41    249s] (I)       M8   (8H)       0um 
[02/15 05:59:41    249s] (I)       M9   (9V)       0um 
[02/15 05:59:41    249s] (I)       Pad  (10H)      0um 
[02/15 05:59:41    249s] (I)      ---------------------
[02/15 05:59:41    249s] (I)            Total  93947um 
[02/15 05:59:41    249s] (I)      == Layer via count by net rule ==
[02/15 05:59:41    249s] (I)                   Default 
[02/15 05:59:41    249s] (I)      ---------------------
[02/15 05:59:41    249s] (I)       M1   (1V)     28587 
[02/15 05:59:41    249s] (I)       M2   (2H)     41348 
[02/15 05:59:41    249s] (I)       M3   (3V)      8278 
[02/15 05:59:41    249s] (I)       M4   (4H)      3339 
[02/15 05:59:41    249s] (I)       M5   (5V)      1213 
[02/15 05:59:41    249s] (I)       M6   (6H)       325 
[02/15 05:59:41    249s] (I)       M7   (7V)         0 
[02/15 05:59:41    249s] (I)       M8   (8H)         0 
[02/15 05:59:41    249s] (I)       M9   (9V)         0 
[02/15 05:59:41    249s] (I)       Pad  (10H)        0 
[02/15 05:59:41    249s] (I)      ---------------------
[02/15 05:59:41    249s] (I)            Total    83090 
[02/15 05:59:41    249s] (I)      Finished Export ( CPU: 0.35 sec, Real: 0.22 sec, Curr Mem: 5.22 MB )
[02/15 05:59:41    249s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 05:59:41    249s] (I)      Global routing data unavailable, rerun eGR
[02/15 05:59:41    249s] (I)      Initializing eGR engine (regular)
[02/15 05:59:41    249s] Set min layer with design mode ( 2 )
[02/15 05:59:41    249s] Set max layer with design mode ( 7 )
[02/15 05:59:41    249s] (I)      clean place blk overflow:
[02/15 05:59:41    249s] (I)      H : enabled 1.00 0
[02/15 05:59:41    249s] (I)      V : enabled 1.00 0
[02/15 05:59:41    249s] Early Global Route wiring runtime: 0.29 seconds, mem = 5998.3M
[02/15 05:59:41    249s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.635, REAL:0.294, MEM:5998.3M, EPOCH TIME: 1771156781.524280
[02/15 05:59:41    249s] OPERPROF: Starting HotSpotCal at level 1, MEM:5998.3M, EPOCH TIME: 1771156781.524358
[02/15 05:59:41    249s] [hotspot] +------------+---------------+---------------+
[02/15 05:59:41    249s] [hotspot] |            |   max hotspot | total hotspot |
[02/15 05:59:41    249s] [hotspot] +------------+---------------+---------------+
[02/15 05:59:41    249s] [hotspot] | normalized |          0.00 |          0.00 |
[02/15 05:59:41    249s] [hotspot] +------------+---------------+---------------+
[02/15 05:59:41    249s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 05:59:41    249s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 05:59:41    249s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.006, MEM:5998.3M, EPOCH TIME: 1771156781.530360
[02/15 05:59:41    249s] [hotspot] Hotspot report including placement blocked areas
[02/15 05:59:41    249s] OPERPROF: Starting HotSpotCal at level 1, MEM:5998.3M, EPOCH TIME: 1771156781.530464
[02/15 05:59:41    249s] [hotspot] +------------+---------------+---------------+
[02/15 05:59:41    249s] [hotspot] |            |   max hotspot | total hotspot |
[02/15 05:59:41    249s] [hotspot] +------------+---------------+---------------+
[02/15 05:59:41    249s] [hotspot] | normalized |          0.00 |          0.00 |
[02/15 05:59:41    249s] [hotspot] +------------+---------------+---------------+
[02/15 05:59:41    249s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 05:59:41    249s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 05:59:41    249s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.004, MEM:5998.3M, EPOCH TIME: 1771156781.534913
[02/15 05:59:41    249s] 0 delay mode for cte disabled.
[02/15 05:59:41    249s] SKP cleared!
[02/15 05:59:41    249s] 
[02/15 05:59:41    249s] *** Finished incrementalPlace (cpu=0:01:09, real=0:00:17.0)***
[02/15 05:59:41    249s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:5790.3M, EPOCH TIME: 1771156781.574055
[02/15 05:59:41    249s] Deleting eGR PG blockage cache
[02/15 05:59:41    249s] Disable eGR PG blockage caching
[02/15 05:59:41    249s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:5790.3M, EPOCH TIME: 1771156781.574214
[02/15 05:59:41    249s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5790.3M, EPOCH TIME: 1771156781.581926
[02/15 05:59:41    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:41    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:41    249s] Cell systolic_top LLGs are deleted
[02/15 05:59:41    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:41    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:41    249s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:5790.3M, EPOCH TIME: 1771156781.582769
[02/15 05:59:41    249s] Start to check current routing status for nets...
[02/15 05:59:41    249s] All nets are already routed correctly.
[02/15 05:59:41    249s] End to check current routing status for nets (mem=5790.3M)
[02/15 05:59:41    249s] Extraction called for design 'systolic_top' of instances=10564 and nets=8765 using extraction engine 'preRoute' .
[02/15 05:59:41    249s] PreRoute RC Extraction called for design systolic_top.
[02/15 05:59:41    249s] RC Extraction called in multi-corner(1) mode.
[02/15 05:59:41    249s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/15 05:59:41    249s] Type 'man IMPEXT-6197' for more detail.
[02/15 05:59:41    249s] RCMode: PreRoute
[02/15 05:59:41    249s]       RC Corner Indexes            0   
[02/15 05:59:41    249s] Capacitance Scaling Factor   : 1.00000 
[02/15 05:59:41    249s] Resistance Scaling Factor    : 1.00000 
[02/15 05:59:41    249s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 05:59:41    249s] Clock Res. Scaling Factor    : 1.00000 
[02/15 05:59:41    249s] Shrink Factor                : 1.00000
[02/15 05:59:41    249s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 05:59:41    249s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 05:59:41    249s] Updating RC Grid density data for preRoute extraction ...
[02/15 05:59:41    249s] eee: pegSigSF=1.070000
[02/15 05:59:41    249s] Initializing multi-corner resistance tables ...
[02/15 05:59:41    249s] eee: Grid unit RC data computation started
[02/15 05:59:41    249s] eee: Grid unit RC data computation completed
[02/15 05:59:41    249s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 05:59:41    249s] eee: l=2 avDens=0.213059 usedTrk=5177.326379 availTrk=24300.000000 sigTrk=5177.326379
[02/15 05:59:41    249s] eee: l=3 avDens=0.156215 usedTrk=3772.582500 availTrk=24150.000000 sigTrk=3772.582500
[02/15 05:59:41    249s] eee: l=4 avDens=0.134295 usedTrk=2228.459443 availTrk=16593.750000 sigTrk=2228.459443
[02/15 05:59:41    249s] eee: l=5 avDens=0.046309 usedTrk=602.022129 availTrk=13000.000000 sigTrk=602.022129
[02/15 05:59:41    249s] eee: l=6 avDens=0.051550 usedTrk=552.388705 availTrk=10715.625000 sigTrk=552.388705
[02/15 05:59:41    249s] eee: l=7 avDens=0.016694 usedTrk=114.093333 availTrk=6834.375000 sigTrk=114.093333
[02/15 05:59:41    249s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:59:41    249s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:59:41    249s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 05:59:41    249s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 05:59:41    249s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 05:59:41    249s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.229580 uaWl=1.000000 uaWlH=0.360100 aWlH=0.000000 lMod=0 pMax=0.864900 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 05:59:41    249s] eee: uR 0.000219 of RC Grid (17 6 4) is > max uR 0.000218 of layer.
[02/15 05:59:41    249s] eee: uR 0.000219 of RC Grid (17 12 4) is > max uR 0.000218 of layer.
[02/15 05:59:41    249s] eee: uR 0.000173 of RC Grid (0 1 6) is > max uR 0.000163 of layer.
[02/15 05:59:41    249s] eee: uR 0.000173 of RC Grid (0 3 6) is > max uR 0.000163 of layer.
[02/15 05:59:41    249s] eee: uR 0.000173 of RC Grid (0 13 6) is > max uR 0.000163 of layer.
[02/15 05:59:41    249s] eee: uR 0.000173 of RC Grid (0 15 6) is > max uR 0.000163 of layer.
[02/15 05:59:41    249s] eee: uR 0.000173 of RC Grid (0 17 6) is > max uR 0.000163 of layer.
[02/15 05:59:41    249s] eee: uR 0.000173 of RC Grid (17 1 6) is > max uR 0.000163 of layer.
[02/15 05:59:41    249s] eee: uR 0.000173 of RC Grid (17 17 6) is > max uR 0.000163 of layer.
[02/15 05:59:41    249s] eee: NetCapCache creation started. (Current Mem: 5790.320M) 
[02/15 05:59:41    249s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5790.320M) 
[02/15 05:59:41    249s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 05:59:41    249s] eee: Metal Layers Info:
[02/15 05:59:41    249s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 05:59:41    249s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 05:59:41    249s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 05:59:41    249s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 05:59:41    249s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 05:59:41    249s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 05:59:41    249s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 05:59:41    249s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 05:59:41    249s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 05:59:41    249s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 05:59:41    249s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 05:59:41    249s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 05:59:41    249s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 05:59:41    249s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 05:59:41    249s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 05:59:41    249s] eee: +-----------------------NDR Info-----------------------+
[02/15 05:59:41    249s] eee: NDR Count = 0, Fake NDR = 0
[02/15 05:59:41    249s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 5790.320M)
[02/15 05:59:41    249s] **optDesign ... cpu = 0:02:05, real = 0:01:11, mem = 3209.6M, totSessionCpu=0:04:10 **
[02/15 05:59:41    249s] Starting delay calculation for Setup views
[02/15 05:59:41    250s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/15 05:59:41    250s] #################################################################################
[02/15 05:59:41    250s] # Design Stage: PreRoute
[02/15 05:59:41    250s] # Design Name: systolic_top
[02/15 05:59:41    250s] # Design Mode: 45nm
[02/15 05:59:41    250s] # Analysis Mode: MMMC Non-OCV 
[02/15 05:59:41    250s] # Parasitics Mode: No SPEF/RCDB 
[02/15 05:59:41    250s] # Signoff Settings: SI Off 
[02/15 05:59:41    250s] #################################################################################
[02/15 05:59:42    251s] Calculate delays in Single mode...
[02/15 05:59:42    251s] Topological Sorting (REAL = 0:00:00.0, MEM = 5716.3M, InitMEM = 5716.3M)
[02/15 05:59:42    251s] Start delay calculation (fullDC) (8 T). (MEM=3277.39)
[02/15 05:59:42    251s] End AAE Lib Interpolated Model. (MEM=3291.476562 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 05:59:43    257s] Total number of fetched objects 8559
[02/15 05:59:43    257s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[02/15 05:59:43    257s] End delay calculation. (MEM=3386.08 CPU=0:00:05.2 REAL=0:00:01.0)
[02/15 05:59:43    257s] End delay calculation (fullDC). (MEM=3386.08 CPU=0:00:06.0 REAL=0:00:01.0)
[02/15 05:59:43    257s] *** CDM Built up (cpu=0:00:07.3  real=0:00:02.0  mem= 5695.8M) ***
[02/15 05:59:43    258s] *** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:02.0 totSessionCpu=0:04:18 mem=5695.8M)
[02/15 05:59:43    258s] Begin: Collecting metrics
[02/15 05:59:43    258s] **INFO: Starting Blocking QThread with 8 CPU
[02/15 05:59:43    258s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/15 05:59:43    258s] Multi-CPU acceleration using 8 CPU(s).
[02/15 05:59:43      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.8M
[02/15 05:59:43      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/15 05:59:43      0s] 
[02/15 05:59:43      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3387.5M, current mem=2523.1M)
[02/15 05:59:43      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3387.5M, current mem=2524.1M)
[02/15 05:59:43      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.0M
[02/15 05:59:43      0s] 
[02/15 05:59:43      0s] =============================================================================================
[02/15 05:59:43      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[02/15 05:59:43      0s]                                                                                 23.14-s088_1
[02/15 05:59:43      0s] =============================================================================================
[02/15 05:59:43      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 05:59:43      0s] ---------------------------------------------------------------------------------------------
[02/15 05:59:43      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/15 05:59:43      0s] ---------------------------------------------------------------------------------------------
[02/15 05:59:43      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/15 05:59:43      0s] ---------------------------------------------------------------------------------------------

[02/15 05:59:43    258s]  
_______________________________________________________________________
[02/15 05:59:44    258s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -7.603 |           |    -5447 |       55.43 |            |              | 0:00:03  |        5312 | 1304 |  45 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        5600 |      |     |
| drv_fixing              |     0.000 |   -0.421 |         0 |       -4 |       55.85 |            |              | 0:00:02  |        5688 |      |     |
| drv_fixing_2            |     0.000 |   -0.235 |         0 |       -2 |       56.07 |            |              | 0:00:02  |        5728 |    0 |   0 |
| global_opt              |           |    0.020 |           |        0 |       56.24 |            |              | 0:00:03  |        5736 |      |     |
| area_reclaiming         |     0.000 |    0.020 |         0 |        0 |       56.12 |            |              | 0:00:04  |        5736 |      |     |
| incremental_replacement |    -0.007 |   -0.007 |           |       -0 |             |       0.00 |         0.00 | 0:00:20  |        5736 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 05:59:44    258s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3387.5M, current mem=3279.8M)

[02/15 05:59:44    258s] End: Collecting metrics
[02/15 05:59:44    258s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:18.4/0:00:19.6 (4.0), totSession cpu/real = 0:04:18.5/0:02:19.0 (1.9), mem = 5703.8M
[02/15 05:59:44    258s] 
[02/15 05:59:44    258s] =============================================================================================
[02/15 05:59:44    258s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.14-s088_1
[02/15 05:59:44    258s] =============================================================================================
[02/15 05:59:44    258s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 05:59:44    258s] ---------------------------------------------------------------------------------------------
[02/15 05:59:44    258s] [ MetricReport           ]      1   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:00.3    0.5
[02/15 05:59:44    258s] [ RefinePlace            ]      1   0:00:00.9  (   4.6 % )     0:00:00.9 /  0:00:01.6    1.8
[02/15 05:59:44    258s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[02/15 05:59:44    258s] [ ExtractRC              ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[02/15 05:59:44    258s] [ UpdateTimingGraph      ]      1   0:00:00.4  (   2.0 % )     0:00:01.8 /  0:00:08.4    4.7
[02/15 05:59:44    258s] [ FullDelayCalc          ]      1   0:00:01.3  (   6.6 % )     0:00:01.3 /  0:00:07.3    5.7
[02/15 05:59:44    258s] [ TimingUpdate           ]      3   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:01.8    5.9
[02/15 05:59:44    258s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:44    258s] [ MISC                   ]          0:00:15.9  (  80.8 % )     0:00:15.9 /  0:01:06.7    4.2
[02/15 05:59:44    258s] ---------------------------------------------------------------------------------------------
[02/15 05:59:44    258s]  IncrReplace #1 TOTAL               0:00:19.6  ( 100.0 % )     0:00:19.6 /  0:01:18.4    4.0
[02/15 05:59:44    258s] ---------------------------------------------------------------------------------------------
[02/15 05:59:44    259s] *** Timing NOT met, worst failing slack is -0.007
[02/15 05:59:44    259s] *** Check timing (0:00:00.0)
[02/15 05:59:44    259s] Deleting Lib Analyzer.
[02/15 05:59:44    259s] Begin: GigaOpt Optimization in TNS mode
[02/15 05:59:44    261s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[02/15 05:59:44    261s] Info: 1 clock net  excluded from IPO operation.
[02/15 05:59:44    261s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:21.1/0:02:19.7 (1.9), mem = 5727.8M
[02/15 05:59:44    261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.6
[02/15 05:59:44    261s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 05:59:44    261s] 
[02/15 05:59:44    261s] Creating Lib Analyzer ...
[02/15 05:59:45    261s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 05:59:45    261s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 05:59:45    261s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 05:59:45    261s] 
[02/15 05:59:45    261s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 05:59:45    261s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:22 mem=5727.8M
[02/15 05:59:45    261s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:22 mem=5727.8M
[02/15 05:59:45    261s] Creating Lib Analyzer, finished. 
[02/15 05:59:45    262s] 
[02/15 05:59:45    262s] Active Setup views: view_tt 
[02/15 05:59:45    262s] Cell systolic_top LLGs are deleted
[02/15 05:59:45    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:45    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:45    262s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5727.8M, EPOCH TIME: 1771156785.902814
[02/15 05:59:45    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:45    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:45    262s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5727.8M, EPOCH TIME: 1771156785.903351
[02/15 05:59:45    262s] Max number of tech site patterns supported in site array is 256.
[02/15 05:59:45    262s] Core basic site is asap7sc7p5t
[02/15 05:59:45    262s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 05:59:45    262s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 05:59:45    262s] Fast DP-INIT is on for default
[02/15 05:59:45    262s] Atter site array init, number of instance map data is 0.
[02/15 05:59:45    262s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.020, REAL:0.016, MEM:5727.8M, EPOCH TIME: 1771156785.919238
[02/15 05:59:45    262s] 
[02/15 05:59:45    262s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:45    262s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:45    262s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.030, REAL:0.026, MEM:5727.8M, EPOCH TIME: 1771156785.928645
[02/15 05:59:45    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:59:45    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:45    262s] [oiPhyDebug] optDemand 300278016000.00, spDemand 281578291200.00.
[02/15 05:59:45    262s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10564
[02/15 05:59:45    262s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[02/15 05:59:45    262s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:22 mem=5727.8M
[02/15 05:59:45    262s] OPERPROF: Starting DPlace-Init at level 1, MEM:5727.8M, EPOCH TIME: 1771156785.934104
[02/15 05:59:45    262s] Processing tracks to init pin-track alignment.
[02/15 05:59:45    262s] z: 1, totalTracks: 0
[02/15 05:59:45    262s] z: 3, totalTracks: 1
[02/15 05:59:45    262s] z: 5, totalTracks: 1
[02/15 05:59:45    262s] z: 7, totalTracks: 1
[02/15 05:59:45    262s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/15 05:59:45    262s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/15 05:59:45    262s] Initializing Route Infrastructure for color support ...
[02/15 05:59:45    262s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5727.8M, EPOCH TIME: 1771156785.934332
[02/15 05:59:45    262s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.001, MEM:5727.8M, EPOCH TIME: 1771156785.934833
[02/15 05:59:45    262s] Route Infrastructure Initialized for color support successfully.
[02/15 05:59:45    262s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5727.8M, EPOCH TIME: 1771156785.942596
[02/15 05:59:45    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:45    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:45    262s] 
[02/15 05:59:45    262s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:45    262s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:45    262s] OPERPROF:     Starting CMU at level 3, MEM:5727.8M, EPOCH TIME: 1771156785.960078
[02/15 05:59:45    262s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5727.8M, EPOCH TIME: 1771156785.961272
[02/15 05:59:45    262s] 
[02/15 05:59:45    262s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 05:59:45    262s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.020, REAL:0.020, MEM:5727.8M, EPOCH TIME: 1771156785.962950
[02/15 05:59:45    262s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5727.8M, EPOCH TIME: 1771156785.963004
[02/15 05:59:45    262s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5727.8M, EPOCH TIME: 1771156785.963188
[02/15 05:59:45    262s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5727.8MB).
[02/15 05:59:45    262s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.031, MEM:5727.8M, EPOCH TIME: 1771156785.965267
[02/15 05:59:45    262s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 05:59:46    262s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10564
[02/15 05:59:46    262s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:22 mem=5727.8M
[02/15 05:59:46    262s] ### Creating RouteCongInterface, started
[02/15 05:59:46    262s] 
[02/15 05:59:46    262s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9500} {4, 0.568, 0.9500} {5, 0.243, 0.9500} {6, 0.243, 0.9500} {7, 0.122, 0.9500} 
[02/15 05:59:46    262s] 
[02/15 05:59:46    262s] #optDebug: {0, 1.000}
[02/15 05:59:46    262s] ### Creating RouteCongInterface, finished
[02/15 05:59:46    262s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:46    262s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:46    262s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 05:59:46    262s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 05:59:46    262s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:46    262s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:46    262s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 05:59:46    262s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 05:59:46    262s] *info: 1 clock net excluded
[02/15 05:59:46    262s] *info: 204 no-driver nets excluded.
[02/15 05:59:46    262s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90654.1
[02/15 05:59:46    262s] PathGroup :  reg2reg  TargetSlack : 0.02 
[02/15 05:59:46    262s] ** GigaOpt Optimizer WNS Slack -0.007 TNS Slack -0.012 Density 56.12
[02/15 05:59:46    262s] Optimizer TNS Opt
[02/15 05:59:46    262s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.051| 0.000|
|reg2reg   |-0.007|-0.012|
|HEPG      |-0.007|-0.012|
|All Paths |-0.007|-0.012|
+----------+------+------+

[02/15 05:59:46    262s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5855.8M, EPOCH TIME: 1771156786.579035
[02/15 05:59:46    262s] Found 0 hard placement blockage before merging.
[02/15 05:59:46    262s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5855.8M, EPOCH TIME: 1771156786.579268
[02/15 05:59:46    264s] Active Path Group: reg2reg  
[02/15 05:59:46    264s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 05:59:46    264s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/15 05:59:46    264s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 05:59:46    264s] |  -0.007|   -0.007|  -0.012|   -0.012|   56.12%|   0:00:00.0| 5855.8M|   view_tt|  reg2reg| u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_r |
[02/15 05:59:46    264s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/15 05:59:47    265s] |   0.003|    0.003|   0.000|    0.000|   56.13%|   0:00:01.0| 5933.9M|   view_tt|  reg2reg| u_array_gen_row[2].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/15 05:59:47    265s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/15 05:59:47    265s] |   0.012|    0.012|   0.000|    0.000|   56.14%|   0:00:00.0| 5941.9M|   view_tt|  reg2reg| u_array_gen_row[3].gen_col[2].u_pe_u_mac_acc_reg_r |
[02/15 05:59:47    265s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/15 05:59:47    267s] |   0.016|    0.016|   0.000|    0.000|   56.16%|   0:00:00.0| 5986.9M|   view_tt|  reg2reg| u_array_gen_row[2].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/15 05:59:47    267s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/15 05:59:47    267s] |   0.020|    0.021|   0.000|    0.000|   56.16%|   0:00:00.0| 5994.9M|        NA|       NA| NA                                                 |
[02/15 05:59:47    267s] |   0.020|    0.021|   0.000|    0.000|   56.16%|   0:00:00.0| 5994.9M|   view_tt|       NA| NA                                                 |
[02/15 05:59:47    267s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 05:59:47    267s] 
[02/15 05:59:47    267s] *** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:01.0 mem=5994.9M) ***
[02/15 05:59:47    267s] 
[02/15 05:59:47    267s] *** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:01.0 mem=5994.9M) ***
[02/15 05:59:47    267s] Deleting 0 temporary hard placement blockage(s).
[02/15 05:59:47    267s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.051|0.000|
|reg2reg   |0.021|0.000|
|HEPG      |0.021|0.000|
|All Paths |0.021|0.000|
+----------+-----+-----+

[02/15 05:59:47    267s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.90654.1
[02/15 05:59:47    267s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5994.9M, EPOCH TIME: 1771156787.920254
[02/15 05:59:47    267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10574).
[02/15 05:59:47    267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:47    267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:47    267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:47    267s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.066, REAL:0.047, MEM:5994.9M, EPOCH TIME: 1771156787.967366
[02/15 05:59:48    268s] *** Finished re-routing un-routed nets (5994.9M) ***
[02/15 05:59:48    268s] OPERPROF: Starting DPlace-Init at level 1, MEM:5994.9M, EPOCH TIME: 1771156788.112064
[02/15 05:59:48    268s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5994.9M, EPOCH TIME: 1771156788.112382
[02/15 05:59:48    268s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5994.9M, EPOCH TIME: 1771156788.113049
[02/15 05:59:48    268s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5994.9M, EPOCH TIME: 1771156788.122122
[02/15 05:59:48    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:48    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:48    268s] 
[02/15 05:59:48    268s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:48    268s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:48    268s] OPERPROF:     Starting CMU at level 3, MEM:5994.9M, EPOCH TIME: 1771156788.147085
[02/15 05:59:48    268s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:5994.9M, EPOCH TIME: 1771156788.148689
[02/15 05:59:48    268s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.029, REAL:0.029, MEM:5994.9M, EPOCH TIME: 1771156788.151191
[02/15 05:59:48    268s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5994.9M, EPOCH TIME: 1771156788.151271
[02/15 05:59:48    268s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5994.9M, EPOCH TIME: 1771156788.151555
[02/15 05:59:48    268s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:5994.9M, EPOCH TIME: 1771156788.154515
[02/15 05:59:48    268s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 05:59:48    268s] 
[02/15 05:59:48    268s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=5994.9M) ***
[02/15 05:59:48    268s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.90654.1
[02/15 05:59:48    268s] ** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 56.16
[02/15 05:59:48    268s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.051|0.000|
|reg2reg   |0.021|0.000|
|HEPG      |0.021|0.000|
|All Paths |0.021|0.000|
+----------+-----+-----+

[02/15 05:59:48    268s] Bottom Preferred Layer:
[02/15 05:59:48    268s]     None
[02/15 05:59:48    268s] Via Pillar Rule:
[02/15 05:59:48    268s]     None
[02/15 05:59:48    268s] Finished writing unified metrics of routing constraints.
[02/15 05:59:48    268s] 
[02/15 05:59:48    268s] *** Finish pre-CTS Setup Fixing (cpu=0:00:05.7 real=0:00:02.0 mem=5994.9M) ***
[02/15 05:59:48    268s] 
[02/15 05:59:48    268s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90654.1
[02/15 05:59:48    268s] Total-nets :: 8185, Stn-nets :: 38, ratio :: 0.464264 %, Total-len 94072.3, Stn-len 1510.62
[02/15 05:59:48    268s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10574
[02/15 05:59:48    268s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5866.9M, EPOCH TIME: 1771156788.499019
[02/15 05:59:48    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:59:48    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:48    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:48    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:48    268s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.046, REAL:0.015, MEM:5866.9M, EPOCH TIME: 1771156788.514309
[02/15 05:59:48    268s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.6
[02/15 05:59:48    268s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.5/0:00:03.6 (2.1), totSession cpu/real = 0:04:28.6/0:02:23.3 (1.9), mem = 5866.9M
[02/15 05:59:48    268s] 
[02/15 05:59:48    268s] =============================================================================================
[02/15 05:59:48    268s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              23.14-s088_1
[02/15 05:59:48    268s] =============================================================================================
[02/15 05:59:48    268s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 05:59:48    268s] ---------------------------------------------------------------------------------------------
[02/15 05:59:48    268s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.3
[02/15 05:59:48    268s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  19.6 % )     0:00:00.7 /  0:00:00.8    1.1
[02/15 05:59:48    268s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:48    268s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.2    2.3
[02/15 05:59:48    268s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.2
[02/15 05:59:48    268s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[02/15 05:59:48    268s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:48    268s] [ TransformInit          ]      1   0:00:00.4  (  11.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/15 05:59:48    268s] [ OptimizationStep       ]      1   0:00:00.0  (   1.1 % )     0:00:00.9 /  0:00:03.1    3.5
[02/15 05:59:48    268s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.5 % )     0:00:00.8 /  0:00:03.0    3.6
[02/15 05:59:48    268s] [ OptGetWeight           ]      4   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.1
[02/15 05:59:48    268s] [ OptEval                ]      4   0:00:00.4  (  10.5 % )     0:00:00.4 /  0:00:02.0    5.3
[02/15 05:59:48    268s] [ OptCommit              ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 05:59:48    268s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.5    2.3
[02/15 05:59:48    268s] [ IncrDelayCalc          ]     27   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.4    2.3
[02/15 05:59:48    268s] [ SetupOptGetWorkingSet  ]      4   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.9
[02/15 05:59:48    268s] [ SetupOptGetActiveNode  ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 05:59:48    268s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    6.6
[02/15 05:59:48    268s] [ TnsPass                ]      1   0:00:00.5  (  14.6 % )     0:00:01.8 /  0:00:05.5    3.0
[02/15 05:59:48    268s] [ RefinePlace            ]      1   0:00:00.3  (   8.3 % )     0:00:00.3 /  0:00:00.4    1.3
[02/15 05:59:48    268s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[02/15 05:59:48    268s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[02/15 05:59:48    268s] [ IncrTimingUpdate       ]     10   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.3    3.6
[02/15 05:59:48    268s] [ MISC                   ]          0:00:00.6  (  15.4 % )     0:00:00.6 /  0:00:00.6    1.1
[02/15 05:59:48    268s] ---------------------------------------------------------------------------------------------
[02/15 05:59:48    268s]  TnsOpt #1 TOTAL                    0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:07.5    2.1
[02/15 05:59:48    268s] ---------------------------------------------------------------------------------------------
[02/15 05:59:48    268s] Begin: Collecting metrics
[02/15 05:59:48    268s] 
	GigaOpt Setup Optimization summary:
[02/15 05:59:48    268s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.007 |   -0.007 |        -0 |       -0 |       56.12 | 0:00:02  |        5856 |
	| tns_pass_0       |     0.021 |    0.021 |         0 |        0 |       56.16 | 0:00:01  |        5995 |
	| legalization_0   |     0.021 |    0.021 |         0 |        0 |       56.16 | 0:00:01  |        5995 |
	| end_setup_fixing |     0.021 |    0.021 |         0 |        0 |       56.16 | 0:00:00  |        5995 |
	 ------------------------------------------------------------------------------------------------------- 
[02/15 05:59:48    268s] 
[02/15 05:59:48    268s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -7.603 |           |    -5447 |       55.43 |            |              | 0:00:03  |        5312 | 1304 |  45 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        5600 |      |     |
| drv_fixing              |     0.000 |   -0.421 |         0 |       -4 |       55.85 |            |              | 0:00:02  |        5688 |      |     |
| drv_fixing_2            |     0.000 |   -0.235 |         0 |       -2 |       56.07 |            |              | 0:00:02  |        5728 |    0 |   0 |
| global_opt              |           |    0.020 |           |        0 |       56.24 |            |              | 0:00:03  |        5736 |      |     |
| area_reclaiming         |     0.000 |    0.020 |         0 |        0 |       56.12 |            |              | 0:00:04  |        5736 |      |     |
| incremental_replacement |    -0.007 |   -0.007 |           |       -0 |             |       0.00 |         0.00 | 0:00:20  |        5736 |      |     |
| tns_fixing              |     0.021 |    0.021 |         0 |        0 |       56.16 |            |              | 0:00:04  |        5995 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 05:59:48    268s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3645.0M, current mem=3424.8M)

[02/15 05:59:48    268s] End: Collecting metrics
[02/15 05:59:48    268s] End: GigaOpt Optimization in TNS mode
[02/15 05:59:48    268s] *** Timing Is met
[02/15 05:59:48    268s] *** Check timing (0:00:00.0)
[02/15 05:59:48    269s] *** Timing Is met
[02/15 05:59:48    269s] *** Check timing (0:00:00.0)
[02/15 05:59:48    269s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 8 -preCTS
[02/15 05:59:48    269s] Info: 1 clock net  excluded from IPO operation.
[02/15 05:59:48    269s] ### Creating LA Mngr. totSessionCpu=0:04:29 mem=5866.9M
[02/15 05:59:48    269s] ### Creating LA Mngr, finished. totSessionCpu=0:04:29 mem=5866.9M
[02/15 05:59:48    269s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/15 05:59:48    269s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5962.9M, EPOCH TIME: 1771156788.968435
[02/15 05:59:48    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:48    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:48    269s] 
[02/15 05:59:48    269s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:48    269s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:48    269s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.031, REAL:0.031, MEM:5962.9M, EPOCH TIME: 1771156788.999570
[02/15 05:59:49    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 05:59:49    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:49    269s] [oiPhyDebug] optDemand 300509429760.00, spDemand 281809704960.00.
[02/15 05:59:49    269s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10574
[02/15 05:59:49    269s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 05:59:49    269s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:29 mem=5962.9M
[02/15 05:59:49    269s] OPERPROF: Starting DPlace-Init at level 1, MEM:5962.9M, EPOCH TIME: 1771156789.012124
[02/15 05:59:49    269s] Processing tracks to init pin-track alignment.
[02/15 05:59:49    269s] z: 1, totalTracks: 0
[02/15 05:59:49    269s] z: 3, totalTracks: 1
[02/15 05:59:49    269s] z: 5, totalTracks: 1
[02/15 05:59:49    269s] z: 7, totalTracks: 1
[02/15 05:59:49    269s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/15 05:59:49    269s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/15 05:59:49    269s] Initializing Route Infrastructure for color support ...
[02/15 05:59:49    269s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5962.9M, EPOCH TIME: 1771156789.012385
[02/15 05:59:49    269s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5962.9M, EPOCH TIME: 1771156789.012951
[02/15 05:59:49    269s] Route Infrastructure Initialized for color support successfully.
[02/15 05:59:49    269s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5962.9M, EPOCH TIME: 1771156789.020445
[02/15 05:59:49    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:49    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 05:59:49    269s] 
[02/15 05:59:49    269s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 05:59:49    269s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 05:59:49    269s] OPERPROF:     Starting CMU at level 3, MEM:5962.9M, EPOCH TIME: 1771156789.037892
[02/15 05:59:49    269s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5962.9M, EPOCH TIME: 1771156789.038909
[02/15 05:59:49    269s] 
[02/15 05:59:49    269s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 05:59:49    269s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.021, REAL:0.021, MEM:5962.9M, EPOCH TIME: 1771156789.041616
[02/15 05:59:49    269s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5962.9M, EPOCH TIME: 1771156789.041739
[02/15 05:59:49    269s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5962.9M, EPOCH TIME: 1771156789.041943
[02/15 05:59:49    269s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5962.9MB).
[02/15 05:59:49    269s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.033, MEM:5962.9M, EPOCH TIME: 1771156789.045259
[02/15 05:59:49    269s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 05:59:49    269s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10574
[02/15 05:59:49    269s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:29 mem=5994.9M
[02/15 05:59:49    269s] Begin: Area Reclaim Optimization
[02/15 05:59:49    269s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:29.3/0:02:23.9 (1.9), mem = 5994.9M
[02/15 05:59:49    269s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.7
[02/15 05:59:49    269s] 
[02/15 05:59:49    269s] Active Setup views: view_tt 
[02/15 05:59:49    269s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10574
[02/15 05:59:49    269s] ### Creating RouteCongInterface, started
[02/15 05:59:49    269s] 
[02/15 05:59:49    269s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9500} {4, 0.568, 0.9500} {5, 0.243, 0.9500} {6, 0.243, 0.9500} {7, 0.122, 0.9500} 
[02/15 05:59:49    269s] 
[02/15 05:59:49    269s] #optDebug: {0, 1.000}
[02/15 05:59:49    269s] ### Creating RouteCongInterface, finished
[02/15 05:59:49    269s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:49    269s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:49    269s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 05:59:49    269s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 05:59:49    269s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:49    269s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 05:59:49    269s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 05:59:49    269s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 05:59:49    269s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5994.9M, EPOCH TIME: 1771156789.443881
[02/15 05:59:49    269s] Found 0 hard placement blockage before merging.
[02/15 05:59:49    269s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5994.9M, EPOCH TIME: 1771156789.444147
[02/15 05:59:49    269s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 56.16
[02/15 05:59:49    269s] +---------+---------+--------+--------+------------+--------+
[02/15 05:59:49    269s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/15 05:59:49    269s] +---------+---------+--------+--------+------------+--------+
[02/15 05:59:49    269s] |   56.16%|        -|   0.020|   0.000|   0:00:00.0| 5994.9M|
[02/15 05:59:49    269s] #optDebug: <stH: 1.0800 MiSeL: 41.4815>
[02/15 06:00:01    299s] |   55.99%|       72|   0.020|   0.000|   0:00:12.0| 6194.5M|
[02/15 06:00:01    299s] #optDebug: <stH: 1.0800 MiSeL: 41.4815>
[02/15 06:00:01    299s] +---------+---------+--------+--------+------------+--------+
[02/15 06:00:01    299s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 55.99
[02/15 06:00:01    299s] 
[02/15 06:00:01    299s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/15 06:00:01    299s] --------------------------------------------------------------
[02/15 06:00:01    299s] |                                   | Total     | Sequential |
[02/15 06:00:01    299s] --------------------------------------------------------------
[02/15 06:00:01    299s] | Num insts resized                 |       0  |       0    |
[02/15 06:00:01    299s] | Num insts undone                  |       0  |       0    |
[02/15 06:00:01    299s] | Num insts Downsized               |       0  |       0    |
[02/15 06:00:01    299s] | Num insts Samesized               |       0  |       0    |
[02/15 06:00:01    299s] | Num insts Upsized                 |       0  |       0    |
[02/15 06:00:01    299s] | Num multiple commits+uncommits    |       0  |       -    |
[02/15 06:00:01    299s] --------------------------------------------------------------
[02/15 06:00:01    299s] Bottom Preferred Layer:
[02/15 06:00:01    299s]     None
[02/15 06:00:01    299s] Via Pillar Rule:
[02/15 06:00:01    299s]     None
[02/15 06:00:01    299s] Finished writing unified metrics of routing constraints.
[02/15 06:00:01    299s] 
[02/15 06:00:01    299s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/15 06:00:01    299s] End: Core Area Reclaim Optimization (cpu = 0:00:29.8) (real = 0:00:12.0) **
[02/15 06:00:01    299s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:00:01    299s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10511
[02/15 06:00:01    299s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.7
[02/15 06:00:01    299s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:29.8/0:00:12.2 (2.4), totSession cpu/real = 0:04:59.1/0:02:36.1 (1.9), mem = 6194.5M
[02/15 06:00:01    299s] 
[02/15 06:00:01    299s] =============================================================================================
[02/15 06:00:01    299s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.14-s088_1
[02/15 06:00:01    299s] =============================================================================================
[02/15 06:00:01    299s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:00:01    299s] ---------------------------------------------------------------------------------------------
[02/15 06:00:01    299s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[02/15 06:00:01    299s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:00:01    299s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 06:00:01    299s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 06:00:01    299s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:00:01    299s] [ OptimizationStep       ]      1   0:00:00.3  (   2.2 % )     0:00:11.8 /  0:00:29.4    2.5
[02/15 06:00:01    299s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:11.5 /  0:00:29.1    2.5
[02/15 06:00:01    299s] [ OptGetWeight           ]     76   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:00:01    299s] [ OptEval                ]     76   0:00:10.3  (  84.4 % )     0:00:10.3 /  0:00:24.9    2.4
[02/15 06:00:01    299s] [ OptCommit              ]     76   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 06:00:01    299s] [ PostCommitDelayUpdate  ]     76   0:00:00.1  (   0.7 % )     0:00:00.7 /  0:00:02.3    3.6
[02/15 06:00:01    299s] [ IncrDelayCalc          ]     50   0:00:00.6  (   4.7 % )     0:00:00.6 /  0:00:02.2    3.8
[02/15 06:00:01    299s] [ IncrTimingUpdate       ]     12   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:01.8    4.4
[02/15 06:00:01    299s] [ MISC                   ]          0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[02/15 06:00:01    299s] ---------------------------------------------------------------------------------------------
[02/15 06:00:01    299s]  AreaOpt #2 TOTAL                   0:00:12.2  ( 100.0 % )     0:00:12.2 /  0:00:29.8    2.4
[02/15 06:00:01    299s] ---------------------------------------------------------------------------------------------
[02/15 06:00:01    299s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10511
[02/15 06:00:01    299s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6066.5M, EPOCH TIME: 1771156801.315562
[02/15 06:00:01    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10511).
[02/15 06:00:01    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:01    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:01    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:01    299s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.086, REAL:0.035, MEM:6066.5M, EPOCH TIME: 1771156801.350390
[02/15 06:00:01    299s] End: Area Reclaim Optimization (cpu=0:00:30, real=0:00:12, mem=6066.49M, totSessionCpu=0:04:59).
[02/15 06:00:01    299s] Begin: Collecting metrics
[02/15 06:00:01    299s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -7.603 |           |    -5447 |       55.43 |            |              | 0:00:03  |        5312 | 1304 |  45 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        5600 |      |     |
| drv_fixing              |     0.000 |   -0.421 |         0 |       -4 |       55.85 |            |              | 0:00:02  |        5688 |      |     |
| drv_fixing_2            |     0.000 |   -0.235 |         0 |       -2 |       56.07 |            |              | 0:00:02  |        5728 |    0 |   0 |
| global_opt              |           |    0.020 |           |        0 |       56.24 |            |              | 0:00:03  |        5736 |      |     |
| area_reclaiming         |     0.000 |    0.020 |         0 |        0 |       56.12 |            |              | 0:00:04  |        5736 |      |     |
| incremental_replacement |    -0.007 |   -0.007 |           |       -0 |             |       0.00 |         0.00 | 0:00:20  |        5736 |      |     |
| tns_fixing              |     0.021 |    0.021 |         0 |        0 |       56.16 |            |              | 0:00:04  |        5995 |      |     |
| area_reclaiming_2       |     0.021 |    0.021 |         0 |        0 |       55.99 |            |              | 0:00:13  |        6066 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:00:01    299s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3927.8M, current mem=3507.8M)

[02/15 06:00:01    299s] End: Collecting metrics
[02/15 06:00:01    299s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/15 06:00:01    299s] Info: 1 clock net  excluded from IPO operation.
[02/15 06:00:01    299s] ### Creating LA Mngr. totSessionCpu=0:05:00 mem=6066.5M
[02/15 06:00:01    299s] ### Creating LA Mngr, finished. totSessionCpu=0:05:00 mem=6066.5M
[02/15 06:00:01    299s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6194.5M, EPOCH TIME: 1771156801.700182
[02/15 06:00:01    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:01    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:01    299s] 
[02/15 06:00:01    299s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:01    299s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:01    299s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.026, REAL:0.026, MEM:6194.5M, EPOCH TIME: 1771156801.725995
[02/15 06:00:01    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 06:00:01    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:01    299s] [oiPhyDebug] optDemand 299628564480.00, spDemand 280928839680.00.
[02/15 06:00:01    299s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10511
[02/15 06:00:01    299s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 06:00:01    299s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:00 mem=6194.5M
[02/15 06:00:01    299s] OPERPROF: Starting DPlace-Init at level 1, MEM:6194.5M, EPOCH TIME: 1771156801.733202
[02/15 06:00:01    299s] Processing tracks to init pin-track alignment.
[02/15 06:00:01    299s] z: 1, totalTracks: 0
[02/15 06:00:01    299s] z: 3, totalTracks: 1
[02/15 06:00:01    299s] z: 5, totalTracks: 1
[02/15 06:00:01    299s] z: 7, totalTracks: 1
[02/15 06:00:01    299s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/15 06:00:01    299s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/15 06:00:01    299s] Initializing Route Infrastructure for color support ...
[02/15 06:00:01    299s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6194.5M, EPOCH TIME: 1771156801.733575
[02/15 06:00:01    299s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6194.5M, EPOCH TIME: 1771156801.734500
[02/15 06:00:01    299s] Route Infrastructure Initialized for color support successfully.
[02/15 06:00:01    299s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6194.5M, EPOCH TIME: 1771156801.747292
[02/15 06:00:01    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:01    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:01    299s] 
[02/15 06:00:01    299s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:01    299s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:01    299s] OPERPROF:     Starting CMU at level 3, MEM:6194.5M, EPOCH TIME: 1771156801.768526
[02/15 06:00:01    299s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.004, MEM:6194.5M, EPOCH TIME: 1771156801.772788
[02/15 06:00:01    299s] 
[02/15 06:00:01    299s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:00:01    299s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.031, REAL:0.028, MEM:6194.5M, EPOCH TIME: 1771156801.775781
[02/15 06:00:01    299s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6194.5M, EPOCH TIME: 1771156801.775909
[02/15 06:00:01    299s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6194.5M, EPOCH TIME: 1771156801.776096
[02/15 06:00:01    299s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6194.5MB).
[02/15 06:00:01    299s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.048, REAL:0.046, MEM:6194.5M, EPOCH TIME: 1771156801.779268
[02/15 06:00:01    299s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:00:01    299s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10511
[02/15 06:00:01    299s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:00 mem=6194.5M
[02/15 06:00:01    299s] Begin: Area Reclaim Optimization
[02/15 06:00:01    299s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:59.8/0:02:36.7 (1.9), mem = 6194.5M
[02/15 06:00:01    299s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.8
[02/15 06:00:02    300s] 
[02/15 06:00:02    300s] Active Setup views: view_tt 
[02/15 06:00:02    300s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10511
[02/15 06:00:02    300s] ### Creating RouteCongInterface, started
[02/15 06:00:02    300s] 
[02/15 06:00:02    300s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9500} {4, 0.568, 0.9500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 06:00:02    300s] 
[02/15 06:00:02    300s] #optDebug: {0, 1.000}
[02/15 06:00:02    300s] ### Creating RouteCongInterface, finished
[02/15 06:00:02    300s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 06:00:02    300s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 06:00:02    300s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 06:00:02    300s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 06:00:02    300s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 06:00:02    300s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 06:00:02    300s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 06:00:02    300s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 06:00:02    300s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6194.5M, EPOCH TIME: 1771156802.240226
[02/15 06:00:02    300s] Found 0 hard placement blockage before merging.
[02/15 06:00:02    300s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6194.5M, EPOCH TIME: 1771156802.240488
[02/15 06:00:02    300s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 55.99
[02/15 06:00:02    300s] +---------+---------+--------+--------+------------+--------+
[02/15 06:00:02    300s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/15 06:00:02    300s] +---------+---------+--------+--------+------------+--------+
[02/15 06:00:02    300s] |   55.99%|        -|   0.020|   0.000|   0:00:00.0| 6194.5M|
[02/15 06:00:02    300s] #optDebug: <stH: 1.0800 MiSeL: 41.4815>
[02/15 06:00:02    300s] |   55.99%|        0|   0.020|   0.000|   0:00:00.0| 6194.5M|
[02/15 06:00:02    300s] |   55.98%|        1|   0.020|   0.000|   0:00:00.0| 6194.5M|
[02/15 06:00:03    302s] |   55.97%|       13|   0.020|   0.000|   0:00:01.0| 6194.5M|
[02/15 06:00:03    302s] |   55.97%|        0|   0.020|   0.000|   0:00:00.0| 6194.5M|
[02/15 06:00:03    302s] #optDebug: <stH: 1.0800 MiSeL: 41.4815>
[02/15 06:00:03    302s] #optDebug: RTR_SNLTF <10.0000 1.0800> <10.8000> 
[02/15 06:00:03    302s] |   55.97%|        0|   0.020|   0.000|   0:00:00.0| 6194.5M|
[02/15 06:00:03    302s] +---------+---------+--------+--------+------------+--------+
[02/15 06:00:03    302s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 55.97
[02/15 06:00:03    302s] 
[02/15 06:00:03    302s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 11 **
[02/15 06:00:03    302s] --------------------------------------------------------------
[02/15 06:00:03    302s] |                                   | Total     | Sequential |
[02/15 06:00:03    302s] --------------------------------------------------------------
[02/15 06:00:03    302s] | Num insts resized                 |      11  |       0    |
[02/15 06:00:03    302s] | Num insts undone                  |       2  |       0    |
[02/15 06:00:03    302s] | Num insts Downsized               |      11  |       0    |
[02/15 06:00:03    302s] | Num insts Samesized               |       0  |       0    |
[02/15 06:00:03    302s] | Num insts Upsized                 |       0  |       0    |
[02/15 06:00:03    302s] | Num multiple commits+uncommits    |       0  |       -    |
[02/15 06:00:03    302s] --------------------------------------------------------------
[02/15 06:00:03    302s] Bottom Preferred Layer:
[02/15 06:00:03    302s]     None
[02/15 06:00:03    302s] Via Pillar Rule:
[02/15 06:00:03    302s]     None
[02/15 06:00:03    302s] Finished writing unified metrics of routing constraints.
[02/15 06:00:03    302s] 
[02/15 06:00:03    302s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/15 06:00:03    302s] End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:02.0) **
[02/15 06:00:03    302s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6194.5M, EPOCH TIME: 1771156803.546638
[02/15 06:00:03    302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10510).
[02/15 06:00:03    302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:03    302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:03    302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:03    302s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.053, REAL:0.018, MEM:6194.5M, EPOCH TIME: 1771156803.564890
[02/15 06:00:03    303s] *** Finished re-routing un-routed nets (6194.5M) ***
[02/15 06:00:03    303s] OPERPROF: Starting DPlace-Init at level 1, MEM:6194.5M, EPOCH TIME: 1771156803.672573
[02/15 06:00:03    303s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6194.5M, EPOCH TIME: 1771156803.672970
[02/15 06:00:03    303s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6194.5M, EPOCH TIME: 1771156803.673883
[02/15 06:00:03    303s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6194.5M, EPOCH TIME: 1771156803.692566
[02/15 06:00:03    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:03    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:03    303s] 
[02/15 06:00:03    303s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:03    303s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:03    303s] OPERPROF:     Starting CMU at level 3, MEM:6194.5M, EPOCH TIME: 1771156803.713759
[02/15 06:00:03    303s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:6194.5M, EPOCH TIME: 1771156803.714801
[02/15 06:00:03    303s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.025, REAL:0.025, MEM:6194.5M, EPOCH TIME: 1771156803.717369
[02/15 06:00:03    303s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6194.5M, EPOCH TIME: 1771156803.717476
[02/15 06:00:03    303s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6194.5M, EPOCH TIME: 1771156803.717782
[02/15 06:00:03    303s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:6194.5M, EPOCH TIME: 1771156803.721116
[02/15 06:00:03    303s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.001, REAL:0.001, MEM:6194.5M, EPOCH TIME: 1771156803.721622
[02/15 06:00:03    303s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.049, REAL:0.049, MEM:6194.5M, EPOCH TIME: 1771156803.721814
[02/15 06:00:03    303s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:00:03    303s] 
[02/15 06:00:03    303s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=6194.5M) ***
[02/15 06:00:03    303s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:00:03    303s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10510
[02/15 06:00:03    303s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.8
[02/15 06:00:03    303s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:03.5/0:00:01.9 (1.8), totSession cpu/real = 0:05:03.3/0:02:38.6 (1.9), mem = 6194.5M
[02/15 06:00:03    303s] 
[02/15 06:00:03    303s] =============================================================================================
[02/15 06:00:03    303s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             23.14-s088_1
[02/15 06:00:03    303s] =============================================================================================
[02/15 06:00:03    303s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:00:03    303s] ---------------------------------------------------------------------------------------------
[02/15 06:00:03    303s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    1.7
[02/15 06:00:03    303s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:00:03    303s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.9
[02/15 06:00:03    303s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 06:00:03    303s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:00:03    303s] [ OptimizationStep       ]      1   0:00:00.3  (  14.1 % )     0:00:01.2 /  0:00:02.6    2.1
[02/15 06:00:03    303s] [ OptSingleIteration     ]      5   0:00:00.1  (   4.4 % )     0:00:00.9 /  0:00:02.3    2.4
[02/15 06:00:03    303s] [ OptGetWeight           ]    234   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 06:00:03    303s] [ OptEval                ]    234   0:00:00.3  (  13.7 % )     0:00:00.3 /  0:00:01.1    4.2
[02/15 06:00:03    303s] [ OptCommit              ]    234   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.6
[02/15 06:00:03    303s] [ PostCommitDelayUpdate  ]    235   0:00:00.0  (   1.6 % )     0:00:00.4 /  0:00:00.6    1.7
[02/15 06:00:03    303s] [ IncrDelayCalc          ]     42   0:00:00.3  (  16.8 % )     0:00:00.3 /  0:00:00.6    1.8
[02/15 06:00:03    303s] [ RefinePlace            ]      1   0:00:00.2  (  10.8 % )     0:00:00.2 /  0:00:00.4    1.6
[02/15 06:00:03    303s] [ TimingUpdate           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.4
[02/15 06:00:03    303s] [ IncrTimingUpdate       ]     10   0:00:00.2  (  10.5 % )     0:00:00.2 /  0:00:00.5    2.3
[02/15 06:00:03    303s] [ MISC                   ]          0:00:00.4  (  18.6 % )     0:00:00.4 /  0:00:00.4    1.0
[02/15 06:00:03    303s] ---------------------------------------------------------------------------------------------
[02/15 06:00:03    303s]  AreaOpt #3 TOTAL                   0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:03.5    1.8
[02/15 06:00:03    303s] ---------------------------------------------------------------------------------------------
[02/15 06:00:03    303s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10510
[02/15 06:00:03    303s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6066.5M, EPOCH TIME: 1771156803.775399
[02/15 06:00:03    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 06:00:03    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:03    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:03    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:03    303s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.048, REAL:0.017, MEM:6066.5M, EPOCH TIME: 1771156803.792016
[02/15 06:00:03    303s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:02, mem=6066.49M, totSessionCpu=0:05:03).
[02/15 06:00:03    303s] Begin: Collecting metrics
[02/15 06:00:03    303s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -7.603 |           |    -5447 |       55.43 |            |              | 0:00:03  |        5312 | 1304 |  45 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        5600 |      |     |
| drv_fixing              |     0.000 |   -0.421 |         0 |       -4 |       55.85 |            |              | 0:00:02  |        5688 |      |     |
| drv_fixing_2            |     0.000 |   -0.235 |         0 |       -2 |       56.07 |            |              | 0:00:02  |        5728 |    0 |   0 |
| global_opt              |           |    0.020 |           |        0 |       56.24 |            |              | 0:00:03  |        5736 |      |     |
| area_reclaiming         |     0.000 |    0.020 |         0 |        0 |       56.12 |            |              | 0:00:04  |        5736 |      |     |
| incremental_replacement |    -0.007 |   -0.007 |           |       -0 |             |       0.00 |         0.00 | 0:00:20  |        5736 |      |     |
| tns_fixing              |     0.021 |    0.021 |         0 |        0 |       56.16 |            |              | 0:00:04  |        5995 |      |     |
| area_reclaiming_2       |     0.021 |    0.021 |         0 |        0 |       55.99 |            |              | 0:00:13  |        6066 |      |     |
| area_reclaiming_3       |     0.021 |    0.021 |         0 |        0 |       55.97 |            |              | 0:00:02  |        6066 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:00:04    303s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3507.8M, current mem=3461.1M)

[02/15 06:00:04    303s] End: Collecting metrics
[02/15 06:00:04    303s] **INFO: Flow update: Design timing is met.
[02/15 06:00:04    303s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[02/15 06:00:04    303s]                                            # bool, default=false, private
[02/15 06:00:04    303s] Begin: GigaOpt postEco DRV Optimization
[02/15 06:00:04    303s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[02/15 06:00:04    303s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:03.7/0:02:39.0 (1.9), mem = 6066.5M
[02/15 06:00:04    303s] Info: 1 clock net  excluded from IPO operation.
[02/15 06:00:04    303s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.9
[02/15 06:00:04    303s] 
[02/15 06:00:04    303s] Active Setup views: view_tt 
[02/15 06:00:04    303s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6066.5M, EPOCH TIME: 1771156804.473232
[02/15 06:00:04    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:04    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:04    304s] 
[02/15 06:00:04    304s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:04    304s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:04    304s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.021, REAL:0.021, MEM:6066.5M, EPOCH TIME: 1771156804.494174
[02/15 06:00:04    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 06:00:04    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:04    304s] [oiPhyDebug] optDemand 299550182400.00, spDemand 280850457600.00.
[02/15 06:00:04    304s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10510
[02/15 06:00:04    304s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 06:00:04    304s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:04 mem=6066.5M
[02/15 06:00:04    304s] OPERPROF: Starting DPlace-Init at level 1, MEM:6066.5M, EPOCH TIME: 1771156804.501215
[02/15 06:00:04    304s] Processing tracks to init pin-track alignment.
[02/15 06:00:04    304s] z: 1, totalTracks: 0
[02/15 06:00:04    304s] z: 3, totalTracks: 1
[02/15 06:00:04    304s] z: 5, totalTracks: 1
[02/15 06:00:04    304s] z: 7, totalTracks: 1
[02/15 06:00:04    304s] #spOpts: N=45 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[02/15 06:00:04    304s] #spOpts: hrSnap=1 rpCkHalo=4 
[02/15 06:00:04    304s] Initializing Route Infrastructure for color support ...
[02/15 06:00:04    304s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6066.5M, EPOCH TIME: 1771156804.501458
[02/15 06:00:04    304s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6066.5M, EPOCH TIME: 1771156804.502005
[02/15 06:00:04    304s] Route Infrastructure Initialized for color support successfully.
[02/15 06:00:04    304s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6066.5M, EPOCH TIME: 1771156804.509177
[02/15 06:00:04    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:04    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:04    304s] 
[02/15 06:00:04    304s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:04    304s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:04    304s] OPERPROF:     Starting CMU at level 3, MEM:6066.5M, EPOCH TIME: 1771156804.526066
[02/15 06:00:04    304s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:6066.5M, EPOCH TIME: 1771156804.526953
[02/15 06:00:04    304s] 
[02/15 06:00:04    304s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:00:04    304s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.020, MEM:6066.5M, EPOCH TIME: 1771156804.528720
[02/15 06:00:04    304s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6066.5M, EPOCH TIME: 1771156804.528777
[02/15 06:00:04    304s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6066.5M, EPOCH TIME: 1771156804.528940
[02/15 06:00:04    304s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6066.5MB).
[02/15 06:00:04    304s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:6066.5M, EPOCH TIME: 1771156804.531156
[02/15 06:00:04    304s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:00:04    304s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10510
[02/15 06:00:04    304s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:04 mem=6066.5M
[02/15 06:00:04    304s] ### Creating RouteCongInterface, started
[02/15 06:00:04    304s] 
[02/15 06:00:04    304s] #optDebug:  {2, 1.000, 0.9500} {3, 0.568, 0.9312} {4, 0.568, 0.9312} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/15 06:00:04    304s] 
[02/15 06:00:04    304s] #optDebug: {0, 1.000}
[02/15 06:00:04    304s] ### Creating RouteCongInterface, finished
[02/15 06:00:04    304s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 06:00:04    304s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 06:00:04    304s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 06:00:04    304s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 06:00:04    304s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 06:00:04    304s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198227} }
[02/15 06:00:04    304s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198227} }
[02/15 06:00:04    304s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198227} }
[02/15 06:00:04    304s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:00:05    304s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:00:05    304s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:00:05    305s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:00:05    305s] AoF 802.8057um
[02/15 06:00:05    305s] [GPS-DRV] Optimizer inputs ============================= 
[02/15 06:00:05    305s] [GPS-DRV] drvFixingStage: Small Scale
[02/15 06:00:05    305s] [GPS-DRV] costLowerBound: 0.1
[02/15 06:00:05    305s] [GPS-DRV] setupTNSCost  : 1
[02/15 06:00:05    305s] [GPS-DRV] maxIter       : 3
[02/15 06:00:05    305s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/15 06:00:05    305s] [GPS-DRV] Optimizer parameters ============================= 
[02/15 06:00:05    305s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/15 06:00:05    305s] [GPS-DRV] maxDensity (design): 0.95
[02/15 06:00:05    305s] [GPS-DRV] maxLocalDensity: 0.98
[02/15 06:00:05    305s] [GPS-DRV] MaxBufDistForPlaceBlk: 177um
[02/15 06:00:05    305s] [GPS-DRV] Dflt RT Characteristic Length 488.186um AoF 802.806um x 1
[02/15 06:00:05    305s] [GPS-DRV] isCPECostingOn: false
[02/15 06:00:05    305s] [GPS-DRV] All active and enabled setup views
[02/15 06:00:05    305s] [GPS-DRV]     view_tt
[02/15 06:00:05    305s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/15 06:00:05    305s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/15 06:00:05    305s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/15 06:00:05    305s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[02/15 06:00:05    305s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/15 06:00:05    305s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6194.5M, EPOCH TIME: 1771156805.181420
[02/15 06:00:05    305s] Found 0 hard placement blockage before merging.
[02/15 06:00:05    305s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6194.5M, EPOCH TIME: 1771156805.181655
[02/15 06:00:05    305s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[02/15 06:00:05    305s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 1.67696e-10; DynamicP: 1.11974e+07)DBU
[02/15 06:00:05    305s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:00:05    305s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/15 06:00:05    305s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:00:05    305s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/15 06:00:05    305s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:00:05    305s] Info: violation cost 11.892032 (cap = 0.715860, tran = 11.176170, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 06:00:05    305s] |    12|   446|    -0.02|    20|    20|    -0.01|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 55.97%|          |         |
[02/15 06:00:05    307s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 06:00:05    307s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|      11|       0|      18| 56.03%| 0:00:00.0|  6194.5M|
[02/15 06:00:05    307s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 06:00:05    307s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 56.03%| 0:00:00.0|  6194.5M|
[02/15 06:00:05    307s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:00:05    307s] Bottom Preferred Layer:
[02/15 06:00:05    307s]     None
[02/15 06:00:05    307s] Via Pillar Rule:
[02/15 06:00:05    307s]     None
[02/15 06:00:05    307s] Finished writing unified metrics of routing constraints.
[02/15 06:00:05    307s] 
[02/15 06:00:05    307s] *** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:00.0 mem=6194.5M) ***
[02/15 06:00:05    307s] 
[02/15 06:00:05    307s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:00:05    307s] Total-nets :: 8132, Stn-nets :: 41, ratio :: 0.504181 %, Total-len 93934.3, Stn-len 1410.87
[02/15 06:00:05    307s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10521
[02/15 06:00:05    307s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6066.5M, EPOCH TIME: 1771156805.814640
[02/15 06:00:05    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10521).
[02/15 06:00:05    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:05    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:05    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:05    307s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.064, REAL:0.022, MEM:6066.5M, EPOCH TIME: 1771156805.836757
[02/15 06:00:05    307s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.9
[02/15 06:00:05    307s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:03.9/0:00:01.7 (2.3), totSession cpu/real = 0:05:07.6/0:02:40.7 (1.9), mem = 6066.5M
[02/15 06:00:05    307s] 
[02/15 06:00:05    307s] =============================================================================================
[02/15 06:00:05    307s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.14-s088_1
[02/15 06:00:05    307s] =============================================================================================
[02/15 06:00:05    307s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:00:05    307s] ---------------------------------------------------------------------------------------------
[02/15 06:00:05    307s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[02/15 06:00:05    307s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:00:05    307s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.1 /  0:00:00.1    2.0
[02/15 06:00:05    307s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.8
[02/15 06:00:05    307s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.1    1.4
[02/15 06:00:05    307s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:00:05    307s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:02.3    4.2
[02/15 06:00:05    307s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.5 /  0:00:02.1    4.2
[02/15 06:00:05    307s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:00:05    307s] [ OptEval                ]      2   0:00:00.2  (  14.5 % )     0:00:00.2 /  0:00:01.1    4.5
[02/15 06:00:05    307s] [ OptCommit              ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[02/15 06:00:05    307s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.6    3.8
[02/15 06:00:05    307s] [ IncrDelayCalc          ]     15   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.5    3.9
[02/15 06:00:05    307s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    5.4
[02/15 06:00:05    307s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    4.5
[02/15 06:00:05    307s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[02/15 06:00:05    307s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.4    4.5
[02/15 06:00:05    307s] [ MISC                   ]          0:00:01.0  (  56.5 % )     0:00:01.0 /  0:00:01.3    1.4
[02/15 06:00:05    307s] ---------------------------------------------------------------------------------------------
[02/15 06:00:05    307s]  DrvOpt #3 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:03.9    2.3
[02/15 06:00:05    307s] ---------------------------------------------------------------------------------------------
[02/15 06:00:05    307s] Begin: Collecting metrics
[02/15 06:00:06    307s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -7.603 |           |    -5447 |       55.43 |            |              | 0:00:03  |        5312 | 1304 |  45 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        5600 |      |     |
| drv_fixing              |     0.000 |   -0.421 |         0 |       -4 |       55.85 |            |              | 0:00:02  |        5688 |      |     |
| drv_fixing_2            |     0.000 |   -0.235 |         0 |       -2 |       56.07 |            |              | 0:00:02  |        5728 |    0 |   0 |
| global_opt              |           |    0.020 |           |        0 |       56.24 |            |              | 0:00:03  |        5736 |      |     |
| area_reclaiming         |     0.000 |    0.020 |         0 |        0 |       56.12 |            |              | 0:00:04  |        5736 |      |     |
| incremental_replacement |    -0.007 |   -0.007 |           |       -0 |             |       0.00 |         0.00 | 0:00:20  |        5736 |      |     |
| tns_fixing              |     0.021 |    0.021 |         0 |        0 |       56.16 |            |              | 0:00:04  |        5995 |      |     |
| area_reclaiming_2       |     0.021 |    0.021 |         0 |        0 |       55.99 |            |              | 0:00:13  |        6066 |      |     |
| area_reclaiming_3       |     0.021 |    0.021 |         0 |        0 |       55.97 |            |              | 0:00:02  |        6066 |      |     |
| drv_eco_fixing          |     0.021 |    0.021 |         0 |        0 |       56.03 |            |              | 0:00:01  |        6066 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:00:06    307s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3462.0M, current mem=3462.0M)

[02/15 06:00:06    307s] End: Collecting metrics
[02/15 06:00:06    307s] End: GigaOpt postEco DRV Optimization
[02/15 06:00:06    307s] **INFO: Flow update: Design timing is met.
[02/15 06:00:06    307s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[02/15 06:00:06    307s] **INFO: Flow update: Design timing is met.
[02/15 06:00:06    307s] **INFO: Flow update: Design timing is met.
[02/15 06:00:06    307s] Register exp ratio and priority group on 0 nets on 8516 nets : 
[02/15 06:00:06    307s] 
[02/15 06:00:06    307s] Active setup views:
[02/15 06:00:06    307s]  view_tt
[02/15 06:00:06    307s]   Dominating endpoints: 0
[02/15 06:00:06    307s]   Dominating TNS: -0.000
[02/15 06:00:06    307s] 
[02/15 06:00:06    309s] Extraction called for design 'systolic_top' of instances=10521 and nets=8722 using extraction engine 'preRoute' .
[02/15 06:00:06    309s] PreRoute RC Extraction called for design systolic_top.
[02/15 06:00:06    309s] RC Extraction called in multi-corner(1) mode.
[02/15 06:00:06    309s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/15 06:00:06    309s] Type 'man IMPEXT-6197' for more detail.
[02/15 06:00:06    309s] RCMode: PreRoute
[02/15 06:00:06    309s]       RC Corner Indexes            0   
[02/15 06:00:06    309s] Capacitance Scaling Factor   : 1.00000 
[02/15 06:00:06    309s] Resistance Scaling Factor    : 1.00000 
[02/15 06:00:06    309s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 06:00:06    309s] Clock Res. Scaling Factor    : 1.00000 
[02/15 06:00:06    309s] Shrink Factor                : 1.00000
[02/15 06:00:06    309s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 06:00:06    309s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[02/15 06:00:06    309s] Grid density data update skipped
[02/15 06:00:06    309s] eee: pegSigSF=1.070000
[02/15 06:00:06    309s] Initializing multi-corner resistance tables ...
[02/15 06:00:06    309s] eee: Grid unit RC data computation started
[02/15 06:00:06    309s] eee: Grid unit RC data computation completed
[02/15 06:00:06    309s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:00:06    309s] eee: l=2 avDens=0.213059 usedTrk=5177.326379 availTrk=24300.000000 sigTrk=5177.326379
[02/15 06:00:06    309s] eee: l=3 avDens=0.156215 usedTrk=3772.582500 availTrk=24150.000000 sigTrk=3772.582500
[02/15 06:00:06    309s] eee: l=4 avDens=0.134295 usedTrk=2228.459443 availTrk=16593.750000 sigTrk=2228.459443
[02/15 06:00:06    309s] eee: l=5 avDens=0.046309 usedTrk=602.022129 availTrk=13000.000000 sigTrk=602.022129
[02/15 06:00:06    309s] eee: l=6 avDens=0.051550 usedTrk=552.388705 availTrk=10715.625000 sigTrk=552.388705
[02/15 06:00:06    309s] eee: l=7 avDens=0.016694 usedTrk=114.093333 availTrk=6834.375000 sigTrk=114.093333
[02/15 06:00:06    309s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:00:06    309s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:00:06    309s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:00:06    309s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:00:06    309s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:00:06    309s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.229580 uaWl=0.000000 uaWlH=0.360100 aWlH=0.000000 lMod=0 pMax=0.864900 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 06:00:06    309s] eee: uR 0.000219 of RC Grid (17 6 4) is > max uR 0.000218 of layer.
[02/15 06:00:06    309s] eee: uR 0.000219 of RC Grid (17 12 4) is > max uR 0.000218 of layer.
[02/15 06:00:06    309s] eee: uR 0.000173 of RC Grid (0 1 6) is > max uR 0.000163 of layer.
[02/15 06:00:06    309s] eee: uR 0.000173 of RC Grid (0 3 6) is > max uR 0.000163 of layer.
[02/15 06:00:06    309s] eee: uR 0.000173 of RC Grid (0 13 6) is > max uR 0.000163 of layer.
[02/15 06:00:06    309s] eee: uR 0.000173 of RC Grid (0 15 6) is > max uR 0.000163 of layer.
[02/15 06:00:06    309s] eee: uR 0.000173 of RC Grid (0 17 6) is > max uR 0.000163 of layer.
[02/15 06:00:06    309s] eee: uR 0.000173 of RC Grid (17 1 6) is > max uR 0.000163 of layer.
[02/15 06:00:06    309s] eee: uR 0.000173 of RC Grid (17 17 6) is > max uR 0.000163 of layer.
[02/15 06:00:06    309s] eee: NetCapCache creation started. (Current Mem: 5968.945M) 
[02/15 06:00:06    309s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5968.945M) 
[02/15 06:00:06    309s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:00:06    309s] eee: Metal Layers Info:
[02/15 06:00:06    309s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:00:06    309s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:00:06    309s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:00:06    309s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:00:06    309s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:00:06    309s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:00:06    309s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:00:06    309s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:00:06    309s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:00:06    309s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:00:06    309s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:00:06    309s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:00:06    309s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:00:06    309s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:00:06    309s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:00:06    309s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:00:06    309s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:00:06    309s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5968.945M)
[02/15 06:00:06    309s] Skewing Data Summary (End_of_FINAL)
[02/15 06:00:06    309s] 
[02/15 06:00:06    309s] Skew summary for view view_tt:
[02/15 06:00:06    309s] * Accumulated skew : count = 0
[02/15 06:00:06    309s] *     Internal use : count = 0
[02/15 06:00:06    309s] 
[02/15 06:00:06    309s] Starting delay calculation for Setup views
[02/15 06:00:06    309s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/15 06:00:06    309s] #################################################################################
[02/15 06:00:06    309s] # Design Stage: PreRoute
[02/15 06:00:06    309s] # Design Name: systolic_top
[02/15 06:00:06    309s] # Design Mode: 45nm
[02/15 06:00:06    309s] # Analysis Mode: MMMC Non-OCV 
[02/15 06:00:06    309s] # Parasitics Mode: No SPEF/RCDB 
[02/15 06:00:06    309s] # Signoff Settings: SI Off 
[02/15 06:00:06    309s] #################################################################################
[02/15 06:00:07    311s] Calculate delays in Single mode...
[02/15 06:00:07    311s] Topological Sorting (REAL = 0:00:00.0, MEM = 5894.9M, InitMEM = 5894.9M)
[02/15 06:00:07    311s] Start delay calculation (fullDC) (8 T). (MEM=3415.32)
[02/15 06:00:07    311s] End AAE Lib Interpolated Model. (MEM=3426.773438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:00:08    316s] Total number of fetched objects 8516
[02/15 06:00:08    317s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[02/15 06:00:08    317s] End delay calculation. (MEM=3467.16 CPU=0:00:05.3 REAL=0:00:01.0)
[02/15 06:00:08    317s] End delay calculation (fullDC). (MEM=3467.16 CPU=0:00:06.0 REAL=0:00:01.0)
[02/15 06:00:08    317s] *** CDM Built up (cpu=0:00:07.3  real=0:00:02.0  mem= 5898.5M) ***
[02/15 06:00:08    318s] *** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:02.0 totSessionCpu=0:05:18 mem=5898.5M)
[02/15 06:00:08    318s] OPTC: user 20.0
[02/15 06:00:08    318s] Reported timing to dir ./timingReports
[02/15 06:00:08    318s] **optDesign ... cpu = 0:03:13, real = 0:01:38, mem = 3326.3M, totSessionCpu=0:05:18 **
[02/15 06:00:08    318s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5898.5M, EPOCH TIME: 1771156808.600310
[02/15 06:00:08    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:08    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:08    318s] 
[02/15 06:00:08    318s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:08    318s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:08    318s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.024, REAL:0.024, MEM:5898.5M, EPOCH TIME: 1771156808.624715
[02/15 06:00:08    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 06:00:08    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:10    320s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  0.021  |  0.042  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.029%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[02/15 06:00:10    320s] Begin: Collecting metrics
[02/15 06:00:10    320s] **INFO: Starting Blocking QThread with 8 CPU
[02/15 06:00:10    320s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/15 06:00:10    320s] Multi-CPU acceleration using 8 CPU(s).
[02/15 06:00:10      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.5M
[02/15 06:00:10      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/15 06:00:10      0s] 
[02/15 06:00:10      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3462.0M, current mem=2620.8M)
[02/15 06:00:10      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2699.7M, current mem=2635.7M)
[02/15 06:00:10      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.5M
[02/15 06:00:10      0s] 
[02/15 06:00:10      0s] =============================================================================================
[02/15 06:00:10      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.14-s088_1
[02/15 06:00:10      0s] =============================================================================================
[02/15 06:00:10      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:00:10      0s] ---------------------------------------------------------------------------------------------
[02/15 06:00:10      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/15 06:00:10      0s] ---------------------------------------------------------------------------------------------
[02/15 06:00:10      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/15 06:00:10      0s] ---------------------------------------------------------------------------------------------

[02/15 06:00:10    320s]  
_______________________________________________________________________
[02/15 06:00:10    320s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:00:10    320s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[02/15 06:00:10    320s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[02/15 06:00:10    320s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[02/15 06:00:10    320s] | initial_summary         |           |   -7.603 |           |    -5447 |       55.43 |            |              | 0:00:03  |        5312 | 1304 |  45 |
[02/15 06:00:10    320s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        5600 |      |     |
[02/15 06:00:10    320s] | drv_fixing              |     0.000 |   -0.421 |         0 |       -4 |       55.85 |            |              | 0:00:02  |        5688 |      |     |
[02/15 06:00:10    320s] | drv_fixing_2            |     0.000 |   -0.235 |         0 |       -2 |       56.07 |            |              | 0:00:02  |        5728 |    0 |   0 |
[02/15 06:00:10    320s] | global_opt              |           |    0.020 |           |        0 |       56.24 |            |              | 0:00:03  |        5736 |      |     |
[02/15 06:00:10    320s] | area_reclaiming         |     0.000 |    0.020 |         0 |        0 |       56.12 |            |              | 0:00:04  |        5736 |      |     |
[02/15 06:00:10    320s] | incremental_replacement |    -0.007 |   -0.007 |           |       -0 |             |       0.00 |         0.00 | 0:00:20  |        5736 |      |     |
[02/15 06:00:10    320s] | tns_fixing              |     0.021 |    0.021 |         0 |        0 |       56.16 |            |              | 0:00:04  |        5995 |      |     |
[02/15 06:00:10    320s] | area_reclaiming_2       |     0.021 |    0.021 |         0 |        0 |       55.99 |            |              | 0:00:13  |        6066 |      |     |
[02/15 06:00:10    320s] | area_reclaiming_3       |     0.021 |    0.021 |         0 |        0 |       55.97 |            |              | 0:00:02  |        6066 |      |     |
[02/15 06:00:10    320s] | drv_eco_fixing          |     0.021 |    0.021 |         0 |        0 |       56.03 |            |              | 0:00:01  |        6066 |    0 |   0 |
[02/15 06:00:10    320s] | final_summary           |     0.021 |    0.021 |           |        0 |       56.03 |            |              | 0:00:02  |        5930 |    0 |   0 |
[02/15 06:00:10    320s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:00:10    320s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3462.0M, current mem=3336.3M)

[02/15 06:00:10    320s] End: Collecting metrics
[02/15 06:00:10    320s] **optDesign ... cpu = 0:03:16, real = 0:01:40, mem = 3336.3M, totSessionCpu=0:05:21 **
[02/15 06:00:10    320s] 
[02/15 06:00:10    320s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:00:10    320s] Deleting Lib Analyzer.
[02/15 06:00:10    320s] 
[02/15 06:00:10    320s] TimeStamp Deleting Cell Server End ...
[02/15 06:00:10    320s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[02/15 06:00:10    320s] Type 'man IMPOPT-3195' for more detail.
[02/15 06:00:10    320s] *** Finished optDesign ***
[02/15 06:00:10    320s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:00:10    320s] UM:*                                                                   final
[02/15 06:00:10    321s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:00:10    321s] UM:*                                                                   opt_design_prects
[02/15 06:00:21    321s] Info: final physical memory for 9 CRR processes is 1018.48MB.
[02/15 06:00:22    321s] Info: Summary of CRR changes:
[02/15 06:00:22    321s]       - Timing transform commits:       0
[02/15 06:00:22    321s] 
[02/15 06:00:22    321s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:38 real=  0:02:30)
[02/15 06:00:22    321s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.1 real=0:00:02.7)
[02/15 06:00:22    321s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:10.4 real=0:00:03.8)
[02/15 06:00:22    321s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:12.1 real=0:00:05.6)
[02/15 06:00:22    321s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:10 real=0:00:17.2)
[02/15 06:00:22    321s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:07.8 real=0:00:03.9)
[02/15 06:00:22    321s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.2 real=0:00:02.0)
[02/15 06:00:22    321s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/15 06:00:22    321s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/15 06:00:22    321s] clean pInstBBox. size 0
[02/15 06:00:22    321s] Cell systolic_top LLGs are deleted
[02/15 06:00:22    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:22    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:22    321s] Disable CTE adjustment.
[02/15 06:00:22    321s] Disable Layer aware incrSKP.
[02/15 06:00:22    321s] Info: pop threads available for lower-level modules during optimization.
[02/15 06:00:22    321s] #optDebug: fT-D <X 1 0 0 0>
[02/15 06:00:22    321s] VSMManager cleared!
[02/15 06:00:22    321s] **place_opt_design ... cpu = 0:04:09, real = 0:02:10, mem = 5930.5M **
[02/15 06:00:22    321s] *** Finished GigaPlace ***
[02/15 06:00:22    321s] 
[02/15 06:00:22    321s] *** Summary of all messages that are not suppressed in this session:
[02/15 06:00:22    321s] Severity  ID               Count  Summary                                  
[02/15 06:00:22    321s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[02/15 06:00:22    321s] WARNING   IMPEXT-2882          6  Unable to find the resistance for via '%...
[02/15 06:00:22    321s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[02/15 06:00:22    321s] WARNING   IMPSP-2041           2  Found %d fixed insts that could not be c...
[02/15 06:00:22    321s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[02/15 06:00:22    321s] WARNING   IMPOPT-7330          2  Net %s has fanout exceed delaycal_use_de...
[02/15 06:00:22    321s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[02/15 06:00:22    321s] *** Message Summary: 18 warning(s), 0 error(s)
[02/15 06:00:22    321s] 
[02/15 06:00:22    321s] *** place_opt_design #1 [finish] () : cpu/real = 0:04:09.6/0:02:10.9 (1.9), totSession cpu/real = 0:05:21.4/0:02:57.4 (1.8), mem = 5930.5M
[02/15 06:00:22    321s] 
[02/15 06:00:22    321s] =============================================================================================
[02/15 06:00:22    321s]  Final TAT Report : place_opt_design #1                                         23.14-s088_1
[02/15 06:00:22    321s] =============================================================================================
[02/15 06:00:22    321s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:00:22    321s] ---------------------------------------------------------------------------------------------
[02/15 06:00:22    321s] [ InitOpt                ]      1   0:00:34.0  (  26.0 % )     0:00:37.9 /  0:00:20.2    0.5
[02/15 06:00:22    321s] [ TnsOpt                 ]      1   0:00:03.3  (   2.5 % )     0:00:03.6 /  0:00:07.5    2.1
[02/15 06:00:22    321s] [ GlobalOpt              ]      1   0:00:03.6  (   2.7 % )     0:00:03.6 /  0:00:10.2    2.9
[02/15 06:00:22    321s] [ DrvOpt                 ]      3   0:00:06.0  (   4.6 % )     0:00:06.0 /  0:00:13.6    2.3
[02/15 06:00:22    321s] [ SimplifyNetlist        ]      1   0:00:02.5  (   1.9 % )     0:00:02.5 /  0:00:02.9    1.1
[02/15 06:00:22    321s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:00:22    321s] [ AreaOpt                ]      3   0:00:17.2  (  13.1 % )     0:00:17.4 /  0:00:41.3    2.4
[02/15 06:00:22    321s] [ ExcludedClockNetOpt    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:00:22    321s] [ ViewPruning            ]     10   0:00:00.2  (   0.2 % )     0:00:00.5 /  0:00:02.0    4.2
[02/15 06:00:22    321s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.1 % )     0:00:04.6 /  0:00:13.8    3.0
[02/15 06:00:22    321s] [ MetricReport           ]     12   0:00:03.4  (   2.6 % )     0:00:03.4 /  0:00:02.7    0.8
[02/15 06:00:22    321s] [ DrvReport              ]      2   0:00:00.9  (   0.7 % )     0:00:00.9 /  0:00:00.8    0.9
[02/15 06:00:22    321s] [ SlackTraversorInit     ]      8   0:00:00.2  (   0.2 % )     0:00:00.4 /  0:00:01.2    2.9
[02/15 06:00:22    321s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:00:22    321s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.5    2.0
[02/15 06:00:22    321s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/15 06:00:22    321s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    2.7
[02/15 06:00:22    321s] [ GlobalPlace            ]      1   0:00:16.8  (  12.9 % )     0:00:18.4 /  0:00:52.9    2.9
[02/15 06:00:22    321s] [ IncrReplace            ]      1   0:00:15.9  (  12.2 % )     0:00:19.6 /  0:01:18.4    4.0
[02/15 06:00:22    321s] [ RefinePlace            ]      4   0:00:02.8  (   2.2 % )     0:00:02.9 /  0:00:04.7    1.7
[02/15 06:00:22    321s] [ DetailPlaceInit        ]      6   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[02/15 06:00:22    321s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:01.3    2.4
[02/15 06:00:22    321s] [ ExtractRC              ]      3   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.4    1.0
[02/15 06:00:22    321s] [ UpdateTimingGraph      ]      8   0:00:01.2  (   0.9 % )     0:00:06.9 /  0:00:30.2    4.4
[02/15 06:00:22    321s] [ FullDelayCalc          ]      3   0:00:04.6  (   3.5 % )     0:00:04.6 /  0:00:22.6    4.9
[02/15 06:00:22    321s] [ TimingUpdate           ]     40   0:00:02.0  (   1.5 % )     0:00:02.0 /  0:00:11.0    5.5
[02/15 06:00:22    321s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.3    2.1
[02/15 06:00:22    321s] [ GenerateReports        ]      1   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[02/15 06:00:22    321s] [ IncrTimingUpdate       ]      8   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:01.0    4.5
[02/15 06:00:22    321s] [ MISC                   ]          0:00:13.8  (  10.5 % )     0:00:13.8 /  0:00:03.1    0.2
[02/15 06:00:22    321s] ---------------------------------------------------------------------------------------------
[02/15 06:00:22    321s]  place_opt_design #1 TOTAL          0:02:10.9  ( 100.0 % )     0:02:10.9 /  0:04:09.6    1.9
[02/15 06:00:22    321s] ---------------------------------------------------------------------------------------------
[02/15 06:00:22    321s] #% End place_opt_design (date=02/15 06:00:22, total cpu=0:04:10, real=0:02:11, peak res=3927.8M, current mem=3258.0M)
[02/15 06:00:22    321s] <CMD> setTieHiLoMode -maxFanout 5
[02/15 06:00:22    321s] <CMD> addTieHiLo -prefix TIE -cell {TIELOx1_ASAP7_75t_SL TIEHIx1_ASAP7_75t_SL}
[02/15 06:00:22    321s] OPERPROF: Starting DPlace-Init at level 1, MEM:5930.5M, EPOCH TIME: 1771156822.634447
[02/15 06:00:22    321s] Processing tracks to init pin-track alignment.
[02/15 06:00:22    321s] z: 1, totalTracks: 0
[02/15 06:00:22    321s] z: 3, totalTracks: 1
[02/15 06:00:22    321s] z: 5, totalTracks: 1
[02/15 06:00:22    321s] z: 7, totalTracks: 1
[02/15 06:00:22    321s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:00:22    321s] #spOpts: rpCkHalo=4 
[02/15 06:00:22    321s] Initializing Route Infrastructure for color support ...
[02/15 06:00:22    321s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5930.5M, EPOCH TIME: 1771156822.634666
[02/15 06:00:22    321s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5930.5M, EPOCH TIME: 1771156822.635174
[02/15 06:00:22    321s] Route Infrastructure Initialized for color support successfully.
[02/15 06:00:22    321s] Cell systolic_top LLGs are deleted
[02/15 06:00:22    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:22    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:22    321s] # Building systolic_top llgBox search-tree.
[02/15 06:00:22    321s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5930.5M, EPOCH TIME: 1771156822.642168
[02/15 06:00:22    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:22    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:22    321s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5930.5M, EPOCH TIME: 1771156822.642767
[02/15 06:00:22    321s] Max number of tech site patterns supported in site array is 256.
[02/15 06:00:22    321s] Core basic site is asap7sc7p5t
[02/15 06:00:22    321s] Processing tracks to init pin-track alignment.
[02/15 06:00:22    321s] z: 1, totalTracks: 0
[02/15 06:00:22    321s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:00:22    321s] z: 3, totalTracks: 1
[02/15 06:00:22    321s] z: 5, totalTracks: 1
[02/15 06:00:22    321s] z: 7, totalTracks: 1
[02/15 06:00:22    321s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 06:00:22    321s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 06:00:22    321s] Fast DP-INIT is on for default
[02/15 06:00:22    321s] Keep-away cache is enable on metals: 1-10
[02/15 06:00:22    321s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 06:00:22    321s] Atter site array init, number of instance map data is 0.
[02/15 06:00:22    321s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.020, REAL:0.016, MEM:5930.5M, EPOCH TIME: 1771156822.658936
[02/15 06:00:22    321s] 
[02/15 06:00:22    321s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:22    321s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:22    321s] 
[02/15 06:00:22    321s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:00:22    321s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.029, REAL:0.025, MEM:5930.5M, EPOCH TIME: 1771156822.667296
[02/15 06:00:22    321s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5930.5M, EPOCH TIME: 1771156822.667378
[02/15 06:00:22    321s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5930.5M, EPOCH TIME: 1771156822.667631
[02/15 06:00:22    321s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5930.5MB).
[02/15 06:00:22    321s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.037, MEM:5930.5M, EPOCH TIME: 1771156822.671637
[02/15 06:00:22    321s] Options: No distance constraint, Max Fan-out = 5.
[02/15 06:00:22    321s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:5930.5M, EPOCH TIME: 1771156822.671716
[02/15 06:00:22    321s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:5930.5M, EPOCH TIME: 1771156822.671924
[02/15 06:00:22    321s] INFO: Total Number of Tie Cells (TIELOx1_ASAP7_75t_SL) placed: 0  
[02/15 06:00:22    321s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:5930.5M, EPOCH TIME: 1771156822.704177
[02/15 06:00:22    321s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.002, REAL:0.002, MEM:5930.5M, EPOCH TIME: 1771156822.705869
[02/15 06:00:22    321s] 
[02/15 06:00:22    321s] Creating Lib Analyzer ...
[02/15 06:00:22    321s] 
[02/15 06:00:22    321s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:00:22    321s] Summary for sequential cells identification: 
[02/15 06:00:22    321s]   Identified SBFF number: 34
[02/15 06:00:22    321s]   Identified MBFF number: 0
[02/15 06:00:22    321s]   Identified SB Latch number: 12
[02/15 06:00:22    321s]   Identified MB Latch number: 0
[02/15 06:00:22    321s]   Not identified SBFF number: 0
[02/15 06:00:22    321s]   Not identified MBFF number: 0
[02/15 06:00:22    321s]   Not identified SB Latch number: 0
[02/15 06:00:22    321s]   Not identified MB Latch number: 0
[02/15 06:00:22    321s]   Number of sequential cells which are not FFs: 20
[02/15 06:00:22    321s]  Visiting view : view_tt
[02/15 06:00:22    321s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:00:22    321s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:00:22    321s]  Visiting view : view_tt
[02/15 06:00:22    321s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:00:22    321s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:00:22    321s] TLC MultiMap info (StdDelay):
[02/15 06:00:22    321s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:00:22    321s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:00:22    321s]  Setting StdDelay to: 6.1ps
[02/15 06:00:22    321s] 
[02/15 06:00:22    321s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:00:22    321s] Info: 8 threads available for lower-level modules during optimization.
[02/15 06:00:22    321s] Info: pop threads available for lower-level modules during optimization.
[02/15 06:00:22    321s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/15 06:00:22    321s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/15 06:00:22    321s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:00:22    321s] 
[02/15 06:00:22    321s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:00:23    322s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:22 mem=5930.5M
[02/15 06:00:23    322s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:22 mem=5930.5M
[02/15 06:00:23    322s] Creating Lib Analyzer, finished. 
[02/15 06:00:23    322s] #optDebug: Start CG creation (mem=5930.5M)
[02/15 06:00:23    322s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:00:23    322s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:00:23    322s] ToF 281.2100um
[02/15 06:00:23    322s] (cpu=0:00:00.5, mem=5930.5M)
[02/15 06:00:23    322s]  ...processing cgPrt (cpu=0:00:00.5, mem=5930.5M)
[02/15 06:00:23    322s]  ...processing cgEgp (cpu=0:00:00.5, mem=5930.5M)
[02/15 06:00:23    322s]  ...processing cgPbk (cpu=0:00:00.5, mem=5930.5M)
[02/15 06:00:23    322s]  ...processing cgNrb(cpu=0:00:00.5, mem=5930.5M)
[02/15 06:00:23    322s]  ...processing cgObs (cpu=0:00:00.5, mem=5930.5M)
[02/15 06:00:23    322s]  ...processing cgCon (cpu=0:00:00.5, mem=5930.5M)
[02/15 06:00:23    322s]  ...processing cgPdm (cpu=0:00:00.5, mem=5930.5M)
[02/15 06:00:23    322s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=5930.5M)
[02/15 06:00:23    322s] Re-routed 213 nets
[02/15 06:00:23    322s] INFO: Total Number of Tie Cells (TIEHIx1_ASAP7_75t_SL) placed: 213  
[02/15 06:00:23    322s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5930.5M, EPOCH TIME: 1771156823.883237
[02/15 06:00:23    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10734).
[02/15 06:00:23    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:23    322s] Cell systolic_top LLGs are deleted
[02/15 06:00:23    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:23    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:23    322s] # Resetting pin-track-align track data.
[02/15 06:00:23    322s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.037, REAL:0.013, MEM:5930.5M, EPOCH TIME: 1771156823.896625
[02/15 06:00:23    322s] <CMD> checkPlace > innovus_check_place.rep
[02/15 06:00:23    322s] OPERPROF: Starting checkPlace at level 1, MEM:5930.5M, EPOCH TIME: 1771156823.900339
[02/15 06:00:23    322s] Processing tracks to init pin-track alignment.
[02/15 06:00:23    322s] z: 1, totalTracks: 0
[02/15 06:00:23    322s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:00:23    322s] z: 3, totalTracks: 1
[02/15 06:00:23    322s] z: 5, totalTracks: 1
[02/15 06:00:23    322s] z: 7, totalTracks: 1
[02/15 06:00:23    322s] #spOpts: N=45 dpt mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[02/15 06:00:23    322s] Initializing Route Infrastructure for color support ...
[02/15 06:00:23    322s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5930.5M, EPOCH TIME: 1771156823.900767
[02/15 06:00:23    322s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.000, MEM:5930.5M, EPOCH TIME: 1771156823.901227
[02/15 06:00:23    322s] Route Infrastructure Initialized for color support successfully.
[02/15 06:00:23    322s] Cell systolic_top LLGs are deleted
[02/15 06:00:23    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:23    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:23    322s] # Building systolic_top llgBox search-tree.
[02/15 06:00:23    322s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5930.5M, EPOCH TIME: 1771156823.905824
[02/15 06:00:23    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:23    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:23    322s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5930.5M, EPOCH TIME: 1771156823.906281
[02/15 06:00:23    322s] Max number of tech site patterns supported in site array is 256.
[02/15 06:00:23    322s] Core basic site is asap7sc7p5t
[02/15 06:00:23    322s] Processing tracks to init pin-track alignment.
[02/15 06:00:23    322s] z: 1, totalTracks: 0
[02/15 06:00:23    322s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:00:23    322s] z: 3, totalTracks: 1
[02/15 06:00:23    322s] z: 5, totalTracks: 1
[02/15 06:00:23    322s] z: 7, totalTracks: 1
[02/15 06:00:23    322s] After signature check, allow fast init is false, keep pre-filter is true.
[02/15 06:00:23    322s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/15 06:00:23    322s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 06:00:23    322s] SiteArray: use 856,064 bytes
[02/15 06:00:23    322s] SiteArray: current memory after site array memory allocation 5930.5M
[02/15 06:00:23    322s] SiteArray: FP blocked sites are writable
[02/15 06:00:23    322s] Keep-away cache is enable on metals: 1-10
[02/15 06:00:23    322s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 06:00:23    322s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5930.5M, EPOCH TIME: 1771156823.920530
[02/15 06:00:23    322s] Process 3154 (called=5590 computed=42) wires and vias for routing blockage analysis
[02/15 06:00:23    322s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.006, REAL:0.004, MEM:5930.5M, EPOCH TIME: 1771156823.924054
[02/15 06:00:23    322s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 06:00:23    322s] Atter site array init, number of instance map data is 0.
[02/15 06:00:23    322s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.025, REAL:0.019, MEM:5930.5M, EPOCH TIME: 1771156823.924982
[02/15 06:00:23    322s] 
[02/15 06:00:23    322s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:23    322s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:23    322s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.026, REAL:0.020, MEM:5930.5M, EPOCH TIME: 1771156823.926040
[02/15 06:00:23    322s] Begin checking placement ... (start mem=5930.5M, init mem=5930.5M)
[02/15 06:00:23    322s] Begin checking exclusive groups violation ...
[02/15 06:00:23    322s] There are 0 groups to check, max #box is 0, total #box is 0
[02/15 06:00:23    322s] Finished checking exclusive groups violations. Found 0 Vio.
[02/15 06:00:23    322s] 
[02/15 06:00:23    322s] Running CheckPlace using 8 threads!...
[02/15 06:00:24    323s] 
[02/15 06:00:24    323s] ...checkPlace MT is done!
[02/15 06:00:24    323s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5898.5M, EPOCH TIME: 1771156824.050221
[02/15 06:00:24    323s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.005, REAL:0.005, MEM:5898.5M, EPOCH TIME: 1771156824.055331
[02/15 06:00:24    323s] Overlapping with other instance:	133
[02/15 06:00:24    323s] *info: Placed = 10734          (Fixed = 2505)
[02/15 06:00:24    323s] *info: Unplaced = 0           
[02/15 06:00:24    323s] Placement Density:56.50%(17720/31360)
[02/15 06:00:24    323s] Placement Density (including fixed std cells):58.06%(18888/32529)
[02/15 06:00:24    323s] Cell systolic_top LLGs are deleted
[02/15 06:00:24    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10734).
[02/15 06:00:24    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:24    323s] # Resetting pin-track-align track data.
[02/15 06:00:24    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:24    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:24    323s] Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=5898.5M)
[02/15 06:00:24    323s] OPERPROF: Finished checkPlace at level 1, CPU:0.574, REAL:0.161, MEM:5898.5M, EPOCH TIME: 1771156824.061796
[02/15 06:00:24    323s] <CMD> clock_opt_design
[02/15 06:00:24    323s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:05:23.3/0:02:58.9 (1.8), mem = 5898.5M
[02/15 06:00:24    323s] **INFO: User's settings:
[02/15 06:00:24    323s] setOptMode -opt_view_pruning_hold_views_active_list            { view_tt }
[02/15 06:00:24    323s] setOptMode -opt_view_pruning_setup_views_active_list           { view_tt }
[02/15 06:00:24    323s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_tt}
[02/15 06:00:24    323s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_tt}
[02/15 06:00:24    323s] setOptMode -opt_drv_margin                                     0
[02/15 06:00:24    323s] setOptMode -opt_drv                                            true
[02/15 06:00:24    323s] setOptMode -opt_hold_target_slack                              0.02
[02/15 06:00:24    323s] setOptMode -opt_resize_flip_flops                              true
[02/15 06:00:24    323s] setOptMode -opt_setup_target_slack                             0.02
[02/15 06:00:24    323s] 
[02/15 06:00:24    323s] Hard fence disabled
[02/15 06:00:24    323s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5898.5M, EPOCH TIME: 1771156824.082654
[02/15 06:00:24    323s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5898.5M, EPOCH TIME: 1771156824.082784
[02/15 06:00:24    323s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5898.5M, EPOCH TIME: 1771156824.082858
[02/15 06:00:24    323s] Processing tracks to init pin-track alignment.
[02/15 06:00:24    323s] z: 1, totalTracks: 0
[02/15 06:00:24    323s] z: 3, totalTracks: 1
[02/15 06:00:24    323s] z: 5, totalTracks: 1
[02/15 06:00:24    323s] z: 7, totalTracks: 1
[02/15 06:00:24    323s] #spOpts: N=45 dpt mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[02/15 06:00:24    323s] Initializing Route Infrastructure for color support ...
[02/15 06:00:24    323s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:5898.5M, EPOCH TIME: 1771156824.083079
[02/15 06:00:24    323s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:5898.5M, EPOCH TIME: 1771156824.083595
[02/15 06:00:24    323s] Route Infrastructure Initialized for color support successfully.
[02/15 06:00:24    323s] Cell systolic_top LLGs are deleted
[02/15 06:00:24    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:24    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:24    323s] # Building systolic_top llgBox search-tree.
[02/15 06:00:24    323s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5898.5M, EPOCH TIME: 1771156824.093391
[02/15 06:00:24    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:24    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:24    323s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:5898.5M, EPOCH TIME: 1771156824.094258
[02/15 06:00:24    323s] Max number of tech site patterns supported in site array is 256.
[02/15 06:00:24    323s] Core basic site is asap7sc7p5t
[02/15 06:00:24    323s] Processing tracks to init pin-track alignment.
[02/15 06:00:24    323s] z: 1, totalTracks: 0
[02/15 06:00:24    323s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:00:24    323s] z: 3, totalTracks: 1
[02/15 06:00:24    323s] z: 5, totalTracks: 1
[02/15 06:00:24    323s] z: 7, totalTracks: 1
[02/15 06:00:24    323s] After signature check, allow fast init is false, keep pre-filter is true.
[02/15 06:00:24    323s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/15 06:00:24    323s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 06:00:24    323s] SiteArray: use 856,064 bytes
[02/15 06:00:24    323s] SiteArray: current memory after site array memory allocation 5930.5M
[02/15 06:00:24    323s] SiteArray: FP blocked sites are writable
[02/15 06:00:24    323s] Keep-away cache is enable on metals: 1-10
[02/15 06:00:24    323s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 06:00:24    323s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:5930.5M, EPOCH TIME: 1771156824.110124
[02/15 06:00:24    323s] Process 3154 (called=5590 computed=42) wires and vias for routing blockage analysis
[02/15 06:00:24    323s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.011, REAL:0.007, MEM:5930.5M, EPOCH TIME: 1771156824.117048
[02/15 06:00:24    323s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 06:00:24    323s] Atter site array init, number of instance map data is 0.
[02/15 06:00:24    323s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.032, REAL:0.024, MEM:5930.5M, EPOCH TIME: 1771156824.118187
[02/15 06:00:24    323s] 
[02/15 06:00:24    323s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:24    323s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:24    323s] OPERPROF:         Starting CMU at level 5, MEM:5930.5M, EPOCH TIME: 1771156824.124742
[02/15 06:00:24    323s] OPERPROF:         Finished CMU at level 5, CPU:0.003, REAL:0.001, MEM:5930.5M, EPOCH TIME: 1771156824.125999
[02/15 06:00:24    323s] 
[02/15 06:00:24    323s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:00:24    323s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.046, REAL:0.036, MEM:5930.5M, EPOCH TIME: 1771156824.129064
[02/15 06:00:24    323s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5930.5M, EPOCH TIME: 1771156824.129403
[02/15 06:00:24    323s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.001, REAL:0.000, MEM:5930.5M, EPOCH TIME: 1771156824.129795
[02/15 06:00:24    323s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5930.5MB).
[02/15 06:00:24    323s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.061, REAL:0.051, MEM:5930.5M, EPOCH TIME: 1771156824.133561
[02/15 06:00:24    323s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.061, REAL:0.051, MEM:5930.5M, EPOCH TIME: 1771156824.133601
[02/15 06:00:24    323s] TDRefine: refinePlace mode is spiral
[02/15 06:00:24    323s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 06:00:24    323s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.3
[02/15 06:00:24    323s] OPERPROF:   Starting Refine-Place at level 2, MEM:5930.5M, EPOCH TIME: 1771156824.134666
[02/15 06:00:24    323s] *** Starting refinePlace (0:05:23 mem=5930.5M) ***
[02/15 06:00:24    323s] Total net bbox length = 9.016e+04 (4.073e+04 4.943e+04) (ext = 7.776e+03)
[02/15 06:00:24    323s] 
[02/15 06:00:24    323s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:24    323s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:24    323s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:5930.5M, EPOCH TIME: 1771156824.141932
[02/15 06:00:24    323s] # Found 5010 legal fixed insts to color.
[02/15 06:00:24    323s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.008, REAL:0.008, MEM:5930.5M, EPOCH TIME: 1771156824.149916
[02/15 06:00:24    323s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:5930.5M, EPOCH TIME: 1771156824.159860
[02/15 06:00:24    323s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:5930.5M, EPOCH TIME: 1771156824.161324
[02/15 06:00:24    323s] Set min layer with design mode ( 2 )
[02/15 06:00:24    323s] Set max layer with design mode ( 7 )
[02/15 06:00:24    323s] Set min layer with design mode ( 2 )
[02/15 06:00:24    323s] Set max layer with design mode ( 7 )
[02/15 06:00:24    323s] 
[02/15 06:00:24    323s] Starting Small incrNP...
[02/15 06:00:24    323s] User Input Parameters:
[02/15 06:00:24    323s] - Congestion Driven    : Off
[02/15 06:00:24    323s] - Timing Driven        : Off
[02/15 06:00:24    323s] - Area-Violation Based : Off
[02/15 06:00:24    323s] - Start Rollback Level : -5
[02/15 06:00:24    323s] - Legalized            : On
[02/15 06:00:24    323s] - Window Based         : Off
[02/15 06:00:24    323s] - eDen incr mode       : Off
[02/15 06:00:24    323s] - Small incr mode      : On
[02/15 06:00:24    323s] 
[02/15 06:00:24    323s] default core: bins with density > 0.750 =  8.30 % ( 24 / 289 )
[02/15 06:00:24    323s] Density distribution unevenness ratio = 16.268%
[02/15 06:00:24    323s] Density distribution unevenness ratio (U70) = 2.017%
[02/15 06:00:24    323s] Density distribution unevenness ratio (U80) = 0.043%
[02/15 06:00:24    323s] Density distribution unevenness ratio (U90) = 0.000%
[02/15 06:00:24    323s] cost 0.831250, thresh 1.000000
[02/15 06:00:24    323s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5930.5M)
[02/15 06:00:24    323s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:00:24    323s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:5930.5M, EPOCH TIME: 1771156824.175658
[02/15 06:00:24    323s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:5930.5M, EPOCH TIME: 1771156824.176376
[02/15 06:00:24    323s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5930.5M, EPOCH TIME: 1771156824.176453
[02/15 06:00:24    323s] Starting refinePlace ...
[02/15 06:00:24    323s] Set min layer with design mode ( 2 )
[02/15 06:00:24    323s] Set max layer with design mode ( 7 )
[02/15 06:00:24    323s] Set min layer with design mode ( 2 )
[02/15 06:00:24    323s] Set max layer with design mode ( 7 )
[02/15 06:00:24    323s] DDP initSite1 nrRow 167 nrJob 167
[02/15 06:00:24    323s] DDP markSite nrRow 167 nrJob 167
[02/15 06:00:24    323s] ** Cut row section cpu time 0:00:00.0.
[02/15 06:00:24    323s]  ** Cut row section real time 0:00:00.0.
[02/15 06:00:24    323s]    Spread Effort: high, standalone mode, useDDP on.
[02/15 06:00:24    323s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=5898.5MB) @(0:05:23 - 0:05:24).
[02/15 06:00:24    323s] Move report: preRPlace moves 144 insts, mean move: 0.53 um, max move: 3.89 um 
[02/15 06:00:24    323s] 	Max move on inst (u_array_gen_row[2].gen_col[1].u_pe_u_mac_acc_reg_reg[3]): (75.56, 67.78) --> (78.36, 68.86)
[02/15 06:00:24    323s] 	Length: 26 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFASRHQNx1_ASAP7_75t_SL
[02/15 06:00:24    323s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:5898.5M, EPOCH TIME: 1771156824.260364
[02/15 06:00:24    323s] Tweakage: fix icg 1, fix clk 0.
[02/15 06:00:24    323s] Tweakage: density cost 0, scale 0.4.
[02/15 06:00:24    323s] Tweakage: activity cost 0, scale 1.0.
[02/15 06:00:24    323s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:6026.5M, EPOCH TIME: 1771156824.284783
[02/15 06:00:24    323s] Cut to 2 partitions.
[02/15 06:00:24    323s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:6026.5M, EPOCH TIME: 1771156824.291586
[02/15 06:00:24    323s] Tweakage perm 120 insts, flip 566 insts.
[02/15 06:00:24    323s] Tweakage perm 16 insts, flip 22 insts.
[02/15 06:00:24    323s] Tweakage perm 12 insts, flip 8 insts.
[02/15 06:00:24    323s] Tweakage perm 1 insts, flip 0 insts.
[02/15 06:00:24    323s] Tweakage perm 66 insts, flip 439 insts.
[02/15 06:00:24    324s] Tweakage perm 7 insts, flip 20 insts.
[02/15 06:00:24    324s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.465, REAL:0.327, MEM:6026.5M, EPOCH TIME: 1771156824.618987
[02/15 06:00:24    324s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.472, REAL:0.335, MEM:6026.5M, EPOCH TIME: 1771156824.619917
[02/15 06:00:24    324s] Cleanup congestion map
[02/15 06:00:24    324s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.501, REAL:0.362, MEM:5930.5M, EPOCH TIME: 1771156824.622315
[02/15 06:00:24    324s] Move report: Congestion aware Tweak moves 229 insts, mean move: 1.38 um, max move: 3.89 um 
[02/15 06:00:24    324s] 	Max move on inst (FE_OFC258_n_1): (102.77, 134.74) --> (106.66, 134.74)
[02/15 06:00:24    324s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:00.0, mem=5930.5mb) @(0:05:24 - 0:05:24).
[02/15 06:00:24    324s] Cleanup congestion map
[02/15 06:00:24    324s] 
[02/15 06:00:24    324s]  === Spiral for Logical I: (movable: 8229) ===
[02/15 06:00:24    324s] 
[02/15 06:00:24    324s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 06:00:24    324s] 
[02/15 06:00:24    324s]  Info: 0 filler has been deleted!
[02/15 06:00:24    324s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/15 06:00:24    324s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[02/15 06:00:24    324s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:00:24    324s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=5898.5MB) @(0:05:24 - 0:05:25).
[02/15 06:00:24    324s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:00:24    324s] Move report: Detail placement moves 318 insts, mean move: 1.12 um, max move: 4.10 um 
[02/15 06:00:24    324s] 	Max move on inst (FE_OFC249_FE_RN_5_0): (147.48, 120.70) --> (143.38, 120.70)
[02/15 06:00:24    324s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:00.0 MEM: 5898.5MB
[02/15 06:00:24    324s] Statistics of distance of Instance movement in refine placement:
[02/15 06:00:24    324s]   maximum (X+Y) =         4.10 um
[02/15 06:00:24    324s]   inst (FE_OFC249_FE_RN_5_0) with max move: (147.484, 120.7) -> (143.38, 120.7)
[02/15 06:00:24    324s]   mean    (X+Y) =         1.12 um
[02/15 06:00:24    324s] Total instances flipped for legalization: 217
[02/15 06:00:24    324s] Summary Report:
[02/15 06:00:24    324s] Instances move: 318 (out of 8229 movable)
[02/15 06:00:24    324s] Instances flipped: 217
[02/15 06:00:24    324s] Mean displacement: 1.12 um
[02/15 06:00:24    324s] Max displacement: 4.10 um (Instance: FE_OFC249_FE_RN_5_0) (147.484, 120.7) -> (143.38, 120.7)
[02/15 06:00:24    324s] 	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx1_ASAP7_75t_SL
[02/15 06:00:24    324s] 	Violation at original loc: Overlapping with other instance
[02/15 06:00:24    324s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 06:00:24    324s] Total instances moved : 318
[02/15 06:00:24    324s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:1.386, REAL:0.754, MEM:5898.5M, EPOCH TIME: 1771156824.930006
[02/15 06:00:24    324s] Total net bbox length = 9.008e+04 (4.063e+04 4.945e+04) (ext = 7.772e+03)
[02/15 06:00:24    324s] Runtime: CPU: 0:00:01.4 REAL: 0:00:00.0 MEM: 5898.5MB
[02/15 06:00:24    324s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:00.0, mem=5898.5MB) @(0:05:23 - 0:05:25).
[02/15 06:00:24    324s] *** Finished refinePlace (0:05:25 mem=5898.5M) ***
[02/15 06:00:24    324s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.3
[02/15 06:00:24    324s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.436, REAL:0.803, MEM:5898.5M, EPOCH TIME: 1771156824.938097
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 4.10 um
RPlace-Summary:     Max move: inst FE_OFC249_FE_RN_5_0 cell INVx1_ASAP7_75t_SL loc (147.48, 120.70) -> (143.38, 120.70)
RPlace-Summary:     Average move dist: 1.12
RPlace-Summary:     Number of inst moved: 318
RPlace-Summary:     Number of movable inst: 8229
[02/15 06:00:24    324s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 06:00:24    324s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5898.5M, EPOCH TIME: 1771156824.939200
[02/15 06:00:24    324s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10734).
[02/15 06:00:24    324s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:24    324s] Cell systolic_top LLGs are deleted
[02/15 06:00:24    324s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:24    324s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:24    324s] # Resetting pin-track-align track data.
[02/15 06:00:24    324s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.051, REAL:0.017, MEM:5930.5M, EPOCH TIME: 1771156824.956239
[02/15 06:00:24    324s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.551, REAL:0.874, MEM:5930.5M, EPOCH TIME: 1771156824.956462
[02/15 06:00:24    324s] ccopt_args: 
[02/15 06:00:24    324s] Turning off fast DC mode.
[02/15 06:00:25    325s] Runtime...
[02/15 06:00:25    325s] (clock_opt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[02/15 06:00:25    325s] (clock_opt_design): create_ccopt_clock_tree_spec
[02/15 06:00:25    325s] Creating clock tree spec for modes (timing configs): func_mode
[02/15 06:00:25    325s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/15 06:00:25    325s] Reset timing graph...
[02/15 06:00:25    325s] Ignoring AAE DB Resetting ...
[02/15 06:00:25    325s] Reset timing graph done.
[02/15 06:00:25    325s] Ignoring AAE DB Resetting ...
[02/15 06:00:25    325s] Analyzing clock structure...
[02/15 06:00:25    325s] Analyzing clock structure done.
[02/15 06:00:25    325s] Reset timing graph...
[02/15 06:00:25    325s] Ignoring AAE DB Resetting ...
[02/15 06:00:25    325s] Reset timing graph done.
[02/15 06:00:25    326s] Extracting original clock gating for clk...
[02/15 06:00:25    326s]   clock_tree clk contains 1063 sinks and 0 clock gates.
[02/15 06:00:25    326s] Extracting original clock gating for clk done.
[02/15 06:00:25    326s] The skew group clk/func_mode was created. It contains 1063 sinks and 1 sources.
[02/15 06:00:25    326s] Checking clock tree convergence...
[02/15 06:00:25    326s] Checking clock tree convergence done.
[02/15 06:00:25    326s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[02/15 06:00:25    326s] Set place::cacheFPlanSiteMark to 1
[02/15 06:00:25    326s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[02/15 06:00:25    326s] Using CCOpt effort standard.
[02/15 06:00:25    326s] Updating ideal nets and annotations...
[02/15 06:00:25    326s] Reset timing graph...
[02/15 06:00:25    326s] Ignoring AAE DB Resetting ...
[02/15 06:00:25    326s] Reset timing graph done.
[02/15 06:00:25    326s] Ignoring AAE DB Resetting ...
[02/15 06:00:26    326s] Reset timing graph...
[02/15 06:00:26    326s] Ignoring AAE DB Resetting ...
[02/15 06:00:26    326s] Reset timing graph done.
[02/15 06:00:26    327s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[02/15 06:00:26    327s] Updating ideal nets and annotations done. (took cpu=0:00:00.9 real=0:00:00.6)
[02/15 06:00:26    327s] CCOpt::Phase::Initialization...
[02/15 06:00:26    327s] Check Prerequisites...
[02/15 06:00:26    327s] Leaving CCOpt scope - CheckPlace...
[02/15 06:00:26    327s] OPERPROF: Starting checkPlace at level 1, MEM:5920.9M, EPOCH TIME: 1771156826.440258
[02/15 06:00:26    327s] Processing tracks to init pin-track alignment.
[02/15 06:00:26    327s] z: 1, totalTracks: 0
[02/15 06:00:26    327s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:00:26    327s] z: 3, totalTracks: 1
[02/15 06:00:26    327s] z: 5, totalTracks: 1
[02/15 06:00:26    327s] z: 7, totalTracks: 1
[02/15 06:00:26    327s] #spOpts: N=45 dpt mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[02/15 06:00:26    327s] Cell systolic_top LLGs are deleted
[02/15 06:00:26    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:26    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:26    327s] # Building systolic_top llgBox search-tree.
[02/15 06:00:26    327s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5920.9M, EPOCH TIME: 1771156826.447461
[02/15 06:00:26    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:26    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:26    327s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5920.9M, EPOCH TIME: 1771156826.448065
[02/15 06:00:26    327s] Max number of tech site patterns supported in site array is 256.
[02/15 06:00:26    327s] Core basic site is asap7sc7p5t
[02/15 06:00:26    327s] Processing tracks to init pin-track alignment.
[02/15 06:00:26    327s] z: 1, totalTracks: 0
[02/15 06:00:26    327s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:00:26    327s] z: 3, totalTracks: 1
[02/15 06:00:26    327s] z: 5, totalTracks: 1
[02/15 06:00:26    327s] z: 7, totalTracks: 1
[02/15 06:00:26    327s] After signature check, allow fast init is false, keep pre-filter is true.
[02/15 06:00:26    327s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/15 06:00:26    327s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 06:00:26    327s] SiteArray: use 856,064 bytes
[02/15 06:00:26    327s] SiteArray: current memory after site array memory allocation 5920.9M
[02/15 06:00:26    327s] SiteArray: FP blocked sites are writable
[02/15 06:00:26    327s] Keep-away cache is enable on metals: 1-10
[02/15 06:00:26    327s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 06:00:26    327s] Atter site array init, number of instance map data is 0.
[02/15 06:00:26    327s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.014, REAL:0.010, MEM:5920.9M, EPOCH TIME: 1771156826.457619
[02/15 06:00:26    327s] 
[02/15 06:00:26    327s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:26    327s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:26    327s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.011, MEM:5920.9M, EPOCH TIME: 1771156826.458912
[02/15 06:00:26    327s] Begin checking placement ... (start mem=5920.9M, init mem=5920.9M)
[02/15 06:00:26    327s] Begin checking exclusive groups violation ...
[02/15 06:00:26    327s] There are 0 groups to check, max #box is 0, total #box is 0
[02/15 06:00:26    327s] Finished checking exclusive groups violations. Found 0 Vio.
[02/15 06:00:26    327s] 
[02/15 06:00:26    327s] Running CheckPlace using 8 threads!...
[02/15 06:00:26    327s] 
[02/15 06:00:26    327s] ...checkPlace MT is done!
[02/15 06:00:26    327s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5888.9M, EPOCH TIME: 1771156826.524416
[02/15 06:00:26    327s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:5888.9M, EPOCH TIME: 1771156826.530097
[02/15 06:00:26    327s] *info: Placed = 10734          (Fixed = 2505)
[02/15 06:00:26    327s] *info: Unplaced = 0           
[02/15 06:00:26    327s] Placement Density:56.50%(17720/31360)
[02/15 06:00:26    327s] Placement Density (including fixed std cells):58.06%(18888/32529)
[02/15 06:00:26    327s] Cell systolic_top LLGs are deleted
[02/15 06:00:26    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10734).
[02/15 06:00:26    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:26    327s] # Resetting pin-track-align track data.
[02/15 06:00:26    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:26    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:26    327s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=5888.9M)
[02/15 06:00:26    327s] OPERPROF: Finished checkPlace at level 1, CPU:0.262, REAL:0.095, MEM:5888.9M, EPOCH TIME: 1771156826.535420
[02/15 06:00:26    327s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.1)
[02/15 06:00:26    327s] Innovus will update I/O latencies
[02/15 06:00:26    327s] Reset timing graph...
[02/15 06:00:26    327s] Ignoring AAE DB Resetting ...
[02/15 06:00:26    327s] Reset timing graph done.
[02/15 06:00:26    327s] Ignoring AAE DB Resetting ...
[02/15 06:00:26    328s] No differences between SDC and CTS ideal net status found.
[02/15 06:00:26    328s] No differences between SDC and CTS transition time annotations found.
[02/15 06:00:26    328s] No differences between SDC and CTS delay annotations found.
[02/15 06:00:26    328s] Reset timing graph...
[02/15 06:00:27    328s] Ignoring AAE DB Resetting ...
[02/15 06:00:27    328s] Reset timing graph done.
[02/15 06:00:27    328s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[02/15 06:00:27    328s] 
[02/15 06:00:27    328s] 
[02/15 06:00:27    328s] 
[02/15 06:00:27    328s] Check Prerequisites done. (took cpu=0:00:01.2 real=0:00:00.7)
[02/15 06:00:27    328s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.2 real=0:00:00.7)
[02/15 06:00:27    328s] Info: 8 threads available for lower-level modules during optimization.
[02/15 06:00:27    328s] Executing ccopt post-processing.
[02/15 06:00:27    328s] Synthesizing clock trees with CCOpt...
[02/15 06:00:27    328s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:28.2/0:03:02.0 (1.8), mem = 5888.9M
[02/15 06:00:27    328s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/15 06:00:27    328s] CCOpt::Phase::PreparingToBalance...
[02/15 06:00:27    328s] Leaving CCOpt scope - Initializing power interface...
[02/15 06:00:27    328s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:27    328s] 
[02/15 06:00:27    328s] Positive (advancing) pin insertion delays
[02/15 06:00:27    328s] =========================================
[02/15 06:00:27    328s] 
[02/15 06:00:27    328s] Found 0 advancing pin insertion delay (0.000% of 1063 clock tree sinks)
[02/15 06:00:27    328s] 
[02/15 06:00:27    328s] Negative (delaying) pin insertion delays
[02/15 06:00:27    328s] ========================================
[02/15 06:00:27    328s] 
[02/15 06:00:27    328s] Found 0 delaying pin insertion delay (0.000% of 1063 clock tree sinks)
[02/15 06:00:27    328s] Notify start of optimization...
[02/15 06:00:27    328s] Notify start of optimization done.
[02/15 06:00:27    328s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[02/15 06:00:27    328s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5888.9M, EPOCH TIME: 1771156827.185503
[02/15 06:00:27    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:27    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:27    328s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:5888.9M, EPOCH TIME: 1771156827.185628
[02/15 06:00:27    328s] [oiLAM] Zs 7, 11
[02/15 06:00:27    328s] ### Creating LA Mngr. totSessionCpu=0:05:28 mem=5888.9M
[02/15 06:00:27    328s] ### Creating LA Mngr, finished. totSessionCpu=0:05:28 mem=5888.9M
[02/15 06:00:27    328s] Running pre-eGR process
[02/15 06:00:27    328s] (I)      Started Early Global Route ( Curr Mem: 4.93 MB )
[02/15 06:00:27    328s] (I)      Initializing eGR engine (regular)
[02/15 06:00:27    328s] Set min layer with design mode ( 2 )
[02/15 06:00:27    328s] Set max layer with design mode ( 7 )
[02/15 06:00:27    328s] (I)      clean place blk overflow:
[02/15 06:00:27    328s] (I)      H : enabled 1.00 0
[02/15 06:00:27    328s] (I)      V : enabled 1.00 0
[02/15 06:00:27    328s] (I)      Initializing eGR engine (regular)
[02/15 06:00:27    328s] Set min layer with design mode ( 2 )
[02/15 06:00:27    328s] Set max layer with design mode ( 7 )
[02/15 06:00:27    328s] (I)      clean place blk overflow:
[02/15 06:00:27    328s] (I)      H : enabled 1.00 0
[02/15 06:00:27    328s] (I)      V : enabled 1.00 0
[02/15 06:00:27    328s] (I)      Started Early Global Route kernel ( Curr Mem: 4.93 MB )
[02/15 06:00:27    328s] (I)      Running eGR Regular flow
[02/15 06:00:27    328s] (I)      # wire layers (front) : 11
[02/15 06:00:27    328s] (I)      # wire layers (back)  : 0
[02/15 06:00:27    328s] (I)      min wire layer : 1
[02/15 06:00:27    328s] (I)      max wire layer : 10
[02/15 06:00:27    328s] (I)      # cut layers (front) : 10
[02/15 06:00:27    328s] (I)      # cut layers (back)  : 0
[02/15 06:00:27    328s] (I)      min cut layer : 1
[02/15 06:00:27    328s] (I)      max cut layer : 9
[02/15 06:00:27    328s] (I)      ================================ Layers ================================
[02/15 06:00:27    328s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:27    328s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 06:00:27    328s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:27    328s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 06:00:27    328s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 06:00:27    328s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:00:27    328s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 06:00:27    328s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:00:27    328s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 06:00:27    328s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:00:27    328s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 06:00:27    328s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:00:27    328s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 06:00:27    328s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:00:27    328s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 06:00:27    328s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:00:27    328s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 06:00:27    328s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:00:27    328s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 06:00:27    328s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:00:27    328s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 06:00:27    328s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:00:27    328s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 06:00:27    328s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 06:00:27    328s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:27    328s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 06:00:27    328s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 06:00:27    328s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 06:00:27    328s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 06:00:27    328s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:27    328s] (I)      Started Import and model ( Curr Mem: 4.93 MB )
[02/15 06:00:27    328s] (I)      == Non-default Options ==
[02/15 06:00:27    328s] (I)      Maximum routing layer                              : 7
[02/15 06:00:27    328s] (I)      Top routing layer                                  : 7
[02/15 06:00:27    328s] (I)      Number of threads                                  : 8
[02/15 06:00:27    328s] (I)      Route tie net to shape                             : auto
[02/15 06:00:27    328s] (I)      Method to set GCell size                           : row
[02/15 06:00:27    328s] (I)      Tie hi/lo max fanout                               : 5
[02/15 06:00:27    328s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 06:00:27    328s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 06:00:27    328s] Removed 1 out of boundary tracks from layer 2
[02/15 06:00:27    328s] Removed 1 out of boundary tracks from layer 2
[02/15 06:00:27    328s] (I)      ============== Pin Summary ==============
[02/15 06:00:27    328s] (I)      +-------+--------+---------+------------+
[02/15 06:00:27    328s] (I)      | Layer | # pins | % total |      Group |
[02/15 06:00:27    328s] (I)      +-------+--------+---------+------------+
[02/15 06:00:27    328s] (I)      |     1 |  28717 |   92.20 |        Pin |
[02/15 06:00:27    328s] (I)      |     2 |   2431 |    7.80 | Pin access |
[02/15 06:00:27    328s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 06:00:27    328s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 06:00:27    328s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 06:00:27    328s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 06:00:27    328s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 06:00:27    328s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 06:00:27    328s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 06:00:27    328s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 06:00:27    328s] (I)      +-------+--------+---------+------------+
[02/15 06:00:27    328s] (I)      Custom ignore net properties:
[02/15 06:00:27    328s] (I)      1 : NotLegal
[02/15 06:00:27    328s] (I)      Default ignore net properties:
[02/15 06:00:27    328s] (I)      1 : Special
[02/15 06:00:27    328s] (I)      2 : Analog
[02/15 06:00:27    328s] (I)      3 : Fixed
[02/15 06:00:27    328s] (I)      4 : Skipped
[02/15 06:00:27    328s] (I)      5 : MixedSignal
[02/15 06:00:27    328s] (I)      Prerouted net properties:
[02/15 06:00:27    328s] (I)      1 : NotLegal
[02/15 06:00:27    328s] (I)      2 : Special
[02/15 06:00:27    328s] (I)      3 : Analog
[02/15 06:00:27    328s] (I)      4 : Fixed
[02/15 06:00:27    328s] (I)      5 : Skipped
[02/15 06:00:27    328s] (I)      6 : MixedSignal
[02/15 06:00:27    328s] [NR-eGR] Early global route reroute all routable nets
[02/15 06:00:27    328s] (I)      Use row-based GCell size
[02/15 06:00:27    328s] (I)      Use row-based GCell align
[02/15 06:00:27    328s] (I)      layer 0 area = 170496
[02/15 06:00:27    328s] (I)      layer 1 area = 170496
[02/15 06:00:27    328s] (I)      layer 2 area = 170496
[02/15 06:00:27    328s] (I)      layer 3 area = 512000
[02/15 06:00:27    328s] (I)      layer 4 area = 512000
[02/15 06:00:27    328s] (I)      layer 5 area = 560000
[02/15 06:00:27    328s] (I)      layer 6 area = 560000
[02/15 06:00:27    328s] (I)      GCell unit size   : 4320
[02/15 06:00:27    328s] (I)      GCell multiplier  : 1
[02/15 06:00:27    328s] (I)      GCell row height  : 4320
[02/15 06:00:27    328s] (I)      Actual row height : 4320
[02/15 06:00:27    328s] (I)      GCell align ref   : 24880 24880
[02/15 06:00:27    328s] missing default track structure on layer 1
[02/15 06:00:27    328s] [NR-eGR] Track table information for default rule: 
[02/15 06:00:27    328s] [NR-eGR] M1 has no routable track
[02/15 06:00:27    328s] [NR-eGR] M2 has non-uniform track structure
[02/15 06:00:27    328s] [NR-eGR] M3 has single uniform track structure
[02/15 06:00:27    328s] [NR-eGR] M4 has single uniform track structure
[02/15 06:00:27    328s] [NR-eGR] M5 has single uniform track structure
[02/15 06:00:27    328s] [NR-eGR] M6 has single uniform track structure
[02/15 06:00:27    328s] [NR-eGR] M7 has single uniform track structure
[02/15 06:00:27    328s] [NR-eGR] M8 has single uniform track structure
[02/15 06:00:27    328s] [NR-eGR] M9 has single uniform track structure
[02/15 06:00:27    328s] [NR-eGR] Pad has single uniform track structure
[02/15 06:00:27    328s] (I)      ============== Default via ===============
[02/15 06:00:27    328s] (I)      +---+------------------+-----------------+
[02/15 06:00:27    328s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 06:00:27    328s] (I)      +---+------------------+-----------------+
[02/15 06:00:27    328s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 06:00:27    328s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 06:00:27    328s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 06:00:27    328s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 06:00:27    328s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 06:00:27    328s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 06:00:27    328s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 06:00:27    328s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 06:00:27    328s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 06:00:27    328s] (I)      +---+------------------+-----------------+
[02/15 06:00:27    328s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 06:00:27    328s] [NR-eGR] Read 5650 PG shapes
[02/15 06:00:27    328s] [NR-eGR] Read 0 clock shapes
[02/15 06:00:27    328s] [NR-eGR] Read 0 other shapes
[02/15 06:00:27    328s] [NR-eGR] #Routing Blockages  : 0
[02/15 06:00:27    328s] [NR-eGR] #Bump Blockages     : 0
[02/15 06:00:27    328s] [NR-eGR] #Instance Blockages : 10328
[02/15 06:00:27    328s] [NR-eGR] #PG Blockages       : 5650
[02/15 06:00:27    328s] [NR-eGR] #Halo Blockages     : 0
[02/15 06:00:27    328s] [NR-eGR] #Boundary Blockages : 0
[02/15 06:00:27    328s] [NR-eGR] #Clock Blockages    : 0
[02/15 06:00:27    328s] [NR-eGR] #Other Blockages    : 0
[02/15 06:00:27    328s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 06:00:27    328s] [NR-eGR] #prerouted nets         : 0
[02/15 06:00:27    328s] [NR-eGR] #prerouted special nets : 0
[02/15 06:00:27    328s] [NR-eGR] #prerouted wires        : 0
[02/15 06:00:27    328s] [NR-eGR] Read 8345 nets ( ignored 0 )
[02/15 06:00:27    328s] (I)        Front-side 8345 ( ignored 0 )
[02/15 06:00:27    328s] (I)        Back-side  0 ( ignored 0 )
[02/15 06:00:27    328s] (I)        Both-side  0 ( ignored 0 )
[02/15 06:00:27    328s] (I)      handle routing halo
[02/15 06:00:27    328s] (I)      Reading macro buffers
[02/15 06:00:27    328s] (I)      Number of macro buffers: 0
[02/15 06:00:27    328s] (I)      early_global_route_priority property id does not exist.
[02/15 06:00:27    328s] (I)      Read Num Blocks=16411  Num Prerouted Wires=0  Num CS=0
[02/15 06:00:27    328s] (I)      Layer 1 (H) : #blockages 13016 : #preroutes 0
[02/15 06:00:27    328s] (I)      Layer 2 (V) : #blockages 2688 : #preroutes 0
[02/15 06:00:27    328s] (I)      Layer 3 (H) : #blockages 353 : #preroutes 0
[02/15 06:00:27    328s] (I)      Layer 4 (V) : #blockages 184 : #preroutes 0
[02/15 06:00:27    328s] (I)      Layer 5 (H) : #blockages 102 : #preroutes 0
[02/15 06:00:27    328s] (I)      Layer 6 (V) : #blockages 68 : #preroutes 0
[02/15 06:00:27    328s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 06:00:27    328s] (I)      Track adjustment: Reducing 23538 tracks (15.00%) for Layer5
[02/15 06:00:27    328s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 06:00:27    328s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 06:00:27    328s] (I)      Number of ignored nets                =      0
[02/15 06:00:27    328s] (I)      Number of connected nets              =      0
[02/15 06:00:27    328s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/15 06:00:27    328s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/15 06:00:27    328s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 06:00:27    328s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 06:00:27    328s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 06:00:27    328s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 06:00:27    328s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 06:00:27    328s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/15 06:00:27    328s] (I)      Ndr track 0 does not exist
[02/15 06:00:27    328s] (I)      ---------------------Grid Graph Info--------------------
[02/15 06:00:27    328s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 06:00:27    328s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 06:00:27    328s] (I)      Site width          :   864  (dbu)
[02/15 06:00:27    328s] (I)      Row height          :  4320  (dbu)
[02/15 06:00:27    328s] (I)      GCell row height    :  4320  (dbu)
[02/15 06:00:27    328s] (I)      GCell width         :  4320  (dbu)
[02/15 06:00:27    328s] (I)      GCell height        :  4320  (dbu)
[02/15 06:00:27    328s] (I)      Grid                :   178   178     7
[02/15 06:00:27    328s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 06:00:27    328s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 06:00:27    328s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 06:00:27    328s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 06:00:27    328s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 06:00:27    328s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 06:00:27    328s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 06:00:27    328s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 06:00:27    328s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 06:00:27    328s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 06:00:27    328s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 06:00:27    328s] (I)      --------------------------------------------------------
[02/15 06:00:27    328s] 
[02/15 06:00:27    328s] [NR-eGR] ============ Routing rule table ============
[02/15 06:00:27    328s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 8345
[02/15 06:00:27    328s] [NR-eGR] ========================================
[02/15 06:00:27    328s] [NR-eGR] 
[02/15 06:00:27    328s] (I)      ==== NDR : (Default) ====
[02/15 06:00:27    328s] (I)      +--------------+--------+
[02/15 06:00:27    328s] (I)      |           ID |      0 |
[02/15 06:00:27    328s] (I)      |      Default |    yes |
[02/15 06:00:27    328s] (I)      |  Clk Special |     no |
[02/15 06:00:27    328s] (I)      | Hard spacing |     no |
[02/15 06:00:27    328s] (I)      |    NDR track | (none) |
[02/15 06:00:27    328s] (I)      |      NDR via | (none) |
[02/15 06:00:27    328s] (I)      |  Extra space |      0 |
[02/15 06:00:27    328s] (I)      |      Shields |      0 |
[02/15 06:00:27    328s] (I)      |   Demand (H) |      1 |
[02/15 06:00:27    328s] (I)      |   Demand (V) |      1 |
[02/15 06:00:27    328s] (I)      |        #Nets |   8345 |
[02/15 06:00:27    328s] (I)      +--------------+--------+
[02/15 06:00:27    328s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:00:27    328s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 06:00:27    328s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:00:27    328s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:00:27    328s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:00:27    328s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/15 06:00:27    328s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[02/15 06:00:27    328s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:00:27    328s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:00:27    328s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:00:27    328s] (I)      =============== Blocked Tracks ===============
[02/15 06:00:27    328s] (I)      +-------+---------+----------+---------------+
[02/15 06:00:27    328s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 06:00:27    328s] (I)      +-------+---------+----------+---------------+
[02/15 06:00:27    328s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 06:00:27    328s] (I)      |     2 |  221610 |    64236 |        28.99% |
[02/15 06:00:27    328s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 06:00:27    328s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 06:00:27    328s] (I)      |     5 |  158776 |     2706 |         1.70% |
[02/15 06:00:27    328s] (I)      |     6 |  134034 |     9627 |         7.18% |
[02/15 06:00:27    328s] (I)      |     7 |  134034 |     8137 |         6.07% |
[02/15 06:00:27    328s] (I)      +-------+---------+----------+---------------+
[02/15 06:00:27    328s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 4.94 MB )
[02/15 06:00:27    328s] (I)      Delete wires for 8345 nets (async)
[02/15 06:00:27    328s] (I)      Reset routing kernel
[02/15 06:00:27    328s] (I)      Started Global Routing ( Curr Mem: 4.95 MB )
[02/15 06:00:27    328s] (I)      totalPins=30935  totalGlobalPin=30767 (99.46%)
[02/15 06:00:27    328s] (I)      ================= Net Group Info =================
[02/15 06:00:27    328s] (I)      +----+----------------+--------------+-----------+
[02/15 06:00:27    328s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 06:00:27    328s] (I)      +----+----------------+--------------+-----------+
[02/15 06:00:27    328s] (I)      |  1 |           8345 |        M2(2) |     M7(7) |
[02/15 06:00:27    328s] (I)      +----+----------------+--------------+-----------+
[02/15 06:00:27    328s] (I)      total 2D Cap : 836164 = (402398 H, 433766 V)
[02/15 06:00:27    328s] (I)      total 2D Demand : 168 = (168 H, 0 V)
[02/15 06:00:27    328s] (I)      init route region map
[02/15 06:00:27    328s] (I)      #blocked GCells = 0
[02/15 06:00:27    328s] (I)      #regions = 1
[02/15 06:00:27    328s] (I)      init safety region map
[02/15 06:00:27    328s] (I)      #blocked GCells = 0
[02/15 06:00:27    328s] (I)      #regions = 1
[02/15 06:00:27    328s] (I)      Adjusted 0 GCells for pin access
[02/15 06:00:27    328s] [NR-eGR] Layer group 1: route 8345 net(s) in layer range [2, 7]
[02/15 06:00:27    328s] (I)      
[02/15 06:00:27    328s] (I)      ============  Phase 1a Route ============
[02/15 06:00:27    328s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/15 06:00:27    328s] (I)      Usage: 97548 = (44533 H, 53015 V) = (11.07% H, 12.22% V) = (4.810e+04um H, 5.726e+04um V)
[02/15 06:00:27    328s] (I)      
[02/15 06:00:27    328s] (I)      ============  Phase 1b Route ============
[02/15 06:00:27    328s] (I)      Usage: 97560 = (44533 H, 53027 V) = (11.07% H, 12.22% V) = (4.810e+04um H, 5.727e+04um V)
[02/15 06:00:27    328s] (I)      Overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 1.053648e+05um
[02/15 06:00:27    328s] (I)      Congestion metric : 0.06%H 0.00%V, 0.06%HV
[02/15 06:00:27    328s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 06:00:27    328s] (I)      
[02/15 06:00:27    328s] (I)      ============  Phase 1c Route ============
[02/15 06:00:27    328s] (I)      Level2 Grid: 36 x 36
[02/15 06:00:27    328s] (I)      Usage: 97560 = (44533 H, 53027 V) = (11.07% H, 12.22% V) = (4.810e+04um H, 5.727e+04um V)
[02/15 06:00:27    328s] (I)      
[02/15 06:00:27    328s] (I)      ============  Phase 1d Route ============
[02/15 06:00:27    328s] (I)      Usage: 97580 = (44534 H, 53046 V) = (11.07% H, 12.23% V) = (4.810e+04um H, 5.729e+04um V)
[02/15 06:00:27    328s] (I)      
[02/15 06:00:27    328s] (I)      ============  Phase 1e Route ============
[02/15 06:00:27    328s] (I)      Usage: 97580 = (44534 H, 53046 V) = (11.07% H, 12.23% V) = (4.810e+04um H, 5.729e+04um V)
[02/15 06:00:27    328s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 1.053864e+05um
[02/15 06:00:27    328s] (I)      
[02/15 06:00:27    328s] (I)      ============  Phase 1l Route ============
[02/15 06:00:27    329s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/15 06:00:27    329s] (I)      Layer  2:     163099     36405       513        6172      230122    ( 2.61%) 
[02/15 06:00:27    329s] (I)      Layer  3:     192403     43446       120       18165      218130    ( 7.69%) 
[02/15 06:00:27    329s] (I)      Layer  4:     135317     20867        26         158      177064    ( 0.09%) 
[02/15 06:00:27    329s] (I)      Layer  5:     132145     11921         1        1385      156145    ( 0.88%) 
[02/15 06:00:27    329s] (I)      Layer  6:     106027      5955         1        7577      125339    ( 5.70%) 
[02/15 06:00:27    329s] (I)      Layer  7:     106998      2351         0        7341      125575    ( 5.52%) 
[02/15 06:00:27    329s] (I)      Total:        835989    120945       661       40795     1032374    ( 3.80%) 
[02/15 06:00:27    329s] (I)      
[02/15 06:00:27    329s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 06:00:27    329s] [NR-eGR]                        OverCon           OverCon            
[02/15 06:00:27    329s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/15 06:00:27    329s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/15 06:00:27    329s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:00:27    329s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:27    329s] [NR-eGR]      M2 ( 2)       511( 1.67%)         0( 0.00%)   ( 1.67%) 
[02/15 06:00:27    329s] [NR-eGR]      M3 ( 3)       106( 0.36%)         1( 0.00%)   ( 0.37%) 
[02/15 06:00:27    329s] [NR-eGR]      M4 ( 4)        25( 0.08%)         0( 0.00%)   ( 0.08%) 
[02/15 06:00:27    329s] [NR-eGR]      M5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:27    329s] [NR-eGR]      M6 ( 6)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:27    329s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:27    329s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:00:27    329s] [NR-eGR]        Total       644( 0.35%)         1( 0.00%)   ( 0.35%) 
[02/15 06:00:27    329s] [NR-eGR] 
[02/15 06:00:27    329s] (I)      Finished Global Routing ( CPU: 0.77 sec, Real: 0.23 sec, Curr Mem: 4.95 MB )
[02/15 06:00:27    329s] (I)      Updating congestion map
[02/15 06:00:27    329s] (I)      total 2D Cap : 842077 = (408208 H, 433869 V)
[02/15 06:00:27    329s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/15 06:00:27    329s] (I)      Running track assignment and export wires
[02/15 06:00:27    329s] (I)      ============= Track Assignment ============
[02/15 06:00:27    329s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.95 MB )
[02/15 06:00:27    329s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/15 06:00:27    329s] (I)      Run Multi-thread track assignment
[02/15 06:00:27    329s] (I)      Finished Track Assignment (8T) ( CPU: 0.27 sec, Real: 0.05 sec, Curr Mem: 4.99 MB )
[02/15 06:00:27    329s] (I)      Started Export ( Curr Mem: 4.99 MB )
[02/15 06:00:27    329s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/15 06:00:27    329s] [NR-eGR] Total eGR-routed clock nets wire length: 3760um, number of vias: 4388
[02/15 06:00:27    329s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:00:27    329s] [NR-eGR]              Length (um)   Vias 
[02/15 06:00:27    329s] [NR-eGR] --------------------------------
[02/15 06:00:27    329s] [NR-eGR]  M1   (1V)             0  28717 
[02/15 06:00:27    329s] [NR-eGR]  M2   (2H)         25435  42572 
[02/15 06:00:27    329s] [NR-eGR]  M3   (3V)         44155   8816 
[02/15 06:00:27    329s] [NR-eGR]  M4   (4H)         20309   3856 
[02/15 06:00:27    329s] [NR-eGR]  M5   (5V)         12242   1280 
[02/15 06:00:27    329s] [NR-eGR]  M6   (6H)          6219    435 
[02/15 06:00:27    329s] [NR-eGR]  M7   (7V)          2561      0 
[02/15 06:00:27    329s] [NR-eGR]  M8   (8H)             0      0 
[02/15 06:00:27    329s] [NR-eGR]  M9   (9V)             0      0 
[02/15 06:00:27    329s] [NR-eGR]  Pad  (10H)            0      0 
[02/15 06:00:27    329s] [NR-eGR] --------------------------------
[02/15 06:00:27    329s] [NR-eGR]       Total       110920  85676 
[02/15 06:00:27    329s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:00:27    329s] [NR-eGR] Total half perimeter of net bounding box: 90080um
[02/15 06:00:27    329s] [NR-eGR] Total length: 110920um, number of vias: 85676
[02/15 06:00:27    329s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:00:27    329s] (I)      == Layer wire length by net rule ==
[02/15 06:00:27    329s] (I)                    Default 
[02/15 06:00:27    329s] (I)      ----------------------
[02/15 06:00:27    329s] (I)       M1   (1V)        0um 
[02/15 06:00:27    329s] (I)       M2   (2H)    25435um 
[02/15 06:00:27    329s] (I)       M3   (3V)    44155um 
[02/15 06:00:27    329s] (I)       M4   (4H)    20309um 
[02/15 06:00:27    329s] (I)       M5   (5V)    12242um 
[02/15 06:00:27    329s] (I)       M6   (6H)     6219um 
[02/15 06:00:27    329s] (I)       M7   (7V)     2561um 
[02/15 06:00:27    329s] (I)       M8   (8H)        0um 
[02/15 06:00:27    329s] (I)       M9   (9V)        0um 
[02/15 06:00:27    329s] (I)       Pad  (10H)       0um 
[02/15 06:00:27    329s] (I)      ----------------------
[02/15 06:00:27    329s] (I)            Total  110920um 
[02/15 06:00:27    329s] (I)      == Layer via count by net rule ==
[02/15 06:00:27    329s] (I)                   Default 
[02/15 06:00:27    329s] (I)      ---------------------
[02/15 06:00:27    329s] (I)       M1   (1V)     28717 
[02/15 06:00:27    329s] (I)       M2   (2H)     42572 
[02/15 06:00:27    329s] (I)       M3   (3V)      8816 
[02/15 06:00:27    329s] (I)       M4   (4H)      3856 
[02/15 06:00:27    329s] (I)       M5   (5V)      1280 
[02/15 06:00:27    329s] (I)       M6   (6H)       435 
[02/15 06:00:27    329s] (I)       M7   (7V)         0 
[02/15 06:00:27    329s] (I)       M8   (8H)         0 
[02/15 06:00:27    329s] (I)       M9   (9V)         0 
[02/15 06:00:27    329s] (I)       Pad  (10H)        0 
[02/15 06:00:27    329s] (I)      ---------------------
[02/15 06:00:27    329s] (I)            Total    85676 
[02/15 06:00:27    329s] (I)      Finished Export ( CPU: 0.24 sec, Real: 0.11 sec, Curr Mem: 4.98 MB )
[02/15 06:00:27    329s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[02/15 06:00:27    329s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:00:27    329s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.42 sec, Real: 0.52 sec, Curr Mem: 4.98 MB )
[02/15 06:00:27    329s] [NR-eGR] Finished Early Global Route ( CPU: 1.43 sec, Real: 0.53 sec, Curr Mem: 4.97 MB )
[02/15 06:00:27    329s] (I)      ========================================= Runtime Summary ==========================================
[02/15 06:00:27    329s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/15 06:00:27    329s] (I)      ----------------------------------------------------------------------------------------------------
[02/15 06:00:27    329s] (I)       Early Global Route                             100.00%  125.92 sec  126.46 sec  0.53 sec  1.43 sec 
[02/15 06:00:27    329s] (I)       +-Early Global Route kernel                     97.67%  125.93 sec  126.45 sec  0.52 sec  1.42 sec 
[02/15 06:00:27    329s] (I)       | +-Import and model                            20.06%  125.94 sec  126.04 sec  0.11 sec  0.11 sec 
[02/15 06:00:27    329s] (I)       | | +-Create place DB                            7.27%  125.94 sec  125.97 sec  0.04 sec  0.04 sec 
[02/15 06:00:27    329s] (I)       | | | +-Import place data                        7.26%  125.94 sec  125.97 sec  0.04 sec  0.04 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Read instances and placement           2.35%  125.94 sec  125.95 sec  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Read nets                              4.80%  125.95 sec  125.97 sec  0.03 sec  0.03 sec 
[02/15 06:00:27    329s] (I)       | | +-Create route DB                           11.43%  125.97 sec  126.04 sec  0.06 sec  0.06 sec 
[02/15 06:00:27    329s] (I)       | | | +-Import route data (8T)                  11.35%  125.98 sec  126.04 sec  0.06 sec  0.06 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.74%  125.99 sec  126.00 sec  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)       | | | | | +-Read routing blockages               0.00%  125.99 sec  125.99 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | | | +-Read bump blockages                  0.00%  125.99 sec  125.99 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | | | +-Read instance blockages              1.22%  125.99 sec  125.99 sec  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)       | | | | | +-Read PG blockages                    0.32%  125.99 sec  126.00 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | | | | +-Allocate memory for PG via list    0.09%  125.99 sec  125.99 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | | | +-Read clock blockages                 0.00%  126.00 sec  126.00 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | | | +-Read other blockages                 0.00%  126.00 sec  126.00 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | | | +-Read halo blockages                  0.03%  126.00 sec  126.00 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | | | +-Read boundary cut boxes              0.00%  126.00 sec  126.00 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Read blackboxes                        0.00%  126.00 sec  126.00 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Read prerouted                         0.02%  126.00 sec  126.00 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Read nets                              0.97%  126.00 sec  126.00 sec  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Set up via pillars                     1.27%  126.01 sec  126.01 sec  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Initialize 3D grid graph               0.11%  126.01 sec  126.01 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Model blockage capacity                3.22%  126.02 sec  126.03 sec  0.02 sec  0.02 sec 
[02/15 06:00:27    329s] (I)       | | | | | +-Initialize 3D capacity               2.95%  126.02 sec  126.03 sec  0.02 sec  0.02 sec 
[02/15 06:00:27    329s] (I)       | | +-Read aux data                              0.00%  126.04 sec  126.04 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | +-Others data preparation                    0.01%  126.04 sec  126.04 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | +-Create route kernel                        0.90%  126.04 sec  126.04 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | +-Global Routing                              43.16%  126.04 sec  126.27 sec  0.23 sec  0.77 sec 
[02/15 06:00:27    329s] (I)       | | +-Initialization                             1.61%  126.04 sec  126.05 sec  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)       | | +-Net group 1                               39.38%  126.06 sec  126.27 sec  0.21 sec  0.75 sec 
[02/15 06:00:27    329s] (I)       | | | +-Generate topology (8T)                   2.00%  126.06 sec  126.07 sec  0.01 sec  0.06 sec 
[02/15 06:00:27    329s] (I)       | | | +-Phase 1a                                 6.58%  126.09 sec  126.12 sec  0.04 sec  0.10 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Pattern routing (8T)                   4.79%  126.09 sec  126.11 sec  0.03 sec  0.09 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.79%  126.11 sec  126.12 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Add via demand to 2D                   0.83%  126.12 sec  126.12 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | +-Phase 1b                                 4.36%  126.12 sec  126.15 sec  0.02 sec  0.03 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Monotonic routing (8T)                 1.60%  126.12 sec  126.13 sec  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)       | | | +-Phase 1c                                 1.07%  126.15 sec  126.15 sec  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Two level Routing                      1.05%  126.15 sec  126.15 sec  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)       | | | | | +-Two Level Routing (Regular)          0.86%  126.15 sec  126.15 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | | | +-Two Level Routing (Strong)           0.09%  126.15 sec  126.15 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | +-Phase 1d                                 7.02%  126.15 sec  126.19 sec  0.04 sec  0.21 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Detoured routing (8T)                  6.96%  126.15 sec  126.19 sec  0.04 sec  0.21 sec 
[02/15 06:00:27    329s] (I)       | | | +-Phase 1e                                 1.04%  126.19 sec  126.19 sec  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Route legalization                     0.96%  126.19 sec  126.19 sec  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)       | | | | | +-Legalize Blockage Violations         0.94%  126.19 sec  126.19 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | | +-Phase 1l                                13.25%  126.20 sec  126.27 sec  0.07 sec  0.33 sec 
[02/15 06:00:27    329s] (I)       | | | | +-Layer assignment (8T)                 12.69%  126.20 sec  126.27 sec  0.07 sec  0.32 sec 
[02/15 06:00:27    329s] (I)       | +-Export cong map                              2.50%  126.27 sec  126.29 sec  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)       | | +-Export 2D cong map                         0.83%  126.28 sec  126.29 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | +-Extract Global 3D Wires                      0.87%  126.29 sec  126.29 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | +-Track Assignment (8T)                        8.52%  126.29 sec  126.34 sec  0.05 sec  0.27 sec 
[02/15 06:00:27    329s] (I)       | | +-Initialization                             0.13%  126.29 sec  126.29 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | | +-Track Assignment Kernel                    8.24%  126.29 sec  126.34 sec  0.04 sec  0.27 sec 
[02/15 06:00:27    329s] (I)       | | +-Free Memory                                0.00%  126.34 sec  126.34 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | +-Export                                      21.12%  126.34 sec  126.45 sec  0.11 sec  0.24 sec 
[02/15 06:00:27    329s] (I)       | | +-Export DB wires                            5.57%  126.34 sec  126.37 sec  0.03 sec  0.12 sec 
[02/15 06:00:27    329s] (I)       | | | +-Export all nets (8T)                     4.06%  126.34 sec  126.36 sec  0.02 sec  0.10 sec 
[02/15 06:00:27    329s] (I)       | | | +-Set wire vias (8T)                       0.59%  126.36 sec  126.37 sec  0.00 sec  0.02 sec 
[02/15 06:00:27    329s] (I)       | | +-Report wirelength                         12.76%  126.37 sec  126.44 sec  0.07 sec  0.07 sec 
[02/15 06:00:27    329s] (I)       | | +-Update net boxes                           2.69%  126.44 sec  126.45 sec  0.01 sec  0.05 sec 
[02/15 06:00:27    329s] (I)       | | +-Update timing                              0.00%  126.45 sec  126.45 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)       | +-Postprocess design                           0.02%  126.45 sec  126.45 sec  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)      ======================= Summary by functions ========================
[02/15 06:00:27    329s] (I)       Lv  Step                                      %      Real       CPU 
[02/15 06:00:27    329s] (I)      ---------------------------------------------------------------------
[02/15 06:00:27    329s] (I)        0  Early Global Route                  100.00%  0.53 sec  1.43 sec 
[02/15 06:00:27    329s] (I)        1  Early Global Route kernel            97.67%  0.52 sec  1.42 sec 
[02/15 06:00:27    329s] (I)        2  Global Routing                       43.16%  0.23 sec  0.77 sec 
[02/15 06:00:27    329s] (I)        2  Export                               21.12%  0.11 sec  0.24 sec 
[02/15 06:00:27    329s] (I)        2  Import and model                     20.06%  0.11 sec  0.11 sec 
[02/15 06:00:27    329s] (I)        2  Track Assignment (8T)                 8.52%  0.05 sec  0.27 sec 
[02/15 06:00:27    329s] (I)        2  Export cong map                       2.50%  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)        2  Extract Global 3D Wires               0.87%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        2  Postprocess design                    0.02%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        3  Net group 1                          39.38%  0.21 sec  0.75 sec 
[02/15 06:00:27    329s] (I)        3  Report wirelength                    12.76%  0.07 sec  0.07 sec 
[02/15 06:00:27    329s] (I)        3  Create route DB                      11.43%  0.06 sec  0.06 sec 
[02/15 06:00:27    329s] (I)        3  Track Assignment Kernel               8.24%  0.04 sec  0.27 sec 
[02/15 06:00:27    329s] (I)        3  Create place DB                       7.27%  0.04 sec  0.04 sec 
[02/15 06:00:27    329s] (I)        3  Export DB wires                       5.57%  0.03 sec  0.12 sec 
[02/15 06:00:27    329s] (I)        3  Update net boxes                      2.69%  0.01 sec  0.05 sec 
[02/15 06:00:27    329s] (I)        3  Initialization                        1.74%  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)        3  Create route kernel                   0.90%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        3  Export 2D cong map                    0.83%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        4  Phase 1l                             13.25%  0.07 sec  0.33 sec 
[02/15 06:00:27    329s] (I)        4  Import route data (8T)               11.35%  0.06 sec  0.06 sec 
[02/15 06:00:27    329s] (I)        4  Import place data                     7.26%  0.04 sec  0.04 sec 
[02/15 06:00:27    329s] (I)        4  Phase 1d                              7.02%  0.04 sec  0.21 sec 
[02/15 06:00:27    329s] (I)        4  Phase 1a                              6.58%  0.04 sec  0.10 sec 
[02/15 06:00:27    329s] (I)        4  Phase 1b                              4.36%  0.02 sec  0.03 sec 
[02/15 06:00:27    329s] (I)        4  Export all nets (8T)                  4.06%  0.02 sec  0.10 sec 
[02/15 06:00:27    329s] (I)        4  Generate topology (8T)                2.00%  0.01 sec  0.06 sec 
[02/15 06:00:27    329s] (I)        4  Phase 1c                              1.07%  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)        4  Phase 1e                              1.04%  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)        4  Set wire vias (8T)                    0.59%  0.00 sec  0.02 sec 
[02/15 06:00:27    329s] (I)        5  Layer assignment (8T)                12.69%  0.07 sec  0.32 sec 
[02/15 06:00:27    329s] (I)        5  Detoured routing (8T)                 6.96%  0.04 sec  0.21 sec 
[02/15 06:00:27    329s] (I)        5  Read nets                             5.77%  0.03 sec  0.03 sec 
[02/15 06:00:27    329s] (I)        5  Pattern routing (8T)                  4.79%  0.03 sec  0.09 sec 
[02/15 06:00:27    329s] (I)        5  Model blockage capacity               3.22%  0.02 sec  0.02 sec 
[02/15 06:00:27    329s] (I)        5  Read instances and placement          2.35%  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)        5  Read blockages ( Layer 2-7 )          1.74%  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)        5  Monotonic routing (8T)                1.60%  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)        5  Set up via pillars                    1.27%  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)        5  Two level Routing                     1.05%  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)        5  Route legalization                    0.96%  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)        5  Add via demand to 2D                  0.83%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        5  Pattern Routing Avoiding Blockages    0.79%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        5  Initialize 3D grid graph              0.11%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        6  Initialize 3D capacity                2.95%  0.02 sec  0.02 sec 
[02/15 06:00:27    329s] (I)        6  Read instance blockages               1.22%  0.01 sec  0.01 sec 
[02/15 06:00:27    329s] (I)        6  Legalize Blockage Violations          0.94%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        6  Two Level Routing (Regular)           0.86%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        6  Read PG blockages                     0.32%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        6  Two Level Routing (Strong)            0.09%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        6  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] (I)        7  Allocate memory for PG via list       0.09%  0.00 sec  0.00 sec 
[02/15 06:00:27    329s] Running post-eGR process
[02/15 06:00:27    329s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.5 real=0:00:00.6)
[02/15 06:00:27    329s] Legalization setup...
[02/15 06:00:27    329s] Using cell based legalization.
[02/15 06:00:27    329s] Initializing placement interface...
[02/15 06:00:27    329s]   Use check_library -place or consult logv if problems occur.
[02/15 06:00:27    329s]   Leaving CCOpt scope - Initializing placement interface...
[02/15 06:00:27    329s] OPERPROF: Starting DPlace-Init at level 1, MEM:5920.9M, EPOCH TIME: 1771156827.779952
[02/15 06:00:27    329s] Processing tracks to init pin-track alignment.
[02/15 06:00:27    329s] z: 1, totalTracks: 0
[02/15 06:00:27    329s] z: 3, totalTracks: 1
[02/15 06:00:27    329s] z: 5, totalTracks: 1
[02/15 06:00:27    329s] z: 7, totalTracks: 1
[02/15 06:00:27    329s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:00:27    329s] #spOpts: rpCkHalo=4 
[02/15 06:00:27    329s] Initializing Route Infrastructure for color support ...
[02/15 06:00:27    329s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5920.9M, EPOCH TIME: 1771156827.780312
[02/15 06:00:27    329s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5920.9M, EPOCH TIME: 1771156827.781282
[02/15 06:00:27    329s] Route Infrastructure Initialized for color support successfully.
[02/15 06:00:27    329s] Cell systolic_top LLGs are deleted
[02/15 06:00:27    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:27    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:27    329s] # Building systolic_top llgBox search-tree.
[02/15 06:00:27    329s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5920.9M, EPOCH TIME: 1771156827.789794
[02/15 06:00:27    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:27    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:27    329s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5920.9M, EPOCH TIME: 1771156827.790423
[02/15 06:00:27    329s] Max number of tech site patterns supported in site array is 256.
[02/15 06:00:27    329s] Core basic site is asap7sc7p5t
[02/15 06:00:27    329s] Processing tracks to init pin-track alignment.
[02/15 06:00:27    329s] z: 1, totalTracks: 0
[02/15 06:00:27    329s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:00:27    329s] z: 3, totalTracks: 1
[02/15 06:00:27    329s] z: 5, totalTracks: 1
[02/15 06:00:27    329s] z: 7, totalTracks: 1
[02/15 06:00:27    329s] After signature check, allow fast init is false, keep pre-filter is true.
[02/15 06:00:27    329s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/15 06:00:27    329s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 06:00:27    329s] SiteArray: use 856,064 bytes
[02/15 06:00:27    329s] SiteArray: current memory after site array memory allocation 5920.9M
[02/15 06:00:27    329s] SiteArray: FP blocked sites are writable
[02/15 06:00:27    329s] Keep-away cache is enable on metals: 1-10
[02/15 06:00:27    329s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 06:00:27    329s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5920.9M, EPOCH TIME: 1771156827.813829
[02/15 06:00:27    329s] Process 3154 (called=5590 computed=42) wires and vias for routing blockage analysis
[02/15 06:00:27    329s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.009, REAL:0.005, MEM:5920.9M, EPOCH TIME: 1771156827.818685
[02/15 06:00:27    329s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 06:00:27    329s] Atter site array init, number of instance map data is 0.
[02/15 06:00:27    329s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.039, REAL:0.030, MEM:5920.9M, EPOCH TIME: 1771156827.819933
[02/15 06:00:27    329s] 
[02/15 06:00:27    329s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:27    329s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:27    329s] OPERPROF:     Starting CMU at level 3, MEM:5920.9M, EPOCH TIME: 1771156827.827856
[02/15 06:00:27    329s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.002, MEM:5920.9M, EPOCH TIME: 1771156827.830338
[02/15 06:00:27    329s] 
[02/15 06:00:27    329s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:00:27    329s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.058, REAL:0.043, MEM:5920.9M, EPOCH TIME: 1771156827.833231
[02/15 06:00:27    329s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5920.9M, EPOCH TIME: 1771156827.833324
[02/15 06:00:27    329s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5920.9M, EPOCH TIME: 1771156827.833506
[02/15 06:00:27    329s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5920.9MB).
[02/15 06:00:27    329s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.073, REAL:0.059, MEM:5920.9M, EPOCH TIME: 1771156827.839138
[02/15 06:00:27    329s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:00:27    329s] Initializing placement interface done.
[02/15 06:00:27    329s] Leaving CCOpt scope - Cleaning up placement interface...
[02/15 06:00:27    329s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5920.9M, EPOCH TIME: 1771156827.839370
[02/15 06:00:27    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 06:00:27    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:27    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:27    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:27    329s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.063, REAL:0.018, MEM:5920.9M, EPOCH TIME: 1771156827.857426
[02/15 06:00:27    329s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:00:27    329s] Leaving CCOpt scope - Initializing placement interface...
[02/15 06:00:27    329s] OPERPROF: Starting DPlace-Init at level 1, MEM:5920.9M, EPOCH TIME: 1771156827.887174
[02/15 06:00:27    329s] Processing tracks to init pin-track alignment.
[02/15 06:00:27    329s] z: 1, totalTracks: 0
[02/15 06:00:27    329s] z: 3, totalTracks: 1
[02/15 06:00:27    329s] z: 5, totalTracks: 1
[02/15 06:00:27    329s] z: 7, totalTracks: 1
[02/15 06:00:27    329s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:00:27    329s] #spOpts: rpCkHalo=4 
[02/15 06:00:27    329s] Initializing Route Infrastructure for color support ...
[02/15 06:00:27    329s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5920.9M, EPOCH TIME: 1771156827.887445
[02/15 06:00:27    329s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5920.9M, EPOCH TIME: 1771156827.888030
[02/15 06:00:27    329s] Route Infrastructure Initialized for color support successfully.
[02/15 06:00:27    329s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5920.9M, EPOCH TIME: 1771156827.897766
[02/15 06:00:27    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:27    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:27    329s] 
[02/15 06:00:27    329s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:27    329s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:27    329s] OPERPROF:     Starting CMU at level 3, MEM:5920.9M, EPOCH TIME: 1771156827.917656
[02/15 06:00:27    329s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.002, MEM:5920.9M, EPOCH TIME: 1771156827.919175
[02/15 06:00:27    329s] 
[02/15 06:00:27    329s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:00:27    329s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.026, REAL:0.023, MEM:5920.9M, EPOCH TIME: 1771156827.921254
[02/15 06:00:27    329s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5920.9M, EPOCH TIME: 1771156827.921323
[02/15 06:00:27    329s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5920.9M, EPOCH TIME: 1771156827.921510
[02/15 06:00:27    329s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5920.9MB).
[02/15 06:00:27    329s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.037, MEM:5920.9M, EPOCH TIME: 1771156827.924048
[02/15 06:00:27    329s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:27    329s] Set min layer with design mode ( 2 )
[02/15 06:00:27    329s] Set max layer with design mode ( 7 )
[02/15 06:00:27    329s] [PSP]    Load db... (mem=5.0M)
[02/15 06:00:27    329s] [PSP]    Read data from FE... (mem=5.0M)
[02/15 06:00:27    329s] (I)      Number of ignored instance 0
[02/15 06:00:27    329s] (I)      Number of inbound cells 0
[02/15 06:00:27    329s] (I)      Number of opened ILM blockages 0
[02/15 06:00:27    329s] (I)      Number of instances temporarily fixed by detailed placement 2505
[02/15 06:00:27    329s] (I)      numMoveCells=8229, numMacros=0  numNoFlopBlockages=0  numPads=171  numMultiRowHeightInsts=0
[02/15 06:00:27    329s] (I)      cell height: 4320, count: 8229
[02/15 06:00:27    329s] [PSP]    Done Read data from FE (cpu=0.015s, mem=5.0M)
[02/15 06:00:27    329s] 
[02/15 06:00:27    329s] [PSP]    Done Load db (cpu=0.015s, mem=5.0M)
[02/15 06:00:27    329s] 
[02/15 06:00:27    329s] [PSP]    Constructing placeable region... (mem=5.0M)
[02/15 06:00:27    329s] (I)      Constructing bin map
[02/15 06:00:27    329s] (I)      Initialize bin information with width=43200 height=43200
[02/15 06:00:27    329s] (I)      Done constructing bin map
[02/15 06:00:27    329s] [PSP]    Compute region effective width... (mem=5.0M)
[02/15 06:00:27    329s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=5.0M)
[02/15 06:00:27    329s] 
[02/15 06:00:27    329s] [PSP]    Done Constructing placeable region (cpu=0.006s, mem=5.0M)
[02/15 06:00:27    329s] 
[02/15 06:00:27    329s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/15 06:00:27    329s] Validating CTS configuration...
[02/15 06:00:27    329s] Checking module port directions...
[02/15 06:00:27    329s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:27    329s] Non-default CCOpt properties:
[02/15 06:00:27    329s]   Public non-default CCOpt properties:
[02/15 06:00:27    329s]     cts_merge_clock_gates is set for at least one object
[02/15 06:00:27    329s]     cts_merge_clock_logic is set for at least one object
[02/15 06:00:27    329s]     route_type is set for at least one object
[02/15 06:00:27    329s]   No private non-default CCOpt properties
[02/15 06:00:27    329s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 06:00:27    330s] Updating RC Grid density data for preRoute extraction ...
[02/15 06:00:27    330s] eee: pegSigSF=1.070000
[02/15 06:00:27    330s] Initializing multi-corner resistance tables ...
[02/15 06:00:27    330s] eee: Grid unit RC data computation started
[02/15 06:00:28    330s] eee: Grid unit RC data computation completed
[02/15 06:00:28    330s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:00:28    330s] eee: l=2 avDens=0.213284 usedTrk=5182.792453 availTrk=24300.000000 sigTrk=5182.792453
[02/15 06:00:28    330s] eee: l=3 avDens=0.192294 usedTrk=4643.895890 availTrk=24150.000000 sigTrk=4643.895890
[02/15 06:00:28    330s] eee: l=4 avDens=0.132402 usedTrk=2211.942450 availTrk=16706.250000 sigTrk=2211.942450
[02/15 06:00:28    330s] eee: l=5 avDens=0.086655 usedTrk=1135.180926 availTrk=13100.000000 sigTrk=1135.180926
[02/15 06:00:28    330s] eee: l=6 avDens=0.054836 usedTrk=592.225973 availTrk=10800.000000 sigTrk=592.225973
[02/15 06:00:28    330s] eee: l=7 avDens=0.029364 usedTrk=252.712591 availTrk=8606.250000 sigTrk=252.712591
[02/15 06:00:28    330s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:00:28    330s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:00:28    330s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:00:28    330s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:00:28    330s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:00:28    330s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.228993 uaWl=1.000000 uaWlH=0.372600 aWlH=0.000000 lMod=0 pMax=0.868100 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 06:00:28    330s] eee: uR 0.000221 of RC Grid (17 3 4) is > max uR 0.000218 of layer.
[02/15 06:00:28    330s] eee: uR 0.000220 of RC Grid (17 6 4) is > max uR 0.000218 of layer.
[02/15 06:00:28    330s] eee: uR 0.000219 of RC Grid (17 9 4) is > max uR 0.000218 of layer.
[02/15 06:00:28    330s] eee: uR 0.000218 of RC Grid (17 14 4) is > max uR 0.000218 of layer.
[02/15 06:00:28    330s] eee: uR 0.000173 of RC Grid (0 1 6) is > max uR 0.000163 of layer.
[02/15 06:00:28    330s] eee: uR 0.000173 of RC Grid (0 3 6) is > max uR 0.000163 of layer.
[02/15 06:00:28    330s] eee: uR 0.000173 of RC Grid (0 13 6) is > max uR 0.000163 of layer.
[02/15 06:00:28    330s] eee: uR 0.000173 of RC Grid (0 15 6) is > max uR 0.000163 of layer.
[02/15 06:00:28    330s] eee: uR 0.000173 of RC Grid (0 17 6) is > max uR 0.000163 of layer.
[02/15 06:00:28    330s] eee: uR 0.000173 of RC Grid (17 1 6) is > max uR 0.000163 of layer.
[02/15 06:00:28    330s] eee: uR 0.000172 of RC Grid (17 17 6) is > max uR 0.000163 of layer.
[02/15 06:00:28    330s] eee: NetCapCache creation started. (Current Mem: 5920.945M) 
[02/15 06:00:28    330s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5920.945M) 
[02/15 06:00:28    330s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:00:28    330s] eee: Metal Layers Info:
[02/15 06:00:28    330s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:00:28    330s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:00:28    330s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:00:28    330s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:00:28    330s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:00:28    330s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:00:28    330s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:00:28    330s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:00:28    330s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:00:28    330s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:00:28    330s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:00:28    330s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:00:28    330s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:00:28    330s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:00:28    330s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:00:28    330s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:00:28    330s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:00:28    330s] Route type trimming info:
[02/15 06:00:28    330s]   No route type modifications were made.
[02/15 06:00:28    330s] End AAE Lib Interpolated Model. (MEM=3257.652344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: HB2xp67_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: HB1xp67_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx8_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx10_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx6f_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx5_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx4f_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx16f_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx3_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx4_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx2_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx3_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx24_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx2_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx24_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx12_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx10_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx12f_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx12_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx6f_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx5_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx4f_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx4_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx12f_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: HB1xp67_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx8_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: BUFx16f_ASAP7_75t_L
[02/15 06:00:28    330s] Library trimming buffers in power domain auto-default and half-corner tc_tt:both.late removed 14 of 27 cells
[02/15 06:00:28    330s] Original list had 27 cells:
[02/15 06:00:28    330s] BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx10_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L 
[02/15 06:00:28    330s] New trimmed list has 13 cells:
[02/15 06:00:28    330s] BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx8_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L 
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVxp67_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx2_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx11_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx20_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx11_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx4_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVxp67_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx4_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx9p33_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx16_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx9p33_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx1_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVxp33_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx8_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx3_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx3_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx8_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx14_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVxp33_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx6p67_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx13_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx6p67_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx8_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx5p33_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx12_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx2_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx8_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx5p33_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx11_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx6_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx1_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx10_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx6_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx20_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx5_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx5_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx11_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx12_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: INVx13_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx16_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx14_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: CKINVDCx10_ASAP7_75t_SL
[02/15 06:00:28    330s] Library trimming inverters in power domain auto-default and half-corner tc_tt:both.late removed 30 of 42 cells
[02/15 06:00:28    330s] Original list had 42 cells:
[02/15 06:00:28    330s] CKINVDCx20_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L INVx13_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L INVx11_ASAP7_75t_L CKINVDCx10_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L INVx8_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L INVx8_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL INVx6_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L INVx6_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_SL INVx5_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_L INVx5_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx1_ASAP7_75t_SL INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_SL INVxp33_ASAP7_75t_L 
[02/15 06:00:28    330s] New trimmed list has 12 cells:
[02/15 06:00:28    330s] CKINVDCx20_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp33_ASAP7_75t_L 
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx4DC_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx2_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx5p33DC_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx8DC_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx4DC_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx2p67DC_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx1_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx4_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx8DC_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx3_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx3_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx6p67DC_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx5_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx5_ASAP7_75t_SL
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx6p67DC_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx5p33DC_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx4_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx2p67DC_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx2_ASAP7_75t_L
[02/15 06:00:28    330s] (I)      Filtering out regions for small cell: ICGx1_ASAP7_75t_L
[02/15 06:00:30    332s] Clock tree balancer configuration for clock_tree clk:
[02/15 06:00:30    332s] Non-default CCOpt properties:
[02/15 06:00:30    332s]   Public non-default CCOpt properties:
[02/15 06:00:30    332s]     cts_merge_clock_gates: true (default: false)
[02/15 06:00:30    332s]     cts_merge_clock_logic: true (default: false)
[02/15 06:00:30    332s]     route_type (leaf): default_route_type_leaf (default: default)
[02/15 06:00:30    332s]     route_type (top): default_route_type_nonleaf (default: default)
[02/15 06:00:30    332s]     route_type (trunk): default_route_type_nonleaf (default: default)
[02/15 06:00:30    332s]   No private non-default CCOpt properties
[02/15 06:00:30    332s] For power domain auto-default:
[02/15 06:00:30    332s]   Buffers:     BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx8_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L
[02/15 06:00:30    332s]   Inverters:   CKINVDCx20_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp33_ASAP7_75t_L
[02/15 06:00:30    332s]   Clock gates: ICGx8DC_ASAP7_75t_SL ICGx8DC_ASAP7_75t_L ICGx6p67DC_ASAP7_75t_SL ICGx6p67DC_ASAP7_75t_L ICGx5p33DC_ASAP7_75t_SL ICGx5p33DC_ASAP7_75t_L ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4DC_ASAP7_75t_SL ICGx4_ASAP7_75t_SL ICGx4DC_ASAP7_75t_L ICGx4_ASAP7_75t_L ICGx3_ASAP7_75t_SL ICGx2p67DC_ASAP7_75t_SL ICGx3_ASAP7_75t_L ICGx2p67DC_ASAP7_75t_L ICGx2_ASAP7_75t_SL ICGx2_ASAP7_75t_L ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L
[02/15 06:00:30    332s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 32140.152um^2
[02/15 06:00:30    332s] Top Routing info:
[02/15 06:00:30    332s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/15 06:00:30    332s]   Unshielded; Mask Constraint: 0; Source: route_type.
[02/15 06:00:30    332s] Trunk Routing info:
[02/15 06:00:30    332s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/15 06:00:30    332s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/15 06:00:30    332s] Leaf Routing info:
[02/15 06:00:30    332s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/15 06:00:30    332s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/15 06:00:30    332s] For timing_corner tc_tt:both, late and power domain auto-default:
[02/15 06:00:30    332s]   Slew time target (leaf):    44.4ps
[02/15 06:00:30    332s]   Slew time target (trunk):   44.4ps
[02/15 06:00:30    332s]   Slew time target (top):     44.7ps (Note: no nets are considered top nets in this clock tree)
[02/15 06:00:30    332s]   Buffer unit delay: 20.7ps
[02/15 06:00:30    332s]   Buffer max distance: 184.176um
[02/15 06:00:30    332s] Fastest wire driving cells and distances:
[02/15 06:00:30    332s]   Buffer    : {lib_cell:BUFx16f_ASAP7_75t_SL, fastest_considered_half_corner=tc_tt:both.late, optimalDrivingDistance=170.286um, saturatedSlew=33.8ps, speed=5528.750um per ns, cellArea=30.139um^2 per 1000um}
[02/15 06:00:30    332s]   Inverter  : {lib_cell:CKINVDCx20_ASAP7_75t_SL, fastest_considered_half_corner=tc_tt:both.late, optimalDrivingDistance=143.721um, saturatedSlew=34.7ps, speed=6843.857um per ns, cellArea=61.680um^2 per 1000um}
[02/15 06:00:30    332s]   Clock gate: {lib_cell:ICGx8DC_ASAP7_75t_SL, fastest_considered_half_corner=tc_tt:both.late, optimalDrivingDistance=112.367um, saturatedSlew=34.7ps, speed=4208.483um per ns, cellArea=99.651um^2 per 1000um}
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Logic Sizing Table:
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] ----------------------------------------------------------
[02/15 06:00:30    332s] Cell    Instance count    Source    Eligible library cells
[02/15 06:00:30    332s] ----------------------------------------------------------
[02/15 06:00:30    332s]   (empty table)
[02/15 06:00:30    332s] ----------------------------------------------------------
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Clock tree balancer configuration for skew_group clk/func_mode:
[02/15 06:00:30    332s]  Created from constraint modes: {[]}
[02/15 06:00:30    332s]   Sources:                     pin clk
[02/15 06:00:30    332s]   Total number of sinks:       1063
[02/15 06:00:30    332s]   Delay constrained sinks:     1063
[02/15 06:00:30    332s]   Constrains:                  default
[02/15 06:00:30    332s]   Non-leaf sinks:              0
[02/15 06:00:30    332s]   Ignore pins:                 0
[02/15 06:00:30    332s]  Timing corner tc_tt:both.late:
[02/15 06:00:30    332s]   Skew target:                 20.7ps
[02/15 06:00:30    332s] Primary reporting skew groups are:
[02/15 06:00:30    332s] skew_group clk/func_mode with 1063 clock sinks
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Constraint summary
[02/15 06:00:30    332s] ==================
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Transition constraints are active in the following delay corners:
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] tc_tt:both.late
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Cap constraints are active in the following delay corners:
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] tc_tt:both.late
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Transition constraint summary:
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] --------------------------------------------------------------------------------------
[02/15 06:00:30    332s] Delay corner                 Target (ps)    Num pins    Target source    Clock tree(s)
[02/15 06:00:30    332s] --------------------------------------------------------------------------------------
[02/15 06:00:30    332s] tc_tt:both.late (primary)         -            -              -                -
[02/15 06:00:30    332s]             -                   44.4          1065      auto computed    all
[02/15 06:00:30    332s] --------------------------------------------------------------------------------------
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Capacitance constraint summary:
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] -------------------------------------------------------------------------------------------------
[02/15 06:00:30    332s] Delay corner                 Limit (fF)    Num nets    Target source                Clock tree(s)
[02/15 06:00:30    332s] -------------------------------------------------------------------------------------------------
[02/15 06:00:30    332s] tc_tt:both.late (primary)        -            -                    -                      -
[02/15 06:00:30    332s]             -                  46.080         1        library_or_sdc_constraint    all
[02/15 06:00:30    332s] -------------------------------------------------------------------------------------------------
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Clock DAG hash initial state: bfbdf987bfc8c0f1 b3b7050cebb74481
[02/15 06:00:30    332s] CTS services accumulated run-time stats initial state:
[02/15 06:00:30    332s]   delay calculator: calls=14885, total_wall_time=0.297s, mean_wall_time=0.020ms
[02/15 06:00:30    332s]   steiner router: calls=13368, total_wall_time=0.101s, mean_wall_time=0.008ms
[02/15 06:00:30    332s] Clock DAG stats initial state:
[02/15 06:00:30    332s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/15 06:00:30    332s]   sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:30    332s]   misc counts      : r=1, pp=0, mci=0
[02/15 06:00:30    332s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/15 06:00:30    332s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/15 06:00:30    332s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:00:30    332s] UM:*                                                                   InitialState
[02/15 06:00:30    332s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/15 06:00:30    332s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Layer information for route type default_route_type_leaf:
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] --------------------------------------------------------------------
[02/15 06:00:30    332s] Layer    Preferred    Route    Res.          Cap.          RC
[02/15 06:00:30    332s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/15 06:00:30    332s] --------------------------------------------------------------------
[02/15 06:00:30    332s] M1       N            V          1.056         0.397         0.419
[02/15 06:00:30    332s] M2       N            H          1.056         0.397         0.419
[02/15 06:00:30    332s] M3       Y            V          1.056         0.397         0.419
[02/15 06:00:30    332s] M4       Y            H          0.792         0.320         0.254
[02/15 06:00:30    332s] M5       N            V          0.458         0.300         0.137
[02/15 06:00:30    332s] M6       N            H          0.594         0.265         0.158
[02/15 06:00:30    332s] M7       N            V          0.594         0.265         0.158
[02/15 06:00:30    332s] M8       N            H          0.475         0.233         0.111
[02/15 06:00:30    332s] M9       N            V          0.475         0.233         0.111
[02/15 06:00:30    332s] Pad      N            H          0.009         0.463         0.004
[02/15 06:00:30    332s] --------------------------------------------------------------------
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/15 06:00:30    332s] Unshielded; Mask Constraint: 0; Source: route_type.
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Layer information for route type default_route_type_nonleaf:
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] --------------------------------------------------------------------
[02/15 06:00:30    332s] Layer    Preferred    Route    Res.          Cap.          RC
[02/15 06:00:30    332s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/15 06:00:30    332s] --------------------------------------------------------------------
[02/15 06:00:30    332s] M1       N            V          1.056         0.732         0.772
[02/15 06:00:30    332s] M2       N            H          1.056         0.732         0.772
[02/15 06:00:30    332s] M3       Y            V          1.056         0.732         0.772
[02/15 06:00:30    332s] M4       Y            H          0.792         0.572         0.453
[02/15 06:00:30    332s] M5       N            V          0.458         0.540         0.248
[02/15 06:00:30    332s] M6       N            H          0.594         0.454         0.270
[02/15 06:00:30    332s] M7       N            V          0.594         0.454         0.270
[02/15 06:00:30    332s] M8       N            H          0.475         0.382         0.182
[02/15 06:00:30    332s] M9       N            V          0.475         0.382         0.182
[02/15 06:00:30    332s] Pad      N            H          0.009         0.465         0.004
[02/15 06:00:30    332s] --------------------------------------------------------------------
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/15 06:00:30    332s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Layer information for route type default_route_type_nonleaf:
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] --------------------------------------------------------------------
[02/15 06:00:30    332s] Layer    Preferred    Route    Res.          Cap.          RC
[02/15 06:00:30    332s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/15 06:00:30    332s] --------------------------------------------------------------------
[02/15 06:00:30    332s] M1       N            V          1.056         0.397         0.419
[02/15 06:00:30    332s] M2       N            H          1.056         0.397         0.419
[02/15 06:00:30    332s] M3       Y            V          1.056         0.397         0.419
[02/15 06:00:30    332s] M4       Y            H          0.792         0.320         0.254
[02/15 06:00:30    332s] M5       N            V          0.458         0.300         0.137
[02/15 06:00:30    332s] M6       N            H          0.594         0.265         0.158
[02/15 06:00:30    332s] M7       N            V          0.594         0.265         0.158
[02/15 06:00:30    332s] M8       N            H          0.475         0.233         0.111
[02/15 06:00:30    332s] M9       N            V          0.475         0.233         0.111
[02/15 06:00:30    332s] Pad      N            H          0.009         0.463         0.004
[02/15 06:00:30    332s] --------------------------------------------------------------------
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA78' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/15 06:00:30    332s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA89' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/15 06:00:30    332s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'VIA9Pad' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Via selection for estimated routes (rule default):
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] -------------------------------------------------------------
[02/15 06:00:30    332s] Layer     Via Cell    Res.     Cap.     RC       Top of Stack
[02/15 06:00:30    332s] Range                 (Ohm)    (fF)     (fs)     Only
[02/15 06:00:30    332s] -------------------------------------------------------------
[02/15 06:00:30    332s] M1-M2     VIA12       4.000    0.000    0.000    false
[02/15 06:00:30    332s] M2-M3     VIA23       4.000    0.000    0.000    false
[02/15 06:00:30    332s] M3-M4     VIA34       4.000    0.000    0.000    false
[02/15 06:00:30    332s] M4-M5     VIA45       4.000    0.000    0.000    false
[02/15 06:00:30    332s] M5-M6     VIA56       4.000    0.000    0.000    false
[02/15 06:00:30    332s] M6-M7     VIA67       4.000    0.000    0.000    false
[02/15 06:00:30    332s] M7-M8     VIA78       4.000    0.000    0.000    false
[02/15 06:00:30    332s] M8-M9     VIA89       4.000    0.000    0.000    false
[02/15 06:00:30    332s] M9-Pad    VIA9Pad     4.000    0.000    0.000    false
[02/15 06:00:30    332s] -------------------------------------------------------------
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[02/15 06:00:30    332s] No ideal or dont_touch nets found in the clock tree
[02/15 06:00:30    332s] No dont_touch hnets found in the clock tree
[02/15 06:00:30    332s] No dont_touch hpins found in the clock network.
[02/15 06:00:30    332s] Checking for illegal sizes of clock logic instances...
[02/15 06:00:30    332s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Filtering reasons for cell type: buffer
[02/15 06:00:30    332s] =======================================
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] ----------------------------------------------------------------------------------------------------------------------------------
[02/15 06:00:30    332s] Clock trees    Power domain    Reason              Library cells
[02/15 06:00:30    332s] ----------------------------------------------------------------------------------------------------------------------------------
[02/15 06:00:30    332s] all            auto-default    Library trimming    { BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L
[02/15 06:00:30    332s]                                                      BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L
[02/15 06:00:30    332s]                                                      BUFx4f_ASAP7_75t_L BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx6f_ASAP7_75t_L
[02/15 06:00:30    332s]                                                      BUFx8_ASAP7_75t_L HB2xp67_ASAP7_75t_SL }
[02/15 06:00:30    332s] ----------------------------------------------------------------------------------------------------------------------------------
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Filtering reasons for cell type: inverter
[02/15 06:00:30    332s] =========================================
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] --------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:00:30    332s] Clock trees    Power domain    Reason              Library cells
[02/15 06:00:30    332s] --------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:00:30    332s] all            auto-default    Library trimming    { CKINVDCx10_ASAP7_75t_L CKINVDCx10_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_L
[02/15 06:00:30    332s]                                                      CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL
[02/15 06:00:30    332s]                                                      CKINVDCx14_ASAP7_75t_L CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L
[02/15 06:00:30    332s]                                                      CKINVDCx20_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_SL
[02/15 06:00:30    332s]                                                      CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L
[02/15 06:00:30    332s]                                                      CKINVDCx8_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL
[02/15 06:00:30    332s]                                                      INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L
[02/15 06:00:30    332s]                                                      INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L
[02/15 06:00:30    332s]                                                      INVx8_ASAP7_75t_L INVxp33_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp67_ASAP7_75t_SL }
[02/15 06:00:30    332s] --------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Validating CTS configuration done. (took cpu=0:00:02.6 real=0:00:02.5)
[02/15 06:00:30    332s] CCOpt configuration status: all checks passed.
[02/15 06:00:30    332s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[02/15 06:00:30    332s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[02/15 06:00:30    332s]   No exclusion drivers are needed.
[02/15 06:00:30    332s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[02/15 06:00:30    332s] Antenna diode management...
[02/15 06:00:30    332s]   Found 0 antenna diodes in the clock trees.
[02/15 06:00:30    332s]   
[02/15 06:00:30    332s] Antenna diode management done.
[02/15 06:00:30    332s] Adding driver cells for primary IOs...
[02/15 06:00:30    332s] Adding driver cells for primary IOs done.
[02/15 06:00:30    332s] Adding driver cells for primary IOs...
[02/15 06:00:30    332s] Adding driver cells for primary IOs done.
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] ----------------------------------------------------------------------------------------------
[02/15 06:00:30    332s] CCOpt reported the following when adding drivers below input ports and above output ports     
[02/15 06:00:30    332s] ----------------------------------------------------------------------------------------------
[02/15 06:00:30    332s]   (empty table)
[02/15 06:00:30    332s] ----------------------------------------------------------------------------------------------
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Adding driver cell for primary IO roots...
[02/15 06:00:30    332s] Adding driver cell for primary IO roots done.
[02/15 06:00:30    332s] Maximizing clock DAG abstraction...
[02/15 06:00:30    332s]   Removing clock DAG drivers
[02/15 06:00:30    332s] Maximizing clock DAG abstraction done.
[02/15 06:00:30    332s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.4 real=0:00:03.3)
[02/15 06:00:30    332s] Synthesizing clock trees...
[02/15 06:00:30    332s]   Preparing To Balance...
[02/15 06:00:30    332s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/15 06:00:30    332s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6247.0M, EPOCH TIME: 1771156830.493193
[02/15 06:00:30    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 06:00:30    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:30    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:30    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:30    332s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.045, REAL:0.014, MEM:6247.0M, EPOCH TIME: 1771156830.506971
[02/15 06:00:30    332s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:30    332s]   Leaving CCOpt scope - Initializing placement interface...
[02/15 06:00:30    332s] OPERPROF: Starting DPlace-Init at level 1, MEM:6247.0M, EPOCH TIME: 1771156830.507311
[02/15 06:00:30    332s] Processing tracks to init pin-track alignment.
[02/15 06:00:30    332s] z: 1, totalTracks: 0
[02/15 06:00:30    332s] z: 3, totalTracks: 1
[02/15 06:00:30    332s] z: 5, totalTracks: 1
[02/15 06:00:30    332s] z: 7, totalTracks: 1
[02/15 06:00:30    332s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:00:30    332s] #spOpts: rpCkHalo=4 
[02/15 06:00:30    332s] Initializing Route Infrastructure for color support ...
[02/15 06:00:30    332s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6247.0M, EPOCH TIME: 1771156830.507573
[02/15 06:00:30    332s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6247.0M, EPOCH TIME: 1771156830.508239
[02/15 06:00:30    332s] Route Infrastructure Initialized for color support successfully.
[02/15 06:00:30    332s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6247.0M, EPOCH TIME: 1771156830.517606
[02/15 06:00:30    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:30    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:30    332s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:30    332s] OPERPROF:     Starting CMU at level 3, MEM:6247.0M, EPOCH TIME: 1771156830.534475
[02/15 06:00:30    332s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.002, MEM:6247.0M, EPOCH TIME: 1771156830.536251
[02/15 06:00:30    332s] 
[02/15 06:00:30    332s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:00:30    332s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.023, REAL:0.021, MEM:6247.0M, EPOCH TIME: 1771156830.538159
[02/15 06:00:30    332s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6247.0M, EPOCH TIME: 1771156830.538250
[02/15 06:00:30    332s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6247.0M, EPOCH TIME: 1771156830.538480
[02/15 06:00:30    332s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6247.0MB).
[02/15 06:00:30    332s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.034, MEM:6247.0M, EPOCH TIME: 1771156830.540947
[02/15 06:00:30    332s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:30    332s]   Merging duplicate siblings in DAG...
[02/15 06:00:30    332s]     Clock DAG hash before merging: bfbdf987bfc8c0f1 b3b7050cebb74481
[02/15 06:00:30    332s]     CTS services accumulated run-time stats before merging:
[02/15 06:00:30    332s]       delay calculator: calls=14885, total_wall_time=0.297s, mean_wall_time=0.020ms
[02/15 06:00:30    332s]       steiner router: calls=13368, total_wall_time=0.101s, mean_wall_time=0.008ms
[02/15 06:00:30    332s]     Clock DAG stats before merging:
[02/15 06:00:30    332s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/15 06:00:30    332s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:30    332s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:30    332s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/15 06:00:30    332s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/15 06:00:30    332s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:00:30    332s] UM:*                                                                   before merging
[02/15 06:00:30    332s]     Resynthesising clock tree into netlist...
[02/15 06:00:30    332s]       Reset timing graph...
[02/15 06:00:30    332s] Ignoring AAE DB Resetting ...
[02/15 06:00:30    332s]       Reset timing graph done.
[02/15 06:00:30    332s]     Resynthesising clock tree into netlist done.
[02/15 06:00:30    332s]     Merging duplicate clock dag driver clones in DAG...
[02/15 06:00:30    332s]     Merging duplicate clock dag driver clones in DAG done.
[02/15 06:00:30    332s]     
[02/15 06:00:30    332s]     Disconnecting clock tree from netlist...
[02/15 06:00:30    332s]     Disconnecting clock tree from netlist done.
[02/15 06:00:30    332s]   Merging duplicate siblings in DAG done.
[02/15 06:00:30    332s]   Applying movement limits...
[02/15 06:00:30    332s]   Applying movement limits done.
[02/15 06:00:30    332s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.1)
[02/15 06:00:30    332s]   CCOpt::Phase::Construction...
[02/15 06:00:30    332s]   Stage::Clustering...
[02/15 06:00:30    332s]   Clustering...
[02/15 06:00:30    332s]     Clock DAG hash before 'Clustering': bfbdf987bfc8c0f1 b3b7050cebb74481
[02/15 06:00:30    332s]     CTS services accumulated run-time stats before 'Clustering':
[02/15 06:00:30    332s]       delay calculator: calls=14885, total_wall_time=0.297s, mean_wall_time=0.020ms
[02/15 06:00:30    332s]       steiner router: calls=13368, total_wall_time=0.101s, mean_wall_time=0.008ms
[02/15 06:00:30    332s]     Initialize for clustering...
[02/15 06:00:30    332s]     Clock DAG hash before clustering: bfbdf987bfc8c0f1 b3b7050cebb74481
[02/15 06:00:30    332s]     CTS services accumulated run-time stats before clustering:
[02/15 06:00:30    332s]       delay calculator: calls=14885, total_wall_time=0.297s, mean_wall_time=0.020ms
[02/15 06:00:30    332s]       steiner router: calls=13368, total_wall_time=0.101s, mean_wall_time=0.008ms
[02/15 06:00:30    332s]     Clock DAG stats before clustering:
[02/15 06:00:30    332s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[02/15 06:00:30    332s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:30    332s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:30    332s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/15 06:00:30    332s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/15 06:00:30    332s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:00:30    332s] UM:*                                                                   before clustering
[02/15 06:00:30    332s]     Computing max distances from locked parents...
[02/15 06:00:30    332s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[02/15 06:00:30    332s]     Computing max distances from locked parents done.
[02/15 06:00:30    332s]     Preplacing multi-input logics...
[02/15 06:00:30    332s]     Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:30    332s]     Computing optimal clock node locations...
[02/15 06:00:30    332s]     : End AAE Lib Interpolated Model. (MEM=3314.750000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:00:30    332s] ...20% ...40% ...60% ...80% ...100% 
[02/15 06:00:30    332s]     Optimal path computation stats:
[02/15 06:00:30    332s]       Successful          : 0
[02/15 06:00:30    332s]       Unsuccessful        : 0
[02/15 06:00:30    332s]       Immovable           : 1
[02/15 06:00:30    332s]       lockedParentLocation: 0
[02/15 06:00:30    332s]       Region hash         : e4d0d11cb7a6f7ec
[02/15 06:00:30    332s]     Unsuccessful details:
[02/15 06:00:30    332s]     
[02/15 06:00:30    332s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:30    332s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:00:30    332s]     Bottom-up phase...
[02/15 06:00:30    332s]     Clustering bottom-up starting from leaves...
[02/15 06:00:30    332s]       Clustering clock_tree clk...
[02/15 06:00:31    333s]           Clock tree timing engine global stage delay update for tc_tt:both.late...
[02/15 06:00:31    333s]           Clock tree timing engine global stage delay update for tc_tt:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:31    335s]       Clustering clock_tree clk done.
[02/15 06:00:31    335s]     Clustering bottom-up starting from leaves done.
[02/15 06:00:31    335s]     Rebuilding the clock tree after clustering...
[02/15 06:00:31    335s]     Rebuilding the clock tree after clustering done.
[02/15 06:00:31    335s]     Clock DAG hash after bottom-up phase: e37b4dd0c264d946 c0774c6416940ee3
[02/15 06:00:31    335s]     CTS services accumulated run-time stats after bottom-up phase:
[02/15 06:00:31    335s]       delay calculator: calls=16170, total_wall_time=0.516s, mean_wall_time=0.032ms
[02/15 06:00:31    335s]       legalizer: calls=191, total_wall_time=0.009s, mean_wall_time=0.048ms
[02/15 06:00:31    335s]       steiner router: calls=14552, total_wall_time=0.451s, mean_wall_time=0.031ms
[02/15 06:00:31    335s]     Clock DAG stats after bottom-up phase:
[02/15 06:00:31    335s]       cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
[02/15 06:00:31    335s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:31    335s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:31    335s]       cell areas       : b=121.306um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.306um^2
[02/15 06:00:31    335s]       hp wire lengths  : top=0.000um, trunk=307.584um, leaf=1410.588um, total=1718.172um
[02/15 06:00:31    335s]     Clock DAG library cell distribution after bottom-up phase {count}:
[02/15 06:00:31    335s]        Bufs: BUFx24_ASAP7_75t_SL: 10 BUFx16f_ASAP7_75t_SL: 10 
[02/15 06:00:31    335s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:00:31    335s] UM:*                                                                   after bottom-up phase
[02/15 06:00:31    335s]     Bottom-up phase done. (took cpu=0:00:02.7 real=0:00:01.1)
[02/15 06:00:31    335s]     Legalizing clock trees...
[02/15 06:00:31    335s]     Resynthesising clock tree into netlist...
[02/15 06:00:31    335s]       Reset timing graph...
[02/15 06:00:31    335s] Ignoring AAE DB Resetting ...
[02/15 06:00:31    335s]       Reset timing graph done.
[02/15 06:00:31    335s]     Resynthesising clock tree into netlist done.
[02/15 06:00:31    335s]     Commiting net attributes....
[02/15 06:00:31    335s]     Commiting net attributes. done.
[02/15 06:00:31    335s]     Leaving CCOpt scope - ClockRefiner...
[02/15 06:00:31    335s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6251.0M, EPOCH TIME: 1771156831.882560
[02/15 06:00:31    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 06:00:31    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:31    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:31    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:31    335s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.049, REAL:0.017, MEM:6251.0M, EPOCH TIME: 1771156831.899411
[02/15 06:00:31    335s]     Assigned high priority to 1083 instances.
[02/15 06:00:31    335s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[02/15 06:00:31    335s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[02/15 06:00:31    335s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6251.0M, EPOCH TIME: 1771156831.921761
[02/15 06:00:31    335s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156831.921883
[02/15 06:00:31    335s] Processing tracks to init pin-track alignment.
[02/15 06:00:31    335s] z: 1, totalTracks: 0
[02/15 06:00:31    335s] z: 3, totalTracks: 1
[02/15 06:00:31    335s] z: 5, totalTracks: 1
[02/15 06:00:31    335s] z: 7, totalTracks: 1
[02/15 06:00:31    335s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:00:31    335s] #spOpts: rpCkHalo=4 
[02/15 06:00:31    335s] Initializing Route Infrastructure for color support ...
[02/15 06:00:31    335s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6251.0M, EPOCH TIME: 1771156831.922173
[02/15 06:00:31    335s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6251.0M, EPOCH TIME: 1771156831.922750
[02/15 06:00:31    335s] Route Infrastructure Initialized for color support successfully.
[02/15 06:00:31    335s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6251.0M, EPOCH TIME: 1771156831.932165
[02/15 06:00:31    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:31    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:31    335s] 
[02/15 06:00:31    335s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:31    335s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:31    335s] OPERPROF:       Starting CMU at level 4, MEM:6251.0M, EPOCH TIME: 1771156831.953241
[02/15 06:00:31    335s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.002, MEM:6251.0M, EPOCH TIME: 1771156831.954946
[02/15 06:00:31    335s] 
[02/15 06:00:31    335s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:00:31    335s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.027, REAL:0.025, MEM:6251.0M, EPOCH TIME: 1771156831.957030
[02/15 06:00:31    335s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6251.0M, EPOCH TIME: 1771156831.957107
[02/15 06:00:31    335s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6251.0M, EPOCH TIME: 1771156831.957344
[02/15 06:00:31    335s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6251.0MB).
[02/15 06:00:31    335s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.042, REAL:0.039, MEM:6251.0M, EPOCH TIME: 1771156831.961164
[02/15 06:00:31    335s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.042, REAL:0.039, MEM:6251.0M, EPOCH TIME: 1771156831.961226
[02/15 06:00:31    335s] TDRefine: refinePlace mode is spiral
[02/15 06:00:31    335s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 06:00:31    335s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.4
[02/15 06:00:31    335s] OPERPROF: Starting Refine-Place at level 1, MEM:6251.0M, EPOCH TIME: 1771156831.962823
[02/15 06:00:31    335s] *** Starting refinePlace (0:05:36 mem=6251.0M) ***
[02/15 06:00:31    335s] Total net bbox length = 9.166e+04 (4.143e+04 5.023e+04) (ext = 7.809e+03)
[02/15 06:00:31    335s] 
[02/15 06:00:31    335s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:31    335s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:31    335s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6251.0M, EPOCH TIME: 1771156831.970880
[02/15 06:00:31    335s] # Found 5010 legal fixed insts to color.
[02/15 06:00:31    335s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.010, REAL:0.010, MEM:6251.0M, EPOCH TIME: 1771156831.980643
[02/15 06:00:31    335s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:00:31    335s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156831.994601
[02/15 06:00:31    335s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:6251.0M, EPOCH TIME: 1771156831.995706
[02/15 06:00:31    335s] Set min layer with design mode ( 2 )
[02/15 06:00:31    335s] Set max layer with design mode ( 7 )
[02/15 06:00:32    335s] Set min layer with design mode ( 2 )
[02/15 06:00:32    335s] Set max layer with design mode ( 7 )
[02/15 06:00:32    335s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156832.002050
[02/15 06:00:32    335s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:6251.0M, EPOCH TIME: 1771156832.002797
[02/15 06:00:32    335s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6251.0M, EPOCH TIME: 1771156832.002858
[02/15 06:00:32    335s] Starting refinePlace ...
[02/15 06:00:32    335s] Set min layer with design mode ( 2 )
[02/15 06:00:32    335s] Set max layer with design mode ( 7 )
[02/15 06:00:32    335s] One DDP V2 for no tweak run.
[02/15 06:00:32    335s] 
[02/15 06:00:32    335s]  === Spiral for Logical I: (movable: 20) ===
[02/15 06:00:32    335s] 
[02/15 06:00:32    335s] FGC Caching: map cells: 0 total: 0  non_cacheable: 0
[02/15 06:00:32    335s] Set min layer with design mode ( 2 )
[02/15 06:00:32    335s] Set max layer with design mode ( 7 )
[02/15 06:00:32    335s] DDP initSite1 nrRow 167 nrJob 167
[02/15 06:00:32    335s] DDP markSite nrRow 167 nrJob 167
[02/15 06:00:32    335s] ** Cut row section cpu time 0:00:00.0.
[02/15 06:00:32    335s]  ** Cut row section real time 0:00:00.0.
[02/15 06:00:32    335s]    Spread Effort: high, standalone mode, useDDP on.
[02/15 06:00:32    335s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=6219.0MB) @(0:05:36 - 0:05:36).
[02/15 06:00:32    335s] Move report: preRPlace moves 170 insts, mean move: 1.13 um, max move: 3.89 um 
[02/15 06:00:32    335s] 	Max move on inst (mat_b_reg[0][0][7]): (37.97, 77.50) --> (35.16, 76.42)
[02/15 06:00:32    335s] 	Length: 26 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFASRHQNx1_ASAP7_75t_SL
[02/15 06:00:32    335s] wireLenOptFixPriorityInst 1063 inst fixed
[02/15 06:00:32    335s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:00:32    335s] [CPU] RefinePlace/RTC (cpu=0:00:00.0, real=0:00:00.0, mem=6219.0MB) @(0:05:36 - 0:05:36).
[02/15 06:00:32    335s] 
[02/15 06:00:32    335s]  === Spiral for Logical I: (movable: 8229) ===
[02/15 06:00:32    335s] 
[02/15 06:00:32    335s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 06:00:32    336s] 
[02/15 06:00:32    336s]  Info: 0 filler has been deleted!
[02/15 06:00:32    336s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/15 06:00:32    336s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[02/15 06:00:32    336s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:00:32    336s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=6219.0MB) @(0:05:36 - 0:05:37).
[02/15 06:00:32    336s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:00:32    336s] Move report: Detail placement moves 170 insts, mean move: 1.13 um, max move: 3.89 um 
[02/15 06:00:32    336s] 	Max move on inst (mat_b_reg[0][0][7]): (37.97, 77.50) --> (35.16, 76.42)
[02/15 06:00:32    336s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 6219.0MB
[02/15 06:00:32    336s] Statistics of distance of Instance movement in refine placement:
[02/15 06:00:32    336s]   maximum (X+Y) =         3.89 um
[02/15 06:00:32    336s]   inst (mat_b_reg[0][0][7]) with max move: (37.972, 77.5) -> (35.164, 76.42)
[02/15 06:00:32    336s]   mean    (X+Y) =         1.13 um
[02/15 06:00:32    336s] Total instances flipped for legalization: 1
[02/15 06:00:32    336s] Summary Report:
[02/15 06:00:32    336s] Instances move: 170 (out of 8249 movable)
[02/15 06:00:32    336s] Instances flipped: 1
[02/15 06:00:32    336s] Mean displacement: 1.13 um
[02/15 06:00:32    336s] Max displacement: 3.89 um (Instance: mat_b_reg[0][0][7]) (37.972, 77.5) -> (35.164, 76.42)
[02/15 06:00:32    336s] 	Length: 26 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFASRHQNx1_ASAP7_75t_SL
[02/15 06:00:32    336s] 	Violation at original loc: Overlapping with other instance
[02/15 06:00:32    336s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 06:00:32    336s] Total instances moved : 170
[02/15 06:00:32    336s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.956, REAL:0.472, MEM:6219.0M, EPOCH TIME: 1771156832.474704
[02/15 06:00:32    336s] Total net bbox length = 9.173e+04 (4.148e+04 5.025e+04) (ext = 7.804e+03)
[02/15 06:00:32    336s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 6219.0MB
[02/15 06:00:32    336s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=6219.0MB) @(0:05:36 - 0:05:37).
[02/15 06:00:32    336s] *** Finished refinePlace (0:05:37 mem=6219.0M) ***
[02/15 06:00:32    336s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.4
[02/15 06:00:32    336s] OPERPROF: Finished Refine-Place at level 1, CPU:1.004, REAL:0.520, MEM:6219.0M, EPOCH TIME: 1771156832.482391
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 3.89 um
RPlace-Summary:     Max move: inst mat_b_reg[0][0][7] cell DFFASRHQNx1_ASAP7_75t_SL loc (37.97, 77.50) -> (35.16, 76.42)
RPlace-Summary:     Average move dist: 1.13
RPlace-Summary:     Number of inst moved: 170
RPlace-Summary:     Number of movable inst: 8249
[02/15 06:00:32    336s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 06:00:32    336s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6219.0M, EPOCH TIME: 1771156832.483547
[02/15 06:00:32    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10754).
[02/15 06:00:32    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:32    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:32    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:32    336s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.049, REAL:0.016, MEM:6251.0M, EPOCH TIME: 1771156832.499952
[02/15 06:00:32    336s]     ClockRefiner summary
[02/15 06:00:32    336s]     All clock instances: Moved 51, flipped 43 and cell swapped 0 (out of a total of 1083).
[02/15 06:00:32    336s]     All Clock instances: Average move = 1.44um
[02/15 06:00:32    336s]     The largest move was 3.89 um for u_array_gen_row[3].gen_col[2].u_pe_b_out_reg[4].
[02/15 06:00:32    336s]     Non-sink clock instances: Moved 3, flipped 1 and cell swapped 0 (out of a total of 20).
[02/15 06:00:32    336s]     Non-sink clock instances: Average move = 1.8um
[02/15 06:00:32    336s]     The largest move was 2.16 um for CTS_ccl_a_buf_00011.
[02/15 06:00:32    336s]     Clock sinks: Moved 48, flipped 42 and cell swapped 0 (out of a total of 1063).
[02/15 06:00:32    336s]     Clock sinks: Average move = 1.42um
[02/15 06:00:32    336s]     The largest move was 3.89 um for u_array_gen_row[3].gen_col[2].u_pe_b_out_reg[4].
[02/15 06:00:32    336s]     Revert refine place priority changes on 0 instances.
[02/15 06:00:32    336s] OPERPROF: Starting DPlace-Init at level 1, MEM:6251.0M, EPOCH TIME: 1771156832.524242
[02/15 06:00:32    336s] Processing tracks to init pin-track alignment.
[02/15 06:00:32    336s] z: 1, totalTracks: 0
[02/15 06:00:32    336s] z: 3, totalTracks: 1
[02/15 06:00:32    336s] z: 5, totalTracks: 1
[02/15 06:00:32    336s] z: 7, totalTracks: 1
[02/15 06:00:32    336s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:00:32    336s] #spOpts: rpCkHalo=4 
[02/15 06:00:32    336s] Initializing Route Infrastructure for color support ...
[02/15 06:00:32    336s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156832.524623
[02/15 06:00:32    336s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6251.0M, EPOCH TIME: 1771156832.525420
[02/15 06:00:32    336s] Route Infrastructure Initialized for color support successfully.
[02/15 06:00:32    336s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156832.534793
[02/15 06:00:32    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:32    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:32    336s] 
[02/15 06:00:32    336s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:32    336s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:32    336s] OPERPROF:     Starting CMU at level 3, MEM:6251.0M, EPOCH TIME: 1771156832.553515
[02/15 06:00:32    336s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:6251.0M, EPOCH TIME: 1771156832.554936
[02/15 06:00:32    336s] 
[02/15 06:00:32    336s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:00:32    336s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.024, REAL:0.022, MEM:6251.0M, EPOCH TIME: 1771156832.556838
[02/15 06:00:32    336s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6251.0M, EPOCH TIME: 1771156832.556901
[02/15 06:00:32    336s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6251.0M, EPOCH TIME: 1771156832.557018
[02/15 06:00:32    336s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6251.0MB).
[02/15 06:00:32    336s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.035, MEM:6251.0M, EPOCH TIME: 1771156832.559411
[02/15 06:00:32    336s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:00.7)
[02/15 06:00:32    336s]     Disconnecting clock tree from netlist...
[02/15 06:00:32    336s]     Disconnecting clock tree from netlist done.
[02/15 06:00:32    336s]     Leaving CCOpt scope - Cleaning up placement interface...
[02/15 06:00:32    336s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6251.0M, EPOCH TIME: 1771156832.562525
[02/15 06:00:32    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 06:00:32    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:32    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:32    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:32    336s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.053, REAL:0.015, MEM:6251.0M, EPOCH TIME: 1771156832.577614
[02/15 06:00:32    336s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:00:32    336s]     Leaving CCOpt scope - Initializing placement interface...
[02/15 06:00:32    336s] OPERPROF: Starting DPlace-Init at level 1, MEM:6251.0M, EPOCH TIME: 1771156832.578259
[02/15 06:00:32    336s] Processing tracks to init pin-track alignment.
[02/15 06:00:32    336s] z: 1, totalTracks: 0
[02/15 06:00:32    336s] z: 3, totalTracks: 1
[02/15 06:00:32    336s] z: 5, totalTracks: 1
[02/15 06:00:32    336s] z: 7, totalTracks: 1
[02/15 06:00:32    336s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:00:32    336s] #spOpts: rpCkHalo=4 
[02/15 06:00:32    336s] Initializing Route Infrastructure for color support ...
[02/15 06:00:32    336s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156832.578733
[02/15 06:00:32    336s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6251.0M, EPOCH TIME: 1771156832.579422
[02/15 06:00:32    336s] Route Infrastructure Initialized for color support successfully.
[02/15 06:00:32    336s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156832.586688
[02/15 06:00:32    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:32    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:32    336s] 
[02/15 06:00:32    336s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:32    336s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:32    336s] OPERPROF:     Starting CMU at level 3, MEM:6251.0M, EPOCH TIME: 1771156832.609397
[02/15 06:00:32    336s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.002, MEM:6251.0M, EPOCH TIME: 1771156832.611380
[02/15 06:00:32    336s] 
[02/15 06:00:32    336s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:00:32    336s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.030, REAL:0.028, MEM:6251.0M, EPOCH TIME: 1771156832.614347
[02/15 06:00:32    336s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6251.0M, EPOCH TIME: 1771156832.614450
[02/15 06:00:32    336s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6251.0M, EPOCH TIME: 1771156832.614699
[02/15 06:00:32    336s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6251.0MB).
[02/15 06:00:32    336s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.039, MEM:6251.0M, EPOCH TIME: 1771156832.616947
[02/15 06:00:32    336s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:32    336s]     Clock tree timing engine global stage delay update for tc_tt:both.late...
[02/15 06:00:32    336s] End AAE Lib Interpolated Model. (MEM=3373.414062 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:00:32    336s]     Clock tree timing engine global stage delay update for tc_tt:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:00:32    336s]     
[02/15 06:00:32    336s]     Clock tree legalization - Histogram:
[02/15 06:00:32    336s]     ====================================
[02/15 06:00:32    336s]     
[02/15 06:00:32    336s]     --------------------------------
[02/15 06:00:32    336s]     Movement (um)    Number of cells
[02/15 06:00:32    336s]     --------------------------------
[02/15 06:00:32    336s]     [1.08,1.62)             1
[02/15 06:00:32    336s]     [1.62,2.16)             2
[02/15 06:00:32    336s]     --------------------------------
[02/15 06:00:32    336s]     
[02/15 06:00:32    336s]     
[02/15 06:00:32    336s]     Clock tree legalization - Top 10 Movements:
[02/15 06:00:32    336s]     ===========================================
[02/15 06:00:32    336s]     
[02/15 06:00:32    336s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:00:32    336s]     Movement (um)    Desired              Achieved             Node
[02/15 06:00:32    336s]                      location             location             
[02/15 06:00:32    336s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:00:32    336s]         2.16         (37.540,55.900)      (37.540,53.740)      CTS_ccl_a_buf_00015 (a lib_cell BUFx16f_ASAP7_75t_SL) at (37.540,53.740), in power domain auto-default
[02/15 06:00:32    336s]         2.16         (124.588,133.660)    (124.588,131.500)    CTS_ccl_a_buf_00011 (a lib_cell BUFx16f_ASAP7_75t_SL) at (124.588,131.500), in power domain auto-default
[02/15 06:00:32    336s]         1.08         (117.028,56.980)     (117.028,58.060)     CTS_ccl_a_buf_00010 (a lib_cell BUFx24_ASAP7_75t_SL) at (117.028,58.060), in power domain auto-default
[02/15 06:00:32    336s]         0            (53.840,80.236)      (53.840,80.236)      CTS_ccl_a_buf_00014 (a lib_cell BUFx24_ASAP7_75t_SL) at (51.148,79.660), in power domain auto-default
[02/15 06:00:32    336s]         0            (64.208,34.876)      (64.208,34.876)      CTS_ccl_a_buf_00013 (a lib_cell BUFx24_ASAP7_75t_SL) at (61.516,34.300), in power domain auto-default
[02/15 06:00:32    336s]         0            (120.816,58.636)     (120.816,58.636)     CTS_ccl_a_buf_00010 (a lib_cell BUFx24_ASAP7_75t_SL) at (117.028,58.060), in power domain auto-default
[02/15 06:00:32    336s]         0            (119.720,56.476)     (119.720,56.476)     CTS_ccl_a_buf_00018 (a lib_cell BUFx24_ASAP7_75t_SL) at (117.028,55.900), in power domain auto-default
[02/15 06:00:32    336s]         0            (62.480,65.116)      (62.480,65.116)      CTS_ccl_a_buf_00012 (a lib_cell BUFx24_ASAP7_75t_SL) at (59.788,64.540), in power domain auto-default
[02/15 06:00:32    336s]         0            (56.664,113.644)     (56.664,113.644)     CTS_ccl_a_buf_00002 (a lib_cell BUFx24_ASAP7_75t_SL) at (52.876,113.140), in power domain auto-default
[02/15 06:00:32    336s]         0            (41.744,56.476)      (41.744,56.476)      CTS_ccl_a_buf_00020 (a lib_cell BUFx24_ASAP7_75t_SL) at (39.052,55.900), in power domain auto-default
[02/15 06:00:32    336s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:00:32    336s]     
[02/15 06:00:32    336s]     Legalizing clock trees done. (took cpu=0:00:01.4 real=0:00:00.8)
[02/15 06:00:32    336s]     Clock tree timing engine global stage delay update for tc_tt:both.late...
[02/15 06:00:32    337s]     Clock tree timing engine global stage delay update for tc_tt:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:00:32    337s]     Clock DAG hash after 'Clustering': 847b04c0cf80cb5b 917136e6d046a18e 597f54b73cb24b2c 69de87d38a87966b 4f750cdc5727021d
[02/15 06:00:32    337s]     CTS services accumulated run-time stats after 'Clustering':
[02/15 06:00:32    337s]       delay calculator: calls=16212, total_wall_time=0.530s, mean_wall_time=0.033ms
[02/15 06:00:32    337s]       legalizer: calls=251, total_wall_time=0.011s, mean_wall_time=0.044ms
[02/15 06:00:32    337s]       steiner router: calls=14594, total_wall_time=0.547s, mean_wall_time=0.037ms
[02/15 06:00:32    337s]     Clock DAG stats after 'Clustering':
[02/15 06:00:32    337s]       cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
[02/15 06:00:32    337s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:32    337s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:32    337s]       cell areas       : b=121.306um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.306um^2
[02/15 06:00:32    337s]       cell capacitance : b=50.764fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=50.764fF
[02/15 06:00:32    337s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:32    337s]       wire capacitance : top=0.000fF, trunk=103.164fF, leaf=646.292fF, total=749.456fF
[02/15 06:00:32    337s]       wire lengths     : top=0.000um, trunk=592.820um, leaf=3704.940um, total=4297.760um
[02/15 06:00:32    337s]       hp wire lengths  : top=0.000um, trunk=310.392um, leaf=1410.588um, total=1720.980um
[02/15 06:00:32    337s]     Clock DAG net violations after 'Clustering': none
[02/15 06:00:32    337s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[02/15 06:00:32    337s]       Trunk : target=44.4ps count=4 avg=20.4ps sd=9.1ps min=9.1ps max=30.9ps {3 <= 26.6ps, 1 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:32    337s]       Leaf  : target=44.4ps count=17 avg=42.5ps sd=0.9ps min=40.5ps max=43.7ps {0 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 4 <= 42.2ps, 13 <= 44.4ps}
[02/15 06:00:32    337s]     Clock DAG library cell distribution after 'Clustering' {count}:
[02/15 06:00:32    337s]        Bufs: BUFx24_ASAP7_75t_SL: 10 BUFx16f_ASAP7_75t_SL: 10 
[02/15 06:00:32    337s]     Primary reporting skew groups after 'Clustering':
[02/15 06:00:32    337s]       skew_group clk/func_mode: insertion delay [min=52.8, max=62.7, avg=58.6, sd=2.2, skn=0.148, kur=-1.089], skew [9.9 vs 20.7], 100% {52.8, 62.7} (wid=8.0 ws=5.0) (gid=57.3 gs=9.2)
[02/15 06:00:32    337s]           min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[2]/CLK
[02/15 06:00:32    337s]           max path sink: mat_a_reg[1][1][0]/CLK
[02/15 06:00:32    337s]     Skew group summary after 'Clustering':
[02/15 06:00:32    337s]       skew_group clk/func_mode: insertion delay [min=52.8, max=62.7, avg=58.6, sd=2.2, skn=0.148, kur=-1.089], skew [9.9 vs 20.7], 100% {52.8, 62.7} (wid=8.0 ws=5.0) (gid=57.3 gs=9.2)
[02/15 06:00:32    337s]     Legalizer API calls during this step: 251 succeeded with high effort: 251 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:32    337s]   Clustering done. (took cpu=0:00:04.3 real=0:00:02.1)
[02/15 06:00:32    337s]   
[02/15 06:00:32    337s]   Post-Clustering Statistics Report
[02/15 06:00:32    337s]   =================================
[02/15 06:00:32    337s]   
[02/15 06:00:32    337s]   Fanout Statistics:
[02/15 06:00:32    337s]   
[02/15 06:00:32    337s]   -------------------------------------------------------------------------------------------------------------
[02/15 06:00:32    337s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[02/15 06:00:32    337s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[02/15 06:00:32    337s]   -------------------------------------------------------------------------------------------------------------
[02/15 06:00:32    337s]   Trunk         5       4.200       1         8        2.588      {1 <= 2, 2 <= 4, 1 <= 6, 1 <= 8}
[02/15 06:00:32    337s]   Leaf         17      62.529      53        79        6.965      {5 <= 58, 7 <= 64, 2 <= 70, 2 <= 76, 1 <= 82}
[02/15 06:00:32    337s]   -------------------------------------------------------------------------------------------------------------
[02/15 06:00:32    337s]   
[02/15 06:00:32    337s]   Clustering Failure Statistics:
[02/15 06:00:32    337s]   
[02/15 06:00:32    337s]   ----------------------------------------------
[02/15 06:00:32    337s]   Net Type    Clusters    Clusters    Transition
[02/15 06:00:32    337s]               Tried       Failed      Failures
[02/15 06:00:32    337s]   ----------------------------------------------
[02/15 06:00:32    337s]   Trunk           6           2            2
[02/15 06:00:32    337s]   Leaf           73          32           32
[02/15 06:00:32    337s]   ----------------------------------------------
[02/15 06:00:32    337s]   
[02/15 06:00:32    337s]   Clustering Partition Statistics:
[02/15 06:00:32    337s]   
[02/15 06:00:32    337s]   --------------------------------------------------------------------------------------
[02/15 06:00:32    337s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[02/15 06:00:32    337s]               Fraction    Fraction    Count        Size        Size    Size    Size
[02/15 06:00:32    337s]   --------------------------------------------------------------------------------------
[02/15 06:00:32    337s]   Trunk        0.000       1.000          1          17.000      17      17      0.000
[02/15 06:00:32    337s]   Leaf         0.000       1.000          1        1063.000    1063    1063      0.000
[02/15 06:00:32    337s]   --------------------------------------------------------------------------------------
[02/15 06:00:32    337s]   
[02/15 06:00:32    337s]   Longest 5 runtime clustering solutions:
[02/15 06:00:32    337s]   
[02/15 06:00:32    337s]   -----------------------------------------------------------------------------
[02/15 06:00:32    337s]   Wall time     Fanout    Instances Added    Iterations    Clock Tree    Driver
[02/15 06:00:32    337s]   -----------------------------------------------------------------------------
[02/15 06:00:32    337s]   980626.901     1063        3                  3          clk           clk
[02/15 06:00:32    337s]   -----------------------------------------------------------------------------
[02/15 06:00:32    337s]   
[02/15 06:00:32    337s]   Bottom-up runtime statistics:
[02/15 06:00:32    337s]   
[02/15 06:00:32    337s]   -----------------------------------------------------------
[02/15 06:00:32    337s]   Mean          Min           Max           Std. Dev    Count
[02/15 06:00:32    337s]   -----------------------------------------------------------
[02/15 06:00:32    337s]   980626.901    980626.901    980626.901     0.000         1
[02/15 06:00:32    337s]   -----------------------------------------------------------
[02/15 06:00:32    337s]   
[02/15 06:00:32    337s]   
[02/15 06:00:32    337s]   Looking for fanout violations...
[02/15 06:00:32    337s]   Looking for fanout violations done.
[02/15 06:00:32    337s]   Removing clustering added virtual delays...
[02/15 06:00:32    337s]     Resynthesising clock tree into netlist...
[02/15 06:00:32    337s]       Reset timing graph...
[02/15 06:00:32    337s] Ignoring AAE DB Resetting ...
[02/15 06:00:32    337s]       Reset timing graph done.
[02/15 06:00:32    337s]     Resynthesising clock tree into netlist done.
[02/15 06:00:32    337s]     Disconnecting clock tree from netlist...
[02/15 06:00:32    337s]     Disconnecting clock tree from netlist done.
[02/15 06:00:32    337s]   Removing clustering added virtual delays done.
[02/15 06:00:32    337s]   CongRepair After Initial Clustering...
[02/15 06:00:32    337s]   Reset timing graph...
[02/15 06:00:32    337s] Ignoring AAE DB Resetting ...
[02/15 06:00:32    337s]   Reset timing graph done.
[02/15 06:00:32    337s]   Leaving CCOpt scope - Early Global Route...
[02/15 06:00:32    337s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6251.0M, EPOCH TIME: 1771156832.756811
[02/15 06:00:32    337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3568).
[02/15 06:00:32    337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:32    337s] Cell systolic_top LLGs are deleted
[02/15 06:00:32    337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:32    337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:32    337s] # Resetting pin-track-align track data.
[02/15 06:00:32    337s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.062, REAL:0.019, MEM:6251.0M, EPOCH TIME: 1771156832.776065
[02/15 06:00:32    337s]   Clock implementation routing...
[02/15 06:00:32    337s] Net route status summary:
[02/15 06:00:32    337s]   Clock:        21 (unrouted=21, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:00:32    337s]   Non-clock:  8934 (unrouted=590, trialRouted=8344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=590, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:00:32    337s]     Routing using eGR only...
[02/15 06:00:32    337s]       Early Global Route - eGR only step...
[02/15 06:00:32    337s] (ccopt eGR): There are 21 nets to be routed. 0 nets have skip routing designation.
[02/15 06:00:32    337s] (ccopt eGR): There are 21 nets for routing of which 21 have one or more fixed wires.
[02/15 06:00:32    337s] (ccopt eGR): Start to route 21 all nets
[02/15 06:00:32    337s] (I)      Running eGR regular flow
[02/15 06:00:32    337s] Running assign ptn pin
[02/15 06:00:32    337s] Running config msv constraints
[02/15 06:00:32    337s] Running pre-eGR process
[02/15 06:00:32    337s] [PSP]    Started Early Global Route ( Curr Mem: 5.38 MB )
[02/15 06:00:32    337s] (I)      Initializing eGR engine (clean)
[02/15 06:00:32    337s] Set min layer with design mode ( 2 )
[02/15 06:00:32    337s] Set max layer with design mode ( 7 )
[02/15 06:00:32    337s] (I)      clean place blk overflow:
[02/15 06:00:32    337s] (I)      H : enabled 1.00 0
[02/15 06:00:32    337s] (I)      V : enabled 1.00 0
[02/15 06:00:32    337s] (I)      Initializing eGR engine (clean)
[02/15 06:00:32    337s] Set min layer with design mode ( 2 )
[02/15 06:00:32    337s] Set max layer with design mode ( 7 )
[02/15 06:00:32    337s] (I)      clean place blk overflow:
[02/15 06:00:32    337s] (I)      H : enabled 1.00 0
[02/15 06:00:32    337s] (I)      V : enabled 1.00 0
[02/15 06:00:32    337s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5.38 MB )
[02/15 06:00:32    337s] (I)      Running eGR Cong Clean flow
[02/15 06:00:32    337s] (I)      # wire layers (front) : 11
[02/15 06:00:32    337s] (I)      # wire layers (back)  : 0
[02/15 06:00:32    337s] (I)      min wire layer : 1
[02/15 06:00:32    337s] (I)      max wire layer : 10
[02/15 06:00:32    337s] (I)      # cut layers (front) : 10
[02/15 06:00:32    337s] (I)      # cut layers (back)  : 0
[02/15 06:00:32    337s] (I)      min cut layer : 1
[02/15 06:00:32    337s] (I)      max cut layer : 9
[02/15 06:00:32    337s] (I)      ================================ Layers ================================
[02/15 06:00:32    337s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:32    337s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 06:00:32    337s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:32    337s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 06:00:32    337s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 06:00:32    337s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:00:32    337s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 06:00:32    337s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:00:32    337s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 06:00:32    337s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:00:32    337s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 06:00:32    337s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:00:32    337s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 06:00:32    337s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:00:32    337s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 06:00:32    337s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:00:32    337s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 06:00:32    337s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:00:32    337s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 06:00:32    337s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:00:32    337s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 06:00:32    337s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:00:32    337s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 06:00:32    337s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 06:00:32    337s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:32    337s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 06:00:32    337s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 06:00:32    337s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 06:00:32    337s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 06:00:32    337s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:32    337s] (I)      Started Import and model ( Curr Mem: 5.38 MB )
[02/15 06:00:32    337s] (I)      == Non-default Options ==
[02/15 06:00:32    337s] (I)      Clean congestion better                            : true
[02/15 06:00:32    337s] (I)      Estimate vias on DPT layer                         : true
[02/15 06:00:32    337s] (I)      Rerouting rounds                                   : 10
[02/15 06:00:32    337s] (I)      Clean congestion layer assignment rounds           : 3
[02/15 06:00:32    337s] (I)      Layer constraints as soft constraints              : true
[02/15 06:00:32    337s] (I)      Soft top layer                                     : true
[02/15 06:00:32    337s] (I)      Skip prospective layer relax nets                  : true
[02/15 06:00:32    337s] (I)      Better NDR handling                                : true
[02/15 06:00:32    337s] (I)      Improved NDR modeling in LA                        : true
[02/15 06:00:32    337s] (I)      Routing cost fix for NDR handling                  : true
[02/15 06:00:32    337s] (I)      Block tracks for preroutes                         : true
[02/15 06:00:32    337s] (I)      Assign IRoute by net group key                     : true
[02/15 06:00:32    337s] (I)      Block unroutable channels                          : true
[02/15 06:00:32    337s] (I)      Block unroutable channels 3D                       : true
[02/15 06:00:32    337s] (I)      Bound layer relaxed segment wl                     : true
[02/15 06:00:32    337s] (I)      Blocked pin reach length threshold                 : 2
[02/15 06:00:32    337s] (I)      Check blockage within NDR space in TA              : true
[02/15 06:00:32    337s] (I)      Skip must join for term with via pillar            : true
[02/15 06:00:32    337s] (I)      Model find APA for IO pin                          : true
[02/15 06:00:32    337s] (I)      On pin location for off pin term                   : true
[02/15 06:00:32    337s] (I)      Handle EOL spacing                                 : true
[02/15 06:00:32    337s] (I)      Merge PG vias by gap                               : true
[02/15 06:00:32    337s] (I)      Maximum routing layer                              : 7
[02/15 06:00:32    337s] (I)      Top routing layer                                  : 7
[02/15 06:00:32    337s] (I)      Ignore routing layer                               : true
[02/15 06:00:32    337s] (I)      Route selected nets only                           : true
[02/15 06:00:32    337s] (I)      Refine MST                                         : true
[02/15 06:00:32    337s] (I)      Honor PRL                                          : true
[02/15 06:00:32    337s] (I)      Strong congestion aware                            : true
[02/15 06:00:32    337s] (I)      Improved initial location for IRoutes              : true
[02/15 06:00:32    337s] (I)      Multi panel TA                                     : true
[02/15 06:00:32    337s] (I)      Penalize wire overlap                              : true
[02/15 06:00:32    337s] (I)      Expand small instance blockage                     : true
[02/15 06:00:32    337s] (I)      Reduce via in TA                                   : true
[02/15 06:00:32    337s] (I)      SS-aware routing                                   : true
[02/15 06:00:32    337s] (I)      Improve tree edge sharing                          : true
[02/15 06:00:32    337s] (I)      Improve 2D via estimation                          : true
[02/15 06:00:32    337s] (I)      Refine Steiner tree                                : true
[02/15 06:00:32    337s] (I)      Build spine tree                                   : true
[02/15 06:00:32    337s] (I)      Model pass through capacity                        : true
[02/15 06:00:32    337s] (I)      Extend blockages by a half GCell                   : true
[02/15 06:00:32    337s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[02/15 06:00:32    337s] (I)      Consider pin shapes                                : true
[02/15 06:00:32    337s] (I)      Consider pin shapes for all nodes                  : true
[02/15 06:00:32    337s] (I)      Consider NR APA                                    : true
[02/15 06:00:32    337s] (I)      Consider IO pin shape                              : true
[02/15 06:00:32    337s] (I)      Fix pin connection bug                             : true
[02/15 06:00:32    337s] (I)      Consider layer RC for local wires                  : true
[02/15 06:00:32    337s] (I)      Honor layer constraint                             : true
[02/15 06:00:32    337s] (I)      Route to clock mesh pin                            : true
[02/15 06:00:32    337s] (I)      LA-aware pin escape length                         : 2
[02/15 06:00:32    337s] (I)      Connect multiple ports                             : true
[02/15 06:00:32    337s] (I)      Split for must join                                : true
[02/15 06:00:32    337s] (I)      Number of threads                                  : 8
[02/15 06:00:32    337s] (I)      Routing effort level                               : 10000
[02/15 06:00:32    337s] (I)      Prefer layer length threshold                      : 8
[02/15 06:00:32    337s] (I)      Overflow penalty cost                              : 10
[02/15 06:00:32    337s] (I)      A-star cost                                        : 0.300000
[02/15 06:00:32    337s] (I)      Misalignment cost                                  : 10.000000
[02/15 06:00:32    337s] (I)      Threshold for short IRoute                         : 6
[02/15 06:00:32    337s] (I)      Via cost during post routing                       : 1.000000
[02/15 06:00:32    337s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/15 06:00:32    337s] (I)      Source-to-sink ratio                               : 0.300000
[02/15 06:00:32    337s] (I)      Scenic ratio bound                                 : 3.000000
[02/15 06:00:32    337s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/15 06:00:32    337s] (I)      Net layer relax scenic ratio                       : 1.250000
[02/15 06:00:32    337s] (I)      Layer demotion scenic scale                        : 1.000000
[02/15 06:00:32    337s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/15 06:00:32    337s] (I)      PG-aware similar topology routing                  : true
[02/15 06:00:32    337s] (I)      Maze routing via cost fix                          : true
[02/15 06:00:32    337s] (I)      Apply PRL on PG terms                              : true
[02/15 06:00:32    337s] (I)      Apply PRL on obs objects                           : true
[02/15 06:00:32    337s] (I)      Handle range-type spacing rules                    : true
[02/15 06:00:32    337s] (I)      PG gap threshold multiplier                        : 10.000000
[02/15 06:00:32    337s] (I)      Parallel spacing query fix                         : true
[02/15 06:00:32    337s] (I)      Force source to root IR                            : true
[02/15 06:00:32    337s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/15 06:00:32    337s] (I)      Multi-pass Schedule                                : {{} {} {}}
[02/15 06:00:32    337s] (I)      Route tie net to shape                             : auto
[02/15 06:00:32    337s] (I)      Do not relax to DPT layer                          : true
[02/15 06:00:32    337s] (I)      No DPT in post routing                             : true
[02/15 06:00:32    337s] (I)      Modeling PG via merging fix                        : true
[02/15 06:00:32    337s] (I)      Shield aware TA                                    : true
[02/15 06:00:32    337s] (I)      Strong shield aware TA                             : true
[02/15 06:00:32    337s] (I)      Overflow calculation fix in LA                     : true
[02/15 06:00:32    337s] (I)      Post routing fix                                   : true
[02/15 06:00:32    337s] (I)      Strong post routing                                : true
[02/15 06:00:32    337s] (I)      Violation on path threshold                        : 1
[02/15 06:00:32    337s] (I)      Pass through capacity modeling                     : true
[02/15 06:00:32    337s] (I)      Read layer and via RC                              : true
[02/15 06:00:32    337s] (I)      Select the non-relaxed segments in post routing stage : true
[02/15 06:00:32    337s] (I)      Select term pin box for io pin                     : true
[02/15 06:00:32    337s] (I)      Penalize NDR sharing                               : true
[02/15 06:00:32    337s] (I)      Enable special modeling                            : false
[02/15 06:00:32    337s] (I)      Keep fixed segments                                : true
[02/15 06:00:32    337s] (I)      Reorder net groups by key                          : true
[02/15 06:00:32    337s] (I)      Increase net scenic ratio                          : true
[02/15 06:00:32    337s] (I)      Method to set GCell size                           : row
[02/15 06:00:32    337s] (I)      Connect multiple ports and must join fix           : true
[02/15 06:00:32    337s] (I)      Avoid high resistance layers                       : true
[02/15 06:00:32    337s] (I)      Segment length threshold                           : 1
[02/15 06:00:32    337s] (I)      Model find APA for IO pin fix                      : true
[02/15 06:00:32    337s] (I)      Avoid connecting non-metal layers                  : true
[02/15 06:00:32    337s] (I)      Use track pitch for NDR                            : true
[02/15 06:00:32    337s] (I)      Decide max and min layer to relax with layer difference : true
[02/15 06:00:32    337s] (I)      Handle non-default track width                     : false
[02/15 06:00:32    337s] (I)      Block unroutable channels fix                      : true
[02/15 06:00:32    337s] (I)      Tie hi/lo max fanout                               : 5
[02/15 06:00:32    337s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 06:00:32    337s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 06:00:32    337s] Removed 1 out of boundary tracks from layer 2
[02/15 06:00:32    337s] Removed 1 out of boundary tracks from layer 2
[02/15 06:00:32    337s] (I)      ============== Pin Summary ==============
[02/15 06:00:32    337s] (I)      +-------+--------+---------+------------+
[02/15 06:00:32    337s] (I)      | Layer | # pins | % total |      Group |
[02/15 06:00:32    337s] (I)      +-------+--------+---------+------------+
[02/15 06:00:32    337s] (I)      |     1 |  28757 |   92.21 |        Pin |
[02/15 06:00:32    337s] (I)      |     2 |   2431 |    7.79 | Pin access |
[02/15 06:00:32    337s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 06:00:32    337s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 06:00:32    337s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 06:00:32    337s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 06:00:32    337s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 06:00:32    337s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 06:00:32    337s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 06:00:32    337s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 06:00:32    337s] (I)      +-------+--------+---------+------------+
[02/15 06:00:32    337s] (I)      Custom ignore net properties:
[02/15 06:00:32    337s] (I)      1 : NotLegal
[02/15 06:00:32    337s] (I)      2 : NotSelected
[02/15 06:00:32    337s] (I)      Default ignore net properties:
[02/15 06:00:32    337s] (I)      1 : Special
[02/15 06:00:32    337s] (I)      2 : Analog
[02/15 06:00:32    337s] (I)      3 : Fixed
[02/15 06:00:32    337s] (I)      4 : Skipped
[02/15 06:00:32    337s] (I)      5 : MixedSignal
[02/15 06:00:32    337s] (I)      Prerouted net properties:
[02/15 06:00:32    337s] (I)      1 : NotLegal
[02/15 06:00:32    337s] (I)      2 : Special
[02/15 06:00:32    337s] (I)      3 : Analog
[02/15 06:00:32    337s] (I)      4 : Fixed
[02/15 06:00:32    337s] (I)      5 : Skipped
[02/15 06:00:32    337s] (I)      6 : MixedSignal
[02/15 06:00:32    337s] [NR-eGR] Early global route reroute 21 out of 8365 routable nets
[02/15 06:00:32    337s] (I)      Use row-based GCell size
[02/15 06:00:32    337s] (I)      Use row-based GCell align
[02/15 06:00:32    337s] (I)      layer 0 area = 170496
[02/15 06:00:32    337s] (I)      layer 1 area = 170496
[02/15 06:00:32    337s] (I)      layer 2 area = 170496
[02/15 06:00:32    337s] (I)      layer 3 area = 512000
[02/15 06:00:32    337s] (I)      layer 4 area = 512000
[02/15 06:00:32    337s] (I)      layer 5 area = 560000
[02/15 06:00:32    337s] (I)      layer 6 area = 560000
[02/15 06:00:32    337s] (I)      GCell unit size   : 4320
[02/15 06:00:32    337s] (I)      GCell multiplier  : 1
[02/15 06:00:32    337s] (I)      GCell row height  : 4320
[02/15 06:00:32    337s] (I)      Actual row height : 4320
[02/15 06:00:32    337s] (I)      GCell align ref   : 24880 24880
[02/15 06:00:32    337s] missing default track structure on layer 1
[02/15 06:00:32    337s] [NR-eGR] Track table information for default rule: 
[02/15 06:00:32    337s] [NR-eGR] M1 has no routable track
[02/15 06:00:32    337s] [NR-eGR] M2 has non-uniform track structure
[02/15 06:00:32    337s] [NR-eGR] M3 has single uniform track structure
[02/15 06:00:32    337s] [NR-eGR] M4 has single uniform track structure
[02/15 06:00:32    337s] [NR-eGR] M5 has single uniform track structure
[02/15 06:00:32    337s] [NR-eGR] M6 has single uniform track structure
[02/15 06:00:32    337s] [NR-eGR] M7 has single uniform track structure
[02/15 06:00:32    337s] [NR-eGR] M8 has single uniform track structure
[02/15 06:00:32    337s] [NR-eGR] M9 has single uniform track structure
[02/15 06:00:32    337s] [NR-eGR] Pad has single uniform track structure
[02/15 06:00:32    337s] (I)      ============== Default via ===============
[02/15 06:00:32    337s] (I)      +---+------------------+-----------------+
[02/15 06:00:32    337s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 06:00:32    337s] (I)      +---+------------------+-----------------+
[02/15 06:00:32    337s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 06:00:32    337s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 06:00:32    337s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 06:00:32    337s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 06:00:32    337s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 06:00:32    337s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 06:00:32    337s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 06:00:32    337s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 06:00:32    337s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 06:00:32    337s] (I)      +---+------------------+-----------------+
[02/15 06:00:32    337s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 06:00:32    337s] [NR-eGR] Read 5410 PG shapes
[02/15 06:00:32    337s] [NR-eGR] Read 0 clock shapes
[02/15 06:00:32    337s] [NR-eGR] Read 0 other shapes
[02/15 06:00:32    337s] [NR-eGR] #Routing Blockages  : 0
[02/15 06:00:32    337s] [NR-eGR] #Bump Blockages     : 0
[02/15 06:00:32    337s] [NR-eGR] #Instance Blockages : 10328
[02/15 06:00:32    337s] [NR-eGR] #PG Blockages       : 5410
[02/15 06:00:32    337s] [NR-eGR] #Halo Blockages     : 0
[02/15 06:00:32    337s] [NR-eGR] #Boundary Blockages : 0
[02/15 06:00:32    337s] [NR-eGR] #Clock Blockages    : 0
[02/15 06:00:32    337s] [NR-eGR] #Other Blockages    : 0
[02/15 06:00:32    337s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 06:00:32    337s] [NR-eGR] #prerouted nets         : 0
[02/15 06:00:32    337s] [NR-eGR] #prerouted special nets : 0
[02/15 06:00:32    337s] [NR-eGR] #prerouted wires        : 0
[02/15 06:00:32    337s] [NR-eGR] Read 8365 nets ( ignored 8344 )
[02/15 06:00:32    337s] (I)        Front-side 8365 ( ignored 8344 )
[02/15 06:00:32    337s] (I)        Back-side  0 ( ignored 0 )
[02/15 06:00:32    337s] (I)        Both-side  0 ( ignored 0 )
[02/15 06:00:32    337s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[02/15 06:00:32    337s] [NR-eGR] #via pillars        : 0
[02/15 06:00:32    337s] [NR-eGR] #must join all port : 0
[02/15 06:00:32    337s] [NR-eGR] #multiple ports     : 0
[02/15 06:00:32    337s] [NR-eGR] #has must join      : 0
[02/15 06:00:32    337s] (I)      handle routing halo
[02/15 06:00:32    337s] (I)      Reading macro buffers
[02/15 06:00:32    337s] (I)      Number of macro buffers: 0
[02/15 06:00:32    337s] (I)      ========== RC Report:  ===========
[02/15 06:00:32    337s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/15 06:00:32    337s] (I)      ----------------------------------
[02/15 06:00:32    337s] (I)          M2         1.056        0.397 
[02/15 06:00:32    337s] (I)          M3         1.056        0.397 
[02/15 06:00:32    337s] (I)          M4         0.792        0.320 
[02/15 06:00:32    337s] (I)          M5         0.458        0.300 
[02/15 06:00:32    337s] (I)          M6         0.594        0.265 
[02/15 06:00:32    337s] (I)          M7         0.594        0.265 
[02/15 06:00:32    337s] (I)      ========== RC Report:  ===========
[02/15 06:00:32    337s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/15 06:00:32    337s] (I)      ----------------------------------
[02/15 06:00:32    337s] (I)          M2         1.056        0.732 
[02/15 06:00:32    337s] (I)          M3         1.056        0.732 
[02/15 06:00:32    337s] (I)          M4         0.792        0.572 
[02/15 06:00:32    337s] (I)          M5         0.458        0.540 
[02/15 06:00:32    337s] (I)          M6         0.594        0.454 
[02/15 06:00:32    337s] (I)          M7         0.594        0.454 
[02/15 06:00:32    337s] (I)      early_global_route_priority property id does not exist.
[02/15 06:00:32    337s] (I)      Read Num Blocks=18707  Num Prerouted Wires=0  Num CS=0
[02/15 06:00:32    337s] (I)      Layer 1 (H) : #blockages 10664 : #preroutes 0
[02/15 06:00:32    337s] (I)      Layer 2 (V) : #blockages 6216 : #preroutes 0
[02/15 06:00:33    337s] (I)      Layer 3 (H) : #blockages 685 : #preroutes 0
[02/15 06:00:33    337s] (I)      Layer 4 (V) : #blockages 516 : #preroutes 0
[02/15 06:00:33    337s] (I)      Layer 5 (H) : #blockages 422 : #preroutes 0
[02/15 06:00:33    337s] (I)      Layer 6 (V) : #blockages 204 : #preroutes 0
[02/15 06:00:33    337s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 06:00:33    337s] (I)      Track adjustment: Reducing 23549 tracks (15.00%) for Layer5
[02/15 06:00:33    337s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 06:00:33    337s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 06:00:33    337s] (I)      Moved 21 terms for better access 
[02/15 06:00:33    337s] (I)      Number of ignored nets                =   8344
[02/15 06:00:33    337s] (I)      Number of connected nets              =      0
[02/15 06:00:33    337s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/15 06:00:33    337s] (I)      Number of clock nets                  =     21.  Ignored: No
[02/15 06:00:33    337s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 06:00:33    337s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 06:00:33    337s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 06:00:33    337s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 06:00:33    337s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 06:00:33    337s] [NR-eGR] There are 21 clock nets ( 21 with NDR ).
[02/15 06:00:33    337s] (I)      Ndr track 0 does not exist
[02/15 06:00:33    337s] (I)      ---------------------Grid Graph Info--------------------
[02/15 06:00:33    337s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 06:00:33    337s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 06:00:33    337s] (I)      Site width          :   864  (dbu)
[02/15 06:00:33    337s] (I)      Row height          :  4320  (dbu)
[02/15 06:00:33    337s] (I)      GCell row height    :  4320  (dbu)
[02/15 06:00:33    337s] (I)      GCell width         :  4320  (dbu)
[02/15 06:00:33    337s] (I)      GCell height        :  4320  (dbu)
[02/15 06:00:33    337s] (I)      Grid                :   178   178     7
[02/15 06:00:33    337s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 06:00:33    337s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 06:00:33    337s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 06:00:33    337s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 06:00:33    337s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 06:00:33    337s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 06:00:33    337s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 06:00:33    337s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 06:00:33    337s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 06:00:33    337s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 06:00:33    337s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 06:00:33    337s] (I)      --------------------------------------------------------
[02/15 06:00:33    337s] 
[02/15 06:00:33    337s] [NR-eGR] ============ Routing rule table ============
[02/15 06:00:33    337s] [NR-eGR] Rule id: 0  Rule name:   Nets: 21
[02/15 06:00:33    337s] [NR-eGR] ========================================
[02/15 06:00:33    337s] [NR-eGR] 
[02/15 06:00:33    337s] (I)      ======== NDR :  =========
[02/15 06:00:33    337s] (I)      +--------------+--------+
[02/15 06:00:33    337s] (I)      |           ID |      0 |
[02/15 06:00:33    337s] (I)      |      Default |     no |
[02/15 06:00:33    337s] (I)      |  Clk Special |     no |
[02/15 06:00:33    337s] (I)      | Hard spacing |     no |
[02/15 06:00:33    337s] (I)      |    NDR track | (none) |
[02/15 06:00:33    337s] (I)      |      NDR via | (none) |
[02/15 06:00:33    337s] (I)      |  Extra space |      1 |
[02/15 06:00:33    337s] (I)      |      Shields |      0 |
[02/15 06:00:33    337s] (I)      |   Demand (H) |      2 |
[02/15 06:00:33    337s] (I)      |   Demand (V) |      2 |
[02/15 06:00:33    337s] (I)      |        #Nets |     21 |
[02/15 06:00:33    337s] (I)      +--------------+--------+
[02/15 06:00:33    337s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:00:33    337s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 06:00:33    337s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:00:33    337s] (I)      |    M2    288      288   1152      576      2      1      1    200    100        yes |
[02/15 06:00:33    337s] (I)      |    M3    288      288   1152      576      2      1      1    200    100        yes |
[02/15 06:00:33    337s] (I)      |    M4    384      384   1536      768      2      1      1    200    100        yes |
[02/15 06:00:33    337s] (I)      |    M5    384      384   1536      768      2      1      1    200    100        yes |
[02/15 06:00:33    337s] (I)      |    M6    512      512   2048     1024      2      1      1    200    100        yes |
[02/15 06:00:33    337s] (I)      |    M7    512      512   2048     1024      2      1      1    200    100        yes |
[02/15 06:00:33    337s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:00:33    337s] (I)      =============== Blocked Tracks ===============
[02/15 06:00:33    337s] (I)      +-------+---------+----------+---------------+
[02/15 06:00:33    337s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 06:00:33    337s] (I)      +-------+---------+----------+---------------+
[02/15 06:00:33    337s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 06:00:33    337s] (I)      |     2 |  221610 |    64237 |        28.99% |
[02/15 06:00:33    337s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 06:00:33    337s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 06:00:33    337s] (I)      |     5 |  158776 |     2640 |         1.66% |
[02/15 06:00:33    337s] (I)      |     6 |  134034 |     9600 |         7.16% |
[02/15 06:00:33    337s] (I)      |     7 |  134034 |     8136 |         6.07% |
[02/15 06:00:33    337s] (I)      +-------+---------+----------+---------------+
[02/15 06:00:33    337s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 5.38 MB )
[02/15 06:00:33    337s] (I)      Delete wires for 21 nets (async)
[02/15 06:00:33    337s] (I)      Reset routing kernel
[02/15 06:00:33    337s] (I)      Started Global Routing ( Curr Mem: 5.38 MB )
[02/15 06:00:33    337s] (I)      totalPins=1104  totalGlobalPin=1103 (99.91%)
[02/15 06:00:33    337s] (I)      ================= Net Group Info =================
[02/15 06:00:33    337s] (I)      +----+----------------+--------------+-----------+
[02/15 06:00:33    337s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 06:00:33    337s] (I)      +----+----------------+--------------+-----------+
[02/15 06:00:33    337s] (I)      |  1 |             21 |        M3(3) |     M4(4) |
[02/15 06:00:33    337s] (I)      +----+----------------+--------------+-----------+
[02/15 06:00:33    337s] (I)      total 2D Cap : 329461 = (135831 H, 193630 V)
[02/15 06:00:33    337s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[02/15 06:00:33    337s] (I)      init route region map
[02/15 06:00:33    337s] (I)      #blocked GCells = 56
[02/15 06:00:33    337s] (I)      #regions = 1
[02/15 06:00:33    337s] (I)      init safety region map
[02/15 06:00:33    337s] (I)      #blocked GCells = 56
[02/15 06:00:33    337s] (I)      #regions = 1
[02/15 06:00:33    337s] (I)      Adjusted 0 GCells for pin access
[02/15 06:00:33    337s] [NR-eGR] Layer group 1: route 21 net(s) in layer range [3, 4]
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1a Route ============
[02/15 06:00:33    337s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 99
[02/15 06:00:33    337s] (I)      Usage: 4003 = (1924 H, 2079 V) = (1.42% H, 1.07% V) = (2.078e+03um H, 2.245e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1b Route ============
[02/15 06:00:33    337s] (I)      Usage: 4002 = (1924 H, 2078 V) = (1.42% H, 1.07% V) = (2.078e+03um H, 2.244e+03um V)
[02/15 06:00:33    337s] (I)      Overflow of layer group 1: 0.31% H + 0.03% V. EstWL: 4.322160e+03um
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1c Route ============
[02/15 06:00:33    337s] (I)      Level2 Grid: 36 x 36
[02/15 06:00:33    337s] (I)      Usage: 4002 = (1924 H, 2078 V) = (1.42% H, 1.07% V) = (2.078e+03um H, 2.244e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1d Route ============
[02/15 06:00:33    337s] (I)      Usage: 4024 = (1924 H, 2100 V) = (1.42% H, 1.08% V) = (2.078e+03um H, 2.268e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1e Route ============
[02/15 06:00:33    337s] (I)      Usage: 4024 = (1924 H, 2100 V) = (1.42% H, 1.08% V) = (2.078e+03um H, 2.268e+03um V)
[02/15 06:00:33    337s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 4.345920e+03um
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1f Route ============
[02/15 06:00:33    337s] (I)      Usage: 4030 = (1921 H, 2109 V) = (1.41% H, 1.09% V) = (2.075e+03um H, 2.278e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1g Route ============
[02/15 06:00:33    337s] (I)      Usage: 3582 = (1715 H, 1867 V) = (1.26% H, 0.96% V) = (1.852e+03um H, 2.016e+03um V)
[02/15 06:00:33    337s] (I)      #Nets         : 21
[02/15 06:00:33    337s] (I)      #Relaxed nets : 16
[02/15 06:00:33    337s] (I)      Wire length   : 753
[02/15 06:00:33    337s] [NR-eGR] Create a new net group with 16 nets and layer range [3, 5]
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1h Route ============
[02/15 06:00:33    337s] (I)      Usage: 3583 = (1716 H, 1867 V) = (1.26% H, 0.96% V) = (1.853e+03um H, 2.016e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1l Route ============
[02/15 06:00:33    337s] (I)      total 2D Cap : 462320 = (135831 H, 326489 V)
[02/15 06:00:33    337s] (I)      total 2D Demand : 1544 = (770 H, 774 V)
[02/15 06:00:33    337s] (I)      init route region map
[02/15 06:00:33    337s] (I)      #blocked GCells = 28
[02/15 06:00:33    337s] (I)      #regions = 1
[02/15 06:00:33    337s] (I)      init safety region map
[02/15 06:00:33    337s] (I)      #blocked GCells = 28
[02/15 06:00:33    337s] (I)      #regions = 1
[02/15 06:00:33    337s] (I)      Adjusted 0 GCells for pin access
[02/15 06:00:33    337s] [NR-eGR] Layer group 2: route 16 net(s) in layer range [3, 5]
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1a Route ============
[02/15 06:00:33    337s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/15 06:00:33    337s] (I)      Usage: 6728 = (3142 H, 3586 V) = (2.31% H, 1.10% V) = (3.393e+03um H, 3.873e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1b Route ============
[02/15 06:00:33    337s] (I)      Usage: 6728 = (3142 H, 3586 V) = (2.31% H, 1.10% V) = (3.393e+03um H, 3.873e+03um V)
[02/15 06:00:33    337s] (I)      Overflow of layer group 2: 0.28% H + 0.00% V. EstWL: 7.266240e+03um
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1c Route ============
[02/15 06:00:33    337s] (I)      Level2 Grid: 36 x 36
[02/15 06:00:33    337s] (I)      Usage: 6728 = (3142 H, 3586 V) = (2.31% H, 1.10% V) = (3.393e+03um H, 3.873e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1d Route ============
[02/15 06:00:33    337s] (I)      Usage: 6745 = (3140 H, 3605 V) = (2.31% H, 1.10% V) = (3.391e+03um H, 3.893e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1e Route ============
[02/15 06:00:33    337s] (I)      Usage: 6745 = (3140 H, 3605 V) = (2.31% H, 1.10% V) = (3.391e+03um H, 3.893e+03um V)
[02/15 06:00:33    337s] [NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 7.284600e+03um
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1f Route ============
[02/15 06:00:33    337s] (I)      Usage: 6745 = (3140 H, 3605 V) = (2.31% H, 1.10% V) = (3.391e+03um H, 3.893e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1g Route ============
[02/15 06:00:33    337s] (I)      Usage: 6634 = (3058 H, 3576 V) = (2.25% H, 1.10% V) = (3.303e+03um H, 3.862e+03um V)
[02/15 06:00:33    337s] (I)      #Nets         : 16
[02/15 06:00:33    337s] (I)      #Relaxed nets : 11
[02/15 06:00:33    337s] (I)      Wire length   : 972
[02/15 06:00:33    337s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 7]
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1h Route ============
[02/15 06:00:33    337s] (I)      Usage: 6414 = (2954 H, 3460 V) = (2.17% H, 1.06% V) = (3.190e+03um H, 3.737e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1l Route ============
[02/15 06:00:33    337s] (I)      total 2D Cap : 675642 = (241910 H, 433732 V)
[02/15 06:00:33    337s] (I)      total 2D Demand : 3742 = (1656 H, 2086 V)
[02/15 06:00:33    337s] (I)      init route region map
[02/15 06:00:33    337s] (I)      #blocked GCells = 28
[02/15 06:00:33    337s] (I)      #regions = 1
[02/15 06:00:33    337s] (I)      init safety region map
[02/15 06:00:33    337s] (I)      #blocked GCells = 28
[02/15 06:00:33    337s] (I)      #regions = 1
[02/15 06:00:33    337s] (I)      Adjusted 0 GCells for pin access
[02/15 06:00:33    337s] [NR-eGR] Layer group 3: route 11 net(s) in layer range [3, 7]
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1a Route ============
[02/15 06:00:33    337s] (I)      Usage: 8588 = (3937 H, 4651 V) = (1.63% H, 1.07% V) = (4.252e+03um H, 5.023e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1b Route ============
[02/15 06:00:33    337s] (I)      Usage: 8588 = (3937 H, 4651 V) = (1.63% H, 1.07% V) = (4.252e+03um H, 5.023e+03um V)
[02/15 06:00:33    337s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.275040e+03um
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1c Route ============
[02/15 06:00:33    337s] (I)      Usage: 8588 = (3937 H, 4651 V) = (1.63% H, 1.07% V) = (4.252e+03um H, 5.023e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1d Route ============
[02/15 06:00:33    337s] (I)      Usage: 8588 = (3937 H, 4651 V) = (1.63% H, 1.07% V) = (4.252e+03um H, 5.023e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1e Route ============
[02/15 06:00:33    337s] (I)      Usage: 8588 = (3937 H, 4651 V) = (1.63% H, 1.07% V) = (4.252e+03um H, 5.023e+03um V)
[02/15 06:00:33    337s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.275040e+03um
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1f Route ============
[02/15 06:00:33    337s] (I)      Usage: 8588 = (3937 H, 4651 V) = (1.63% H, 1.07% V) = (4.252e+03um H, 5.023e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1g Route ============
[02/15 06:00:33    337s] (I)      Usage: 8561 = (3915 H, 4646 V) = (1.62% H, 1.07% V) = (4.228e+03um H, 5.018e+03um V)
[02/15 06:00:33    337s] (I)      #Nets         : 11
[02/15 06:00:33    337s] (I)      #Relaxed nets : 3
[02/15 06:00:33    337s] (I)      Wire length   : 1594
[02/15 06:00:33    337s] [NR-eGR] Create a new net group with 3 nets and layer range [2, 7]
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1h Route ============
[02/15 06:00:33    337s] (I)      Usage: 8569 = (3922 H, 4647 V) = (1.62% H, 1.07% V) = (4.236e+03um H, 5.019e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1l Route ============
[02/15 06:00:33    337s] (I)      routed 179 hard fixed segments
[02/15 06:00:33    337s] (I)      total 2D Cap : 836139 = (402407 H, 433732 V)
[02/15 06:00:33    337s] (I)      total 2D Demand : 8370 = (4223 H, 4147 V)
[02/15 06:00:33    337s] (I)      init route region map
[02/15 06:00:33    337s] (I)      #blocked GCells = 0
[02/15 06:00:33    337s] (I)      #regions = 1
[02/15 06:00:33    337s] (I)      init safety region map
[02/15 06:00:33    337s] (I)      #blocked GCells = 0
[02/15 06:00:33    337s] (I)      #regions = 1
[02/15 06:00:33    337s] (I)      Adjusted 0 GCells for pin access
[02/15 06:00:33    337s] [NR-eGR] Layer group 4: route 3 net(s) in layer range [2, 7]
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1a Route ============
[02/15 06:00:33    337s] (I)      Usage: 9707 = (4391 H, 5316 V) = (1.09% H, 1.23% V) = (4.742e+03um H, 5.741e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1b Route ============
[02/15 06:00:33    337s] (I)      Usage: 9707 = (4391 H, 5316 V) = (1.09% H, 1.23% V) = (4.742e+03um H, 5.741e+03um V)
[02/15 06:00:33    337s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.048356e+04um
[02/15 06:00:33    337s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/15 06:00:33    337s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1c Route ============
[02/15 06:00:33    337s] (I)      Usage: 9707 = (4391 H, 5316 V) = (1.09% H, 1.23% V) = (4.742e+03um H, 5.741e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1d Route ============
[02/15 06:00:33    337s] (I)      Usage: 9707 = (4391 H, 5316 V) = (1.09% H, 1.23% V) = (4.742e+03um H, 5.741e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1e Route ============
[02/15 06:00:33    337s] (I)      Usage: 9707 = (4391 H, 5316 V) = (1.09% H, 1.23% V) = (4.742e+03um H, 5.741e+03um V)
[02/15 06:00:33    337s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.048356e+04um
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1f Route ============
[02/15 06:00:33    337s] (I)      Usage: 9707 = (4391 H, 5316 V) = (1.09% H, 1.23% V) = (4.742e+03um H, 5.741e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1g Route ============
[02/15 06:00:33    337s] (I)      Usage: 9707 = (4391 H, 5316 V) = (1.09% H, 1.23% V) = (4.742e+03um H, 5.741e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1h Route ============
[02/15 06:00:33    337s] (I)      Usage: 9707 = (4391 H, 5316 V) = (1.09% H, 1.23% V) = (4.742e+03um H, 5.741e+03um V)
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] (I)      ============  Phase 1l Route ============
[02/15 06:00:33    337s] (I)      
[02/15 06:00:33    337s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 06:00:33    337s] [NR-eGR]                        OverCon            
[02/15 06:00:33    337s] [NR-eGR]                         #Gcell     %Gcell
[02/15 06:00:33    337s] [NR-eGR]        Layer               (1)    OverCon
[02/15 06:00:33    337s] [NR-eGR] ----------------------------------------------
[02/15 06:00:33    337s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:33    337s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:33    337s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:33    337s] [NR-eGR]      M4 ( 4)         2( 0.01%)   ( 0.01%) 
[02/15 06:00:33    337s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:33    337s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:33    337s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:33    337s] [NR-eGR] ----------------------------------------------
[02/15 06:00:33    337s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[02/15 06:00:33    337s] [NR-eGR] 
[02/15 06:00:33    337s] (I)      Finished Global Routing ( CPU: 0.39 sec, Real: 0.22 sec, Curr Mem: 5.38 MB )
[02/15 06:00:33    337s] (I)      Updating congestion map
[02/15 06:00:33    337s] (I)      total 2D Cap : 842166 = (408108 H, 434058 V)
[02/15 06:00:33    337s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/15 06:00:33    337s] (I)      Running track assignment and export wires
[02/15 06:00:33    337s] (I)      ============= Track Assignment ============
[02/15 06:00:33    337s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.38 MB )
[02/15 06:00:33    337s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/15 06:00:33    337s] (I)      Run Multi-thread track assignment
[02/15 06:00:33    337s] (I)      Finished Track Assignment (8T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 5.40 MB )
[02/15 06:00:33    337s] (I)      Started Export ( Curr Mem: 5.40 MB )
[02/15 06:00:33    337s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/15 06:00:33    337s] [NR-eGR] Total eGR-routed clock nets wire length: 4400um, number of vias: 3544
[02/15 06:00:33    337s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:00:33    337s] [NR-eGR] Report for selected net(s) only.
[02/15 06:00:33    337s] [NR-eGR]              Length (um)  Vias 
[02/15 06:00:33    337s] [NR-eGR] -------------------------------
[02/15 06:00:33    337s] [NR-eGR]  M1   (1V)             0  1103 
[02/15 06:00:33    337s] [NR-eGR]  M2   (2H)           307  1165 
[02/15 06:00:33    337s] [NR-eGR]  M3   (3V)          1564   876 
[02/15 06:00:33    337s] [NR-eGR]  M4   (4H)          1727   368 
[02/15 06:00:33    337s] [NR-eGR]  M5   (5V)           716    32 
[02/15 06:00:33    337s] [NR-eGR]  M6   (6H)            86     0 
[02/15 06:00:33    337s] [NR-eGR]  M7   (7V)             0     0 
[02/15 06:00:33    337s] [NR-eGR]  M8   (8H)             0     0 
[02/15 06:00:33    337s] [NR-eGR]  M9   (9V)             0     0 
[02/15 06:00:33    337s] [NR-eGR]  Pad  (10H)            0     0 
[02/15 06:00:33    337s] [NR-eGR] -------------------------------
[02/15 06:00:33    337s] [NR-eGR]       Total         4400  3544 
[02/15 06:00:33    337s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:00:33    337s] [NR-eGR] Total half perimeter of net bounding box: 1941um
[02/15 06:00:33    337s] [NR-eGR] Total length: 4400um, number of vias: 3544
[02/15 06:00:33    337s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:00:33    337s] [NR-eGR] Total routed clock nets wire length: 4400um, number of vias: 3544
[02/15 06:00:33    337s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:00:33    337s] [NR-eGR]              Length (um)   Vias 
[02/15 06:00:33    337s] [NR-eGR] --------------------------------
[02/15 06:00:33    337s] [NR-eGR]  M1   (1V)             0  28757 
[02/15 06:00:33    337s] [NR-eGR]  M2   (2H)         25138  42289 
[02/15 06:00:33    337s] [NR-eGR]  M3   (3V)         44476   8826 
[02/15 06:00:33    337s] [NR-eGR]  M4   (4H)         21126   3709 
[02/15 06:00:33    337s] [NR-eGR]  M5   (5V)         12503   1009 
[02/15 06:00:33    337s] [NR-eGR]  M6   (6H)          5984    242 
[02/15 06:00:33    337s] [NR-eGR]  M7   (7V)          2334      0 
[02/15 06:00:33    337s] [NR-eGR]  M8   (8H)             0      0 
[02/15 06:00:33    337s] [NR-eGR]  M9   (9V)             0      0 
[02/15 06:00:33    337s] [NR-eGR]  Pad  (10H)            0      0 
[02/15 06:00:33    337s] [NR-eGR] --------------------------------
[02/15 06:00:33    337s] [NR-eGR]       Total       111561  84832 
[02/15 06:00:33    337s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:00:33    337s] [NR-eGR] Total half perimeter of net bounding box: 91728um
[02/15 06:00:33    337s] [NR-eGR] Total length: 111561um, number of vias: 84832
[02/15 06:00:33    337s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:00:33    337s] (I)      == Layer wire length by net rule ==
[02/15 06:00:33    337s] (I)                    Default 
[02/15 06:00:33    337s] (I)      ----------------------
[02/15 06:00:33    337s] (I)       M1   (1V)        0um 
[02/15 06:00:33    337s] (I)       M2   (2H)    25138um 
[02/15 06:00:33    337s] (I)       M3   (3V)    44476um 
[02/15 06:00:33    337s] (I)       M4   (4H)    21126um 
[02/15 06:00:33    337s] (I)       M5   (5V)    12503um 
[02/15 06:00:33    337s] (I)       M6   (6H)     5984um 
[02/15 06:00:33    337s] (I)       M7   (7V)     2334um 
[02/15 06:00:33    337s] (I)       M8   (8H)        0um 
[02/15 06:00:33    337s] (I)       M9   (9V)        0um 
[02/15 06:00:33    337s] (I)       Pad  (10H)       0um 
[02/15 06:00:33    337s] (I)      ----------------------
[02/15 06:00:33    337s] (I)            Total  111561um 
[02/15 06:00:33    337s] (I)      == Layer via count by net rule ==
[02/15 06:00:33    337s] (I)                   Default 
[02/15 06:00:33    337s] (I)      ---------------------
[02/15 06:00:33    337s] (I)       M1   (1V)     28757 
[02/15 06:00:33    337s] (I)       M2   (2H)     42289 
[02/15 06:00:33    337s] (I)       M3   (3V)      8826 
[02/15 06:00:33    337s] (I)       M4   (4H)      3709 
[02/15 06:00:33    337s] (I)       M5   (5V)      1009 
[02/15 06:00:33    337s] (I)       M6   (6H)       242 
[02/15 06:00:33    337s] (I)       M7   (7V)         0 
[02/15 06:00:33    337s] (I)       M8   (8H)         0 
[02/15 06:00:33    337s] (I)       M9   (9V)         0 
[02/15 06:00:33    337s] (I)       Pad  (10H)        0 
[02/15 06:00:33    337s] (I)      ---------------------
[02/15 06:00:33    337s] (I)            Total    84832 
[02/15 06:00:33    338s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.07 sec, Curr Mem: 5.39 MB )
[02/15 06:00:33    338s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:00:33    338s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.68 sec, Real: 0.45 sec, Curr Mem: 5.39 MB )
[02/15 06:00:33    338s] [NR-eGR] Finished Early Global Route ( CPU: 0.69 sec, Real: 0.46 sec, Curr Mem: 5.38 MB )
[02/15 06:00:33    338s] (I)      ========================================= Runtime Summary ==========================================
[02/15 06:00:33    338s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/15 06:00:33    338s] (I)      ----------------------------------------------------------------------------------------------------
[02/15 06:00:33    338s] (I)       Early Global Route                             100.00%  131.59 sec  132.05 sec  0.46 sec  0.69 sec 
[02/15 06:00:33    338s] (I)       +-Early Global Route kernel                     97.97%  131.60 sec  132.05 sec  0.45 sec  0.68 sec 
[02/15 06:00:33    338s] (I)       | +-Import and model                            25.48%  131.60 sec  131.72 sec  0.12 sec  0.12 sec 
[02/15 06:00:33    338s] (I)       | | +-Create place DB                            9.42%  131.60 sec  131.65 sec  0.04 sec  0.04 sec 
[02/15 06:00:33    338s] (I)       | | | +-Import place data                        9.40%  131.60 sec  131.65 sec  0.04 sec  0.04 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Read instances and placement           2.81%  131.60 sec  131.62 sec  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Read nets                              6.46%  131.62 sec  131.65 sec  0.03 sec  0.03 sec 
[02/15 06:00:33    338s] (I)       | | +-Create route DB                           14.26%  131.65 sec  131.71 sec  0.07 sec  0.07 sec 
[02/15 06:00:33    338s] (I)       | | | +-Import route data (8T)                  14.01%  131.65 sec  131.71 sec  0.06 sec  0.07 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Read blockages ( Layer 2-7 )           2.18%  131.67 sec  131.68 sec  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Read routing blockages               0.00%  131.67 sec  131.67 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Read bump blockages                  0.00%  131.67 sec  131.67 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Read instance blockages              1.36%  131.67 sec  131.67 sec  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Read PG blockages                    0.56%  131.67 sec  131.68 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | | | +-Allocate memory for PG via list    0.13%  131.67 sec  131.67 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Read clock blockages                 0.01%  131.68 sec  131.68 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Read other blockages                 0.00%  131.68 sec  131.68 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Read halo blockages                  0.03%  131.68 sec  131.68 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Read boundary cut boxes              0.00%  131.68 sec  131.68 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Read blackboxes                        0.00%  131.68 sec  131.68 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Read prerouted                         0.02%  131.68 sec  131.68 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Read nets                              0.07%  131.68 sec  131.68 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Set up via pillars                     0.03%  131.68 sec  131.68 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Set up RC info                         0.17%  131.68 sec  131.68 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Initialize 3D grid graph               0.32%  131.68 sec  131.68 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Model blockage capacity                5.70%  131.68 sec  131.71 sec  0.03 sec  0.03 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Initialize 3D capacity               5.15%  131.68 sec  131.70 sec  0.02 sec  0.02 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Move terms for access (8T)             0.11%  131.71 sec  131.71 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | +-Read aux data                              0.00%  131.71 sec  131.71 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | +-Others data preparation                    0.01%  131.71 sec  131.71 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | +-Create route kernel                        1.30%  131.71 sec  131.72 sec  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | +-Global Routing                              49.20%  131.72 sec  131.95 sec  0.22 sec  0.39 sec 
[02/15 06:00:33    338s] (I)       | | +-Initialization                             0.47%  131.72 sec  131.72 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | +-Net group 1                               20.59%  131.72 sec  131.82 sec  0.09 sec  0.19 sec 
[02/15 06:00:33    338s] (I)       | | | +-Generate topology (8T)                   0.53%  131.72 sec  131.73 sec  0.00 sec  0.02 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1a                                 1.00%  131.75 sec  131.75 sec  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Pattern routing (8T)                   0.37%  131.75 sec  131.75 sec  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.20%  131.75 sec  131.75 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1b                                 0.74%  131.75 sec  131.75 sec  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Monotonic routing (8T)                 0.44%  131.75 sec  131.75 sec  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1c                                 0.74%  131.75 sec  131.76 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Two level Routing                      0.70%  131.75 sec  131.76 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Two Level Routing (Regular)          0.45%  131.75 sec  131.76 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Two Level Routing (Strong)           0.09%  131.76 sec  131.76 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1d                                 7.19%  131.76 sec  131.79 sec  0.03 sec  0.11 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Detoured routing (8T)                  7.08%  131.76 sec  131.79 sec  0.03 sec  0.11 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1e                                 0.29%  131.79 sec  131.79 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Route legalization                     0.17%  131.79 sec  131.79 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Legalize Blockage Violations         0.14%  131.79 sec  131.79 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1f                                 1.58%  131.79 sec  131.80 sec  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Congestion clean                       1.54%  131.79 sec  131.80 sec  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1g                                 2.77%  131.80 sec  131.81 sec  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Post Routing                           2.73%  131.80 sec  131.81 sec  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1h                                 0.98%  131.81 sec  131.82 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Post Routing                           0.95%  131.81 sec  131.82 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1l                                 0.23%  131.82 sec  131.82 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Layer assignment (8T)                  0.20%  131.82 sec  131.82 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | +-Net group 2                               14.27%  131.82 sec  131.88 sec  0.07 sec  0.13 sec 
[02/15 06:00:33    338s] (I)       | | | +-Generate topology (8T)                   0.64%  131.82 sec  131.82 sec  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1a                                 0.75%  131.84 sec  131.84 sec  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Pattern routing (8T)                   0.39%  131.84 sec  131.84 sec  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.19%  131.84 sec  131.84 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1b                                 0.64%  131.84 sec  131.84 sec  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Monotonic routing (8T)                 0.41%  131.84 sec  131.84 sec  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1c                                 0.42%  131.84 sec  131.84 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Two level Routing                      0.39%  131.84 sec  131.84 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Two Level Routing (Regular)          0.23%  131.84 sec  131.84 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  131.84 sec  131.84 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1d                                 4.67%  131.84 sec  131.87 sec  0.02 sec  0.07 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Detoured routing (8T)                  4.62%  131.84 sec  131.86 sec  0.02 sec  0.06 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1e                                 0.13%  131.87 sec  131.87 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Route legalization                     0.04%  131.87 sec  131.87 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Legalize Blockage Violations         0.02%  131.87 sec  131.87 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1f                                 0.28%  131.87 sec  131.87 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Congestion clean                       0.26%  131.87 sec  131.87 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1g                                 2.51%  131.87 sec  131.88 sec  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Post Routing                           2.46%  131.87 sec  131.88 sec  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1h                                 0.63%  131.88 sec  131.88 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Post Routing                           0.60%  131.88 sec  131.88 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1l                                 0.22%  131.88 sec  131.88 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Layer assignment (8T)                  0.20%  131.88 sec  131.88 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | +-Net group 3                                6.70%  131.88 sec  131.91 sec  0.03 sec  0.04 sec 
[02/15 06:00:33    338s] (I)       | | | +-Generate topology (8T)                   0.33%  131.88 sec  131.89 sec  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1a                                 0.39%  131.90 sec  131.90 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Pattern routing (8T)                   0.28%  131.90 sec  131.90 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1b                                 0.15%  131.90 sec  131.90 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1c                                 0.01%  131.90 sec  131.90 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1d                                 0.01%  131.90 sec  131.90 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1e                                 0.15%  131.90 sec  131.90 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Route legalization                     0.04%  131.90 sec  131.90 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Legalize Blockage Violations         0.02%  131.90 sec  131.90 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1f                                 0.01%  131.90 sec  131.90 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1g                                 1.41%  131.90 sec  131.91 sec  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Post Routing                           1.37%  131.90 sec  131.91 sec  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1h                                 0.52%  131.91 sec  131.91 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Post Routing                           0.49%  131.91 sec  131.91 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1l                                 0.33%  131.91 sec  131.91 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Layer assignment (8T)                  0.30%  131.91 sec  131.91 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | +-Net group 4                                5.79%  131.91 sec  131.94 sec  0.03 sec  0.03 sec 
[02/15 06:00:33    338s] (I)       | | | +-Generate topology (8T)                   0.01%  131.91 sec  131.91 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1a                                 0.56%  131.93 sec  131.93 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Pattern routing (8T)                   0.24%  131.93 sec  131.93 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Add via demand to 2D                   0.26%  131.93 sec  131.93 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1b                                 0.13%  131.93 sec  131.93 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1c                                 0.01%  131.93 sec  131.93 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1d                                 0.01%  131.93 sec  131.93 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1e                                 0.10%  131.93 sec  131.93 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Route legalization                     0.02%  131.93 sec  131.93 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  131.93 sec  131.93 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1f                                 0.00%  131.93 sec  131.93 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1g                                 0.08%  131.94 sec  131.94 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Post Routing                           0.05%  131.94 sec  131.94 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1h                                 0.08%  131.94 sec  131.94 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Post Routing                           0.06%  131.94 sec  131.94 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | +-Phase 1l                                 0.99%  131.94 sec  131.94 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | | | +-Layer assignment (8T)                  0.25%  131.94 sec  131.94 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | +-Export cong map                              3.38%  131.95 sec  131.96 sec  0.02 sec  0.02 sec 
[02/15 06:00:33    338s] (I)       | | +-Export 2D cong map                         1.11%  131.96 sec  131.96 sec  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | +-Extract Global 3D Wires                      0.03%  131.96 sec  131.96 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | +-Track Assignment (8T)                        2.68%  131.96 sec  131.97 sec  0.01 sec  0.04 sec 
[02/15 06:00:33    338s] (I)       | | +-Initialization                             0.01%  131.96 sec  131.96 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | +-Track Assignment Kernel                    2.53%  131.96 sec  131.97 sec  0.01 sec  0.04 sec 
[02/15 06:00:33    338s] (I)       | | +-Free Memory                                0.00%  131.97 sec  131.97 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | +-Export                                      15.47%  131.97 sec  132.04 sec  0.07 sec  0.11 sec 
[02/15 06:00:33    338s] (I)       | | +-Export DB wires                            0.63%  131.97 sec  131.98 sec  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | +-Export all nets (8T)                     0.51%  131.97 sec  131.98 sec  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)       | | | +-Set wire vias (8T)                       0.03%  131.98 sec  131.98 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | | +-Report wirelength                         11.20%  131.98 sec  132.03 sec  0.05 sec  0.05 sec 
[02/15 06:00:33    338s] (I)       | | +-Update net boxes                           3.46%  132.03 sec  132.04 sec  0.02 sec  0.05 sec 
[02/15 06:00:33    338s] (I)       | | +-Update timing                              0.00%  132.04 sec  132.04 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)       | +-Postprocess design                           0.03%  132.05 sec  132.05 sec  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)      ======================= Summary by functions ========================
[02/15 06:00:33    338s] (I)       Lv  Step                                      %      Real       CPU 
[02/15 06:00:33    338s] (I)      ---------------------------------------------------------------------
[02/15 06:00:33    338s] (I)        0  Early Global Route                  100.00%  0.46 sec  0.69 sec 
[02/15 06:00:33    338s] (I)        1  Early Global Route kernel            97.97%  0.45 sec  0.68 sec 
[02/15 06:00:33    338s] (I)        2  Global Routing                       49.20%  0.22 sec  0.39 sec 
[02/15 06:00:33    338s] (I)        2  Import and model                     25.48%  0.12 sec  0.12 sec 
[02/15 06:00:33    338s] (I)        2  Export                               15.47%  0.07 sec  0.11 sec 
[02/15 06:00:33    338s] (I)        2  Export cong map                       3.38%  0.02 sec  0.02 sec 
[02/15 06:00:33    338s] (I)        2  Track Assignment (8T)                 2.68%  0.01 sec  0.04 sec 
[02/15 06:00:33    338s] (I)        2  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        2  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        3  Net group 1                          20.59%  0.09 sec  0.19 sec 
[02/15 06:00:33    338s] (I)        3  Net group 2                          14.27%  0.07 sec  0.13 sec 
[02/15 06:00:33    338s] (I)        3  Create route DB                      14.26%  0.07 sec  0.07 sec 
[02/15 06:00:33    338s] (I)        3  Report wirelength                    11.20%  0.05 sec  0.05 sec 
[02/15 06:00:33    338s] (I)        3  Create place DB                       9.42%  0.04 sec  0.04 sec 
[02/15 06:00:33    338s] (I)        3  Net group 3                           6.70%  0.03 sec  0.04 sec 
[02/15 06:00:33    338s] (I)        3  Net group 4                           5.79%  0.03 sec  0.03 sec 
[02/15 06:00:33    338s] (I)        3  Update net boxes                      3.46%  0.02 sec  0.05 sec 
[02/15 06:00:33    338s] (I)        3  Track Assignment Kernel               2.53%  0.01 sec  0.04 sec 
[02/15 06:00:33    338s] (I)        3  Create route kernel                   1.30%  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)        3  Export 2D cong map                    1.11%  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)        3  Export DB wires                       0.63%  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)        3  Initialization                        0.47%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        4  Import route data (8T)               14.01%  0.06 sec  0.07 sec 
[02/15 06:00:33    338s] (I)        4  Phase 1d                             11.87%  0.05 sec  0.17 sec 
[02/15 06:00:33    338s] (I)        4  Import place data                     9.40%  0.04 sec  0.04 sec 
[02/15 06:00:33    338s] (I)        4  Phase 1g                              6.77%  0.03 sec  0.03 sec 
[02/15 06:00:33    338s] (I)        4  Phase 1a                              2.70%  0.01 sec  0.02 sec 
[02/15 06:00:33    338s] (I)        4  Phase 1h                              2.22%  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)        4  Phase 1f                              1.87%  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)        4  Phase 1l                              1.78%  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)        4  Phase 1b                              1.65%  0.01 sec  0.02 sec 
[02/15 06:00:33    338s] (I)        4  Generate topology (8T)                1.50%  0.01 sec  0.04 sec 
[02/15 06:00:33    338s] (I)        4  Phase 1c                              1.17%  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)        4  Phase 1e                              0.66%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        4  Export all nets (8T)                  0.51%  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)        4  Set wire vias (8T)                    0.03%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        5  Detoured routing (8T)                11.70%  0.05 sec  0.17 sec 
[02/15 06:00:33    338s] (I)        5  Post Routing                          8.72%  0.04 sec  0.04 sec 
[02/15 06:00:33    338s] (I)        5  Read nets                             6.53%  0.03 sec  0.03 sec 
[02/15 06:00:33    338s] (I)        5  Model blockage capacity               5.70%  0.03 sec  0.03 sec 
[02/15 06:00:33    338s] (I)        5  Read instances and placement          2.81%  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)        5  Read blockages ( Layer 2-7 )          2.18%  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)        5  Congestion clean                      1.80%  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)        5  Pattern routing (8T)                  1.28%  0.01 sec  0.02 sec 
[02/15 06:00:33    338s] (I)        5  Two level Routing                     1.10%  0.01 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        5  Layer assignment (8T)                 0.94%  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)        5  Monotonic routing (8T)                0.84%  0.00 sec  0.01 sec 
[02/15 06:00:33    338s] (I)        5  Pattern Routing Avoiding Blockages    0.39%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        5  Initialize 3D grid graph              0.32%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        5  Route legalization                    0.27%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        5  Add via demand to 2D                  0.26%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        5  Set up RC info                        0.17%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        5  Move terms for access (8T)            0.11%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        5  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        6  Initialize 3D capacity                5.15%  0.02 sec  0.02 sec 
[02/15 06:00:33    338s] (I)        6  Read instance blockages               1.36%  0.01 sec  0.01 sec 
[02/15 06:00:33    338s] (I)        6  Two Level Routing (Regular)           0.68%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        6  Read PG blockages                     0.56%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        6  Legalize Blockage Violations          0.18%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        6  Two Level Routing (Strong)            0.14%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        6  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] (I)        7  Allocate memory for PG via list       0.13%  0.00 sec  0.00 sec 
[02/15 06:00:33    338s] Running post-eGR process
[02/15 06:00:33    338s]       Early Global Route - eGR only step done. (took cpu=0:00:00.9 real=0:00:00.6)
[02/15 06:00:33    338s]     Routing using eGR only done.
[02/15 06:00:33    338s] Net route status summary:
[02/15 06:00:33    338s]   Clock:        21 (unrouted=0, trialRouted=0, noStatus=0, routed=21, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:00:33    338s]   Non-clock:  8934 (unrouted=590, trialRouted=8344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=590, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:00:33    338s] 
[02/15 06:00:33    338s] CCOPT: Done with clock implementation routing.
[02/15 06:00:33    338s] 
[02/15 06:00:33    338s]   Clock implementation routing done.
[02/15 06:00:33    338s]   Fixed 21 wires.
[02/15 06:00:33    338s]   CCOpt: Starting congestion repair using flow wrapper...
[02/15 06:00:33    338s]     Congestion Repair...
[02/15 06:00:33    338s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:05:38.2/0:03:08.4 (1.8), mem = 6251.0M
[02/15 06:00:33    338s] Info: Enable timing driven in postCTS congRepair.
[02/15 06:00:33    338s] 
[02/15 06:00:33    338s] *** Start incrementalPlace ***
[02/15 06:00:33    338s] User Input Parameters:
[02/15 06:00:33    338s] - Congestion Driven    : On
[02/15 06:00:33    338s] - Timing Driven        : On
[02/15 06:00:33    338s] - Area-Violation Based : On
[02/15 06:00:33    338s] - Start Rollback Level : -5
[02/15 06:00:33    338s] - Legalized            : On
[02/15 06:00:33    338s] - Window Based         : Off
[02/15 06:00:33    338s] - eDen incr mode       : Off
[02/15 06:00:33    338s] - Small incr mode      : Off
[02/15 06:00:33    338s] 
[02/15 06:00:33    338s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:6251.0M, EPOCH TIME: 1771156833.549754
[02/15 06:00:33    338s] Enable eGR PG blockage caching
[02/15 06:00:33    338s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:6251.0M, EPOCH TIME: 1771156833.549889
[02/15 06:00:33    338s] no activity file in design. spp won't run.
[02/15 06:00:33    338s] Effort level <high> specified for reg2reg path_group
[02/15 06:00:33    339s] Effort level <high> specified for tdgp_reg2reg_default path_group
[02/15 06:00:33    339s] No Views given, use default active views for adaptive view pruning
[02/15 06:00:33    339s] Active views:
[02/15 06:00:33    339s]   view_tt
[02/15 06:00:33    339s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:6251.0M, EPOCH TIME: 1771156833.831053
[02/15 06:00:33    339s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:6251.0M, EPOCH TIME: 1771156833.834601
[02/15 06:00:33    339s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:6251.0M, EPOCH TIME: 1771156833.834711
[02/15 06:00:33    339s] Starting Early Global Route congestion estimation: mem = 6251.0M
[02/15 06:00:33    339s] (I)      Initializing eGR engine (regular)
[02/15 06:00:33    339s] Set min layer with design mode ( 2 )
[02/15 06:00:33    339s] Set max layer with design mode ( 7 )
[02/15 06:00:33    339s] (I)      clean place blk overflow:
[02/15 06:00:33    339s] (I)      H : enabled 1.00 0
[02/15 06:00:33    339s] (I)      V : enabled 1.00 0
[02/15 06:00:33    339s] (I)      Initializing eGR engine (regular)
[02/15 06:00:33    339s] Set min layer with design mode ( 2 )
[02/15 06:00:33    339s] Set max layer with design mode ( 7 )
[02/15 06:00:33    339s] (I)      clean place blk overflow:
[02/15 06:00:33    339s] (I)      H : enabled 1.00 0
[02/15 06:00:33    339s] (I)      V : enabled 1.00 0
[02/15 06:00:33    339s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.47 MB )
[02/15 06:00:33    339s] (I)      Running eGR Regular flow
[02/15 06:00:33    339s] (I)      # wire layers (front) : 11
[02/15 06:00:33    339s] (I)      # wire layers (back)  : 0
[02/15 06:00:33    339s] (I)      min wire layer : 1
[02/15 06:00:33    339s] (I)      max wire layer : 10
[02/15 06:00:33    339s] (I)      # cut layers (front) : 10
[02/15 06:00:33    339s] (I)      # cut layers (back)  : 0
[02/15 06:00:33    339s] (I)      min cut layer : 1
[02/15 06:00:33    339s] (I)      max cut layer : 9
[02/15 06:00:33    339s] (I)      ================================ Layers ================================
[02/15 06:00:33    339s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:33    339s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 06:00:33    339s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:33    339s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 06:00:33    339s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 06:00:33    339s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:00:33    339s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 06:00:33    339s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:00:33    339s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 06:00:33    339s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:00:33    339s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 06:00:33    339s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:00:33    339s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 06:00:33    339s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:00:33    339s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 06:00:33    339s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:00:33    339s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 06:00:33    339s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:00:33    339s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 06:00:33    339s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:00:33    339s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 06:00:33    339s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:00:33    339s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 06:00:33    339s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 06:00:33    339s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:33    339s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 06:00:33    339s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 06:00:33    339s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 06:00:33    339s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 06:00:33    339s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:33    339s] (I)      Started Import and model ( Curr Mem: 5.47 MB )
[02/15 06:00:33    339s] (I)      == Non-default Options ==
[02/15 06:00:33    339s] (I)      Maximum routing layer                              : 7
[02/15 06:00:33    339s] (I)      Top routing layer                                  : 7
[02/15 06:00:33    339s] (I)      Number of threads                                  : 8
[02/15 06:00:33    339s] (I)      Route tie net to shape                             : auto
[02/15 06:00:33    339s] (I)      Use non-blocking free Dbs wires                    : false
[02/15 06:00:33    339s] (I)      Method to set GCell size                           : row
[02/15 06:00:33    339s] (I)      Tie hi/lo max fanout                               : 5
[02/15 06:00:33    339s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 06:00:33    339s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 06:00:33    339s] Removed 1 out of boundary tracks from layer 2
[02/15 06:00:33    339s] Removed 1 out of boundary tracks from layer 2
[02/15 06:00:33    339s] (I)      ============== Pin Summary ==============
[02/15 06:00:33    339s] (I)      +-------+--------+---------+------------+
[02/15 06:00:33    339s] (I)      | Layer | # pins | % total |      Group |
[02/15 06:00:33    339s] (I)      +-------+--------+---------+------------+
[02/15 06:00:33    339s] (I)      |     1 |  28757 |   92.21 |        Pin |
[02/15 06:00:33    339s] (I)      |     2 |   2431 |    7.79 | Pin access |
[02/15 06:00:33    339s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 06:00:33    339s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 06:00:33    339s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 06:00:33    339s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 06:00:33    339s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 06:00:33    339s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 06:00:33    339s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 06:00:33    339s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 06:00:33    339s] (I)      +-------+--------+---------+------------+
[02/15 06:00:33    339s] (I)      Custom ignore net properties:
[02/15 06:00:33    339s] (I)      1 : NotLegal
[02/15 06:00:33    339s] (I)      Default ignore net properties:
[02/15 06:00:33    339s] (I)      1 : Special
[02/15 06:00:33    339s] (I)      2 : Analog
[02/15 06:00:33    339s] (I)      3 : Fixed
[02/15 06:00:33    339s] (I)      4 : Skipped
[02/15 06:00:33    339s] (I)      5 : MixedSignal
[02/15 06:00:33    339s] (I)      Prerouted net properties:
[02/15 06:00:33    339s] (I)      1 : NotLegal
[02/15 06:00:33    339s] (I)      2 : Special
[02/15 06:00:33    339s] (I)      3 : Analog
[02/15 06:00:33    339s] (I)      4 : Fixed
[02/15 06:00:33    339s] (I)      5 : Skipped
[02/15 06:00:33    339s] (I)      6 : MixedSignal
[02/15 06:00:33    339s] [NR-eGR] Early global route reroute all routable nets
[02/15 06:00:33    339s] (I)      Use row-based GCell size
[02/15 06:00:33    339s] (I)      Use row-based GCell align
[02/15 06:00:33    339s] (I)      layer 0 area = 170496
[02/15 06:00:33    339s] (I)      layer 1 area = 170496
[02/15 06:00:33    339s] (I)      layer 2 area = 170496
[02/15 06:00:33    339s] (I)      layer 3 area = 512000
[02/15 06:00:33    339s] (I)      layer 4 area = 512000
[02/15 06:00:33    339s] (I)      layer 5 area = 560000
[02/15 06:00:33    339s] (I)      layer 6 area = 560000
[02/15 06:00:33    339s] (I)      GCell unit size   : 4320
[02/15 06:00:33    339s] (I)      GCell multiplier  : 1
[02/15 06:00:33    339s] (I)      GCell row height  : 4320
[02/15 06:00:33    339s] (I)      Actual row height : 4320
[02/15 06:00:33    339s] (I)      GCell align ref   : 24880 24880
[02/15 06:00:33    339s] missing default track structure on layer 1
[02/15 06:00:33    339s] [NR-eGR] Track table information for default rule: 
[02/15 06:00:33    339s] [NR-eGR] M1 has no routable track
[02/15 06:00:33    339s] [NR-eGR] M2 has non-uniform track structure
[02/15 06:00:33    339s] [NR-eGR] M3 has single uniform track structure
[02/15 06:00:33    339s] [NR-eGR] M4 has single uniform track structure
[02/15 06:00:33    339s] [NR-eGR] M5 has single uniform track structure
[02/15 06:00:33    339s] [NR-eGR] M6 has single uniform track structure
[02/15 06:00:33    339s] [NR-eGR] M7 has single uniform track structure
[02/15 06:00:33    339s] [NR-eGR] M8 has single uniform track structure
[02/15 06:00:33    339s] [NR-eGR] M9 has single uniform track structure
[02/15 06:00:33    339s] [NR-eGR] Pad has single uniform track structure
[02/15 06:00:33    339s] (I)      ============== Default via ===============
[02/15 06:00:33    339s] (I)      +---+------------------+-----------------+
[02/15 06:00:33    339s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 06:00:33    339s] (I)      +---+------------------+-----------------+
[02/15 06:00:33    339s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 06:00:33    339s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 06:00:33    339s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 06:00:33    339s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 06:00:33    339s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 06:00:33    339s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 06:00:33    339s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 06:00:33    339s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 06:00:33    339s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 06:00:33    339s] (I)      +---+------------------+-----------------+
[02/15 06:00:33    339s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 06:00:33    339s] [NR-eGR] Read 5650 PG shapes
[02/15 06:00:33    339s] [NR-eGR] Read 0 clock shapes
[02/15 06:00:33    339s] [NR-eGR] Read 0 other shapes
[02/15 06:00:33    339s] [NR-eGR] #Routing Blockages  : 0
[02/15 06:00:33    339s] [NR-eGR] #Bump Blockages     : 0
[02/15 06:00:33    339s] [NR-eGR] #Instance Blockages : 10328
[02/15 06:00:33    339s] [NR-eGR] #PG Blockages       : 5650
[02/15 06:00:33    339s] [NR-eGR] #Halo Blockages     : 0
[02/15 06:00:33    339s] [NR-eGR] #Boundary Blockages : 0
[02/15 06:00:33    339s] [NR-eGR] #Clock Blockages    : 0
[02/15 06:00:33    339s] [NR-eGR] #Other Blockages    : 0
[02/15 06:00:33    339s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 06:00:33    339s] [NR-eGR] #prerouted nets         : 21
[02/15 06:00:33    339s] [NR-eGR] #prerouted special nets : 0
[02/15 06:00:33    339s] [NR-eGR] #prerouted wires        : 5041
[02/15 06:00:33    339s] [NR-eGR] Read 8365 nets ( ignored 21 )
[02/15 06:00:33    339s] (I)        Front-side 8365 ( ignored 21 )
[02/15 06:00:33    339s] (I)        Back-side  0 ( ignored 0 )
[02/15 06:00:33    339s] (I)        Both-side  0 ( ignored 0 )
[02/15 06:00:33    339s] (I)      handle routing halo
[02/15 06:00:33    339s] (I)      Reading macro buffers
[02/15 06:00:33    339s] (I)      Number of macro buffers: 0
[02/15 06:00:33    339s] (I)      early_global_route_priority property id does not exist.
[02/15 06:00:33    339s] (I)      Read Num Blocks=16411  Num Prerouted Wires=5041  Num CS=0
[02/15 06:00:33    339s] (I)      Layer 1 (H) : #blockages 13016 : #preroutes 2448
[02/15 06:00:33    339s] (I)      Layer 2 (V) : #blockages 2688 : #preroutes 1522
[02/15 06:00:33    339s] (I)      Layer 3 (H) : #blockages 353 : #preroutes 903
[02/15 06:00:33    339s] (I)      Layer 4 (V) : #blockages 184 : #preroutes 157
[02/15 06:00:33    339s] (I)      Layer 5 (H) : #blockages 102 : #preroutes 11
[02/15 06:00:33    339s] (I)      Layer 6 (V) : #blockages 68 : #preroutes 0
[02/15 06:00:33    339s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 06:00:33    339s] (I)      Track adjustment: Reducing 23538 tracks (15.00%) for Layer5
[02/15 06:00:33    339s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 06:00:33    339s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 06:00:33    339s] (I)      Number of ignored nets                =     21
[02/15 06:00:33    339s] (I)      Number of connected nets              =      0
[02/15 06:00:33    339s] (I)      Number of fixed nets                  =     21.  Ignored: Yes
[02/15 06:00:33    339s] (I)      Number of clock nets                  =     21.  Ignored: No
[02/15 06:00:33    339s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 06:00:33    339s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 06:00:33    339s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 06:00:33    339s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 06:00:33    339s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 06:00:33    339s] (I)      Ndr track 0 does not exist
[02/15 06:00:33    339s] (I)      ---------------------Grid Graph Info--------------------
[02/15 06:00:33    339s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 06:00:33    339s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 06:00:33    339s] (I)      Site width          :   864  (dbu)
[02/15 06:00:33    339s] (I)      Row height          :  4320  (dbu)
[02/15 06:00:33    339s] (I)      GCell row height    :  4320  (dbu)
[02/15 06:00:33    339s] (I)      GCell width         :  4320  (dbu)
[02/15 06:00:33    339s] (I)      GCell height        :  4320  (dbu)
[02/15 06:00:33    339s] (I)      Grid                :   178   178     7
[02/15 06:00:33    339s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 06:00:33    339s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 06:00:33    339s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 06:00:33    339s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 06:00:33    339s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 06:00:33    339s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 06:00:33    339s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 06:00:33    339s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 06:00:33    339s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 06:00:33    339s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 06:00:33    339s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 06:00:33    339s] (I)      --------------------------------------------------------
[02/15 06:00:33    339s] 
[02/15 06:00:33    339s] [NR-eGR] ============ Routing rule table ============
[02/15 06:00:33    339s] [NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 8344
[02/15 06:00:33    339s] [NR-eGR] ========================================
[02/15 06:00:33    339s] [NR-eGR] 
[02/15 06:00:33    339s] (I)      ==== NDR : (Default) ====
[02/15 06:00:33    339s] (I)      +--------------+--------+
[02/15 06:00:33    339s] (I)      |           ID |      1 |
[02/15 06:00:33    339s] (I)      |      Default |    yes |
[02/15 06:00:33    339s] (I)      |  Clk Special |     no |
[02/15 06:00:33    339s] (I)      | Hard spacing |     no |
[02/15 06:00:33    339s] (I)      |    NDR track | (none) |
[02/15 06:00:33    339s] (I)      |      NDR via | (none) |
[02/15 06:00:33    339s] (I)      |  Extra space |      0 |
[02/15 06:00:33    339s] (I)      |      Shields |      0 |
[02/15 06:00:33    339s] (I)      |   Demand (H) |      1 |
[02/15 06:00:33    339s] (I)      |   Demand (V) |      1 |
[02/15 06:00:33    339s] (I)      |        #Nets |   8344 |
[02/15 06:00:33    339s] (I)      +--------------+--------+
[02/15 06:00:33    339s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:00:33    339s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 06:00:33    339s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:00:33    339s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:00:33    339s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:00:33    339s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/15 06:00:33    339s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[02/15 06:00:33    339s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:00:33    339s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:00:33    339s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:00:33    339s] (I)      =============== Blocked Tracks ===============
[02/15 06:00:33    339s] (I)      +-------+---------+----------+---------------+
[02/15 06:00:33    339s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 06:00:33    339s] (I)      +-------+---------+----------+---------------+
[02/15 06:00:33    339s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 06:00:33    339s] (I)      |     2 |  221610 |    64237 |        28.99% |
[02/15 06:00:33    339s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 06:00:33    339s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 06:00:33    339s] (I)      |     5 |  158776 |     2706 |         1.70% |
[02/15 06:00:33    339s] (I)      |     6 |  134034 |     9627 |         7.18% |
[02/15 06:00:33    339s] (I)      |     7 |  134034 |     8137 |         6.07% |
[02/15 06:00:33    339s] (I)      +-------+---------+----------+---------------+
[02/15 06:00:33    339s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5.48 MB )
[02/15 06:00:33    339s] (I)      Reset routing kernel
[02/15 06:00:33    339s] (I)      Started Global Routing ( Curr Mem: 5.48 MB )
[02/15 06:00:33    339s] (I)      totalPins=29871  totalGlobalPin=29704 (99.44%)
[02/15 06:00:33    339s] (I)      ================= Net Group Info =================
[02/15 06:00:33    339s] (I)      +----+----------------+--------------+-----------+
[02/15 06:00:33    339s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 06:00:33    339s] (I)      +----+----------------+--------------+-----------+
[02/15 06:00:33    339s] (I)      |  1 |           8344 |        M2(2) |     M7(7) |
[02/15 06:00:33    339s] (I)      +----+----------------+--------------+-----------+
[02/15 06:00:34    339s] (I)      total 2D Cap : 836161 = (402395 H, 433766 V)
[02/15 06:00:34    339s] (I)      total 2D Demand : 14569 = (7190 H, 7379 V)
[02/15 06:00:34    339s] (I)      init route region map
[02/15 06:00:34    339s] (I)      #blocked GCells = 0
[02/15 06:00:34    339s] (I)      #regions = 1
[02/15 06:00:34    339s] (I)      init safety region map
[02/15 06:00:34    339s] (I)      #blocked GCells = 0
[02/15 06:00:34    339s] (I)      #regions = 1
[02/15 06:00:34    339s] (I)      Adjusted 0 GCells for pin access
[02/15 06:00:34    339s] [NR-eGR] Layer group 1: route 8344 net(s) in layer range [2, 7]
[02/15 06:00:34    339s] (I)      
[02/15 06:00:34    339s] (I)      ============  Phase 1a Route ============
[02/15 06:00:34    339s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/15 06:00:34    339s] (I)      Usage: 94463 = (43094 H, 51369 V) = (10.71% H, 11.84% V) = (4.654e+04um H, 5.548e+04um V)
[02/15 06:00:34    339s] (I)      
[02/15 06:00:34    339s] (I)      ============  Phase 1b Route ============
[02/15 06:00:34    339s] (I)      Usage: 94487 = (43106 H, 51381 V) = (10.71% H, 11.85% V) = (4.655e+04um H, 5.549e+04um V)
[02/15 06:00:34    339s] (I)      Overflow of layer group 1: 0.12% H + 0.00% V. EstWL: 1.020460e+05um
[02/15 06:00:34    339s] (I)      Congestion metric : 0.16%H 0.00%V, 0.16%HV
[02/15 06:00:34    339s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 06:00:34    339s] (I)      
[02/15 06:00:34    339s] (I)      ============  Phase 1c Route ============
[02/15 06:00:34    339s] (I)      Level2 Grid: 36 x 36
[02/15 06:00:34    339s] (I)      Usage: 94487 = (43106 H, 51381 V) = (10.71% H, 11.85% V) = (4.655e+04um H, 5.549e+04um V)
[02/15 06:00:34    339s] (I)      
[02/15 06:00:34    339s] (I)      ============  Phase 1d Route ============
[02/15 06:00:34    339s] (I)      Usage: 94511 = (43110 H, 51401 V) = (10.71% H, 11.85% V) = (4.656e+04um H, 5.551e+04um V)
[02/15 06:00:34    339s] (I)      
[02/15 06:00:34    339s] (I)      ============  Phase 1e Route ============
[02/15 06:00:34    339s] (I)      Usage: 94511 = (43110 H, 51401 V) = (10.71% H, 11.85% V) = (4.656e+04um H, 5.551e+04um V)
[02/15 06:00:34    339s] [NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 1.020719e+05um
[02/15 06:00:34    339s] (I)      
[02/15 06:00:34    339s] (I)      ============  Phase 1l Route ============
[02/15 06:00:34    340s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/15 06:00:34    340s] (I)      Layer  2:     163099     36018       499        6165      230130    ( 2.61%) 
[02/15 06:00:34    340s] (I)      Layer  3:     192403     44999       168       18165      218130    ( 7.69%) 
[02/15 06:00:34    340s] (I)      Layer  4:     135317     23227        91         158      177064    ( 0.09%) 
[02/15 06:00:34    340s] (I)      Layer  5:     132145     14241         1        1385      156145    ( 0.88%) 
[02/15 06:00:34    340s] (I)      Layer  6:     106027      7987         1        7577      125339    ( 5.70%) 
[02/15 06:00:34    340s] (I)      Layer  7:     106998      3540         0        7341      125575    ( 5.52%) 
[02/15 06:00:34    340s] (I)      Total:        835989    130012       760       40788     1032382    ( 3.80%) 
[02/15 06:00:34    340s] (I)      
[02/15 06:00:34    340s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 06:00:34    340s] [NR-eGR]                        OverCon           OverCon            
[02/15 06:00:34    340s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/15 06:00:34    340s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/15 06:00:34    340s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:00:34    340s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:34    340s] [NR-eGR]      M2 ( 2)       498( 1.62%)         0( 0.00%)   ( 1.62%) 
[02/15 06:00:34    340s] [NR-eGR]      M3 ( 3)       134( 0.46%)         6( 0.02%)   ( 0.48%) 
[02/15 06:00:34    340s] [NR-eGR]      M4 ( 4)        88( 0.28%)         0( 0.00%)   ( 0.28%) 
[02/15 06:00:34    340s] [NR-eGR]      M5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:34    340s] [NR-eGR]      M6 ( 6)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:34    340s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:34    340s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:00:34    340s] [NR-eGR]        Total       722( 0.40%)         6( 0.00%)   ( 0.40%) 
[02/15 06:00:34    340s] [NR-eGR] 
[02/15 06:00:34    340s] (I)      Finished Global Routing ( CPU: 0.82 sec, Real: 0.27 sec, Curr Mem: 5.48 MB )
[02/15 06:00:34    340s] (I)      Updating congestion map
[02/15 06:00:34    340s] (I)      total 2D Cap : 842074 = (408205 H, 433869 V)
[02/15 06:00:34    340s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/15 06:00:34    340s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.98 sec, Real: 0.43 sec, Curr Mem: 5.48 MB )
[02/15 06:00:34    340s] Early Global Route congestion estimation runtime: 0.44 seconds, mem = 6251.0M
[02/15 06:00:34    340s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.987, REAL:0.438, MEM:6251.0M, EPOCH TIME: 1771156834.272606
[02/15 06:00:34    340s] OPERPROF: Starting HotSpotCal at level 1, MEM:6251.0M, EPOCH TIME: 1771156834.272667
[02/15 06:00:34    340s] [hotspot] +------------+---------------+---------------+
[02/15 06:00:34    340s] [hotspot] |            |   max hotspot | total hotspot |
[02/15 06:00:34    340s] [hotspot] +------------+---------------+---------------+
[02/15 06:00:34    340s] [hotspot] | normalized |          0.00 |          0.00 |
[02/15 06:00:34    340s] [hotspot] +------------+---------------+---------------+
[02/15 06:00:34    340s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 06:00:34    340s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 06:00:34    340s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:6251.0M, EPOCH TIME: 1771156834.279390
[02/15 06:00:34    340s] 
[02/15 06:00:34    340s] === incrementalPlace Internal Loop 1 ===
[02/15 06:00:34    340s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:00:34    340s] UM:*                                                                   incrNP_iter_start
[02/15 06:00:34    340s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=100.0 totTh=2000.0 MP=1.050 maxM=-1 pMaxM=10
[02/15 06:00:34    340s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:6251.0M, EPOCH TIME: 1771156834.396984
[02/15 06:00:34    340s] Processing tracks to init pin-track alignment.
[02/15 06:00:34    340s] z: 1, totalTracks: 0
[02/15 06:00:34    340s] z: 3, totalTracks: 1
[02/15 06:00:34    340s] z: 5, totalTracks: 1
[02/15 06:00:34    340s] z: 7, totalTracks: 1
[02/15 06:00:34    340s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:00:34    340s] #spOpts: rpCkHalo=4 
[02/15 06:00:34    340s] Initializing Route Infrastructure for color support ...
[02/15 06:00:34    340s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156834.397241
[02/15 06:00:34    340s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6251.0M, EPOCH TIME: 1771156834.397831
[02/15 06:00:34    340s] Route Infrastructure Initialized for color support successfully.
[02/15 06:00:34    340s] Cell systolic_top LLGs are deleted
[02/15 06:00:34    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:34    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:34    340s] # Building systolic_top llgBox search-tree.
[02/15 06:00:34    340s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156834.406215
[02/15 06:00:34    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:34    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:34    340s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6251.0M, EPOCH TIME: 1771156834.406438
[02/15 06:00:34    340s] Max number of tech site patterns supported in site array is 256.
[02/15 06:00:34    340s] Core basic site is asap7sc7p5t
[02/15 06:00:34    340s] Processing tracks to init pin-track alignment.
[02/15 06:00:34    340s] z: 1, totalTracks: 0
[02/15 06:00:34    340s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:00:34    340s] z: 3, totalTracks: 1
[02/15 06:00:34    340s] z: 5, totalTracks: 1
[02/15 06:00:34    340s] z: 7, totalTracks: 1
[02/15 06:00:34    340s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 06:00:34    340s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 06:00:34    340s] Fast DP-INIT is on for default
[02/15 06:00:34    340s] Keep-away cache is enable on metals: 1-10
[02/15 06:00:34    340s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 06:00:34    340s] Atter site array init, number of instance map data is 0.
[02/15 06:00:34    340s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.025, REAL:0.020, MEM:6251.0M, EPOCH TIME: 1771156834.426661
[02/15 06:00:34    340s] 
[02/15 06:00:34    340s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:34    340s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:34    340s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.034, REAL:0.030, MEM:6251.0M, EPOCH TIME: 1771156834.435828
[02/15 06:00:34    340s] OPERPROF:   Starting post-place ADS at level 2, MEM:6251.0M, EPOCH TIME: 1771156834.435958
[02/15 06:00:34    340s] ADSU 0.567 -> 0.567. site 133915.000 -> 133915.000. GS 8.640
[02/15 06:00:34    340s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.039, REAL:0.039, MEM:6251.0M, EPOCH TIME: 1771156834.475011
[02/15 06:00:34    340s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:6251.0M, EPOCH TIME: 1771156834.481208
[02/15 06:00:34    340s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:6251.0M, EPOCH TIME: 1771156834.481867
[02/15 06:00:34    340s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:6251.0M, EPOCH TIME: 1771156834.481920
[02/15 06:00:34    340s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.004, REAL:0.004, MEM:6251.0M, EPOCH TIME: 1771156834.485257
[02/15 06:00:34    340s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:6251.0M, EPOCH TIME: 1771156834.489956
[02/15 06:00:34    340s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.001, REAL:0.001, MEM:6251.0M, EPOCH TIME: 1771156834.490639
[02/15 06:00:34    340s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:6251.0M, EPOCH TIME: 1771156834.492473
[02/15 06:00:34    340s] no activity file in design. spp won't run.
[02/15 06:00:34    340s] [spp] 0
[02/15 06:00:34    340s] [adp] 0:1:1:3
[02/15 06:00:34    340s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.003, REAL:0.003, MEM:6251.0M, EPOCH TIME: 1771156834.495643
[02/15 06:00:34    340s] SP #FI/SF FL/PI 20/0 7166/1063
[02/15 06:00:34    340s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.106, REAL:0.101, MEM:6251.0M, EPOCH TIME: 1771156834.498164
[02/15 06:00:34    340s] PP off. flexM 0
[02/15 06:00:34    340s] OPERPROF: Starting CDPad at level 1, MEM:6251.0M, EPOCH TIME: 1771156834.509590
[02/15 06:00:34    340s] 3DP is on.
[02/15 06:00:34    340s] design sh 0.089. rd 0.200
[02/15 06:00:34    340s] design sh 0.089. rd 0.200
[02/15 06:00:34    340s] 3DP (1, 6) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[02/15 06:00:34    340s] design sh 0.048. rd 0.200
[02/15 06:00:34    340s] CDPadU 0.702 -> 0.657. R=0.567, N=8229, GS=1.080
[02/15 06:00:34    340s] OPERPROF: Finished CDPad at level 1, CPU:0.367, REAL:0.076, MEM:6251.0M, EPOCH TIME: 1771156834.585533
[02/15 06:00:34    340s] OPERPROF: Starting InitSKP at level 1, MEM:6251.0M, EPOCH TIME: 1771156834.585650
[02/15 06:00:34    340s] no activity file in design. spp won't run.
[02/15 06:00:34    340s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/15 06:00:34    340s] #################################################################################
[02/15 06:00:34    340s] # Design Stage: PreRoute
[02/15 06:00:34    340s] # Design Name: systolic_top
[02/15 06:00:34    340s] # Design Mode: 45nm
[02/15 06:00:34    340s] # Analysis Mode: MMMC Non-OCV 
[02/15 06:00:34    340s] # Parasitics Mode: No SPEF/RCDB 
[02/15 06:00:34    340s] # Signoff Settings: SI Off 
[02/15 06:00:34    340s] #################################################################################
[02/15 06:00:34    340s] Extraction called for design 'systolic_top' of instances=10754 and nets=8955 using extraction engine 'preRoute' .
[02/15 06:00:34    340s] PreRoute RC Extraction called for design systolic_top.
[02/15 06:00:34    340s] RC Extraction called in multi-corner(1) mode.
[02/15 06:00:34    340s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/15 06:00:34    340s] Type 'man IMPEXT-6197' for more detail.
[02/15 06:00:34    340s] RCMode: PreRoute
[02/15 06:00:34    340s]       RC Corner Indexes            0   
[02/15 06:00:34    340s] Capacitance Scaling Factor   : 1.00000 
[02/15 06:00:34    340s] Resistance Scaling Factor    : 1.00000 
[02/15 06:00:34    340s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 06:00:34    340s] Clock Res. Scaling Factor    : 1.00000 
[02/15 06:00:34    340s] Shrink Factor                : 1.00000
[02/15 06:00:34    340s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 06:00:34    340s] Updating RC Grid density data for preRoute extraction ...
[02/15 06:00:34    340s] eee: pegSigSF=1.070000
[02/15 06:00:34    340s] Initializing multi-corner resistance tables ...
[02/15 06:00:34    340s] eee: Grid unit RC data computation started
[02/15 06:00:34    341s] eee: Grid unit RC data computation completed
[02/15 06:00:34    341s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:00:34    341s] eee: l=2 avDens=0.212153 usedTrk=5155.313439 availTrk=24300.000000 sigTrk=5155.313439
[02/15 06:00:34    341s] eee: l=3 avDens=0.193528 usedTrk=4673.689248 availTrk=24150.000000 sigTrk=4673.689248
[02/15 06:00:34    341s] eee: l=4 avDens=0.137382 usedTrk=2287.406943 availTrk=16650.000000 sigTrk=2287.406943
[02/15 06:00:34    341s] eee: l=5 avDens=0.088162 usedTrk=1159.333983 availTrk=13150.000000 sigTrk=1159.333983
[02/15 06:00:34    341s] eee: l=6 avDens=0.054087 usedTrk=570.450556 availTrk=10546.875000 sigTrk=570.450556
[02/15 06:00:34    341s] eee: l=7 avDens=0.029859 usedTrk=231.782221 availTrk=7762.500000 sigTrk=231.782221
[02/15 06:00:34    341s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:00:34    341s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:00:34    341s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:00:34    341s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:00:34    341s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:00:34    341s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.228604 uaWl=1.000000 uaWlH=0.367800 aWlH=0.000000 lMod=0 pMax=0.866900 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 06:00:34    341s] eee: uR 0.000221 of RC Grid (17 3 4) is > max uR 0.000218 of layer.
[02/15 06:00:34    341s] eee: uR 0.000220 of RC Grid (17 6 4) is > max uR 0.000218 of layer.
[02/15 06:00:34    341s] eee: uR 0.000219 of RC Grid (17 9 4) is > max uR 0.000218 of layer.
[02/15 06:00:34    341s] eee: uR 0.000218 of RC Grid (17 14 4) is > max uR 0.000218 of layer.
[02/15 06:00:34    341s] eee: uR 0.000173 of RC Grid (0 1 6) is > max uR 0.000163 of layer.
[02/15 06:00:34    341s] eee: uR 0.000173 of RC Grid (0 3 6) is > max uR 0.000163 of layer.
[02/15 06:00:34    341s] eee: uR 0.000173 of RC Grid (0 13 6) is > max uR 0.000163 of layer.
[02/15 06:00:34    341s] eee: uR 0.000173 of RC Grid (0 15 6) is > max uR 0.000163 of layer.
[02/15 06:00:34    341s] eee: uR 0.000173 of RC Grid (0 17 6) is > max uR 0.000163 of layer.
[02/15 06:00:34    341s] eee: uR 0.000173 of RC Grid (17 1 6) is > max uR 0.000163 of layer.
[02/15 06:00:34    341s] eee: uR 0.000172 of RC Grid (17 17 6) is > max uR 0.000163 of layer.
[02/15 06:00:34    341s] eee: NetCapCache creation started. (Current Mem: 6249.000M) 
[02/15 06:00:34    341s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 6249.000M) 
[02/15 06:00:34    341s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:00:34    341s] eee: Metal Layers Info:
[02/15 06:00:34    341s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:00:34    341s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:00:34    341s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:00:34    341s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:00:34    341s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:00:34    341s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:00:34    341s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:00:34    341s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:00:34    341s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:00:34    341s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:00:34    341s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:00:34    341s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:00:34    341s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:00:34    341s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:00:34    341s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:00:34    341s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:00:34    341s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:00:34    341s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 6249.000M)
[02/15 06:00:35    341s] Calculate delays in Single mode...
[02/15 06:00:35    341s] Topological Sorting (REAL = 0:00:00.0, MEM = 6249.0M, InitMEM = 6249.0M)
[02/15 06:00:35    341s] Start delay calculation (fullDC) (8 T). (MEM=3447.42)
[02/15 06:00:35    341s] End AAE Lib Interpolated Model. (MEM=3458.878906 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:00:36    347s] Total number of fetched objects 8749
[02/15 06:00:36    347s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[02/15 06:00:36    347s] End delay calculation. (MEM=3554.37 CPU=0:00:05.2 REAL=0:00:01.0)
[02/15 06:00:36    347s] End delay calculation (fullDC). (MEM=3554.37 CPU=0:00:06.0 REAL=0:00:01.0)
[02/15 06:00:36    347s] *** CDM Built up (cpu=0:00:06.7  real=0:00:02.0  mem= 6228.5M) ***
[02/15 06:00:36    349s] no activity file in design. spp won't run.
[02/15 06:00:37    351s] *** Finished SKP initialization (cpu=0:00:10.6, real=0:00:03.0)***
[02/15 06:00:37    351s] OPERPROF: Finished InitSKP at level 1, CPU:10.548, REAL:2.773, MEM:6436.5M, EPOCH TIME: 1771156837.358940
[02/15 06:00:37    351s] NP #FI/FS/SF FL/PI: 2525/0/0 8229/1063
[02/15 06:00:37    351s] no activity file in design. spp won't run.
[02/15 06:00:37    351s] 
[02/15 06:00:37    351s] AB Est...
[02/15 06:00:37    351s] OPERPROF: Starting NP-Place at level 1, MEM:6436.5M, EPOCH TIME: 1771156837.397181
[02/15 06:00:37    351s] OPERPROF: Finished NP-Place at level 1, CPU:0.090, REAL:0.036, MEM:6436.5M, EPOCH TIME: 1771156837.432860
[02/15 06:00:37    351s] Iteration  4: Skipped, with CDP Off
[02/15 06:00:37    351s] 
[02/15 06:00:37    351s] AB Est...
[02/15 06:00:37    351s] OPERPROF: Starting NP-Place at level 1, MEM:6468.5M, EPOCH TIME: 1771156837.449255
[02/15 06:00:37    351s] OPERPROF: Finished NP-Place at level 1, CPU:0.085, REAL:0.029, MEM:6436.5M, EPOCH TIME: 1771156837.478473
[02/15 06:00:37    351s] Iteration  5: Skipped, with CDP Off
[02/15 06:00:37    351s] 
[02/15 06:00:37    351s] AB Est...
[02/15 06:00:37    351s] OPERPROF: Starting NP-Place at level 1, MEM:6468.5M, EPOCH TIME: 1771156837.495445
[02/15 06:00:37    351s] OPERPROF: Finished NP-Place at level 1, CPU:0.083, REAL:0.029, MEM:6436.5M, EPOCH TIME: 1771156837.524143
[02/15 06:00:37    351s] Iteration  6: Skipped, with CDP Off
[02/15 06:00:37    351s] 
[02/15 06:00:37    351s] AB Est...
[02/15 06:00:37    351s] OPERPROF: Starting NP-Place at level 1, MEM:6468.5M, EPOCH TIME: 1771156837.540592
[02/15 06:00:37    351s] OPERPROF: Finished NP-Place at level 1, CPU:0.080, REAL:0.028, MEM:6436.5M, EPOCH TIME: 1771156837.568745
[02/15 06:00:37    351s] Iteration  7: Skipped, with CDP Off
[02/15 06:00:37    351s] 
[02/15 06:00:37    351s] AB Est...
[02/15 06:00:37    351s] OPERPROF: Starting NP-Place at level 1, MEM:6468.5M, EPOCH TIME: 1771156837.585765
[02/15 06:00:37    352s] OPERPROF: Finished NP-Place at level 1, CPU:0.092, REAL:0.037, MEM:6436.5M, EPOCH TIME: 1771156837.622615
[02/15 06:00:37    352s] Iteration  8: Skipped, with CDP Off
[02/15 06:00:37    352s] Legalizing MH Cells... 0 / 0 (level 6) on systolic_top
[02/15 06:00:37    352s] MH legal: No MH instances from GP
[02/15 06:00:37    352s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/15 06:00:37    352s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6468.5M, DRC: 0)
[02/15 06:00:37    352s] OPERPROF: Starting NP-Place at level 1, MEM:6564.5M, EPOCH TIME: 1771156837.666266
[02/15 06:00:37    352s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 06:00:37    352s] SKP will use view:
[02/15 06:00:37    352s]   view_tt
[02/15 06:00:39    357s] Iteration  9: Total net bbox = 9.023e+04 (4.24e+04 4.78e+04)
[02/15 06:00:39    357s]               Est.  stn bbox = 1.100e+05 (5.10e+04 5.90e+04)
[02/15 06:00:39    357s]               cpu = 0:00:05.1 real = 0:00:02.0 mem = 6692.5M
[02/15 06:00:39    357s] OPERPROF: Finished NP-Place at level 1, CPU:5.186, REAL:1.442, MEM:6596.5M, EPOCH TIME: 1771156839.108720
[02/15 06:00:39    357s] Legalizing MH Cells... 0 / 0 (level 7) on systolic_top
[02/15 06:00:39    357s] MH legal: No MH instances from GP
[02/15 06:00:39    357s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/15 06:00:39    357s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6468.5M, DRC: 0)
[02/15 06:00:39    357s] no activity file in design. spp won't run.
[02/15 06:00:39    357s] NP #FI/FS/SF FL/PI: 2525/0/0 8229/1063
[02/15 06:00:39    357s] no activity file in design. spp won't run.
[02/15 06:00:39    357s] OPERPROF: Starting NP-Place at level 1, MEM:6564.5M, EPOCH TIME: 1771156839.212402
[02/15 06:00:39    357s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 06:00:39    357s] Starting Early Global Route supply map. mem = 6564.5M
[02/15 06:00:39    357s] (I)      Initializing eGR engine (regular)
[02/15 06:00:39    357s] Set min layer with design mode ( 2 )
[02/15 06:00:39    357s] Set max layer with design mode ( 7 )
[02/15 06:00:39    357s] (I)      clean place blk overflow:
[02/15 06:00:39    357s] (I)      H : enabled 1.00 0
[02/15 06:00:39    357s] (I)      V : enabled 1.00 0
[02/15 06:00:39    357s] (I)      Initializing eGR engine (regular)
[02/15 06:00:39    357s] Set min layer with design mode ( 2 )
[02/15 06:00:39    357s] Set max layer with design mode ( 7 )
[02/15 06:00:39    357s] (I)      clean place blk overflow:
[02/15 06:00:39    357s] (I)      H : enabled 1.00 0
[02/15 06:00:39    357s] (I)      V : enabled 1.00 0
[02/15 06:00:39    357s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.86 MB )
[02/15 06:00:39    357s] (I)      Running eGR Regular flow
[02/15 06:00:39    357s] (I)      # wire layers (front) : 11
[02/15 06:00:39    357s] (I)      # wire layers (back)  : 0
[02/15 06:00:39    357s] (I)      min wire layer : 1
[02/15 06:00:39    357s] (I)      max wire layer : 10
[02/15 06:00:39    357s] (I)      # cut layers (front) : 10
[02/15 06:00:39    357s] (I)      # cut layers (back)  : 0
[02/15 06:00:39    357s] (I)      min cut layer : 1
[02/15 06:00:39    357s] (I)      max cut layer : 9
[02/15 06:00:39    357s] (I)      ================================ Layers ================================
[02/15 06:00:39    357s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:39    357s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 06:00:39    357s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:39    357s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 06:00:39    357s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 06:00:39    357s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:00:39    357s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 06:00:39    357s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:00:39    357s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 06:00:39    357s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:00:39    357s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 06:00:39    357s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:00:39    357s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 06:00:39    357s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:00:39    357s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 06:00:39    357s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:00:39    357s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 06:00:39    357s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:00:39    357s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 06:00:39    357s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:00:39    357s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 06:00:39    357s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:00:39    357s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 06:00:39    357s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 06:00:39    357s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:39    357s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 06:00:39    357s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 06:00:39    357s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 06:00:39    357s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 06:00:39    357s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:39    357s] Finished Early Global Route supply map. mem = 6564.5M
[02/15 06:00:46    396s] Iteration 10: Total net bbox = 9.371e+04 (4.41e+04 4.96e+04)
[02/15 06:00:46    396s]               Est.  stn bbox = 1.136e+05 (5.27e+04 6.09e+04)
[02/15 06:00:46    396s]               cpu = 0:00:38.9 real = 0:00:07.0 mem = 6692.5M
[02/15 06:00:46    396s] OPERPROF: Finished NP-Place at level 1, CPU:38.962, REAL:7.554, MEM:6596.5M, EPOCH TIME: 1771156846.766089
[02/15 06:00:46    396s] Legalizing MH Cells... 0 / 0 (level 8) on systolic_top
[02/15 06:00:46    396s] MH legal: No MH instances from GP
[02/15 06:00:46    396s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/15 06:00:46    396s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6468.5M, DRC: 0)
[02/15 06:00:46    396s] no activity file in design. spp won't run.
[02/15 06:00:46    396s] NP #FI/FS/SF FL/PI: 2525/0/0 8229/1063
[02/15 06:00:46    396s] no activity file in design. spp won't run.
[02/15 06:00:46    396s] OPERPROF: Starting NP-Place at level 1, MEM:6564.5M, EPOCH TIME: 1771156846.850435
[02/15 06:00:46    396s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/15 06:00:46    396s] GP RA stats: MHOnly 0 nrInst 8229 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/15 06:00:47    401s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:6820.5M, EPOCH TIME: 1771156847.894564
[02/15 06:00:47    401s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.002, REAL:0.002, MEM:6820.5M, EPOCH TIME: 1771156847.896182
[02/15 06:00:47    401s] Iteration 11: Total net bbox = 9.250e+04 (4.34e+04 4.91e+04)
[02/15 06:00:47    401s]               Est.  stn bbox = 1.123e+05 (5.20e+04 6.03e+04)
[02/15 06:00:47    401s]               cpu = 0:00:05.0 real = 0:00:01.0 mem = 6724.5M
[02/15 06:00:47    401s] OPERPROF: Finished NP-Place at level 1, CPU:5.083, REAL:1.053, MEM:6596.5M, EPOCH TIME: 1771156847.902966
[02/15 06:00:47    401s] Legalizing MH Cells... 0 / 0 (level 9) on systolic_top
[02/15 06:00:47    401s] MH legal: No MH instances from GP
[02/15 06:00:47    401s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/15 06:00:47    401s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6468.5M, DRC: 0)
[02/15 06:00:47    401s] Move report: Timing Driven Placement moves 8229 insts, mean move: 1.53 um, max move: 10.49 um 
[02/15 06:00:47    401s] 	Max move on inst (FE_OFC262_n_1): (100.18, 99.10) --> (95.09, 93.71)
[02/15 06:00:47    401s] no activity file in design. spp won't run.
[02/15 06:00:47    401s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:6468.5M, EPOCH TIME: 1771156847.933434
[02/15 06:00:47    401s] Saved padding area to DB
[02/15 06:00:47    401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2525).
[02/15 06:00:47    401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:47    401s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.007, REAL:0.007, MEM:6468.5M, EPOCH TIME: 1771156847.940620
[02/15 06:00:47    401s] 
[02/15 06:00:47    401s] Finished Incremental Placement (cpu=0:01:02, real=0:00:13.0, mem=6468.5M)
[02/15 06:00:47    401s] CongRepair sets shifter mode to gplace
[02/15 06:00:47    401s] TDRefine: refinePlace mode is spiral
[02/15 06:00:47    401s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:6468.5M, EPOCH TIME: 1771156847.940896
[02/15 06:00:47    401s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:6468.5M, EPOCH TIME: 1771156847.940957
[02/15 06:00:47    401s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6468.5M, EPOCH TIME: 1771156847.941050
[02/15 06:00:47    401s] Processing tracks to init pin-track alignment.
[02/15 06:00:47    401s] z: 1, totalTracks: 0
[02/15 06:00:47    401s] z: 3, totalTracks: 1
[02/15 06:00:47    401s] z: 5, totalTracks: 1
[02/15 06:00:47    401s] z: 7, totalTracks: 1
[02/15 06:00:47    401s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:00:47    401s] #spOpts: rpCkHalo=4 
[02/15 06:00:47    401s] Initializing Route Infrastructure for color support ...
[02/15 06:00:47    401s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:6468.5M, EPOCH TIME: 1771156847.941432
[02/15 06:00:47    401s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:6468.5M, EPOCH TIME: 1771156847.942141
[02/15 06:00:47    401s] Route Infrastructure Initialized for color support successfully.
[02/15 06:00:47    401s] Cell systolic_top LLGs are deleted
[02/15 06:00:47    401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:47    401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:47    401s] # Building systolic_top llgBox search-tree.
[02/15 06:00:47    401s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:6468.5M, EPOCH TIME: 1771156847.952034
[02/15 06:00:47    401s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:47    401s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:47    401s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:6468.5M, EPOCH TIME: 1771156847.953144
[02/15 06:00:47    401s] Max number of tech site patterns supported in site array is 256.
[02/15 06:00:47    401s] Core basic site is asap7sc7p5t
[02/15 06:00:47    401s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 06:00:47    401s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 06:00:47    401s] Fast DP-INIT is on for default
[02/15 06:00:47    401s] Keep-away cache is enable on metals: 1-10
[02/15 06:00:47    401s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 06:00:47    401s] Atter site array init, number of instance map data is 0.
[02/15 06:00:47    401s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.029, REAL:0.024, MEM:6468.5M, EPOCH TIME: 1771156847.976809
[02/15 06:00:47    401s] 
[02/15 06:00:47    401s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:47    401s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:47    402s] 
[02/15 06:00:47    402s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:00:47    402s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.042, REAL:0.037, MEM:6468.5M, EPOCH TIME: 1771156847.988608
[02/15 06:00:47    402s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:6468.5M, EPOCH TIME: 1771156847.988830
[02/15 06:00:47    402s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:6468.5M, EPOCH TIME: 1771156847.989092
[02/15 06:00:47    402s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6468.5MB).
[02/15 06:00:47    402s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.057, REAL:0.052, MEM:6468.5M, EPOCH TIME: 1771156847.992597
[02/15 06:00:47    402s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.057, REAL:0.052, MEM:6468.5M, EPOCH TIME: 1771156847.992653
[02/15 06:00:47    402s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 06:00:47    402s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.5
[02/15 06:00:47    402s] OPERPROF:   Starting Refine-Place at level 2, MEM:6468.5M, EPOCH TIME: 1771156847.993934
[02/15 06:00:47    402s] *** Starting refinePlace (0:06:42 mem=6468.5M) ***
[02/15 06:00:48    402s] Total net bbox length = 9.462e+04 (4.487e+04 4.975e+04) (ext = 7.731e+03)
[02/15 06:00:48    402s] 
[02/15 06:00:48    402s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:48    402s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:48    402s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:6468.5M, EPOCH TIME: 1771156848.002604
[02/15 06:00:48    402s] # Found 5010 legal fixed insts to color.
[02/15 06:00:48    402s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.011, REAL:0.011, MEM:6468.5M, EPOCH TIME: 1771156848.013432
[02/15 06:00:48    402s] **WARN: (IMPSP-2041):	Found 20 fixed insts that could not be colored.
[02/15 06:00:48    402s] Type 'man IMPSP-2041' for more detail.
[02/15 06:00:48    402s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:00:48    402s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6468.5M, EPOCH TIME: 1771156848.033694
[02/15 06:00:48    402s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:6468.5M, EPOCH TIME: 1771156848.034560
[02/15 06:00:48    402s] Set min layer with design mode ( 2 )
[02/15 06:00:48    402s] Set max layer with design mode ( 7 )
[02/15 06:00:48    402s] Set min layer with design mode ( 2 )
[02/15 06:00:48    402s] Set max layer with design mode ( 7 )
[02/15 06:00:48    402s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6468.5M, EPOCH TIME: 1771156848.049354
[02/15 06:00:48    402s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:6468.5M, EPOCH TIME: 1771156848.050349
[02/15 06:00:48    402s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:6468.5M, EPOCH TIME: 1771156848.050442
[02/15 06:00:48    402s] Starting refinePlace ...
[02/15 06:00:48    402s] Set min layer with design mode ( 2 )
[02/15 06:00:48    402s] Set max layer with design mode ( 7 )
[02/15 06:00:48    402s] Set min layer with design mode ( 2 )
[02/15 06:00:48    402s] Set max layer with design mode ( 7 )
[02/15 06:00:48    402s] DDP initSite1 nrRow 167 nrJob 167
[02/15 06:00:48    402s] DDP markSite nrRow 167 nrJob 167
[02/15 06:00:48    402s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[02/15 06:00:48    402s] ** Cut row section cpu time 0:00:00.0.
[02/15 06:00:48    402s]  ** Cut row section real time 0:00:00.0.
[02/15 06:00:48    402s]    Spread Effort: high, pre-route mode, useDDP on.
[02/15 06:00:48    402s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=6436.5MB) @(0:06:42 - 0:06:42).
[02/15 06:00:48    402s] Move report: preRPlace moves 8229 insts, mean move: 0.11 um, max move: 3.83 um 
[02/15 06:00:48    402s] 	Max move on inst (mat_b_reg[1][1][3]): (41.45, 78.66) --> (40.78, 81.82)
[02/15 06:00:48    402s] 	Length: 26 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFASRHQNx1_ASAP7_75t_SL
[02/15 06:00:48    402s] 	Violation at original loc: Placement Blockage Violation
[02/15 06:00:48    402s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:6436.5M, EPOCH TIME: 1771156848.191760
[02/15 06:00:48    402s] Tweakage: fix icg 1, fix clk 0.
[02/15 06:00:48    402s] Tweakage: density cost 0, scale 0.4.
[02/15 06:00:48    402s] Tweakage: activity cost 0, scale 1.0.
[02/15 06:00:48    402s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:6564.5M, EPOCH TIME: 1771156848.217280
[02/15 06:00:48    402s] Cut to 2 partitions.
[02/15 06:00:48    402s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:6564.5M, EPOCH TIME: 1771156848.227757
[02/15 06:00:48    402s] Tweakage perm 320 insts, flip 2757 insts.
[02/15 06:00:48    402s] Tweakage perm 86 insts, flip 271 insts.
[02/15 06:00:48    402s] Tweakage perm 24 insts, flip 28 insts.
[02/15 06:00:48    402s] Tweakage perm 4 insts, flip 7 insts.
[02/15 06:00:48    402s] Tweakage perm 90 insts, flip 510 insts.
[02/15 06:00:48    402s] Tweakage perm 7 insts, flip 30 insts.
[02/15 06:00:48    402s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.485, REAL:0.346, MEM:6564.5M, EPOCH TIME: 1771156848.573643
[02/15 06:00:48    402s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.497, REAL:0.357, MEM:6564.5M, EPOCH TIME: 1771156848.574715
[02/15 06:00:48    402s] Cleanup congestion map
[02/15 06:00:48    402s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.526, REAL:0.386, MEM:6468.5M, EPOCH TIME: 1771156848.577362
[02/15 06:00:48    402s] Move report: Congestion aware Tweak moves 689 insts, mean move: 1.72 um, max move: 5.40 um 
[02/15 06:00:48    402s] 	Max move on inst (g7165__9315): (27.17, 68.86) --> (21.77, 68.86)
[02/15 06:00:48    402s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:00.0, mem=6468.5mb) @(0:06:42 - 0:06:43).
[02/15 06:00:48    402s] Cleanup congestion map
[02/15 06:00:48    402s] Set min layer with design mode ( 2 )
[02/15 06:00:48    402s] Set max layer with design mode ( 7 )
[02/15 06:00:48    402s] Starting RTC Spread...
[02/15 06:00:48    402s] move report: RTC Spread moves 4 insts, mean move: 0.22 um, max move: 0.22 um
[02/15 06:00:48    402s] [CPU] RTC Spread cpu time =0:00:00.1, real time = 0:00:00.0. [MEM] = 0.0M.
[02/15 06:00:48    402s] [CPU] RTC Spread legalization cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[02/15 06:00:48    402s] Move report: Total RTC Spread moves 4 insts, mean move: 0.22 um, max move: 0.22 um 
[02/15 06:00:48    402s] 	Max move on inst (g7757): (177.94, 89.38) --> (177.72, 89.38)
[02/15 06:00:48    402s] [CPU] RefinePlace/RTC (cpu=0:00:00.1, real=0:00:00.0, mem=6468.5MB) @(0:06:43 - 0:06:43).
[02/15 06:00:48    402s] 
[02/15 06:00:48    402s]  === Spiral for Logical I: (movable: 8229) ===
[02/15 06:00:48    402s] 
[02/15 06:00:48    402s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 06:00:48    403s] 
[02/15 06:00:48    403s]  Info: 0 filler has been deleted!
[02/15 06:00:48    403s] Move report: legalization moves 2 insts, mean move: 0.86 um, max move: 1.08 um spiral
[02/15 06:00:48    403s] 	Max move on inst (g8470): (156.34, 48.34) --> (156.34, 47.26)
[02/15 06:00:48    403s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[02/15 06:00:48    403s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:00:48    403s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=6436.5MB) @(0:06:43 - 0:06:44).
[02/15 06:00:48    403s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:00:48    403s] Move report: Detail placement moves 8229 insts, mean move: 0.25 um, max move: 5.32 um 
[02/15 06:00:48    403s] 	Max move on inst (g7165__9315): (27.09, 68.86) --> (21.77, 68.86)
[02/15 06:00:48    403s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:00.0 MEM: 6436.5MB
[02/15 06:00:48    403s] Statistics of distance of Instance movement in refine placement:
[02/15 06:00:48    403s]   maximum (X+Y) =         5.32 um
[02/15 06:00:48    403s]   inst (g7165__9315) with max move: (27.0858, 68.864) -> (21.772, 68.86)
[02/15 06:00:48    403s]   mean    (X+Y) =         0.25 um
[02/15 06:00:48    403s] Summary Report:
[02/15 06:00:48    403s] Instances move: 8229 (out of 8229 movable)
[02/15 06:00:48    403s] Instances flipped: 0
[02/15 06:00:48    403s] Mean displacement: 0.25 um
[02/15 06:00:48    403s] Max displacement: 5.32 um (Instance: g7165__9315) (27.0858, 68.864) -> (21.772, 68.86)
[02/15 06:00:48    403s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI22xp5_ASAP7_75t_SL
[02/15 06:00:48    403s] 	Violation at original loc: Overlapping with other instance
[02/15 06:00:48    403s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 06:00:48    403s] Total instances moved : 8229
[02/15 06:00:48    403s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:1.651, REAL:0.929, MEM:6436.5M, EPOCH TIME: 1771156848.979607
[02/15 06:00:48    403s] Total net bbox length = 9.208e+04 (4.225e+04 4.984e+04) (ext = 7.749e+03)
[02/15 06:00:48    403s] Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 6436.5MB
[02/15 06:00:48    403s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:01.0, mem=6436.5MB) @(0:06:42 - 0:06:44).
[02/15 06:00:48    403s] *** Finished refinePlace (0:06:44 mem=6436.5M) ***
[02/15 06:00:48    403s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.5
[02/15 06:00:48    403s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.715, REAL:0.994, MEM:6436.5M, EPOCH TIME: 1771156848.987583
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 5.32 um
RPlace-Summary:     Max move: inst g7165__9315 cell AOI22xp5_ASAP7_75t_SL loc (27.09, 68.86) -> (21.77, 68.86)
RPlace-Summary:     Average move dist: 0.25
RPlace-Summary:     Number of inst moved: 8229
RPlace-Summary:     Number of movable inst: 8229
[02/15 06:00:48    403s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 06:00:48    403s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:6436.5M, EPOCH TIME: 1771156848.989098
[02/15 06:00:48    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10754).
[02/15 06:00:48    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:49    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:49    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:49    403s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.051, REAL:0.020, MEM:6468.5M, EPOCH TIME: 1771156849.009308
[02/15 06:00:49    403s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.826, REAL:1.069, MEM:6468.5M, EPOCH TIME: 1771156849.009467
[02/15 06:00:49    403s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:6468.5M, EPOCH TIME: 1771156849.010216
[02/15 06:00:49    403s] Starting Early Global Route congestion estimation: mem = 6468.5M
[02/15 06:00:49    403s] (I)      Initializing eGR engine (regular)
[02/15 06:00:49    403s] Set min layer with design mode ( 2 )
[02/15 06:00:49    403s] Set max layer with design mode ( 7 )
[02/15 06:00:49    403s] (I)      clean place blk overflow:
[02/15 06:00:49    403s] (I)      H : enabled 1.00 0
[02/15 06:00:49    403s] (I)      V : enabled 1.00 0
[02/15 06:00:49    403s] (I)      Initializing eGR engine (regular)
[02/15 06:00:49    403s] Set min layer with design mode ( 2 )
[02/15 06:00:49    403s] Set max layer with design mode ( 7 )
[02/15 06:00:49    403s] (I)      clean place blk overflow:
[02/15 06:00:49    403s] (I)      H : enabled 1.00 0
[02/15 06:00:49    403s] (I)      V : enabled 1.00 0
[02/15 06:00:49    403s] (I)      Started Early Global Route kernel ( Curr Mem: 5.74 MB )
[02/15 06:00:49    403s] (I)      Running eGR Regular flow
[02/15 06:00:49    403s] (I)      # wire layers (front) : 11
[02/15 06:00:49    403s] (I)      # wire layers (back)  : 0
[02/15 06:00:49    403s] (I)      min wire layer : 1
[02/15 06:00:49    403s] (I)      max wire layer : 10
[02/15 06:00:49    403s] (I)      # cut layers (front) : 10
[02/15 06:00:49    403s] (I)      # cut layers (back)  : 0
[02/15 06:00:49    403s] (I)      min cut layer : 1
[02/15 06:00:49    403s] (I)      max cut layer : 9
[02/15 06:00:49    403s] (I)      ================================ Layers ================================
[02/15 06:00:49    403s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:49    403s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 06:00:49    403s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:49    403s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 06:00:49    403s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 06:00:49    403s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:00:49    403s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 06:00:49    403s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:00:49    403s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 06:00:49    403s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:00:49    403s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 06:00:49    403s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:00:49    403s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 06:00:49    403s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:00:49    403s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 06:00:49    403s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:00:49    403s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 06:00:49    403s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:00:49    403s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 06:00:49    403s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:00:49    403s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 06:00:49    403s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:00:49    403s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 06:00:49    403s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 06:00:49    403s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:49    403s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 06:00:49    403s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 06:00:49    403s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 06:00:49    403s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 06:00:49    403s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:00:49    403s] (I)      Started Import and model ( Curr Mem: 5.74 MB )
[02/15 06:00:49    403s] (I)      == Non-default Options ==
[02/15 06:00:49    403s] (I)      Maximum routing layer                              : 7
[02/15 06:00:49    403s] (I)      Top routing layer                                  : 7
[02/15 06:00:49    403s] (I)      Number of threads                                  : 8
[02/15 06:00:49    403s] (I)      Route tie net to shape                             : auto
[02/15 06:00:49    403s] (I)      Use non-blocking free Dbs wires                    : false
[02/15 06:00:49    403s] (I)      Method to set GCell size                           : row
[02/15 06:00:49    403s] (I)      Tie hi/lo max fanout                               : 5
[02/15 06:00:49    403s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 06:00:49    403s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 06:00:49    403s] Removed 1 out of boundary tracks from layer 2
[02/15 06:00:49    403s] Removed 1 out of boundary tracks from layer 2
[02/15 06:00:49    403s] (I)      ============== Pin Summary ==============
[02/15 06:00:49    403s] (I)      +-------+--------+---------+------------+
[02/15 06:00:49    403s] (I)      | Layer | # pins | % total |      Group |
[02/15 06:00:49    403s] (I)      +-------+--------+---------+------------+
[02/15 06:00:49    403s] (I)      |     1 |  28757 |   92.21 |        Pin |
[02/15 06:00:49    403s] (I)      |     2 |   2431 |    7.79 | Pin access |
[02/15 06:00:49    403s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 06:00:49    403s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 06:00:49    403s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 06:00:49    403s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 06:00:49    403s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 06:00:49    403s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 06:00:49    403s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 06:00:49    403s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 06:00:49    403s] (I)      +-------+--------+---------+------------+
[02/15 06:00:49    403s] (I)      Custom ignore net properties:
[02/15 06:00:49    403s] (I)      1 : NotLegal
[02/15 06:00:49    403s] (I)      Default ignore net properties:
[02/15 06:00:49    403s] (I)      1 : Special
[02/15 06:00:49    403s] (I)      2 : Analog
[02/15 06:00:49    403s] (I)      3 : Fixed
[02/15 06:00:49    403s] (I)      4 : Skipped
[02/15 06:00:49    403s] (I)      5 : MixedSignal
[02/15 06:00:49    403s] (I)      Prerouted net properties:
[02/15 06:00:49    403s] (I)      1 : NotLegal
[02/15 06:00:49    403s] (I)      2 : Special
[02/15 06:00:49    403s] (I)      3 : Analog
[02/15 06:00:49    403s] (I)      4 : Fixed
[02/15 06:00:49    403s] (I)      5 : Skipped
[02/15 06:00:49    403s] (I)      6 : MixedSignal
[02/15 06:00:49    403s] [NR-eGR] Early global route reroute all routable nets
[02/15 06:00:49    403s] (I)      Use row-based GCell size
[02/15 06:00:49    403s] (I)      Use row-based GCell align
[02/15 06:00:49    403s] (I)      layer 0 area = 170496
[02/15 06:00:49    403s] (I)      layer 1 area = 170496
[02/15 06:00:49    403s] (I)      layer 2 area = 170496
[02/15 06:00:49    403s] (I)      layer 3 area = 512000
[02/15 06:00:49    403s] (I)      layer 4 area = 512000
[02/15 06:00:49    403s] (I)      layer 5 area = 560000
[02/15 06:00:49    403s] (I)      layer 6 area = 560000
[02/15 06:00:49    403s] (I)      GCell unit size   : 4320
[02/15 06:00:49    403s] (I)      GCell multiplier  : 1
[02/15 06:00:49    403s] (I)      GCell row height  : 4320
[02/15 06:00:49    403s] (I)      Actual row height : 4320
[02/15 06:00:49    403s] (I)      GCell align ref   : 24880 24880
[02/15 06:00:49    403s] missing default track structure on layer 1
[02/15 06:00:49    403s] [NR-eGR] Track table information for default rule: 
[02/15 06:00:49    403s] [NR-eGR] M1 has no routable track
[02/15 06:00:49    403s] [NR-eGR] M2 has non-uniform track structure
[02/15 06:00:49    403s] [NR-eGR] M3 has single uniform track structure
[02/15 06:00:49    403s] [NR-eGR] M4 has single uniform track structure
[02/15 06:00:49    403s] [NR-eGR] M5 has single uniform track structure
[02/15 06:00:49    403s] [NR-eGR] M6 has single uniform track structure
[02/15 06:00:49    403s] [NR-eGR] M7 has single uniform track structure
[02/15 06:00:49    403s] [NR-eGR] M8 has single uniform track structure
[02/15 06:00:49    403s] [NR-eGR] M9 has single uniform track structure
[02/15 06:00:49    403s] [NR-eGR] Pad has single uniform track structure
[02/15 06:00:49    403s] (I)      ============== Default via ===============
[02/15 06:00:49    403s] (I)      +---+------------------+-----------------+
[02/15 06:00:49    403s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 06:00:49    403s] (I)      +---+------------------+-----------------+
[02/15 06:00:49    403s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 06:00:49    403s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 06:00:49    403s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 06:00:49    403s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 06:00:49    403s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 06:00:49    403s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 06:00:49    403s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 06:00:49    403s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 06:00:49    403s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 06:00:49    403s] (I)      +---+------------------+-----------------+
[02/15 06:00:49    403s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 06:00:49    403s] (I)      Read 5650 PG shapes from cache
[02/15 06:00:49    403s] [NR-eGR] Read 0 clock shapes
[02/15 06:00:49    403s] [NR-eGR] Read 0 other shapes
[02/15 06:00:49    403s] [NR-eGR] #Routing Blockages  : 0
[02/15 06:00:49    403s] [NR-eGR] #Bump Blockages     : 0
[02/15 06:00:49    403s] [NR-eGR] #Instance Blockages : 10328
[02/15 06:00:49    403s] [NR-eGR] #PG Blockages       : 5650
[02/15 06:00:49    403s] [NR-eGR] #Halo Blockages     : 0
[02/15 06:00:49    403s] [NR-eGR] #Boundary Blockages : 0
[02/15 06:00:49    403s] [NR-eGR] #Clock Blockages    : 0
[02/15 06:00:49    403s] [NR-eGR] #Other Blockages    : 0
[02/15 06:00:49    403s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 06:00:49    403s] [NR-eGR] #prerouted nets         : 21
[02/15 06:00:49    403s] [NR-eGR] #prerouted special nets : 0
[02/15 06:00:49    403s] [NR-eGR] #prerouted wires        : 5041
[02/15 06:00:49    403s] [NR-eGR] Read 8365 nets ( ignored 21 )
[02/15 06:00:49    403s] (I)        Front-side 8365 ( ignored 21 )
[02/15 06:00:49    403s] (I)        Back-side  0 ( ignored 0 )
[02/15 06:00:49    403s] (I)        Both-side  0 ( ignored 0 )
[02/15 06:00:49    403s] (I)      handle routing halo
[02/15 06:00:49    403s] (I)      Reading macro buffers
[02/15 06:00:49    403s] (I)      Number of macro buffers: 0
[02/15 06:00:49    403s] (I)      early_global_route_priority property id does not exist.
[02/15 06:00:49    403s] (I)      Read Num Blocks=16411  Num Prerouted Wires=5041  Num CS=0
[02/15 06:00:49    403s] (I)      Layer 1 (H) : #blockages 13016 : #preroutes 2448
[02/15 06:00:49    403s] (I)      Layer 2 (V) : #blockages 2688 : #preroutes 1522
[02/15 06:00:49    403s] (I)      Layer 3 (H) : #blockages 353 : #preroutes 903
[02/15 06:00:49    403s] (I)      Layer 4 (V) : #blockages 184 : #preroutes 157
[02/15 06:00:49    403s] (I)      Layer 5 (H) : #blockages 102 : #preroutes 11
[02/15 06:00:49    403s] (I)      Layer 6 (V) : #blockages 68 : #preroutes 0
[02/15 06:00:49    403s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 06:00:49    403s] (I)      Track adjustment: Reducing 23538 tracks (15.00%) for Layer5
[02/15 06:00:49    403s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 06:00:49    403s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 06:00:49    403s] (I)      Number of ignored nets                =     21
[02/15 06:00:49    403s] (I)      Number of connected nets              =      0
[02/15 06:00:49    403s] (I)      Number of fixed nets                  =     21.  Ignored: Yes
[02/15 06:00:49    403s] (I)      Number of clock nets                  =     21.  Ignored: No
[02/15 06:00:49    403s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 06:00:49    403s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 06:00:49    403s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 06:00:49    403s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 06:00:49    403s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 06:00:49    403s] (I)      Ndr track 0 does not exist
[02/15 06:00:49    403s] (I)      ---------------------Grid Graph Info--------------------
[02/15 06:00:49    403s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 06:00:49    403s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 06:00:49    403s] (I)      Site width          :   864  (dbu)
[02/15 06:00:49    403s] (I)      Row height          :  4320  (dbu)
[02/15 06:00:49    403s] (I)      GCell row height    :  4320  (dbu)
[02/15 06:00:49    403s] (I)      GCell width         :  4320  (dbu)
[02/15 06:00:49    403s] (I)      GCell height        :  4320  (dbu)
[02/15 06:00:49    403s] (I)      Grid                :   178   178     7
[02/15 06:00:49    403s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 06:00:49    403s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 06:00:49    403s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 06:00:49    403s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 06:00:49    403s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 06:00:49    403s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 06:00:49    403s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 06:00:49    403s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 06:00:49    403s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 06:00:49    403s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 06:00:49    403s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 06:00:49    403s] (I)      --------------------------------------------------------
[02/15 06:00:49    403s] 
[02/15 06:00:49    403s] [NR-eGR] ============ Routing rule table ============
[02/15 06:00:49    403s] [NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 8344
[02/15 06:00:49    403s] [NR-eGR] ========================================
[02/15 06:00:49    403s] [NR-eGR] 
[02/15 06:00:49    403s] (I)      ==== NDR : (Default) ====
[02/15 06:00:49    403s] (I)      +--------------+--------+
[02/15 06:00:49    403s] (I)      |           ID |      1 |
[02/15 06:00:49    403s] (I)      |      Default |    yes |
[02/15 06:00:49    403s] (I)      |  Clk Special |     no |
[02/15 06:00:49    403s] (I)      | Hard spacing |     no |
[02/15 06:00:49    403s] (I)      |    NDR track | (none) |
[02/15 06:00:49    403s] (I)      |      NDR via | (none) |
[02/15 06:00:49    403s] (I)      |  Extra space |      0 |
[02/15 06:00:49    403s] (I)      |      Shields |      0 |
[02/15 06:00:49    403s] (I)      |   Demand (H) |      1 |
[02/15 06:00:49    403s] (I)      |   Demand (V) |      1 |
[02/15 06:00:49    403s] (I)      |        #Nets |   8344 |
[02/15 06:00:49    403s] (I)      +--------------+--------+
[02/15 06:00:49    403s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:00:49    403s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 06:00:49    403s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:00:49    403s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:00:49    403s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:00:49    403s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/15 06:00:49    403s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[02/15 06:00:49    403s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:00:49    403s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:00:49    403s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:00:49    403s] (I)      =============== Blocked Tracks ===============
[02/15 06:00:49    403s] (I)      +-------+---------+----------+---------------+
[02/15 06:00:49    403s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 06:00:49    403s] (I)      +-------+---------+----------+---------------+
[02/15 06:00:49    403s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 06:00:49    403s] (I)      |     2 |  221610 |    64259 |        29.00% |
[02/15 06:00:49    403s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 06:00:49    403s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 06:00:49    403s] (I)      |     5 |  158776 |     2706 |         1.70% |
[02/15 06:00:49    403s] (I)      |     6 |  134034 |     9627 |         7.18% |
[02/15 06:00:49    403s] (I)      |     7 |  134034 |     8137 |         6.07% |
[02/15 06:00:49    403s] (I)      +-------+---------+----------+---------------+
[02/15 06:00:49    403s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 5.75 MB )
[02/15 06:00:49    403s] (I)      Reset routing kernel
[02/15 06:00:49    403s] (I)      Started Global Routing ( Curr Mem: 5.75 MB )
[02/15 06:00:49    403s] (I)      totalPins=29871  totalGlobalPin=29691 (99.40%)
[02/15 06:00:49    403s] (I)      ================= Net Group Info =================
[02/15 06:00:49    403s] (I)      +----+----------------+--------------+-----------+
[02/15 06:00:49    403s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 06:00:49    403s] (I)      +----+----------------+--------------+-----------+
[02/15 06:00:49    403s] (I)      |  1 |           8344 |        M2(2) |     M7(7) |
[02/15 06:00:49    403s] (I)      +----+----------------+--------------+-----------+
[02/15 06:00:49    403s] (I)      total 2D Cap : 836281 = (402515 H, 433766 V)
[02/15 06:00:49    403s] (I)      total 2D Demand : 14578 = (7199 H, 7379 V)
[02/15 06:00:49    403s] (I)      init route region map
[02/15 06:00:49    403s] (I)      #blocked GCells = 0
[02/15 06:00:49    403s] (I)      #regions = 1
[02/15 06:00:49    403s] (I)      init safety region map
[02/15 06:00:49    404s] (I)      #blocked GCells = 0
[02/15 06:00:49    404s] (I)      #regions = 1
[02/15 06:00:49    404s] (I)      Adjusted 0 GCells for pin access
[02/15 06:00:49    404s] [NR-eGR] Layer group 1: route 8344 net(s) in layer range [2, 7]
[02/15 06:00:49    404s] (I)      
[02/15 06:00:49    404s] (I)      ============  Phase 1a Route ============
[02/15 06:00:49    404s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/15 06:00:49    404s] (I)      Usage: 94863 = (43878 H, 50985 V) = (10.90% H, 11.75% V) = (4.739e+04um H, 5.506e+04um V)
[02/15 06:00:49    404s] (I)      
[02/15 06:00:49    404s] (I)      ============  Phase 1b Route ============
[02/15 06:00:49    404s] (I)      Usage: 94875 = (43878 H, 50997 V) = (10.90% H, 11.76% V) = (4.739e+04um H, 5.508e+04um V)
[02/15 06:00:49    404s] (I)      Overflow of layer group 1: 0.15% H + 0.00% V. EstWL: 1.024650e+05um
[02/15 06:00:49    404s] (I)      Congestion metric : 0.21%H 0.00%V, 0.21%HV
[02/15 06:00:49    404s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 06:00:49    404s] (I)      
[02/15 06:00:49    404s] (I)      ============  Phase 1c Route ============
[02/15 06:00:49    404s] (I)      Level2 Grid: 36 x 36
[02/15 06:00:49    404s] (I)      Usage: 94875 = (43878 H, 50997 V) = (10.90% H, 11.76% V) = (4.739e+04um H, 5.508e+04um V)
[02/15 06:00:49    404s] (I)      
[02/15 06:00:49    404s] (I)      ============  Phase 1d Route ============
[02/15 06:00:49    404s] (I)      Usage: 94908 = (43885 H, 51023 V) = (10.90% H, 11.76% V) = (4.740e+04um H, 5.510e+04um V)
[02/15 06:00:49    404s] (I)      
[02/15 06:00:49    404s] (I)      ============  Phase 1e Route ============
[02/15 06:00:49    404s] (I)      Usage: 94908 = (43885 H, 51023 V) = (10.90% H, 11.76% V) = (4.740e+04um H, 5.510e+04um V)
[02/15 06:00:49    404s] [NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.00% V. EstWL: 1.025006e+05um
[02/15 06:00:49    404s] (I)      
[02/15 06:00:49    404s] (I)      ============  Phase 1l Route ============
[02/15 06:00:49    404s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/15 06:00:49    404s] (I)      Layer  2:     163079     36338       574        6030      230265    ( 2.55%) 
[02/15 06:00:49    404s] (I)      Layer  3:     192403     44681       189       18165      218130    ( 7.69%) 
[02/15 06:00:49    404s] (I)      Layer  4:     135317     23825        76         158      177064    ( 0.09%) 
[02/15 06:00:49    404s] (I)      Layer  5:     132145     14082         0        1385      156145    ( 0.88%) 
[02/15 06:00:49    404s] (I)      Layer  6:     106027      7727         0        7577      125339    ( 5.70%) 
[02/15 06:00:49    404s] (I)      Layer  7:     106998      3624         0        7341      125575    ( 5.52%) 
[02/15 06:00:49    404s] (I)      Total:        835969    130277       839       40653     1032517    ( 3.79%) 
[02/15 06:00:49    404s] (I)      
[02/15 06:00:49    404s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 06:00:49    404s] [NR-eGR]                        OverCon           OverCon            
[02/15 06:00:49    404s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/15 06:00:49    404s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/15 06:00:49    404s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:00:49    404s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:49    404s] [NR-eGR]      M2 ( 2)       571( 1.86%)         0( 0.00%)   ( 1.86%) 
[02/15 06:00:49    404s] [NR-eGR]      M3 ( 3)       151( 0.52%)         3( 0.01%)   ( 0.53%) 
[02/15 06:00:49    404s] [NR-eGR]      M4 ( 4)        65( 0.21%)         1( 0.00%)   ( 0.21%) 
[02/15 06:00:49    404s] [NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:49    404s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:49    404s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:00:49    404s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:00:49    404s] [NR-eGR]        Total       787( 0.43%)         4( 0.00%)   ( 0.43%) 
[02/15 06:00:49    404s] [NR-eGR] 
[02/15 06:00:49    404s] (I)      Finished Global Routing ( CPU: 0.72 sec, Real: 0.23 sec, Curr Mem: 5.75 MB )
[02/15 06:00:49    404s] (I)      Updating congestion map
[02/15 06:00:49    404s] (I)      total 2D Cap : 842007 = (408138 H, 433869 V)
[02/15 06:00:49    404s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/15 06:00:49    404s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.88 sec, Real: 0.39 sec, Curr Mem: 5.75 MB )
[02/15 06:00:49    404s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 6468.5M
[02/15 06:00:49    404s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.889, REAL:0.396, MEM:6468.5M, EPOCH TIME: 1771156849.406502
[02/15 06:00:49    404s] OPERPROF: Starting HotSpotCal at level 1, MEM:6468.5M, EPOCH TIME: 1771156849.406560
[02/15 06:00:49    404s] [hotspot] +------------+---------------+---------------+
[02/15 06:00:49    404s] [hotspot] |            |   max hotspot | total hotspot |
[02/15 06:00:49    404s] [hotspot] +------------+---------------+---------------+
[02/15 06:00:49    404s] [hotspot] | normalized |          0.00 |          0.00 |
[02/15 06:00:49    404s] [hotspot] +------------+---------------+---------------+
[02/15 06:00:49    404s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 06:00:49    404s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 06:00:49    404s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.006, MEM:6468.5M, EPOCH TIME: 1771156849.412501
[02/15 06:00:49    404s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:6468.5M, EPOCH TIME: 1771156849.412643
[02/15 06:00:49    404s] Starting Early Global Route wiring: mem = 6468.5M
[02/15 06:00:49    404s] (I)      Running track assignment and export wires
[02/15 06:00:49    404s] (I)      Delete wires for 8344 nets 
[02/15 06:00:49    404s] (I)      ============= Track Assignment ============
[02/15 06:00:49    404s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.75 MB )
[02/15 06:00:49    404s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/15 06:00:49    404s] (I)      Run Multi-thread track assignment
[02/15 06:00:49    404s] (I)      Finished Track Assignment (8T) ( CPU: 0.26 sec, Real: 0.04 sec, Curr Mem: 5.76 MB )
[02/15 06:00:49    404s] (I)      Started Export ( Curr Mem: 5.76 MB )
[02/15 06:00:49    405s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/15 06:00:49    405s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/15 06:00:49    405s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:00:49    405s] [NR-eGR]              Length (um)   Vias 
[02/15 06:00:49    405s] [NR-eGR] --------------------------------
[02/15 06:00:49    405s] [NR-eGR]  M1   (1V)             0  28757 
[02/15 06:00:49    405s] [NR-eGR]  M2   (2H)         25176  42496 
[02/15 06:00:49    405s] [NR-eGR]  M3   (3V)         42192   9051 
[02/15 06:00:49    405s] [NR-eGR]  M4   (4H)         19867   4162 
[02/15 06:00:49    405s] [NR-eGR]  M5   (5V)         12941   1556 
[02/15 06:00:49    405s] [NR-eGR]  M6   (6H)          7996    442 
[02/15 06:00:49    405s] [NR-eGR]  M7   (7V)          3928      0 
[02/15 06:00:49    405s] [NR-eGR]  M8   (8H)             0      0 
[02/15 06:00:49    405s] [NR-eGR]  M9   (9V)             0      0 
[02/15 06:00:49    405s] [NR-eGR]  Pad  (10H)            0      0 
[02/15 06:00:49    405s] [NR-eGR] --------------------------------
[02/15 06:00:49    405s] [NR-eGR]       Total       112100  86464 
[02/15 06:00:49    405s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:00:49    405s] [NR-eGR] Total half perimeter of net bounding box: 92084um
[02/15 06:00:49    405s] [NR-eGR] Total length: 112100um, number of vias: 86464
[02/15 06:00:49    405s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:00:49    405s] (I)      == Layer wire length by net rule ==
[02/15 06:00:49    405s] (I)                    Default 
[02/15 06:00:49    405s] (I)      ----------------------
[02/15 06:00:49    405s] (I)       M1   (1V)        0um 
[02/15 06:00:49    405s] (I)       M2   (2H)    25176um 
[02/15 06:00:49    405s] (I)       M3   (3V)    42192um 
[02/15 06:00:49    405s] (I)       M4   (4H)    19867um 
[02/15 06:00:49    405s] (I)       M5   (5V)    12941um 
[02/15 06:00:49    405s] (I)       M6   (6H)     7996um 
[02/15 06:00:49    405s] (I)       M7   (7V)     3928um 
[02/15 06:00:49    405s] (I)       M8   (8H)        0um 
[02/15 06:00:49    405s] (I)       M9   (9V)        0um 
[02/15 06:00:49    405s] (I)       Pad  (10H)       0um 
[02/15 06:00:49    405s] (I)      ----------------------
[02/15 06:00:49    405s] (I)            Total  112100um 
[02/15 06:00:49    405s] (I)      == Layer via count by net rule ==
[02/15 06:00:49    405s] (I)                   Default 
[02/15 06:00:49    405s] (I)      ---------------------
[02/15 06:00:49    405s] (I)       M1   (1V)     28757 
[02/15 06:00:49    405s] (I)       M2   (2H)     42496 
[02/15 06:00:49    405s] (I)       M3   (3V)      9051 
[02/15 06:00:49    405s] (I)       M4   (4H)      4162 
[02/15 06:00:49    405s] (I)       M5   (5V)      1556 
[02/15 06:00:49    405s] (I)       M6   (6H)       442 
[02/15 06:00:49    405s] (I)       M7   (7V)         0 
[02/15 06:00:49    405s] (I)       M8   (8H)         0 
[02/15 06:00:49    405s] (I)       M9   (9V)         0 
[02/15 06:00:49    405s] (I)       Pad  (10H)        0 
[02/15 06:00:49    405s] (I)      ---------------------
[02/15 06:00:49    405s] (I)            Total    86464 
[02/15 06:00:49    405s] (I)      Finished Export ( CPU: 0.34 sec, Real: 0.22 sec, Curr Mem: 5.65 MB )
[02/15 06:00:49    405s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:00:49    405s] (I)      Global routing data unavailable, rerun eGR
[02/15 06:00:49    405s] (I)      Initializing eGR engine (regular)
[02/15 06:00:49    405s] Set min layer with design mode ( 2 )
[02/15 06:00:49    405s] Set max layer with design mode ( 7 )
[02/15 06:00:49    405s] (I)      clean place blk overflow:
[02/15 06:00:49    405s] (I)      H : enabled 1.00 0
[02/15 06:00:49    405s] (I)      V : enabled 1.00 0
[02/15 06:00:49    405s] Early Global Route wiring runtime: 0.29 seconds, mem = 6459.0M
[02/15 06:00:49    405s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.626, REAL:0.291, MEM:6459.0M, EPOCH TIME: 1771156849.703271
[02/15 06:00:49    405s] SKP cleared!
[02/15 06:00:49    405s] 
[02/15 06:00:49    405s] *** Finished incrementalPlace (cpu=0:01:07, real=0:00:16.0)***
[02/15 06:00:49    405s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:6251.0M, EPOCH TIME: 1771156849.778012
[02/15 06:00:49    405s] Deleting eGR PG blockage cache
[02/15 06:00:49    405s] Disable eGR PG blockage caching
[02/15 06:00:49    405s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:6251.0M, EPOCH TIME: 1771156849.778194
[02/15 06:00:49    405s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:01:07.2/0:00:16.2 (4.1), totSession cpu/real = 0:06:45.4/0:03:24.6 (2.0), mem = 6251.0M
[02/15 06:00:49    405s] 
[02/15 06:00:49    405s] =============================================================================================
[02/15 06:00:49    405s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                23.14-s088_1
[02/15 06:00:49    405s] =============================================================================================
[02/15 06:00:49    405s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:00:49    405s] ---------------------------------------------------------------------------------------------
[02/15 06:00:49    405s] [ RefinePlace            ]      1   0:00:01.0  (   6.1 % )     0:00:01.0 /  0:00:01.7    1.7
[02/15 06:00:49    405s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 06:00:49    405s] [ ExtractRC              ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 06:00:49    405s] [ FullDelayCalc          ]      1   0:00:01.1  (   7.0 % )     0:00:01.3 /  0:00:06.7    5.2
[02/15 06:00:49    405s] [ TimingUpdate           ]      3   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:01.3    5.6
[02/15 06:00:49    405s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:00:49    405s] [ MISC                   ]          0:00:13.7  (  84.2 % )     0:00:13.7 /  0:00:57.4    4.2
[02/15 06:00:49    405s] ---------------------------------------------------------------------------------------------
[02/15 06:00:49    405s]  IncrReplace #1 TOTAL               0:00:16.2  ( 100.0 % )     0:00:16.2 /  0:01:07.2    4.1
[02/15 06:00:49    405s] ---------------------------------------------------------------------------------------------
[02/15 06:00:49    405s]     Congestion Repair done. (took cpu=0:01:07 real=0:00:16.3)
[02/15 06:00:49    405s]   CCOpt: Starting congestion repair using flow wrapper done.
[02/15 06:00:49    405s] OPERPROF: Starting DPlace-Init at level 1, MEM:6251.0M, EPOCH TIME: 1771156849.861568
[02/15 06:00:49    405s] Processing tracks to init pin-track alignment.
[02/15 06:00:49    405s] z: 1, totalTracks: 0
[02/15 06:00:49    405s] z: 3, totalTracks: 1
[02/15 06:00:49    405s] z: 5, totalTracks: 1
[02/15 06:00:49    405s] z: 7, totalTracks: 1
[02/15 06:00:49    405s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:00:49    405s] #spOpts: rpCkHalo=4 
[02/15 06:00:49    405s] Initializing Route Infrastructure for color support ...
[02/15 06:00:49    405s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156849.861845
[02/15 06:00:49    405s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6251.0M, EPOCH TIME: 1771156849.862393
[02/15 06:00:49    405s] Route Infrastructure Initialized for color support successfully.
[02/15 06:00:49    405s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156849.869968
[02/15 06:00:49    405s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:49    405s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:00:49    405s] Processing tracks to init pin-track alignment.
[02/15 06:00:49    405s] z: 1, totalTracks: 0
[02/15 06:00:49    405s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:00:49    405s] z: 3, totalTracks: 1
[02/15 06:00:49    405s] z: 5, totalTracks: 1
[02/15 06:00:49    405s] z: 7, totalTracks: 1
[02/15 06:00:49    405s] 
[02/15 06:00:49    405s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:00:49    405s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:00:49    405s] OPERPROF:     Starting CMU at level 3, MEM:6251.0M, EPOCH TIME: 1771156849.893241
[02/15 06:00:49    405s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:6251.0M, EPOCH TIME: 1771156849.894803
[02/15 06:00:49    405s] 
[02/15 06:00:49    405s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:00:49    405s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.029, REAL:0.027, MEM:6251.0M, EPOCH TIME: 1771156849.896805
[02/15 06:00:49    405s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6251.0M, EPOCH TIME: 1771156849.896872
[02/15 06:00:49    405s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6251.0M, EPOCH TIME: 1771156849.897009
[02/15 06:00:49    405s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6251.0MB).
[02/15 06:00:49    405s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:6251.0M, EPOCH TIME: 1771156849.899401
[02/15 06:00:49    405s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:01:08 real=0:00:17.1)
[02/15 06:00:49    405s]   Leaving CCOpt scope - extractRC...
[02/15 06:00:49    405s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/15 06:00:49    405s] Extraction called for design 'systolic_top' of instances=10754 and nets=8955 using extraction engine 'preRoute' .
[02/15 06:00:49    405s] PreRoute RC Extraction called for design systolic_top.
[02/15 06:00:49    405s] RC Extraction called in multi-corner(1) mode.
[02/15 06:00:49    405s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/15 06:00:49    405s] Type 'man IMPEXT-6197' for more detail.
[02/15 06:00:49    405s] RCMode: PreRoute
[02/15 06:00:49    405s]       RC Corner Indexes            0   
[02/15 06:00:49    405s] Capacitance Scaling Factor   : 1.00000 
[02/15 06:00:49    405s] Resistance Scaling Factor    : 1.00000 
[02/15 06:00:49    405s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 06:00:49    405s] Clock Res. Scaling Factor    : 1.00000 
[02/15 06:00:49    405s] Shrink Factor                : 1.00000
[02/15 06:00:49    405s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 06:00:49    405s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 06:00:49    405s] Updating RC Grid density data for preRoute extraction ...
[02/15 06:00:49    405s] eee: pegSigSF=1.070000
[02/15 06:00:49    405s] Initializing multi-corner resistance tables ...
[02/15 06:00:49    405s] eee: Grid unit RC data computation started
[02/15 06:00:49    405s] eee: Grid unit RC data computation completed
[02/15 06:00:49    405s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:00:49    405s] eee: l=2 avDens=0.212307 usedTrk=5159.062589 availTrk=24300.000000 sigTrk=5159.062589
[02/15 06:00:49    405s] eee: l=3 avDens=0.185420 usedTrk=4463.992511 availTrk=24075.000000 sigTrk=4463.992511
[02/15 06:00:49    405s] eee: l=4 avDens=0.131253 usedTrk=2170.589210 availTrk=16537.500000 sigTrk=2170.589210
[02/15 06:00:49    405s] eee: l=5 avDens=0.093751 usedTrk=1200.007822 availTrk=12800.000000 sigTrk=1200.007822
[02/15 06:00:49    405s] eee: l=6 avDens=0.070094 usedTrk=757.012083 availTrk=10800.000000 sigTrk=757.012083
[02/15 06:00:49    405s] eee: l=7 avDens=0.038921 usedTrk=379.294074 availTrk=9745.312500 sigTrk=379.294074
[02/15 06:00:49    405s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:00:49    405s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:00:49    405s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:00:49    405s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:00:49    405s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:00:49    405s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.223851 uaWl=1.000000 uaWlH=0.391900 aWlH=0.000000 lMod=0 pMax=0.873200 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 06:00:49    405s] eee: uR 0.000219 of RC Grid (17 3 4) is > max uR 0.000218 of layer.
[02/15 06:00:49    405s] eee: uR 0.000219 of RC Grid (17 6 4) is > max uR 0.000218 of layer.
[02/15 06:00:49    405s] eee: uR 0.000220 of RC Grid (17 9 4) is > max uR 0.000218 of layer.
[02/15 06:00:49    405s] eee: uR 0.000173 of RC Grid (0 1 6) is > max uR 0.000163 of layer.
[02/15 06:00:49    405s] eee: uR 0.000173 of RC Grid (0 3 6) is > max uR 0.000163 of layer.
[02/15 06:00:49    405s] eee: uR 0.000173 of RC Grid (0 13 6) is > max uR 0.000163 of layer.
[02/15 06:00:49    405s] eee: uR 0.000173 of RC Grid (0 15 6) is > max uR 0.000163 of layer.
[02/15 06:00:49    405s] eee: uR 0.000173 of RC Grid (0 17 6) is > max uR 0.000163 of layer.
[02/15 06:00:49    405s] eee: uR 0.000173 of RC Grid (17 1 6) is > max uR 0.000163 of layer.
[02/15 06:00:49    405s] eee: uR 0.000173 of RC Grid (17 17 6) is > max uR 0.000163 of layer.
[02/15 06:00:49    405s] eee: NetCapCache creation started. (Current Mem: 6251.000M) 
[02/15 06:00:50    405s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  Curr Mem: 6251.000M) 
[02/15 06:00:50    405s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:00:50    405s] eee: Metal Layers Info:
[02/15 06:00:50    405s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:00:50    405s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:00:50    405s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:00:50    405s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:00:50    405s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:00:50    405s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:00:50    405s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:00:50    405s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:00:50    405s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:00:50    405s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:00:50    405s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:00:50    405s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:00:50    405s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:00:50    405s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:00:50    405s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:00:50    405s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:00:50    405s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:00:50    405s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 6251.000M)
[02/15 06:00:50    405s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/15 06:00:50    405s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/15 06:00:50    405s]   Clock tree timing engine global stage delay update for tc_tt:both.late...
[02/15 06:00:50    405s] End AAE Lib Interpolated Model. (MEM=3388.785156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:00:50    405s]   Clock tree timing engine global stage delay update for tc_tt:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:00:50    405s]   Clock DAG hash after clustering cong repair call: 7f9d586eab92c747 22d804c0048e83aa 597f54b73cb24b2c 4c769055ac54d807 629c36ef2bf1ed11
[02/15 06:00:50    405s]   CTS services accumulated run-time stats after clustering cong repair call:
[02/15 06:00:50    405s]     delay calculator: calls=16233, total_wall_time=0.538s, mean_wall_time=0.033ms
[02/15 06:00:50    405s]     legalizer: calls=251, total_wall_time=0.011s, mean_wall_time=0.044ms
[02/15 06:00:50    405s]     steiner router: calls=14636, total_wall_time=0.613s, mean_wall_time=0.042ms
[02/15 06:00:50    405s]   Clock DAG stats after clustering cong repair call:
[02/15 06:00:50    405s]     cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
[02/15 06:00:50    405s]     sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:50    405s]     misc counts      : r=1, pp=0, mci=0
[02/15 06:00:50    405s]     cell areas       : b=121.306um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.306um^2
[02/15 06:00:50    405s]     cell capacitance : b=50.764fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=50.764fF
[02/15 06:00:50    405s]     sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:50    405s]     wire capacitance : top=0.000fF, trunk=103.219fF, leaf=567.644fF, total=670.863fF
[02/15 06:00:50    405s]     wire lengths     : top=0.000um, trunk=592.820um, leaf=3252.899um, total=3845.719um
[02/15 06:00:50    405s]     hp wire lengths  : top=0.000um, trunk=310.392um, leaf=1305.504um, total=1615.896um
[02/15 06:00:50    405s]   Clock DAG net violations after clustering cong repair call: none
[02/15 06:00:50    405s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[02/15 06:00:50    405s]     Trunk : target=44.4ps count=4 avg=20.4ps sd=9.0ps min=9.1ps max=30.8ps {3 <= 26.6ps, 1 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:50    405s]     Leaf  : target=44.4ps count=17 avg=39.9ps sd=1.9ps min=35.6ps max=42.6ps {0 <= 26.6ps, 0 <= 35.5ps, 7 <= 40.0ps, 9 <= 42.2ps, 1 <= 44.4ps}
[02/15 06:00:50    405s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[02/15 06:00:50    405s]      Bufs: BUFx24_ASAP7_75t_SL: 10 BUFx16f_ASAP7_75t_SL: 10 
[02/15 06:00:50    405s]   Primary reporting skew groups after clustering cong repair call:
[02/15 06:00:50    405s]     skew_group clk/func_mode: insertion delay [min=53.5, max=61.4, avg=57.6, sd=1.9, skn=0.255, kur=-1.001], skew [7.9 vs 20.7], 100% {53.5, 61.4} (wid=7.4 ws=4.4) (gid=56.1 gs=7.9)
[02/15 06:00:50    405s]         min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[2]/CLK
[02/15 06:00:50    405s]         max path sink: u_array_gen_row[1].gen_col[0].u_pe_b_out_reg[4]/CLK
[02/15 06:00:50    405s]   Skew group summary after clustering cong repair call:
[02/15 06:00:50    405s]     skew_group clk/func_mode: insertion delay [min=53.5, max=61.4, avg=57.6, sd=1.9, skn=0.255, kur=-1.001], skew [7.9 vs 20.7], 100% {53.5, 61.4} (wid=7.4 ws=4.4) (gid=56.1 gs=7.9)
[02/15 06:00:50    405s]   CongRepair After Initial Clustering done. (took cpu=0:01:09 real=0:00:17.4)
[02/15 06:00:50    405s]   Stage::Clustering done. (took cpu=0:01:13 real=0:00:19.5)
[02/15 06:00:50    405s]   Stage::DRV Fixing...
[02/15 06:00:50    405s]   Fixing clock tree slew time and max cap violations...
[02/15 06:00:50    405s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 7f9d586eab92c747 22d804c0048e83aa 597f54b73cb24b2c 4c769055ac54d807 629c36ef2bf1ed11
[02/15 06:00:50    405s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[02/15 06:00:50    405s]       delay calculator: calls=16233, total_wall_time=0.538s, mean_wall_time=0.033ms
[02/15 06:00:50    405s]       legalizer: calls=251, total_wall_time=0.011s, mean_wall_time=0.044ms
[02/15 06:00:50    405s]       steiner router: calls=14636, total_wall_time=0.613s, mean_wall_time=0.042ms
[02/15 06:00:50    405s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/15 06:00:50    405s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 7f9d586eab92c747 22d804c0048e83aa 597f54b73cb24b2c 4c769055ac54d807 629c36ef2bf1ed11
[02/15 06:00:50    405s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[02/15 06:00:50    405s]       delay calculator: calls=16233, total_wall_time=0.538s, mean_wall_time=0.033ms
[02/15 06:00:50    405s]       legalizer: calls=251, total_wall_time=0.011s, mean_wall_time=0.044ms
[02/15 06:00:50    405s]       steiner router: calls=14636, total_wall_time=0.613s, mean_wall_time=0.042ms
[02/15 06:00:50    405s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/15 06:00:50    405s]       cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
[02/15 06:00:50    405s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:50    405s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:50    405s]       cell areas       : b=121.306um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.306um^2
[02/15 06:00:50    405s]       cell capacitance : b=50.764fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=50.764fF
[02/15 06:00:50    405s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:50    405s]       wire capacitance : top=0.000fF, trunk=103.219fF, leaf=567.644fF, total=670.863fF
[02/15 06:00:50    405s]       wire lengths     : top=0.000um, trunk=592.820um, leaf=3252.899um, total=3845.719um
[02/15 06:00:50    405s]       hp wire lengths  : top=0.000um, trunk=310.392um, leaf=1305.504um, total=1615.896um
[02/15 06:00:50    405s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[02/15 06:00:50    405s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[02/15 06:00:50    405s]       Trunk : target=44.4ps count=4 avg=20.4ps sd=9.0ps min=9.1ps max=30.8ps {3 <= 26.6ps, 1 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:50    405s]       Leaf  : target=44.4ps count=17 avg=39.9ps sd=1.9ps min=35.6ps max=42.6ps {0 <= 26.6ps, 0 <= 35.5ps, 7 <= 40.0ps, 9 <= 42.2ps, 1 <= 44.4ps}
[02/15 06:00:50    405s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[02/15 06:00:50    405s]        Bufs: BUFx24_ASAP7_75t_SL: 10 BUFx16f_ASAP7_75t_SL: 10 
[02/15 06:00:50    405s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[02/15 06:00:50    405s]       skew_group clk/func_mode: insertion delay [min=53.5, max=61.4], skew [7.9 vs 20.7]
[02/15 06:00:50    405s]           min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[2]/CLK
[02/15 06:00:50    405s]           max path sink: u_array_gen_row[1].gen_col[0].u_pe_b_out_reg[4]/CLK
[02/15 06:00:50    405s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[02/15 06:00:50    405s]       skew_group clk/func_mode: insertion delay [min=53.5, max=61.4], skew [7.9 vs 20.7]
[02/15 06:00:50    405s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:50    405s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:50    405s]   Fixing clock tree slew time and max cap violations - detailed pass...
[02/15 06:00:50    405s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 7f9d586eab92c747 22d804c0048e83aa 597f54b73cb24b2c 4c769055ac54d807 629c36ef2bf1ed11
[02/15 06:00:50    405s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/15 06:00:50    405s]       delay calculator: calls=16233, total_wall_time=0.538s, mean_wall_time=0.033ms
[02/15 06:00:50    405s]       legalizer: calls=251, total_wall_time=0.011s, mean_wall_time=0.044ms
[02/15 06:00:50    405s]       steiner router: calls=14636, total_wall_time=0.613s, mean_wall_time=0.042ms
[02/15 06:00:50    405s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/15 06:00:50    405s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 7f9d586eab92c747 22d804c0048e83aa 597f54b73cb24b2c 4c769055ac54d807 629c36ef2bf1ed11
[02/15 06:00:50    405s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/15 06:00:50    405s]       delay calculator: calls=16233, total_wall_time=0.538s, mean_wall_time=0.033ms
[02/15 06:00:50    405s]       legalizer: calls=251, total_wall_time=0.011s, mean_wall_time=0.044ms
[02/15 06:00:50    405s]       steiner router: calls=14636, total_wall_time=0.613s, mean_wall_time=0.042ms
[02/15 06:00:50    405s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/15 06:00:50    405s]       cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
[02/15 06:00:50    405s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:50    405s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:50    405s]       cell areas       : b=121.306um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.306um^2
[02/15 06:00:50    405s]       cell capacitance : b=50.764fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=50.764fF
[02/15 06:00:50    405s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:50    405s]       wire capacitance : top=0.000fF, trunk=103.219fF, leaf=567.644fF, total=670.863fF
[02/15 06:00:50    405s]       wire lengths     : top=0.000um, trunk=592.820um, leaf=3252.899um, total=3845.719um
[02/15 06:00:50    405s]       hp wire lengths  : top=0.000um, trunk=310.392um, leaf=1305.504um, total=1615.896um
[02/15 06:00:50    405s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[02/15 06:00:50    405s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/15 06:00:50    405s]       Trunk : target=44.4ps count=4 avg=20.4ps sd=9.0ps min=9.1ps max=30.8ps {3 <= 26.6ps, 1 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:50    405s]       Leaf  : target=44.4ps count=17 avg=39.9ps sd=1.9ps min=35.6ps max=42.6ps {0 <= 26.6ps, 0 <= 35.5ps, 7 <= 40.0ps, 9 <= 42.2ps, 1 <= 44.4ps}
[02/15 06:00:50    405s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[02/15 06:00:50    405s]        Bufs: BUFx24_ASAP7_75t_SL: 10 BUFx16f_ASAP7_75t_SL: 10 
[02/15 06:00:50    405s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/15 06:00:50    405s]       skew_group clk/func_mode: insertion delay [min=53.5, max=61.4, avg=57.6, sd=1.9, skn=0.255, kur=-1.001], skew [7.9 vs 20.7], 100% {53.5, 61.4} (wid=7.4 ws=4.4) (gid=56.1 gs=7.9)
[02/15 06:00:50    405s]           min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[2]/CLK
[02/15 06:00:50    405s]           max path sink: u_array_gen_row[1].gen_col[0].u_pe_b_out_reg[4]/CLK
[02/15 06:00:50    405s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/15 06:00:50    405s]       skew_group clk/func_mode: insertion delay [min=53.5, max=61.4, avg=57.6, sd=1.9, skn=0.255, kur=-1.001], skew [7.9 vs 20.7], 100% {53.5, 61.4} (wid=7.4 ws=4.4) (gid=56.1 gs=7.9)
[02/15 06:00:50    405s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:50    405s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:50    405s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:00:50    405s]   Stage::Insertion Delay Reduction...
[02/15 06:00:50    405s]   Removing unnecessary root buffering...
[02/15 06:00:50    405s]     Clock DAG hash before 'Removing unnecessary root buffering': 7f9d586eab92c747 22d804c0048e83aa 597f54b73cb24b2c 4c769055ac54d807 629c36ef2bf1ed11
[02/15 06:00:50    405s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[02/15 06:00:50    405s]       delay calculator: calls=16233, total_wall_time=0.538s, mean_wall_time=0.033ms
[02/15 06:00:50    405s]       legalizer: calls=251, total_wall_time=0.011s, mean_wall_time=0.044ms
[02/15 06:00:50    405s]       steiner router: calls=14636, total_wall_time=0.613s, mean_wall_time=0.042ms
[02/15 06:00:50    405s]     Clock DAG hash after 'Removing unnecessary root buffering': 7f9d586eab92c747 22d804c0048e83aa 597f54b73cb24b2c 4c769055ac54d807 629c36ef2bf1ed11
[02/15 06:00:50    405s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[02/15 06:00:50    405s]       delay calculator: calls=16233, total_wall_time=0.538s, mean_wall_time=0.033ms
[02/15 06:00:50    405s]       legalizer: calls=251, total_wall_time=0.011s, mean_wall_time=0.044ms
[02/15 06:00:50    405s]       steiner router: calls=14636, total_wall_time=0.613s, mean_wall_time=0.042ms
[02/15 06:00:50    405s]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/15 06:00:50    405s]       cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
[02/15 06:00:50    405s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:50    405s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:50    405s]       cell areas       : b=121.306um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.306um^2
[02/15 06:00:50    405s]       cell capacitance : b=50.764fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=50.764fF
[02/15 06:00:50    405s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:50    405s]       wire capacitance : top=0.000fF, trunk=103.219fF, leaf=567.644fF, total=670.863fF
[02/15 06:00:50    405s]       wire lengths     : top=0.000um, trunk=592.820um, leaf=3252.899um, total=3845.719um
[02/15 06:00:50    405s]       hp wire lengths  : top=0.000um, trunk=310.392um, leaf=1305.504um, total=1615.896um
[02/15 06:00:50    405s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[02/15 06:00:50    405s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[02/15 06:00:50    405s]       Trunk : target=44.4ps count=4 avg=20.4ps sd=9.0ps min=9.1ps max=30.8ps {3 <= 26.6ps, 1 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:50    405s]       Leaf  : target=44.4ps count=17 avg=39.9ps sd=1.9ps min=35.6ps max=42.6ps {0 <= 26.6ps, 0 <= 35.5ps, 7 <= 40.0ps, 9 <= 42.2ps, 1 <= 44.4ps}
[02/15 06:00:50    405s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[02/15 06:00:50    405s]        Bufs: BUFx24_ASAP7_75t_SL: 10 BUFx16f_ASAP7_75t_SL: 10 
[02/15 06:00:50    405s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[02/15 06:00:50    405s]       skew_group clk/func_mode: insertion delay [min=53.5, max=61.4], skew [7.9 vs 20.7]
[02/15 06:00:50    405s]           min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[2]/CLK
[02/15 06:00:50    405s]           max path sink: u_array_gen_row[1].gen_col[0].u_pe_b_out_reg[4]/CLK
[02/15 06:00:50    405s]     Skew group summary after 'Removing unnecessary root buffering':
[02/15 06:00:50    405s]       skew_group clk/func_mode: insertion delay [min=53.5, max=61.4], skew [7.9 vs 20.7]
[02/15 06:00:50    405s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:50    405s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:50    405s]   Removing unconstrained drivers...
[02/15 06:00:50    405s]     Clock DAG hash before 'Removing unconstrained drivers': 7f9d586eab92c747 22d804c0048e83aa 597f54b73cb24b2c 4c769055ac54d807 629c36ef2bf1ed11
[02/15 06:00:50    405s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[02/15 06:00:50    405s]       delay calculator: calls=16233, total_wall_time=0.538s, mean_wall_time=0.033ms
[02/15 06:00:50    405s]       legalizer: calls=251, total_wall_time=0.011s, mean_wall_time=0.044ms
[02/15 06:00:50    405s]       steiner router: calls=14636, total_wall_time=0.613s, mean_wall_time=0.042ms
[02/15 06:00:50    405s]     Clock DAG hash after 'Removing unconstrained drivers': 7f9d586eab92c747 22d804c0048e83aa 597f54b73cb24b2c 4c769055ac54d807 629c36ef2bf1ed11
[02/15 06:00:50    405s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[02/15 06:00:50    405s]       delay calculator: calls=16233, total_wall_time=0.538s, mean_wall_time=0.033ms
[02/15 06:00:50    405s]       legalizer: calls=251, total_wall_time=0.011s, mean_wall_time=0.044ms
[02/15 06:00:50    405s]       steiner router: calls=14636, total_wall_time=0.613s, mean_wall_time=0.042ms
[02/15 06:00:50    405s]     Clock DAG stats after 'Removing unconstrained drivers':
[02/15 06:00:50    405s]       cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
[02/15 06:00:50    405s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:50    405s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:50    405s]       cell areas       : b=121.306um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.306um^2
[02/15 06:00:50    405s]       cell capacitance : b=50.764fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=50.764fF
[02/15 06:00:50    405s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:50    405s]       wire capacitance : top=0.000fF, trunk=103.219fF, leaf=567.644fF, total=670.863fF
[02/15 06:00:50    405s]       wire lengths     : top=0.000um, trunk=592.820um, leaf=3252.899um, total=3845.719um
[02/15 06:00:50    405s]       hp wire lengths  : top=0.000um, trunk=310.392um, leaf=1305.504um, total=1615.896um
[02/15 06:00:50    405s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[02/15 06:00:50    405s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[02/15 06:00:50    405s]       Trunk : target=44.4ps count=4 avg=20.4ps sd=9.0ps min=9.1ps max=30.8ps {3 <= 26.6ps, 1 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:50    405s]       Leaf  : target=44.4ps count=17 avg=39.9ps sd=1.9ps min=35.6ps max=42.6ps {0 <= 26.6ps, 0 <= 35.5ps, 7 <= 40.0ps, 9 <= 42.2ps, 1 <= 44.4ps}
[02/15 06:00:50    405s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[02/15 06:00:50    405s]        Bufs: BUFx24_ASAP7_75t_SL: 10 BUFx16f_ASAP7_75t_SL: 10 
[02/15 06:00:50    405s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[02/15 06:00:50    405s]       skew_group clk/func_mode: insertion delay [min=53.5, max=61.4], skew [7.9 vs 20.7]
[02/15 06:00:50    405s]           min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[2]/CLK
[02/15 06:00:50    405s]           max path sink: u_array_gen_row[1].gen_col[0].u_pe_b_out_reg[4]/CLK
[02/15 06:00:50    405s]     Skew group summary after 'Removing unconstrained drivers':
[02/15 06:00:50    405s]       skew_group clk/func_mode: insertion delay [min=53.5, max=61.4], skew [7.9 vs 20.7]
[02/15 06:00:50    405s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:50    405s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:50    405s]   Reducing insertion delay 1...
[02/15 06:00:50    405s]     Clock DAG hash before 'Reducing insertion delay 1': 7f9d586eab92c747 22d804c0048e83aa 597f54b73cb24b2c 4c769055ac54d807 629c36ef2bf1ed11
[02/15 06:00:50    405s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[02/15 06:00:50    405s]       delay calculator: calls=16233, total_wall_time=0.538s, mean_wall_time=0.033ms
[02/15 06:00:50    405s]       legalizer: calls=251, total_wall_time=0.011s, mean_wall_time=0.044ms
[02/15 06:00:50    405s]       steiner router: calls=14636, total_wall_time=0.613s, mean_wall_time=0.042ms
[02/15 06:00:50    406s]     Clock DAG hash after 'Reducing insertion delay 1': 7f9d586eab92c747 22d804c0048e83aa 597f54b73cb24b2c 4c769055ac54d807 629c36ef2bf1ed11
[02/15 06:00:50    406s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[02/15 06:00:50    406s]       delay calculator: calls=16369, total_wall_time=0.559s, mean_wall_time=0.034ms
[02/15 06:00:50    406s]       legalizer: calls=264, total_wall_time=0.012s, mean_wall_time=0.046ms
[02/15 06:00:50    406s]       steiner router: calls=14663, total_wall_time=0.618s, mean_wall_time=0.042ms
[02/15 06:00:50    406s]     Clock DAG stats after 'Reducing insertion delay 1':
[02/15 06:00:50    406s]       cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
[02/15 06:00:50    406s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:50    406s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:50    406s]       cell areas       : b=121.306um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.306um^2
[02/15 06:00:50    406s]       cell capacitance : b=50.764fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=50.764fF
[02/15 06:00:50    406s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:50    406s]       wire capacitance : top=0.000fF, trunk=103.219fF, leaf=567.644fF, total=670.863fF
[02/15 06:00:50    406s]       wire lengths     : top=0.000um, trunk=592.820um, leaf=3252.899um, total=3845.719um
[02/15 06:00:50    406s]       hp wire lengths  : top=0.000um, trunk=310.392um, leaf=1305.504um, total=1615.896um
[02/15 06:00:50    406s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[02/15 06:00:50    406s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[02/15 06:00:50    406s]       Trunk : target=44.4ps count=4 avg=20.4ps sd=9.0ps min=9.1ps max=30.8ps {3 <= 26.6ps, 1 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:50    406s]       Leaf  : target=44.4ps count=17 avg=39.9ps sd=1.9ps min=35.6ps max=42.6ps {0 <= 26.6ps, 0 <= 35.5ps, 7 <= 40.0ps, 9 <= 42.2ps, 1 <= 44.4ps}
[02/15 06:00:50    406s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[02/15 06:00:50    406s]        Bufs: BUFx24_ASAP7_75t_SL: 10 BUFx16f_ASAP7_75t_SL: 10 
[02/15 06:00:50    406s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[02/15 06:00:50    406s]       skew_group clk/func_mode: insertion delay [min=53.5, max=61.4], skew [7.9 vs 20.7]
[02/15 06:00:50    406s]           min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[2]/CLK
[02/15 06:00:50    406s]           max path sink: u_array_gen_row[1].gen_col[0].u_pe_b_out_reg[4]/CLK
[02/15 06:00:50    406s]     Skew group summary after 'Reducing insertion delay 1':
[02/15 06:00:50    406s]       skew_group clk/func_mode: insertion delay [min=53.5, max=61.4], skew [7.9 vs 20.7]
[02/15 06:00:50    406s]     Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:50    406s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:00:50    406s]   Removing longest path buffering...
[02/15 06:00:50    406s]     Clock DAG hash before 'Removing longest path buffering': 7f9d586eab92c747 22d804c0048e83aa 597f54b73cb24b2c 4c769055ac54d807 629c36ef2bf1ed11
[02/15 06:00:50    406s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[02/15 06:00:50    406s]       delay calculator: calls=16369, total_wall_time=0.559s, mean_wall_time=0.034ms
[02/15 06:00:50    406s]       legalizer: calls=264, total_wall_time=0.012s, mean_wall_time=0.046ms
[02/15 06:00:50    406s]       steiner router: calls=14663, total_wall_time=0.618s, mean_wall_time=0.042ms
[02/15 06:00:50    406s]     Clock DAG hash after 'Removing longest path buffering': 7f9d586eab92c747 22d804c0048e83aa 597f54b73cb24b2c 4c769055ac54d807 629c36ef2bf1ed11
[02/15 06:00:50    406s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[02/15 06:00:50    406s]       delay calculator: calls=16369, total_wall_time=0.559s, mean_wall_time=0.034ms
[02/15 06:00:50    406s]       legalizer: calls=264, total_wall_time=0.012s, mean_wall_time=0.046ms
[02/15 06:00:50    406s]       steiner router: calls=14663, total_wall_time=0.618s, mean_wall_time=0.042ms
[02/15 06:00:50    406s]     Clock DAG stats after 'Removing longest path buffering':
[02/15 06:00:50    406s]       cell counts      : b=20, i=0, icg=0, dcg=0, l=0, total=20
[02/15 06:00:50    406s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:50    406s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:50    406s]       cell areas       : b=121.306um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=121.306um^2
[02/15 06:00:50    406s]       cell capacitance : b=50.764fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=50.764fF
[02/15 06:00:50    406s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:50    406s]       wire capacitance : top=0.000fF, trunk=103.219fF, leaf=567.644fF, total=670.863fF
[02/15 06:00:50    406s]       wire lengths     : top=0.000um, trunk=592.820um, leaf=3252.899um, total=3845.719um
[02/15 06:00:50    406s]       hp wire lengths  : top=0.000um, trunk=310.392um, leaf=1305.504um, total=1615.896um
[02/15 06:00:50    406s]     Clock DAG net violations after 'Removing longest path buffering': none
[02/15 06:00:50    406s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[02/15 06:00:50    406s]       Trunk : target=44.4ps count=4 avg=20.4ps sd=9.0ps min=9.1ps max=30.8ps {3 <= 26.6ps, 1 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:50    406s]       Leaf  : target=44.4ps count=17 avg=39.9ps sd=1.9ps min=35.6ps max=42.6ps {0 <= 26.6ps, 0 <= 35.5ps, 7 <= 40.0ps, 9 <= 42.2ps, 1 <= 44.4ps}
[02/15 06:00:50    406s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[02/15 06:00:50    406s]        Bufs: BUFx24_ASAP7_75t_SL: 10 BUFx16f_ASAP7_75t_SL: 10 
[02/15 06:00:50    406s]     Primary reporting skew groups after 'Removing longest path buffering':
[02/15 06:00:50    406s]       skew_group clk/func_mode: insertion delay [min=53.5, max=61.4], skew [7.9 vs 20.7]
[02/15 06:00:50    406s]           min path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[2]/CLK
[02/15 06:00:50    406s]           max path sink: u_array_gen_row[1].gen_col[0].u_pe_b_out_reg[4]/CLK
[02/15 06:00:50    406s]     Skew group summary after 'Removing longest path buffering':
[02/15 06:00:50    406s]       skew_group clk/func_mode: insertion delay [min=53.5, max=61.4], skew [7.9 vs 20.7]
[02/15 06:00:50    406s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:50    406s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:50    406s]   Reducing delay of long paths...
[02/15 06:00:50    406s]     Clock DAG hash before 'Reducing delay of long paths': 7f9d586eab92c747 22d804c0048e83aa 597f54b73cb24b2c 4c769055ac54d807 629c36ef2bf1ed11
[02/15 06:00:50    406s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[02/15 06:00:50    406s]       delay calculator: calls=16369, total_wall_time=0.559s, mean_wall_time=0.034ms
[02/15 06:00:50    406s]       legalizer: calls=264, total_wall_time=0.012s, mean_wall_time=0.046ms
[02/15 06:00:50    406s]       steiner router: calls=14663, total_wall_time=0.618s, mean_wall_time=0.042ms
[02/15 06:00:57    413s]     Clock DAG hash after 'Reducing delay of long paths': 42bc117e7632d653 2c09193257e94787 254ae9720d1b793c be4d161b153aaa5e 2f3a0912b1973448
[02/15 06:00:57    413s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[02/15 06:00:57    413s]       delay calculator: calls=22500, total_wall_time=1.370s, mean_wall_time=0.061ms
[02/15 06:00:57    413s]       legalizer: calls=1742, total_wall_time=0.095s, mean_wall_time=0.054ms
[02/15 06:00:57    413s]       steiner router: calls=17759, total_wall_time=1.961s, mean_wall_time=0.110ms
[02/15 06:00:57    413s]     Clock DAG stats after 'Reducing delay of long paths':
[02/15 06:00:57    413s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:57    413s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:57    413s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:57    413s]       cell areas       : b=112.441um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=112.441um^2
[02/15 06:00:57    413s]       cell capacitance : b=53.232fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.232fF
[02/15 06:00:57    413s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:57    413s]       wire capacitance : top=0.000fF, trunk=87.223fF, leaf=583.177fF, total=670.400fF
[02/15 06:00:57    413s]       wire lengths     : top=0.000um, trunk=500.048um, leaf=3345.076um, total=3845.125um
[02/15 06:00:57    413s]       hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:57    413s]     Clock DAG net violations after 'Reducing delay of long paths': none
[02/15 06:00:57    413s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[02/15 06:00:57    413s]       Trunk : target=44.4ps count=5 avg=16.8ps sd=4.4ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:57    413s]       Leaf  : target=44.4ps count=17 avg=41.3ps sd=1.9ps min=37.9ps max=44.1ps {0 <= 26.6ps, 0 <= 35.5ps, 4 <= 40.0ps, 6 <= 42.2ps, 7 <= 44.4ps}
[02/15 06:00:57    413s]     Clock DAG library cell distribution after 'Reducing delay of long paths' {count}:
[02/15 06:00:57    413s]        Bufs: BUFx24_ASAP7_75t_SL: 4 BUFx16f_ASAP7_75t_SL: 14 BUFx12f_ASAP7_75t_SL: 3 
[02/15 06:00:57    413s]     Primary reporting skew groups after 'Reducing delay of long paths':
[02/15 06:00:57    413s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4, avg=50.9, sd=1.4, skn=-0.368, kur=-0.273], skew [7.5 vs 20.7], 100% {45.9, 53.4} (wid=7.9 ws=5.3) (gid=47.3 gs=4.0)
[02/15 06:00:57    413s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:00:57    413s]           max path sink: u_array_gen_row[1].gen_col[1].u_pe_u_mac_acc_reg_reg[29]/CLK
[02/15 06:00:57    413s]     Skew group summary after 'Reducing delay of long paths':
[02/15 06:00:57    413s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4, avg=50.9, sd=1.4, skn=-0.368, kur=-0.273], skew [7.5 vs 20.7], 100% {45.9, 53.4} (wid=7.9 ws=5.3) (gid=47.3 gs=4.0)
[02/15 06:00:57    413s]     Legalizer API calls during this step: 1478 succeeded with high effort: 1478 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:57    413s]   Reducing delay of long paths done. (took cpu=0:00:07.5 real=0:00:07.5)
[02/15 06:00:57    413s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:07.7 real=0:00:07.7)
[02/15 06:00:57    413s]   CCOpt::Phase::Construction done. (took cpu=0:01:21 real=0:00:27.3)
[02/15 06:00:57    413s]   
[02/15 06:00:57    413s]   
[02/15 06:00:57    413s]   CCOpt::Phase::Implementation...
[02/15 06:00:57    413s]   Stage::Reducing Power...
[02/15 06:00:57    413s]   Improving clock tree routing...
[02/15 06:00:57    413s]     Clock DAG hash before 'Improving clock tree routing': 42bc117e7632d653 2c09193257e94787 254ae9720d1b793c be4d161b153aaa5e 2f3a0912b1973448
[02/15 06:00:57    413s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[02/15 06:00:57    413s]       delay calculator: calls=22500, total_wall_time=1.370s, mean_wall_time=0.061ms
[02/15 06:00:57    413s]       legalizer: calls=1742, total_wall_time=0.095s, mean_wall_time=0.054ms
[02/15 06:00:57    413s]       steiner router: calls=17759, total_wall_time=1.961s, mean_wall_time=0.110ms
[02/15 06:00:57    413s]     Iteration 1...
[02/15 06:00:57    413s]     Iteration 1 done.
[02/15 06:00:57    413s]     Clock DAG hash after 'Improving clock tree routing': 42bc117e7632d653 2c09193257e94787 254ae9720d1b793c be4d161b153aaa5e 2f3a0912b1973448
[02/15 06:00:57    413s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[02/15 06:00:57    413s]       delay calculator: calls=22522, total_wall_time=1.372s, mean_wall_time=0.061ms
[02/15 06:00:57    413s]       legalizer: calls=1752, total_wall_time=0.095s, mean_wall_time=0.054ms
[02/15 06:00:57    413s]       steiner router: calls=17777, total_wall_time=1.964s, mean_wall_time=0.110ms
[02/15 06:00:57    413s]     Clock DAG stats after 'Improving clock tree routing':
[02/15 06:00:57    413s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:57    413s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:57    413s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:57    413s]       cell areas       : b=112.441um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=112.441um^2
[02/15 06:00:57    413s]       cell capacitance : b=53.232fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.232fF
[02/15 06:00:57    413s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:57    413s]       wire capacitance : top=0.000fF, trunk=87.223fF, leaf=583.177fF, total=670.400fF
[02/15 06:00:57    413s]       wire lengths     : top=0.000um, trunk=500.048um, leaf=3345.076um, total=3845.125um
[02/15 06:00:57    413s]       hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:57    413s]     Clock DAG net violations after 'Improving clock tree routing': none
[02/15 06:00:57    413s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[02/15 06:00:57    413s]       Trunk : target=44.4ps count=5 avg=16.8ps sd=4.4ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:57    413s]       Leaf  : target=44.4ps count=17 avg=41.3ps sd=1.9ps min=37.9ps max=44.1ps {0 <= 26.6ps, 0 <= 35.5ps, 4 <= 40.0ps, 6 <= 42.2ps, 7 <= 44.4ps}
[02/15 06:00:57    413s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[02/15 06:00:57    413s]        Bufs: BUFx24_ASAP7_75t_SL: 4 BUFx16f_ASAP7_75t_SL: 14 BUFx12f_ASAP7_75t_SL: 3 
[02/15 06:00:57    413s]     Primary reporting skew groups after 'Improving clock tree routing':
[02/15 06:00:57    413s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:57    413s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:00:57    413s]           max path sink: u_array_gen_row[1].gen_col[1].u_pe_u_mac_acc_reg_reg[29]/CLK
[02/15 06:00:57    413s]     Skew group summary after 'Improving clock tree routing':
[02/15 06:00:57    413s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:57    413s]     Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:57    413s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:00:57    413s]   Reducing clock tree power 1...
[02/15 06:00:57    413s]     Clock DAG hash before 'Reducing clock tree power 1': 42bc117e7632d653 2c09193257e94787 254ae9720d1b793c be4d161b153aaa5e 2f3a0912b1973448
[02/15 06:00:57    413s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[02/15 06:00:57    413s]       delay calculator: calls=22522, total_wall_time=1.372s, mean_wall_time=0.061ms
[02/15 06:00:57    413s]       legalizer: calls=1752, total_wall_time=0.095s, mean_wall_time=0.054ms
[02/15 06:00:57    413s]       steiner router: calls=17777, total_wall_time=1.964s, mean_wall_time=0.110ms
[02/15 06:00:57    413s]     Resizing gates: 
[02/15 06:00:57    413s]     Legalizer releasing space for clock trees
[02/15 06:00:58    413s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/15 06:00:58    414s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:58    414s]     100% 
[02/15 06:00:58    414s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    414s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[02/15 06:00:58    414s]       delay calculator: calls=22761, total_wall_time=1.432s, mean_wall_time=0.063ms
[02/15 06:00:58    414s]       legalizer: calls=1800, total_wall_time=0.097s, mean_wall_time=0.054ms
[02/15 06:00:58    414s]       steiner router: calls=17793, total_wall_time=1.977s, mean_wall_time=0.111ms
[02/15 06:00:58    414s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[02/15 06:00:58    414s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:58    414s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:58    414s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:58    414s]       cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:58    414s]       cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:58    414s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:58    414s]       wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:58    414s]       wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:58    414s]       hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:58    414s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[02/15 06:00:58    414s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[02/15 06:00:58    414s]       Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:58    414s]       Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:58    414s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[02/15 06:00:58    414s]        Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:58    414s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[02/15 06:00:58    414s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:58    414s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:00:58    414s]           max path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[7]/CLK
[02/15 06:00:58    414s]     Skew group summary after reducing clock tree power 1 iteration 1:
[02/15 06:00:58    414s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:58    414s]     Resizing gates: 
[02/15 06:00:58    414s]     Legalizer releasing space for clock trees
[02/15 06:00:58    414s]     ...20% ...40% ...60% ...80% ..Legalizing clock trees...
[02/15 06:00:58    414s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:58    414s]     .100% 
[02/15 06:00:58    414s]     Clock DAG hash after 'Reducing clock tree power 1': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    414s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[02/15 06:00:58    414s]       delay calculator: calls=22984, total_wall_time=1.479s, mean_wall_time=0.064ms
[02/15 06:00:58    414s]       legalizer: calls=1844, total_wall_time=0.098s, mean_wall_time=0.053ms
[02/15 06:00:58    414s]       steiner router: calls=17801, total_wall_time=1.983s, mean_wall_time=0.111ms
[02/15 06:00:58    414s]     Clock DAG stats after 'Reducing clock tree power 1':
[02/15 06:00:58    414s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:58    414s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:58    414s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:58    414s]       cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:58    414s]       cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:58    414s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:58    414s]       wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:58    414s]       wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:58    414s]       hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:58    414s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[02/15 06:00:58    414s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[02/15 06:00:58    414s]       Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:58    414s]       Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:58    414s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[02/15 06:00:58    414s]        Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:58    414s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[02/15 06:00:58    414s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:58    414s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:00:58    414s]           max path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[7]/CLK
[02/15 06:00:58    414s]     Skew group summary after 'Reducing clock tree power 1':
[02/15 06:00:58    414s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:58    414s]     Legalizer API calls during this step: 92 succeeded with high effort: 92 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:58    414s]   Reducing clock tree power 1 done. (took cpu=0:00:00.8 real=0:00:00.3)
[02/15 06:00:58    414s]   Reducing clock tree power 2...
[02/15 06:00:58    414s]     Clock DAG hash before 'Reducing clock tree power 2': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    414s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[02/15 06:00:58    414s]       delay calculator: calls=22984, total_wall_time=1.479s, mean_wall_time=0.064ms
[02/15 06:00:58    414s]       legalizer: calls=1844, total_wall_time=0.098s, mean_wall_time=0.053ms
[02/15 06:00:58    414s]       steiner router: calls=17801, total_wall_time=1.983s, mean_wall_time=0.111ms
[02/15 06:00:58    414s]     Path optimization required 0 stage delay updates 
[02/15 06:00:58    414s]     Clock DAG hash after 'Reducing clock tree power 2': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    414s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[02/15 06:00:58    414s]       delay calculator: calls=22984, total_wall_time=1.479s, mean_wall_time=0.064ms
[02/15 06:00:58    414s]       legalizer: calls=1844, total_wall_time=0.098s, mean_wall_time=0.053ms
[02/15 06:00:58    414s]       steiner router: calls=17801, total_wall_time=1.983s, mean_wall_time=0.111ms
[02/15 06:00:58    414s]     Clock DAG stats after 'Reducing clock tree power 2':
[02/15 06:00:58    414s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:58    414s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:58    414s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:58    414s]       cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:58    414s]       cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:58    414s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:58    414s]       wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:58    414s]       wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:58    414s]       hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:58    414s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[02/15 06:00:58    414s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[02/15 06:00:58    414s]       Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:58    414s]       Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:58    414s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[02/15 06:00:58    414s]        Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:58    414s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[02/15 06:00:58    414s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4, avg=50.9, sd=1.5, skn=-0.388, kur=-0.275], skew [7.5 vs 20.7], 100% {45.9, 53.4} (wid=7.9 ws=5.3) (gid=47.3 gs=4.0)
[02/15 06:00:58    414s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:00:58    414s]           max path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[7]/CLK
[02/15 06:00:58    414s]     Skew group summary after 'Reducing clock tree power 2':
[02/15 06:00:58    414s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4, avg=50.9, sd=1.5, skn=-0.388, kur=-0.275], skew [7.5 vs 20.7], 100% {45.9, 53.4} (wid=7.9 ws=5.3) (gid=47.3 gs=4.0)
[02/15 06:00:58    414s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:58    414s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:58    414s]   Stage::Reducing Power done. (took cpu=0:00:00.9 real=0:00:00.4)
[02/15 06:00:58    414s]   Stage::Balancing...
[02/15 06:00:58    414s]   Improving subtree skew...
[02/15 06:00:58    414s]     Clock DAG hash before 'Improving subtree skew': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    414s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[02/15 06:00:58    414s]       delay calculator: calls=22984, total_wall_time=1.479s, mean_wall_time=0.064ms
[02/15 06:00:58    414s]       legalizer: calls=1844, total_wall_time=0.098s, mean_wall_time=0.053ms
[02/15 06:00:58    414s]       steiner router: calls=17801, total_wall_time=1.983s, mean_wall_time=0.111ms
[02/15 06:00:58    414s]     Clock DAG hash after 'Improving subtree skew': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    414s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[02/15 06:00:58    414s]       delay calculator: calls=23005, total_wall_time=1.482s, mean_wall_time=0.064ms
[02/15 06:00:58    414s]       legalizer: calls=1864, total_wall_time=0.099s, mean_wall_time=0.053ms
[02/15 06:00:58    414s]       steiner router: calls=17813, total_wall_time=1.988s, mean_wall_time=0.112ms
[02/15 06:00:58    414s]     Clock DAG stats after 'Improving subtree skew':
[02/15 06:00:58    414s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:58    414s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:58    414s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:58    414s]       cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:58    414s]       cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:58    414s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:58    414s]       wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:58    414s]       wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:58    414s]       hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:58    414s]     Clock DAG net violations after 'Improving subtree skew': none
[02/15 06:00:58    414s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[02/15 06:00:58    414s]       Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:58    414s]       Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:58    414s]     Clock DAG library cell distribution after 'Improving subtree skew' {count}:
[02/15 06:00:58    414s]        Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:58    414s]     Primary reporting skew groups after 'Improving subtree skew':
[02/15 06:00:58    414s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4, avg=50.9, sd=1.5, skn=-0.388, kur=-0.275], skew [7.5 vs 20.7], 100% {45.9, 53.4} (wid=7.9 ws=5.3) (gid=47.3 gs=4.0)
[02/15 06:00:58    414s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:00:58    414s]           max path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[7]/CLK
[02/15 06:00:58    414s]     Skew group summary after 'Improving subtree skew':
[02/15 06:00:58    414s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4, avg=50.9, sd=1.5, skn=-0.388, kur=-0.275], skew [7.5 vs 20.7], 100% {45.9, 53.4} (wid=7.9 ws=5.3) (gid=47.3 gs=4.0)
[02/15 06:00:58    414s]     Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:58    414s]   Improving subtree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:00:58    414s]   Offloading subtrees by buffering...
[02/15 06:00:58    414s]     Clock DAG hash before 'Offloading subtrees by buffering': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    414s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[02/15 06:00:58    414s]       delay calculator: calls=23005, total_wall_time=1.482s, mean_wall_time=0.064ms
[02/15 06:00:58    414s]       legalizer: calls=1864, total_wall_time=0.099s, mean_wall_time=0.053ms
[02/15 06:00:58    414s]       steiner router: calls=17813, total_wall_time=1.988s, mean_wall_time=0.112ms
[02/15 06:00:58    414s]     Clock DAG hash after 'Offloading subtrees by buffering': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    414s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[02/15 06:00:58    414s]       delay calculator: calls=23228, total_wall_time=1.517s, mean_wall_time=0.065ms
[02/15 06:00:58    414s]       legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:58    414s]       steiner router: calls=17821, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:58    414s]     Clock DAG stats after 'Offloading subtrees by buffering':
[02/15 06:00:58    414s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:58    414s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:58    414s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:58    414s]       cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:58    414s]       cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:58    414s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:58    414s]       wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:58    414s]       wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:58    414s]       hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:58    414s]     Clock DAG net violations after 'Offloading subtrees by buffering': none
[02/15 06:00:58    414s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[02/15 06:00:58    414s]       Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:58    414s]       Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:58    414s]     Clock DAG library cell distribution after 'Offloading subtrees by buffering' {count}:
[02/15 06:00:58    414s]        Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:58    414s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[02/15 06:00:58    414s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4, avg=50.9, sd=1.5, skn=-0.388, kur=-0.275], skew [7.5 vs 20.7], 100% {45.9, 53.4} (wid=7.9 ws=5.3) (gid=47.3 gs=4.0)
[02/15 06:00:58    414s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:00:58    414s]           max path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[7]/CLK
[02/15 06:00:58    414s]     Skew group summary after 'Offloading subtrees by buffering':
[02/15 06:00:58    414s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4, avg=50.9, sd=1.5, skn=-0.388, kur=-0.275], skew [7.5 vs 20.7], 100% {45.9, 53.4} (wid=7.9 ws=5.3) (gid=47.3 gs=4.0)
[02/15 06:00:58    414s]     Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:58    414s]   Offloading subtrees by buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/15 06:00:58    414s]   AdjustingMinPinPIDs for balancing...
[02/15 06:00:58    414s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 36290d8e0969291 db2931f75f4979bd
[02/15 06:00:58    414s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[02/15 06:00:58    414s]       delay calculator: calls=23228, total_wall_time=1.517s, mean_wall_time=0.065ms
[02/15 06:00:58    414s]       legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:58    414s]       steiner router: calls=17821, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:58    414s]     Approximately balancing fragments step...
[02/15 06:00:58    414s]       Clock DAG hash before 'Approximately balancing fragments step': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    414s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[02/15 06:00:58    414s]         delay calculator: calls=23228, total_wall_time=1.517s, mean_wall_time=0.065ms
[02/15 06:00:58    414s]         legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:58    414s]         steiner router: calls=17821, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:58    414s]       Resolve constraints - Approximately balancing fragments...
[02/15 06:00:58    414s]       Resolving skew group constraints...
[02/15 06:00:58    414s]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[02/15 06:00:58    414s]       Resolving skew group constraints done.
[02/15 06:00:58    414s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:00:58    414s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[02/15 06:00:58    414s]       Trial balancer estimated the amount of delay to be added in balancing: 0.0ps
[02/15 06:00:58    414s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:00:58    414s]       Approximately balancing fragments...
[02/15 06:00:58    414s]         Moving gates to improve sub-tree skew...
[02/15 06:00:58    414s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    414s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[02/15 06:00:58    414s]             delay calculator: calls=23232, total_wall_time=1.517s, mean_wall_time=0.065ms
[02/15 06:00:58    414s]             legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:58    414s]             steiner router: calls=17825, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:58    414s]           Tried: 23 Succeeded: 0
[02/15 06:00:58    414s]           Topology Tried: 0 Succeeded: 0
[02/15 06:00:58    414s]           0 Succeeded with SS ratio
[02/15 06:00:58    414s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[02/15 06:00:58    414s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[02/15 06:00:58    415s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    415s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[02/15 06:00:58    415s]             delay calculator: calls=23232, total_wall_time=1.517s, mean_wall_time=0.065ms
[02/15 06:00:58    415s]             legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:58    415s]             steiner router: calls=17825, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:58    415s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[02/15 06:00:58    415s]             cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:58    415s]             sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:58    415s]             misc counts      : r=1, pp=0, mci=0
[02/15 06:00:58    415s]             cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:58    415s]             cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:58    415s]             sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:58    415s]             wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:58    415s]             wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:58    415s]             hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:58    415s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[02/15 06:00:58    415s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[02/15 06:00:58    415s]             Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:58    415s]             Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:58    415s]           Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[02/15 06:00:58    415s]              Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:58    415s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:58    415s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:58    415s]         Approximately balancing fragments bottom up...
[02/15 06:00:58    415s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    415s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[02/15 06:00:58    415s]             delay calculator: calls=23232, total_wall_time=1.517s, mean_wall_time=0.065ms
[02/15 06:00:58    415s]             legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:58    415s]             steiner router: calls=17825, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:58    415s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    415s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[02/15 06:00:58    415s]             delay calculator: calls=23232, total_wall_time=1.517s, mean_wall_time=0.065ms
[02/15 06:00:58    415s]             legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:58    415s]             steiner router: calls=17825, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:58    415s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[02/15 06:00:58    415s]             cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:58    415s]             sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:58    415s]             misc counts      : r=1, pp=0, mci=0
[02/15 06:00:58    415s]             cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:58    415s]             cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:58    415s]             sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:58    415s]             wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:58    415s]             wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:58    415s]             hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:58    415s]           Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[02/15 06:00:58    415s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[02/15 06:00:58    415s]             Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:58    415s]             Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:58    415s]           Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[02/15 06:00:58    415s]              Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:58    415s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:58    415s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:58    415s]         
[02/15 06:00:58    415s]         Virtual Delay Histogram:
[02/15 06:00:58    415s]         
[02/15 06:00:58    415s]         ---------------
[02/15 06:00:58    415s]         Histogram
[02/15 06:00:58    415s]         ---------------
[02/15 06:00:58    415s]         {1106 <= 0.0ps}
[02/15 06:00:58    415s]         ---------------
[02/15 06:00:58    415s]         
[02/15 06:00:58    415s]         Virtual delay statistics:
[02/15 06:00:58    415s]         
[02/15 06:00:58    415s]         ---------------------------------------------------
[02/15 06:00:58    415s]         Mean    Min    Max    Std. Dev    Count       Total
[02/15 06:00:58    415s]         ---------------------------------------------------
[02/15 06:00:58    415s]         0.0     0.0    0.0      0.0       1106.000     0.0
[02/15 06:00:58    415s]         ---------------------------------------------------
[02/15 06:00:58    415s]         
[02/15 06:00:58    415s]         Biggest Virtual delays:
[02/15 06:00:58    415s]         
[02/15 06:00:58    415s]         ---------------------------------------
[02/15 06:00:58    415s]         Virtual    Clock Tree    Pin    Pre-CTS
[02/15 06:00:58    415s]         Delay                           net
[02/15 06:00:58    415s]         ---------------------------------------
[02/15 06:00:58    415s]           (empty table)
[02/15 06:00:58    415s]         ---------------------------------------
[02/15 06:00:58    415s]         
[02/15 06:00:58    415s]         Approximately balancing fragments, wire and cell delays...
[02/15 06:00:58    415s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[02/15 06:00:58    415s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    415s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/15 06:00:58    415s]             delay calculator: calls=23234, total_wall_time=1.518s, mean_wall_time=0.065ms
[02/15 06:00:58    415s]             legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:58    415s]             steiner router: calls=17827, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:58    415s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/15 06:00:58    415s]             cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:58    415s]             sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:58    415s]             misc counts      : r=1, pp=0, mci=0
[02/15 06:00:58    415s]             cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:58    415s]             cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:58    415s]             sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:58    415s]             wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:58    415s]             wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:58    415s]             hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:58    415s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[02/15 06:00:58    415s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/15 06:00:58    415s]             Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:58    415s]             Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:58    415s]           Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[02/15 06:00:58    415s]              Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:58    415s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/15 06:00:58    415s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:58    415s]       Approximately balancing fragments done.
[02/15 06:00:58    415s]       Clock DAG hash after 'Approximately balancing fragments step': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    415s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[02/15 06:00:58    415s]         delay calculator: calls=23234, total_wall_time=1.518s, mean_wall_time=0.065ms
[02/15 06:00:58    415s]         legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:58    415s]         steiner router: calls=17827, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:58    415s]       Clock DAG stats after 'Approximately balancing fragments step':
[02/15 06:00:58    415s]         cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:58    415s]         sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:58    415s]         misc counts      : r=1, pp=0, mci=0
[02/15 06:00:58    415s]         cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:58    415s]         cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:58    415s]         sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:58    415s]         wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:58    415s]         wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:58    415s]         hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:58    415s]       Clock DAG net violations after 'Approximately balancing fragments step': none
[02/15 06:00:58    415s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[02/15 06:00:58    415s]         Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:58    415s]         Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:58    415s]       Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[02/15 06:00:58    415s]          Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:58    415s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:58    415s]     Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/15 06:00:58    415s]     Clock DAG hash after Approximately balancing fragments: 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    415s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[02/15 06:00:58    415s]       delay calculator: calls=23234, total_wall_time=1.518s, mean_wall_time=0.065ms
[02/15 06:00:58    415s]       legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:58    415s]       steiner router: calls=17827, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:58    415s]     Clock DAG stats after Approximately balancing fragments:
[02/15 06:00:58    415s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:58    415s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:58    415s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:58    415s]       cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:58    415s]       cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:58    415s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:58    415s]       wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:58    415s]       wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:58    415s]       hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:58    415s]     Clock DAG net violations after Approximately balancing fragments: none
[02/15 06:00:58    415s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[02/15 06:00:58    415s]       Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:58    415s]       Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:58    415s]     Clock DAG library cell distribution after Approximately balancing fragments {count}:
[02/15 06:00:58    415s]        Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:58    415s]     Primary reporting skew groups after Approximately balancing fragments:
[02/15 06:00:58    415s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:58    415s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:00:58    415s]           max path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[7]/CLK
[02/15 06:00:58    415s]     Skew group summary after Approximately balancing fragments:
[02/15 06:00:58    415s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:58    415s]     Improving fragments clock skew...
[02/15 06:00:58    415s]       Clock DAG hash before 'Improving fragments clock skew': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:58    415s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[02/15 06:00:58    415s]         delay calculator: calls=23234, total_wall_time=1.518s, mean_wall_time=0.065ms
[02/15 06:00:58    415s]         legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:58    415s]         steiner router: calls=17827, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:59    415s]       Clock DAG hash after 'Improving fragments clock skew': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:59    415s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[02/15 06:00:59    415s]         delay calculator: calls=23234, total_wall_time=1.518s, mean_wall_time=0.065ms
[02/15 06:00:59    415s]         legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:59    415s]         steiner router: calls=17827, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:59    415s]       Clock DAG stats after 'Improving fragments clock skew':
[02/15 06:00:59    415s]         cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:59    415s]         sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:59    415s]         misc counts      : r=1, pp=0, mci=0
[02/15 06:00:59    415s]         cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:59    415s]         cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:59    415s]         sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:59    415s]         wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:59    415s]         wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:59    415s]         hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:59    415s]       Clock DAG net violations after 'Improving fragments clock skew': none
[02/15 06:00:59    415s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[02/15 06:00:59    415s]         Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:59    415s]         Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:59    415s]       Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[02/15 06:00:59    415s]          Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:59    415s]       Primary reporting skew groups after 'Improving fragments clock skew':
[02/15 06:00:59    415s]         skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:59    415s]             min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:00:59    415s]             max path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[7]/CLK
[02/15 06:00:59    415s]       Skew group summary after 'Improving fragments clock skew':
[02/15 06:00:59    415s]         skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:59    415s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:59    415s]     Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:59    415s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:59    415s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/15 06:00:59    415s]   Approximately balancing step...
[02/15 06:00:59    415s]     Clock DAG hash before 'Approximately balancing step': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:59    415s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[02/15 06:00:59    415s]       delay calculator: calls=23234, total_wall_time=1.518s, mean_wall_time=0.065ms
[02/15 06:00:59    415s]       legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:59    415s]       steiner router: calls=17827, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:59    415s]     Resolve constraints - Approximately balancing...
[02/15 06:00:59    415s]     Resolving skew group constraints...
[02/15 06:00:59    415s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[02/15 06:00:59    415s]     Resolving skew group constraints done.
[02/15 06:00:59    415s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:59    415s]     Approximately balancing...
[02/15 06:00:59    415s]       Approximately balancing, wire and cell delays...
[02/15 06:00:59    415s]       Approximately balancing, wire and cell delays, iteration 1...
[02/15 06:00:59    415s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:59    415s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[02/15 06:00:59    415s]           delay calculator: calls=23234, total_wall_time=1.518s, mean_wall_time=0.065ms
[02/15 06:00:59    415s]           legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:59    415s]           steiner router: calls=17827, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:59    415s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/15 06:00:59    415s]           cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:59    415s]           sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:59    415s]           misc counts      : r=1, pp=0, mci=0
[02/15 06:00:59    415s]           cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:59    415s]           cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:59    415s]           sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:59    415s]           wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:59    415s]           wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:59    415s]           hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:59    415s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[02/15 06:00:59    415s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[02/15 06:00:59    415s]           Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:59    415s]           Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:59    415s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[02/15 06:00:59    415s]            Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:59    415s]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/15 06:00:59    415s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:59    415s]     Approximately balancing done.
[02/15 06:00:59    415s]     Clock DAG hash after 'Approximately balancing step': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:59    415s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[02/15 06:00:59    415s]       delay calculator: calls=23234, total_wall_time=1.518s, mean_wall_time=0.065ms
[02/15 06:00:59    415s]       legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:59    415s]       steiner router: calls=17827, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:59    415s]     Clock DAG stats after 'Approximately balancing step':
[02/15 06:00:59    415s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:59    415s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:59    415s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:59    415s]       cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:59    415s]       cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:59    415s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:59    415s]       wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:59    415s]       wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:59    415s]       hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:59    415s]     Clock DAG net violations after 'Approximately balancing step': none
[02/15 06:00:59    415s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[02/15 06:00:59    415s]       Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:59    415s]       Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:59    415s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[02/15 06:00:59    415s]        Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:59    415s]     Primary reporting skew groups after 'Approximately balancing step':
[02/15 06:00:59    415s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:59    415s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:00:59    415s]           max path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[7]/CLK
[02/15 06:00:59    415s]     Skew group summary after 'Approximately balancing step':
[02/15 06:00:59    415s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:59    415s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:59    415s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:00:59    415s]   Approximately balancing paths...
[02/15 06:00:59    415s]     Clock DAG hash before 'Approximately balancing paths': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:59    415s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[02/15 06:00:59    415s]       delay calculator: calls=23234, total_wall_time=1.518s, mean_wall_time=0.065ms
[02/15 06:00:59    415s]       legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:59    415s]       steiner router: calls=17827, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:59    415s]     Added 0 buffers.
[02/15 06:00:59    415s]     Clock DAG hash after 'Approximately balancing paths': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:59    415s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[02/15 06:00:59    415s]       delay calculator: calls=23234, total_wall_time=1.518s, mean_wall_time=0.065ms
[02/15 06:00:59    415s]       legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:59    415s]       steiner router: calls=17827, total_wall_time=1.993s, mean_wall_time=0.112ms
[02/15 06:00:59    415s]     Clock DAG stats after 'Approximately balancing paths':
[02/15 06:00:59    415s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:59    415s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:59    415s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:59    415s]       cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:59    415s]       cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:59    415s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:59    415s]       wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:59    415s]       wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:59    415s]       hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:59    415s]     Clock DAG net violations after 'Approximately balancing paths': none
[02/15 06:00:59    415s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[02/15 06:00:59    415s]       Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:59    415s]       Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:59    415s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[02/15 06:00:59    415s]        Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:59    415s]     Primary reporting skew groups after 'Approximately balancing paths':
[02/15 06:00:59    415s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4, avg=50.9, sd=1.5, skn=-0.388, kur=-0.275], skew [7.5 vs 20.7], 100% {45.9, 53.4} (wid=7.9 ws=5.3) (gid=47.3 gs=4.0)
[02/15 06:00:59    415s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:00:59    415s]           max path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[7]/CLK
[02/15 06:00:59    415s]     Skew group summary after 'Approximately balancing paths':
[02/15 06:00:59    415s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4, avg=50.9, sd=1.5, skn=-0.388, kur=-0.275], skew [7.5 vs 20.7], 100% {45.9, 53.4} (wid=7.9 ws=5.3) (gid=47.3 gs=4.0)
[02/15 06:00:59    415s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:59    415s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:59    415s]   Stage::Balancing done. (took cpu=0:00:00.8 real=0:00:00.9)
[02/15 06:00:59    415s]   Stage::Polishing...
[02/15 06:00:59    415s]   Clock tree timing engine global stage delay update for tc_tt:both.late...
[02/15 06:00:59    415s]   Clock tree timing engine global stage delay update for tc_tt:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:00:59    415s]   Clock DAG hash before polishing: 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:59    415s]   CTS services accumulated run-time stats before polishing:
[02/15 06:00:59    415s]     delay calculator: calls=23256, total_wall_time=1.523s, mean_wall_time=0.066ms
[02/15 06:00:59    415s]     legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:59    415s]     steiner router: calls=17849, total_wall_time=2.045s, mean_wall_time=0.115ms
[02/15 06:00:59    415s]   Clock DAG stats before polishing:
[02/15 06:00:59    415s]     cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:59    415s]     sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:59    415s]     misc counts      : r=1, pp=0, mci=0
[02/15 06:00:59    415s]     cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:59    415s]     cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:59    415s]     sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:59    415s]     wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:59    415s]     wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:59    415s]     hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:59    415s]   Clock DAG net violations before polishing: none
[02/15 06:00:59    415s]   Clock DAG primary half-corner transition distribution before polishing:
[02/15 06:00:59    415s]     Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:59    415s]     Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:59    415s]   Clock DAG library cell distribution before polishing {count}:
[02/15 06:00:59    415s]      Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:59    415s]   Primary reporting skew groups before polishing:
[02/15 06:00:59    415s]     skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:59    415s]         min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:00:59    415s]         max path sink: u_array_gen_row[1].gen_col[1].u_pe_u_mac_acc_reg_reg[29]/CLK
[02/15 06:00:59    415s]   Skew group summary before polishing:
[02/15 06:00:59    415s]     skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:59    415s]   
[02/15 06:00:59    415s]   
[02/15 06:00:59    415s]   Merging balancing drivers for power...
[02/15 06:00:59    415s]     Clock DAG hash before 'Merging balancing drivers for power': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:59    415s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[02/15 06:00:59    415s]       delay calculator: calls=23256, total_wall_time=1.523s, mean_wall_time=0.066ms
[02/15 06:00:59    415s]       legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:59    415s]       steiner router: calls=17849, total_wall_time=2.045s, mean_wall_time=0.115ms
[02/15 06:00:59    415s]     Tried: 23 Succeeded: 0
[02/15 06:00:59    415s]     Clock DAG hash after 'Merging balancing drivers for power': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:59    415s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[02/15 06:00:59    415s]       delay calculator: calls=23256, total_wall_time=1.523s, mean_wall_time=0.066ms
[02/15 06:00:59    415s]       legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:59    415s]       steiner router: calls=17849, total_wall_time=2.045s, mean_wall_time=0.115ms
[02/15 06:00:59    415s]     Clock DAG stats after 'Merging balancing drivers for power':
[02/15 06:00:59    415s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:59    415s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:59    415s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:59    415s]       cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:59    415s]       cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:59    415s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:59    415s]       wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:59    415s]       wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:59    415s]       hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:59    415s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[02/15 06:00:59    415s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[02/15 06:00:59    415s]       Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:59    415s]       Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:59    415s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[02/15 06:00:59    415s]        Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:59    415s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[02/15 06:00:59    415s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:59    415s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:00:59    415s]           max path sink: u_array_gen_row[1].gen_col[1].u_pe_u_mac_acc_reg_reg[29]/CLK
[02/15 06:00:59    415s]     Skew group summary after 'Merging balancing drivers for power':
[02/15 06:00:59    415s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4], skew [7.5 vs 20.7]
[02/15 06:00:59    415s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:59    415s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:59    415s]   Improving clock skew...
[02/15 06:00:59    415s]     Clock DAG hash before 'Improving clock skew': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:59    415s]     CTS services accumulated run-time stats before 'Improving clock skew':
[02/15 06:00:59    415s]       delay calculator: calls=23256, total_wall_time=1.523s, mean_wall_time=0.066ms
[02/15 06:00:59    415s]       legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:59    415s]       steiner router: calls=17849, total_wall_time=2.045s, mean_wall_time=0.115ms
[02/15 06:00:59    415s]     Clock DAG hash after 'Improving clock skew': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:59    415s]     CTS services accumulated run-time stats after 'Improving clock skew':
[02/15 06:00:59    415s]       delay calculator: calls=23256, total_wall_time=1.523s, mean_wall_time=0.066ms
[02/15 06:00:59    415s]       legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:59    415s]       steiner router: calls=17849, total_wall_time=2.045s, mean_wall_time=0.115ms
[02/15 06:00:59    415s]     Clock DAG stats after 'Improving clock skew':
[02/15 06:00:59    415s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:00:59    415s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:00:59    415s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:00:59    415s]       cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:00:59    415s]       cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:00:59    415s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:00:59    415s]       wire capacitance : top=0.000fF, trunk=87.126fF, leaf=583.423fF, total=670.548fF
[02/15 06:00:59    415s]       wire lengths     : top=0.000um, trunk=499.940um, leaf=3346.372um, total=3846.312um
[02/15 06:00:59    415s]       hp wire lengths  : top=0.000um, trunk=277.560um, leaf=1353.024um, total=1630.584um
[02/15 06:00:59    415s]     Clock DAG net violations after 'Improving clock skew': none
[02/15 06:00:59    415s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[02/15 06:00:59    415s]       Trunk : target=44.4ps count=5 avg=17.1ps sd=4.5ps min=9.3ps max=20.0ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:00:59    415s]       Leaf  : target=44.4ps count=17 avg=42.3ps sd=1.4ps min=39.8ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 1 <= 40.0ps, 6 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:00:59    415s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[02/15 06:00:59    415s]        Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:00:59    415s]     Primary reporting skew groups after 'Improving clock skew':
[02/15 06:00:59    415s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4, avg=50.9, sd=1.4, skn=-0.494, kur=0.028], skew [7.5 vs 20.7], 100% {45.9, 53.4} (wid=7.9 ws=5.2) (gid=47.1 gs=3.9)
[02/15 06:00:59    415s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:00:59    415s]           max path sink: u_array_gen_row[1].gen_col[1].u_pe_u_mac_acc_reg_reg[29]/CLK
[02/15 06:00:59    415s]     Skew group summary after 'Improving clock skew':
[02/15 06:00:59    415s]       skew_group clk/func_mode: insertion delay [min=45.9, max=53.4, avg=50.9, sd=1.4, skn=-0.494, kur=0.028], skew [7.5 vs 20.7], 100% {45.9, 53.4} (wid=7.9 ws=5.2) (gid=47.1 gs=3.9)
[02/15 06:00:59    415s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:59    415s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:59    415s]   Moving gates to reduce wire capacitance...
[02/15 06:00:59    415s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 36290d8e0969291 db2931f75f4979bd 254ae9720d1b793c 44734d69bf042071 3c577b6fc4263308
[02/15 06:00:59    415s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[02/15 06:00:59    415s]       delay calculator: calls=23256, total_wall_time=1.523s, mean_wall_time=0.066ms
[02/15 06:00:59    415s]       legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:59    415s]       steiner router: calls=17849, total_wall_time=2.045s, mean_wall_time=0.115ms
[02/15 06:00:59    415s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[02/15 06:00:59    415s]     Iteration 1...
[02/15 06:00:59    415s]       Artificially removing short and long paths...
[02/15 06:00:59    415s]         Clock DAG hash before 'Artificially removing short and long paths': 36290d8e0969291 db2931f75f4979bd
[02/15 06:00:59    415s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/15 06:00:59    415s]           delay calculator: calls=23256, total_wall_time=1.523s, mean_wall_time=0.066ms
[02/15 06:00:59    415s]           legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:59    415s]           steiner router: calls=17849, total_wall_time=2.045s, mean_wall_time=0.115ms
[02/15 06:00:59    415s]         For skew_group clk/func_mode target band (45.9, 53.4)
[02/15 06:00:59    415s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:59    415s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:59    415s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[02/15 06:00:59    415s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 36290d8e0969291 db2931f75f4979bd
[02/15 06:00:59    415s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[02/15 06:00:59    415s]           delay calculator: calls=23256, total_wall_time=1.523s, mean_wall_time=0.066ms
[02/15 06:00:59    415s]           legalizer: calls=1883, total_wall_time=0.100s, mean_wall_time=0.053ms
[02/15 06:00:59    415s]           steiner router: calls=17849, total_wall_time=2.045s, mean_wall_time=0.115ms
[02/15 06:00:59    415s]         Legalizer releasing space for clock trees
[02/15 06:00:59    415s]         Legalizing clock trees...
[02/15 06:00:59    415s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:00:59    415s]         Legalizer API calls during this step: 124 succeeded with high effort: 124 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:00:59    415s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/15 06:00:59    415s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[02/15 06:00:59    415s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': dbe2ac061ecde50c cd6c3d9c4baa9c38
[02/15 06:00:59    415s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[02/15 06:00:59    415s]           delay calculator: calls=23425, total_wall_time=1.548s, mean_wall_time=0.066ms
[02/15 06:00:59    415s]           legalizer: calls=2007, total_wall_time=0.107s, mean_wall_time=0.053ms
[02/15 06:00:59    415s]           steiner router: calls=18007, total_wall_time=2.117s, mean_wall_time=0.118ms
[02/15 06:00:59    415s]         Moving gates: 
[02/15 06:00:59    415s]         Legalizer releasing space for clock trees
[02/15 06:00:59    416s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/15 06:01:00    417s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:00    417s]         100% 
[02/15 06:01:00    417s]         Legalizer API calls during this step: 294 succeeded with high effort: 294 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:00    417s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.1 real=0:00:00.5)
[02/15 06:01:00    417s]     Iteration 1 done.
[02/15 06:01:00    417s]     Iteration 2...
[02/15 06:01:00    417s]       Artificially removing short and long paths...
[02/15 06:01:00    417s]         Clock DAG hash before 'Artificially removing short and long paths': 281d3657779a12a3 9ddfaf7b3fbfe927
[02/15 06:01:00    417s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/15 06:01:00    417s]           delay calculator: calls=23717, total_wall_time=1.602s, mean_wall_time=0.068ms
[02/15 06:01:00    417s]           legalizer: calls=2301, total_wall_time=0.130s, mean_wall_time=0.056ms
[02/15 06:01:00    417s]           steiner router: calls=18388, total_wall_time=2.377s, mean_wall_time=0.129ms
[02/15 06:01:00    417s]         For skew_group clk/func_mode target band (43.7, 53.1)
[02/15 06:01:00    417s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:00    417s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:00    417s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[02/15 06:01:00    417s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 281d3657779a12a3 9ddfaf7b3fbfe927
[02/15 06:01:00    417s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[02/15 06:01:00    417s]           delay calculator: calls=23719, total_wall_time=1.602s, mean_wall_time=0.068ms
[02/15 06:01:00    417s]           legalizer: calls=2301, total_wall_time=0.130s, mean_wall_time=0.056ms
[02/15 06:01:00    417s]           steiner router: calls=18390, total_wall_time=2.378s, mean_wall_time=0.129ms
[02/15 06:01:00    417s]         Legalizer releasing space for clock trees
[02/15 06:01:00    417s]         Legalizing clock trees...
[02/15 06:01:00    417s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:00    417s]         Legalizer API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:00    417s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.2)
[02/15 06:01:00    417s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[02/15 06:01:00    417s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 22dbd86fa3d0123c 8811a34163b63290
[02/15 06:01:00    417s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[02/15 06:01:00    417s]           delay calculator: calls=23779, total_wall_time=1.611s, mean_wall_time=0.068ms
[02/15 06:01:00    417s]           legalizer: calls=2414, total_wall_time=0.136s, mean_wall_time=0.056ms
[02/15 06:01:00    417s]           steiner router: calls=18516, total_wall_time=2.439s, mean_wall_time=0.132ms
[02/15 06:01:00    417s]         Moving gates: 
[02/15 06:01:00    417s]         Legalizer releasing space for clock trees
[02/15 06:01:00    417s]         ...20% ...40% ...60% ..Legalizing clock trees...
[02/15 06:01:00    418s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:00    418s]         .80% ...100% 
[02/15 06:01:00    418s]         Legalizer API calls during this step: 294 succeeded with high effort: 294 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:00    418s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.8 real=0:00:00.3)
[02/15 06:01:00    418s]     Iteration 2 done.
[02/15 06:01:00    418s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[02/15 06:01:00    418s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 2527fdda94e210f 4ea590c1c47807e3 254ae9720d1b793c 5bd5b0a5e6a18f1d d9bef086860de9f5
[02/15 06:01:00    418s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[02/15 06:01:00    418s]       delay calculator: calls=23922, total_wall_time=1.631s, mean_wall_time=0.068ms
[02/15 06:01:00    418s]       legalizer: calls=2708, total_wall_time=0.151s, mean_wall_time=0.056ms
[02/15 06:01:00    418s]       steiner router: calls=18864, total_wall_time=2.631s, mean_wall_time=0.139ms
[02/15 06:01:00    418s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[02/15 06:01:00    418s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:00    418s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:00    418s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:01:00    418s]       cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:01:00    418s]       cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:01:00    418s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:00    418s]       wire capacitance : top=0.000fF, trunk=76.014fF, leaf=573.608fF, total=649.622fF
[02/15 06:01:00    418s]       wire lengths     : top=0.000um, trunk=435.860um, leaf=3288.907um, total=3724.767um
[02/15 06:01:00    418s]       hp wire lengths  : top=0.000um, trunk=235.440um, leaf=1341.144um, total=1576.584um
[02/15 06:01:00    418s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[02/15 06:01:00    418s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[02/15 06:01:00    418s]       Trunk : target=44.4ps count=5 avg=15.7ps sd=3.9ps min=9.3ps max=18.7ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:00    418s]       Leaf  : target=44.4ps count=17 avg=41.8ps sd=1.5ps min=39.1ps max=44.0ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 8 <= 42.2ps, 7 <= 44.4ps}
[02/15 06:01:00    418s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[02/15 06:01:00    418s]        Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:01:00    418s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[02/15 06:01:00    418s]       skew_group clk/func_mode: insertion delay [min=43.7, max=53.1, avg=49.8, sd=2.0, skn=-0.746, kur=0.132], skew [9.4 vs 20.7], 100% {43.7, 53.1} (wid=7.8 ws=5.8) (gid=46.6 gs=4.9)
[02/15 06:01:00    418s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:01:00    418s]           max path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[7]/CLK
[02/15 06:01:00    418s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[02/15 06:01:00    418s]       skew_group clk/func_mode: insertion delay [min=43.7, max=53.1, avg=49.8, sd=2.0, skn=-0.746, kur=0.132], skew [9.4 vs 20.7], 100% {43.7, 53.1} (wid=7.8 ws=5.8) (gid=46.6 gs=4.9)
[02/15 06:01:00    418s]     Legalizer API calls during this step: 825 succeeded with high effort: 825 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:00    418s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:02.7 real=0:00:01.5)
[02/15 06:01:00    418s]   Reducing clock tree power 3...
[02/15 06:01:00    418s]     Clock DAG hash before 'Reducing clock tree power 3': 2527fdda94e210f 4ea590c1c47807e3 254ae9720d1b793c 5bd5b0a5e6a18f1d d9bef086860de9f5
[02/15 06:01:00    418s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[02/15 06:01:00    418s]       delay calculator: calls=23922, total_wall_time=1.631s, mean_wall_time=0.068ms
[02/15 06:01:00    418s]       legalizer: calls=2708, total_wall_time=0.151s, mean_wall_time=0.056ms
[02/15 06:01:00    418s]       steiner router: calls=18864, total_wall_time=2.631s, mean_wall_time=0.139ms
[02/15 06:01:00    418s]     Artificially removing short and long paths...
[02/15 06:01:00    418s]       Clock DAG hash before 'Artificially removing short and long paths': 2527fdda94e210f 4ea590c1c47807e3
[02/15 06:01:00    418s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/15 06:01:00    418s]         delay calculator: calls=23922, total_wall_time=1.631s, mean_wall_time=0.068ms
[02/15 06:01:00    418s]         legalizer: calls=2708, total_wall_time=0.151s, mean_wall_time=0.056ms
[02/15 06:01:00    418s]         steiner router: calls=18864, total_wall_time=2.631s, mean_wall_time=0.139ms
[02/15 06:01:00    418s]       For skew_group clk/func_mode target band (43.7, 53.1)
[02/15 06:01:00    418s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:00    418s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:00    418s]     Initial gate capacitance is (rise=576.520fF fall=577.867fF).
[02/15 06:01:00    418s]     Resizing gates: 
[02/15 06:01:00    418s]     Legalizer releasing space for clock trees
[02/15 06:01:00    418s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/15 06:01:01    418s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:01    418s]     100% 
[02/15 06:01:01    418s]     Clock DAG hash after 'Reducing clock tree power 3': 2527fdda94e210f 4ea590c1c47807e3 254ae9720d1b793c 5bd5b0a5e6a18f1d d9bef086860de9f5
[02/15 06:01:01    418s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[02/15 06:01:01    418s]       delay calculator: calls=24189, total_wall_time=1.695s, mean_wall_time=0.070ms
[02/15 06:01:01    418s]       legalizer: calls=2756, total_wall_time=0.153s, mean_wall_time=0.055ms
[02/15 06:01:01    418s]       steiner router: calls=18886, total_wall_time=2.641s, mean_wall_time=0.140ms
[02/15 06:01:01    418s]     Clock DAG stats after 'Reducing clock tree power 3':
[02/15 06:01:01    418s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:01    418s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:01    418s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:01:01    418s]       cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:01:01    418s]       cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:01:01    418s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:01    418s]       wire capacitance : top=0.000fF, trunk=76.014fF, leaf=573.608fF, total=649.622fF
[02/15 06:01:01    418s]       wire lengths     : top=0.000um, trunk=435.860um, leaf=3288.907um, total=3724.767um
[02/15 06:01:01    418s]       hp wire lengths  : top=0.000um, trunk=235.440um, leaf=1341.144um, total=1576.584um
[02/15 06:01:01    418s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[02/15 06:01:01    418s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[02/15 06:01:01    418s]       Trunk : target=44.4ps count=5 avg=15.7ps sd=3.9ps min=9.3ps max=18.7ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:01    418s]       Leaf  : target=44.4ps count=17 avg=41.8ps sd=1.5ps min=39.1ps max=44.0ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 8 <= 42.2ps, 7 <= 44.4ps}
[02/15 06:01:01    418s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[02/15 06:01:01    418s]        Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:01:01    418s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[02/15 06:01:01    418s]       skew_group clk/func_mode: insertion delay [min=43.7, max=53.1, avg=49.8, sd=2.0, skn=-0.746, kur=0.132], skew [9.4 vs 20.7], 100% {43.7, 53.1} (wid=7.8 ws=5.8) (gid=46.6 gs=4.9)
[02/15 06:01:01    418s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:01:01    418s]           max path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[7]/CLK
[02/15 06:01:01    418s]     Skew group summary after 'Reducing clock tree power 3':
[02/15 06:01:01    418s]       skew_group clk/func_mode: insertion delay [min=43.7, max=53.1, avg=49.8, sd=2.0, skn=-0.746, kur=0.132], skew [9.4 vs 20.7], 100% {43.7, 53.1} (wid=7.8 ws=5.8) (gid=46.6 gs=4.9)
[02/15 06:01:01    418s]     Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:01    418s]   Reducing clock tree power 3 done. (took cpu=0:00:00.5 real=0:00:00.2)
[02/15 06:01:01    418s]   Improving insertion delay...
[02/15 06:01:01    418s]     Clock DAG hash before 'Improving insertion delay': 2527fdda94e210f 4ea590c1c47807e3 254ae9720d1b793c 5bd5b0a5e6a18f1d d9bef086860de9f5
[02/15 06:01:01    418s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[02/15 06:01:01    418s]       delay calculator: calls=24189, total_wall_time=1.695s, mean_wall_time=0.070ms
[02/15 06:01:01    418s]       legalizer: calls=2756, total_wall_time=0.153s, mean_wall_time=0.055ms
[02/15 06:01:01    418s]       steiner router: calls=18886, total_wall_time=2.641s, mean_wall_time=0.140ms
[02/15 06:01:01    418s]     Clock DAG hash after 'Improving insertion delay': 2527fdda94e210f 4ea590c1c47807e3 254ae9720d1b793c 5bd5b0a5e6a18f1d d9bef086860de9f5
[02/15 06:01:01    418s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[02/15 06:01:01    418s]       delay calculator: calls=24189, total_wall_time=1.695s, mean_wall_time=0.070ms
[02/15 06:01:01    418s]       legalizer: calls=2756, total_wall_time=0.153s, mean_wall_time=0.055ms
[02/15 06:01:01    418s]       steiner router: calls=18886, total_wall_time=2.641s, mean_wall_time=0.140ms
[02/15 06:01:01    418s]     Clock DAG stats after 'Improving insertion delay':
[02/15 06:01:01    418s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:01    418s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:01    418s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:01:01    418s]       cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:01:01    418s]       cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:01:01    418s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:01    418s]       wire capacitance : top=0.000fF, trunk=76.014fF, leaf=573.608fF, total=649.622fF
[02/15 06:01:01    418s]       wire lengths     : top=0.000um, trunk=435.860um, leaf=3288.907um, total=3724.767um
[02/15 06:01:01    418s]       hp wire lengths  : top=0.000um, trunk=235.440um, leaf=1341.144um, total=1576.584um
[02/15 06:01:01    418s]     Clock DAG net violations after 'Improving insertion delay': none
[02/15 06:01:01    418s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[02/15 06:01:01    418s]       Trunk : target=44.4ps count=5 avg=15.7ps sd=3.9ps min=9.3ps max=18.7ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:01    418s]       Leaf  : target=44.4ps count=17 avg=41.8ps sd=1.5ps min=39.1ps max=44.0ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 8 <= 42.2ps, 7 <= 44.4ps}
[02/15 06:01:01    418s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[02/15 06:01:01    418s]        Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:01:01    418s]     Primary reporting skew groups after 'Improving insertion delay':
[02/15 06:01:01    418s]       skew_group clk/func_mode: insertion delay [min=43.7, max=53.1, avg=49.8, sd=2.0, skn=-0.746, kur=0.132], skew [9.4 vs 20.7], 100% {43.7, 53.1} (wid=7.8 ws=5.8) (gid=46.6 gs=4.9)
[02/15 06:01:01    418s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:01:01    418s]           max path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[7]/CLK
[02/15 06:01:01    418s]     Skew group summary after 'Improving insertion delay':
[02/15 06:01:01    418s]       skew_group clk/func_mode: insertion delay [min=43.7, max=53.1, avg=49.8, sd=2.0, skn=-0.746, kur=0.132], skew [9.4 vs 20.7], 100% {43.7, 53.1} (wid=7.8 ws=5.8) (gid=46.6 gs=4.9)
[02/15 06:01:01    418s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:01    418s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:01    418s]   Wire Opt OverFix...
[02/15 06:01:01    418s]     Clock DAG hash before 'Wire Opt OverFix': 2527fdda94e210f 4ea590c1c47807e3 254ae9720d1b793c 5bd5b0a5e6a18f1d d9bef086860de9f5
[02/15 06:01:01    418s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[02/15 06:01:01    418s]       delay calculator: calls=24189, total_wall_time=1.695s, mean_wall_time=0.070ms
[02/15 06:01:01    418s]       legalizer: calls=2756, total_wall_time=0.153s, mean_wall_time=0.055ms
[02/15 06:01:01    418s]       steiner router: calls=18886, total_wall_time=2.641s, mean_wall_time=0.140ms
[02/15 06:01:01    418s]     Wire Reduction extra effort...
[02/15 06:01:01    418s]       Clock DAG hash before 'Wire Reduction extra effort': 2527fdda94e210f 4ea590c1c47807e3 254ae9720d1b793c 5bd5b0a5e6a18f1d d9bef086860de9f5
[02/15 06:01:01    418s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[02/15 06:01:01    418s]         delay calculator: calls=24189, total_wall_time=1.695s, mean_wall_time=0.070ms
[02/15 06:01:01    418s]         legalizer: calls=2756, total_wall_time=0.153s, mean_wall_time=0.055ms
[02/15 06:01:01    418s]         steiner router: calls=18886, total_wall_time=2.641s, mean_wall_time=0.140ms
[02/15 06:01:01    418s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[02/15 06:01:01    418s]       Artificially removing short and long paths...
[02/15 06:01:01    418s]         Clock DAG hash before 'Artificially removing short and long paths': 2527fdda94e210f 4ea590c1c47807e3
[02/15 06:01:01    418s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/15 06:01:01    418s]           delay calculator: calls=24189, total_wall_time=1.695s, mean_wall_time=0.070ms
[02/15 06:01:01    418s]           legalizer: calls=2756, total_wall_time=0.153s, mean_wall_time=0.055ms
[02/15 06:01:01    418s]           steiner router: calls=18886, total_wall_time=2.641s, mean_wall_time=0.140ms
[02/15 06:01:01    418s]         For skew_group clk/func_mode target band (43.7, 53.1)
[02/15 06:01:01    418s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:01    418s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:01    418s]       Global shorten wires A0...
[02/15 06:01:01    418s]         Clock DAG hash before 'Global shorten wires A0': 2527fdda94e210f 4ea590c1c47807e3
[02/15 06:01:01    418s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[02/15 06:01:01    418s]           delay calculator: calls=24189, total_wall_time=1.695s, mean_wall_time=0.070ms
[02/15 06:01:01    418s]           legalizer: calls=2756, total_wall_time=0.153s, mean_wall_time=0.055ms
[02/15 06:01:01    418s]           steiner router: calls=18886, total_wall_time=2.641s, mean_wall_time=0.140ms
[02/15 06:01:01    418s]         Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:01    418s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:01    418s]       Move For Wirelength - core...
[02/15 06:01:01    418s]         Clock DAG hash before 'Move For Wirelength - core': 2527fdda94e210f 4ea590c1c47807e3
[02/15 06:01:01    418s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/15 06:01:01    418s]           delay calculator: calls=24189, total_wall_time=1.695s, mean_wall_time=0.070ms
[02/15 06:01:01    418s]           legalizer: calls=2773, total_wall_time=0.153s, mean_wall_time=0.055ms
[02/15 06:01:01    418s]           steiner router: calls=18890, total_wall_time=2.642s, mean_wall_time=0.140ms
[02/15 06:01:01    419s]         Move for wirelength. considered=22, filtered=0, permitted=21, cannotCompute=1, computed=20, moveTooSmall=26, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=18, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=51, accepted=2
[02/15 06:01:01    419s]         Max accepted move=7.776um, total accepted move=9.936um, average move=4.968um
[02/15 06:01:01    419s]         Move for wirelength. considered=22, filtered=0, permitted=21, cannotCompute=2, computed=19, moveTooSmall=27, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=18, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=49, accepted=3
[02/15 06:01:01    419s]         Max accepted move=6.480um, total accepted move=10.800um, average move=3.600um
[02/15 06:01:01    419s]         Move for wirelength. considered=22, filtered=0, permitted=21, cannotCompute=2, computed=19, moveTooSmall=27, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=20, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=53, accepted=0
[02/15 06:01:01    419s]         Max accepted move=0.000um, total accepted move=0.000um
[02/15 06:01:01    419s]         Legalizer API calls during this step: 298 succeeded with high effort: 298 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:01    419s]       Move For Wirelength - core done. (took cpu=0:00:00.7 real=0:00:00.4)
[02/15 06:01:01    419s]       Global shorten wires A1...
[02/15 06:01:01    419s]         Clock DAG hash before 'Global shorten wires A1': e0446d82b41399d2 160efc3a9f715366
[02/15 06:01:01    419s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[02/15 06:01:01    419s]           delay calculator: calls=24315, total_wall_time=1.713s, mean_wall_time=0.070ms
[02/15 06:01:01    419s]           legalizer: calls=3071, total_wall_time=0.175s, mean_wall_time=0.057ms
[02/15 06:01:01    419s]           steiner router: calls=19276, total_wall_time=2.830s, mean_wall_time=0.147ms
[02/15 06:01:01    419s]         Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:01    419s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:01    419s]       Move For Wirelength - core...
[02/15 06:01:01    419s]         Clock DAG hash before 'Move For Wirelength - core': e0446d82b41399d2 160efc3a9f715366
[02/15 06:01:01    419s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[02/15 06:01:01    419s]           delay calculator: calls=24315, total_wall_time=1.713s, mean_wall_time=0.070ms
[02/15 06:01:01    419s]           legalizer: calls=3093, total_wall_time=0.176s, mean_wall_time=0.057ms
[02/15 06:01:01    419s]           steiner router: calls=19278, total_wall_time=2.830s, mean_wall_time=0.147ms
[02/15 06:01:01    419s]         Move for wirelength. considered=22, filtered=0, permitted=21, cannotCompute=18, computed=3, moveTooSmall=41, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=0, accepted=0
[02/15 06:01:01    419s]         Max accepted move=0.000um, total accepted move=0.000um
[02/15 06:01:01    419s]         Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:01    419s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:01    419s]       Global shorten wires B...
[02/15 06:01:01    419s]         Clock DAG hash before 'Global shorten wires B': e0446d82b41399d2 160efc3a9f715366
[02/15 06:01:01    419s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[02/15 06:01:01    419s]           delay calculator: calls=24319, total_wall_time=1.714s, mean_wall_time=0.070ms
[02/15 06:01:01    419s]           legalizer: calls=3113, total_wall_time=0.177s, mean_wall_time=0.057ms
[02/15 06:01:01    419s]           steiner router: calls=19280, total_wall_time=2.831s, mean_wall_time=0.147ms
[02/15 06:01:01    419s]         Legalizer API calls during this step: 85 succeeded with high effort: 85 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:01    419s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.1)
[02/15 06:01:01    419s]       Move For Wirelength - branch...
[02/15 06:01:01    419s]         Clock DAG hash before 'Move For Wirelength - branch': e0446d82b41399d2 160efc3a9f715366
[02/15 06:01:01    419s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[02/15 06:01:01    419s]           delay calculator: calls=24353, total_wall_time=1.718s, mean_wall_time=0.071ms
[02/15 06:01:01    419s]           legalizer: calls=3198, total_wall_time=0.182s, mean_wall_time=0.057ms
[02/15 06:01:01    419s]           steiner router: calls=19376, total_wall_time=2.878s, mean_wall_time=0.149ms
[02/15 06:01:01    419s]         Move for wirelength. considered=22, filtered=0, permitted=21, cannotCompute=0, computed=21, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=21, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
[02/15 06:01:01    419s]         Max accepted move=0.000um, total accepted move=0.000um
[02/15 06:01:01    419s]         Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:01    419s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:01:01    419s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[02/15 06:01:01    419s]       Clock DAG hash after 'Wire Reduction extra effort': e0446d82b41399d2 160efc3a9f715366 254ae9720d1b793c 7716ae0f9d45bd39 67d7ddba033998dc
[02/15 06:01:01    419s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[02/15 06:01:01    419s]         delay calculator: calls=24370, total_wall_time=1.722s, mean_wall_time=0.071ms
[02/15 06:01:01    419s]         legalizer: calls=3240, total_wall_time=0.185s, mean_wall_time=0.057ms
[02/15 06:01:01    419s]         steiner router: calls=19376, total_wall_time=2.878s, mean_wall_time=0.149ms
[02/15 06:01:01    419s]       Clock DAG stats after 'Wire Reduction extra effort':
[02/15 06:01:01    419s]         cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:01    419s]         sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:01    419s]         misc counts      : r=1, pp=0, mci=0
[02/15 06:01:01    419s]         cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:01:01    419s]         cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:01:01    419s]         sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:01    419s]         wire capacitance : top=0.000fF, trunk=74.756fF, leaf=573.747fF, total=648.503fF
[02/15 06:01:01    419s]         wire lengths     : top=0.000um, trunk=427.976um, leaf=3291.427um, total=3719.403um
[02/15 06:01:01    419s]         hp wire lengths  : top=0.000um, trunk=230.040um, leaf=1346.868um, total=1576.908um
[02/15 06:01:01    419s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[02/15 06:01:01    419s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[02/15 06:01:01    419s]         Trunk : target=44.4ps count=5 avg=15.7ps sd=3.9ps min=9.3ps max=18.5ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:01    419s]         Leaf  : target=44.4ps count=17 avg=41.9ps sd=1.6ps min=39.1ps max=44.0ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 7 <= 42.2ps, 8 <= 44.4ps}
[02/15 06:01:01    419s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[02/15 06:01:01    419s]          Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:01:01    419s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[02/15 06:01:01    419s]         skew_group clk/func_mode: insertion delay [min=43.8, max=53.4, avg=50.0, sd=2.1, skn=-0.677, kur=-0.027], skew [9.6 vs 20.7], 100% {43.8, 53.4} (wid=8.0 ws=5.9) (gid=46.6 gs=4.9)
[02/15 06:01:01    419s]             min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:01:01    419s]             max path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[7]/CLK
[02/15 06:01:01    419s]       Skew group summary after 'Wire Reduction extra effort':
[02/15 06:01:01    419s]         skew_group clk/func_mode: insertion delay [min=43.8, max=53.4, avg=50.0, sd=2.1, skn=-0.677, kur=-0.027], skew [9.6 vs 20.7], 100% {43.8, 53.4} (wid=8.0 ws=5.9) (gid=46.6 gs=4.9)
[02/15 06:01:01    419s]       Legalizer API calls during this step: 484 succeeded with high effort: 484 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:01    419s]     Wire Reduction extra effort done. (took cpu=0:00:01.0 real=0:00:00.7)
[02/15 06:01:01    419s]     Optimizing orientation...
[02/15 06:01:01    419s]     FlipOpt...
[02/15 06:01:01    419s]     Disconnecting clock tree from netlist...
[02/15 06:01:01    419s]     Disconnecting clock tree from netlist done.
[02/15 06:01:01    420s]     Orientation Wirelength Optimization: Attempted = 21 , Succeeded = 3 , Constraints Broken = 18 , CannotMove = 0 , Illegal = 0 , Other = 0
[02/15 06:01:01    420s]     Resynthesising clock tree into netlist...
[02/15 06:01:01    420s]       Reset timing graph...
[02/15 06:01:02    420s] Ignoring AAE DB Resetting ...
[02/15 06:01:02    420s]       Reset timing graph done.
[02/15 06:01:02    420s]     Resynthesising clock tree into netlist done.
[02/15 06:01:02    420s]     FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.2)
[02/15 06:01:02    420s]     Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.2)
[02/15 06:01:02    420s] End AAE Lib Interpolated Model. (MEM=3419.222656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:01:02    420s]     Clock DAG hash after 'Wire Opt OverFix': 29a59dec9c8ee915 83635b6d99d0c151 254ae9720d1b793c dbe3889f575b243a 87e471fb0604bf68
[02/15 06:01:02    420s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[02/15 06:01:02    420s]       delay calculator: calls=24450, total_wall_time=1.737s, mean_wall_time=0.071ms
[02/15 06:01:02    420s]       legalizer: calls=3341, total_wall_time=0.190s, mean_wall_time=0.057ms
[02/15 06:01:02    420s]       steiner router: calls=19506, total_wall_time=2.948s, mean_wall_time=0.151ms
[02/15 06:01:02    420s]     Clock DAG stats after 'Wire Opt OverFix':
[02/15 06:01:02    420s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:02    420s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:02    420s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:01:02    420s]       cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:01:02    420s]       cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:01:02    420s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:02    420s]       wire capacitance : top=0.000fF, trunk=74.028fF, leaf=573.747fF, total=647.775fF
[02/15 06:01:02    420s]       wire lengths     : top=0.000um, trunk=423.424um, leaf=3291.427um, total=3714.851um
[02/15 06:01:02    420s]       hp wire lengths  : top=0.000um, trunk=231.768um, leaf=1346.868um, total=1578.636um
[02/15 06:01:02    420s]     Clock DAG net violations after 'Wire Opt OverFix': none
[02/15 06:01:02    420s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[02/15 06:01:02    420s]       Trunk : target=44.4ps count=5 avg=15.6ps sd=3.9ps min=9.2ps max=18.5ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:02    420s]       Leaf  : target=44.4ps count=17 avg=41.9ps sd=1.6ps min=39.1ps max=44.0ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 7 <= 42.2ps, 8 <= 44.4ps}
[02/15 06:01:02    420s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[02/15 06:01:02    420s]        Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:01:02    420s]     Primary reporting skew groups after 'Wire Opt OverFix':
[02/15 06:01:02    420s]       skew_group clk/func_mode: insertion delay [min=43.8, max=53.4, avg=49.9, sd=2.1, skn=-0.624, kur=-0.047], skew [9.6 vs 20.7], 100% {43.8, 53.4} (wid=7.8 ws=5.7) (gid=46.6 gs=4.9)
[02/15 06:01:02    420s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:01:02    420s]           max path sink: u_array_gen_row[1].gen_col[3].u_pe_u_mac_acc_reg_reg[7]/CLK
[02/15 06:01:02    420s]     Skew group summary after 'Wire Opt OverFix':
[02/15 06:01:02    420s]       skew_group clk/func_mode: insertion delay [min=43.8, max=53.4, avg=49.9, sd=2.1, skn=-0.624, kur=-0.047], skew [9.6 vs 20.7], 100% {43.8, 53.4} (wid=7.8 ws=5.7) (gid=46.6 gs=4.9)
[02/15 06:01:02    420s]     Legalizer API calls during this step: 585 succeeded with high effort: 533 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:02    420s]   Wire Opt OverFix done. (took cpu=0:00:01.4 real=0:00:01.0)
[02/15 06:01:02    420s]   Total capacitance is (rise=1224.295fF fall=1225.642fF), of which (rise=647.775fF fall=647.775fF) is wire, and (rise=576.520fF fall=577.867fF) is gate.
[02/15 06:01:02    420s]   Stage::Polishing done. (took cpu=0:00:04.9 real=0:00:03.0)
[02/15 06:01:02    420s]   Stage::Updating netlist...
[02/15 06:01:02    420s]   Reset timing graph...
[02/15 06:01:02    420s] Ignoring AAE DB Resetting ...
[02/15 06:01:02    420s]   Reset timing graph done.
[02/15 06:01:02    420s]   Setting non-default rules before calling refine place.
[02/15 06:01:02    420s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/15 06:01:02    420s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6251.0M, EPOCH TIME: 1771156862.185252
[02/15 06:01:02    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3568).
[02/15 06:01:02    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:02    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:02    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:02    420s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.060, REAL:0.023, MEM:6251.0M, EPOCH TIME: 1771156862.208721
[02/15 06:01:02    420s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:01:02    420s]   Leaving CCOpt scope - ClockRefiner...
[02/15 06:01:02    420s]   Assigned high priority to 21 instances.
[02/15 06:01:02    420s]   Soft fixed 21 clock instances.
[02/15 06:01:02    420s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[02/15 06:01:02    420s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[02/15 06:01:02    420s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6251.0M, EPOCH TIME: 1771156862.262062
[02/15 06:01:02    420s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156862.262267
[02/15 06:01:02    420s] Processing tracks to init pin-track alignment.
[02/15 06:01:02    420s] z: 1, totalTracks: 0
[02/15 06:01:02    420s] z: 3, totalTracks: 1
[02/15 06:01:02    420s] z: 5, totalTracks: 1
[02/15 06:01:02    420s] z: 7, totalTracks: 1
[02/15 06:01:02    420s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:01:02    420s] #spOpts: rpCkHalo=4 
[02/15 06:01:02    420s] Initializing Route Infrastructure for color support ...
[02/15 06:01:02    420s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6251.0M, EPOCH TIME: 1771156862.262696
[02/15 06:01:02    420s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6251.0M, EPOCH TIME: 1771156862.263697
[02/15 06:01:02    420s] Route Infrastructure Initialized for color support successfully.
[02/15 06:01:02    420s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6251.0M, EPOCH TIME: 1771156862.280695
[02/15 06:01:02    420s] Info: 21 insts are soft-fixed.
[02/15 06:01:02    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:02    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:02    420s] 
[02/15 06:01:02    420s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:02    420s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:02    420s] OPERPROF:       Starting CMU at level 4, MEM:6251.0M, EPOCH TIME: 1771156862.333316
[02/15 06:01:02    420s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.016, MEM:6251.0M, EPOCH TIME: 1771156862.349192
[02/15 06:01:02    420s] 
[02/15 06:01:02    420s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:01:02    420s] Info: 21 insts are soft-fixed.
[02/15 06:01:02    420s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.051, REAL:0.074, MEM:6251.0M, EPOCH TIME: 1771156862.354812
[02/15 06:01:02    420s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6251.0M, EPOCH TIME: 1771156862.354950
[02/15 06:01:02    420s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.016, MEM:6251.0M, EPOCH TIME: 1771156862.371129
[02/15 06:01:02    420s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6251.0MB).
[02/15 06:01:02    420s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.076, REAL:0.115, MEM:6251.0M, EPOCH TIME: 1771156862.377011
[02/15 06:01:02    420s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.076, REAL:0.115, MEM:6251.0M, EPOCH TIME: 1771156862.377107
[02/15 06:01:02    420s] TDRefine: refinePlace mode is spiral
[02/15 06:01:02    420s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 06:01:02    420s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.6
[02/15 06:01:02    420s] OPERPROF: Starting Refine-Place at level 1, MEM:6251.0M, EPOCH TIME: 1771156862.379556
[02/15 06:01:02    420s] *** Starting refinePlace (0:07:00 mem=6251.0M) ***
[02/15 06:01:02    420s] Total net bbox length = 9.200e+04 (4.219e+04 4.981e+04) (ext = 7.745e+03)
[02/15 06:01:02    420s] 
[02/15 06:01:02    420s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:02    420s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:02    420s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6251.0M, EPOCH TIME: 1771156862.414424
[02/15 06:01:02    420s] # Found 5010 legal fixed insts to color.
[02/15 06:01:02    420s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.013, REAL:0.013, MEM:6251.0M, EPOCH TIME: 1771156862.427676
[02/15 06:01:02    420s] **WARN: (IMPSP-2041):	Found 21 fixed insts that could not be colored.
[02/15 06:01:02    420s] Type 'man IMPSP-2041' for more detail.
[02/15 06:01:02    420s] Info: 21 insts are soft-fixed.
[02/15 06:01:02    420s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:01:02    420s] 
[02/15 06:01:02    420s]  === Spiral for Logical I: (movable: 21) ===
[02/15 06:01:02    420s] 
[02/15 06:01:02    420s] FGC Caching: map cells: 0 total: 0  non_cacheable: 0
[02/15 06:01:02    420s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:01:02    420s] [CPU] RefinePlace/Soft Fixed (cpu=0:00:00.0, real=0:00:00.0, mem=6251.0MB) @(0:07:00 - 0:07:00).
[02/15 06:01:02    420s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:01:02    420s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156862.460508
[02/15 06:01:02    420s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.002, REAL:0.002, MEM:6251.0M, EPOCH TIME: 1771156862.462278
[02/15 06:01:02    420s] Set min layer with design mode ( 2 )
[02/15 06:01:02    420s] Set max layer with design mode ( 7 )
[02/15 06:01:02    420s] Set min layer with design mode ( 2 )
[02/15 06:01:02    420s] Set max layer with design mode ( 7 )
[02/15 06:01:02    420s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156862.473063
[02/15 06:01:02    420s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:6251.0M, EPOCH TIME: 1771156862.474075
[02/15 06:01:02    420s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6251.0M, EPOCH TIME: 1771156862.474184
[02/15 06:01:02    420s] Starting refinePlace ...
[02/15 06:01:02    420s] Set min layer with design mode ( 2 )
[02/15 06:01:02    420s] Set max layer with design mode ( 7 )
[02/15 06:01:02    420s] One DDP V2 for no tweak run.
[02/15 06:01:02    420s] 
[02/15 06:01:02    420s]  === Spiral for Logical I: (movable: 1063) ===
[02/15 06:01:02    420s] 
[02/15 06:01:02    420s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 06:01:02    420s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:01:02    420s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 6219.0MB
[02/15 06:01:02    420s] Statistics of distance of Instance movement in refine placement:
[02/15 06:01:02    420s]   maximum (X+Y) =         0.00 um
[02/15 06:01:02    420s]   mean    (X+Y) =         0.00 um
[02/15 06:01:02    420s] Summary Report:
[02/15 06:01:02    420s] Instances move: 0 (out of 8250 movable)
[02/15 06:01:02    420s] Instances flipped: 0
[02/15 06:01:02    420s] Mean displacement: 0.00 um
[02/15 06:01:02    420s] Max displacement: 0.00 um 
[02/15 06:01:02    420s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 06:01:02    420s] Total instances moved : 0
[02/15 06:01:02    420s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.212, REAL:0.108, MEM:6219.0M, EPOCH TIME: 1771156862.582581
[02/15 06:01:02    420s] Total net bbox length = 9.200e+04 (4.219e+04 4.981e+04) (ext = 7.745e+03)
[02/15 06:01:02    420s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 6219.0MB
[02/15 06:01:02    420s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=6219.0MB) @(0:07:00 - 0:07:01).
[02/15 06:01:02    420s] *** Finished refinePlace (0:07:01 mem=6219.0M) ***
[02/15 06:01:02    420s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.6
[02/15 06:01:02    420s] OPERPROF: Finished Refine-Place at level 1, CPU:0.305, REAL:0.215, MEM:6219.0M, EPOCH TIME: 1771156862.595055
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[02/15 06:01:02    420s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 06:01:02    420s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6219.0M, EPOCH TIME: 1771156862.596499
[02/15 06:01:02    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3589).
[02/15 06:01:02    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:02    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:02    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:02    420s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.069, REAL:0.023, MEM:6251.0M, EPOCH TIME: 1771156862.619013
[02/15 06:01:02    420s]   ClockRefiner summary
[02/15 06:01:02    420s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1084).
[02/15 06:01:02    420s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 21).
[02/15 06:01:02    420s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1063).
[02/15 06:01:02    420s]   Restoring pStatusCts on 21 clock instances.
[02/15 06:01:02    420s]   Revert refine place priority changes on 0 instances.
[02/15 06:01:02    420s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.4)
[02/15 06:01:02    420s]   Stage::Updating netlist done. (took cpu=0:00:00.6 real=0:00:00.4)
[02/15 06:01:02    420s]   CCOpt::Phase::Implementation done. (took cpu=0:00:07.2 real=0:00:04.7)
[02/15 06:01:02    420s]   CCOpt::Phase::eGRPC...
[02/15 06:01:02    420s]   eGR Post Conditioning...
[02/15 06:01:02    420s]     Clock implementation routing...
[02/15 06:01:02    420s]       Leaving CCOpt scope - Routing Tools...
[02/15 06:01:02    420s] Net route status summary:
[02/15 06:01:02    420s]   Clock:        22 (unrouted=22, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:01:02    420s]   Non-clock:  8934 (unrouted=590, trialRouted=8344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=590, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:01:02    420s]       Routing using eGR only...
[02/15 06:01:02    420s]         Early Global Route - eGR only step...
[02/15 06:01:02    420s] (ccopt eGR): There are 22 nets to be routed. 0 nets have skip routing designation.
[02/15 06:01:02    420s] (ccopt eGR): There are 22 nets for routing of which 22 have one or more fixed wires.
[02/15 06:01:02    420s] (ccopt eGR): Start to route 22 all nets
[02/15 06:01:02    420s] (I)      Running eGR regular flow
[02/15 06:01:02    420s] Running assign ptn pin
[02/15 06:01:02    420s] Running config msv constraints
[02/15 06:01:02    420s] Running pre-eGR process
[02/15 06:01:02    420s] [PSP]    Started Early Global Route ( Curr Mem: 5.40 MB )
[02/15 06:01:02    420s] (I)      Initializing eGR engine (clean)
[02/15 06:01:02    420s] Set min layer with design mode ( 2 )
[02/15 06:01:02    420s] Set max layer with design mode ( 7 )
[02/15 06:01:02    420s] (I)      clean place blk overflow:
[02/15 06:01:02    420s] (I)      H : enabled 1.00 0
[02/15 06:01:02    420s] (I)      V : enabled 1.00 0
[02/15 06:01:02    420s] (I)      Initializing eGR engine (clean)
[02/15 06:01:02    420s] Set min layer with design mode ( 2 )
[02/15 06:01:02    420s] Set max layer with design mode ( 7 )
[02/15 06:01:02    420s] (I)      clean place blk overflow:
[02/15 06:01:02    420s] (I)      H : enabled 1.00 0
[02/15 06:01:02    420s] (I)      V : enabled 1.00 0
[02/15 06:01:02    420s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5.40 MB )
[02/15 06:01:02    420s] (I)      Running eGR Cong Clean flow
[02/15 06:01:02    420s] (I)      # wire layers (front) : 11
[02/15 06:01:02    420s] (I)      # wire layers (back)  : 0
[02/15 06:01:02    420s] (I)      min wire layer : 1
[02/15 06:01:02    420s] (I)      max wire layer : 10
[02/15 06:01:02    420s] (I)      # cut layers (front) : 10
[02/15 06:01:02    420s] (I)      # cut layers (back)  : 0
[02/15 06:01:02    420s] (I)      min cut layer : 1
[02/15 06:01:02    420s] (I)      max cut layer : 9
[02/15 06:01:02    420s] (I)      ================================ Layers ================================
[02/15 06:01:02    420s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:01:02    420s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 06:01:02    420s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:01:02    420s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 06:01:02    420s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 06:01:02    420s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:01:02    420s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 06:01:02    420s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:01:02    420s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 06:01:02    420s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:01:02    420s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 06:01:02    420s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:01:02    420s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 06:01:02    420s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:01:02    420s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 06:01:02    420s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:01:02    420s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 06:01:02    420s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:01:02    420s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 06:01:02    420s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:01:02    420s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 06:01:02    420s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:01:02    420s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 06:01:02    420s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 06:01:02    420s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:01:02    420s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 06:01:02    420s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 06:01:02    420s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 06:01:02    420s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 06:01:02    420s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:01:02    420s] (I)      Started Import and model ( Curr Mem: 5.40 MB )
[02/15 06:01:02    421s] (I)      == Non-default Options ==
[02/15 06:01:02    421s] (I)      Clean congestion better                            : true
[02/15 06:01:02    421s] (I)      Estimate vias on DPT layer                         : true
[02/15 06:01:02    421s] (I)      Rerouting rounds                                   : 10
[02/15 06:01:02    421s] (I)      Clean congestion layer assignment rounds           : 3
[02/15 06:01:02    421s] (I)      Layer constraints as soft constraints              : true
[02/15 06:01:02    421s] (I)      Soft top layer                                     : true
[02/15 06:01:02    421s] (I)      Skip prospective layer relax nets                  : true
[02/15 06:01:02    421s] (I)      Better NDR handling                                : true
[02/15 06:01:02    421s] (I)      Improved NDR modeling in LA                        : true
[02/15 06:01:02    421s] (I)      Routing cost fix for NDR handling                  : true
[02/15 06:01:02    421s] (I)      Block tracks for preroutes                         : true
[02/15 06:01:02    421s] (I)      Assign IRoute by net group key                     : true
[02/15 06:01:02    421s] (I)      Block unroutable channels                          : true
[02/15 06:01:02    421s] (I)      Block unroutable channels 3D                       : true
[02/15 06:01:02    421s] (I)      Bound layer relaxed segment wl                     : true
[02/15 06:01:02    421s] (I)      Blocked pin reach length threshold                 : 2
[02/15 06:01:02    421s] (I)      Check blockage within NDR space in TA              : true
[02/15 06:01:02    421s] (I)      Skip must join for term with via pillar            : true
[02/15 06:01:02    421s] (I)      Model find APA for IO pin                          : true
[02/15 06:01:02    421s] (I)      On pin location for off pin term                   : true
[02/15 06:01:02    421s] (I)      Handle EOL spacing                                 : true
[02/15 06:01:02    421s] (I)      Merge PG vias by gap                               : true
[02/15 06:01:02    421s] (I)      Maximum routing layer                              : 7
[02/15 06:01:02    421s] (I)      Top routing layer                                  : 7
[02/15 06:01:02    421s] (I)      Ignore routing layer                               : true
[02/15 06:01:02    421s] (I)      Route selected nets only                           : true
[02/15 06:01:02    421s] (I)      Refine MST                                         : true
[02/15 06:01:02    421s] (I)      Honor PRL                                          : true
[02/15 06:01:02    421s] (I)      Strong congestion aware                            : true
[02/15 06:01:02    421s] (I)      Improved initial location for IRoutes              : true
[02/15 06:01:02    421s] (I)      Multi panel TA                                     : true
[02/15 06:01:02    421s] (I)      Penalize wire overlap                              : true
[02/15 06:01:02    421s] (I)      Expand small instance blockage                     : true
[02/15 06:01:02    421s] (I)      Reduce via in TA                                   : true
[02/15 06:01:02    421s] (I)      SS-aware routing                                   : true
[02/15 06:01:02    421s] (I)      Improve tree edge sharing                          : true
[02/15 06:01:02    421s] (I)      Improve 2D via estimation                          : true
[02/15 06:01:02    421s] (I)      Refine Steiner tree                                : true
[02/15 06:01:02    421s] (I)      Build spine tree                                   : true
[02/15 06:01:02    421s] (I)      Model pass through capacity                        : true
[02/15 06:01:02    421s] (I)      Extend blockages by a half GCell                   : true
[02/15 06:01:02    421s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[02/15 06:01:02    421s] (I)      Consider pin shapes                                : true
[02/15 06:01:02    421s] (I)      Consider pin shapes for all nodes                  : true
[02/15 06:01:02    421s] (I)      Consider NR APA                                    : true
[02/15 06:01:02    421s] (I)      Consider IO pin shape                              : true
[02/15 06:01:02    421s] (I)      Fix pin connection bug                             : true
[02/15 06:01:02    421s] (I)      Consider layer RC for local wires                  : true
[02/15 06:01:02    421s] (I)      Honor layer constraint                             : true
[02/15 06:01:02    421s] (I)      Route to clock mesh pin                            : true
[02/15 06:01:02    421s] (I)      LA-aware pin escape length                         : 2
[02/15 06:01:02    421s] (I)      Connect multiple ports                             : true
[02/15 06:01:02    421s] (I)      Split for must join                                : true
[02/15 06:01:02    421s] (I)      Number of threads                                  : 8
[02/15 06:01:02    421s] (I)      Routing effort level                               : 10000
[02/15 06:01:02    421s] (I)      Prefer layer length threshold                      : 8
[02/15 06:01:02    421s] (I)      Overflow penalty cost                              : 10
[02/15 06:01:02    421s] (I)      A-star cost                                        : 0.300000
[02/15 06:01:02    421s] (I)      Misalignment cost                                  : 10.000000
[02/15 06:01:02    421s] (I)      Threshold for short IRoute                         : 6
[02/15 06:01:02    421s] (I)      Via cost during post routing                       : 1.000000
[02/15 06:01:02    421s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/15 06:01:02    421s] (I)      Source-to-sink ratio                               : 0.300000
[02/15 06:01:02    421s] (I)      Scenic ratio bound                                 : 3.000000
[02/15 06:01:02    421s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/15 06:01:02    421s] (I)      Net layer relax scenic ratio                       : 1.250000
[02/15 06:01:02    421s] (I)      Layer demotion scenic scale                        : 1.000000
[02/15 06:01:02    421s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/15 06:01:02    421s] (I)      PG-aware similar topology routing                  : true
[02/15 06:01:02    421s] (I)      Maze routing via cost fix                          : true
[02/15 06:01:02    421s] (I)      Apply PRL on PG terms                              : true
[02/15 06:01:02    421s] (I)      Apply PRL on obs objects                           : true
[02/15 06:01:02    421s] (I)      Handle range-type spacing rules                    : true
[02/15 06:01:02    421s] (I)      PG gap threshold multiplier                        : 10.000000
[02/15 06:01:02    421s] (I)      Parallel spacing query fix                         : true
[02/15 06:01:02    421s] (I)      Force source to root IR                            : true
[02/15 06:01:02    421s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/15 06:01:02    421s] (I)      Multi-pass Schedule                                : {{} {} {}}
[02/15 06:01:02    421s] (I)      Route tie net to shape                             : auto
[02/15 06:01:02    421s] (I)      Do not relax to DPT layer                          : true
[02/15 06:01:02    421s] (I)      No DPT in post routing                             : true
[02/15 06:01:02    421s] (I)      Modeling PG via merging fix                        : true
[02/15 06:01:02    421s] (I)      Shield aware TA                                    : true
[02/15 06:01:02    421s] (I)      Strong shield aware TA                             : true
[02/15 06:01:02    421s] (I)      Overflow calculation fix in LA                     : true
[02/15 06:01:02    421s] (I)      Post routing fix                                   : true
[02/15 06:01:02    421s] (I)      Strong post routing                                : true
[02/15 06:01:02    421s] (I)      Violation on path threshold                        : 1
[02/15 06:01:02    421s] (I)      Pass through capacity modeling                     : true
[02/15 06:01:02    421s] (I)      Read layer and via RC                              : true
[02/15 06:01:02    421s] (I)      Select the non-relaxed segments in post routing stage : true
[02/15 06:01:02    421s] (I)      Select term pin box for io pin                     : true
[02/15 06:01:02    421s] (I)      Penalize NDR sharing                               : true
[02/15 06:01:02    421s] (I)      Enable special modeling                            : false
[02/15 06:01:02    421s] (I)      Keep fixed segments                                : true
[02/15 06:01:02    421s] (I)      Reorder net groups by key                          : true
[02/15 06:01:02    421s] (I)      Increase net scenic ratio                          : true
[02/15 06:01:02    421s] (I)      Method to set GCell size                           : row
[02/15 06:01:02    421s] (I)      Connect multiple ports and must join fix           : true
[02/15 06:01:02    421s] (I)      Avoid high resistance layers                       : true
[02/15 06:01:02    421s] (I)      Segment length threshold                           : 1
[02/15 06:01:02    421s] (I)      Model find APA for IO pin fix                      : true
[02/15 06:01:02    421s] (I)      Avoid connecting non-metal layers                  : true
[02/15 06:01:02    421s] (I)      Use track pitch for NDR                            : true
[02/15 06:01:02    421s] (I)      Decide max and min layer to relax with layer difference : true
[02/15 06:01:02    421s] (I)      Handle non-default track width                     : false
[02/15 06:01:02    421s] (I)      Block unroutable channels fix                      : true
[02/15 06:01:02    421s] (I)      Tie hi/lo max fanout                               : 5
[02/15 06:01:02    421s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 06:01:02    421s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 06:01:02    421s] Removed 1 out of boundary tracks from layer 2
[02/15 06:01:02    421s] Removed 1 out of boundary tracks from layer 2
[02/15 06:01:02    421s] (I)      ============== Pin Summary ==============
[02/15 06:01:02    421s] (I)      +-------+--------+---------+------------+
[02/15 06:01:02    421s] (I)      | Layer | # pins | % total |      Group |
[02/15 06:01:02    421s] (I)      +-------+--------+---------+------------+
[02/15 06:01:02    421s] (I)      |     1 |  28759 |   92.21 |        Pin |
[02/15 06:01:02    421s] (I)      |     2 |   2431 |    7.79 | Pin access |
[02/15 06:01:02    421s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 06:01:02    421s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 06:01:02    421s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 06:01:02    421s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 06:01:02    421s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 06:01:02    421s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 06:01:02    421s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 06:01:02    421s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 06:01:02    421s] (I)      +-------+--------+---------+------------+
[02/15 06:01:02    421s] (I)      Custom ignore net properties:
[02/15 06:01:02    421s] (I)      1 : NotLegal
[02/15 06:01:02    421s] (I)      2 : NotSelected
[02/15 06:01:02    421s] (I)      Default ignore net properties:
[02/15 06:01:02    421s] (I)      1 : Special
[02/15 06:01:02    421s] (I)      2 : Analog
[02/15 06:01:02    421s] (I)      3 : Fixed
[02/15 06:01:02    421s] (I)      4 : Skipped
[02/15 06:01:02    421s] (I)      5 : MixedSignal
[02/15 06:01:02    421s] (I)      Prerouted net properties:
[02/15 06:01:02    421s] (I)      1 : NotLegal
[02/15 06:01:02    421s] (I)      2 : Special
[02/15 06:01:02    421s] (I)      3 : Analog
[02/15 06:01:02    421s] (I)      4 : Fixed
[02/15 06:01:02    421s] (I)      5 : Skipped
[02/15 06:01:02    421s] (I)      6 : MixedSignal
[02/15 06:01:02    421s] [NR-eGR] Early global route reroute 22 out of 8366 routable nets
[02/15 06:01:02    421s] (I)      Use row-based GCell size
[02/15 06:01:02    421s] (I)      Use row-based GCell align
[02/15 06:01:02    421s] (I)      layer 0 area = 170496
[02/15 06:01:02    421s] (I)      layer 1 area = 170496
[02/15 06:01:02    421s] (I)      layer 2 area = 170496
[02/15 06:01:02    421s] (I)      layer 3 area = 512000
[02/15 06:01:02    421s] (I)      layer 4 area = 512000
[02/15 06:01:02    421s] (I)      layer 5 area = 560000
[02/15 06:01:02    421s] (I)      layer 6 area = 560000
[02/15 06:01:02    421s] (I)      GCell unit size   : 4320
[02/15 06:01:02    421s] (I)      GCell multiplier  : 1
[02/15 06:01:02    421s] (I)      GCell row height  : 4320
[02/15 06:01:02    421s] (I)      Actual row height : 4320
[02/15 06:01:02    421s] (I)      GCell align ref   : 24880 24880
[02/15 06:01:02    421s] missing default track structure on layer 1
[02/15 06:01:02    421s] [NR-eGR] Track table information for default rule: 
[02/15 06:01:02    421s] [NR-eGR] M1 has no routable track
[02/15 06:01:02    421s] [NR-eGR] M2 has non-uniform track structure
[02/15 06:01:02    421s] [NR-eGR] M3 has single uniform track structure
[02/15 06:01:02    421s] [NR-eGR] M4 has single uniform track structure
[02/15 06:01:02    421s] [NR-eGR] M5 has single uniform track structure
[02/15 06:01:02    421s] [NR-eGR] M6 has single uniform track structure
[02/15 06:01:02    421s] [NR-eGR] M7 has single uniform track structure
[02/15 06:01:02    421s] [NR-eGR] M8 has single uniform track structure
[02/15 06:01:02    421s] [NR-eGR] M9 has single uniform track structure
[02/15 06:01:02    421s] [NR-eGR] Pad has single uniform track structure
[02/15 06:01:02    421s] (I)      ============== Default via ===============
[02/15 06:01:02    421s] (I)      +---+------------------+-----------------+
[02/15 06:01:02    421s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 06:01:02    421s] (I)      +---+------------------+-----------------+
[02/15 06:01:02    421s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 06:01:02    421s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 06:01:02    421s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 06:01:02    421s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 06:01:02    421s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 06:01:02    421s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 06:01:02    421s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 06:01:02    421s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 06:01:02    421s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 06:01:02    421s] (I)      +---+------------------+-----------------+
[02/15 06:01:02    421s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 06:01:02    421s] [NR-eGR] Read 5410 PG shapes
[02/15 06:01:02    421s] [NR-eGR] Read 0 clock shapes
[02/15 06:01:02    421s] [NR-eGR] Read 0 other shapes
[02/15 06:01:02    421s] [NR-eGR] #Routing Blockages  : 0
[02/15 06:01:02    421s] [NR-eGR] #Bump Blockages     : 0
[02/15 06:01:02    421s] [NR-eGR] #Instance Blockages : 10328
[02/15 06:01:02    421s] [NR-eGR] #PG Blockages       : 5410
[02/15 06:01:02    421s] [NR-eGR] #Halo Blockages     : 0
[02/15 06:01:02    421s] [NR-eGR] #Boundary Blockages : 0
[02/15 06:01:02    421s] [NR-eGR] #Clock Blockages    : 0
[02/15 06:01:02    421s] [NR-eGR] #Other Blockages    : 0
[02/15 06:01:02    421s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 06:01:02    421s] [NR-eGR] #prerouted nets         : 0
[02/15 06:01:02    421s] [NR-eGR] #prerouted special nets : 0
[02/15 06:01:02    421s] [NR-eGR] #prerouted wires        : 0
[02/15 06:01:02    421s] [NR-eGR] Read 8366 nets ( ignored 8344 )
[02/15 06:01:02    421s] (I)        Front-side 8366 ( ignored 8344 )
[02/15 06:01:02    421s] (I)        Back-side  0 ( ignored 0 )
[02/15 06:01:02    421s] (I)        Both-side  0 ( ignored 0 )
[02/15 06:01:02    421s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[02/15 06:01:02    421s] [NR-eGR] #via pillars        : 0
[02/15 06:01:02    421s] [NR-eGR] #must join all port : 0
[02/15 06:01:02    421s] [NR-eGR] #multiple ports     : 0
[02/15 06:01:02    421s] [NR-eGR] #has must join      : 0
[02/15 06:01:02    421s] (I)      handle routing halo
[02/15 06:01:02    421s] (I)      Reading macro buffers
[02/15 06:01:02    421s] (I)      Number of macro buffers: 0
[02/15 06:01:02    421s] (I)      ========== RC Report:  ===========
[02/15 06:01:02    421s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/15 06:01:02    421s] (I)      ----------------------------------
[02/15 06:01:02    421s] (I)          M2         1.056        0.397 
[02/15 06:01:02    421s] (I)          M3         1.056        0.397 
[02/15 06:01:02    421s] (I)          M4         0.792        0.320 
[02/15 06:01:02    421s] (I)          M5         0.458        0.300 
[02/15 06:01:02    421s] (I)          M6         0.594        0.265 
[02/15 06:01:02    421s] (I)          M7         0.594        0.265 
[02/15 06:01:02    421s] (I)      ========== RC Report:  ===========
[02/15 06:01:02    421s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/15 06:01:02    421s] (I)      ----------------------------------
[02/15 06:01:02    421s] (I)          M2         1.056        0.732 
[02/15 06:01:02    421s] (I)          M3         1.056        0.732 
[02/15 06:01:02    421s] (I)          M4         0.792        0.572 
[02/15 06:01:02    421s] (I)          M5         0.458        0.540 
[02/15 06:01:02    421s] (I)          M6         0.594        0.454 
[02/15 06:01:02    421s] (I)          M7         0.594        0.454 
[02/15 06:01:02    421s] (I)      early_global_route_priority property id does not exist.
[02/15 06:01:02    421s] (I)      Read Num Blocks=18707  Num Prerouted Wires=0  Num CS=0
[02/15 06:01:02    421s] (I)      Layer 1 (H) : #blockages 10664 : #preroutes 0
[02/15 06:01:02    421s] (I)      Layer 2 (V) : #blockages 6216 : #preroutes 0
[02/15 06:01:02    421s] (I)      Layer 3 (H) : #blockages 685 : #preroutes 0
[02/15 06:01:02    421s] (I)      Layer 4 (V) : #blockages 516 : #preroutes 0
[02/15 06:01:02    421s] (I)      Layer 5 (H) : #blockages 422 : #preroutes 0
[02/15 06:01:02    421s] (I)      Layer 6 (V) : #blockages 204 : #preroutes 0
[02/15 06:01:02    421s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 06:01:02    421s] (I)      Track adjustment: Reducing 23549 tracks (15.00%) for Layer5
[02/15 06:01:02    421s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 06:01:02    421s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 06:01:02    421s] (I)      Moved 22 terms for better access 
[02/15 06:01:02    421s] (I)      Number of ignored nets                =   8344
[02/15 06:01:02    421s] (I)      Number of connected nets              =      0
[02/15 06:01:02    421s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/15 06:01:02    421s] (I)      Number of clock nets                  =     22.  Ignored: No
[02/15 06:01:02    421s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 06:01:02    421s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 06:01:02    421s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 06:01:02    421s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 06:01:02    421s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 06:01:02    421s] [NR-eGR] There are 22 clock nets ( 22 with NDR ).
[02/15 06:01:02    421s] (I)      Ndr track 0 does not exist
[02/15 06:01:02    421s] (I)      ---------------------Grid Graph Info--------------------
[02/15 06:01:02    421s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 06:01:02    421s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 06:01:02    421s] (I)      Site width          :   864  (dbu)
[02/15 06:01:02    421s] (I)      Row height          :  4320  (dbu)
[02/15 06:01:02    421s] (I)      GCell row height    :  4320  (dbu)
[02/15 06:01:02    421s] (I)      GCell width         :  4320  (dbu)
[02/15 06:01:02    421s] (I)      GCell height        :  4320  (dbu)
[02/15 06:01:02    421s] (I)      Grid                :   178   178     7
[02/15 06:01:02    421s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 06:01:02    421s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 06:01:02    421s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 06:01:02    421s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 06:01:02    421s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 06:01:02    421s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 06:01:02    421s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 06:01:02    421s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 06:01:02    421s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 06:01:02    421s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 06:01:02    421s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 06:01:02    421s] (I)      --------------------------------------------------------
[02/15 06:01:02    421s] 
[02/15 06:01:02    421s] [NR-eGR] ============ Routing rule table ============
[02/15 06:01:02    421s] [NR-eGR] Rule id: 0  Rule name:   Nets: 22
[02/15 06:01:02    421s] [NR-eGR] ========================================
[02/15 06:01:02    421s] [NR-eGR] 
[02/15 06:01:02    421s] (I)      ======== NDR :  =========
[02/15 06:01:02    421s] (I)      +--------------+--------+
[02/15 06:01:02    421s] (I)      |           ID |      0 |
[02/15 06:01:02    421s] (I)      |      Default |     no |
[02/15 06:01:02    421s] (I)      |  Clk Special |     no |
[02/15 06:01:02    421s] (I)      | Hard spacing |     no |
[02/15 06:01:02    421s] (I)      |    NDR track | (none) |
[02/15 06:01:02    421s] (I)      |      NDR via | (none) |
[02/15 06:01:02    421s] (I)      |  Extra space |      1 |
[02/15 06:01:02    421s] (I)      |      Shields |      0 |
[02/15 06:01:02    421s] (I)      |   Demand (H) |      2 |
[02/15 06:01:02    421s] (I)      |   Demand (V) |      2 |
[02/15 06:01:02    421s] (I)      |        #Nets |     22 |
[02/15 06:01:02    421s] (I)      +--------------+--------+
[02/15 06:01:02    421s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:01:02    421s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 06:01:02    421s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:01:02    421s] (I)      |    M2    288      288   1152      576      2      1      1    200    100        yes |
[02/15 06:01:02    421s] (I)      |    M3    288      288   1152      576      2      1      1    200    100        yes |
[02/15 06:01:02    421s] (I)      |    M4    384      384   1536      768      2      1      1    200    100        yes |
[02/15 06:01:02    421s] (I)      |    M5    384      384   1536      768      2      1      1    200    100        yes |
[02/15 06:01:02    421s] (I)      |    M6    512      512   2048     1024      2      1      1    200    100        yes |
[02/15 06:01:02    421s] (I)      |    M7    512      512   2048     1024      2      1      1    200    100        yes |
[02/15 06:01:02    421s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:01:02    421s] (I)      =============== Blocked Tracks ===============
[02/15 06:01:02    421s] (I)      +-------+---------+----------+---------------+
[02/15 06:01:02    421s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 06:01:02    421s] (I)      +-------+---------+----------+---------------+
[02/15 06:01:02    421s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 06:01:02    421s] (I)      |     2 |  221610 |    64259 |        29.00% |
[02/15 06:01:02    421s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 06:01:02    421s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 06:01:02    421s] (I)      |     5 |  158776 |     2640 |         1.66% |
[02/15 06:01:02    421s] (I)      |     6 |  134034 |     9600 |         7.16% |
[02/15 06:01:02    421s] (I)      |     7 |  134034 |     8136 |         6.07% |
[02/15 06:01:02    421s] (I)      +-------+---------+----------+---------------+
[02/15 06:01:02    421s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 5.40 MB )
[02/15 06:01:02    421s] (I)      Delete wires for 22 nets (async)
[02/15 06:01:02    421s] (I)      Reset routing kernel
[02/15 06:01:02    421s] (I)      Started Global Routing ( Curr Mem: 5.40 MB )
[02/15 06:01:02    421s] (I)      totalPins=1106  totalGlobalPin=1106 (100.00%)
[02/15 06:01:02    421s] (I)      ================= Net Group Info =================
[02/15 06:01:02    421s] (I)      +----+----------------+--------------+-----------+
[02/15 06:01:02    421s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 06:01:02    421s] (I)      +----+----------------+--------------+-----------+
[02/15 06:01:02    421s] (I)      |  1 |             22 |        M3(3) |     M4(4) |
[02/15 06:01:02    421s] (I)      +----+----------------+--------------+-----------+
[02/15 06:01:02    421s] (I)      total 2D Cap : 329461 = (135831 H, 193630 V)
[02/15 06:01:02    421s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[02/15 06:01:02    421s] (I)      init route region map
[02/15 06:01:02    421s] (I)      #blocked GCells = 56
[02/15 06:01:02    421s] (I)      #regions = 1
[02/15 06:01:02    421s] (I)      init safety region map
[02/15 06:01:02    421s] (I)      #blocked GCells = 56
[02/15 06:01:02    421s] (I)      #regions = 1
[02/15 06:01:02    421s] (I)      Adjusted 0 GCells for pin access
[02/15 06:01:02    421s] [NR-eGR] Layer group 1: route 22 net(s) in layer range [3, 4]
[02/15 06:01:02    421s] (I)      
[02/15 06:01:02    421s] (I)      ============  Phase 1a Route ============
[02/15 06:01:02    421s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 85
[02/15 06:01:02    421s] (I)      Usage: 3484 = (1453 H, 2031 V) = (1.07% H, 1.05% V) = (1.569e+03um H, 2.193e+03um V)
[02/15 06:01:02    421s] (I)      
[02/15 06:01:02    421s] (I)      ============  Phase 1b Route ============
[02/15 06:01:02    421s] (I)      Usage: 3484 = (1453 H, 2031 V) = (1.07% H, 1.05% V) = (1.569e+03um H, 2.193e+03um V)
[02/15 06:01:02    421s] (I)      Overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 3.762720e+03um
[02/15 06:01:02    421s] (I)      
[02/15 06:01:02    421s] (I)      ============  Phase 1c Route ============
[02/15 06:01:02    421s] (I)      Level2 Grid: 36 x 36
[02/15 06:01:02    421s] (I)      Usage: 3484 = (1453 H, 2031 V) = (1.07% H, 1.05% V) = (1.569e+03um H, 2.193e+03um V)
[02/15 06:01:02    421s] (I)      
[02/15 06:01:02    421s] (I)      ============  Phase 1d Route ============
[02/15 06:01:03    421s] (I)      Usage: 3489 = (1454 H, 2035 V) = (1.07% H, 1.05% V) = (1.570e+03um H, 2.198e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1e Route ============
[02/15 06:01:03    421s] (I)      Usage: 3489 = (1454 H, 2035 V) = (1.07% H, 1.05% V) = (1.570e+03um H, 2.198e+03um V)
[02/15 06:01:03    421s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.768120e+03um
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1f Route ============
[02/15 06:01:03    421s] (I)      Usage: 3490 = (1458 H, 2032 V) = (1.07% H, 1.05% V) = (1.575e+03um H, 2.195e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1g Route ============
[02/15 06:01:03    421s] (I)      Usage: 3246 = (1348 H, 1898 V) = (0.99% H, 0.98% V) = (1.456e+03um H, 2.050e+03um V)
[02/15 06:01:03    421s] (I)      #Nets         : 22
[02/15 06:01:03    421s] (I)      #Relaxed nets : 14
[02/15 06:01:03    421s] (I)      Wire length   : 952
[02/15 06:01:03    421s] [NR-eGR] Create a new net group with 14 nets and layer range [3, 5]
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1h Route ============
[02/15 06:01:03    421s] (I)      Usage: 3246 = (1348 H, 1898 V) = (0.99% H, 0.98% V) = (1.456e+03um H, 2.050e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1l Route ============
[02/15 06:01:03    421s] (I)      total 2D Cap : 462320 = (135831 H, 326489 V)
[02/15 06:01:03    421s] (I)      total 2D Demand : 1888 = (792 H, 1096 V)
[02/15 06:01:03    421s] (I)      init route region map
[02/15 06:01:03    421s] (I)      #blocked GCells = 28
[02/15 06:01:03    421s] (I)      #regions = 1
[02/15 06:01:03    421s] (I)      init safety region map
[02/15 06:01:03    421s] (I)      #blocked GCells = 28
[02/15 06:01:03    421s] (I)      #regions = 1
[02/15 06:01:03    421s] (I)      Adjusted 0 GCells for pin access
[02/15 06:01:03    421s] [NR-eGR] Layer group 2: route 14 net(s) in layer range [3, 5]
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1a Route ============
[02/15 06:01:03    421s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/15 06:01:03    421s] (I)      Usage: 5697 = (2293 H, 3404 V) = (1.69% H, 1.04% V) = (2.476e+03um H, 3.676e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1b Route ============
[02/15 06:01:03    421s] (I)      Usage: 5697 = (2293 H, 3404 V) = (1.69% H, 1.04% V) = (2.476e+03um H, 3.676e+03um V)
[02/15 06:01:03    421s] (I)      Overflow of layer group 2: 0.09% H + 0.00% V. EstWL: 6.152760e+03um
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1c Route ============
[02/15 06:01:03    421s] (I)      Level2 Grid: 36 x 36
[02/15 06:01:03    421s] (I)      Usage: 5697 = (2293 H, 3404 V) = (1.69% H, 1.04% V) = (2.476e+03um H, 3.676e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1d Route ============
[02/15 06:01:03    421s] (I)      Usage: 5702 = (2292 H, 3410 V) = (1.69% H, 1.04% V) = (2.475e+03um H, 3.683e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1e Route ============
[02/15 06:01:03    421s] (I)      Usage: 5702 = (2292 H, 3410 V) = (1.69% H, 1.04% V) = (2.475e+03um H, 3.683e+03um V)
[02/15 06:01:03    421s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.158160e+03um
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1f Route ============
[02/15 06:01:03    421s] (I)      Usage: 5702 = (2292 H, 3410 V) = (1.69% H, 1.04% V) = (2.475e+03um H, 3.683e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1g Route ============
[02/15 06:01:03    421s] (I)      Usage: 5644 = (2244 H, 3400 V) = (1.65% H, 1.04% V) = (2.424e+03um H, 3.672e+03um V)
[02/15 06:01:03    421s] (I)      #Nets         : 14
[02/15 06:01:03    421s] (I)      #Relaxed nets : 5
[02/15 06:01:03    421s] (I)      Wire length   : 1551
[02/15 06:01:03    421s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 7]
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1h Route ============
[02/15 06:01:03    421s] (I)      Usage: 5645 = (2246 H, 3399 V) = (1.65% H, 1.04% V) = (2.426e+03um H, 3.671e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1l Route ============
[02/15 06:01:03    421s] (I)      total 2D Cap : 675642 = (241910 H, 433732 V)
[02/15 06:01:03    421s] (I)      total 2D Demand : 5274 = (2004 H, 3270 V)
[02/15 06:01:03    421s] (I)      init route region map
[02/15 06:01:03    421s] (I)      #blocked GCells = 28
[02/15 06:01:03    421s] (I)      #regions = 1
[02/15 06:01:03    421s] (I)      init safety region map
[02/15 06:01:03    421s] (I)      #blocked GCells = 28
[02/15 06:01:03    421s] (I)      #regions = 1
[02/15 06:01:03    421s] (I)      Adjusted 0 GCells for pin access
[02/15 06:01:03    421s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 7]
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1a Route ============
[02/15 06:01:03    421s] (I)      Usage: 6549 = (2603 H, 3946 V) = (1.08% H, 0.91% V) = (2.811e+03um H, 4.262e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1b Route ============
[02/15 06:01:03    421s] (I)      Usage: 6549 = (2603 H, 3946 V) = (1.08% H, 0.91% V) = (2.811e+03um H, 4.262e+03um V)
[02/15 06:01:03    421s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.072920e+03um
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1c Route ============
[02/15 06:01:03    421s] (I)      Usage: 6549 = (2603 H, 3946 V) = (1.08% H, 0.91% V) = (2.811e+03um H, 4.262e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1d Route ============
[02/15 06:01:03    421s] (I)      Usage: 6549 = (2603 H, 3946 V) = (1.08% H, 0.91% V) = (2.811e+03um H, 4.262e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1e Route ============
[02/15 06:01:03    421s] (I)      Usage: 6549 = (2603 H, 3946 V) = (1.08% H, 0.91% V) = (2.811e+03um H, 4.262e+03um V)
[02/15 06:01:03    421s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.072920e+03um
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1f Route ============
[02/15 06:01:03    421s] (I)      Usage: 6549 = (2603 H, 3946 V) = (1.08% H, 0.91% V) = (2.811e+03um H, 4.262e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1g Route ============
[02/15 06:01:03    421s] (I)      Usage: 6527 = (2586 H, 3941 V) = (1.07% H, 0.91% V) = (2.793e+03um H, 4.256e+03um V)
[02/15 06:01:03    421s] (I)      #Nets         : 5
[02/15 06:01:03    421s] (I)      #Relaxed nets : 2
[02/15 06:01:03    421s] (I)      Wire length   : 562
[02/15 06:01:03    421s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 7]
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1h Route ============
[02/15 06:01:03    421s] (I)      Usage: 6528 = (2587 H, 3941 V) = (1.07% H, 0.91% V) = (2.794e+03um H, 4.256e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1l Route ============
[02/15 06:01:03    421s] (I)      routed 125 hard fixed segments
[02/15 06:01:03    421s] (I)      total 2D Cap : 836259 = (402527 H, 433732 V)
[02/15 06:01:03    421s] (I)      total 2D Demand : 7587 = (3581 H, 4006 V)
[02/15 06:01:03    421s] (I)      init route region map
[02/15 06:01:03    421s] (I)      #blocked GCells = 0
[02/15 06:01:03    421s] (I)      #regions = 1
[02/15 06:01:03    421s] (I)      init safety region map
[02/15 06:01:03    421s] (I)      #blocked GCells = 0
[02/15 06:01:03    421s] (I)      #regions = 1
[02/15 06:01:03    421s] (I)      Adjusted 0 GCells for pin access
[02/15 06:01:03    421s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [2, 7]
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1a Route ============
[02/15 06:01:03    421s] (I)      Usage: 7203 = (2819 H, 4384 V) = (0.70% H, 1.01% V) = (3.045e+03um H, 4.735e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1b Route ============
[02/15 06:01:03    421s] (I)      Usage: 7203 = (2819 H, 4384 V) = (0.70% H, 1.01% V) = (3.045e+03um H, 4.735e+03um V)
[02/15 06:01:03    421s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.779240e+03um
[02/15 06:01:03    421s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/15 06:01:03    421s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1c Route ============
[02/15 06:01:03    421s] (I)      Usage: 7203 = (2819 H, 4384 V) = (0.70% H, 1.01% V) = (3.045e+03um H, 4.735e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1d Route ============
[02/15 06:01:03    421s] (I)      Usage: 7203 = (2819 H, 4384 V) = (0.70% H, 1.01% V) = (3.045e+03um H, 4.735e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1e Route ============
[02/15 06:01:03    421s] (I)      Usage: 7203 = (2819 H, 4384 V) = (0.70% H, 1.01% V) = (3.045e+03um H, 4.735e+03um V)
[02/15 06:01:03    421s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.779240e+03um
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1f Route ============
[02/15 06:01:03    421s] (I)      Usage: 7203 = (2819 H, 4384 V) = (0.70% H, 1.01% V) = (3.045e+03um H, 4.735e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1g Route ============
[02/15 06:01:03    421s] (I)      Usage: 7201 = (2814 H, 4387 V) = (0.70% H, 1.01% V) = (3.039e+03um H, 4.738e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1h Route ============
[02/15 06:01:03    421s] (I)      Usage: 7201 = (2814 H, 4387 V) = (0.70% H, 1.01% V) = (3.039e+03um H, 4.738e+03um V)
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] (I)      ============  Phase 1l Route ============
[02/15 06:01:03    421s] (I)      
[02/15 06:01:03    421s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 06:01:03    421s] [NR-eGR]                        OverCon            
[02/15 06:01:03    421s] [NR-eGR]                         #Gcell     %Gcell
[02/15 06:01:03    421s] [NR-eGR]        Layer             (1-0)    OverCon
[02/15 06:01:03    421s] [NR-eGR] ----------------------------------------------
[02/15 06:01:03    421s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:03    421s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:03    421s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:03    421s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:03    421s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:03    421s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:03    421s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:03    421s] [NR-eGR] ----------------------------------------------
[02/15 06:01:03    421s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/15 06:01:03    421s] [NR-eGR] 
[02/15 06:01:03    421s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.22 sec, Curr Mem: 5.40 MB )
[02/15 06:01:03    421s] (I)      Updating congestion map
[02/15 06:01:03    421s] (I)      total 2D Cap : 842099 = (408041 H, 434058 V)
[02/15 06:01:03    421s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/15 06:01:03    421s] (I)      Running track assignment and export wires
[02/15 06:01:03    421s] (I)      ============= Track Assignment ============
[02/15 06:01:03    421s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.40 MB )
[02/15 06:01:03    421s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/15 06:01:03    421s] (I)      Run Multi-thread track assignment
[02/15 06:01:03    421s] (I)      Finished Track Assignment (8T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 5.41 MB )
[02/15 06:01:03    421s] (I)      Started Export ( Curr Mem: 5.41 MB )
[02/15 06:01:03    421s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/15 06:01:03    421s] [NR-eGR] Total eGR-routed clock nets wire length: 3884um, number of vias: 3073
[02/15 06:01:03    421s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:01:03    421s] [NR-eGR] Report for selected net(s) only.
[02/15 06:01:03    421s] [NR-eGR]              Length (um)  Vias 
[02/15 06:01:03    421s] [NR-eGR] -------------------------------
[02/15 06:01:03    421s] [NR-eGR]  M1   (1V)             0  1105 
[02/15 06:01:03    421s] [NR-eGR]  M2   (2H)           307  1171 
[02/15 06:01:03    421s] [NR-eGR]  M3   (3V)          1870   608 
[02/15 06:01:03    421s] [NR-eGR]  M4   (4H)          1326   178 
[02/15 06:01:03    421s] [NR-eGR]  M5   (5V)           353    11 
[02/15 06:01:03    421s] [NR-eGR]  M6   (6H)            28     0 
[02/15 06:01:03    421s] [NR-eGR]  M7   (7V)             0     0 
[02/15 06:01:03    421s] [NR-eGR]  M8   (8H)             0     0 
[02/15 06:01:03    421s] [NR-eGR]  M9   (9V)             0     0 
[02/15 06:01:03    421s] [NR-eGR]  Pad  (10H)            0     0 
[02/15 06:01:03    421s] [NR-eGR] -------------------------------
[02/15 06:01:03    421s] [NR-eGR]       Total         3884  3073 
[02/15 06:01:03    421s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:01:03    421s] [NR-eGR] Total half perimeter of net bounding box: 1747um
[02/15 06:01:03    421s] [NR-eGR] Total length: 3884um, number of vias: 3073
[02/15 06:01:03    421s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:01:03    421s] [NR-eGR] Total routed clock nets wire length: 3884um, number of vias: 3073
[02/15 06:01:03    421s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:01:03    421s] [NR-eGR]              Length (um)   Vias 
[02/15 06:01:03    421s] [NR-eGR] --------------------------------
[02/15 06:01:03    421s] [NR-eGR]  M1   (1V)             0  28759 
[02/15 06:01:03    421s] [NR-eGR]  M2   (2H)         25176  42502 
[02/15 06:01:03    421s] [NR-eGR]  M3   (3V)         42498   8783 
[02/15 06:01:03    421s] [NR-eGR]  M4   (4H)         19465   3972 
[02/15 06:01:03    421s] [NR-eGR]  M5   (5V)         12577   1535 
[02/15 06:01:03    421s] [NR-eGR]  M6   (6H)          7939    442 
[02/15 06:01:03    421s] [NR-eGR]  M7   (7V)          3928      0 
[02/15 06:01:03    421s] [NR-eGR]  M8   (8H)             0      0 
[02/15 06:01:03    421s] [NR-eGR]  M9   (9V)             0      0 
[02/15 06:01:03    421s] [NR-eGR]  Pad  (10H)            0      0 
[02/15 06:01:03    421s] [NR-eGR] --------------------------------
[02/15 06:01:03    421s] [NR-eGR]       Total       111583  85993 
[02/15 06:01:03    421s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:01:03    421s] [NR-eGR] Total half perimeter of net bounding box: 92001um
[02/15 06:01:03    421s] [NR-eGR] Total length: 111583um, number of vias: 85993
[02/15 06:01:03    421s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:01:03    421s] (I)      == Layer wire length by net rule ==
[02/15 06:01:03    421s] (I)                    Default 
[02/15 06:01:03    421s] (I)      ----------------------
[02/15 06:01:03    421s] (I)       M1   (1V)        0um 
[02/15 06:01:03    421s] (I)       M2   (2H)    25176um 
[02/15 06:01:03    421s] (I)       M3   (3V)    42498um 
[02/15 06:01:03    421s] (I)       M4   (4H)    19465um 
[02/15 06:01:03    421s] (I)       M5   (5V)    12577um 
[02/15 06:01:03    421s] (I)       M6   (6H)     7939um 
[02/15 06:01:03    421s] (I)       M7   (7V)     3928um 
[02/15 06:01:03    421s] (I)       M8   (8H)        0um 
[02/15 06:01:03    421s] (I)       M9   (9V)        0um 
[02/15 06:01:03    421s] (I)       Pad  (10H)       0um 
[02/15 06:01:03    421s] (I)      ----------------------
[02/15 06:01:03    421s] (I)            Total  111583um 
[02/15 06:01:03    421s] (I)      == Layer via count by net rule ==
[02/15 06:01:03    421s] (I)                   Default 
[02/15 06:01:03    421s] (I)      ---------------------
[02/15 06:01:03    421s] (I)       M1   (1V)     28759 
[02/15 06:01:03    421s] (I)       M2   (2H)     42502 
[02/15 06:01:03    421s] (I)       M3   (3V)      8783 
[02/15 06:01:03    421s] (I)       M4   (4H)      3972 
[02/15 06:01:03    421s] (I)       M5   (5V)      1535 
[02/15 06:01:03    421s] (I)       M6   (6H)       442 
[02/15 06:01:03    421s] (I)       M7   (7V)         0 
[02/15 06:01:03    421s] (I)       M8   (8H)         0 
[02/15 06:01:03    421s] (I)       M9   (9V)         0 
[02/15 06:01:03    421s] (I)       Pad  (10H)        0 
[02/15 06:01:03    421s] (I)      ---------------------
[02/15 06:01:03    421s] (I)            Total    85993 
[02/15 06:01:03    421s] (I)      Finished Export ( CPU: 0.13 sec, Real: 0.09 sec, Curr Mem: 5.41 MB )
[02/15 06:01:03    421s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:01:03    421s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.67 sec, Real: 0.48 sec, Curr Mem: 5.41 MB )
[02/15 06:01:03    421s] [NR-eGR] Finished Early Global Route ( CPU: 0.68 sec, Real: 0.49 sec, Curr Mem: 5.40 MB )
[02/15 06:01:03    421s] (I)      ========================================= Runtime Summary ==========================================
[02/15 06:01:03    421s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/15 06:01:03    421s] (I)      ----------------------------------------------------------------------------------------------------
[02/15 06:01:03    421s] (I)       Early Global Route                             100.00%  161.48 sec  161.97 sec  0.49 sec  0.68 sec 
[02/15 06:01:03    421s] (I)       +-Early Global Route kernel                     98.07%  161.49 sec  161.97 sec  0.48 sec  0.67 sec 
[02/15 06:01:03    421s] (I)       | +-Import and model                            28.09%  161.50 sec  161.63 sec  0.14 sec  0.14 sec 
[02/15 06:01:03    421s] (I)       | | +-Create place DB                           11.00%  161.50 sec  161.55 sec  0.05 sec  0.05 sec 
[02/15 06:01:03    421s] (I)       | | | +-Import place data                       10.97%  161.50 sec  161.55 sec  0.05 sec  0.05 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Read instances and placement           3.26%  161.50 sec  161.51 sec  0.02 sec  0.02 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Read nets                              7.56%  161.51 sec  161.55 sec  0.04 sec  0.04 sec 
[02/15 06:01:03    421s] (I)       | | +-Create route DB                           15.38%  161.55 sec  161.63 sec  0.08 sec  0.08 sec 
[02/15 06:01:03    421s] (I)       | | | +-Import route data (8T)                  15.10%  161.55 sec  161.63 sec  0.07 sec  0.08 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Read blockages ( Layer 2-7 )           2.82%  161.57 sec  161.59 sec  0.01 sec  0.02 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Read routing blockages               0.00%  161.57 sec  161.57 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Read bump blockages                  0.00%  161.57 sec  161.57 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Read instance blockages              1.98%  161.57 sec  161.58 sec  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Read PG blockages                    0.59%  161.58 sec  161.59 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | | | +-Allocate memory for PG via list    0.11%  161.58 sec  161.59 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Read clock blockages                 0.01%  161.59 sec  161.59 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Read other blockages                 0.01%  161.59 sec  161.59 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Read halo blockages                  0.03%  161.59 sec  161.59 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Read boundary cut boxes              0.00%  161.59 sec  161.59 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Read blackboxes                        0.01%  161.59 sec  161.59 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Read prerouted                         0.02%  161.59 sec  161.59 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Read nets                              0.08%  161.59 sec  161.59 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Set up via pillars                     0.03%  161.59 sec  161.59 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Set up RC info                         0.20%  161.59 sec  161.59 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Initialize 3D grid graph               0.34%  161.59 sec  161.59 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Model blockage capacity                5.71%  161.59 sec  161.62 sec  0.03 sec  0.03 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Initialize 3D capacity               5.20%  161.59 sec  161.62 sec  0.03 sec  0.03 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Move terms for access (8T)             0.08%  161.63 sec  161.63 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | +-Read aux data                              0.00%  161.63 sec  161.63 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | +-Others data preparation                    0.01%  161.63 sec  161.63 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | +-Create route kernel                        1.27%  161.63 sec  161.63 sec  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | +-Global Routing                              43.85%  161.63 sec  161.85 sec  0.22 sec  0.33 sec 
[02/15 06:01:03    421s] (I)       | | +-Initialization                             0.26%  161.63 sec  161.64 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | +-Net group 1                               18.13%  161.64 sec  161.73 sec  0.09 sec  0.17 sec 
[02/15 06:01:03    421s] (I)       | | | +-Generate topology (8T)                   0.43%  161.64 sec  161.64 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1a                                 0.90%  161.65 sec  161.66 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Pattern routing (8T)                   0.35%  161.66 sec  161.66 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.19%  161.66 sec  161.66 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1b                                 0.82%  161.66 sec  161.66 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Monotonic routing (8T)                 0.47%  161.66 sec  161.66 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1c                                 0.51%  161.66 sec  161.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Two level Routing                      0.47%  161.66 sec  161.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Two Level Routing (Regular)          0.26%  161.66 sec  161.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  161.67 sec  161.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1d                                 6.91%  161.67 sec  161.70 sec  0.03 sec  0.10 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Detoured routing (8T)                  6.86%  161.67 sec  161.70 sec  0.03 sec  0.10 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1e                                 0.14%  161.70 sec  161.70 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Route legalization                     0.05%  161.70 sec  161.70 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Legalize Blockage Violations         0.03%  161.70 sec  161.70 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1f                                 1.59%  161.70 sec  161.71 sec  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Congestion clean                       1.55%  161.70 sec  161.71 sec  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1g                                 2.45%  161.71 sec  161.72 sec  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Post Routing                           2.40%  161.71 sec  161.72 sec  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1h                                 0.46%  161.72 sec  161.72 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Post Routing                           0.42%  161.72 sec  161.72 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1l                                 0.28%  161.72 sec  161.73 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Layer assignment (8T)                  0.24%  161.72 sec  161.73 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | +-Net group 2                               11.51%  161.73 sec  161.78 sec  0.06 sec  0.08 sec 
[02/15 06:01:03    421s] (I)       | | | +-Generate topology (8T)                   0.34%  161.73 sec  161.73 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1a                                 1.14%  161.74 sec  161.75 sec  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Pattern routing (8T)                   0.56%  161.74 sec  161.74 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.36%  161.75 sec  161.75 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1b                                 1.08%  161.75 sec  161.75 sec  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Monotonic routing (8T)                 0.62%  161.75 sec  161.75 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1c                                 0.94%  161.75 sec  161.76 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Two level Routing                      0.89%  161.75 sec  161.76 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Two Level Routing (Regular)          0.58%  161.75 sec  161.76 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Two Level Routing (Strong)           0.11%  161.76 sec  161.76 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1d                                 1.10%  161.76 sec  161.76 sec  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Detoured routing (8T)                  1.00%  161.76 sec  161.76 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1e                                 0.28%  161.76 sec  161.76 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Route legalization                     0.11%  161.76 sec  161.76 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Legalize Blockage Violations         0.08%  161.76 sec  161.76 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1f                                 0.01%  161.76 sec  161.77 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1g                                 1.75%  161.77 sec  161.77 sec  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Post Routing                           1.70%  161.77 sec  161.77 sec  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1h                                 0.91%  161.77 sec  161.78 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Post Routing                           0.85%  161.77 sec  161.78 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1l                                 0.62%  161.78 sec  161.78 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Layer assignment (8T)                  0.51%  161.78 sec  161.78 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | +-Net group 3                                5.95%  161.78 sec  161.81 sec  0.03 sec  0.04 sec 
[02/15 06:01:03    421s] (I)       | | | +-Generate topology (8T)                   0.23%  161.78 sec  161.78 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1a                                 0.42%  161.80 sec  161.80 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Pattern routing (8T)                   0.35%  161.80 sec  161.80 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1b                                 0.11%  161.80 sec  161.80 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1c                                 0.01%  161.80 sec  161.80 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1d                                 0.01%  161.80 sec  161.80 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1e                                 0.12%  161.80 sec  161.80 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Route legalization                     0.03%  161.80 sec  161.80 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  161.80 sec  161.80 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1f                                 0.01%  161.80 sec  161.80 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1g                                 0.50%  161.80 sec  161.81 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Post Routing                           0.47%  161.81 sec  161.81 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1h                                 0.26%  161.81 sec  161.81 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Post Routing                           0.23%  161.81 sec  161.81 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1l                                 0.47%  161.81 sec  161.81 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Layer assignment (8T)                  0.37%  161.81 sec  161.81 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | +-Net group 4                                6.34%  161.81 sec  161.84 sec  0.03 sec  0.04 sec 
[02/15 06:01:03    421s] (I)       | | | +-Generate topology (8T)                   0.02%  161.81 sec  161.81 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1a                                 0.70%  161.83 sec  161.84 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Pattern routing (8T)                   0.34%  161.83 sec  161.83 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Add via demand to 2D                   0.29%  161.83 sec  161.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1b                                 0.13%  161.84 sec  161.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1c                                 0.01%  161.84 sec  161.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1d                                 0.01%  161.84 sec  161.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1e                                 0.11%  161.84 sec  161.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Route legalization                     0.02%  161.84 sec  161.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  161.84 sec  161.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1f                                 0.01%  161.84 sec  161.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1g                                 0.08%  161.84 sec  161.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Post Routing                           0.05%  161.84 sec  161.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1h                                 0.08%  161.84 sec  161.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Post Routing                           0.05%  161.84 sec  161.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | +-Phase 1l                                 0.84%  161.84 sec  161.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | | | +-Layer assignment (8T)                  0.11%  161.84 sec  161.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | +-Export cong map                              3.73%  161.85 sec  161.87 sec  0.02 sec  0.02 sec 
[02/15 06:01:03    421s] (I)       | | +-Export 2D cong map                         1.34%  161.86 sec  161.87 sec  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | +-Extract Global 3D Wires                      0.02%  161.87 sec  161.87 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | +-Track Assignment (8T)                        2.88%  161.87 sec  161.88 sec  0.01 sec  0.04 sec 
[02/15 06:01:03    421s] (I)       | | +-Initialization                             0.01%  161.87 sec  161.87 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | +-Track Assignment Kernel                    2.76%  161.87 sec  161.88 sec  0.01 sec  0.04 sec 
[02/15 06:01:03    421s] (I)       | | +-Free Memory                                0.00%  161.88 sec  161.88 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | +-Export                                      17.70%  161.88 sec  161.97 sec  0.09 sec  0.13 sec 
[02/15 06:01:03    421s] (I)       | | +-Export DB wires                            0.62%  161.88 sec  161.89 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | +-Export all nets (8T)                     0.47%  161.88 sec  161.89 sec  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)       | | | +-Set wire vias (8T)                       0.04%  161.89 sec  161.89 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | | +-Report wirelength                         13.52%  161.89 sec  161.95 sec  0.07 sec  0.07 sec 
[02/15 06:01:03    421s] (I)       | | +-Update net boxes                           3.42%  161.95 sec  161.97 sec  0.02 sec  0.06 sec 
[02/15 06:01:03    421s] (I)       | | +-Update timing                              0.00%  161.97 sec  161.97 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)       | +-Postprocess design                           0.02%  161.97 sec  161.97 sec  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)      ======================= Summary by functions ========================
[02/15 06:01:03    421s] (I)       Lv  Step                                      %      Real       CPU 
[02/15 06:01:03    421s] (I)      ---------------------------------------------------------------------
[02/15 06:01:03    421s] (I)        0  Early Global Route                  100.00%  0.49 sec  0.68 sec 
[02/15 06:01:03    421s] (I)        1  Early Global Route kernel            98.07%  0.48 sec  0.67 sec 
[02/15 06:01:03    421s] (I)        2  Global Routing                       43.85%  0.22 sec  0.33 sec 
[02/15 06:01:03    421s] (I)        2  Import and model                     28.09%  0.14 sec  0.14 sec 
[02/15 06:01:03    421s] (I)        2  Export                               17.70%  0.09 sec  0.13 sec 
[02/15 06:01:03    421s] (I)        2  Export cong map                       3.73%  0.02 sec  0.02 sec 
[02/15 06:01:03    421s] (I)        2  Track Assignment (8T)                 2.88%  0.01 sec  0.04 sec 
[02/15 06:01:03    421s] (I)        2  Postprocess design                    0.02%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        2  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        3  Net group 1                          18.13%  0.09 sec  0.17 sec 
[02/15 06:01:03    421s] (I)        3  Create route DB                      15.38%  0.08 sec  0.08 sec 
[02/15 06:01:03    421s] (I)        3  Report wirelength                    13.52%  0.07 sec  0.07 sec 
[02/15 06:01:03    421s] (I)        3  Net group 2                          11.51%  0.06 sec  0.08 sec 
[02/15 06:01:03    421s] (I)        3  Create place DB                      11.00%  0.05 sec  0.05 sec 
[02/15 06:01:03    421s] (I)        3  Net group 4                           6.34%  0.03 sec  0.04 sec 
[02/15 06:01:03    421s] (I)        3  Net group 3                           5.95%  0.03 sec  0.04 sec 
[02/15 06:01:03    421s] (I)        3  Update net boxes                      3.42%  0.02 sec  0.06 sec 
[02/15 06:01:03    421s] (I)        3  Track Assignment Kernel               2.76%  0.01 sec  0.04 sec 
[02/15 06:01:03    421s] (I)        3  Export 2D cong map                    1.34%  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)        3  Create route kernel                   1.27%  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)        3  Export DB wires                       0.62%  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)        3  Initialization                        0.26%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        4  Import route data (8T)               15.10%  0.07 sec  0.08 sec 
[02/15 06:01:03    421s] (I)        4  Import place data                    10.97%  0.05 sec  0.05 sec 
[02/15 06:01:03    421s] (I)        4  Phase 1d                              8.02%  0.04 sec  0.11 sec 
[02/15 06:01:03    421s] (I)        4  Phase 1g                              4.77%  0.02 sec  0.02 sec 
[02/15 06:01:03    421s] (I)        4  Phase 1a                              3.15%  0.02 sec  0.03 sec 
[02/15 06:01:03    421s] (I)        4  Phase 1l                              2.20%  0.01 sec  0.02 sec 
[02/15 06:01:03    421s] (I)        4  Phase 1b                              2.14%  0.01 sec  0.02 sec 
[02/15 06:01:03    421s] (I)        4  Phase 1h                              1.71%  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)        4  Phase 1f                              1.61%  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)        4  Phase 1c                              1.46%  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)        4  Generate topology (8T)                1.03%  0.01 sec  0.03 sec 
[02/15 06:01:03    421s] (I)        4  Phase 1e                              0.66%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        4  Export all nets (8T)                  0.47%  0.00 sec  0.01 sec 
[02/15 06:01:03    421s] (I)        4  Set wire vias (8T)                    0.04%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        5  Detoured routing (8T)                 7.87%  0.04 sec  0.11 sec 
[02/15 06:01:03    421s] (I)        5  Read nets                             7.64%  0.04 sec  0.04 sec 
[02/15 06:01:03    421s] (I)        5  Post Routing                          6.17%  0.03 sec  0.03 sec 
[02/15 06:01:03    421s] (I)        5  Model blockage capacity               5.71%  0.03 sec  0.03 sec 
[02/15 06:01:03    421s] (I)        5  Read instances and placement          3.26%  0.02 sec  0.02 sec 
[02/15 06:01:03    421s] (I)        5  Read blockages ( Layer 2-7 )          2.82%  0.01 sec  0.02 sec 
[02/15 06:01:03    421s] (I)        5  Pattern routing (8T)                  1.60%  0.01 sec  0.02 sec 
[02/15 06:01:03    421s] (I)        5  Congestion clean                      1.55%  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)        5  Two level Routing                     1.37%  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)        5  Layer assignment (8T)                 1.23%  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)        5  Monotonic routing (8T)                1.09%  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)        5  Pattern Routing Avoiding Blockages    0.55%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        5  Initialize 3D grid graph              0.34%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        5  Add via demand to 2D                  0.29%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        5  Route legalization                    0.21%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        5  Set up RC info                        0.20%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        5  Move terms for access (8T)            0.08%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        5  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        5  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        6  Initialize 3D capacity                5.20%  0.03 sec  0.03 sec 
[02/15 06:01:03    421s] (I)        6  Read instance blockages               1.98%  0.01 sec  0.01 sec 
[02/15 06:01:03    421s] (I)        6  Two Level Routing (Regular)           0.84%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        6  Read PG blockages                     0.59%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        6  Two Level Routing (Strong)            0.17%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        6  Legalize Blockage Violations          0.11%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        6  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        6  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] (I)        7  Allocate memory for PG via list       0.11%  0.00 sec  0.00 sec 
[02/15 06:01:03    421s] Running post-eGR process
[02/15 06:01:03    421s]         Early Global Route - eGR only step done. (took cpu=0:00:00.9 real=0:00:00.7)
[02/15 06:01:03    421s]       Routing using eGR only done.
[02/15 06:01:03    421s] Net route status summary:
[02/15 06:01:03    421s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:01:03    421s]   Non-clock:  8934 (unrouted=590, trialRouted=8344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=590, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:01:03    421s] 
[02/15 06:01:03    421s] CCOPT: Done with clock implementation routing.
[02/15 06:01:03    421s] 
[02/15 06:01:03    421s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.9 real=0:00:00.7)
[02/15 06:01:03    421s]     Clock implementation routing done.
[02/15 06:01:03    421s]     Leaving CCOpt scope - extractRC...
[02/15 06:01:03    421s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/15 06:01:03    421s] Extraction called for design 'systolic_top' of instances=10755 and nets=8956 using extraction engine 'preRoute' .
[02/15 06:01:03    421s] PreRoute RC Extraction called for design systolic_top.
[02/15 06:01:03    421s] RC Extraction called in multi-corner(1) mode.
[02/15 06:01:03    421s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/15 06:01:03    421s] Type 'man IMPEXT-6197' for more detail.
[02/15 06:01:03    421s] RCMode: PreRoute
[02/15 06:01:03    421s]       RC Corner Indexes            0   
[02/15 06:01:03    421s] Capacitance Scaling Factor   : 1.00000 
[02/15 06:01:03    421s] Resistance Scaling Factor    : 1.00000 
[02/15 06:01:03    421s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 06:01:03    421s] Clock Res. Scaling Factor    : 1.00000 
[02/15 06:01:03    421s] Shrink Factor                : 1.00000
[02/15 06:01:03    421s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 06:01:03    421s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 06:01:03    421s] Updating RC Grid density data for preRoute extraction ...
[02/15 06:01:03    421s] eee: pegSigSF=1.070000
[02/15 06:01:03    421s] Initializing multi-corner resistance tables ...
[02/15 06:01:03    421s] eee: Grid unit RC data computation started
[02/15 06:01:03    421s] eee: Grid unit RC data computation completed
[02/15 06:01:03    421s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:01:03    421s] eee: l=2 avDens=0.212305 usedTrk=5159.019718 availTrk=24300.000000 sigTrk=5159.019718
[02/15 06:01:03    421s] eee: l=3 avDens=0.186585 usedTrk=4492.038025 availTrk=24075.000000 sigTrk=4492.038025
[02/15 06:01:03    421s] eee: l=4 avDens=0.129430 usedTrk=2133.172134 availTrk=16481.250000 sigTrk=2133.172134
[02/15 06:01:03    421s] eee: l=5 avDens=0.090767 usedTrk=1166.352642 availTrk=12850.000000 sigTrk=1166.352642
[02/15 06:01:03    421s] eee: l=6 avDens=0.069603 usedTrk=751.712082 availTrk=10800.000000 sigTrk=751.712082
[02/15 06:01:03    421s] eee: l=7 avDens=0.038921 usedTrk=379.294074 availTrk=9745.312500 sigTrk=379.294074
[02/15 06:01:03    421s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:01:03    421s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:01:03    421s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:01:03    421s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:01:03    421s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:01:03    421s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.224786 uaWl=1.000000 uaWlH=0.391900 aWlH=0.000000 lMod=0 pMax=0.873200 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 06:01:03    421s] eee: uR 0.000219 of RC Grid (17 3 4) is > max uR 0.000218 of layer.
[02/15 06:01:03    421s] eee: uR 0.000219 of RC Grid (17 6 4) is > max uR 0.000218 of layer.
[02/15 06:01:03    421s] eee: uR 0.000220 of RC Grid (17 9 4) is > max uR 0.000218 of layer.
[02/15 06:01:03    421s] eee: uR 0.000173 of RC Grid (0 1 6) is > max uR 0.000163 of layer.
[02/15 06:01:03    421s] eee: uR 0.000173 of RC Grid (0 3 6) is > max uR 0.000163 of layer.
[02/15 06:01:03    421s] eee: uR 0.000173 of RC Grid (0 13 6) is > max uR 0.000163 of layer.
[02/15 06:01:03    421s] eee: uR 0.000173 of RC Grid (0 15 6) is > max uR 0.000163 of layer.
[02/15 06:01:03    421s] eee: uR 0.000173 of RC Grid (0 17 6) is > max uR 0.000163 of layer.
[02/15 06:01:03    421s] eee: uR 0.000173 of RC Grid (17 1 6) is > max uR 0.000163 of layer.
[02/15 06:01:03    421s] eee: uR 0.000173 of RC Grid (17 17 6) is > max uR 0.000163 of layer.
[02/15 06:01:03    421s] eee: NetCapCache creation started. (Current Mem: 6251.000M) 
[02/15 06:01:03    421s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 6251.000M) 
[02/15 06:01:03    421s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:01:03    421s] eee: Metal Layers Info:
[02/15 06:01:03    421s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:01:03    421s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:01:03    421s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:01:03    421s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:01:03    421s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:01:03    421s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:01:03    421s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:01:03    421s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:01:03    421s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:01:03    421s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:01:03    421s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:01:03    421s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:01:03    421s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:01:03    421s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:01:03    421s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:01:03    421s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:01:03    421s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:01:03    421s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 6251.000M)
[02/15 06:01:03    421s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/15 06:01:03    421s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/15 06:01:03    421s]     Leaving CCOpt scope - Initializing placement interface...
[02/15 06:01:03    421s] OPERPROF: Starting DPlace-Init at level 1, MEM:6251.0M, EPOCH TIME: 1771156863.579462
[02/15 06:01:03    421s] Processing tracks to init pin-track alignment.
[02/15 06:01:03    421s] z: 1, totalTracks: 0
[02/15 06:01:03    421s] z: 3, totalTracks: 1
[02/15 06:01:03    421s] z: 5, totalTracks: 1
[02/15 06:01:03    421s] z: 7, totalTracks: 1
[02/15 06:01:03    421s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:01:03    421s] #spOpts: rpCkHalo=4 
[02/15 06:01:03    421s] Initializing Route Infrastructure for color support ...
[02/15 06:01:03    421s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156863.579741
[02/15 06:01:03    421s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6251.0M, EPOCH TIME: 1771156863.580452
[02/15 06:01:03    421s] Route Infrastructure Initialized for color support successfully.
[02/15 06:01:03    421s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156863.590750
[02/15 06:01:03    421s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:03    421s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:03    421s] 
[02/15 06:01:03    421s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:03    421s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:03    421s] OPERPROF:     Starting CMU at level 3, MEM:6251.0M, EPOCH TIME: 1771156863.611940
[02/15 06:01:03    421s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.002, MEM:6251.0M, EPOCH TIME: 1771156863.613487
[02/15 06:01:03    421s] 
[02/15 06:01:03    421s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:01:03    421s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.027, REAL:0.025, MEM:6251.0M, EPOCH TIME: 1771156863.616000
[02/15 06:01:03    421s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6251.0M, EPOCH TIME: 1771156863.616215
[02/15 06:01:03    421s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6251.0M, EPOCH TIME: 1771156863.616446
[02/15 06:01:03    421s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6251.0MB).
[02/15 06:01:03    421s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.043, REAL:0.041, MEM:6251.0M, EPOCH TIME: 1771156863.620186
[02/15 06:01:03    421s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:03    421s]     Legalizer reserving space for clock trees
[02/15 06:01:03    421s]     Calling post conditioning for eGRPC...
[02/15 06:01:03    421s]       eGRPC...
[02/15 06:01:03    421s]         eGRPC active optimizations:
[02/15 06:01:03    421s]          - Move Down
[02/15 06:01:03    421s]          - Downsizing before DRV sizing
[02/15 06:01:03    421s]          - DRV fixing with sizing
[02/15 06:01:03    421s]          - Move to fanout
[02/15 06:01:03    421s]          - Cloning
[02/15 06:01:03    421s]         
[02/15 06:01:03    421s]         Currently running CTS, using active skew data
[02/15 06:01:03    421s]         Loading clock net RC data...
[02/15 06:01:03    421s]         Preprocessing clock nets...
[02/15 06:01:03    422s]         Nets initialized for optimization: Seen: 22 Attempted: 22 Successful: 22 Unsuccessful: 0 Invalid: 0
[02/15 06:01:03    422s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:03    422s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:03    422s]         ProEngine running disconnected to DB
[02/15 06:01:03    422s]         Disconnecting...
[02/15 06:01:03    422s]         Disconnecting Clock Trees
[02/15 06:01:03    422s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:03    422s]         Reset bufferability constraints...
[02/15 06:01:03    422s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[02/15 06:01:03    422s]         Clock tree timing engine global stage delay update for tc_tt:both.late...
[02/15 06:01:03    422s] End AAE Lib Interpolated Model. (MEM=3338.035156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:01:03    422s]         Clock tree timing engine global stage delay update for tc_tt:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:03    422s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:03    422s]         Clock DAG hash eGRPC initial state: f4db6145bf1a8317 2caf5550191d224b 254ae9720d1b793c 708edfdcb6ade6db f5a38dd3875dcb70
[02/15 06:01:03    422s]         CTS services accumulated run-time stats eGRPC initial state:
[02/15 06:01:03    422s]           delay calculator: calls=24472, total_wall_time=1.744s, mean_wall_time=0.071ms
[02/15 06:01:03    422s]           legalizer: calls=3362, total_wall_time=0.190s, mean_wall_time=0.057ms
[02/15 06:01:03    422s]           steiner router: calls=19528, total_wall_time=2.967s, mean_wall_time=0.152ms
[02/15 06:01:03    422s]         Clock DAG stats eGRPC initial state:
[02/15 06:01:03    422s]           cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:03    422s]           sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:03    422s]           misc counts      : r=1, pp=0, mci=0
[02/15 06:01:03    422s]           cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:01:03    422s]           cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:01:03    422s]           sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:03    422s]           wire capacitance : top=0.000fF, trunk=76.215fF, leaf=596.783fF, total=672.998fF
[02/15 06:01:03    422s]           wire lengths     : top=0.000um, trunk=429.740um, leaf=3454.056um, total=3883.796um
[02/15 06:01:03    422s]           hp wire lengths  : top=0.000um, trunk=231.768um, leaf=1346.868um, total=1578.636um
[02/15 06:01:03    422s]         Clock DAG net violations eGRPC initial state: none
[02/15 06:01:03    422s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[02/15 06:01:03    422s]           Trunk : target=44.4ps count=5 avg=15.8ps sd=4.1ps min=9.0ps max=18.7ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:03    422s]           Leaf  : target=44.4ps count=17 avg=42.4ps sd=1.5ps min=39.7ps max=44.3ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 5 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:01:03    422s]         Clock DAG library cell distribution eGRPC initial state {count}:
[02/15 06:01:03    422s]            Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:01:03    422s]         Primary reporting skew groups eGRPC initial state:
[02/15 06:01:03    422s]           skew_group clk/func_mode: insertion delay [min=44.6, max=53.7, avg=50.1, sd=2.1, skn=-0.578, kur=-0.084], skew [9.1 vs 20.7], 100% {44.6, 53.7} (wid=7.7 ws=5.7) (gid=47.1 gs=5.0)
[02/15 06:01:03    422s]               min path sink: mat_b_reg[1][3][2]/CLK
[02/15 06:01:03    422s]               max path sink: u_array_gen_row[0].gen_col[2].u_pe_u_mac_acc_reg_reg[31]/CLK
[02/15 06:01:03    422s]         Skew group summary eGRPC initial state:
[02/15 06:01:03    422s]           skew_group clk/func_mode: insertion delay [min=44.6, max=53.7, avg=50.1, sd=2.1, skn=-0.578, kur=-0.084], skew [9.1 vs 20.7], 100% {44.6, 53.7} (wid=7.7 ws=5.7) (gid=47.1 gs=5.0)
[02/15 06:01:03    422s]         eGRPC Moving buffers...
[02/15 06:01:03    422s]           Clock DAG hash before 'eGRPC Moving buffers': f4db6145bf1a8317 2caf5550191d224b 254ae9720d1b793c 708edfdcb6ade6db f5a38dd3875dcb70
[02/15 06:01:03    422s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[02/15 06:01:03    422s]             delay calculator: calls=24472, total_wall_time=1.744s, mean_wall_time=0.071ms
[02/15 06:01:03    422s]             legalizer: calls=3362, total_wall_time=0.190s, mean_wall_time=0.057ms
[02/15 06:01:03    422s]             steiner router: calls=19528, total_wall_time=2.967s, mean_wall_time=0.152ms
[02/15 06:01:03    422s]           Violation analysis...
[02/15 06:01:03    422s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:03    422s]           Clock DAG hash after 'eGRPC Moving buffers': f4db6145bf1a8317 2caf5550191d224b 254ae9720d1b793c 708edfdcb6ade6db f5a38dd3875dcb70
[02/15 06:01:03    422s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[02/15 06:01:03    422s]             delay calculator: calls=24472, total_wall_time=1.744s, mean_wall_time=0.071ms
[02/15 06:01:03    422s]             legalizer: calls=3362, total_wall_time=0.190s, mean_wall_time=0.057ms
[02/15 06:01:03    422s]             steiner router: calls=19528, total_wall_time=2.967s, mean_wall_time=0.152ms
[02/15 06:01:03    422s]           Clock DAG stats after 'eGRPC Moving buffers':
[02/15 06:01:03    422s]             cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:03    422s]             sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:03    422s]             misc counts      : r=1, pp=0, mci=0
[02/15 06:01:03    422s]             cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:01:03    422s]             cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:01:03    422s]             sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:03    422s]             wire capacitance : top=0.000fF, trunk=76.215fF, leaf=596.783fF, total=672.998fF
[02/15 06:01:03    422s]             wire lengths     : top=0.000um, trunk=429.740um, leaf=3454.056um, total=3883.796um
[02/15 06:01:03    422s]             hp wire lengths  : top=0.000um, trunk=231.768um, leaf=1346.868um, total=1578.636um
[02/15 06:01:03    422s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[02/15 06:01:03    422s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[02/15 06:01:03    422s]             Trunk : target=44.4ps count=5 avg=15.8ps sd=4.1ps min=9.0ps max=18.7ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:03    422s]             Leaf  : target=44.4ps count=17 avg=42.4ps sd=1.5ps min=39.7ps max=44.3ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 5 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:01:03    422s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[02/15 06:01:03    422s]              Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:01:03    422s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[02/15 06:01:03    422s]             skew_group clk/func_mode: insertion delay [min=44.6, max=53.7], skew [9.1 vs 20.7]
[02/15 06:01:03    422s]                 min path sink: mat_b_reg[1][3][2]/CLK
[02/15 06:01:03    422s]                 max path sink: u_array_gen_row[0].gen_col[2].u_pe_u_mac_acc_reg_reg[31]/CLK
[02/15 06:01:03    422s]           Skew group summary after 'eGRPC Moving buffers':
[02/15 06:01:03    422s]             skew_group clk/func_mode: insertion delay [min=44.6, max=53.7], skew [9.1 vs 20.7]
[02/15 06:01:03    422s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:03    422s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:01:03    422s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[02/15 06:01:03    422s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': f4db6145bf1a8317 2caf5550191d224b 254ae9720d1b793c 708edfdcb6ade6db f5a38dd3875dcb70
[02/15 06:01:03    422s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/15 06:01:03    422s]             delay calculator: calls=24472, total_wall_time=1.744s, mean_wall_time=0.071ms
[02/15 06:01:03    422s]             legalizer: calls=3362, total_wall_time=0.190s, mean_wall_time=0.057ms
[02/15 06:01:03    422s]             steiner router: calls=19528, total_wall_time=2.967s, mean_wall_time=0.152ms
[02/15 06:01:03    422s]           Modifying slew-target multiplier from 1 to 0.9
[02/15 06:01:03    422s]           Artificially removing short and long paths...
[02/15 06:01:03    422s]             Clock DAG hash before 'Artificially removing short and long paths': f4db6145bf1a8317 2caf5550191d224b
[02/15 06:01:03    422s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[02/15 06:01:03    422s]               delay calculator: calls=24472, total_wall_time=1.744s, mean_wall_time=0.071ms
[02/15 06:01:03    422s]               legalizer: calls=3362, total_wall_time=0.190s, mean_wall_time=0.057ms
[02/15 06:01:03    422s]               steiner router: calls=19528, total_wall_time=2.967s, mean_wall_time=0.152ms
[02/15 06:01:03    422s]             For skew_group clk/func_mode target band (44.6, 53.7)
[02/15 06:01:03    422s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:03    422s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:03    422s]           Downsizing prefiltering...
[02/15 06:01:03    422s]           Downsizing prefiltering done.
[02/15 06:01:03    422s]           Prefiltering Summary : numPassedPreFiltering = 2, numSkippedDueToCloseToSlewTarget = 17, numSkippedDueToCloseToSkewTarget = 3
[02/15 06:01:03    422s]           Downsizing Pass 0...
[02/15 06:01:03    422s]           Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[02/15 06:01:03    422s]           Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:03    422s]           Downsizing Pass Summary 0, attempted = 2, resized = 0, running total = 0
[02/15 06:01:03    422s]           DoDownSizing Summary : numSized = 0
[02/15 06:01:03    422s]           Reverting slew-target multiplier from 0.9 to 1
[02/15 06:01:03    422s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': f4db6145bf1a8317 2caf5550191d224b 254ae9720d1b793c 708edfdcb6ade6db f5a38dd3875dcb70
[02/15 06:01:03    422s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/15 06:01:03    422s]             delay calculator: calls=24500, total_wall_time=1.749s, mean_wall_time=0.071ms
[02/15 06:01:03    422s]             legalizer: calls=3364, total_wall_time=0.190s, mean_wall_time=0.057ms
[02/15 06:01:03    422s]             steiner router: calls=19528, total_wall_time=2.967s, mean_wall_time=0.152ms
[02/15 06:01:03    422s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/15 06:01:03    422s]             cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:03    422s]             sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:03    422s]             misc counts      : r=1, pp=0, mci=0
[02/15 06:01:03    422s]             cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:01:03    422s]             cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:01:03    422s]             sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:03    422s]             wire capacitance : top=0.000fF, trunk=76.215fF, leaf=596.783fF, total=672.998fF
[02/15 06:01:03    422s]             wire lengths     : top=0.000um, trunk=429.740um, leaf=3454.056um, total=3883.796um
[02/15 06:01:03    422s]             hp wire lengths  : top=0.000um, trunk=231.768um, leaf=1346.868um, total=1578.636um
[02/15 06:01:03    422s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[02/15 06:01:03    422s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/15 06:01:03    422s]             Trunk : target=44.4ps count=5 avg=15.8ps sd=4.1ps min=9.0ps max=18.7ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:03    422s]             Leaf  : target=44.4ps count=17 avg=42.4ps sd=1.5ps min=39.7ps max=44.3ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 5 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:01:03    422s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[02/15 06:01:03    422s]              Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:01:03    422s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/15 06:01:03    422s]             skew_group clk/func_mode: insertion delay [min=44.6, max=53.7], skew [9.1 vs 20.7]
[02/15 06:01:03    422s]                 min path sink: mat_b_reg[1][3][2]/CLK
[02/15 06:01:03    422s]                 max path sink: u_array_gen_row[0].gen_col[2].u_pe_u_mac_acc_reg_reg[31]/CLK
[02/15 06:01:03    422s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[02/15 06:01:03    422s]             skew_group clk/func_mode: insertion delay [min=44.6, max=53.7], skew [9.1 vs 20.7]
[02/15 06:01:03    422s]           Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:03    422s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:01:03    422s]         eGRPC Fixing DRVs...
[02/15 06:01:03    422s]           Clock DAG hash before 'eGRPC Fixing DRVs': f4db6145bf1a8317 2caf5550191d224b 254ae9720d1b793c 708edfdcb6ade6db f5a38dd3875dcb70
[02/15 06:01:03    422s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[02/15 06:01:03    422s]             delay calculator: calls=24500, total_wall_time=1.749s, mean_wall_time=0.071ms
[02/15 06:01:03    422s]             legalizer: calls=3364, total_wall_time=0.190s, mean_wall_time=0.057ms
[02/15 06:01:03    422s]             steiner router: calls=19528, total_wall_time=2.967s, mean_wall_time=0.152ms
[02/15 06:01:03    422s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/15 06:01:03    422s]           CCOpt-eGRPC: considered: 22, tested: 22, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/15 06:01:03    422s]           
[02/15 06:01:03    422s]           Statistics: Fix DRVs (cell sizing):
[02/15 06:01:03    422s]           ===================================
[02/15 06:01:03    422s]           
[02/15 06:01:03    422s]           Cell changes by Net Type:
[02/15 06:01:03    422s]           
[02/15 06:01:03    422s]           -------------------------------------------------------------------------------------------------
[02/15 06:01:03    422s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/15 06:01:03    422s]           -------------------------------------------------------------------------------------------------
[02/15 06:01:03    422s]           top                0            0           0            0                    0                0
[02/15 06:01:03    422s]           trunk              0            0           0            0                    0                0
[02/15 06:01:03    422s]           leaf               0            0           0            0                    0                0
[02/15 06:01:03    422s]           -------------------------------------------------------------------------------------------------
[02/15 06:01:03    422s]           Total              0            0           0            0                    0                0
[02/15 06:01:03    422s]           -------------------------------------------------------------------------------------------------
[02/15 06:01:03    422s]           
[02/15 06:01:03    422s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/15 06:01:03    422s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/15 06:01:03    422s]           
[02/15 06:01:03    422s]           Clock DAG hash after 'eGRPC Fixing DRVs': f4db6145bf1a8317 2caf5550191d224b 254ae9720d1b793c 708edfdcb6ade6db f5a38dd3875dcb70
[02/15 06:01:03    422s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[02/15 06:01:03    422s]             delay calculator: calls=24500, total_wall_time=1.749s, mean_wall_time=0.071ms
[02/15 06:01:03    422s]             legalizer: calls=3364, total_wall_time=0.190s, mean_wall_time=0.057ms
[02/15 06:01:03    422s]             steiner router: calls=19528, total_wall_time=2.967s, mean_wall_time=0.152ms
[02/15 06:01:03    422s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[02/15 06:01:03    422s]             cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:03    422s]             sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:03    422s]             misc counts      : r=1, pp=0, mci=0
[02/15 06:01:03    422s]             cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:01:03    422s]             cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:01:03    422s]             sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:03    422s]             wire capacitance : top=0.000fF, trunk=76.215fF, leaf=596.783fF, total=672.998fF
[02/15 06:01:03    422s]             wire lengths     : top=0.000um, trunk=429.740um, leaf=3454.056um, total=3883.796um
[02/15 06:01:03    422s]             hp wire lengths  : top=0.000um, trunk=231.768um, leaf=1346.868um, total=1578.636um
[02/15 06:01:03    422s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[02/15 06:01:03    422s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[02/15 06:01:03    422s]             Trunk : target=44.4ps count=5 avg=15.8ps sd=4.1ps min=9.0ps max=18.7ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:03    422s]             Leaf  : target=44.4ps count=17 avg=42.4ps sd=1.5ps min=39.7ps max=44.3ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 5 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:01:03    422s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[02/15 06:01:03    422s]              Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:01:03    422s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[02/15 06:01:03    422s]             skew_group clk/func_mode: insertion delay [min=44.6, max=53.7], skew [9.1 vs 20.7]
[02/15 06:01:03    422s]                 min path sink: mat_b_reg[1][3][2]/CLK
[02/15 06:01:03    422s]                 max path sink: u_array_gen_row[0].gen_col[2].u_pe_u_mac_acc_reg_reg[31]/CLK
[02/15 06:01:03    422s]           Skew group summary after 'eGRPC Fixing DRVs':
[02/15 06:01:03    422s]             skew_group clk/func_mode: insertion delay [min=44.6, max=53.7], skew [9.1 vs 20.7]
[02/15 06:01:03    422s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:03    422s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:03    422s]         
[02/15 06:01:03    422s]         Slew Diagnostics: After DRV fixing
[02/15 06:01:03    422s]         ==================================
[02/15 06:01:03    422s]         
[02/15 06:01:03    422s]         Global Causes:
[02/15 06:01:03    422s]         
[02/15 06:01:03    422s]         -------------------------------------
[02/15 06:01:03    422s]         Cause
[02/15 06:01:03    422s]         -------------------------------------
[02/15 06:01:03    422s]         DRV fixing with buffering is disabled
[02/15 06:01:03    422s]         -------------------------------------
[02/15 06:01:03    422s]         
[02/15 06:01:03    422s]         Top 5 overslews:
[02/15 06:01:03    422s]         
[02/15 06:01:03    422s]         ---------------------------------
[02/15 06:01:03    422s]         Overslew    Causes    Driving Pin
[02/15 06:01:03    422s]         ---------------------------------
[02/15 06:01:03    422s]           (empty table)
[02/15 06:01:03    422s]         ---------------------------------
[02/15 06:01:03    422s]         
[02/15 06:01:03    422s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/15 06:01:03    422s]         
[02/15 06:01:03    422s]         -------------------
[02/15 06:01:03    422s]         Cause    Occurences
[02/15 06:01:03    422s]         -------------------
[02/15 06:01:03    422s]           (empty table)
[02/15 06:01:03    422s]         -------------------
[02/15 06:01:03    422s]         
[02/15 06:01:03    422s]         Violation diagnostics counts from the 0 nodes that have violations:
[02/15 06:01:03    422s]         
[02/15 06:01:03    422s]         -------------------
[02/15 06:01:03    422s]         Cause    Occurences
[02/15 06:01:03    422s]         -------------------
[02/15 06:01:03    422s]           (empty table)
[02/15 06:01:03    422s]         -------------------
[02/15 06:01:03    422s]         
[02/15 06:01:03    422s]         Reconnecting optimized routes...
[02/15 06:01:03    422s]         Reset timing graph...
[02/15 06:01:03    422s] Ignoring AAE DB Resetting ...
[02/15 06:01:03    422s]         Reset timing graph done.
[02/15 06:01:03    422s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:03    422s]         Violation analysis...
[02/15 06:01:04    422s] End AAE Lib Interpolated Model. (MEM=3361.347656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:01:04    422s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:01:04    422s]         Clock instances to consider for cloning: 0
[02/15 06:01:04    422s]         Reset timing graph...
[02/15 06:01:04    422s] Ignoring AAE DB Resetting ...
[02/15 06:01:04    422s]         Reset timing graph done.
[02/15 06:01:04    422s]         Set dirty flag on 0 instances, 0 nets
[02/15 06:01:04    422s]         Clock DAG hash before routing clock trees: 29a59dec9c8ee915 83635b6d99d0c151 254ae9720d1b793c 2cd7cf811f764fb c41a6220dcfa869f
[02/15 06:01:04    422s]         CTS services accumulated run-time stats before routing clock trees:
[02/15 06:01:04    422s]           delay calculator: calls=24522, total_wall_time=1.753s, mean_wall_time=0.072ms
[02/15 06:01:04    422s]           legalizer: calls=3364, total_wall_time=0.190s, mean_wall_time=0.057ms
[02/15 06:01:04    422s]           steiner router: calls=19528, total_wall_time=2.967s, mean_wall_time=0.152ms
[02/15 06:01:04    422s]         Clock DAG stats before routing clock trees:
[02/15 06:01:04    422s]           cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:04    422s]           sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:04    422s]           misc counts      : r=1, pp=0, mci=0
[02/15 06:01:04    422s]           cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:01:04    422s]           cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:01:04    422s]           sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:04    422s]           wire capacitance : top=0.000fF, trunk=76.215fF, leaf=596.783fF, total=672.998fF
[02/15 06:01:04    422s]           wire lengths     : top=0.000um, trunk=429.740um, leaf=3454.056um, total=3883.796um
[02/15 06:01:04    422s]           hp wire lengths  : top=0.000um, trunk=231.768um, leaf=1346.868um, total=1578.636um
[02/15 06:01:04    422s]         Clock DAG net violations before routing clock trees: none
[02/15 06:01:04    422s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[02/15 06:01:04    422s]           Trunk : target=44.4ps count=5 avg=15.8ps sd=4.1ps min=9.0ps max=18.7ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:04    422s]           Leaf  : target=44.4ps count=17 avg=42.4ps sd=1.5ps min=39.7ps max=44.3ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 5 <= 42.2ps, 10 <= 44.4ps}
[02/15 06:01:04    422s]         Clock DAG library cell distribution before routing clock trees {count}:
[02/15 06:01:04    422s]            Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:01:04    422s]         Primary reporting skew groups before routing clock trees:
[02/15 06:01:04    422s]           skew_group clk/func_mode: insertion delay [min=44.6, max=53.7, avg=50.1, sd=2.1, skn=-0.578, kur=-0.084], skew [9.1 vs 20.7], 100% {44.6, 53.7} (wid=7.7 ws=5.7) (gid=47.1 gs=5.0)
[02/15 06:01:04    422s]               min path sink: mat_b_reg[1][3][2]/CLK
[02/15 06:01:04    422s]               max path sink: u_array_gen_row[0].gen_col[2].u_pe_u_mac_acc_reg_reg[31]/CLK
[02/15 06:01:04    422s]         Skew group summary before routing clock trees:
[02/15 06:01:04    422s]           skew_group clk/func_mode: insertion delay [min=44.6, max=53.7, avg=50.1, sd=2.1, skn=-0.578, kur=-0.084], skew [9.1 vs 20.7], 100% {44.6, 53.7} (wid=7.7 ws=5.7) (gid=47.1 gs=5.0)
[02/15 06:01:04    422s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:04    422s]       eGRPC done.
[02/15 06:01:04    422s]     Calling post conditioning for eGRPC done.
[02/15 06:01:04    422s]   eGR Post Conditioning done.
[02/15 06:01:04    422s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[02/15 06:01:04    422s]   Leaving CCOpt scope - Cleaning up placement interface...
[02/15 06:01:04    422s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6251.0M, EPOCH TIME: 1771156864.099767
[02/15 06:01:04    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2505).
[02/15 06:01:04    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:04    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:04    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:04    422s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.065, REAL:0.022, MEM:6251.0M, EPOCH TIME: 1771156864.121933
[02/15 06:01:04    422s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:01:04    422s]   Leaving CCOpt scope - ClockRefiner...
[02/15 06:01:04    422s]   Assigned high priority to 21 instances.
[02/15 06:01:04    422s]   Soft fixed 21 clock instances.
[02/15 06:01:04    422s]   Performing Single Pass Refine Place.
[02/15 06:01:04    422s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[02/15 06:01:04    422s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6251.0M, EPOCH TIME: 1771156864.146250
[02/15 06:01:04    422s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156864.146387
[02/15 06:01:04    422s] Processing tracks to init pin-track alignment.
[02/15 06:01:04    422s] z: 1, totalTracks: 0
[02/15 06:01:04    422s] z: 3, totalTracks: 1
[02/15 06:01:04    422s] z: 5, totalTracks: 1
[02/15 06:01:04    422s] z: 7, totalTracks: 1
[02/15 06:01:04    422s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:01:04    422s] #spOpts: rpCkHalo=4 
[02/15 06:01:04    422s] Initializing Route Infrastructure for color support ...
[02/15 06:01:04    422s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6251.0M, EPOCH TIME: 1771156864.146686
[02/15 06:01:04    422s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6251.0M, EPOCH TIME: 1771156864.147475
[02/15 06:01:04    422s] Route Infrastructure Initialized for color support successfully.
[02/15 06:01:04    422s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6251.0M, EPOCH TIME: 1771156864.158477
[02/15 06:01:04    422s] Info: 21 insts are soft-fixed.
[02/15 06:01:04    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:04    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:04    422s] 
[02/15 06:01:04    422s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:04    422s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:04    422s] OPERPROF:       Starting CMU at level 4, MEM:6251.0M, EPOCH TIME: 1771156864.183083
[02/15 06:01:04    422s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.003, MEM:6251.0M, EPOCH TIME: 1771156864.185912
[02/15 06:01:04    422s] 
[02/15 06:01:04    422s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:01:04    422s] Info: 21 insts are soft-fixed.
[02/15 06:01:04    422s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.034, REAL:0.031, MEM:6251.0M, EPOCH TIME: 1771156864.189063
[02/15 06:01:04    422s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6251.0M, EPOCH TIME: 1771156864.189187
[02/15 06:01:04    422s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6251.0M, EPOCH TIME: 1771156864.189486
[02/15 06:01:04    422s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6251.0MB).
[02/15 06:01:04    422s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.049, REAL:0.046, MEM:6251.0M, EPOCH TIME: 1771156864.192386
[02/15 06:01:04    422s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.050, REAL:0.046, MEM:6251.0M, EPOCH TIME: 1771156864.192438
[02/15 06:01:04    422s] TDRefine: refinePlace mode is spiral
[02/15 06:01:04    422s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 06:01:04    422s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.7
[02/15 06:01:04    422s] OPERPROF: Starting Refine-Place at level 1, MEM:6251.0M, EPOCH TIME: 1771156864.193721
[02/15 06:01:04    422s] *** Starting refinePlace (0:07:03 mem=6251.0M) ***
[02/15 06:01:04    422s] Total net bbox length = 9.200e+04 (4.219e+04 4.981e+04) (ext = 7.745e+03)
[02/15 06:01:04    422s] 
[02/15 06:01:04    422s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:04    422s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:04    422s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6251.0M, EPOCH TIME: 1771156864.205939
[02/15 06:01:04    422s] # Found 5010 legal fixed insts to color.
[02/15 06:01:04    422s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.010, REAL:0.010, MEM:6251.0M, EPOCH TIME: 1771156864.216183
[02/15 06:01:04    422s] **WARN: (IMPSP-2041):	Found 21 fixed insts that could not be colored.
[02/15 06:01:04    422s] Type 'man IMPSP-2041' for more detail.
[02/15 06:01:04    422s] Info: 21 insts are soft-fixed.
[02/15 06:01:04    422s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:01:04    422s] 
[02/15 06:01:04    422s]  === Spiral for Logical I: (movable: 21) ===
[02/15 06:01:04    422s] 
[02/15 06:01:04    422s] FGC Caching: map cells: 0 total: 0  non_cacheable: 0
[02/15 06:01:04    422s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:01:04    422s] [CPU] RefinePlace/Soft Fixed (cpu=0:00:00.0, real=0:00:00.0, mem=6251.0MB) @(0:07:03 - 0:07:03).
[02/15 06:01:04    422s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:01:04    422s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156864.236238
[02/15 06:01:04    422s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:6251.0M, EPOCH TIME: 1771156864.237400
[02/15 06:01:04    422s] Set min layer with design mode ( 2 )
[02/15 06:01:04    422s] Set max layer with design mode ( 7 )
[02/15 06:01:04    422s] Set min layer with design mode ( 2 )
[02/15 06:01:04    422s] Set max layer with design mode ( 7 )
[02/15 06:01:04    422s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6251.0M, EPOCH TIME: 1771156864.244489
[02/15 06:01:04    422s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:6251.0M, EPOCH TIME: 1771156864.245357
[02/15 06:01:04    422s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6251.0M, EPOCH TIME: 1771156864.245428
[02/15 06:01:04    422s] Starting refinePlace ...
[02/15 06:01:04    422s] Set min layer with design mode ( 2 )
[02/15 06:01:04    422s] Set max layer with design mode ( 7 )
[02/15 06:01:04    422s] One DDP V2 for no tweak run.
[02/15 06:01:04    422s] Set min layer with design mode ( 2 )
[02/15 06:01:04    422s] Set max layer with design mode ( 7 )
[02/15 06:01:04    422s] DDP initSite1 nrRow 167 nrJob 167
[02/15 06:01:04    422s] DDP markSite nrRow 167 nrJob 167
[02/15 06:01:04    422s] ** Cut row section cpu time 0:00:00.0.
[02/15 06:01:04    422s]  ** Cut row section real time 0:00:00.0.
[02/15 06:01:04    422s]    Spread Effort: high, standalone mode, useDDP on.
[02/15 06:01:04    422s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=6219.0MB) @(0:07:03 - 0:07:03).
[02/15 06:01:04    422s] Move report: preRPlace moves 116 insts, mean move: 0.98 um, max move: 3.46 um 
[02/15 06:01:04    422s] 	Max move on inst (g8328): (132.36, 131.50) --> (132.58, 128.26)
[02/15 06:01:04    422s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AND2x2_ASAP7_75t_SL
[02/15 06:01:04    422s] 	Violation at original loc: Placement Blockage Violation
[02/15 06:01:04    422s] wireLenOptFixPriorityInst 1063 inst fixed
[02/15 06:01:04    422s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:01:04    422s] [CPU] RefinePlace/RTC (cpu=0:00:00.0, real=0:00:00.0, mem=6219.0MB) @(0:07:03 - 0:07:03).
[02/15 06:01:04    422s] 
[02/15 06:01:04    422s]  === Spiral for Logical I: (movable: 8229) ===
[02/15 06:01:04    422s] 
[02/15 06:01:04    422s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 06:01:04    423s] 
[02/15 06:01:04    423s]  Info: 0 filler has been deleted!
[02/15 06:01:04    423s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/15 06:01:04    423s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[02/15 06:01:04    423s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:01:04    423s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=6219.0MB) @(0:07:03 - 0:07:04).
[02/15 06:01:04    423s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:01:04    423s] Move report: Detail placement moves 116 insts, mean move: 0.98 um, max move: 3.46 um 
[02/15 06:01:04    423s] 	Max move on inst (g8328): (132.36, 131.50) --> (132.58, 128.26)
[02/15 06:01:04    423s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 6219.0MB
[02/15 06:01:04    423s] Statistics of distance of Instance movement in refine placement:
[02/15 06:01:04    423s]   maximum (X+Y) =         3.46 um
[02/15 06:01:04    423s]   inst (g8328) with max move: (132.364, 131.5) -> (132.58, 128.26)
[02/15 06:01:04    423s]   mean    (X+Y) =         0.98 um
[02/15 06:01:04    423s] Summary Report:
[02/15 06:01:04    423s] Instances move: 116 (out of 8250 movable)
[02/15 06:01:04    423s] Instances flipped: 0
[02/15 06:01:04    423s] Mean displacement: 0.98 um
[02/15 06:01:04    423s] Max displacement: 3.46 um (Instance: g8328) (132.364, 131.5) -> (132.58, 128.26)
[02/15 06:01:04    423s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AND2x2_ASAP7_75t_SL
[02/15 06:01:04    423s] 	Violation at original loc: Placement Blockage Violation
[02/15 06:01:04    423s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 06:01:04    423s] Total instances moved : 116
[02/15 06:01:04    423s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.967, REAL:0.460, MEM:6219.0M, EPOCH TIME: 1771156864.705243
[02/15 06:01:04    423s] Total net bbox length = 9.206e+04 (4.222e+04 4.984e+04) (ext = 7.746e+03)
[02/15 06:01:04    423s] Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 6219.0MB
[02/15 06:01:04    423s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:00.0, mem=6219.0MB) @(0:07:03 - 0:07:04).
[02/15 06:01:04    423s] *** Finished refinePlace (0:07:04 mem=6219.0M) ***
[02/15 06:01:04    423s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.7
[02/15 06:01:04    423s] OPERPROF: Finished Refine-Place at level 1, CPU:1.026, REAL:0.519, MEM:6219.0M, EPOCH TIME: 1771156864.712861
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 3.46 um
RPlace-Summary:     Max move: inst g8328 cell AND2x2_ASAP7_75t_SL loc (132.36, 131.50) -> (132.58, 128.26)
RPlace-Summary:     Average move dist: 0.98
RPlace-Summary:     Number of inst moved: 116
RPlace-Summary:     Number of movable inst: 8250
[02/15 06:01:04    423s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 06:01:04    423s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6219.0M, EPOCH TIME: 1771156864.714841
[02/15 06:01:04    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10755).
[02/15 06:01:04    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:04    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:04    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:04    423s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.080, REAL:0.031, MEM:6251.0M, EPOCH TIME: 1771156864.746085
[02/15 06:01:04    423s]   ClockRefiner summary
[02/15 06:01:04    423s]   All clock instances: Moved 17, flipped 11 and cell swapped 0 (out of a total of 1084).
[02/15 06:01:04    423s]   All Clock instances: Average move = 1.03um
[02/15 06:01:04    423s]   The largest move was 1.51 um for mat_b_reg[2][1][3].
[02/15 06:01:04    423s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 21).
[02/15 06:01:04    423s]   Clock sinks: Moved 17, flipped 11 and cell swapped 0 (out of a total of 1063).
[02/15 06:01:04    423s]   Clock sinks: Average move = 1.03um
[02/15 06:01:04    423s]   The largest move was 1.51 um for mat_b_reg[2][1][3].
[02/15 06:01:04    423s]   Restoring pStatusCts on 21 clock instances.
[02/15 06:01:04    423s]   Revert refine place priority changes on 0 instances.
[02/15 06:01:04    423s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:00.6)
[02/15 06:01:04    423s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.9 real=0:00:02.1)
[02/15 06:01:04    423s]   CCOpt::Phase::Routing...
[02/15 06:01:04    423s]   Clock implementation routing...
[02/15 06:01:04    423s]     Leaving CCOpt scope - Routing Tools...
[02/15 06:01:04    423s] Net route status summary:
[02/15 06:01:04    423s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:01:04    423s]   Non-clock:  8934 (unrouted=590, trialRouted=8344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=590, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:01:04    423s]     Routing using eGR in eGR->NR Step...
[02/15 06:01:04    423s]       Early Global Route - eGR->Nr High Frequency step...
[02/15 06:01:04    423s] (ccopt eGR): There are 22 nets to be routed. 0 nets have skip routing designation.
[02/15 06:01:04    423s] (ccopt eGR): There are 22 nets for routing of which 22 have one or more fixed wires.
[02/15 06:01:04    423s] (ccopt eGR): Start to route 22 all nets
[02/15 06:01:04    423s] (I)      Running eGR regular flow
[02/15 06:01:04    423s] Running assign ptn pin
[02/15 06:01:04    423s] Running config msv constraints
[02/15 06:01:04    423s] Running pre-eGR process
[02/15 06:01:04    423s] [PSP]    Started Early Global Route ( Curr Mem: 5.39 MB )
[02/15 06:01:04    423s] (I)      Initializing eGR engine (clean)
[02/15 06:01:04    423s] Set min layer with design mode ( 2 )
[02/15 06:01:04    423s] Set max layer with design mode ( 7 )
[02/15 06:01:04    423s] (I)      clean place blk overflow:
[02/15 06:01:04    423s] (I)      H : enabled 1.00 0
[02/15 06:01:04    423s] (I)      V : enabled 1.00 0
[02/15 06:01:04    423s] (I)      Initializing eGR engine (clean)
[02/15 06:01:04    423s] Set min layer with design mode ( 2 )
[02/15 06:01:04    423s] Set max layer with design mode ( 7 )
[02/15 06:01:04    423s] (I)      clean place blk overflow:
[02/15 06:01:04    423s] (I)      H : enabled 1.00 0
[02/15 06:01:04    423s] (I)      V : enabled 1.00 0
[02/15 06:01:04    423s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5.39 MB )
[02/15 06:01:04    423s] (I)      Running eGR Cong Clean flow
[02/15 06:01:04    423s] (I)      # wire layers (front) : 11
[02/15 06:01:04    423s] (I)      # wire layers (back)  : 0
[02/15 06:01:04    423s] (I)      min wire layer : 1
[02/15 06:01:04    423s] (I)      max wire layer : 10
[02/15 06:01:04    423s] (I)      # cut layers (front) : 10
[02/15 06:01:04    423s] (I)      # cut layers (back)  : 0
[02/15 06:01:04    423s] (I)      min cut layer : 1
[02/15 06:01:04    423s] (I)      max cut layer : 9
[02/15 06:01:04    423s] (I)      ================================ Layers ================================
[02/15 06:01:04    423s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:01:04    423s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 06:01:04    423s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:01:04    423s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 06:01:04    423s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 06:01:04    423s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:01:04    423s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 06:01:04    423s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:01:04    423s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 06:01:04    423s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:01:04    423s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 06:01:04    423s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:01:04    423s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 06:01:04    423s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:01:04    423s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 06:01:04    423s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:01:04    423s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 06:01:04    423s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:01:04    423s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 06:01:04    423s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:01:04    423s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 06:01:04    423s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:01:04    423s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 06:01:04    423s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 06:01:04    423s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:01:04    423s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 06:01:04    423s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 06:01:04    423s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 06:01:04    423s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 06:01:04    423s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:01:04    423s] (I)      Started Import and model ( Curr Mem: 5.39 MB )
[02/15 06:01:04    423s] (I)      == Non-default Options ==
[02/15 06:01:04    423s] (I)      Clean congestion better                            : true
[02/15 06:01:04    423s] (I)      Estimate vias on DPT layer                         : true
[02/15 06:01:04    423s] (I)      Rerouting rounds                                   : 10
[02/15 06:01:04    423s] (I)      Clean congestion layer assignment rounds           : 3
[02/15 06:01:04    423s] (I)      Layer constraints as soft constraints              : true
[02/15 06:01:04    423s] (I)      Soft top layer                                     : true
[02/15 06:01:04    423s] (I)      Skip prospective layer relax nets                  : true
[02/15 06:01:04    423s] (I)      Better NDR handling                                : true
[02/15 06:01:04    423s] (I)      Improved NDR modeling in LA                        : true
[02/15 06:01:04    423s] (I)      Routing cost fix for NDR handling                  : true
[02/15 06:01:04    423s] (I)      Block tracks for preroutes                         : true
[02/15 06:01:04    423s] (I)      Assign IRoute by net group key                     : true
[02/15 06:01:04    423s] (I)      Block unroutable channels                          : true
[02/15 06:01:04    423s] (I)      Block unroutable channels 3D                       : true
[02/15 06:01:04    423s] (I)      Bound layer relaxed segment wl                     : true
[02/15 06:01:04    423s] (I)      Blocked pin reach length threshold                 : 2
[02/15 06:01:04    423s] (I)      Check blockage within NDR space in TA              : true
[02/15 06:01:04    423s] (I)      Skip must join for term with via pillar            : true
[02/15 06:01:04    423s] (I)      Model find APA for IO pin                          : true
[02/15 06:01:04    423s] (I)      On pin location for off pin term                   : true
[02/15 06:01:04    423s] (I)      Handle EOL spacing                                 : true
[02/15 06:01:04    423s] (I)      Merge PG vias by gap                               : true
[02/15 06:01:04    423s] (I)      Maximum routing layer                              : 7
[02/15 06:01:04    423s] (I)      Top routing layer                                  : 7
[02/15 06:01:04    423s] (I)      Ignore routing layer                               : true
[02/15 06:01:04    423s] (I)      Route selected nets only                           : true
[02/15 06:01:04    423s] (I)      Refine MST                                         : true
[02/15 06:01:04    423s] (I)      Honor PRL                                          : true
[02/15 06:01:04    423s] (I)      Strong congestion aware                            : true
[02/15 06:01:04    423s] (I)      Improved initial location for IRoutes              : true
[02/15 06:01:04    423s] (I)      Multi panel TA                                     : true
[02/15 06:01:04    423s] (I)      Penalize wire overlap                              : true
[02/15 06:01:04    423s] (I)      Expand small instance blockage                     : true
[02/15 06:01:04    423s] (I)      Reduce via in TA                                   : true
[02/15 06:01:04    423s] (I)      SS-aware routing                                   : true
[02/15 06:01:04    423s] (I)      Improve tree edge sharing                          : true
[02/15 06:01:04    423s] (I)      Improve 2D via estimation                          : true
[02/15 06:01:04    423s] (I)      Refine Steiner tree                                : true
[02/15 06:01:04    423s] (I)      Build spine tree                                   : true
[02/15 06:01:04    423s] (I)      Model pass through capacity                        : true
[02/15 06:01:04    423s] (I)      Extend blockages by a half GCell                   : true
[02/15 06:01:04    423s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[02/15 06:01:04    423s] (I)      Consider pin shapes                                : true
[02/15 06:01:04    423s] (I)      Consider pin shapes for all nodes                  : true
[02/15 06:01:04    423s] (I)      Consider NR APA                                    : true
[02/15 06:01:04    423s] (I)      Consider IO pin shape                              : true
[02/15 06:01:04    423s] (I)      Fix pin connection bug                             : true
[02/15 06:01:04    423s] (I)      Consider layer RC for local wires                  : true
[02/15 06:01:04    423s] (I)      Honor layer constraint                             : true
[02/15 06:01:04    423s] (I)      Route to clock mesh pin                            : true
[02/15 06:01:04    423s] (I)      LA-aware pin escape length                         : 2
[02/15 06:01:04    423s] (I)      Connect multiple ports                             : true
[02/15 06:01:04    423s] (I)      Split for must join                                : true
[02/15 06:01:04    423s] (I)      Number of threads                                  : 8
[02/15 06:01:04    423s] (I)      Routing effort level                               : 10000
[02/15 06:01:04    423s] (I)      Prefer layer length threshold                      : 8
[02/15 06:01:04    423s] (I)      Overflow penalty cost                              : 10
[02/15 06:01:04    423s] (I)      A-star cost                                        : 0.300000
[02/15 06:01:04    423s] (I)      Misalignment cost                                  : 10.000000
[02/15 06:01:04    423s] (I)      Threshold for short IRoute                         : 6
[02/15 06:01:04    423s] (I)      Via cost during post routing                       : 1.000000
[02/15 06:01:04    423s] (I)      Layer congestion ratios                            : { { 1.0 } }
[02/15 06:01:04    423s] (I)      Source-to-sink ratio                               : 0.300000
[02/15 06:01:04    423s] (I)      Scenic ratio bound                                 : 3.000000
[02/15 06:01:04    423s] (I)      Segment layer relax scenic ratio                   : 1.250000
[02/15 06:01:04    423s] (I)      Net layer relax scenic ratio                       : 1.250000
[02/15 06:01:04    423s] (I)      Layer demotion scenic scale                        : 1.000000
[02/15 06:01:04    423s] (I)      Source-sink aware LA ratio                         : 0.500000
[02/15 06:01:04    423s] (I)      PG-aware similar topology routing                  : true
[02/15 06:01:04    423s] (I)      Maze routing via cost fix                          : true
[02/15 06:01:04    423s] (I)      Apply PRL on PG terms                              : true
[02/15 06:01:04    423s] (I)      Apply PRL on obs objects                           : true
[02/15 06:01:04    423s] (I)      Handle range-type spacing rules                    : true
[02/15 06:01:04    423s] (I)      PG gap threshold multiplier                        : 10.000000
[02/15 06:01:04    423s] (I)      Parallel spacing query fix                         : true
[02/15 06:01:04    423s] (I)      Force source to root IR                            : true
[02/15 06:01:04    423s] (I)      Layer Weights                                      : L2:4 L3:2.5
[02/15 06:01:04    423s] (I)      Multi-pass Schedule                                : {{} {} {}}
[02/15 06:01:04    423s] (I)      Route tie net to shape                             : auto
[02/15 06:01:04    423s] (I)      Do not relax to DPT layer                          : true
[02/15 06:01:04    423s] (I)      No DPT in post routing                             : true
[02/15 06:01:04    423s] (I)      Modeling PG via merging fix                        : true
[02/15 06:01:04    423s] (I)      Shield aware TA                                    : true
[02/15 06:01:04    423s] (I)      Strong shield aware TA                             : true
[02/15 06:01:04    423s] (I)      Overflow calculation fix in LA                     : true
[02/15 06:01:04    423s] (I)      Post routing fix                                   : true
[02/15 06:01:04    423s] (I)      Strong post routing                                : true
[02/15 06:01:04    423s] (I)      Violation on path threshold                        : 1
[02/15 06:01:04    423s] (I)      Pass through capacity modeling                     : true
[02/15 06:01:04    423s] (I)      Read layer and via RC                              : true
[02/15 06:01:04    423s] (I)      Select the non-relaxed segments in post routing stage : true
[02/15 06:01:04    423s] (I)      Select term pin box for io pin                     : true
[02/15 06:01:04    423s] (I)      Penalize NDR sharing                               : true
[02/15 06:01:04    423s] (I)      Enable special modeling                            : false
[02/15 06:01:04    423s] (I)      Keep fixed segments                                : true
[02/15 06:01:04    423s] (I)      Reorder net groups by key                          : true
[02/15 06:01:04    423s] (I)      Increase net scenic ratio                          : true
[02/15 06:01:04    423s] (I)      Method to set GCell size                           : row
[02/15 06:01:04    423s] (I)      Connect multiple ports and must join fix           : true
[02/15 06:01:04    423s] (I)      Avoid high resistance layers                       : true
[02/15 06:01:04    423s] (I)      Segment length threshold                           : 1
[02/15 06:01:04    423s] (I)      Model find APA for IO pin fix                      : true
[02/15 06:01:04    423s] (I)      Avoid connecting non-metal layers                  : true
[02/15 06:01:04    423s] (I)      Use track pitch for NDR                            : true
[02/15 06:01:04    423s] (I)      Decide max and min layer to relax with layer difference : true
[02/15 06:01:04    423s] (I)      Handle non-default track width                     : false
[02/15 06:01:04    423s] (I)      Block unroutable channels fix                      : true
[02/15 06:01:04    423s] (I)      Tie hi/lo max fanout                               : 5
[02/15 06:01:04    423s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 06:01:04    423s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 06:01:04    423s] Removed 1 out of boundary tracks from layer 2
[02/15 06:01:04    423s] Removed 1 out of boundary tracks from layer 2
[02/15 06:01:04    423s] (I)      ============== Pin Summary ==============
[02/15 06:01:04    423s] (I)      +-------+--------+---------+------------+
[02/15 06:01:04    423s] (I)      | Layer | # pins | % total |      Group |
[02/15 06:01:04    423s] (I)      +-------+--------+---------+------------+
[02/15 06:01:04    423s] (I)      |     1 |  28759 |   92.21 |        Pin |
[02/15 06:01:04    423s] (I)      |     2 |   2431 |    7.79 | Pin access |
[02/15 06:01:04    423s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 06:01:04    423s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 06:01:04    423s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 06:01:04    423s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 06:01:04    423s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 06:01:04    423s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 06:01:04    423s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 06:01:04    423s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 06:01:04    423s] (I)      +-------+--------+---------+------------+
[02/15 06:01:04    423s] (I)      Custom ignore net properties:
[02/15 06:01:04    423s] (I)      1 : NotLegal
[02/15 06:01:04    423s] (I)      2 : NotSelected
[02/15 06:01:04    423s] (I)      Default ignore net properties:
[02/15 06:01:04    423s] (I)      1 : Special
[02/15 06:01:04    423s] (I)      2 : Analog
[02/15 06:01:04    423s] (I)      3 : Fixed
[02/15 06:01:04    423s] (I)      4 : Skipped
[02/15 06:01:04    423s] (I)      5 : MixedSignal
[02/15 06:01:04    423s] (I)      Prerouted net properties:
[02/15 06:01:04    423s] (I)      1 : NotLegal
[02/15 06:01:04    423s] (I)      2 : Special
[02/15 06:01:04    423s] (I)      3 : Analog
[02/15 06:01:04    423s] (I)      4 : Fixed
[02/15 06:01:04    423s] (I)      5 : Skipped
[02/15 06:01:04    423s] (I)      6 : MixedSignal
[02/15 06:01:04    423s] [NR-eGR] Early global route reroute 22 out of 8366 routable nets
[02/15 06:01:04    423s] (I)      Use row-based GCell size
[02/15 06:01:04    423s] (I)      Use row-based GCell align
[02/15 06:01:04    423s] (I)      layer 0 area = 170496
[02/15 06:01:04    423s] (I)      layer 1 area = 170496
[02/15 06:01:04    423s] (I)      layer 2 area = 170496
[02/15 06:01:04    423s] (I)      layer 3 area = 512000
[02/15 06:01:04    423s] (I)      layer 4 area = 512000
[02/15 06:01:04    423s] (I)      layer 5 area = 560000
[02/15 06:01:04    423s] (I)      layer 6 area = 560000
[02/15 06:01:04    423s] (I)      GCell unit size   : 4320
[02/15 06:01:04    423s] (I)      GCell multiplier  : 1
[02/15 06:01:04    423s] (I)      GCell row height  : 4320
[02/15 06:01:04    423s] (I)      Actual row height : 4320
[02/15 06:01:04    423s] (I)      GCell align ref   : 24880 24880
[02/15 06:01:04    423s] missing default track structure on layer 1
[02/15 06:01:04    423s] [NR-eGR] Track table information for default rule: 
[02/15 06:01:04    423s] [NR-eGR] M1 has no routable track
[02/15 06:01:04    423s] [NR-eGR] M2 has non-uniform track structure
[02/15 06:01:04    423s] [NR-eGR] M3 has single uniform track structure
[02/15 06:01:04    423s] [NR-eGR] M4 has single uniform track structure
[02/15 06:01:04    423s] [NR-eGR] M5 has single uniform track structure
[02/15 06:01:04    423s] [NR-eGR] M6 has single uniform track structure
[02/15 06:01:04    423s] [NR-eGR] M7 has single uniform track structure
[02/15 06:01:04    423s] [NR-eGR] M8 has single uniform track structure
[02/15 06:01:04    423s] [NR-eGR] M9 has single uniform track structure
[02/15 06:01:04    423s] [NR-eGR] Pad has single uniform track structure
[02/15 06:01:04    423s] (I)      ============== Default via ===============
[02/15 06:01:04    423s] (I)      +---+------------------+-----------------+
[02/15 06:01:04    423s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 06:01:04    423s] (I)      +---+------------------+-----------------+
[02/15 06:01:04    423s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 06:01:04    423s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 06:01:04    423s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 06:01:04    423s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 06:01:04    423s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 06:01:04    423s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 06:01:04    423s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 06:01:04    423s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 06:01:04    423s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 06:01:04    423s] (I)      +---+------------------+-----------------+
[02/15 06:01:04    423s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 06:01:04    423s] [NR-eGR] Read 5410 PG shapes
[02/15 06:01:04    423s] [NR-eGR] Read 0 clock shapes
[02/15 06:01:04    423s] [NR-eGR] Read 0 other shapes
[02/15 06:01:04    423s] [NR-eGR] #Routing Blockages  : 0
[02/15 06:01:04    423s] [NR-eGR] #Bump Blockages     : 0
[02/15 06:01:04    423s] [NR-eGR] #Instance Blockages : 10328
[02/15 06:01:04    423s] [NR-eGR] #PG Blockages       : 5410
[02/15 06:01:04    423s] [NR-eGR] #Halo Blockages     : 0
[02/15 06:01:04    423s] [NR-eGR] #Boundary Blockages : 0
[02/15 06:01:04    423s] [NR-eGR] #Clock Blockages    : 0
[02/15 06:01:04    423s] [NR-eGR] #Other Blockages    : 0
[02/15 06:01:04    423s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 06:01:04    423s] [NR-eGR] #prerouted nets         : 0
[02/15 06:01:04    423s] [NR-eGR] #prerouted special nets : 0
[02/15 06:01:04    423s] [NR-eGR] #prerouted wires        : 0
[02/15 06:01:04    423s] [NR-eGR] Read 8366 nets ( ignored 8344 )
[02/15 06:01:04    423s] (I)        Front-side 8366 ( ignored 8344 )
[02/15 06:01:04    423s] (I)        Back-side  0 ( ignored 0 )
[02/15 06:01:04    423s] (I)        Both-side  0 ( ignored 0 )
[02/15 06:01:04    423s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[02/15 06:01:04    423s] [NR-eGR] #via pillars        : 0
[02/15 06:01:04    423s] [NR-eGR] #must join all port : 0
[02/15 06:01:04    423s] [NR-eGR] #multiple ports     : 0
[02/15 06:01:04    423s] [NR-eGR] #has must join      : 0
[02/15 06:01:04    423s] (I)      handle routing halo
[02/15 06:01:04    423s] (I)      Reading macro buffers
[02/15 06:01:04    423s] (I)      Number of macro buffers: 0
[02/15 06:01:04    423s] (I)      ========== RC Report:  ===========
[02/15 06:01:04    423s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/15 06:01:04    423s] (I)      ----------------------------------
[02/15 06:01:04    423s] (I)          M2         1.056        0.397 
[02/15 06:01:04    423s] (I)          M3         1.056        0.397 
[02/15 06:01:04    423s] (I)          M4         0.792        0.320 
[02/15 06:01:04    423s] (I)          M5         0.458        0.300 
[02/15 06:01:04    423s] (I)          M6         0.594        0.265 
[02/15 06:01:04    423s] (I)          M7         0.594        0.265 
[02/15 06:01:04    423s] (I)      ========== RC Report:  ===========
[02/15 06:01:04    423s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[02/15 06:01:04    423s] (I)      ----------------------------------
[02/15 06:01:04    423s] (I)          M2         1.056        0.732 
[02/15 06:01:04    423s] (I)          M3         1.056        0.732 
[02/15 06:01:04    423s] (I)          M4         0.792        0.572 
[02/15 06:01:04    423s] (I)          M5         0.458        0.540 
[02/15 06:01:04    423s] (I)          M6         0.594        0.454 
[02/15 06:01:04    423s] (I)          M7         0.594        0.454 
[02/15 06:01:04    423s] (I)      early_global_route_priority property id does not exist.
[02/15 06:01:04    423s] (I)      Read Num Blocks=18707  Num Prerouted Wires=0  Num CS=0
[02/15 06:01:04    423s] (I)      Layer 1 (H) : #blockages 10664 : #preroutes 0
[02/15 06:01:04    423s] (I)      Layer 2 (V) : #blockages 6216 : #preroutes 0
[02/15 06:01:04    423s] (I)      Layer 3 (H) : #blockages 685 : #preroutes 0
[02/15 06:01:04    423s] (I)      Layer 4 (V) : #blockages 516 : #preroutes 0
[02/15 06:01:04    423s] (I)      Layer 5 (H) : #blockages 422 : #preroutes 0
[02/15 06:01:05    423s] (I)      Layer 6 (V) : #blockages 204 : #preroutes 0
[02/15 06:01:05    423s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 06:01:05    423s] (I)      Track adjustment: Reducing 23549 tracks (15.00%) for Layer5
[02/15 06:01:05    423s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 06:01:05    423s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 06:01:05    424s] (I)      Moved 22 terms for better access 
[02/15 06:01:05    424s] (I)      Number of ignored nets                =   8344
[02/15 06:01:05    424s] (I)      Number of connected nets              =      0
[02/15 06:01:05    424s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/15 06:01:05    424s] (I)      Number of clock nets                  =     22.  Ignored: No
[02/15 06:01:05    424s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 06:01:05    424s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 06:01:05    424s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 06:01:05    424s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 06:01:05    424s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 06:01:05    424s] [NR-eGR] There are 22 clock nets ( 22 with NDR ).
[02/15 06:01:05    424s] (I)      Ndr track 0 does not exist
[02/15 06:01:05    424s] (I)      ---------------------Grid Graph Info--------------------
[02/15 06:01:05    424s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 06:01:05    424s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 06:01:05    424s] (I)      Site width          :   864  (dbu)
[02/15 06:01:05    424s] (I)      Row height          :  4320  (dbu)
[02/15 06:01:05    424s] (I)      GCell row height    :  4320  (dbu)
[02/15 06:01:05    424s] (I)      GCell width         :  4320  (dbu)
[02/15 06:01:05    424s] (I)      GCell height        :  4320  (dbu)
[02/15 06:01:05    424s] (I)      Grid                :   178   178     7
[02/15 06:01:05    424s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 06:01:05    424s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 06:01:05    424s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 06:01:05    424s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 06:01:05    424s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 06:01:05    424s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 06:01:05    424s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 06:01:05    424s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 06:01:05    424s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 06:01:05    424s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 06:01:05    424s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 06:01:05    424s] (I)      --------------------------------------------------------
[02/15 06:01:05    424s] 
[02/15 06:01:05    424s] [NR-eGR] ============ Routing rule table ============
[02/15 06:01:05    424s] [NR-eGR] Rule id: 0  Rule name:   Nets: 22
[02/15 06:01:05    424s] [NR-eGR] ========================================
[02/15 06:01:05    424s] [NR-eGR] 
[02/15 06:01:05    424s] (I)      ======== NDR :  =========
[02/15 06:01:05    424s] (I)      +--------------+--------+
[02/15 06:01:05    424s] (I)      |           ID |      0 |
[02/15 06:01:05    424s] (I)      |      Default |     no |
[02/15 06:01:05    424s] (I)      |  Clk Special |     no |
[02/15 06:01:05    424s] (I)      | Hard spacing |     no |
[02/15 06:01:05    424s] (I)      |    NDR track | (none) |
[02/15 06:01:05    424s] (I)      |      NDR via | (none) |
[02/15 06:01:05    424s] (I)      |  Extra space |      1 |
[02/15 06:01:05    424s] (I)      |      Shields |      0 |
[02/15 06:01:05    424s] (I)      |   Demand (H) |      2 |
[02/15 06:01:05    424s] (I)      |   Demand (V) |      2 |
[02/15 06:01:05    424s] (I)      |        #Nets |     22 |
[02/15 06:01:05    424s] (I)      +--------------+--------+
[02/15 06:01:05    424s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:01:05    424s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 06:01:05    424s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:01:05    424s] (I)      |    M2    288      288   1152      576      2      1      1    200    100        yes |
[02/15 06:01:05    424s] (I)      |    M3    288      288   1152      576      2      1      1    200    100        yes |
[02/15 06:01:05    424s] (I)      |    M4    384      384   1536      768      2      1      1    200    100        yes |
[02/15 06:01:05    424s] (I)      |    M5    384      384   1536      768      2      1      1    200    100        yes |
[02/15 06:01:05    424s] (I)      |    M6    512      512   2048     1024      2      1      1    200    100        yes |
[02/15 06:01:05    424s] (I)      |    M7    512      512   2048     1024      2      1      1    200    100        yes |
[02/15 06:01:05    424s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:01:05    424s] (I)      =============== Blocked Tracks ===============
[02/15 06:01:05    424s] (I)      +-------+---------+----------+---------------+
[02/15 06:01:05    424s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 06:01:05    424s] (I)      +-------+---------+----------+---------------+
[02/15 06:01:05    424s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 06:01:05    424s] (I)      |     2 |  221610 |    64261 |        29.00% |
[02/15 06:01:05    424s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 06:01:05    424s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 06:01:05    424s] (I)      |     5 |  158776 |     2640 |         1.66% |
[02/15 06:01:05    424s] (I)      |     6 |  134034 |     9600 |         7.16% |
[02/15 06:01:05    424s] (I)      |     7 |  134034 |     8136 |         6.07% |
[02/15 06:01:05    424s] (I)      +-------+---------+----------+---------------+
[02/15 06:01:05    424s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 5.40 MB )
[02/15 06:01:05    424s] (I)      Delete wires for 22 nets (async)
[02/15 06:01:05    424s] (I)      Reset routing kernel
[02/15 06:01:05    424s] (I)      Started Global Routing ( Curr Mem: 5.40 MB )
[02/15 06:01:05    424s] (I)      totalPins=1106  totalGlobalPin=1105 (99.91%)
[02/15 06:01:05    424s] (I)      ================= Net Group Info =================
[02/15 06:01:05    424s] (I)      +----+----------------+--------------+-----------+
[02/15 06:01:05    424s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 06:01:05    424s] (I)      +----+----------------+--------------+-----------+
[02/15 06:01:05    424s] (I)      |  1 |             22 |        M3(3) |     M4(4) |
[02/15 06:01:05    424s] (I)      +----+----------------+--------------+-----------+
[02/15 06:01:05    424s] (I)      total 2D Cap : 329461 = (135831 H, 193630 V)
[02/15 06:01:05    424s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[02/15 06:01:05    424s] (I)      init route region map
[02/15 06:01:05    424s] (I)      #blocked GCells = 56
[02/15 06:01:05    424s] (I)      #regions = 1
[02/15 06:01:05    424s] (I)      init safety region map
[02/15 06:01:05    424s] (I)      #blocked GCells = 56
[02/15 06:01:05    424s] (I)      #regions = 1
[02/15 06:01:05    424s] (I)      Adjusted 0 GCells for pin access
[02/15 06:01:05    424s] [NR-eGR] Layer group 1: route 22 net(s) in layer range [3, 4]
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1a Route ============
[02/15 06:01:05    424s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 84
[02/15 06:01:05    424s] (I)      Usage: 3493 = (1465 H, 2028 V) = (1.08% H, 1.05% V) = (1.582e+03um H, 2.190e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1b Route ============
[02/15 06:01:05    424s] (I)      Usage: 3493 = (1465 H, 2028 V) = (1.08% H, 1.05% V) = (1.582e+03um H, 2.190e+03um V)
[02/15 06:01:05    424s] (I)      Overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 3.772440e+03um
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1c Route ============
[02/15 06:01:05    424s] (I)      Level2 Grid: 36 x 36
[02/15 06:01:05    424s] (I)      Usage: 3493 = (1465 H, 2028 V) = (1.08% H, 1.05% V) = (1.582e+03um H, 2.190e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1d Route ============
[02/15 06:01:05    424s] (I)      Usage: 3498 = (1466 H, 2032 V) = (1.08% H, 1.05% V) = (1.583e+03um H, 2.195e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1e Route ============
[02/15 06:01:05    424s] (I)      Usage: 3498 = (1466 H, 2032 V) = (1.08% H, 1.05% V) = (1.583e+03um H, 2.195e+03um V)
[02/15 06:01:05    424s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.777840e+03um
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1f Route ============
[02/15 06:01:05    424s] (I)      Usage: 3499 = (1470 H, 2029 V) = (1.08% H, 1.05% V) = (1.588e+03um H, 2.191e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1g Route ============
[02/15 06:01:05    424s] (I)      Usage: 3246 = (1353 H, 1893 V) = (1.00% H, 0.98% V) = (1.461e+03um H, 2.044e+03um V)
[02/15 06:01:05    424s] (I)      #Nets         : 22
[02/15 06:01:05    424s] (I)      #Relaxed nets : 14
[02/15 06:01:05    424s] (I)      Wire length   : 953
[02/15 06:01:05    424s] [NR-eGR] Create a new net group with 14 nets and layer range [3, 5]
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1h Route ============
[02/15 06:01:05    424s] (I)      Usage: 3250 = (1359 H, 1891 V) = (1.00% H, 0.98% V) = (1.468e+03um H, 2.042e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1l Route ============
[02/15 06:01:05    424s] (I)      total 2D Cap : 462320 = (135831 H, 326489 V)
[02/15 06:01:05    424s] (I)      total 2D Demand : 1898 = (800 H, 1098 V)
[02/15 06:01:05    424s] (I)      init route region map
[02/15 06:01:05    424s] (I)      #blocked GCells = 28
[02/15 06:01:05    424s] (I)      #regions = 1
[02/15 06:01:05    424s] (I)      init safety region map
[02/15 06:01:05    424s] (I)      #blocked GCells = 28
[02/15 06:01:05    424s] (I)      #regions = 1
[02/15 06:01:05    424s] (I)      Adjusted 0 GCells for pin access
[02/15 06:01:05    424s] [NR-eGR] Layer group 2: route 14 net(s) in layer range [3, 5]
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1a Route ============
[02/15 06:01:05    424s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/15 06:01:05    424s] (I)      Usage: 5704 = (2312 H, 3392 V) = (1.70% H, 1.04% V) = (2.497e+03um H, 3.663e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1b Route ============
[02/15 06:01:05    424s] (I)      Usage: 5704 = (2312 H, 3392 V) = (1.70% H, 1.04% V) = (2.497e+03um H, 3.663e+03um V)
[02/15 06:01:05    424s] (I)      Overflow of layer group 2: 0.09% H + 0.00% V. EstWL: 6.160320e+03um
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1c Route ============
[02/15 06:01:05    424s] (I)      Level2 Grid: 36 x 36
[02/15 06:01:05    424s] (I)      Usage: 5704 = (2312 H, 3392 V) = (1.70% H, 1.04% V) = (2.497e+03um H, 3.663e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1d Route ============
[02/15 06:01:05    424s] (I)      Usage: 5709 = (2311 H, 3398 V) = (1.70% H, 1.04% V) = (2.496e+03um H, 3.670e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1e Route ============
[02/15 06:01:05    424s] (I)      Usage: 5709 = (2311 H, 3398 V) = (1.70% H, 1.04% V) = (2.496e+03um H, 3.670e+03um V)
[02/15 06:01:05    424s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.165720e+03um
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1f Route ============
[02/15 06:01:05    424s] (I)      Usage: 5709 = (2311 H, 3398 V) = (1.70% H, 1.04% V) = (2.496e+03um H, 3.670e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1g Route ============
[02/15 06:01:05    424s] (I)      Usage: 5651 = (2262 H, 3389 V) = (1.67% H, 1.04% V) = (2.443e+03um H, 3.660e+03um V)
[02/15 06:01:05    424s] (I)      #Nets         : 14
[02/15 06:01:05    424s] (I)      #Relaxed nets : 5
[02/15 06:01:05    424s] (I)      Wire length   : 1549
[02/15 06:01:05    424s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 7]
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1h Route ============
[02/15 06:01:05    424s] (I)      Usage: 5652 = (2264 H, 3388 V) = (1.67% H, 1.04% V) = (2.445e+03um H, 3.659e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1l Route ============
[02/15 06:01:05    424s] (I)      total 2D Cap : 675642 = (241910 H, 433732 V)
[02/15 06:01:05    424s] (I)      total 2D Demand : 5280 = (2008 H, 3272 V)
[02/15 06:01:05    424s] (I)      init route region map
[02/15 06:01:05    424s] (I)      #blocked GCells = 28
[02/15 06:01:05    424s] (I)      #regions = 1
[02/15 06:01:05    424s] (I)      init safety region map
[02/15 06:01:05    424s] (I)      #blocked GCells = 28
[02/15 06:01:05    424s] (I)      #regions = 1
[02/15 06:01:05    424s] (I)      Adjusted 0 GCells for pin access
[02/15 06:01:05    424s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 7]
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1a Route ============
[02/15 06:01:05    424s] (I)      Usage: 6561 = (2631 H, 3930 V) = (1.09% H, 0.91% V) = (2.841e+03um H, 4.244e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1b Route ============
[02/15 06:01:05    424s] (I)      Usage: 6561 = (2631 H, 3930 V) = (1.09% H, 0.91% V) = (2.841e+03um H, 4.244e+03um V)
[02/15 06:01:05    424s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.085880e+03um
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1c Route ============
[02/15 06:01:05    424s] (I)      Usage: 6561 = (2631 H, 3930 V) = (1.09% H, 0.91% V) = (2.841e+03um H, 4.244e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1d Route ============
[02/15 06:01:05    424s] (I)      Usage: 6561 = (2631 H, 3930 V) = (1.09% H, 0.91% V) = (2.841e+03um H, 4.244e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1e Route ============
[02/15 06:01:05    424s] (I)      Usage: 6561 = (2631 H, 3930 V) = (1.09% H, 0.91% V) = (2.841e+03um H, 4.244e+03um V)
[02/15 06:01:05    424s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.085880e+03um
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1f Route ============
[02/15 06:01:05    424s] (I)      Usage: 6561 = (2631 H, 3930 V) = (1.09% H, 0.91% V) = (2.841e+03um H, 4.244e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1g Route ============
[02/15 06:01:05    424s] (I)      Usage: 6539 = (2613 H, 3926 V) = (1.08% H, 0.91% V) = (2.822e+03um H, 4.240e+03um V)
[02/15 06:01:05    424s] (I)      #Nets         : 5
[02/15 06:01:05    424s] (I)      #Relaxed nets : 2
[02/15 06:01:05    424s] (I)      Wire length   : 565
[02/15 06:01:05    424s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 7]
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1h Route ============
[02/15 06:01:05    424s] (I)      Usage: 6541 = (2615 H, 3926 V) = (1.08% H, 0.91% V) = (2.824e+03um H, 4.240e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1l Route ============
[02/15 06:01:05    424s] (I)      routed 124 hard fixed segments
[02/15 06:01:05    424s] (I)      total 2D Cap : 836259 = (402527 H, 433732 V)
[02/15 06:01:05    424s] (I)      total 2D Demand : 7598 = (3596 H, 4002 V)
[02/15 06:01:05    424s] (I)      init route region map
[02/15 06:01:05    424s] (I)      #blocked GCells = 0
[02/15 06:01:05    424s] (I)      #regions = 1
[02/15 06:01:05    424s] (I)      init safety region map
[02/15 06:01:05    424s] (I)      #blocked GCells = 0
[02/15 06:01:05    424s] (I)      #regions = 1
[02/15 06:01:05    424s] (I)      Adjusted 0 GCells for pin access
[02/15 06:01:05    424s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [2, 7]
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1a Route ============
[02/15 06:01:05    424s] (I)      Usage: 7220 = (2857 H, 4363 V) = (0.71% H, 1.01% V) = (3.086e+03um H, 4.712e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1b Route ============
[02/15 06:01:05    424s] (I)      Usage: 7220 = (2857 H, 4363 V) = (0.71% H, 1.01% V) = (3.086e+03um H, 4.712e+03um V)
[02/15 06:01:05    424s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.797600e+03um
[02/15 06:01:05    424s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/15 06:01:05    424s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1c Route ============
[02/15 06:01:05    424s] (I)      Usage: 7220 = (2857 H, 4363 V) = (0.71% H, 1.01% V) = (3.086e+03um H, 4.712e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1d Route ============
[02/15 06:01:05    424s] (I)      Usage: 7220 = (2857 H, 4363 V) = (0.71% H, 1.01% V) = (3.086e+03um H, 4.712e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1e Route ============
[02/15 06:01:05    424s] (I)      Usage: 7220 = (2857 H, 4363 V) = (0.71% H, 1.01% V) = (3.086e+03um H, 4.712e+03um V)
[02/15 06:01:05    424s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.797600e+03um
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1f Route ============
[02/15 06:01:05    424s] (I)      Usage: 7220 = (2857 H, 4363 V) = (0.71% H, 1.01% V) = (3.086e+03um H, 4.712e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1g Route ============
[02/15 06:01:05    424s] (I)      Usage: 7218 = (2852 H, 4366 V) = (0.71% H, 1.01% V) = (3.080e+03um H, 4.715e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1h Route ============
[02/15 06:01:05    424s] (I)      Usage: 7218 = (2852 H, 4366 V) = (0.71% H, 1.01% V) = (3.080e+03um H, 4.715e+03um V)
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] (I)      ============  Phase 1l Route ============
[02/15 06:01:05    424s] (I)      
[02/15 06:01:05    424s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 06:01:05    424s] [NR-eGR]                        OverCon            
[02/15 06:01:05    424s] [NR-eGR]                         #Gcell     %Gcell
[02/15 06:01:05    424s] [NR-eGR]        Layer             (1-0)    OverCon
[02/15 06:01:05    424s] [NR-eGR] ----------------------------------------------
[02/15 06:01:05    424s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:05    424s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:05    424s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:05    424s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:05    424s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:05    424s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:05    424s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:05    424s] [NR-eGR] ----------------------------------------------
[02/15 06:01:05    424s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/15 06:01:05    424s] [NR-eGR] 
[02/15 06:01:05    424s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.19 sec, Curr Mem: 5.40 MB )
[02/15 06:01:05    424s] (I)      Updating congestion map
[02/15 06:01:05    424s] (I)      total 2D Cap : 842098 = (408040 H, 434058 V)
[02/15 06:01:05    424s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/15 06:01:05    424s] (I)      Running track assignment and export wires
[02/15 06:01:05    424s] (I)      ============= Track Assignment ============
[02/15 06:01:05    424s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.40 MB )
[02/15 06:01:05    424s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/15 06:01:05    424s] (I)      Run Multi-thread track assignment
[02/15 06:01:05    424s] (I)      Finished Track Assignment (8T) ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 5.41 MB )
[02/15 06:01:05    424s] (I)      Started Export ( Curr Mem: 5.41 MB )
[02/15 06:01:05    424s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/15 06:01:05    424s] [NR-eGR] Total eGR-routed clock nets wire length: 3890um, number of vias: 3074
[02/15 06:01:05    424s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:01:05    424s] [NR-eGR] Report for selected net(s) only.
[02/15 06:01:05    424s] [NR-eGR]              Length (um)  Vias 
[02/15 06:01:05    424s] [NR-eGR] -------------------------------
[02/15 06:01:05    424s] [NR-eGR]  M1   (1V)             0  1105 
[02/15 06:01:05    424s] [NR-eGR]  M2   (2H)           306  1177 
[02/15 06:01:05    424s] [NR-eGR]  M3   (3V)          1870   604 
[02/15 06:01:05    424s] [NR-eGR]  M4   (4H)          1338   177 
[02/15 06:01:05    424s] [NR-eGR]  M5   (5V)           347    11 
[02/15 06:01:05    424s] [NR-eGR]  M6   (6H)            28     0 
[02/15 06:01:05    424s] [NR-eGR]  M7   (7V)             0     0 
[02/15 06:01:05    424s] [NR-eGR]  M8   (8H)             0     0 
[02/15 06:01:05    424s] [NR-eGR]  M9   (9V)             0     0 
[02/15 06:01:05    424s] [NR-eGR]  Pad  (10H)            0     0 
[02/15 06:01:05    424s] [NR-eGR] -------------------------------
[02/15 06:01:05    424s] [NR-eGR]       Total         3890  3074 
[02/15 06:01:05    424s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:01:05    424s] [NR-eGR] Total half perimeter of net bounding box: 1747um
[02/15 06:01:05    424s] [NR-eGR] Total length: 3890um, number of vias: 3074
[02/15 06:01:05    424s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:01:05    424s] [NR-eGR] Total routed clock nets wire length: 3890um, number of vias: 3074
[02/15 06:01:05    424s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:01:05    424s] [NR-eGR]              Length (um)   Vias 
[02/15 06:01:05    424s] [NR-eGR] --------------------------------
[02/15 06:01:05    424s] [NR-eGR]  M1   (1V)             0  28759 
[02/15 06:01:05    424s] [NR-eGR]  M2   (2H)         25176  42508 
[02/15 06:01:05    424s] [NR-eGR]  M3   (3V)         42498   8779 
[02/15 06:01:05    424s] [NR-eGR]  M4   (4H)         19478   3971 
[02/15 06:01:05    424s] [NR-eGR]  M5   (5V)         12571   1535 
[02/15 06:01:05    424s] [NR-eGR]  M6   (6H)          7939    442 
[02/15 06:01:05    424s] [NR-eGR]  M7   (7V)          3928      0 
[02/15 06:01:05    424s] [NR-eGR]  M8   (8H)             0      0 
[02/15 06:01:05    424s] [NR-eGR]  M9   (9V)             0      0 
[02/15 06:01:05    424s] [NR-eGR]  Pad  (10H)            0      0 
[02/15 06:01:05    424s] [NR-eGR] --------------------------------
[02/15 06:01:05    424s] [NR-eGR]       Total       111589  85994 
[02/15 06:01:05    424s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:01:05    424s] [NR-eGR] Total half perimeter of net bounding box: 92060um
[02/15 06:01:05    424s] [NR-eGR] Total length: 111589um, number of vias: 85994
[02/15 06:01:05    424s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:01:05    424s] (I)      == Layer wire length by net rule ==
[02/15 06:01:05    424s] (I)                    Default 
[02/15 06:01:05    424s] (I)      ----------------------
[02/15 06:01:05    424s] (I)       M1   (1V)        0um 
[02/15 06:01:05    424s] (I)       M2   (2H)    25176um 
[02/15 06:01:05    424s] (I)       M3   (3V)    42498um 
[02/15 06:01:05    424s] (I)       M4   (4H)    19478um 
[02/15 06:01:05    424s] (I)       M5   (5V)    12571um 
[02/15 06:01:05    424s] (I)       M6   (6H)     7939um 
[02/15 06:01:05    424s] (I)       M7   (7V)     3928um 
[02/15 06:01:05    424s] (I)       M8   (8H)        0um 
[02/15 06:01:05    424s] (I)       M9   (9V)        0um 
[02/15 06:01:05    424s] (I)       Pad  (10H)       0um 
[02/15 06:01:05    424s] (I)      ----------------------
[02/15 06:01:05    424s] (I)            Total  111589um 
[02/15 06:01:05    424s] (I)      == Layer via count by net rule ==
[02/15 06:01:05    424s] (I)                   Default 
[02/15 06:01:05    424s] (I)      ---------------------
[02/15 06:01:05    424s] (I)       M1   (1V)     28759 
[02/15 06:01:05    424s] (I)       M2   (2H)     42508 
[02/15 06:01:05    424s] (I)       M3   (3V)      8779 
[02/15 06:01:05    424s] (I)       M4   (4H)      3971 
[02/15 06:01:05    424s] (I)       M5   (5V)      1535 
[02/15 06:01:05    424s] (I)       M6   (6H)       442 
[02/15 06:01:05    424s] (I)       M7   (7V)         0 
[02/15 06:01:05    424s] (I)       M8   (8H)         0 
[02/15 06:01:05    424s] (I)       M9   (9V)         0 
[02/15 06:01:05    424s] (I)       Pad  (10H)        0 
[02/15 06:01:05    424s] (I)      ---------------------
[02/15 06:01:05    424s] (I)            Total    85994 
[02/15 06:01:05    424s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.07 sec, Curr Mem: 5.41 MB )
[02/15 06:01:05    424s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:01:05    424s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.58 sec, Real: 0.41 sec, Curr Mem: 5.41 MB )
[02/15 06:01:05    424s] [NR-eGR] Finished Early Global Route ( CPU: 0.59 sec, Real: 0.41 sec, Curr Mem: 5.40 MB )
[02/15 06:01:05    424s] (I)      ========================================= Runtime Summary ==========================================
[02/15 06:01:05    424s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/15 06:01:05    424s] (I)      ----------------------------------------------------------------------------------------------------
[02/15 06:01:05    424s] (I)       Early Global Route                             100.00%  163.58 sec  164.00 sec  0.41 sec  0.59 sec 
[02/15 06:01:05    424s] (I)       +-Early Global Route kernel                     98.20%  163.59 sec  164.00 sec  0.41 sec  0.58 sec 
[02/15 06:01:05    424s] (I)       | +-Import and model                            27.35%  163.60 sec  163.71 sec  0.11 sec  0.11 sec 
[02/15 06:01:05    424s] (I)       | | +-Create place DB                           10.13%  163.60 sec  163.64 sec  0.04 sec  0.04 sec 
[02/15 06:01:05    424s] (I)       | | | +-Import place data                       10.10%  163.60 sec  163.64 sec  0.04 sec  0.04 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Read instances and placement           3.02%  163.60 sec  163.61 sec  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Read nets                              6.91%  163.61 sec  163.64 sec  0.03 sec  0.03 sec 
[02/15 06:01:05    424s] (I)       | | +-Create route DB                           15.58%  163.64 sec  163.70 sec  0.06 sec  0.07 sec 
[02/15 06:01:05    424s] (I)       | | | +-Import route data (8T)                  15.29%  163.64 sec  163.70 sec  0.06 sec  0.07 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Read blockages ( Layer 2-7 )           2.61%  163.66 sec  163.67 sec  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Read routing blockages               0.00%  163.66 sec  163.66 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Read bump blockages                  0.00%  163.66 sec  163.66 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Read instance blockages              1.75%  163.66 sec  163.67 sec  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Read PG blockages                    0.58%  163.67 sec  163.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | | | +-Allocate memory for PG via list    0.12%  163.67 sec  163.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Read clock blockages                 0.01%  163.67 sec  163.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Read other blockages                 0.01%  163.67 sec  163.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Read halo blockages                  0.03%  163.67 sec  163.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Read boundary cut boxes              0.00%  163.67 sec  163.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Read blackboxes                        0.00%  163.67 sec  163.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Read prerouted                         0.03%  163.67 sec  163.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Read nets                              0.08%  163.67 sec  163.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Set up via pillars                     0.03%  163.67 sec  163.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Set up RC info                         0.22%  163.67 sec  163.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Initialize 3D grid graph               0.27%  163.67 sec  163.67 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Model blockage capacity                6.27%  163.67 sec  163.70 sec  0.03 sec  0.03 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Initialize 3D capacity               5.75%  163.67 sec  163.70 sec  0.02 sec  0.02 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Move terms for access (8T)             0.07%  163.70 sec  163.70 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | +-Read aux data                              0.00%  163.70 sec  163.70 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | +-Others data preparation                    0.01%  163.70 sec  163.70 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | +-Create route kernel                        1.15%  163.70 sec  163.71 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | +-Global Routing                              45.76%  163.71 sec  163.90 sec  0.19 sec  0.30 sec 
[02/15 06:01:05    424s] (I)       | | +-Initialization                             0.35%  163.71 sec  163.71 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | +-Net group 1                               21.41%  163.71 sec  163.80 sec  0.09 sec  0.17 sec 
[02/15 06:01:05    424s] (I)       | | | +-Generate topology (8T)                   0.37%  163.71 sec  163.71 sec  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1a                                 1.04%  163.73 sec  163.73 sec  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Pattern routing (8T)                   0.42%  163.73 sec  163.73 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.21%  163.73 sec  163.73 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1b                                 0.64%  163.73 sec  163.73 sec  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Monotonic routing (8T)                 0.40%  163.73 sec  163.73 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1c                                 0.45%  163.73 sec  163.73 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Two level Routing                      0.42%  163.73 sec  163.73 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Two Level Routing (Regular)          0.24%  163.73 sec  163.73 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Two Level Routing (Strong)           0.06%  163.73 sec  163.73 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1d                                 9.11%  163.73 sec  163.77 sec  0.04 sec  0.11 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Detoured routing (8T)                  9.02%  163.73 sec  163.77 sec  0.04 sec  0.11 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1e                                 0.19%  163.77 sec  163.77 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Route legalization                     0.09%  163.77 sec  163.77 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Legalize Blockage Violations         0.07%  163.77 sec  163.77 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1f                                 2.90%  163.77 sec  163.79 sec  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Congestion clean                       2.84%  163.77 sec  163.79 sec  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1g                                 2.33%  163.79 sec  163.80 sec  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Post Routing                           2.24%  163.79 sec  163.80 sec  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1h                                 0.60%  163.80 sec  163.80 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Post Routing                           0.57%  163.80 sec  163.80 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1l                                 0.29%  163.80 sec  163.80 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Layer assignment (8T)                  0.25%  163.80 sec  163.80 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | +-Net group 2                                9.63%  163.80 sec  163.84 sec  0.04 sec  0.06 sec 
[02/15 06:01:05    424s] (I)       | | | +-Generate topology (8T)                   0.30%  163.80 sec  163.80 sec  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1a                                 0.75%  163.82 sec  163.82 sec  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Pattern routing (8T)                   0.40%  163.82 sec  163.82 sec  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.19%  163.82 sec  163.82 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1b                                 0.61%  163.82 sec  163.82 sec  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Monotonic routing (8T)                 0.40%  163.82 sec  163.82 sec  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1c                                 0.48%  163.82 sec  163.83 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Two level Routing                      0.45%  163.82 sec  163.83 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Two Level Routing (Regular)          0.25%  163.82 sec  163.82 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Two Level Routing (Strong)           0.06%  163.83 sec  163.83 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1d                                 0.95%  163.83 sec  163.83 sec  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Detoured routing (8T)                  0.88%  163.83 sec  163.83 sec  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1e                                 0.20%  163.83 sec  163.83 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Route legalization                     0.11%  163.83 sec  163.83 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Legalize Blockage Violations         0.08%  163.83 sec  163.83 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1f                                 0.01%  163.83 sec  163.83 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1g                                 1.34%  163.83 sec  163.84 sec  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Post Routing                           1.31%  163.83 sec  163.84 sec  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1h                                 0.47%  163.84 sec  163.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Post Routing                           0.44%  163.84 sec  163.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1l                                 0.29%  163.84 sec  163.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Layer assignment (8T)                  0.26%  163.84 sec  163.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | +-Net group 3                                6.09%  163.84 sec  163.87 sec  0.03 sec  0.03 sec 
[02/15 06:01:05    424s] (I)       | | | +-Generate topology (8T)                   0.20%  163.84 sec  163.84 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1a                                 0.39%  163.86 sec  163.86 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Pattern routing (8T)                   0.32%  163.86 sec  163.86 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1b                                 0.11%  163.86 sec  163.86 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1c                                 0.01%  163.86 sec  163.86 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1d                                 0.01%  163.86 sec  163.86 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1e                                 0.16%  163.86 sec  163.86 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Route legalization                     0.04%  163.86 sec  163.86 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  163.86 sec  163.86 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1f                                 0.01%  163.86 sec  163.86 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1g                                 0.84%  163.86 sec  163.86 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Post Routing                           0.77%  163.86 sec  163.86 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1h                                 0.37%  163.86 sec  163.86 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Post Routing                           0.32%  163.86 sec  163.86 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1l                                 0.18%  163.86 sec  163.87 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Layer assignment (8T)                  0.15%  163.86 sec  163.87 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | +-Net group 4                                6.69%  163.87 sec  163.89 sec  0.03 sec  0.03 sec 
[02/15 06:01:05    424s] (I)       | | | +-Generate topology (8T)                   0.01%  163.87 sec  163.87 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1a                                 0.74%  163.88 sec  163.89 sec  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Pattern routing (8T)                   0.34%  163.88 sec  163.88 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Add via demand to 2D                   0.32%  163.88 sec  163.89 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1b                                 0.14%  163.89 sec  163.89 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1c                                 0.01%  163.89 sec  163.89 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1d                                 0.01%  163.89 sec  163.89 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1e                                 0.12%  163.89 sec  163.89 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Route legalization                     0.03%  163.89 sec  163.89 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  163.89 sec  163.89 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1f                                 0.01%  163.89 sec  163.89 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1g                                 0.08%  163.89 sec  163.89 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Post Routing                           0.05%  163.89 sec  163.89 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1h                                 0.08%  163.89 sec  163.89 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Post Routing                           0.05%  163.89 sec  163.89 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | +-Phase 1l                                 1.00%  163.89 sec  163.89 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | | | +-Layer assignment (8T)                  0.20%  163.89 sec  163.89 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | +-Export cong map                              3.58%  163.90 sec  163.91 sec  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | +-Export 2D cong map                         1.52%  163.91 sec  163.91 sec  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | +-Extract Global 3D Wires                      0.03%  163.91 sec  163.91 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | +-Track Assignment (8T)                        2.65%  163.91 sec  163.93 sec  0.01 sec  0.03 sec 
[02/15 06:01:05    424s] (I)       | | +-Initialization                             0.01%  163.91 sec  163.91 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | +-Track Assignment Kernel                    2.50%  163.91 sec  163.92 sec  0.01 sec  0.03 sec 
[02/15 06:01:05    424s] (I)       | | +-Free Memory                                0.00%  163.93 sec  163.93 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | +-Export                                      16.80%  163.93 sec  163.99 sec  0.07 sec  0.11 sec 
[02/15 06:01:05    424s] (I)       | | +-Export DB wires                            0.90%  163.93 sec  163.93 sec  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | +-Export all nets (8T)                     0.71%  163.93 sec  163.93 sec  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)       | | | +-Set wire vias (8T)                       0.05%  163.93 sec  163.93 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | | +-Report wirelength                         12.64%  163.93 sec  163.98 sec  0.05 sec  0.05 sec 
[02/15 06:01:05    424s] (I)       | | +-Update net boxes                           3.07%  163.98 sec  163.99 sec  0.01 sec  0.05 sec 
[02/15 06:01:05    424s] (I)       | | +-Update timing                              0.00%  163.99 sec  163.99 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)       | +-Postprocess design                           0.08%  164.00 sec  164.00 sec  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)      ======================= Summary by functions ========================
[02/15 06:01:05    424s] (I)       Lv  Step                                      %      Real       CPU 
[02/15 06:01:05    424s] (I)      ---------------------------------------------------------------------
[02/15 06:01:05    424s] (I)        0  Early Global Route                  100.00%  0.41 sec  0.59 sec 
[02/15 06:01:05    424s] (I)        1  Early Global Route kernel            98.20%  0.41 sec  0.58 sec 
[02/15 06:01:05    424s] (I)        2  Global Routing                       45.76%  0.19 sec  0.30 sec 
[02/15 06:01:05    424s] (I)        2  Import and model                     27.35%  0.11 sec  0.11 sec 
[02/15 06:01:05    424s] (I)        2  Export                               16.80%  0.07 sec  0.11 sec 
[02/15 06:01:05    424s] (I)        2  Export cong map                       3.58%  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)        2  Track Assignment (8T)                 2.65%  0.01 sec  0.03 sec 
[02/15 06:01:05    424s] (I)        2  Postprocess design                    0.08%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        2  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        3  Net group 1                          21.41%  0.09 sec  0.17 sec 
[02/15 06:01:05    424s] (I)        3  Create route DB                      15.58%  0.06 sec  0.07 sec 
[02/15 06:01:05    424s] (I)        3  Report wirelength                    12.64%  0.05 sec  0.05 sec 
[02/15 06:01:05    424s] (I)        3  Create place DB                      10.13%  0.04 sec  0.04 sec 
[02/15 06:01:05    424s] (I)        3  Net group 2                           9.63%  0.04 sec  0.06 sec 
[02/15 06:01:05    424s] (I)        3  Net group 4                           6.69%  0.03 sec  0.03 sec 
[02/15 06:01:05    424s] (I)        3  Net group 3                           6.09%  0.03 sec  0.03 sec 
[02/15 06:01:05    424s] (I)        3  Update net boxes                      3.07%  0.01 sec  0.05 sec 
[02/15 06:01:05    424s] (I)        3  Track Assignment Kernel               2.50%  0.01 sec  0.03 sec 
[02/15 06:01:05    424s] (I)        3  Export 2D cong map                    1.52%  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)        3  Create route kernel                   1.15%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        3  Export DB wires                       0.90%  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)        3  Initialization                        0.36%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        4  Import route data (8T)               15.29%  0.06 sec  0.07 sec 
[02/15 06:01:05    424s] (I)        4  Import place data                    10.10%  0.04 sec  0.04 sec 
[02/15 06:01:05    424s] (I)        4  Phase 1d                             10.07%  0.04 sec  0.12 sec 
[02/15 06:01:05    424s] (I)        4  Phase 1g                              4.60%  0.02 sec  0.02 sec 
[02/15 06:01:05    424s] (I)        4  Phase 1a                              2.93%  0.01 sec  0.02 sec 
[02/15 06:01:05    424s] (I)        4  Phase 1f                              2.92%  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)        4  Phase 1l                              1.75%  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)        4  Phase 1h                              1.52%  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)        4  Phase 1b                              1.50%  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)        4  Phase 1c                              0.94%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        4  Generate topology (8T)                0.88%  0.00 sec  0.02 sec 
[02/15 06:01:05    424s] (I)        4  Export all nets (8T)                  0.71%  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)        4  Phase 1e                              0.67%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        4  Set wire vias (8T)                    0.05%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        5  Detoured routing (8T)                 9.89%  0.04 sec  0.12 sec 
[02/15 06:01:05    424s] (I)        5  Read nets                             6.99%  0.03 sec  0.03 sec 
[02/15 06:01:05    424s] (I)        5  Model blockage capacity               6.27%  0.03 sec  0.03 sec 
[02/15 06:01:05    424s] (I)        5  Post Routing                          5.75%  0.02 sec  0.02 sec 
[02/15 06:01:05    424s] (I)        5  Read instances and placement          3.02%  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)        5  Congestion clean                      2.84%  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)        5  Read blockages ( Layer 2-7 )          2.61%  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)        5  Pattern routing (8T)                  1.47%  0.01 sec  0.02 sec 
[02/15 06:01:05    424s] (I)        5  Two level Routing                     0.87%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        5  Layer assignment (8T)                 0.86%  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)        5  Monotonic routing (8T)                0.80%  0.00 sec  0.01 sec 
[02/15 06:01:05    424s] (I)        5  Pattern Routing Avoiding Blockages    0.40%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        5  Add via demand to 2D                  0.32%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        5  Initialize 3D grid graph              0.27%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        5  Route legalization                    0.26%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        5  Set up RC info                        0.22%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        5  Move terms for access (8T)            0.07%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        5  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        5  Read prerouted                        0.03%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        6  Initialize 3D capacity                5.75%  0.02 sec  0.02 sec 
[02/15 06:01:05    424s] (I)        6  Read instance blockages               1.75%  0.01 sec  0.01 sec 
[02/15 06:01:05    424s] (I)        6  Read PG blockages                     0.58%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        6  Two Level Routing (Regular)           0.49%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        6  Legalize Blockage Violations          0.16%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        6  Two Level Routing (Strong)            0.12%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        6  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        6  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] (I)        7  Allocate memory for PG via list       0.12%  0.00 sec  0.00 sec 
[02/15 06:01:05    424s] Running post-eGR process
[02/15 06:01:05    424s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.7 real=0:00:00.5)
[02/15 06:01:05    424s]     Routing using eGR in eGR->NR Step done.
[02/15 06:01:05    424s]     Routing using NR in eGR->NR Step...
[02/15 06:01:05    424s] 
[02/15 06:01:05    424s] CCOPT: Preparing to route 22 clock nets with NanoRoute.
[02/15 06:01:05    424s]   All net are default rule.
[02/15 06:01:05    424s]   Preferred NanoRoute mode settings: Current
[02/15 06:01:05    424s]       Clock detailed routing...
[02/15 06:01:05    424s]         NanoRoute...
[02/15 06:01:05    424s] #% Begin globalDetailRoute (date=02/15 06:01:05, mem=3337.8M)
[02/15 06:01:05    424s] 
[02/15 06:01:05    424s] globalDetailRoute
[02/15 06:01:05    424s] 
[02/15 06:01:05    424s] #Start globalDetailRoute on Sun Feb 15 06:01:05 2026
[02/15 06:01:05    424s] #
[02/15 06:01:05    424s] ### Time Record (globalDetailRoute) is installed.
[02/15 06:01:05    424s] ### Time Record (Pre Callback) is installed.
[02/15 06:01:05    424s] ### Time Record (Pre Callback) is uninstalled.
[02/15 06:01:05    424s] ### Time Record (DB Import) is installed.
[02/15 06:01:05    424s] ### Time Record (Timing Data Generation) is installed.
[02/15 06:01:05    424s] ### Time Record (Timing Data Generation) is uninstalled.
[02/15 06:01:05    424s] ### Net info: total nets: 8956
[02/15 06:01:05    424s] ### Net info: dirty nets: 0
[02/15 06:01:05    424s] ### Net info: marked as disconnected nets: 0
[02/15 06:01:05    424s] ### Net info: fully routed nets: 22
[02/15 06:01:05    424s] ### Net info: trivial (< 2 pins) nets: 590
[02/15 06:01:05    424s] ### Net info: unrouted nets: 8344
[02/15 06:01:05    424s] ### Net info: re-extraction nets: 0
[02/15 06:01:05    424s] ### Net info: selected nets: 22
[02/15 06:01:05    424s] ### Net info: ignored nets: 0
[02/15 06:01:05    424s] ### Net info: skip routing nets: 0
[02/15 06:01:05    424s] ### import design signature (9): route=1858551110 fixed_route=1048734487 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1084445671 dirty_area=0 del_dirty_area=0 cell=892515168 placement=1684081193 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1048734487 sns=1048734487 ppa_info=709945418
[02/15 06:01:05    424s] ### Time Record (DB Import) is uninstalled.
[02/15 06:01:05    424s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[02/15 06:01:05    424s] ### Before assign design signature (10): route=1858551110 fixed_route=1048734487 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1084445671 dirty_area=0 del_dirty_area=0 cell=892515168 placement=1684081193 pin_access=1 inst_pattern=1 inst_orient=1 halo=0 via=2127493176 routing_via=1 timing=1048734487 sns=1048734487 ppa_info=709945418
[02/15 06:01:05    424s] #
[02/15 06:01:05    424s] #Wire/Via statistics before line assignment ...
[02/15 06:01:05    424s] #Total number of nets with non-default rule or having extra spacing = 22
[02/15 06:01:05    424s] #
[02/15 06:01:05    424s] #  Routing Statistics
[02/15 06:01:05    424s] #
[02/15 06:01:05    424s] #---------------+-----------+-----+
[02/15 06:01:05    424s] #  Layer        | Length(um)| Vias|
[02/15 06:01:05    424s] #---------------+-----------+-----+
[02/15 06:01:05    424s] #  Active ( 0H) |          0|    0|
[02/15 06:01:05    424s] #  M1 ( 1V)     |          0| 1105|
[02/15 06:01:05    424s] #  M2 ( 2H)     |        306| 1177|
[02/15 06:01:05    424s] #  M3 ( 3V)     |       1870|  604|
[02/15 06:01:05    424s] #  M4 ( 4H)     |       1338|  177|
[02/15 06:01:05    424s] #  M5 ( 5V)     |        347|   11|
[02/15 06:01:05    424s] #  M6 ( 6H)     |         28|    0|
[02/15 06:01:05    424s] #  M7 ( 7V)     |          0|    0|
[02/15 06:01:05    424s] #  M8 ( 8H)     |          0|    0|
[02/15 06:01:05    424s] #  M9 ( 9V)     |          0|    0|
[02/15 06:01:05    424s] #  Pad (10H)    |          0|    0|
[02/15 06:01:05    424s] #---------------+-----------+-----+
[02/15 06:01:05    424s] #  Total        |       3890| 3074|
[02/15 06:01:05    424s] #---------------+-----------+-----+
[02/15 06:01:05    424s] #
[02/15 06:01:05    424s] # Total half perimeter of net bounding box: 1794 um.
[02/15 06:01:05    424s] ### Time Record (Data Preparation) is installed.
[02/15 06:01:05    424s] #Start routing data preparation on Sun Feb 15 06:01:05 2026
[02/15 06:01:05    424s] #
[02/15 06:01:05    425s] ### Time Record (Cell Pin Access) is installed.
[02/15 06:01:05    425s] #Initial pin access analysis.
[02/15 06:01:05    425s] #Detail pin access analysis.
[02/15 06:01:05    425s] ### Time Record (Cell Pin Access) is uninstalled.
[02/15 06:01:05    425s] #WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
[02/15 06:01:05    425s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/15 06:01:05    425s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/15 06:01:05    425s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/15 06:01:05    425s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[02/15 06:01:05    425s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[02/15 06:01:05    425s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/15 06:01:05    425s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/15 06:01:05    425s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/15 06:01:05    425s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/15 06:01:05    425s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/15 06:01:05    425s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/15 06:01:05    425s] # Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
[02/15 06:01:05    425s] #WARNING (NRDB-2322) There are no valid layers for shielding.
[02/15 06:01:05    425s] #Unexpected stripe layer range. Bottom =8(M8), top =7(M7)
[02/15 06:01:05    425s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=7(M7), bottom shield layer=7(M7)
[02/15 06:01:05    425s] #shield_bottom_stripe_layer=7(M7), shield_top_stripe_layer=7(M7)
[02/15 06:01:05    425s] #pin_access_rlayer=2(M2)
[02/15 06:01:05    425s] #shield_top_dpt_rlayer=7 top_rlayer=7 top_trim_metal_rlayer=-1 rlayer_lowest=8 bottom_rlayer=2
[02/15 06:01:05    425s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/15 06:01:05    425s] #enable_dpt_layer_shield=F
[02/15 06:01:05    425s] #has_line_end_grid=F
[02/15 06:01:05    425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3360.98 (MB), peak = 3927.77 (MB)
[02/15 06:01:05    425s] #Regenerating Ggrids automatically.
[02/15 06:01:05    425s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[02/15 06:01:05    425s] #Using automatically generated G-grids.
[02/15 06:01:05    425s] #Done routing data preparation.
[02/15 06:01:05    425s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3372.98 (MB), peak = 3927.77 (MB)
[02/15 06:01:05    425s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:01:05    425s] ### Time Record (Data Preparation) is installed.
[02/15 06:01:05    425s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:01:05    425s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 06:01:05    425s] Updating RC Grid density data for preRoute extraction ...
[02/15 06:01:05    425s] eee: pegSigSF=1.070000
[02/15 06:01:05    425s] Initializing multi-corner resistance tables ...
[02/15 06:01:05    425s] eee: Grid unit RC data computation started
[02/15 06:01:05    425s] eee: Grid unit RC data computation completed
[02/15 06:01:05    425s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:01:05    425s] eee: l=2 avDens=0.116116 usedTrk=2821.625929 availTrk=24300.000000 sigTrk=2821.625929
[02/15 06:01:05    425s] eee: l=3 avDens=0.023691 usedTrk=543.701991 availTrk=22950.000000 sigTrk=543.701991
[02/15 06:01:05    425s] eee: l=4 avDens=0.034585 usedTrk=315.157037 availTrk=9112.500000 sigTrk=315.157037
[02/15 06:01:05    425s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:01:05    425s] eee: l=6 avDens=0.010290 usedTrk=15.628148 availTrk=1518.750000 sigTrk=15.628148
[02/15 06:01:05    425s] eee: l=7 avDens=0.010290 usedTrk=15.628148 availTrk=1518.750000 sigTrk=15.628148
[02/15 06:01:05    425s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:01:05    425s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:01:05    425s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:01:05    425s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:01:05    425s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:01:05    425s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.391900 aWlH=0.000000 lMod=0 pMax=0.873200 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (0 1 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (0 3 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (0 5 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (0 7 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (0 9 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (0 11 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (0 13 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (0 15 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (0 17 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (17 1 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (17 3 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (17 5 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (17 7 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (17 9 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (17 11 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (17 13 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (17 15 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: uR 0.000173 of RC Grid (17 17 6) is > max uR 0.000163 of layer.
[02/15 06:01:05    425s] eee: NetCapCache creation started. (Current Mem: 6282.953M) 
[02/15 06:01:05    425s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 6282.953M) 
[02/15 06:01:05    425s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:01:05    425s] eee: Metal Layers Info:
[02/15 06:01:05    425s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:01:05    425s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:01:05    425s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:01:05    425s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:01:05    425s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:01:05    425s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:01:05    425s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:01:05    425s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:01:05    425s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:01:05    425s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:01:05    425s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:01:05    425s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:01:05    425s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:01:05    425s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:01:05    425s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:01:05    425s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:01:05    425s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:01:05    425s] ### Successfully loaded pre-route RC model
[02/15 06:01:05    425s] ### Time Record (Line Assignment) is installed.
[02/15 06:01:06    425s] #
[02/15 06:01:06    425s] #Distribution of nets:
[02/15 06:01:06    425s] #  
[02/15 06:01:06    425s] # #pin range           #net       % 
[02/15 06:01:06    425s] #------------------------------------
[02/15 06:01:06    425s] #          2            3910 ( 43.7%)
[02/15 06:01:06    425s] #          3            2946 ( 32.9%)
[02/15 06:01:06    425s] #          4             182 (  2.0%)
[02/15 06:01:06    425s] #          5             232 (  2.6%)
[02/15 06:01:06    425s] #          6             479 (  5.3%)
[02/15 06:01:06    425s] #          7             258 (  2.9%)
[02/15 06:01:06    425s] #          8              56 (  0.6%)
[02/15 06:01:06    425s] #          9              82 (  0.9%)
[02/15 06:01:06    425s] #  10  -  19             100 (  1.1%)
[02/15 06:01:06    425s] #  20  -  29              23 (  0.3%)
[02/15 06:01:06    425s] #  30  -  39              31 (  0.3%)
[02/15 06:01:06    425s] #  40  -  49              19 (  0.2%)
[02/15 06:01:06    425s] #  50  -  59              19 (  0.2%)
[02/15 06:01:06    425s] #  60  -  69              21 (  0.2%)
[02/15 06:01:06    425s] #  70  -  79               7 (  0.1%)
[02/15 06:01:06    425s] #  80  -  89               1 (  0.0%)
[02/15 06:01:06    425s] #     >=2000               0 (  0.0%)
[02/15 06:01:06    425s] #
[02/15 06:01:06    425s] #Total: 8956 nets, 8366 non-trivial nets
[02/15 06:01:06    425s] #                                    #net       % 
[02/15 06:01:06    425s] #-------------------------------------------------
[02/15 06:01:06    425s] #  Fully global routed                 22 ( 0.3%)
[02/15 06:01:06    425s] #  Clock                               22
[02/15 06:01:06    425s] #  Extra space                         22
[02/15 06:01:06    425s] #  Prefer layer range                  22
[02/15 06:01:06    425s] #
[02/15 06:01:06    425s] #Nets in 1 layer range:
[02/15 06:01:06    425s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[02/15 06:01:06    425s] #---------------------------------------------------------
[02/15 06:01:06    425s] #              3 M3             4 M4           22 (  0.3%)
[02/15 06:01:06    425s] #
[02/15 06:01:06    425s] #22 nets selected.
[02/15 06:01:06    425s] #
[02/15 06:01:06    425s] ### 
[02/15 06:01:06    425s] ### Net length summary before Line Assignment:
[02/15 06:01:06    425s] ### Layer    H-Len   V-Len         Total       #Up-Via
[02/15 06:01:06    425s] ### --------------------------------------------------
[02/15 06:01:06    425s] ###  1 M1        0       0       0(  0%)    1105( 22%)
[02/15 06:01:06    425s] ###  2 M2      240       0     240(  6%)    3169( 63%)
[02/15 06:01:06    425s] ###  3 M3        0    1936    1936( 50%)     604( 12%)
[02/15 06:01:06    425s] ###  4 M4     1338       0    1338( 34%)     177(  3%)
[02/15 06:01:06    425s] ###  5 M5        0     346     346(  9%)      11(  0%)
[02/15 06:01:06    425s] ###  6 M6       28       0      28(  1%)       0(  0%)
[02/15 06:01:06    425s] ###  7 M7        0       0       0(  0%)       0(  0%)
[02/15 06:01:06    425s] ###  8 M8        0       0       0(  0%)       0(  0%)
[02/15 06:01:06    425s] ###  9 M9        0       0       0(  0%)       0(  0%)
[02/15 06:01:06    425s] ### 10 Pad       0       0       0(  0%)       0(  0%)
[02/15 06:01:06    425s] ### --------------------------------------------------
[02/15 06:01:06    425s] ###           1606    2282    3889          5066      
[02/15 06:01:06    425s] #
[02/15 06:01:06    425s] #..
[02/15 06:01:06    425s] #
[02/15 06:01:06    426s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --3.86 [8]--
[02/15 06:01:06    426s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --2.55 [8]--
[02/15 06:01:06    426s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --2.25 [8]--
[02/15 06:01:06    426s] #Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --1.90 [8]--
[02/15 06:01:06    426s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --3.89 [8]--
[02/15 06:01:06    426s] #Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --1.67 [8]--
[02/15 06:01:06    426s] #Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --1.57 [8]--
[02/15 06:01:06    426s] #Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --1.66 [8]--
[02/15 06:01:06    426s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --4.01 [8]--
[02/15 06:01:06    426s] #Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --1.70 [8]--
[02/15 06:01:06    426s] #Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --1.66 [8]--
[02/15 06:01:06    427s] #Iteration 3.4: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --1.97 [8]--
[02/15 06:01:06    427s] ### 
[02/15 06:01:06    427s] ### Net length and overlap summary after Line Assignment:
[02/15 06:01:06    427s] ### Layer    H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[02/15 06:01:06    427s] ### ---------------------------------------------------------------------------
[02/15 06:01:06    427s] ###  1 M1        0       0       0(  0%)    1105( 36%)    0(  0%)     0(  0.0%)
[02/15 06:01:06    427s] ###  2 M2      863       0     863( 19%)    1401( 46%)    0(  0%)     0(  0.0%)
[02/15 06:01:06    427s] ###  3 M3        0    1963    1963( 44%)     436( 14%)    0(  0%)     0(  0.0%)
[02/15 06:01:06    427s] ###  4 M4     1365       0    1365( 30%)     103(  3%)    0(  0%)     0(  0.0%)
[02/15 06:01:06    427s] ###  5 M5        0     263     263(  6%)      10(  0%)    0(  0%)     0(  0.0%)
[02/15 06:01:06    427s] ###  6 M6       27       0      27(  1%)       0(  0%)    0(  0%)     0(  0.0%)
[02/15 06:01:06    427s] ###  7 M7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/15 06:01:06    427s] ###  8 M8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/15 06:01:06    427s] ###  9 M9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/15 06:01:06    427s] ### 10 Pad       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[02/15 06:01:06    427s] ### ---------------------------------------------------------------------------
[02/15 06:01:06    427s] ###           2256    2227    4483          3055          0           0        
[02/15 06:01:06    427s] #
[02/15 06:01:06    427s] #Line Assignment statistics:
[02/15 06:01:06    427s] #Cpu time = 00:00:01
[02/15 06:01:06    427s] #Elapsed time = 00:00:00
[02/15 06:01:06    427s] #Increased memory = 5.49 (MB)
[02/15 06:01:06    427s] #Total memory = 3391.38 (MB)
[02/15 06:01:06    427s] #Peak memory = 3927.77 (MB)
[02/15 06:01:06    427s] #End Line Assignment: cpu:00:00:01, real:00:00:00, mem:3.3 GB, peak:3.8 GB --2.97 [8]--
[02/15 06:01:06    427s] ### Time Record (Line Assignment) is uninstalled.
[02/15 06:01:06    427s] ### After assign design signature (11): route=812670483 fixed_route=1048734487 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1063329163 dirty_area=0 del_dirty_area=0 cell=892515168 placement=1686193193 pin_access=1677400559 inst_pattern=1 inst_orient=1 halo=1943123979 via=2127493176 routing_via=1588071918 timing=1048734487 sns=1048734487 ppa_info=709945418
[02/15 06:01:06    427s] #
[02/15 06:01:06    427s] #Wire/Via statistics after line assignment ...
[02/15 06:01:06    427s] #Total number of nets with non-default rule or having extra spacing = 22
[02/15 06:01:06    427s] #
[02/15 06:01:06    427s] #  Routing Statistics
[02/15 06:01:06    427s] #
[02/15 06:01:06    427s] #---------------+-----------+-----+
[02/15 06:01:06    427s] #  Layer        | Length(um)| Vias|
[02/15 06:01:06    427s] #---------------+-----------+-----+
[02/15 06:01:06    427s] #  Active ( 0H) |          0|    0|
[02/15 06:01:06    427s] #  M1 ( 1V)     |          0| 1105|
[02/15 06:01:06    427s] #  M2 ( 2H)     |        863| 1401|
[02/15 06:01:06    427s] #  M3 ( 3V)     |       1963|  436|
[02/15 06:01:06    427s] #  M4 ( 4H)     |       1366|  103|
[02/15 06:01:06    427s] #  M5 ( 5V)     |        264|   10|
[02/15 06:01:06    427s] #  M6 ( 6H)     |         27|    0|
[02/15 06:01:06    427s] #  M7 ( 7V)     |          0|    0|
[02/15 06:01:06    427s] #  M8 ( 8H)     |          0|    0|
[02/15 06:01:06    427s] #  M9 ( 9V)     |          0|    0|
[02/15 06:01:06    427s] #  Pad (10H)    |          0|    0|
[02/15 06:01:06    427s] #---------------+-----------+-----+
[02/15 06:01:06    427s] #  Total        |       4484| 3055|
[02/15 06:01:06    427s] #---------------+-----------+-----+
[02/15 06:01:06    427s] #
[02/15 06:01:06    427s] # Total half perimeter of net bounding box: 1794 um.
[02/15 06:01:06    427s] #Routing data preparation, pin analysis, line assignment statistics:
[02/15 06:01:06    427s] #Cpu time = 00:00:02
[02/15 06:01:06    427s] #Elapsed time = 00:00:01
[02/15 06:01:06    427s] #Increased memory = 24.01 (MB)
[02/15 06:01:06    427s] #Total memory = 3373.71 (MB)
[02/15 06:01:06    427s] #Peak memory = 3927.77 (MB)
[02/15 06:01:06    427s] #Skip comparing routing design signature in db-snapshot flow
[02/15 06:01:06    427s] #Using multithreading with 8 threads.
[02/15 06:01:06    427s] ### Time Record (Detail Routing) is installed.
[02/15 06:01:06    427s] ### Time Record (Data Preparation) is installed.
[02/15 06:01:06    427s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:01:06    427s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/15 06:01:06    427s] #
[02/15 06:01:06    427s] #Start Detail Routing..
[02/15 06:01:06    427s] #start initial detail routing ...
[02/15 06:01:06    427s] ### Design has 24 dirty nets
[02/15 06:01:10    449s] ### Gcell dirty-map stats: routing = 78.74%, drc-check-only = 6.39%
[02/15 06:01:10    449s] ### Gcell ext dirty-map stats: fill = 1847[23.32%] (M1 = 910[11.49%], M2 = 1062[13.41%], M3 = 1228[15.50%], M4 = 933[11.78%], M5 = 143[1.81%], M6 = 17[0.21%]), total gcell = 7921
[02/15 06:01:10    449s] #   number of violations = 0
[02/15 06:01:10    449s] #cpu time = 00:00:22, elapsed time = 00:00:04, memory = 3409.40 (MB), peak = 3927.77 (MB)
[02/15 06:01:10    449s] #Complete Detail Routing.
[02/15 06:01:10    449s] #Total number of nets with non-default rule or having extra spacing = 22
[02/15 06:01:10    449s] #
[02/15 06:01:10    449s] #  Routing Statistics
[02/15 06:01:10    449s] #
[02/15 06:01:10    449s] #---------------+-----------+-----+
[02/15 06:01:10    449s] #  Layer        | Length(um)| Vias|
[02/15 06:01:10    449s] #---------------+-----------+-----+
[02/15 06:01:10    449s] #  Active ( 0H) |          0|    0|
[02/15 06:01:10    449s] #  M1 ( 1V)     |          0| 1105|
[02/15 06:01:10    449s] #  M2 ( 2H)     |        343| 1108|
[02/15 06:01:10    449s] #  M3 ( 3V)     |       2042|  517|
[02/15 06:01:10    449s] #  M4 ( 4H)     |       1421|   87|
[02/15 06:01:10    449s] #  M5 ( 5V)     |        261|    5|
[02/15 06:01:10    449s] #  M6 ( 6H)     |         16|    0|
[02/15 06:01:10    449s] #  M7 ( 7V)     |          0|    0|
[02/15 06:01:10    449s] #  M8 ( 8H)     |          0|    0|
[02/15 06:01:10    449s] #  M9 ( 9V)     |          0|    0|
[02/15 06:01:10    449s] #  Pad (10H)    |          0|    0|
[02/15 06:01:10    449s] #---------------+-----------+-----+
[02/15 06:01:10    449s] #  Total        |       4083| 2822|
[02/15 06:01:10    449s] #---------------+-----------+-----+
[02/15 06:01:10    449s] #
[02/15 06:01:10    449s] # Total half perimeter of net bounding box: 1794 um.
[02/15 06:01:10    449s] #Total number of DRC violations = 0
[02/15 06:01:10    449s] ### Time Record (Detail Routing) is uninstalled.
[02/15 06:01:10    449s] #Cpu time = 00:00:22
[02/15 06:01:10    449s] #Elapsed time = 00:00:04
[02/15 06:01:10    449s] #Increased memory = 23.09 (MB)
[02/15 06:01:10    449s] #Total memory = 3396.79 (MB)
[02/15 06:01:10    449s] #Peak memory = 3927.77 (MB)
[02/15 06:01:10    449s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:01:10    449s] #detailRoute Statistics:
[02/15 06:01:10    449s] #Cpu time = 00:00:22
[02/15 06:01:10    449s] #Elapsed time = 00:00:04
[02/15 06:01:10    449s] #Increased memory = 23.09 (MB)
[02/15 06:01:10    449s] #Total memory = 3396.79 (MB)
[02/15 06:01:10    449s] #Peak memory = 3927.77 (MB)
[02/15 06:01:10    449s] ### Time Record (DB Export) is installed.
[02/15 06:01:10    449s] ### export design design signature (16): route=974597422 fixed_route=1048734487 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1342036147 dirty_area=0 del_dirty_area=0 cell=892515168 placement=1686193193 pin_access=1677400559 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1048734487 sns=1048734487 ppa_info=709945418
[02/15 06:01:10    449s] ### Time Record (DB Export) is uninstalled.
[02/15 06:01:10    449s] ### Time Record (Post Callback) is installed.
[02/15 06:01:10    449s] ### Time Record (Post Callback) is uninstalled.
[02/15 06:01:10    449s] #
[02/15 06:01:10    449s] #globalDetailRoute statistics:
[02/15 06:01:10    449s] #Cpu time = 00:00:25
[02/15 06:01:10    449s] #Elapsed time = 00:00:05
[02/15 06:01:10    449s] #Increased memory = 57.20 (MB)
[02/15 06:01:10    449s] #Total memory = 3395.55 (MB)
[02/15 06:01:10    449s] #Peak memory = 3927.77 (MB)
[02/15 06:01:10    449s] #Number of warnings = 4
[02/15 06:01:10    449s] #Total number of warnings = 21
[02/15 06:01:10    449s] #Number of fails = 0
[02/15 06:01:10    449s] #Total number of fails = 0
[02/15 06:01:10    449s] #Complete globalDetailRoute on Sun Feb 15 06:01:10 2026
[02/15 06:01:10    449s] #
[02/15 06:01:10    449s] ### import design signature (17): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1677400559 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[02/15 06:01:10    449s] ### Time Record (globalDetailRoute) is uninstalled.
[02/15 06:01:10    449s] #
[02/15 06:01:10    449s] #  Scalability Statistics
[02/15 06:01:10    449s] #
[02/15 06:01:10    449s] #-------------------------+---------+-------------+------------+
[02/15 06:01:10    449s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[02/15 06:01:10    449s] #-------------------------+---------+-------------+------------+
[02/15 06:01:10    449s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[02/15 06:01:10    449s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[02/15 06:01:10    449s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[02/15 06:01:10    449s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[02/15 06:01:10    449s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[02/15 06:01:10    449s] #  Cell Pin Access        | 00:00:01|     00:00:00|         1.0|
[02/15 06:01:10    449s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[02/15 06:01:10    449s] #  Line Assignment        | 00:00:01|     00:00:00|         1.0|
[02/15 06:01:10    449s] #  Detail Routing         | 00:00:22|     00:00:04|         6.2|
[02/15 06:01:10    449s] #  Entire Command         | 00:00:25|     00:00:05|         5.3|
[02/15 06:01:10    449s] #-------------------------+---------+-------------+------------+
[02/15 06:01:10    449s] #
[02/15 06:01:10    449s] #% End globalDetailRoute (date=02/15 06:01:10, total cpu=0:00:25.2, real=0:00:05.0, peak res=3373.9M, current mem=3373.9M)
[02/15 06:01:10    449s]         NanoRoute done. (took cpu=0:00:25.2 real=0:00:04.9)
[02/15 06:01:10    449s]       Clock detailed routing done.
[02/15 06:01:10    449s] Skipping check of guided vs. routed net lengths.
[02/15 06:01:10    449s] Set FIXED routing status on 22 net(s)
[02/15 06:01:10    449s] Set FIXED placed status on 21 instance(s)
[02/15 06:01:10    449s]       Route Remaining Unrouted Nets...
[02/15 06:01:10    449s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[02/15 06:01:10    449s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6283.0M, EPOCH TIME: 1771156870.452992
[02/15 06:01:10    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:10    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:10    449s] Cell systolic_top LLGs are deleted
[02/15 06:01:10    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:10    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:10    449s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:6283.0M, EPOCH TIME: 1771156870.454055
[02/15 06:01:10    449s] [oiLAM] Zs 7, 11
[02/15 06:01:10    449s] ### Creating LA Mngr. totSessionCpu=0:07:30 mem=6283.0M
[02/15 06:01:10    449s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 06:01:10    449s] Updating RC Grid density data for preRoute extraction ...
[02/15 06:01:10    449s] eee: pegSigSF=1.070000
[02/15 06:01:10    449s] Initializing multi-corner resistance tables ...
[02/15 06:01:10    449s] eee: Grid unit RC data computation started
[02/15 06:01:10    449s] eee: Grid unit RC data computation completed
[02/15 06:01:10    449s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:01:10    449s] eee: l=2 avDens=0.117423 usedTrk=2853.368505 availTrk=24300.000000 sigTrk=2853.368505
[02/15 06:01:10    449s] eee: l=3 avDens=0.031932 usedTrk=732.850138 availTrk=22950.000000 sigTrk=732.850138
[02/15 06:01:10    449s] eee: l=4 avDens=0.032155 usedTrk=446.749490 availTrk=13893.750000 sigTrk=446.749490
[02/15 06:01:10    449s] eee: l=5 avDens=0.008952 usedTrk=24.169630 availTrk=2700.000000 sigTrk=24.169630
[02/15 06:01:10    449s] eee: l=6 avDens=0.010422 usedTrk=17.148148 availTrk=1645.312500 sigTrk=17.148148
[02/15 06:01:10    449s] eee: l=7 avDens=0.010290 usedTrk=15.628148 availTrk=1518.750000 sigTrk=15.628148
[02/15 06:01:10    449s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:01:10    449s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:01:10    449s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:01:10    449s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:01:10    449s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:01:10    449s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.391900 aWlH=0.000000 lMod=0 pMax=0.873200 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 06:01:10    449s] eee: uR 0.000129 of RC Grid (8 13 5) is > max uR 0.000126 of layer.
[02/15 06:01:10    449s] eee: NetCapCache creation started. (Current Mem: 6283.016M) 
[02/15 06:01:10    449s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 6283.016M) 
[02/15 06:01:10    449s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:01:10    449s] eee: Metal Layers Info:
[02/15 06:01:10    449s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:01:10    449s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:01:10    449s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:01:10    449s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:01:10    449s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:01:10    449s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:01:10    449s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:01:10    449s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:01:10    449s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:01:10    449s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:01:10    449s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:01:10    449s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:01:10    449s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:01:10    449s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:01:10    449s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:01:10    449s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:01:10    449s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:01:10    449s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:01:10    449s] ### Creating LA Mngr, finished. totSessionCpu=0:07:30 mem=6283.0M
[02/15 06:01:10    449s] Running pre-eGR process
[02/15 06:01:10    449s] [NR-eGR] Started Early Global Route ( Curr Mem: 5.40 MB )
[02/15 06:01:10    449s] (I)      Initializing eGR engine (regular)
[02/15 06:01:10    449s] Set min layer with design mode ( 2 )
[02/15 06:01:10    449s] Set max layer with design mode ( 7 )
[02/15 06:01:10    449s] (I)      clean place blk overflow:
[02/15 06:01:10    449s] (I)      H : enabled 1.00 0
[02/15 06:01:10    449s] (I)      V : enabled 1.00 0
[02/15 06:01:10    449s] (I)      Initializing eGR engine (regular)
[02/15 06:01:10    449s] Set min layer with design mode ( 2 )
[02/15 06:01:10    449s] Set max layer with design mode ( 7 )
[02/15 06:01:10    449s] (I)      clean place blk overflow:
[02/15 06:01:10    449s] (I)      H : enabled 1.00 0
[02/15 06:01:10    449s] (I)      V : enabled 1.00 0
[02/15 06:01:10    449s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.40 MB )
[02/15 06:01:10    449s] (I)      Running eGR Regular flow
[02/15 06:01:10    449s] (I)      # wire layers (front) : 11
[02/15 06:01:10    449s] (I)      # wire layers (back)  : 0
[02/15 06:01:10    449s] (I)      min wire layer : 1
[02/15 06:01:10    449s] (I)      max wire layer : 10
[02/15 06:01:10    449s] (I)      # cut layers (front) : 10
[02/15 06:01:10    449s] (I)      # cut layers (back)  : 0
[02/15 06:01:10    449s] (I)      min cut layer : 1
[02/15 06:01:10    449s] (I)      max cut layer : 9
[02/15 06:01:10    449s] (I)      ================================ Layers ================================
[02/15 06:01:10    449s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:01:10    449s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 06:01:10    449s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:01:10    449s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 06:01:10    449s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 06:01:10    449s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:01:10    449s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 06:01:10    449s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:01:10    449s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 06:01:10    449s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:01:10    449s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 06:01:10    449s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:01:10    449s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 06:01:10    449s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:01:10    449s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 06:01:10    449s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:01:10    449s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 06:01:10    449s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:01:10    449s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 06:01:10    449s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:01:10    449s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 06:01:10    449s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:01:10    449s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 06:01:10    449s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 06:01:10    449s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:01:10    449s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 06:01:10    449s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 06:01:10    449s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 06:01:10    449s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 06:01:10    449s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:01:10    449s] (I)      Started Import and model ( Curr Mem: 5.40 MB )
[02/15 06:01:10    450s] (I)      == Non-default Options ==
[02/15 06:01:10    450s] (I)      Maximum routing layer                              : 7
[02/15 06:01:10    450s] (I)      Top routing layer                                  : 7
[02/15 06:01:10    450s] (I)      Number of threads                                  : 8
[02/15 06:01:10    450s] (I)      Route tie net to shape                             : auto
[02/15 06:01:10    450s] (I)      Method to set GCell size                           : row
[02/15 06:01:10    450s] (I)      Tie hi/lo max fanout                               : 5
[02/15 06:01:10    450s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 06:01:10    450s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 06:01:10    450s] Removed 1 out of boundary tracks from layer 2
[02/15 06:01:10    450s] Removed 1 out of boundary tracks from layer 2
[02/15 06:01:10    450s] (I)      ============== Pin Summary ==============
[02/15 06:01:10    450s] (I)      +-------+--------+---------+------------+
[02/15 06:01:10    450s] (I)      | Layer | # pins | % total |      Group |
[02/15 06:01:10    450s] (I)      +-------+--------+---------+------------+
[02/15 06:01:10    450s] (I)      |     1 |  28759 |   92.21 |        Pin |
[02/15 06:01:10    450s] (I)      |     2 |   2431 |    7.79 | Pin access |
[02/15 06:01:10    450s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 06:01:10    450s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 06:01:10    450s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 06:01:10    450s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 06:01:10    450s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 06:01:10    450s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 06:01:10    450s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 06:01:10    450s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 06:01:10    450s] (I)      +-------+--------+---------+------------+
[02/15 06:01:10    450s] (I)      Custom ignore net properties:
[02/15 06:01:10    450s] (I)      1 : NotLegal
[02/15 06:01:10    450s] (I)      Default ignore net properties:
[02/15 06:01:10    450s] (I)      1 : Special
[02/15 06:01:10    450s] (I)      2 : Analog
[02/15 06:01:10    450s] (I)      3 : Fixed
[02/15 06:01:10    450s] (I)      4 : Skipped
[02/15 06:01:10    450s] (I)      5 : MixedSignal
[02/15 06:01:10    450s] (I)      Prerouted net properties:
[02/15 06:01:10    450s] (I)      1 : NotLegal
[02/15 06:01:10    450s] (I)      2 : Special
[02/15 06:01:10    450s] (I)      3 : Analog
[02/15 06:01:10    450s] (I)      4 : Fixed
[02/15 06:01:10    450s] (I)      5 : Skipped
[02/15 06:01:10    450s] (I)      6 : MixedSignal
[02/15 06:01:10    450s] [NR-eGR] Early global route reroute all routable nets
[02/15 06:01:10    450s] (I)      Use row-based GCell size
[02/15 06:01:10    450s] (I)      Use row-based GCell align
[02/15 06:01:10    450s] (I)      layer 0 area = 170496
[02/15 06:01:10    450s] (I)      layer 1 area = 170496
[02/15 06:01:10    450s] (I)      layer 2 area = 170496
[02/15 06:01:10    450s] (I)      layer 3 area = 512000
[02/15 06:01:10    450s] (I)      layer 4 area = 512000
[02/15 06:01:10    450s] (I)      layer 5 area = 560000
[02/15 06:01:10    450s] (I)      layer 6 area = 560000
[02/15 06:01:10    450s] (I)      GCell unit size   : 4320
[02/15 06:01:10    450s] (I)      GCell multiplier  : 1
[02/15 06:01:10    450s] (I)      GCell row height  : 4320
[02/15 06:01:10    450s] (I)      Actual row height : 4320
[02/15 06:01:10    450s] (I)      GCell align ref   : 24880 24880
[02/15 06:01:10    450s] missing default track structure on layer 1
[02/15 06:01:10    450s] [NR-eGR] Track table information for default rule: 
[02/15 06:01:10    450s] [NR-eGR] M1 has no routable track
[02/15 06:01:10    450s] [NR-eGR] M2 has non-uniform track structure
[02/15 06:01:10    450s] [NR-eGR] M3 has single uniform track structure
[02/15 06:01:10    450s] [NR-eGR] M4 has single uniform track structure
[02/15 06:01:10    450s] [NR-eGR] M5 has single uniform track structure
[02/15 06:01:10    450s] [NR-eGR] M6 has single uniform track structure
[02/15 06:01:10    450s] [NR-eGR] M7 has single uniform track structure
[02/15 06:01:10    450s] [NR-eGR] M8 has single uniform track structure
[02/15 06:01:10    450s] [NR-eGR] M9 has single uniform track structure
[02/15 06:01:10    450s] [NR-eGR] Pad has single uniform track structure
[02/15 06:01:10    450s] (I)      ============== Default via ===============
[02/15 06:01:10    450s] (I)      +---+------------------+-----------------+
[02/15 06:01:10    450s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 06:01:10    450s] (I)      +---+------------------+-----------------+
[02/15 06:01:10    450s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 06:01:10    450s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 06:01:10    450s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 06:01:10    450s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 06:01:10    450s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 06:01:10    450s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 06:01:10    450s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 06:01:10    450s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 06:01:10    450s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 06:01:10    450s] (I)      +---+------------------+-----------------+
[02/15 06:01:10    450s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 06:01:10    450s] [NR-eGR] Read 5650 PG shapes
[02/15 06:01:10    450s] [NR-eGR] Read 0 clock shapes
[02/15 06:01:10    450s] [NR-eGR] Read 0 other shapes
[02/15 06:01:10    450s] [NR-eGR] #Routing Blockages  : 0
[02/15 06:01:10    450s] [NR-eGR] #Bump Blockages     : 0
[02/15 06:01:10    450s] [NR-eGR] #Instance Blockages : 10328
[02/15 06:01:10    450s] [NR-eGR] #PG Blockages       : 5650
[02/15 06:01:10    450s] [NR-eGR] #Halo Blockages     : 0
[02/15 06:01:10    450s] [NR-eGR] #Boundary Blockages : 0
[02/15 06:01:10    450s] [NR-eGR] #Clock Blockages    : 0
[02/15 06:01:10    450s] [NR-eGR] #Other Blockages    : 0
[02/15 06:01:10    450s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 06:01:10    450s] [NR-eGR] #prerouted nets         : 22
[02/15 06:01:10    450s] [NR-eGR] #prerouted special nets : 0
[02/15 06:01:10    450s] [NR-eGR] #prerouted wires        : 3176
[02/15 06:01:10    450s] [NR-eGR] Read 8366 nets ( ignored 22 )
[02/15 06:01:10    450s] (I)        Front-side 8366 ( ignored 22 )
[02/15 06:01:10    450s] (I)        Back-side  0 ( ignored 0 )
[02/15 06:01:10    450s] (I)        Both-side  0 ( ignored 0 )
[02/15 06:01:10    450s] (I)      handle routing halo
[02/15 06:01:10    450s] (I)      Reading macro buffers
[02/15 06:01:10    450s] (I)      Number of macro buffers: 0
[02/15 06:01:10    450s] (I)      early_global_route_priority property id does not exist.
[02/15 06:01:10    450s] (I)      Read Num Blocks=16411  Num Prerouted Wires=3176  Num CS=0
[02/15 06:01:10    450s] (I)      Layer 1 (H) : #blockages 13016 : #preroutes 1935
[02/15 06:01:10    450s] (I)      Layer 2 (V) : #blockages 2688 : #preroutes 925
[02/15 06:01:10    450s] (I)      Layer 3 (H) : #blockages 353 : #preroutes 278
[02/15 06:01:10    450s] (I)      Layer 4 (V) : #blockages 184 : #preroutes 36
[02/15 06:01:10    450s] (I)      Layer 5 (H) : #blockages 102 : #preroutes 2
[02/15 06:01:10    450s] (I)      Layer 6 (V) : #blockages 68 : #preroutes 0
[02/15 06:01:10    450s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 06:01:10    450s] (I)      Track adjustment: Reducing 23538 tracks (15.00%) for Layer5
[02/15 06:01:10    450s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 06:01:10    450s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 06:01:10    450s] (I)      Number of ignored nets                =     22
[02/15 06:01:10    450s] (I)      Number of connected nets              =      0
[02/15 06:01:10    450s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[02/15 06:01:10    450s] (I)      Number of clock nets                  =     22.  Ignored: No
[02/15 06:01:10    450s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 06:01:10    450s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 06:01:10    450s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 06:01:10    450s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 06:01:10    450s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 06:01:10    450s] (I)      Ndr track 0 does not exist
[02/15 06:01:10    450s] (I)      ---------------------Grid Graph Info--------------------
[02/15 06:01:10    450s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 06:01:10    450s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 06:01:10    450s] (I)      Site width          :   864  (dbu)
[02/15 06:01:10    450s] (I)      Row height          :  4320  (dbu)
[02/15 06:01:10    450s] (I)      GCell row height    :  4320  (dbu)
[02/15 06:01:10    450s] (I)      GCell width         :  4320  (dbu)
[02/15 06:01:10    450s] (I)      GCell height        :  4320  (dbu)
[02/15 06:01:10    450s] (I)      Grid                :   178   178     7
[02/15 06:01:10    450s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 06:01:10    450s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 06:01:10    450s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 06:01:10    450s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 06:01:10    450s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 06:01:10    450s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 06:01:10    450s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 06:01:10    450s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 06:01:10    450s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 06:01:10    450s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 06:01:10    450s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 06:01:10    450s] (I)      --------------------------------------------------------
[02/15 06:01:10    450s] 
[02/15 06:01:10    450s] [NR-eGR] ============ Routing rule table ============
[02/15 06:01:10    450s] [NR-eGR] Rule id: 1  Rule name: (Default)  Nets: 8344
[02/15 06:01:10    450s] [NR-eGR] ========================================
[02/15 06:01:10    450s] [NR-eGR] 
[02/15 06:01:10    450s] (I)      ==== NDR : (Default) ====
[02/15 06:01:10    450s] (I)      +--------------+--------+
[02/15 06:01:10    450s] (I)      |           ID |      1 |
[02/15 06:01:10    450s] (I)      |      Default |    yes |
[02/15 06:01:10    450s] (I)      |  Clk Special |     no |
[02/15 06:01:10    450s] (I)      | Hard spacing |     no |
[02/15 06:01:10    450s] (I)      |    NDR track | (none) |
[02/15 06:01:10    450s] (I)      |      NDR via | (none) |
[02/15 06:01:10    450s] (I)      |  Extra space |      0 |
[02/15 06:01:10    450s] (I)      |      Shields |      0 |
[02/15 06:01:10    450s] (I)      |   Demand (H) |      1 |
[02/15 06:01:10    450s] (I)      |   Demand (V) |      1 |
[02/15 06:01:10    450s] (I)      |        #Nets |   8344 |
[02/15 06:01:10    450s] (I)      +--------------+--------+
[02/15 06:01:10    450s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:01:10    450s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 06:01:10    450s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:01:10    450s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:01:10    450s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:01:10    450s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/15 06:01:10    450s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[02/15 06:01:10    450s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:01:10    450s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:01:10    450s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:01:10    450s] (I)      =============== Blocked Tracks ===============
[02/15 06:01:10    450s] (I)      +-------+---------+----------+---------------+
[02/15 06:01:10    450s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 06:01:10    450s] (I)      +-------+---------+----------+---------------+
[02/15 06:01:10    450s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 06:01:10    450s] (I)      |     2 |  221610 |    64261 |        29.00% |
[02/15 06:01:10    450s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 06:01:10    450s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 06:01:10    450s] (I)      |     5 |  158776 |     2706 |         1.70% |
[02/15 06:01:10    450s] (I)      |     6 |  134034 |     9627 |         7.18% |
[02/15 06:01:10    450s] (I)      |     7 |  134034 |     8137 |         6.07% |
[02/15 06:01:10    450s] (I)      +-------+---------+----------+---------------+
[02/15 06:01:10    450s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 5.41 MB )
[02/15 06:01:10    450s] (I)      Delete wires for 8344 nets (async)
[02/15 06:01:10    450s] (I)      Reset routing kernel
[02/15 06:01:10    450s] (I)      Started Global Routing ( Curr Mem: 5.41 MB )
[02/15 06:01:10    450s] (I)      totalPins=29871  totalGlobalPin=29688 (99.39%)
[02/15 06:01:10    450s] (I)      ================= Net Group Info =================
[02/15 06:01:10    450s] (I)      +----+----------------+--------------+-----------+
[02/15 06:01:10    450s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 06:01:10    450s] (I)      +----+----------------+--------------+-----------+
[02/15 06:01:10    450s] (I)      |  1 |           8344 |        M2(2) |     M7(7) |
[02/15 06:01:10    450s] (I)      +----+----------------+--------------+-----------+
[02/15 06:01:10    450s] (I)      total 2D Cap : 836281 = (402515 H, 433766 V)
[02/15 06:01:10    450s] (I)      total 2D Demand : 13316 = (6250 H, 7066 V)
[02/15 06:01:10    450s] (I)      init route region map
[02/15 06:01:10    450s] (I)      #blocked GCells = 0
[02/15 06:01:10    450s] (I)      #regions = 1
[02/15 06:01:10    450s] (I)      init safety region map
[02/15 06:01:10    450s] (I)      #blocked GCells = 0
[02/15 06:01:10    450s] (I)      #regions = 1
[02/15 06:01:10    450s] (I)      Adjusted 0 GCells for pin access
[02/15 06:01:10    450s] [NR-eGR] Layer group 1: route 8344 net(s) in layer range [2, 7]
[02/15 06:01:10    450s] (I)      
[02/15 06:01:10    450s] (I)      ============  Phase 1a Route ============
[02/15 06:01:10    450s] (I)      Usage: 94908 = (43905 H, 51003 V) = (10.91% H, 11.76% V) = (4.742e+04um H, 5.508e+04um V)
[02/15 06:01:10    450s] (I)      
[02/15 06:01:10    450s] (I)      ============  Phase 1b Route ============
[02/15 06:01:10    450s] (I)      Usage: 94908 = (43905 H, 51003 V) = (10.91% H, 11.76% V) = (4.742e+04um H, 5.508e+04um V)
[02/15 06:01:10    450s] (I)      Overflow of layer group 1: 0.12% H + 0.01% V. EstWL: 1.025006e+05um
[02/15 06:01:10    450s] (I)      Congestion metric : 0.18%H 0.01%V, 0.19%HV
[02/15 06:01:10    450s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 06:01:10    450s] (I)      
[02/15 06:01:10    450s] (I)      ============  Phase 1c Route ============
[02/15 06:01:10    450s] (I)      Usage: 94908 = (43905 H, 51003 V) = (10.91% H, 11.76% V) = (4.742e+04um H, 5.508e+04um V)
[02/15 06:01:10    450s] (I)      
[02/15 06:01:10    450s] (I)      ============  Phase 1d Route ============
[02/15 06:01:10    450s] (I)      Usage: 94908 = (43905 H, 51003 V) = (10.91% H, 11.76% V) = (4.742e+04um H, 5.508e+04um V)
[02/15 06:01:10    450s] (I)      
[02/15 06:01:10    450s] (I)      ============  Phase 1e Route ============
[02/15 06:01:10    450s] (I)      Usage: 94908 = (43905 H, 51003 V) = (10.91% H, 11.76% V) = (4.742e+04um H, 5.508e+04um V)
[02/15 06:01:10    450s] [NR-eGR] Early Global Route overflow of layer group 1: 0.12% H + 0.01% V. EstWL: 1.025006e+05um
[02/15 06:01:10    450s] (I)      
[02/15 06:01:10    450s] (I)      ============  Phase 1l Route ============
[02/15 06:01:10    450s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/15 06:01:10    450s] (I)      Layer  2:     163079     36206       585        6008      230288    ( 2.54%) 
[02/15 06:01:10    450s] (I)      Layer  3:     192403     45878       396       18165      218130    ( 7.69%) 
[02/15 06:01:10    450s] (I)      Layer  4:     135317     23413        96         158      177064    ( 0.09%) 
[02/15 06:01:10    450s] (I)      Layer  5:     132145     13149         0        1385      156145    ( 0.88%) 
[02/15 06:01:10    450s] (I)      Layer  6:     106027      7563         1        7577      125339    ( 5.70%) 
[02/15 06:01:10    450s] (I)      Layer  7:     106998      3885         0        7341      125575    ( 5.52%) 
[02/15 06:01:10    450s] (I)      Total:        835969    130094      1078       40630     1032539    ( 3.79%) 
[02/15 06:01:10    450s] (I)      
[02/15 06:01:10    450s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 06:01:10    450s] [NR-eGR]                        OverCon           OverCon           OverCon            
[02/15 06:01:10    450s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[02/15 06:01:10    450s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[02/15 06:01:10    450s] [NR-eGR] --------------------------------------------------------------------------------
[02/15 06:01:10    450s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:10    450s] [NR-eGR]      M2 ( 2)       582( 1.90%)         0( 0.00%)         0( 0.00%)   ( 1.90%) 
[02/15 06:01:10    450s] [NR-eGR]      M3 ( 3)       299( 1.03%)        11( 0.04%)         1( 0.00%)   ( 1.07%) 
[02/15 06:01:10    450s] [NR-eGR]      M4 ( 4)        89( 0.28%)         1( 0.00%)         0( 0.00%)   ( 0.29%) 
[02/15 06:01:10    450s] [NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:10    450s] [NR-eGR]      M6 ( 6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:10    450s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:01:10    450s] [NR-eGR] --------------------------------------------------------------------------------
[02/15 06:01:10    450s] [NR-eGR]        Total       971( 0.53%)        12( 0.01%)         1( 0.00%)   ( 0.54%) 
[02/15 06:01:10    450s] [NR-eGR] 
[02/15 06:01:10    450s] (I)      Finished Global Routing ( CPU: 0.54 sec, Real: 0.17 sec, Curr Mem: 5.42 MB )
[02/15 06:01:10    450s] (I)      Updating congestion map
[02/15 06:01:10    450s] (I)      total 2D Cap : 842006 = (408137 H, 433869 V)
[02/15 06:01:10    450s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[02/15 06:01:10    450s] (I)      Running track assignment and export wires
[02/15 06:01:10    450s] (I)      ============= Track Assignment ============
[02/15 06:01:10    450s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.42 MB )
[02/15 06:01:10    450s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/15 06:01:10    450s] (I)      Run Multi-thread track assignment
[02/15 06:01:10    450s] (I)      Finished Track Assignment (8T) ( CPU: 0.27 sec, Real: 0.04 sec, Curr Mem: 5.43 MB )
[02/15 06:01:10    450s] (I)      Started Export ( Curr Mem: 5.43 MB )
[02/15 06:01:10    451s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/15 06:01:10    451s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/15 06:01:10    451s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:01:10    451s] [NR-eGR]              Length (um)   Vias 
[02/15 06:01:10    451s] [NR-eGR] --------------------------------
[02/15 06:01:10    451s] [NR-eGR]  M1   (1V)             0  28759 
[02/15 06:01:10    451s] [NR-eGR]  M2   (2H)         24847  42267 
[02/15 06:01:10    451s] [NR-eGR]  M3   (3V)         41995   9017 
[02/15 06:01:10    451s] [NR-eGR]  M4   (4H)         19918   4323 
[02/15 06:01:10    451s] [NR-eGR]  M5   (5V)         12873   1588 
[02/15 06:01:10    451s] [NR-eGR]  M6   (6H)          7966    411 
[02/15 06:01:10    451s] [NR-eGR]  M7   (7V)          4216      0 
[02/15 06:01:10    451s] [NR-eGR]  M8   (8H)             0      0 
[02/15 06:01:10    451s] [NR-eGR]  M9   (9V)             0      0 
[02/15 06:01:10    451s] [NR-eGR]  Pad  (10H)            0      0 
[02/15 06:01:10    451s] [NR-eGR] --------------------------------
[02/15 06:01:10    451s] [NR-eGR]       Total       111815  86365 
[02/15 06:01:10    451s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:01:10    451s] [NR-eGR] Total half perimeter of net bounding box: 92060um
[02/15 06:01:10    451s] [NR-eGR] Total length: 111815um, number of vias: 86365
[02/15 06:01:10    451s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:01:10    451s] (I)      == Layer wire length by net rule ==
[02/15 06:01:10    451s] (I)                    Default 
[02/15 06:01:10    451s] (I)      ----------------------
[02/15 06:01:10    451s] (I)       M1   (1V)        0um 
[02/15 06:01:10    451s] (I)       M2   (2H)    24847um 
[02/15 06:01:10    451s] (I)       M3   (3V)    41995um 
[02/15 06:01:10    451s] (I)       M4   (4H)    19918um 
[02/15 06:01:10    451s] (I)       M5   (5V)    12873um 
[02/15 06:01:10    451s] (I)       M6   (6H)     7966um 
[02/15 06:01:10    451s] (I)       M7   (7V)     4216um 
[02/15 06:01:10    451s] (I)       M8   (8H)        0um 
[02/15 06:01:10    451s] (I)       M9   (9V)        0um 
[02/15 06:01:10    451s] (I)       Pad  (10H)       0um 
[02/15 06:01:10    451s] (I)      ----------------------
[02/15 06:01:10    451s] (I)            Total  111815um 
[02/15 06:01:10    451s] (I)      == Layer via count by net rule ==
[02/15 06:01:10    451s] (I)                   Default 
[02/15 06:01:10    451s] (I)      ---------------------
[02/15 06:01:10    451s] (I)       M1   (1V)     28759 
[02/15 06:01:10    451s] (I)       M2   (2H)     42267 
[02/15 06:01:10    451s] (I)       M3   (3V)      9017 
[02/15 06:01:10    451s] (I)       M4   (4H)      4323 
[02/15 06:01:10    451s] (I)       M5   (5V)      1588 
[02/15 06:01:10    451s] (I)       M6   (6H)       411 
[02/15 06:01:10    451s] (I)       M7   (7V)         0 
[02/15 06:01:10    451s] (I)       M8   (8H)         0 
[02/15 06:01:10    451s] (I)       M9   (9V)         0 
[02/15 06:01:10    451s] (I)       Pad  (10H)        0 
[02/15 06:01:10    451s] (I)      ---------------------
[02/15 06:01:10    451s] (I)            Total    86365 
[02/15 06:01:10    451s] (I)      Finished Export ( CPU: 0.25 sec, Real: 0.11 sec, Curr Mem: 5.42 MB )
[02/15 06:01:10    451s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.19 sec, Real: 0.46 sec, Curr Mem: 5.42 MB )
[02/15 06:01:10    451s] [NR-eGR] Finished Early Global Route ( CPU: 1.20 sec, Real: 0.47 sec, Curr Mem: 5.41 MB )
[02/15 06:01:10    451s] (I)      ========================================= Runtime Summary ==========================================
[02/15 06:01:10    451s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/15 06:01:10    451s] (I)      ----------------------------------------------------------------------------------------------------
[02/15 06:01:10    451s] (I)       Early Global Route                             100.00%  169.18 sec  169.66 sec  0.47 sec  1.20 sec 
[02/15 06:01:10    451s] (I)       +-Early Global Route kernel                     97.95%  169.19 sec  169.65 sec  0.46 sec  1.19 sec 
[02/15 06:01:10    451s] (I)       | +-Import and model                            22.68%  169.20 sec  169.30 sec  0.11 sec  0.11 sec 
[02/15 06:01:10    451s] (I)       | | +-Create place DB                            8.50%  169.20 sec  169.24 sec  0.04 sec  0.04 sec 
[02/15 06:01:10    451s] (I)       | | | +-Import place data                        8.48%  169.20 sec  169.24 sec  0.04 sec  0.04 sec 
[02/15 06:01:10    451s] (I)       | | | | +-Read instances and placement           2.90%  169.20 sec  169.21 sec  0.01 sec  0.01 sec 
[02/15 06:01:10    451s] (I)       | | | | +-Read nets                              5.40%  169.21 sec  169.24 sec  0.03 sec  0.03 sec 
[02/15 06:01:10    451s] (I)       | | +-Create route DB                           12.89%  169.24 sec  169.30 sec  0.06 sec  0.06 sec 
[02/15 06:01:10    451s] (I)       | | | +-Import route data (8T)                  12.80%  169.24 sec  169.30 sec  0.06 sec  0.06 sec 
[02/15 06:01:10    451s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.84%  169.25 sec  169.26 sec  0.01 sec  0.01 sec 
[02/15 06:01:10    451s] (I)       | | | | | +-Read routing blockages               0.00%  169.25 sec  169.25 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | | | +-Read bump blockages                  0.00%  169.25 sec  169.25 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | | | +-Read instance blockages              1.25%  169.25 sec  169.26 sec  0.01 sec  0.01 sec 
[02/15 06:01:10    451s] (I)       | | | | | +-Read PG blockages                    0.37%  169.26 sec  169.26 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | | | | +-Allocate memory for PG via list    0.10%  169.26 sec  169.26 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | | | +-Read clock blockages                 0.01%  169.26 sec  169.26 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | | | +-Read other blockages                 0.00%  169.26 sec  169.26 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | | | +-Read halo blockages                  0.03%  169.26 sec  169.26 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | | | +-Read boundary cut boxes              0.00%  169.26 sec  169.26 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | | +-Read blackboxes                        0.00%  169.26 sec  169.26 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | | +-Read prerouted                         0.26%  169.26 sec  169.26 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | | +-Read nets                              1.12%  169.26 sec  169.26 sec  0.01 sec  0.01 sec 
[02/15 06:01:10    451s] (I)       | | | | +-Set up via pillars                     0.80%  169.27 sec  169.27 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | | +-Initialize 3D grid graph               0.12%  169.27 sec  169.27 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | | +-Model blockage capacity                3.67%  169.27 sec  169.29 sec  0.02 sec  0.02 sec 
[02/15 06:01:10    451s] (I)       | | | | | +-Initialize 3D capacity               3.27%  169.28 sec  169.29 sec  0.02 sec  0.02 sec 
[02/15 06:01:10    451s] (I)       | | +-Read aux data                              0.00%  169.30 sec  169.30 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | +-Others data preparation                    0.00%  169.30 sec  169.30 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | +-Create route kernel                        0.94%  169.30 sec  169.30 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | +-Global Routing                              36.06%  169.30 sec  169.47 sec  0.17 sec  0.54 sec 
[02/15 06:01:10    451s] (I)       | | +-Initialization                             1.54%  169.30 sec  169.31 sec  0.01 sec  0.01 sec 
[02/15 06:01:10    451s] (I)       | | +-Net group 1                               32.29%  169.31 sec  169.46 sec  0.15 sec  0.52 sec 
[02/15 06:01:10    451s] (I)       | | | +-Generate topology (8T)                   1.55%  169.31 sec  169.32 sec  0.01 sec  0.04 sec 
[02/15 06:01:10    451s] (I)       | | | +-Phase 1a                                 6.63%  169.34 sec  169.37 sec  0.03 sec  0.09 sec 
[02/15 06:01:10    451s] (I)       | | | | +-Pattern routing (8T)                   5.64%  169.34 sec  169.36 sec  0.03 sec  0.09 sec 
[02/15 06:01:10    451s] (I)       | | | | +-Add via demand to 2D                   0.87%  169.36 sec  169.37 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | +-Phase 1b                                 3.01%  169.37 sec  169.38 sec  0.01 sec  0.01 sec 
[02/15 06:01:10    451s] (I)       | | | +-Phase 1c                                 0.01%  169.38 sec  169.38 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | +-Phase 1d                                 0.01%  169.38 sec  169.38 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | +-Phase 1e                                 0.60%  169.38 sec  169.39 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | | +-Route legalization                     0.53%  169.38 sec  169.39 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | | | +-Legalize Blockage Violations         0.51%  169.38 sec  169.39 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | | +-Phase 1l                                16.63%  169.39 sec  169.46 sec  0.08 sec  0.35 sec 
[02/15 06:01:10    451s] (I)       | | | | +-Layer assignment (8T)                 16.01%  169.39 sec  169.46 sec  0.08 sec  0.35 sec 
[02/15 06:01:10    451s] (I)       | +-Export cong map                              3.10%  169.47 sec  169.49 sec  0.01 sec  0.01 sec 
[02/15 06:01:10    451s] (I)       | | +-Export 2D cong map                         0.93%  169.48 sec  169.49 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | +-Extract Global 3D Wires                      1.53%  169.49 sec  169.50 sec  0.01 sec  0.01 sec 
[02/15 06:01:10    451s] (I)       | +-Track Assignment (8T)                        9.21%  169.50 sec  169.54 sec  0.04 sec  0.27 sec 
[02/15 06:01:10    451s] (I)       | | +-Initialization                             0.17%  169.50 sec  169.50 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | | +-Track Assignment Kernel                    8.86%  169.50 sec  169.54 sec  0.04 sec  0.27 sec 
[02/15 06:01:10    451s] (I)       | | +-Free Memory                                0.00%  169.54 sec  169.54 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | +-Export                                      23.67%  169.54 sec  169.65 sec  0.11 sec  0.25 sec 
[02/15 06:01:10    451s] (I)       | | +-Export DB wires                            9.26%  169.54 sec  169.58 sec  0.04 sec  0.14 sec 
[02/15 06:01:10    451s] (I)       | | | +-Export all nets (8T)                     6.94%  169.55 sec  169.58 sec  0.03 sec  0.11 sec 
[02/15 06:01:10    451s] (I)       | | | +-Set wire vias (8T)                       0.80%  169.58 sec  169.58 sec  0.00 sec  0.03 sec 
[02/15 06:01:10    451s] (I)       | | +-Report wirelength                         11.28%  169.58 sec  169.64 sec  0.05 sec  0.05 sec 
[02/15 06:01:10    451s] (I)       | | +-Update net boxes                           2.98%  169.64 sec  169.65 sec  0.01 sec  0.05 sec 
[02/15 06:01:10    451s] (I)       | | +-Update timing                              0.00%  169.65 sec  169.65 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)       | +-Postprocess design                           0.00%  169.65 sec  169.65 sec  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)      ====================== Summary by functions ======================
[02/15 06:01:10    451s] (I)       Lv  Step                                   %      Real       CPU 
[02/15 06:01:10    451s] (I)      ------------------------------------------------------------------
[02/15 06:01:10    451s] (I)        0  Early Global Route               100.00%  0.47 sec  1.20 sec 
[02/15 06:01:10    451s] (I)        1  Early Global Route kernel         97.95%  0.46 sec  1.19 sec 
[02/15 06:01:10    451s] (I)        2  Global Routing                    36.06%  0.17 sec  0.54 sec 
[02/15 06:01:10    451s] (I)        2  Export                            23.67%  0.11 sec  0.25 sec 
[02/15 06:01:10    451s] (I)        2  Import and model                  22.68%  0.11 sec  0.11 sec 
[02/15 06:01:10    451s] (I)        2  Track Assignment (8T)              9.21%  0.04 sec  0.27 sec 
[02/15 06:01:10    451s] (I)        2  Export cong map                    3.10%  0.01 sec  0.01 sec 
[02/15 06:01:10    451s] (I)        2  Extract Global 3D Wires            1.53%  0.01 sec  0.01 sec 
[02/15 06:01:10    451s] (I)        2  Postprocess design                 0.00%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        3  Net group 1                       32.29%  0.15 sec  0.52 sec 
[02/15 06:01:10    451s] (I)        3  Create route DB                   12.89%  0.06 sec  0.06 sec 
[02/15 06:01:10    451s] (I)        3  Report wirelength                 11.28%  0.05 sec  0.05 sec 
[02/15 06:01:10    451s] (I)        3  Export DB wires                    9.26%  0.04 sec  0.14 sec 
[02/15 06:01:10    451s] (I)        3  Track Assignment Kernel            8.86%  0.04 sec  0.27 sec 
[02/15 06:01:10    451s] (I)        3  Create place DB                    8.50%  0.04 sec  0.04 sec 
[02/15 06:01:10    451s] (I)        3  Update net boxes                   2.98%  0.01 sec  0.05 sec 
[02/15 06:01:10    451s] (I)        3  Initialization                     1.71%  0.01 sec  0.01 sec 
[02/15 06:01:10    451s] (I)        3  Create route kernel                0.94%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        3  Export 2D cong map                 0.93%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        4  Phase 1l                          16.63%  0.08 sec  0.35 sec 
[02/15 06:01:10    451s] (I)        4  Import route data (8T)            12.80%  0.06 sec  0.06 sec 
[02/15 06:01:10    451s] (I)        4  Import place data                  8.48%  0.04 sec  0.04 sec 
[02/15 06:01:10    451s] (I)        4  Export all nets (8T)               6.94%  0.03 sec  0.11 sec 
[02/15 06:01:10    451s] (I)        4  Phase 1a                           6.63%  0.03 sec  0.09 sec 
[02/15 06:01:10    451s] (I)        4  Phase 1b                           3.01%  0.01 sec  0.01 sec 
[02/15 06:01:10    451s] (I)        4  Generate topology (8T)             1.55%  0.01 sec  0.04 sec 
[02/15 06:01:10    451s] (I)        4  Set wire vias (8T)                 0.80%  0.00 sec  0.03 sec 
[02/15 06:01:10    451s] (I)        4  Phase 1e                           0.60%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        5  Layer assignment (8T)             16.01%  0.08 sec  0.35 sec 
[02/15 06:01:10    451s] (I)        5  Read nets                          6.53%  0.03 sec  0.03 sec 
[02/15 06:01:10    451s] (I)        5  Pattern routing (8T)               5.64%  0.03 sec  0.09 sec 
[02/15 06:01:10    451s] (I)        5  Model blockage capacity            3.67%  0.02 sec  0.02 sec 
[02/15 06:01:10    451s] (I)        5  Read instances and placement       2.90%  0.01 sec  0.01 sec 
[02/15 06:01:10    451s] (I)        5  Read blockages ( Layer 2-7 )       1.84%  0.01 sec  0.01 sec 
[02/15 06:01:10    451s] (I)        5  Add via demand to 2D               0.87%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        5  Set up via pillars                 0.80%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        5  Route legalization                 0.53%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        5  Read prerouted                     0.26%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        5  Initialize 3D grid graph           0.12%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        6  Initialize 3D capacity             3.27%  0.02 sec  0.02 sec 
[02/15 06:01:10    451s] (I)        6  Read instance blockages            1.25%  0.01 sec  0.01 sec 
[02/15 06:01:10    451s] (I)        6  Legalize Blockage Violations       0.51%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        6  Read PG blockages                  0.37%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        6  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] (I)        7  Allocate memory for PG via list    0.10%  0.00 sec  0.00 sec 
[02/15 06:01:10    451s] Running post-eGR process
[02/15 06:01:10    451s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.3 real=0:00:00.5)
[02/15 06:01:10    451s]     Routing using NR in eGR->NR Step done.
[02/15 06:01:10    451s] Net route status summary:
[02/15 06:01:10    451s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:01:10    451s]   Non-clock:  8934 (unrouted=590, trialRouted=8344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=590, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:01:10    451s] 
[02/15 06:01:10    451s] CCOPT: Done with clock implementation routing.
[02/15 06:01:10    451s] 
[02/15 06:01:10    451s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:27.4 real=0:00:06.2)
[02/15 06:01:10    451s]   Clock implementation routing done.
[02/15 06:01:10    451s]   Leaving CCOpt scope - extractRC...
[02/15 06:01:10    451s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[02/15 06:01:10    451s] Extraction called for design 'systolic_top' of instances=10755 and nets=8956 using extraction engine 'preRoute' .
[02/15 06:01:10    451s] PreRoute RC Extraction called for design systolic_top.
[02/15 06:01:10    451s] RC Extraction called in multi-corner(1) mode.
[02/15 06:01:10    451s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/15 06:01:10    451s] Type 'man IMPEXT-6197' for more detail.
[02/15 06:01:10    451s] RCMode: PreRoute
[02/15 06:01:10    451s]       RC Corner Indexes            0   
[02/15 06:01:10    451s] Capacitance Scaling Factor   : 1.00000 
[02/15 06:01:10    451s] Resistance Scaling Factor    : 1.00000 
[02/15 06:01:10    451s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 06:01:10    451s] Clock Res. Scaling Factor    : 1.00000 
[02/15 06:01:10    451s] Shrink Factor                : 1.00000
[02/15 06:01:10    451s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 06:01:10    451s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 06:01:11    451s] Updating RC Grid density data for preRoute extraction ...
[02/15 06:01:11    451s] eee: pegSigSF=1.070000
[02/15 06:01:11    451s] Initializing multi-corner resistance tables ...
[02/15 06:01:11    451s] eee: Grid unit RC data computation started
[02/15 06:01:11    451s] eee: Grid unit RC data computation completed
[02/15 06:01:11    451s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:01:11    451s] eee: l=2 avDens=0.211055 usedTrk=5128.632173 availTrk=24300.000000 sigTrk=5128.632173
[02/15 06:01:11    451s] eee: l=3 avDens=0.184643 usedTrk=4445.282425 availTrk=24075.000000 sigTrk=4445.282425
[02/15 06:01:11    451s] eee: l=4 avDens=0.131526 usedTrk=2175.118192 availTrk=16537.500000 sigTrk=2175.118192
[02/15 06:01:11    451s] eee: l=5 avDens=0.093254 usedTrk=1193.652965 availTrk=12800.000000 sigTrk=1193.652965
[02/15 06:01:11    451s] eee: l=6 avDens=0.069282 usedTrk=754.087359 availTrk=10884.375000 sigTrk=754.087359
[02/15 06:01:11    451s] eee: l=7 avDens=0.039607 usedTrk=406.029999 availTrk=10251.562500 sigTrk=406.029999
[02/15 06:01:11    451s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:01:11    451s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:01:11    451s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:01:11    451s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:01:11    451s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:01:11    451s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.226742 uaWl=1.000000 uaWlH=0.401700 aWlH=0.000000 lMod=0 pMax=0.875700 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 06:01:11    451s] eee: NetCapCache creation started. (Current Mem: 6283.016M) 
[02/15 06:01:11    451s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 6283.016M) 
[02/15 06:01:11    451s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:01:11    451s] eee: Metal Layers Info:
[02/15 06:01:11    451s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:01:11    451s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:01:11    451s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:01:11    451s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:01:11    451s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:01:11    451s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:01:11    451s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:01:11    451s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:01:11    451s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:01:11    451s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:01:11    451s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:01:11    451s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:01:11    451s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:01:11    451s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:01:11    451s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:01:11    451s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:01:11    451s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:01:11    451s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 6283.016M)
[02/15 06:01:11    451s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/15 06:01:11    451s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/15 06:01:11    451s]   Clock tree timing engine global stage delay update for tc_tt:both.late...
[02/15 06:01:11    451s] End AAE Lib Interpolated Model. (MEM=3375.476562 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:01:11    451s]   Clock tree timing engine global stage delay update for tc_tt:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:01:11    451s]   Clock DAG hash after routing clock trees: 7b8e00734e11f985 fbdc9ef5a74ef779 254ae9720d1b793c e8e2c9387309c996 94c141a20749b887
[02/15 06:01:11    451s]   CTS services accumulated run-time stats after routing clock trees:
[02/15 06:01:11    451s]     delay calculator: calls=24544, total_wall_time=1.761s, mean_wall_time=0.072ms
[02/15 06:01:11    451s]     legalizer: calls=3364, total_wall_time=0.190s, mean_wall_time=0.057ms
[02/15 06:01:11    451s]     steiner router: calls=19550, total_wall_time=2.984s, mean_wall_time=0.153ms
[02/15 06:01:11    451s]   Clock DAG stats after routing clock trees:
[02/15 06:01:11    451s]     cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:11    451s]     sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:11    451s]     misc counts      : r=1, pp=0, mci=0
[02/15 06:01:11    451s]     cell areas       : b=107.775um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=107.775um^2
[02/15 06:01:11    451s]     cell capacitance : b=53.218fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.218fF
[02/15 06:01:11    451s]     sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:11    451s]     wire capacitance : top=0.000fF, trunk=74.977fF, leaf=635.146fF, total=710.122fF
[02/15 06:01:11    451s]     wire lengths     : top=0.000um, trunk=427.228um, leaf=3656.240um, total=4083.468um
[02/15 06:01:11    451s]     hp wire lengths  : top=0.000um, trunk=231.768um, leaf=1346.868um, total=1578.636um
[02/15 06:01:11    451s]   Clock DAG net violations after routing clock trees:
[02/15 06:01:11    451s]     Remaining Transition : {count=4, worst=[4.4ps, 1.2ps, 0.5ps, 0.4ps]} avg=1.6ps sd=1.9ps sum=6.5ps
[02/15 06:01:11    451s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[02/15 06:01:11    451s]     Trunk : target=44.4ps count=5 avg=15.7ps sd=3.9ps min=9.3ps max=18.6ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:11    451s]     Leaf  : target=44.4ps count=17 avg=43.3ps sd=2.3ps min=40.0ps max=48.8ps {0 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 7 <= 42.2ps, 6 <= 44.4ps} {3 <= 46.6ps, 1 <= 48.8ps, 0 <= 53.3ps, 0 <= 66.6ps, 0 > 66.6ps}
[02/15 06:01:11    451s]   Clock DAG library cell distribution after routing clock trees {count}:
[02/15 06:01:11    451s]      Bufs: BUFx24_ASAP7_75t_SL: 3 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 6 
[02/15 06:01:11    451s]   Primary reporting skew groups after routing clock trees:
[02/15 06:01:11    451s]     skew_group clk/func_mode: insertion delay [min=45.4, max=55.0, avg=50.5, sd=2.0, skn=-0.509, kur=0.320], skew [9.6 vs 20.7], 100% {45.4, 55.0} (wid=7.2 ws=4.6) (gid=48.1 gs=5.3)
[02/15 06:01:11    451s]         min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:01:11    451s]         max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:01:11    451s]   Skew group summary after routing clock trees:
[02/15 06:01:11    451s]     skew_group clk/func_mode: insertion delay [min=45.4, max=55.0, avg=50.5, sd=2.0, skn=-0.509, kur=0.320], skew [9.6 vs 20.7], 100% {45.4, 55.0} (wid=7.2 ws=4.6) (gid=48.1 gs=5.3)
[02/15 06:01:11    451s]   CCOpt::Phase::Routing done. (took cpu=0:00:27.7 real=0:00:06.5)
[02/15 06:01:11    451s]   CCOpt::Phase::PostConditioning...
[02/15 06:01:11    451s]   Leaving CCOpt scope - Initializing placement interface...
[02/15 06:01:11    451s] OPERPROF: Starting DPlace-Init at level 1, MEM:6283.0M, EPOCH TIME: 1771156871.255445
[02/15 06:01:11    451s] Processing tracks to init pin-track alignment.
[02/15 06:01:11    451s] z: 1, totalTracks: 0
[02/15 06:01:11    451s] z: 3, totalTracks: 1
[02/15 06:01:11    451s] z: 5, totalTracks: 1
[02/15 06:01:11    451s] z: 7, totalTracks: 1
[02/15 06:01:11    451s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:01:11    451s] #spOpts: rpCkHalo=4 
[02/15 06:01:11    451s] Initializing Route Infrastructure for color support ...
[02/15 06:01:11    451s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6283.0M, EPOCH TIME: 1771156871.255708
[02/15 06:01:11    451s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6283.0M, EPOCH TIME: 1771156871.256259
[02/15 06:01:11    451s] Route Infrastructure Initialized for color support successfully.
[02/15 06:01:11    451s] Cell systolic_top LLGs are deleted
[02/15 06:01:11    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:11    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:11    451s] # Building systolic_top llgBox search-tree.
[02/15 06:01:11    451s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6283.0M, EPOCH TIME: 1771156871.266358
[02/15 06:01:11    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:11    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:11    451s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6283.0M, EPOCH TIME: 1771156871.267032
[02/15 06:01:11    451s] Max number of tech site patterns supported in site array is 256.
[02/15 06:01:11    451s] Core basic site is asap7sc7p5t
[02/15 06:01:11    451s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 06:01:11    451s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 06:01:11    451s] Fast DP-INIT is on for default
[02/15 06:01:11    451s] Keep-away cache is enable on metals: 1-10
[02/15 06:01:11    451s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 06:01:11    451s] Atter site array init, number of instance map data is 0.
[02/15 06:01:11    451s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.023, REAL:0.018, MEM:6283.0M, EPOCH TIME: 1771156871.284582
[02/15 06:01:11    451s] 
[02/15 06:01:11    451s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:11    451s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:11    451s] OPERPROF:     Starting CMU at level 3, MEM:6283.0M, EPOCH TIME: 1771156871.294617
[02/15 06:01:11    451s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.007, MEM:6283.0M, EPOCH TIME: 1771156871.302029
[02/15 06:01:11    451s] 
[02/15 06:01:11    451s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:01:11    451s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.045, REAL:0.038, MEM:6283.0M, EPOCH TIME: 1771156871.304095
[02/15 06:01:11    451s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6283.0M, EPOCH TIME: 1771156871.304160
[02/15 06:01:11    451s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6283.0M, EPOCH TIME: 1771156871.304437
[02/15 06:01:11    451s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6283.0MB).
[02/15 06:01:11    451s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.058, REAL:0.051, MEM:6283.0M, EPOCH TIME: 1771156871.306679
[02/15 06:01:11    451s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:01:11    451s]   Removing CTS place status from clock tree and sinks.
[02/15 06:01:11    451s]   Removed CTS place status from 21 clock cells (out of 23 ) and 0 clock sinks (out of 0 ).
[02/15 06:01:11    451s]   Legalizer reserving space for clock trees
[02/15 06:01:11    451s]   PostConditioning...
[02/15 06:01:11    451s]     PostConditioning active optimizations:
[02/15 06:01:11    451s]      - DRV fixing with initial upsizing, sizing and buffering
[02/15 06:01:11    451s]      - Skew fixing with sizing
[02/15 06:01:11    451s]     
[02/15 06:01:11    451s]     Currently running CTS, using active skew data
[02/15 06:01:11    451s]     ProEngine running partially connected to DB
[02/15 06:01:11    451s]     Reset bufferability constraints...
[02/15 06:01:11    451s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[02/15 06:01:11    451s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:11    451s]     PostConditioning Upsizing To Fix DRVs...
[02/15 06:01:11    451s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 7b8e00734e11f985 fbdc9ef5a74ef779 254ae9720d1b793c e8e2c9387309c996 94c141a20749b887
[02/15 06:01:11    451s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[02/15 06:01:11    451s]         delay calculator: calls=24544, total_wall_time=1.761s, mean_wall_time=0.072ms
[02/15 06:01:11    451s]         legalizer: calls=3385, total_wall_time=0.191s, mean_wall_time=0.056ms
[02/15 06:01:11    451s]         steiner router: calls=19550, total_wall_time=2.984s, mean_wall_time=0.153ms
[02/15 06:01:11    451s]       Fixing clock tree DRVs with upsizing: ...20% ...End AAE Lib Interpolated Model. (MEM=3400.792969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:01:11    451s] 40% ...60% ...80% ...100% 
[02/15 06:01:11    451s]       CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 3
[02/15 06:01:11    451s]       
[02/15 06:01:11    451s]       Statistics: Fix DRVs (initial upsizing):
[02/15 06:01:11    451s]       ========================================
[02/15 06:01:11    451s]       
[02/15 06:01:11    451s]       Cell changes by Net Type:
[02/15 06:01:11    451s]       
[02/15 06:01:11    451s]       ---------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:11    451s]       Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[02/15 06:01:11    451s]       ---------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:11    451s]       top                0                    0                   0            0                    0                   0
[02/15 06:01:11    451s]       trunk              0                    0                   0            0                    0                   0
[02/15 06:01:11    451s]       leaf               4 [100.0%]           3 (75.0%)           0            0                    3 (75.0%)           1 (25.0%)
[02/15 06:01:11    451s]       ---------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:11    451s]       Total              4 [100.0%]           3 (75.0%)           0            0                    3 (75.0%)           1 (25.0%)
[02/15 06:01:11    451s]       ---------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:11    451s]       
[02/15 06:01:11    451s]       Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 3.732um^2 (3.463%)
[02/15 06:01:11    451s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[02/15 06:01:11    451s]       
[02/15 06:01:11    451s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 145fc9ccb8d7f1a6 32242d6c85d5ef72 254ae9720d1b793c eafa89098afd0ca cc7e6364c115349e
[02/15 06:01:11    451s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[02/15 06:01:11    451s]         delay calculator: calls=24681, total_wall_time=1.767s, mean_wall_time=0.072ms
[02/15 06:01:11    451s]         legalizer: calls=3395, total_wall_time=0.193s, mean_wall_time=0.057ms
[02/15 06:01:11    451s]         steiner router: calls=19654, total_wall_time=2.985s, mean_wall_time=0.152ms
[02/15 06:01:11    451s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[02/15 06:01:11    451s]         cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:11    451s]         sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:11    451s]         misc counts      : r=1, pp=0, mci=0
[02/15 06:01:11    451s]         cell areas       : b=111.508um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=111.508um^2
[02/15 06:01:11    451s]         cell capacitance : b=53.231fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.231fF
[02/15 06:01:11    451s]         sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:11    451s]         wire capacitance : top=0.000fF, trunk=74.977fF, leaf=635.146fF, total=710.122fF
[02/15 06:01:11    451s]         wire lengths     : top=0.000um, trunk=427.228um, leaf=3656.240um, total=4083.468um
[02/15 06:01:11    451s]         hp wire lengths  : top=0.000um, trunk=231.768um, leaf=1346.868um, total=1578.636um
[02/15 06:01:11    451s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[02/15 06:01:11    451s]         Remaining Transition : {count=1, worst=[4.4ps]} avg=4.4ps sd=0.0ps sum=4.4ps
[02/15 06:01:11    451s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[02/15 06:01:11    451s]         Trunk : target=44.4ps count=5 avg=15.7ps sd=3.9ps min=9.3ps max=18.6ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:11    451s]         Leaf  : target=44.4ps count=17 avg=42.3ps sd=2.5ps min=38.1ps max=48.8ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 8 <= 42.2ps, 6 <= 44.4ps} {0 <= 46.6ps, 1 <= 48.8ps, 0 <= 53.3ps, 0 <= 66.6ps, 0 > 66.6ps}
[02/15 06:01:11    451s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[02/15 06:01:11    451s]          Bufs: BUFx24_ASAP7_75t_SL: 4 BUFx16f_ASAP7_75t_SL: 13 BUFx12f_ASAP7_75t_SL: 4 
[02/15 06:01:11    451s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[02/15 06:01:11    451s]         skew_group clk/func_mode: insertion delay [min=45.4, max=55.0], skew [9.6 vs 20.7]
[02/15 06:01:11    451s]             min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:01:11    451s]             max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:01:11    451s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[02/15 06:01:11    451s]         skew_group clk/func_mode: insertion delay [min=45.4, max=55.0], skew [9.6 vs 20.7]
[02/15 06:01:11    451s]       Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:11    451s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:01:11    451s]     Recomputing CTS skew targets...
[02/15 06:01:11    451s]     Resolving skew group constraints...
[02/15 06:01:11    451s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[02/15 06:01:11    451s]     Resolving skew group constraints done.
[02/15 06:01:11    451s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:01:11    451s]     PostConditioning Fixing DRVs...
[02/15 06:01:11    451s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 145fc9ccb8d7f1a6 32242d6c85d5ef72 254ae9720d1b793c eafa89098afd0ca cc7e6364c115349e
[02/15 06:01:11    451s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[02/15 06:01:11    451s]         delay calculator: calls=24681, total_wall_time=1.767s, mean_wall_time=0.072ms
[02/15 06:01:11    451s]         legalizer: calls=3395, total_wall_time=0.193s, mean_wall_time=0.057ms
[02/15 06:01:11    451s]         steiner router: calls=19654, total_wall_time=2.985s, mean_wall_time=0.152ms
[02/15 06:01:11    451s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/15 06:01:11    451s]       CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
[02/15 06:01:11    451s]       
[02/15 06:01:11    451s]       Statistics: Fix DRVs (cell sizing):
[02/15 06:01:11    451s]       ===================================
[02/15 06:01:11    451s]       
[02/15 06:01:11    451s]       Cell changes by Net Type:
[02/15 06:01:11    451s]       
[02/15 06:01:11    451s]       ----------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:11    451s]       Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[02/15 06:01:11    451s]       ----------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:11    451s]       top                0                    0                    0            0                    0                    0
[02/15 06:01:11    451s]       trunk              0                    0                    0            0                    0                    0
[02/15 06:01:11    451s]       leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[02/15 06:01:11    451s]       ----------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:11    451s]       Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[02/15 06:01:11    451s]       ----------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:11    451s]       
[02/15 06:01:11    451s]       Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 1.866um^2 (1.674%)
[02/15 06:01:11    451s]       Max. move: 1.080um (CTS_ccl_a_buf_00004), Min. move: 536870.912um, Avg. move: 1.080um
[02/15 06:01:11    451s]       
[02/15 06:01:11    451s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 71d965d5b4e305c4 d15617526ea4d890 254ae9720d1b793c 5148440fc553c36d 3e4a360656bbcbc3
[02/15 06:01:11    451s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[02/15 06:01:11    451s]         delay calculator: calls=24724, total_wall_time=1.771s, mean_wall_time=0.072ms
[02/15 06:01:11    451s]         legalizer: calls=3408, total_wall_time=0.194s, mean_wall_time=0.057ms
[02/15 06:01:11    451s]         steiner router: calls=19654, total_wall_time=2.985s, mean_wall_time=0.152ms
[02/15 06:01:11    451s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[02/15 06:01:11    451s]         cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:11    451s]         sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:11    451s]         misc counts      : r=1, pp=0, mci=0
[02/15 06:01:11    451s]         cell areas       : b=113.374um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=113.374um^2
[02/15 06:01:11    451s]         cell capacitance : b=53.241fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.241fF
[02/15 06:01:11    451s]         sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:11    451s]         wire capacitance : top=0.000fF, trunk=74.977fF, leaf=635.146fF, total=710.122fF
[02/15 06:01:11    451s]         wire lengths     : top=0.000um, trunk=427.228um, leaf=3656.240um, total=4083.468um
[02/15 06:01:11    451s]         hp wire lengths  : top=0.000um, trunk=231.768um, leaf=1346.868um, total=1578.636um
[02/15 06:01:11    451s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[02/15 06:01:11    451s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[02/15 06:01:11    451s]         Trunk : target=44.4ps count=5 avg=15.7ps sd=3.9ps min=9.3ps max=18.6ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:11    451s]         Leaf  : target=44.4ps count=17 avg=42.0ps sd=2.0ps min=38.1ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 8 <= 42.2ps, 7 <= 44.4ps}
[02/15 06:01:11    451s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[02/15 06:01:11    451s]          Bufs: BUFx24_ASAP7_75t_SL: 5 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 4 
[02/15 06:01:11    451s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[02/15 06:01:11    451s]         skew_group clk/func_mode: insertion delay [min=45.4, max=55.2], skew [9.8 vs 20.7]
[02/15 06:01:11    451s]             min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:01:11    451s]             max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:01:11    451s]       Skew group summary after 'PostConditioning Fixing DRVs':
[02/15 06:01:11    451s]         skew_group clk/func_mode: insertion delay [min=45.4, max=55.2], skew [9.8 vs 20.7]
[02/15 06:01:11    451s]       Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:11    451s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:01:11    451s]     Buffering to fix DRVs...
[02/15 06:01:11    451s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[02/15 06:01:11    451s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/15 06:01:11    451s]     Inserted 0 buffers and inverters.
[02/15 06:01:11    451s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[02/15 06:01:11    451s]     CCOpt-PostConditioning: nets considered: 22, nets tested: 22, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[02/15 06:01:11    451s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 71d965d5b4e305c4 d15617526ea4d890 254ae9720d1b793c 5148440fc553c36d 3e4a360656bbcbc3
[02/15 06:01:11    451s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[02/15 06:01:11    451s]       delay calculator: calls=24724, total_wall_time=1.771s, mean_wall_time=0.072ms
[02/15 06:01:11    451s]       legalizer: calls=3408, total_wall_time=0.194s, mean_wall_time=0.057ms
[02/15 06:01:11    451s]       steiner router: calls=19654, total_wall_time=2.985s, mean_wall_time=0.152ms
[02/15 06:01:11    451s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[02/15 06:01:11    451s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:11    451s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:11    451s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:01:11    451s]       cell areas       : b=113.374um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=113.374um^2
[02/15 06:01:11    451s]       cell capacitance : b=53.241fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.241fF
[02/15 06:01:11    451s]       sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:11    451s]       wire capacitance : top=0.000fF, trunk=74.977fF, leaf=635.146fF, total=710.122fF
[02/15 06:01:11    451s]       wire lengths     : top=0.000um, trunk=427.228um, leaf=3656.240um, total=4083.468um
[02/15 06:01:11    451s]       hp wire lengths  : top=0.000um, trunk=231.768um, leaf=1346.868um, total=1578.636um
[02/15 06:01:11    451s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[02/15 06:01:11    451s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[02/15 06:01:11    451s]       Trunk : target=44.4ps count=5 avg=15.7ps sd=3.9ps min=9.3ps max=18.6ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:11    451s]       Leaf  : target=44.4ps count=17 avg=42.0ps sd=2.0ps min=38.1ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 8 <= 42.2ps, 7 <= 44.4ps}
[02/15 06:01:11    451s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[02/15 06:01:11    451s]        Bufs: BUFx24_ASAP7_75t_SL: 5 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 4 
[02/15 06:01:11    451s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[02/15 06:01:11    451s]       skew_group clk/func_mode: insertion delay [min=45.4, max=55.2, avg=50.5, sd=2.1, skn=-0.331, kur=0.084], skew [9.8 vs 20.7], 100% {45.4, 55.2} (wid=7.2 ws=4.6) (gid=48.3 gs=5.5)
[02/15 06:01:11    451s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:01:11    451s]           max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:01:11    451s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[02/15 06:01:11    451s]       skew_group clk/func_mode: insertion delay [min=45.4, max=55.2, avg=50.5, sd=2.1, skn=-0.331, kur=0.084], skew [9.8 vs 20.7], 100% {45.4, 55.2} (wid=7.2 ws=4.6) (gid=48.3 gs=5.5)
[02/15 06:01:11    451s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:11    451s]     
[02/15 06:01:11    451s]     Slew Diagnostics: After DRV fixing
[02/15 06:01:11    451s]     ==================================
[02/15 06:01:11    451s]     
[02/15 06:01:11    451s]     Global Causes:
[02/15 06:01:11    451s]     
[02/15 06:01:11    451s]     -----
[02/15 06:01:11    451s]     Cause
[02/15 06:01:11    451s]     -----
[02/15 06:01:11    451s]       (empty table)
[02/15 06:01:11    451s]     -----
[02/15 06:01:11    451s]     
[02/15 06:01:11    451s]     Top 5 overslews:
[02/15 06:01:11    451s]     
[02/15 06:01:11    451s]     ---------------------------------
[02/15 06:01:11    451s]     Overslew    Causes    Driving Pin
[02/15 06:01:11    451s]     ---------------------------------
[02/15 06:01:11    451s]       (empty table)
[02/15 06:01:11    451s]     ---------------------------------
[02/15 06:01:11    451s]     
[02/15 06:01:11    451s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/15 06:01:11    451s]     
[02/15 06:01:11    451s]     -------------------
[02/15 06:01:11    451s]     Cause    Occurences
[02/15 06:01:11    451s]     -------------------
[02/15 06:01:11    451s]       (empty table)
[02/15 06:01:11    451s]     -------------------
[02/15 06:01:11    451s]     
[02/15 06:01:11    451s]     Violation diagnostics counts from the 0 nodes that have violations:
[02/15 06:01:11    451s]     
[02/15 06:01:11    451s]     -------------------
[02/15 06:01:11    451s]     Cause    Occurences
[02/15 06:01:11    451s]     -------------------
[02/15 06:01:11    451s]       (empty table)
[02/15 06:01:11    451s]     -------------------
[02/15 06:01:11    451s]     
[02/15 06:01:11    451s]     PostConditioning Fixing Skew by cell sizing...
[02/15 06:01:11    451s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 71d965d5b4e305c4 d15617526ea4d890 254ae9720d1b793c 5148440fc553c36d 3e4a360656bbcbc3
[02/15 06:01:11    451s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[02/15 06:01:11    451s]         delay calculator: calls=24724, total_wall_time=1.771s, mean_wall_time=0.072ms
[02/15 06:01:11    451s]         legalizer: calls=3408, total_wall_time=0.194s, mean_wall_time=0.057ms
[02/15 06:01:11    451s]         steiner router: calls=19654, total_wall_time=2.985s, mean_wall_time=0.152ms
[02/15 06:01:11    451s]       Path optimization required 0 stage delay updates 
[02/15 06:01:11    451s]       Resized 0 clock insts to decrease delay.
[02/15 06:01:11    451s]       Fixing short paths with downsize only
[02/15 06:01:11    451s]       Path optimization required 0 stage delay updates 
[02/15 06:01:11    451s]       Resized 0 clock insts to increase delay.
[02/15 06:01:11    451s]       
[02/15 06:01:11    451s]       Statistics: Fix Skew (cell sizing):
[02/15 06:01:11    451s]       ===================================
[02/15 06:01:11    451s]       
[02/15 06:01:11    451s]       Cell changes by Net Type:
[02/15 06:01:11    451s]       
[02/15 06:01:11    451s]       -------------------------------------------------------------------------------------------------
[02/15 06:01:11    451s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/15 06:01:11    451s]       -------------------------------------------------------------------------------------------------
[02/15 06:01:11    451s]       top                0            0           0            0                    0                0
[02/15 06:01:11    451s]       trunk              0            0           0            0                    0                0
[02/15 06:01:11    451s]       leaf               0            0           0            0                    0                0
[02/15 06:01:11    451s]       -------------------------------------------------------------------------------------------------
[02/15 06:01:11    451s]       Total              0            0           0            0                    0                0
[02/15 06:01:11    451s]       -------------------------------------------------------------------------------------------------
[02/15 06:01:11    451s]       
[02/15 06:01:11    451s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/15 06:01:11    451s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/15 06:01:11    451s]       
[02/15 06:01:11    451s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 71d965d5b4e305c4 d15617526ea4d890 254ae9720d1b793c 5148440fc553c36d 3e4a360656bbcbc3
[02/15 06:01:11    451s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[02/15 06:01:11    451s]         delay calculator: calls=24724, total_wall_time=1.771s, mean_wall_time=0.072ms
[02/15 06:01:11    451s]         legalizer: calls=3408, total_wall_time=0.194s, mean_wall_time=0.057ms
[02/15 06:01:11    451s]         steiner router: calls=19654, total_wall_time=2.985s, mean_wall_time=0.152ms
[02/15 06:01:11    451s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[02/15 06:01:11    451s]         cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:11    451s]         sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:11    451s]         misc counts      : r=1, pp=0, mci=0
[02/15 06:01:11    451s]         cell areas       : b=113.374um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=113.374um^2
[02/15 06:01:11    451s]         cell capacitance : b=53.241fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.241fF
[02/15 06:01:11    451s]         sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:11    451s]         wire capacitance : top=0.000fF, trunk=74.977fF, leaf=635.146fF, total=710.122fF
[02/15 06:01:11    451s]         wire lengths     : top=0.000um, trunk=427.228um, leaf=3656.240um, total=4083.468um
[02/15 06:01:11    451s]         hp wire lengths  : top=0.000um, trunk=231.768um, leaf=1346.868um, total=1578.636um
[02/15 06:01:11    451s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[02/15 06:01:11    451s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[02/15 06:01:11    451s]         Trunk : target=44.4ps count=5 avg=15.7ps sd=3.9ps min=9.3ps max=18.6ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:11    451s]         Leaf  : target=44.4ps count=17 avg=42.0ps sd=2.0ps min=38.1ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 8 <= 42.2ps, 7 <= 44.4ps}
[02/15 06:01:11    451s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[02/15 06:01:11    451s]          Bufs: BUFx24_ASAP7_75t_SL: 5 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 4 
[02/15 06:01:11    451s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[02/15 06:01:11    451s]         skew_group clk/func_mode: insertion delay [min=45.4, max=55.2, avg=50.5, sd=2.1, skn=-0.331, kur=0.084], skew [9.8 vs 20.7], 100% {45.4, 55.2} (wid=7.2 ws=4.6) (gid=48.3 gs=5.5)
[02/15 06:01:11    451s]             min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:01:11    451s]             max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:01:11    451s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[02/15 06:01:11    451s]         skew_group clk/func_mode: insertion delay [min=45.4, max=55.2, avg=50.5, sd=2.1, skn=-0.331, kur=0.084], skew [9.8 vs 20.7], 100% {45.4, 55.2} (wid=7.2 ws=4.6) (gid=48.3 gs=5.5)
[02/15 06:01:11    451s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:11    451s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:11    451s]     Reconnecting optimized routes...
[02/15 06:01:11    451s]     Reset timing graph...
[02/15 06:01:11    451s] Ignoring AAE DB Resetting ...
[02/15 06:01:11    451s]     Reset timing graph done.
[02/15 06:01:11    451s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:11    451s]     Leaving CCOpt scope - Cleaning up placement interface...
[02/15 06:01:11    451s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6283.0M, EPOCH TIME: 1771156871.644423
[02/15 06:01:11    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3568).
[02/15 06:01:11    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:11    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:11    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:11    451s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.055, REAL:0.016, MEM:6283.0M, EPOCH TIME: 1771156871.660146
[02/15 06:01:11    451s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:01:11    451s]     Leaving CCOpt scope - ClockRefiner...
[02/15 06:01:11    451s]     Assigned high priority to 0 instances.
[02/15 06:01:11    451s]     Soft fixed 21 clock instances.
[02/15 06:01:11    451s]     Performing Single Pass Refine Place.
[02/15 06:01:11    451s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[02/15 06:01:11    451s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6283.0M, EPOCH TIME: 1771156871.687075
[02/15 06:01:11    451s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6283.0M, EPOCH TIME: 1771156871.687197
[02/15 06:01:11    451s] Processing tracks to init pin-track alignment.
[02/15 06:01:11    451s] z: 1, totalTracks: 0
[02/15 06:01:11    451s] z: 3, totalTracks: 1
[02/15 06:01:11    451s] z: 5, totalTracks: 1
[02/15 06:01:11    451s] z: 7, totalTracks: 1
[02/15 06:01:11    451s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:01:11    451s] #spOpts: rpCkHalo=4 
[02/15 06:01:11    451s] Initializing Route Infrastructure for color support ...
[02/15 06:01:11    451s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6283.0M, EPOCH TIME: 1771156871.687420
[02/15 06:01:11    451s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6283.0M, EPOCH TIME: 1771156871.687924
[02/15 06:01:11    451s] Route Infrastructure Initialized for color support successfully.
[02/15 06:01:11    451s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6283.0M, EPOCH TIME: 1771156871.695398
[02/15 06:01:11    451s] Info: 21 insts are soft-fixed.
[02/15 06:01:11    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:11    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:11    452s] 
[02/15 06:01:11    452s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:11    452s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:11    452s] OPERPROF:       Starting CMU at level 4, MEM:6283.0M, EPOCH TIME: 1771156871.714511
[02/15 06:01:11    452s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.002, MEM:6283.0M, EPOCH TIME: 1771156871.716305
[02/15 06:01:11    452s] 
[02/15 06:01:11    452s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:01:11    452s] Info: 21 insts are soft-fixed.
[02/15 06:01:11    452s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.024, REAL:0.023, MEM:6283.0M, EPOCH TIME: 1771156871.718516
[02/15 06:01:11    452s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6283.0M, EPOCH TIME: 1771156871.718572
[02/15 06:01:11    452s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6283.0M, EPOCH TIME: 1771156871.718832
[02/15 06:01:11    452s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6283.0MB).
[02/15 06:01:11    452s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.035, REAL:0.034, MEM:6283.0M, EPOCH TIME: 1771156871.721093
[02/15 06:01:11    452s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.035, REAL:0.034, MEM:6283.0M, EPOCH TIME: 1771156871.721140
[02/15 06:01:11    452s] TDRefine: refinePlace mode is spiral
[02/15 06:01:11    452s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 06:01:11    452s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.8
[02/15 06:01:11    452s] OPERPROF: Starting Refine-Place at level 1, MEM:6283.0M, EPOCH TIME: 1771156871.722156
[02/15 06:01:11    452s] *** Starting refinePlace (0:07:32 mem=6283.0M) ***
[02/15 06:01:11    452s] Total net bbox length = 9.206e+04 (4.222e+04 4.984e+04) (ext = 7.746e+03)
[02/15 06:01:11    452s] 
[02/15 06:01:11    452s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:11    452s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:11    452s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6283.0M, EPOCH TIME: 1771156871.729923
[02/15 06:01:11    452s] # Found 5031 legal fixed insts to color.
[02/15 06:01:11    452s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.010, REAL:0.010, MEM:6283.0M, EPOCH TIME: 1771156871.740195
[02/15 06:01:11    452s] Info: 21 insts are soft-fixed.
[02/15 06:01:11    452s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:01:11    452s] 
[02/15 06:01:11    452s]  === Spiral for Logical I: (movable: 21) ===
[02/15 06:01:11    452s] 
[02/15 06:01:11    452s] FGC Caching: map cells: 0 total: 0  non_cacheable: 0
[02/15 06:01:11    452s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:01:11    452s] [CPU] RefinePlace/Soft Fixed (cpu=0:00:00.0, real=0:00:00.0, mem=6283.0MB) @(0:07:32 - 0:07:32).
[02/15 06:01:11    452s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:01:11    452s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6283.0M, EPOCH TIME: 1771156871.769452
[02/15 06:01:11    452s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:6283.0M, EPOCH TIME: 1771156871.770205
[02/15 06:01:11    452s] Set min layer with design mode ( 2 )
[02/15 06:01:11    452s] Set max layer with design mode ( 7 )
[02/15 06:01:11    452s] Set min layer with design mode ( 2 )
[02/15 06:01:11    452s] Set max layer with design mode ( 7 )
[02/15 06:01:11    452s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6283.0M, EPOCH TIME: 1771156871.776257
[02/15 06:01:11    452s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:6283.0M, EPOCH TIME: 1771156871.776960
[02/15 06:01:11    452s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6283.0M, EPOCH TIME: 1771156871.777015
[02/15 06:01:11    452s] Starting refinePlace ...
[02/15 06:01:11    452s] Set min layer with design mode ( 2 )
[02/15 06:01:11    452s] Set max layer with design mode ( 7 )
[02/15 06:01:11    452s] One DDP V2 for no tweak run.
[02/15 06:01:11    452s] Set min layer with design mode ( 2 )
[02/15 06:01:11    452s] Set max layer with design mode ( 7 )
[02/15 06:01:11    452s] DDP initSite1 nrRow 167 nrJob 167
[02/15 06:01:11    452s] DDP markSite nrRow 167 nrJob 167
[02/15 06:01:11    452s]   Spread Effort: high, standalone mode, useDDP on.
[02/15 06:01:11    452s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=6283.0MB) @(0:07:32 - 0:07:32).
[02/15 06:01:11    452s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:01:11    452s] wireLenOptFixPriorityInst 1063 inst fixed
[02/15 06:01:11    452s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:01:11    452s] [CPU] RefinePlace/RTC (cpu=0:00:00.0, real=0:00:00.0, mem=6283.0MB) @(0:07:32 - 0:07:32).
[02/15 06:01:11    452s] 
[02/15 06:01:11    452s]  === Spiral for Logical I: (movable: 8229) ===
[02/15 06:01:11    452s] 
[02/15 06:01:11    452s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 06:01:12    452s] 
[02/15 06:01:12    452s]  Info: 0 filler has been deleted!
[02/15 06:01:12    452s] Move report: legalization moves 12 insts, mean move: 1.55 um, max move: 2.81 um spiral
[02/15 06:01:12    452s] 	Max move on inst (g8018): (45.10, 109.90) --> (46.83, 108.82)
[02/15 06:01:12    452s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[02/15 06:01:12    452s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:01:12    452s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=6251.0MB) @(0:07:32 - 0:07:33).
[02/15 06:01:12    452s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:01:12    452s] Move report: Detail placement moves 12 insts, mean move: 1.55 um, max move: 2.81 um 
[02/15 06:01:12    452s] 	Max move on inst (g8018): (45.10, 109.90) --> (46.83, 108.82)
[02/15 06:01:12    452s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 6251.0MB
[02/15 06:01:12    452s] Statistics of distance of Instance movement in refine placement:
[02/15 06:01:12    452s]   maximum (X+Y) =         2.81 um
[02/15 06:01:12    452s]   inst (g8018) with max move: (45.1, 109.9) -> (46.828, 108.82)
[02/15 06:01:12    452s]   mean    (X+Y) =         1.55 um
[02/15 06:01:12    452s] Summary Report:
[02/15 06:01:12    452s] Instances move: 12 (out of 8250 movable)
[02/15 06:01:12    452s] Instances flipped: 0
[02/15 06:01:12    452s] Mean displacement: 1.55 um
[02/15 06:01:12    452s] Max displacement: 2.81 um (Instance: g8018) (45.1, 109.9) -> (46.828, 108.82)
[02/15 06:01:12    452s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx2_ASAP7_75t_SL
[02/15 06:01:12    452s] 	Violation at original loc: Placement Blockage Violation
[02/15 06:01:12    452s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 06:01:12    452s] Total instances moved : 12
[02/15 06:01:12    452s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.802, REAL:0.391, MEM:6251.0M, EPOCH TIME: 1771156872.168460
[02/15 06:01:12    452s] Total net bbox length = 9.208e+04 (4.223e+04 4.985e+04) (ext = 7.746e+03)
[02/15 06:01:12    452s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 6251.0MB
[02/15 06:01:12    452s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=6251.0MB) @(0:07:32 - 0:07:33).
[02/15 06:01:12    452s] *** Finished refinePlace (0:07:33 mem=6251.0M) ***
[02/15 06:01:12    452s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.8
[02/15 06:01:12    452s] OPERPROF: Finished Refine-Place at level 1, CPU:0.864, REAL:0.454, MEM:6251.0M, EPOCH TIME: 1771156872.175810
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 2.81 um
RPlace-Summary:     Max move: inst g8018 cell INVx2_ASAP7_75t_SL loc (45.10, 109.90) -> (46.83, 108.82)
RPlace-Summary:     Average move dist: 1.55
RPlace-Summary:     Number of inst moved: 12
RPlace-Summary:     Number of movable inst: 8250
[02/15 06:01:12    452s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 06:01:12    452s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6251.0M, EPOCH TIME: 1771156872.176869
[02/15 06:01:12    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10755).
[02/15 06:01:12    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:12    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:12    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:12    452s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.054, REAL:0.022, MEM:6283.0M, EPOCH TIME: 1771156872.199215
[02/15 06:01:12    452s]     ClockRefiner summary
[02/15 06:01:12    452s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1084).
[02/15 06:01:12    452s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 21).
[02/15 06:01:12    452s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1063).
[02/15 06:01:12    452s]     Restoring pStatusCts on 21 clock instances.
[02/15 06:01:12    452s]     Revert refine place priority changes on 0 instances.
[02/15 06:01:12    452s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.0 real=0:00:00.5)
[02/15 06:01:12    452s]     Set dirty flag on 16 instances, 8 nets
[02/15 06:01:12    452s]     Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:01:12    452s]   PostConditioning done.
[02/15 06:01:12    452s] Net route status summary:
[02/15 06:01:12    452s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:01:12    452s]   Non-clock:  8934 (unrouted=590, trialRouted=8344, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=590, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:01:12    452s]   Update timing and DAG stats after post-conditioning...
[02/15 06:01:12    452s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:12    452s]   Clock tree timing engine global stage delay update for tc_tt:both.late...
[02/15 06:01:12    452s] End AAE Lib Interpolated Model. (MEM=3428.203125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:01:12    453s]   Clock tree timing engine global stage delay update for tc_tt:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:01:12    453s]   Clock DAG hash after post-conditioning: 71d965d5b4e305c4 d15617526ea4d890 254ae9720d1b793c 9fea145087fdb2fb cd408f1dc986e937
[02/15 06:01:12    453s]   CTS services accumulated run-time stats after post-conditioning:
[02/15 06:01:12    453s]     delay calculator: calls=24746, total_wall_time=1.777s, mean_wall_time=0.072ms
[02/15 06:01:12    453s]     legalizer: calls=3408, total_wall_time=0.194s, mean_wall_time=0.057ms
[02/15 06:01:12    453s]     steiner router: calls=19654, total_wall_time=2.985s, mean_wall_time=0.152ms
[02/15 06:01:12    453s]   Clock DAG stats after post-conditioning:
[02/15 06:01:12    453s]     cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:12    453s]     sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:12    453s]     misc counts      : r=1, pp=0, mci=0
[02/15 06:01:12    453s]     cell areas       : b=113.374um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=113.374um^2
[02/15 06:01:12    453s]     cell capacitance : b=53.241fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.241fF
[02/15 06:01:12    453s]     sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:12    453s]     wire capacitance : top=0.000fF, trunk=74.977fF, leaf=635.146fF, total=710.122fF
[02/15 06:01:12    453s]     wire lengths     : top=0.000um, trunk=427.228um, leaf=3656.240um, total=4083.468um
[02/15 06:01:12    453s]     hp wire lengths  : top=0.000um, trunk=231.768um, leaf=1346.868um, total=1578.636um
[02/15 06:01:12    453s]   Clock DAG net violations after post-conditioning: none
[02/15 06:01:12    453s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[02/15 06:01:12    453s]     Trunk : target=44.4ps count=5 avg=15.7ps sd=3.9ps min=9.3ps max=18.6ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:12    453s]     Leaf  : target=44.4ps count=17 avg=42.0ps sd=2.0ps min=38.1ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 8 <= 42.2ps, 7 <= 44.4ps}
[02/15 06:01:12    453s]   Clock DAG library cell distribution after post-conditioning {count}:
[02/15 06:01:12    453s]      Bufs: BUFx24_ASAP7_75t_SL: 5 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 4 
[02/15 06:01:12    453s]   Primary reporting skew groups after post-conditioning:
[02/15 06:01:12    453s]     skew_group clk/func_mode: insertion delay [min=45.4, max=55.2, avg=50.5, sd=2.1, skn=-0.331, kur=0.084], skew [9.8 vs 20.7], 100% {45.4, 55.2} (wid=7.2 ws=4.6) (gid=48.3 gs=5.5)
[02/15 06:01:12    453s]         min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:01:12    453s]         max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:01:12    453s]   Skew group summary after post-conditioning:
[02/15 06:01:12    453s]     skew_group clk/func_mode: insertion delay [min=45.4, max=55.2, avg=50.5, sd=2.1, skn=-0.331, kur=0.084], skew [9.8 vs 20.7], 100% {45.4, 55.2} (wid=7.2 ws=4.6) (gid=48.3 gs=5.5)
[02/15 06:01:12    453s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.6 real=0:00:01.1)
[02/15 06:01:12    453s]   Setting CTS place status to fixed for clock tree and sinks.
[02/15 06:01:12    453s]   numClockCells = 23, numClockCellsFixed = 23, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/15 06:01:12    453s]   Post-balance tidy up or trial balance steps...
[02/15 06:01:12    453s]   Clock DAG hash at end of CTS: 71d965d5b4e305c4 d15617526ea4d890 254ae9720d1b793c 9fea145087fdb2fb cd408f1dc986e937
[02/15 06:01:12    453s]   CTS services accumulated run-time stats at end of CTS:
[02/15 06:01:12    453s]     delay calculator: calls=24746, total_wall_time=1.777s, mean_wall_time=0.072ms
[02/15 06:01:12    453s]     legalizer: calls=3408, total_wall_time=0.194s, mean_wall_time=0.057ms
[02/15 06:01:12    453s]     steiner router: calls=19654, total_wall_time=2.985s, mean_wall_time=0.152ms
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   Clock DAG stats at end of CTS:
[02/15 06:01:12    453s]   ==============================
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   ---------------------------------------------------------
[02/15 06:01:12    453s]   Cell type                 Count    Area       Capacitance
[02/15 06:01:12    453s]   ---------------------------------------------------------
[02/15 06:01:12    453s]   Buffers                    21      113.374      53.241
[02/15 06:01:12    453s]   Inverters                   0        0.000       0.000
[02/15 06:01:12    453s]   Integrated Clock Gates      0        0.000       0.000
[02/15 06:01:12    453s]   Discrete Clock Gates        0        0.000       0.000
[02/15 06:01:12    453s]   Clock Logic                 0        0.000       0.000
[02/15 06:01:12    453s]   All                        21      113.374      53.241
[02/15 06:01:12    453s]   ---------------------------------------------------------
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   Clock DAG miscellaneous counts at end of CTS:
[02/15 06:01:12    453s]   =============================================
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   ------------------------------
[02/15 06:01:12    453s]   Type                     Count
[02/15 06:01:12    453s]   ------------------------------
[02/15 06:01:12    453s]   Roots                      1
[02/15 06:01:12    453s]   Preserved Ports            0
[02/15 06:01:12    453s]   Multiple Clock Inputs      0
[02/15 06:01:12    453s]   ------------------------------
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   Clock DAG sink counts at end of CTS:
[02/15 06:01:12    453s]   ====================================
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   -------------------------
[02/15 06:01:12    453s]   Sink type           Count
[02/15 06:01:12    453s]   -------------------------
[02/15 06:01:12    453s]   Regular             1063
[02/15 06:01:12    453s]   Enable Latch           0
[02/15 06:01:12    453s]   Load Capacitance       0
[02/15 06:01:12    453s]   Antenna Diode          0
[02/15 06:01:12    453s]   Node Sink              0
[02/15 06:01:12    453s]   Total               1063
[02/15 06:01:12    453s]   -------------------------
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   Clock DAG wire lengths at end of CTS:
[02/15 06:01:12    453s]   =====================================
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   --------------------
[02/15 06:01:12    453s]   Type     Wire Length
[02/15 06:01:12    453s]   --------------------
[02/15 06:01:12    453s]   Top          0.000
[02/15 06:01:12    453s]   Trunk      427.228
[02/15 06:01:12    453s]   Leaf      3656.240
[02/15 06:01:12    453s]   Total     4083.468
[02/15 06:01:12    453s]   --------------------
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   Clock DAG hp wire lengths at end of CTS:
[02/15 06:01:12    453s]   ========================================
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   -----------------------
[02/15 06:01:12    453s]   Type     hp Wire Length
[02/15 06:01:12    453s]   -----------------------
[02/15 06:01:12    453s]   Top            0.000
[02/15 06:01:12    453s]   Trunk        231.768
[02/15 06:01:12    453s]   Leaf        1346.868
[02/15 06:01:12    453s]   Total       1578.636
[02/15 06:01:12    453s]   -----------------------
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   Clock DAG capacitances at end of CTS:
[02/15 06:01:12    453s]   =====================================
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   ---------------------------------------
[02/15 06:01:12    453s]   Type     Gate       Wire       Total
[02/15 06:01:12    453s]   ---------------------------------------
[02/15 06:01:12    453s]   Top        0.000      0.000       0.000
[02/15 06:01:12    453s]   Trunk     53.241     74.977     128.217
[02/15 06:01:12    453s]   Leaf     524.649    635.146    1159.795
[02/15 06:01:12    453s]   Total    577.890    710.122    1288.012
[02/15 06:01:12    453s]   ---------------------------------------
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   Clock DAG sink capacitances at end of CTS:
[02/15 06:01:12    453s]   ==========================================
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   -------------------------------------------------
[02/15 06:01:12    453s]   Total      Average    Std. Dev.    Min      Max
[02/15 06:01:12    453s]   -------------------------------------------------
[02/15 06:01:12    453s]   524.649     0.494       0.000      0.494    0.494
[02/15 06:01:12    453s]   -------------------------------------------------
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   Clock DAG net violations at end of CTS:
[02/15 06:01:12    453s]   =======================================
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   None
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   Clock DAG primary half-corner transition distribution at end of CTS:
[02/15 06:01:12    453s]   ====================================================================
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   -------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:12    453s]   Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                         Over Target
[02/15 06:01:12    453s]   -------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:12    453s]   Trunk        44.4       5       15.7         3.9        9.3    18.6    {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}         -
[02/15 06:01:12    453s]   Leaf         44.4      17       42.0         2.0       38.1    44.2    {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 8 <= 42.2ps, 7 <= 44.4ps}         -
[02/15 06:01:12    453s]   -------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   Clock DAG library cell distribution at end of CTS:
[02/15 06:01:12    453s]   ==================================================
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   -----------------------------------------------------
[02/15 06:01:12    453s]   Name                    Type      Inst     Inst Area 
[02/15 06:01:12    453s]                                     Count    (um^2)
[02/15 06:01:12    453s]   -----------------------------------------------------
[02/15 06:01:12    453s]   BUFx24_ASAP7_75t_SL     buffer      5        34.992
[02/15 06:01:12    453s]   BUFx16f_ASAP7_75t_SL    buffer     12        61.586
[02/15 06:01:12    453s]   BUFx12f_ASAP7_75t_SL    buffer      4        16.796
[02/15 06:01:12    453s]   -----------------------------------------------------
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   Primary reporting skew groups summary at end of CTS:
[02/15 06:01:12    453s]   ====================================================
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:12    453s]   Half-corner        Skew Group       Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[02/15 06:01:12    453s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:12    453s]   tc_tt:both.late    clk/func_mode     45.4      55.2     9.8        20.7           4.6             2.1             50.5         2.1       -0.331      0.084      100% {45.4, 55.2}
[02/15 06:01:12    453s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   Skew group summary at end of CTS:
[02/15 06:01:12    453s]   =================================
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:12    453s]   Half-corner        Skew Group       Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[02/15 06:01:12    453s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:12    453s]   tc_tt:both.late    clk/func_mode     45.4      55.2     9.8        20.7           4.6             2.1             50.5         2.1       -0.331      0.084      100% {45.4, 55.2}
[02/15 06:01:12    453s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   Found a total of 0 clock tree pins with a slew violation.
[02/15 06:01:12    453s]   
[02/15 06:01:12    453s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:01:12    453s] Synthesizing clock trees done.
[02/15 06:01:12    453s] Tidy Up And Update Timing...
[02/15 06:01:12    453s] External - Set all clocks to propagated mode...
[02/15 06:01:12    453s] Innovus updating I/O latencies
[02/15 06:01:12    454s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/15 06:01:12    454s] #################################################################################
[02/15 06:01:12    454s] # Design Stage: PreRoute
[02/15 06:01:12    454s] # Design Name: systolic_top
[02/15 06:01:12    454s] # Design Mode: 45nm
[02/15 06:01:12    454s] # Analysis Mode: MMMC Non-OCV 
[02/15 06:01:12    454s] # Parasitics Mode: No SPEF/RCDB 
[02/15 06:01:12    454s] # Signoff Settings: SI Off 
[02/15 06:01:12    454s] #################################################################################
[02/15 06:01:12    455s] Calculate delays in Single mode...
[02/15 06:01:13    455s] Topological Sorting (REAL = 0:00:01.0, MEM = 6281.0M, InitMEM = 6281.0M)
[02/15 06:01:13    455s] Start delay calculation (fullDC) (8 T). (MEM=3530.2)
[02/15 06:01:13    455s] End AAE Lib Interpolated Model. (MEM=3541.656250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:01:13    456s] Total number of fetched objects 8750
[02/15 06:01:13    456s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[02/15 06:01:13    456s] End delay calculation. (MEM=3619.46 CPU=0:00:00.6 REAL=0:00:00.0)
[02/15 06:01:13    456s] End delay calculation (fullDC). (MEM=3619.46 CPU=0:00:01.4 REAL=0:00:00.0)
[02/15 06:01:13    456s] *** CDM Built up (cpu=0:00:02.4  real=0:00:01.0  mem= 6566.5M) ***
[02/15 06:01:13    457s] Setting all clocks to propagated mode.
[02/15 06:01:13    457s] External - Set all clocks to propagated mode done. (took cpu=0:00:04.0 real=0:00:01.3)
[02/15 06:01:13    457s] Clock DAG hash after update timingGraph: 71d965d5b4e305c4 d15617526ea4d890 254ae9720d1b793c 9fea145087fdb2fb cd408f1dc986e937
[02/15 06:01:13    457s] CTS services accumulated run-time stats after update timingGraph:
[02/15 06:01:13    457s]   delay calculator: calls=24746, total_wall_time=1.777s, mean_wall_time=0.072ms
[02/15 06:01:13    457s]   legalizer: calls=3408, total_wall_time=0.194s, mean_wall_time=0.057ms
[02/15 06:01:13    457s]   steiner router: calls=19654, total_wall_time=2.985s, mean_wall_time=0.152ms
[02/15 06:01:13    457s] Clock DAG stats after update timingGraph:
[02/15 06:01:13    457s]   cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:01:13    457s]   sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:01:13    457s]   misc counts      : r=1, pp=0, mci=0
[02/15 06:01:13    457s]   cell areas       : b=113.374um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=113.374um^2
[02/15 06:01:13    457s]   cell capacitance : b=53.241fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.241fF
[02/15 06:01:13    457s]   sink capacitance : total=524.649fF, avg=0.494fF, sd=0.000fF, min=0.494fF, max=0.494fF
[02/15 06:01:13    457s]   wire capacitance : top=0.000fF, trunk=74.977fF, leaf=635.146fF, total=710.122fF
[02/15 06:01:13    457s]   wire lengths     : top=0.000um, trunk=427.228um, leaf=3656.240um, total=4083.468um
[02/15 06:01:13    457s]   hp wire lengths  : top=0.000um, trunk=231.768um, leaf=1346.868um, total=1578.636um
[02/15 06:01:13    457s] Clock DAG net violations after update timingGraph: none
[02/15 06:01:13    457s] Clock DAG primary half-corner transition distribution after update timingGraph:
[02/15 06:01:13    457s]   Trunk : target=44.4ps count=5 avg=15.7ps sd=3.9ps min=9.3ps max=18.6ps {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}
[02/15 06:01:13    457s]   Leaf  : target=44.4ps count=17 avg=42.0ps sd=2.0ps min=38.1ps max=44.2ps {0 <= 26.6ps, 0 <= 35.5ps, 2 <= 40.0ps, 8 <= 42.2ps, 7 <= 44.4ps}
[02/15 06:01:13    457s] Clock DAG library cell distribution after update timingGraph {count}:
[02/15 06:01:13    457s]    Bufs: BUFx24_ASAP7_75t_SL: 5 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 4 
[02/15 06:01:13    457s] Primary reporting skew groups after update timingGraph:
[02/15 06:01:13    457s]   skew_group clk/func_mode: insertion delay [min=45.4, max=55.2, avg=50.5, sd=2.1, skn=-0.331, kur=0.084], skew [9.8 vs 20.7], 100% {45.4, 55.2} (wid=7.2 ws=4.6) (gid=48.3 gs=5.5)
[02/15 06:01:13    457s]       min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:01:13    457s]       max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:01:13    457s] Skew group summary after update timingGraph:
[02/15 06:01:13    457s]   skew_group clk/func_mode: insertion delay [min=45.4, max=55.2, avg=50.5, sd=2.1, skn=-0.331, kur=0.084], skew [9.8 vs 20.7], 100% {45.4, 55.2} (wid=7.2 ws=4.6) (gid=48.3 gs=5.5)
[02/15 06:01:13    457s] Logging CTS constraint violations...
[02/15 06:01:13    457s]   No violations found.
[02/15 06:01:13    457s] Logging CTS constraint violations done.
[02/15 06:01:13    457s] Tidy Up And Update Timing done. (took cpu=0:00:04.1 real=0:00:01.3)
[02/15 06:01:13    457s] Runtime done. (took cpu=0:02:12 real=0:00:48.5)
[02/15 06:01:13    457s] Runtime Report Coverage % = 98.5
[02/15 06:01:13    457s] Runtime Summary
[02/15 06:01:13    457s] ===============
[02/15 06:01:13    457s] Clock Runtime:  (41%) Core CTS          19.91 (Init 4.09, Construction 9.30, Implementation 4.34, eGRPC 0.67, PostConditioning 0.54, Other 0.96)
[02/15 06:01:13    457s] Clock Runtime:  (18%) CTS services       9.08 (RefinePlace 2.15, EarlyGlobalClock 1.51, NanoRoute 4.91, ExtractRC 0.51, TimingAnalysis 0.00)
[02/15 06:01:13    457s] Clock Runtime:  (39%) Other CTS         18.83 (Init 0.69, CongRepair/EGR-DP 16.83, TimingUpdate 1.31, Other 0.00)
[02/15 06:01:13    457s] Clock Runtime: (100%) Total             47.82
[02/15 06:01:13    457s] 
[02/15 06:01:13    457s] 
[02/15 06:01:13    457s] Runtime Summary:
[02/15 06:01:13    457s] ================
[02/15 06:01:13    457s] 
[02/15 06:01:13    457s] --------------------------------------------------------------------------------------------------------------------
[02/15 06:01:13    457s] wall   % time  children  called  name
[02/15 06:01:13    457s] --------------------------------------------------------------------------------------------------------------------
[02/15 06:01:13    457s] 48.53  100.00   48.53      0       
[02/15 06:01:13    457s] 48.53  100.00   47.82      1     Runtime
[02/15 06:01:13    457s]  0.62    1.28    0.00      1     Updating ideal nets and annotations
[02/15 06:01:13    457s]  0.71    1.46    0.71      1     CCOpt::Phase::Initialization
[02/15 06:01:13    457s]  0.71    1.46    0.10      1       Check Prerequisites
[02/15 06:01:13    457s]  0.10    0.20    0.00      1         Leaving CCOpt scope - CheckPlace
[02/15 06:01:13    457s]  3.31    6.83    3.29      1     CCOpt::Phase::PreparingToBalance
[02/15 06:01:13    457s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[02/15 06:01:13    457s]  0.59    1.22    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[02/15 06:01:13    457s]  0.17    0.35    0.11      1       Legalization setup
[02/15 06:01:13    457s]  0.10    0.20    0.00      2         Leaving CCOpt scope - Initializing placement interface
[02/15 06:01:13    457s]  0.02    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/15 06:01:13    457s]  2.53    5.21    0.00      1       Validating CTS configuration
[02/15 06:01:13    457s]  0.00    0.00    0.00      1         Checking module port directions
[02/15 06:01:13    457s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[02/15 06:01:13    457s]  0.15    0.30    0.05      1     Preparing To Balance
[02/15 06:01:13    457s]  0.01    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/15 06:01:13    457s]  0.03    0.07    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/15 06:01:13    457s] 27.29   56.22   27.29      1     CCOpt::Phase::Construction
[02/15 06:01:13    457s] 19.51   40.19   19.48      1       Stage::Clustering
[02/15 06:01:13    457s]  2.09    4.30    2.02      1         Clustering
[02/15 06:01:13    457s]  0.12    0.24    0.00      1           Initialize for clustering
[02/15 06:01:13    457s]  0.00    0.00    0.00      1             Preplacing multi-input logics
[02/15 06:01:13    457s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[02/15 06:01:13    457s]  1.11    2.28    0.00      1           Bottom-up phase
[02/15 06:01:13    457s]  0.00    0.00    0.00      1             Clock tree timing engine global stage delay update for tc_tt:both.late
[02/15 06:01:13    457s]  0.78    1.62    0.75      1           Legalizing clock trees
[02/15 06:01:13    457s]  0.68    1.40    0.00      1             Leaving CCOpt scope - ClockRefiner
[02/15 06:01:13    457s]  0.02    0.03    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[02/15 06:01:13    457s]  0.04    0.08    0.00      1             Leaving CCOpt scope - Initializing placement interface
[02/15 06:01:13    457s]  0.02    0.04    0.00      1             Clock tree timing engine global stage delay update for tc_tt:both.late
[02/15 06:01:13    457s]  0.01    0.03    0.00      1           Clock tree timing engine global stage delay update for tc_tt:both.late
[02/15 06:01:13    457s] 17.40   35.85   17.34      1         CongRepair After Initial Clustering
[02/15 06:01:13    457s] 17.14   35.32   16.94      1           Leaving CCOpt scope - Early Global Route
[02/15 06:01:13    457s]  0.64    1.31    0.00      1             Early Global Route - eGR only step
[02/15 06:01:13    457s] 16.30   33.59    0.00      1             Congestion Repair
[02/15 06:01:13    457s]  0.16    0.33    0.00      1           Leaving CCOpt scope - extractRC
[02/15 06:01:13    457s]  0.04    0.07    0.00      1           Clock tree timing engine global stage delay update for tc_tt:both.late
[02/15 06:01:13    457s]  0.08    0.17    0.08      1       Stage::DRV Fixing
[02/15 06:01:13    457s]  0.04    0.08    0.00      1         Fixing clock tree slew time and max cap violations
[02/15 06:01:13    457s]  0.04    0.09    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[02/15 06:01:13    457s]  7.70   15.86    7.69      1       Stage::Insertion Delay Reduction
[02/15 06:01:13    457s]  0.03    0.05    0.00      1         Removing unnecessary root buffering
[02/15 06:01:13    457s]  0.03    0.06    0.00      1         Removing unconstrained drivers
[02/15 06:01:13    457s]  0.15    0.30    0.00      1         Reducing insertion delay 1
[02/15 06:01:13    457s]  0.03    0.05    0.00      1         Removing longest path buffering
[02/15 06:01:13    457s]  7.47   15.39    0.00      1         Reducing delay of long paths
[02/15 06:01:13    457s]  4.70    9.68    4.70      1     CCOpt::Phase::Implementation
[02/15 06:01:13    457s]  0.38    0.78    0.37      1       Stage::Reducing Power
[02/15 06:01:13    457s]  0.06    0.12    0.00      1         Improving clock tree routing
[02/15 06:01:13    457s]  0.28    0.57    0.01      1         Reducing clock tree power 1
[02/15 06:01:13    457s]  0.01    0.01    0.00      2           Legalizing clock trees
[02/15 06:01:13    457s]  0.04    0.08    0.00      1         Reducing clock tree power 2
[02/15 06:01:13    457s]  0.88    1.80    0.87      1       Stage::Balancing
[02/15 06:01:13    457s]  0.07    0.15    0.00      1         Improving subtree skew
[02/15 06:01:13    457s]  0.24    0.49    0.00      1         Offloading subtrees by buffering
[02/15 06:01:13    457s]  0.42    0.87    0.39      1         AdjustingMinPinPIDs for balancing
[02/15 06:01:13    457s]  0.35    0.71    0.28      1           Approximately balancing fragments step
[02/15 06:01:13    457s]  0.13    0.28    0.00      1             Resolve constraints - Approximately balancing fragments
[02/15 06:01:13    457s]  0.05    0.11    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[02/15 06:01:13    457s]  0.03    0.07    0.00      1             Moving gates to improve sub-tree skew
[02/15 06:01:13    457s]  0.03    0.06    0.00      1             Approximately balancing fragments bottom up
[02/15 06:01:13    457s]  0.03    0.06    0.00      1             Approximately balancing fragments, wire and cell delays
[02/15 06:01:13    457s]  0.04    0.09    0.00      1           Improving fragments clock skew
[02/15 06:01:13    457s]  0.10    0.21    0.07      1         Approximately balancing step
[02/15 06:01:13    457s]  0.04    0.08    0.00      1           Resolve constraints - Approximately balancing
[02/15 06:01:13    457s]  0.03    0.06    0.00      1           Approximately balancing, wire and cell delays
[02/15 06:01:13    457s]  0.04    0.08    0.00      1         Approximately balancing paths
[02/15 06:01:13    457s]  3.00    6.18    2.95      1       Stage::Polishing
[02/15 06:01:13    457s]  0.02    0.03    0.00      1         Clock tree timing engine global stage delay update for tc_tt:both.late
[02/15 06:01:13    457s]  0.03    0.06    0.00      1         Merging balancing drivers for power
[02/15 06:01:13    457s]  0.04    0.08    0.00      1         Improving clock skew
[02/15 06:01:13    457s]  1.53    3.15    1.47      1         Moving gates to reduce wire capacitance
[02/15 06:01:13    457s]  0.03    0.05    0.00      2           Artificially removing short and long paths
[02/15 06:01:13    457s]  0.38    0.78    0.01      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[02/15 06:01:13    457s]  0.01    0.02    0.00      1             Legalizing clock trees
[02/15 06:01:13    457s]  0.54    1.12    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[02/15 06:01:13    457s]  0.00    0.01    0.00      1             Legalizing clock trees
[02/15 06:01:13    457s]  0.23    0.48    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[02/15 06:01:13    457s]  0.01    0.02    0.00      1             Legalizing clock trees
[02/15 06:01:13    457s]  0.29    0.60    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[02/15 06:01:13    457s]  0.00    0.01    0.00      1             Legalizing clock trees
[02/15 06:01:13    457s]  0.25    0.51    0.02      1         Reducing clock tree power 3
[02/15 06:01:13    457s]  0.01    0.03    0.00      1           Artificially removing short and long paths
[02/15 06:01:13    457s]  0.00    0.01    0.00      1           Legalizing clock trees
[02/15 06:01:13    457s]  0.05    0.10    0.00      1         Improving insertion delay
[02/15 06:01:13    457s]  1.04    2.15    0.92      1         Wire Opt OverFix
[02/15 06:01:13    457s]  0.69    1.42    0.64      1           Wire Reduction extra effort
[02/15 06:01:13    457s]  0.01    0.02    0.00      1             Artificially removing short and long paths
[02/15 06:01:13    457s]  0.01    0.03    0.00      1             Global shorten wires A0
[02/15 06:01:13    457s]  0.43    0.89    0.00      2             Move For Wirelength - core
[02/15 06:01:13    457s]  0.01    0.01    0.00      1             Global shorten wires A1
[02/15 06:01:13    457s]  0.12    0.25    0.00      1             Global shorten wires B
[02/15 06:01:13    457s]  0.06    0.12    0.00      1             Move For Wirelength - branch
[02/15 06:01:13    457s]  0.23    0.46    0.23      1           Optimizing orientation
[02/15 06:01:13    457s]  0.23    0.46    0.00      1             FlipOpt
[02/15 06:01:13    457s]  0.44    0.92    0.38      1       Stage::Updating netlist
[02/15 06:01:13    457s]  0.02    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[02/15 06:01:13    457s]  0.36    0.74    0.00      1         Leaving CCOpt scope - ClockRefiner
[02/15 06:01:13    457s]  2.13    4.39    1.96      1     CCOpt::Phase::eGRPC
[02/15 06:01:13    457s]  0.74    1.53    0.67      1       Leaving CCOpt scope - Routing Tools
[02/15 06:01:13    457s]  0.67    1.38    0.00      1         Early Global Route - eGR only step
[02/15 06:01:13    457s]  0.19    0.39    0.00      1       Leaving CCOpt scope - extractRC
[02/15 06:01:13    457s]  0.04    0.08    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/15 06:01:13    457s]  0.02    0.04    0.02      1       Loading clock net RC data
[02/15 06:01:13    457s]  0.02    0.04    0.00      1         Preprocessing clock nets
[02/15 06:01:13    457s]  0.00    0.00    0.00      1       Disconnecting
[02/15 06:01:13    457s]  0.02    0.04    0.02      1       Reset bufferability constraints
[02/15 06:01:13    457s]  0.02    0.04    0.00      1         Clock tree timing engine global stage delay update for tc_tt:both.late
[02/15 06:01:13    457s]  0.06    0.12    0.02      1       eGRPC Moving buffers
[02/15 06:01:13    457s]  0.02    0.03    0.00      1         Violation analysis
[02/15 06:01:13    457s]  0.12    0.24    0.05      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[02/15 06:01:13    457s]  0.01    0.02    0.00      1         Artificially removing short and long paths
[02/15 06:01:13    457s]  0.04    0.09    0.00      1         Downsizing Pass 0
[02/15 06:01:13    457s]  0.04    0.09    0.00      1       eGRPC Fixing DRVs
[02/15 06:01:13    457s]  0.03    0.07    0.00      1       Reconnecting optimized routes
[02/15 06:01:13    457s]  0.07    0.14    0.00      1       Violation analysis
[02/15 06:01:13    457s]  0.02    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/15 06:01:13    457s]  0.60    1.24    0.00      1       Leaving CCOpt scope - ClockRefiner
[02/15 06:01:13    457s]  6.48   13.35    6.42      1     CCOpt::Phase::Routing
[02/15 06:01:13    457s]  6.22   12.82    5.97      1       Leaving CCOpt scope - Routing Tools
[02/15 06:01:13    457s]  0.54    1.12    0.00      1         Early Global Route - eGR->Nr High Frequency step
[02/15 06:01:13    457s]  4.91   10.11    0.00      1         NanoRoute
[02/15 06:01:13    457s]  0.52    1.08    0.00      1         Route Remaining Unrouted Nets
[02/15 06:01:13    457s]  0.16    0.34    0.00      1       Leaving CCOpt scope - extractRC
[02/15 06:01:13    457s]  0.03    0.07    0.00      1       Clock tree timing engine global stage delay update for tc_tt:both.late
[02/15 06:01:13    457s]  1.06    2.17    0.94      1     CCOpt::Phase::PostConditioning
[02/15 06:01:13    457s]  0.05    0.11    0.00      1       Leaving CCOpt scope - Initializing placement interface
[02/15 06:01:13    457s]  0.00    0.00    0.00      1       Reset bufferability constraints
[02/15 06:01:13    457s]  0.12    0.24    0.00      1       PostConditioning Upsizing To Fix DRVs
[02/15 06:01:13    457s]  0.06    0.12    0.00      1       Recomputing CTS skew targets
[02/15 06:01:13    457s]  0.08    0.16    0.00      1       PostConditioning Fixing DRVs
[02/15 06:01:13    457s]  0.03    0.07    0.00      1       Buffering to fix DRVs
[02/15 06:01:13    457s]  0.03    0.07    0.00      1       PostConditioning Fixing Skew by cell sizing
[02/15 06:01:13    457s]  0.01    0.02    0.00      1       Reconnecting optimized routes
[02/15 06:01:13    457s]  0.02    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[02/15 06:01:13    457s]  0.51    1.06    0.00      1       Leaving CCOpt scope - ClockRefiner
[02/15 06:01:13    457s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[02/15 06:01:13    457s]  0.03    0.07    0.00      1       Clock tree timing engine global stage delay update for tc_tt:both.late
[02/15 06:01:13    457s]  0.03    0.07    0.00      1     Post-balance tidy up or trial balance steps
[02/15 06:01:13    457s]  1.35    2.78    1.31      1     Tidy Up And Update Timing
[02/15 06:01:13    457s]  1.31    2.70    0.00      1       External - Set all clocks to propagated mode
[02/15 06:01:13    457s] --------------------------------------------------------------------------------------------------------------------
[02/15 06:01:13    457s] 
[02/15 06:01:13    457s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/15 06:01:13    457s] (I)      Release Steiner core (key=)
[02/15 06:01:13    457s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:02:08.9/0:00:46.5 (2.8), totSession cpu/real = 0:07:37.2/0:03:48.5 (2.0), mem = 6557.0M
[02/15 06:01:13    457s] 
[02/15 06:01:13    457s] =============================================================================================
[02/15 06:01:13    457s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 23.14-s088_1
[02/15 06:01:13    457s] =============================================================================================
[02/15 06:01:13    457s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:01:13    457s] ---------------------------------------------------------------------------------------------
[02/15 06:01:13    457s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:13    457s] [ IncrReplace            ]      1   0:00:13.7  (  29.5 % )     0:00:16.2 /  0:01:07.2    4.1
[02/15 06:01:13    457s] [ RefinePlace            ]      5   0:00:02.7  (   5.8 % )     0:00:02.7 /  0:00:04.9    1.8
[02/15 06:01:13    457s] [ DetailPlaceInit        ]     12   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:01:13    457s] [ EarlyGlobalRoute       ]      5   0:00:02.5  (   5.4 % )     0:00:02.5 /  0:00:04.7    1.9
[02/15 06:01:13    457s] [ DetailRoute            ]      1   0:00:03.6  (   7.8 % )     0:00:03.6 /  0:00:22.4    6.1
[02/15 06:01:13    457s] [ ExtractRC              ]      4   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:00.7    1.0
[02/15 06:01:13    457s] [ FullDelayCalc          ]      2   0:00:01.7  (   3.7 % )     0:00:01.9 /  0:00:09.2    5.0
[02/15 06:01:13    457s] [ TimingUpdate           ]      3   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:01.3    5.6
[02/15 06:01:13    457s] [ MISC                   ]          0:00:20.8  (  44.6 % )     0:00:20.8 /  0:00:27.9    1.3
[02/15 06:01:13    457s] ---------------------------------------------------------------------------------------------
[02/15 06:01:13    457s]  CTS #1 TOTAL                       0:00:46.5  ( 100.0 % )     0:00:46.5 /  0:02:08.9    2.8
[02/15 06:01:13    457s] ---------------------------------------------------------------------------------------------
[02/15 06:01:13    457s] Synthesizing clock trees with CCOpt done.
[02/15 06:01:13    457s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:01:13    457s] UM:*                                                                   cts
[02/15 06:01:13    457s] Begin: Reorder Scan Chains
[02/15 06:01:13    457s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/15 06:01:13    457s] Type 'man IMPSP-9025' for more detail.
[02/15 06:01:13    457s] End: Reorder Scan Chains
[02/15 06:01:13    457s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3426.3M, totSessionCpu=0:07:37 **
[02/15 06:01:13    457s] 
[02/15 06:01:13    457s] Active Setup views: view_tt 
[02/15 06:01:13    457s] GigaOpt running with 8 threads.
[02/15 06:01:13    457s] *** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:07:37.3/0:03:48.7 (2.0), mem = 6281.0M
[02/15 06:01:13    457s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/15 06:01:13    457s] Need call spDPlaceInit before registerPrioInstLoc.
[02/15 06:01:13    457s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/15 06:01:13    457s] OPERPROF: Starting DPlace-Init at level 1, MEM:6281.0M, EPOCH TIME: 1771156873.882552
[02/15 06:01:13    457s] Processing tracks to init pin-track alignment.
[02/15 06:01:13    457s] z: 1, totalTracks: 0
[02/15 06:01:13    457s] z: 3, totalTracks: 1
[02/15 06:01:13    457s] z: 5, totalTracks: 1
[02/15 06:01:13    457s] z: 7, totalTracks: 1
[02/15 06:01:13    457s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:01:13    457s] #spOpts: rpCkHalo=4 
[02/15 06:01:13    457s] Initializing Route Infrastructure for color support ...
[02/15 06:01:13    457s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6281.0M, EPOCH TIME: 1771156873.883062
[02/15 06:01:13    457s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6281.0M, EPOCH TIME: 1771156873.883634
[02/15 06:01:13    457s] Route Infrastructure Initialized for color support successfully.
[02/15 06:01:13    457s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6281.0M, EPOCH TIME: 1771156873.891272
[02/15 06:01:13    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:13    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:13    457s] 
[02/15 06:01:13    457s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:13    457s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:13    457s] OPERPROF:     Starting CMU at level 3, MEM:6281.0M, EPOCH TIME: 1771156873.915388
[02/15 06:01:13    457s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.002, MEM:6281.0M, EPOCH TIME: 1771156873.917630
[02/15 06:01:13    457s] 
[02/15 06:01:13    457s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:01:13    457s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.030, REAL:0.028, MEM:6281.0M, EPOCH TIME: 1771156873.919624
[02/15 06:01:13    457s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6281.0M, EPOCH TIME: 1771156873.919690
[02/15 06:01:13    457s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6281.0M, EPOCH TIME: 1771156873.919870
[02/15 06:01:13    457s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6281.0MB).
[02/15 06:01:13    457s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.040, MEM:6281.0M, EPOCH TIME: 1771156873.922266
[02/15 06:01:13    457s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6281.0M, EPOCH TIME: 1771156873.922380
[02/15 06:01:13    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:01:13    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:13    457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:13    457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:13    457s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.050, REAL:0.016, MEM:6267.0M, EPOCH TIME: 1771156873.938855
[02/15 06:01:13    457s] Effort level <high> specified for reg2reg path_group
[02/15 06:01:14    458s] Info: IPO magic value 0x81CBBEEF.
[02/15 06:01:14    458s] Info: Using SynthesisEngine executable '/home/kevinlevin/cadence/DDI231/INNOVUS231/bin/innovus_'.
[02/15 06:01:14    458s]       SynthesisEngine workers will not check out additional licenses.
[02/15 06:01:39    458s] **INFO: Using Advanced Metric Collection system.
[02/15 06:01:39    458s] **optDesign ... cpu = 0:00:01, real = 0:00:26, mem = 3362.3M, totSessionCpu=0:07:38 **
[02/15 06:01:39    458s] #optDebug: { P: 45 W: 8201 FE: standard PE: none LDR: 1}
[02/15 06:01:39    458s] *** optDesign -postCTS ***
[02/15 06:01:39    458s] DRC Margin: user margin 0.0; extra margin 0.2
[02/15 06:01:39    458s] Hold Target Slack: user slack 0.02
[02/15 06:01:39    458s] Setup Target Slack: user slack 0.02; extra slack 0.0
[02/15 06:01:39    458s] setUsefulSkewMode -opt_skew_eco_route false
[02/15 06:01:39    458s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[02/15 06:01:39    458s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6267.0M, EPOCH TIME: 1771156899.659979
[02/15 06:01:39    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:39    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:39    458s] 
[02/15 06:01:39    458s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:39    458s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:39    458s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.058, REAL:0.058, MEM:6267.0M, EPOCH TIME: 1771156899.717853
[02/15 06:01:39    458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:01:39    458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:39    458s] 
[02/15 06:01:39    458s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:01:39    458s] Deleting Lib Analyzer.
[02/15 06:01:39    458s] 
[02/15 06:01:39    458s] TimeStamp Deleting Cell Server End ...
[02/15 06:01:39    458s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:01:39    458s] 
[02/15 06:01:39    458s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:01:39    458s] Summary for sequential cells identification: 
[02/15 06:01:39    458s]   Identified SBFF number: 34
[02/15 06:01:39    458s]   Identified MBFF number: 0
[02/15 06:01:39    458s]   Identified SB Latch number: 12
[02/15 06:01:39    458s]   Identified MB Latch number: 0
[02/15 06:01:39    458s]   Not identified SBFF number: 0
[02/15 06:01:39    458s]   Not identified MBFF number: 0
[02/15 06:01:39    458s]   Not identified SB Latch number: 0
[02/15 06:01:39    458s]   Not identified MB Latch number: 0
[02/15 06:01:39    458s]   Number of sequential cells which are not FFs: 20
[02/15 06:01:39    458s]  Visiting view : view_tt
[02/15 06:01:39    458s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:01:39    458s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:01:39    458s]  Visiting view : view_tt
[02/15 06:01:39    458s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:01:39    458s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:01:39    458s] TLC MultiMap info (StdDelay):
[02/15 06:01:39    458s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:01:39    458s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:01:39    458s]  Setting StdDelay to: 6.1ps
[02/15 06:01:39    458s] 
[02/15 06:01:39    458s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:01:40    459s] 
[02/15 06:01:40    459s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:01:40    459s] 
[02/15 06:01:40    459s] TimeStamp Deleting Cell Server End ...
[02/15 06:01:40    459s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6267.0M, EPOCH TIME: 1771156900.246233
[02/15 06:01:40    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:40    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:40    459s] Cell systolic_top LLGs are deleted
[02/15 06:01:40    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:40    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:40    459s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:6267.0M, EPOCH TIME: 1771156900.246707
[02/15 06:01:40    459s] Start to check current routing status for nets...
[02/15 06:01:40    459s] All nets are already routed correctly.
[02/15 06:01:40    459s] End to check current routing status for nets (mem=6267.0M)
[02/15 06:01:40    459s] 
[02/15 06:01:40    459s] Creating Lib Analyzer ...
[02/15 06:01:40    459s] 
[02/15 06:01:40    459s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:01:40    459s] Summary for sequential cells identification: 
[02/15 06:01:40    459s]   Identified SBFF number: 34
[02/15 06:01:40    459s]   Identified MBFF number: 0
[02/15 06:01:40    459s]   Identified SB Latch number: 12
[02/15 06:01:40    459s]   Identified MB Latch number: 0
[02/15 06:01:40    459s]   Not identified SBFF number: 0
[02/15 06:01:40    459s]   Not identified MBFF number: 0
[02/15 06:01:40    459s]   Not identified SB Latch number: 0
[02/15 06:01:40    459s]   Not identified MB Latch number: 0
[02/15 06:01:40    459s]   Number of sequential cells which are not FFs: 20
[02/15 06:01:40    459s]  Visiting view : view_tt
[02/15 06:01:40    459s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:01:40    459s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:01:40    459s]  Visiting view : view_tt
[02/15 06:01:40    459s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:01:40    459s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:01:40    459s] TLC MultiMap info (StdDelay):
[02/15 06:01:40    459s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:01:40    459s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:01:40    459s]  Setting StdDelay to: 6.1ps
[02/15 06:01:40    459s] 
[02/15 06:01:40    459s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:01:40    459s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 06:01:40    459s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 06:01:40    459s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:01:40    459s] 
[02/15 06:01:40    459s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:01:42    460s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:41 mem=6267.0M
[02/15 06:01:42    461s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:41 mem=6267.0M
[02/15 06:01:42    461s] Creating Lib Analyzer, finished. 
[02/15 06:01:42    461s] #optDebug: Start CG creation (mem=6267.0M)
[02/15 06:01:42    461s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:01:42    461s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:01:43    461s] ToF 300.7035um
[02/15 06:01:43    461s] (cpu=0:00:00.7, mem=6267.0M)
[02/15 06:01:43    461s]  ...processing cgPrt (cpu=0:00:00.7, mem=6267.0M)
[02/15 06:01:43    461s]  ...processing cgEgp (cpu=0:00:00.7, mem=6267.0M)
[02/15 06:01:43    461s]  ...processing cgPbk (cpu=0:00:00.7, mem=6267.0M)
[02/15 06:01:43    461s]  ...processing cgNrb(cpu=0:00:00.7, mem=6267.0M)
[02/15 06:01:43    461s]  ...processing cgObs (cpu=0:00:00.7, mem=6267.0M)
[02/15 06:01:43    461s]  ...processing cgCon (cpu=0:00:00.7, mem=6267.0M)
[02/15 06:01:43    461s]  ...processing cgPdm (cpu=0:00:00.7, mem=6267.0M)
[02/15 06:01:43    461s] #optDebug: Finish CG creation (cpu=0:00:00.7, mem=6267.0M)
[02/15 06:01:43    462s] Compute RC Scale Done ...
[02/15 06:01:43    462s] Cell systolic_top LLGs are deleted
[02/15 06:01:43    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:43    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:43    462s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6267.0M, EPOCH TIME: 1771156903.695812
[02/15 06:01:43    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:43    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:43    462s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6267.0M, EPOCH TIME: 1771156903.696917
[02/15 06:01:43    462s] Max number of tech site patterns supported in site array is 256.
[02/15 06:01:43    462s] Core basic site is asap7sc7p5t
[02/15 06:01:43    462s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 06:01:43    462s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 06:01:43    462s] Fast DP-INIT is on for default
[02/15 06:01:43    462s] Atter site array init, number of instance map data is 0.
[02/15 06:01:43    462s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.026, REAL:0.020, MEM:6267.0M, EPOCH TIME: 1771156903.717016
[02/15 06:01:43    462s] 
[02/15 06:01:43    462s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:43    462s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:43    462s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.038, REAL:0.033, MEM:6267.0M, EPOCH TIME: 1771156903.728432
[02/15 06:01:43    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:01:43    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:43    462s] Starting delay calculation for Setup views
[02/15 06:01:43    462s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/15 06:01:43    462s] #################################################################################
[02/15 06:01:43    462s] # Design Stage: PreRoute
[02/15 06:01:43    462s] # Design Name: systolic_top
[02/15 06:01:43    462s] # Design Mode: 45nm
[02/15 06:01:43    462s] # Analysis Mode: MMMC Non-OCV 
[02/15 06:01:43    462s] # Parasitics Mode: No SPEF/RCDB 
[02/15 06:01:43    462s] # Signoff Settings: SI Off 
[02/15 06:01:43    462s] #################################################################################
[02/15 06:01:44    463s] Calculate delays in Single mode...
[02/15 06:01:44    463s] Topological Sorting (REAL = 0:00:00.0, MEM = 6265.0M, InitMEM = 6265.0M)
[02/15 06:01:44    463s] Start delay calculation (fullDC) (8 T). (MEM=3442.68)
[02/15 06:01:44    463s] End AAE Lib Interpolated Model. (MEM=3454.140625 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:01:45    470s] Total number of fetched objects 8750
[02/15 06:01:45    470s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[02/15 06:01:45    470s] End delay calculation. (MEM=3502.15 CPU=0:00:05.6 REAL=0:00:00.0)
[02/15 06:01:45    470s] End delay calculation (fullDC). (MEM=3502.15 CPU=0:00:06.5 REAL=0:00:01.0)
[02/15 06:01:45    470s] *** CDM Built up (cpu=0:00:07.8  real=0:00:02.0  mem= 6244.5M) ***
[02/15 06:01:46    473s] *** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:03.0 totSessionCpu=0:07:54 mem=6244.5M)
[02/15 06:01:47    474s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.024  | -0.024  |  0.037  |
|           TNS (ns):| -0.055  | -0.055  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.865%
------------------------------------------------------------------

[02/15 06:01:47    474s] **optDesign ... cpu = 0:00:17, real = 0:00:34, mem = 3437.0M, totSessionCpu=0:07:54 **
[02/15 06:01:47    474s] Begin: Collecting metrics
[02/15 06:01:47    474s] 
 ------------------------------------------------------------------------------------------------ 
| Snapshot        | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary |    -0.024 | -0.024 |  -0 |       56.87 | 0:00:04  |        6277 |    0 |   0 |
 ------------------------------------------------------------------------------------------------ 
[02/15 06:01:47    474s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3447.1M, current mem=3437.0M)

[02/15 06:01:47    474s] End: Collecting metrics
[02/15 06:01:47    474s] *** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:17.1/0:00:33.4 (0.5), totSession cpu/real = 0:07:54.5/0:04:22.1 (1.8), mem = 6276.5M
[02/15 06:01:47    474s] 
[02/15 06:01:47    474s] =============================================================================================
[02/15 06:01:47    474s]  Step TAT Report : InitOpt #1 / clock_opt_design #1                             23.14-s088_1
[02/15 06:01:47    474s] =============================================================================================
[02/15 06:01:47    474s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:01:47    474s] ---------------------------------------------------------------------------------------------
[02/15 06:01:47    474s] [ ViewPruning            ]      2   0:00:00.1  (   0.4 % )     0:00:00.5 /  0:00:02.3    4.9
[02/15 06:01:47    474s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.2 % )     0:00:03.3 /  0:00:12.0    3.6
[02/15 06:01:47    474s] [ MetricReport           ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/15 06:01:47    474s] [ DrvReport              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.3    2.4
[02/15 06:01:47    474s] [ CellServerInit         ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.8
[02/15 06:01:47    474s] [ LibAnalyzerInit        ]      1   0:00:02.0  (   5.9 % )     0:00:02.0 /  0:00:01.7    0.9
[02/15 06:01:47    474s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:47    474s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:00.7    0.8
[02/15 06:01:47    474s] [ ChannelGraphInit       ]      1   0:00:00.8  (   2.3 % )     0:00:00.8 /  0:00:00.7    0.9
[02/15 06:01:47    474s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:47    474s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[02/15 06:01:47    474s] [ UpdateTimingGraph      ]      1   0:00:00.5  (   1.5 % )     0:00:03.0 /  0:00:11.4    3.8
[02/15 06:01:47    474s] [ FullDelayCalc          ]      1   0:00:01.9  (   5.8 % )     0:00:01.9 /  0:00:07.8    4.1
[02/15 06:01:47    474s] [ TimingUpdate           ]      2   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:02.5    5.2
[02/15 06:01:47    474s] [ TimingReport           ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    2.0
[02/15 06:01:47    474s] [ MISC                   ]          0:00:26.8  (  80.4 % )     0:00:26.8 /  0:00:02.3    0.1
[02/15 06:01:47    474s] ---------------------------------------------------------------------------------------------
[02/15 06:01:47    474s]  InitOpt #1 TOTAL                   0:00:33.4  ( 100.0 % )     0:00:33.4 /  0:00:17.1    0.5
[02/15 06:01:47    474s] ---------------------------------------------------------------------------------------------
[02/15 06:01:47    474s] ** INFO : this run is activating low effort ccoptDesign flow
[02/15 06:01:47    474s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 06:01:47    474s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:07:54 mem=6276.5M
[02/15 06:01:47    474s] OPERPROF: Starting DPlace-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771156907.257323
[02/15 06:01:47    474s] Processing tracks to init pin-track alignment.
[02/15 06:01:47    474s] z: 1, totalTracks: 0
[02/15 06:01:47    474s] z: 3, totalTracks: 1
[02/15 06:01:47    474s] z: 5, totalTracks: 1
[02/15 06:01:47    474s] z: 7, totalTracks: 1
[02/15 06:01:47    474s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:01:47    474s] #spOpts: rpCkHalo=4 
[02/15 06:01:47    474s] Initializing Route Infrastructure for color support ...
[02/15 06:01:47    474s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771156907.257633
[02/15 06:01:47    474s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6276.5M, EPOCH TIME: 1771156907.258282
[02/15 06:01:47    474s] Route Infrastructure Initialized for color support successfully.
[02/15 06:01:47    474s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771156907.271677
[02/15 06:01:47    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:47    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:47    474s] 
[02/15 06:01:47    474s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:47    474s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:47    474s] 
[02/15 06:01:47    474s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:01:47    474s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.025, REAL:0.025, MEM:6276.5M, EPOCH TIME: 1771156907.297144
[02/15 06:01:47    474s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6276.5M, EPOCH TIME: 1771156907.297266
[02/15 06:01:47    474s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771156907.297485
[02/15 06:01:47    474s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6276.5MB).
[02/15 06:01:47    474s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.045, MEM:6276.5M, EPOCH TIME: 1771156907.302090
[02/15 06:01:47    474s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:07:55 mem=6276.5M
[02/15 06:01:47    474s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6276.5M, EPOCH TIME: 1771156907.322870
[02/15 06:01:47    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:01:47    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:47    474s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:47    474s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:47    474s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.059, REAL:0.020, MEM:6276.5M, EPOCH TIME: 1771156907.342658
[02/15 06:01:47    474s] OPTC: m4 20.0 50.0 [ 75.0 20.0 50.0 ]
[02/15 06:01:47    474s] OPTC: view 50.0:75.0 [ 0.0500 ]
[02/15 06:01:48    477s] #optDebug: fT-E <X 2 0 0 1>
[02/15 06:01:48    477s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[02/15 06:01:48    478s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -30.5 -useBottleneckAnalyzer -drvRatio 0.4
[02/15 06:01:48    478s] Begin: GigaOpt Route Type Constraints Refinement
[02/15 06:01:48    478s] *** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:07:58.6/0:04:23.2 (1.8), mem = 6244.5M
[02/15 06:01:48    478s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.10
[02/15 06:01:48    478s] ### Creating RouteCongInterface, started
[02/15 06:01:48    478s] {MMLU 22 22 8750}
[02/15 06:01:48    478s] [oiLAM] Zs 7, 11
[02/15 06:01:48    478s] ### Creating LA Mngr. totSessionCpu=0:07:59 mem=6244.5M
[02/15 06:01:48    478s] ### Creating LA Mngr, finished. totSessionCpu=0:07:59 mem=6244.5M
[02/15 06:01:48    478s] 
[02/15 06:01:48    478s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 06:01:48    478s] 
[02/15 06:01:48    478s] #optDebug: {0, 1.000}
[02/15 06:01:48    478s] ### Creating RouteCongInterface, finished
[02/15 06:01:48    478s] Updated routing constraints on 0 nets.
[02/15 06:01:48    478s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.10
[02/15 06:01:48    478s] Bottom Preferred Layer:
[02/15 06:01:48    478s] +-----------+------------+----------+
[02/15 06:01:48    478s] |   Layer   |    CLK     |   Rule   |
[02/15 06:01:48    478s] +-----------+------------+----------+
[02/15 06:01:48    478s] | M3 (z=3)  |         22 | default  |
[02/15 06:01:48    478s] +-----------+------------+----------+
[02/15 06:01:48    478s] Via Pillar Rule:
[02/15 06:01:48    478s]     None
[02/15 06:01:48    478s] Finished writing unified metrics of routing constraints.
[02/15 06:01:48    478s] *** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.4), totSession cpu/real = 0:07:58.7/0:04:23.2 (1.8), mem = 6276.5M
[02/15 06:01:48    478s] 
[02/15 06:01:48    478s] =============================================================================================
[02/15 06:01:48    478s]  Step TAT Report : CongRefineRouteType #1 / clock_opt_design #1                 23.14-s088_1
[02/15 06:01:48    478s] =============================================================================================
[02/15 06:01:48    478s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:01:48    478s] ---------------------------------------------------------------------------------------------
[02/15 06:01:48    478s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  90.2 % )     0:00:00.1 /  0:00:00.1    1.2
[02/15 06:01:48    478s] [ MISC                   ]          0:00:00.0  (   9.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:48    478s] ---------------------------------------------------------------------------------------------
[02/15 06:01:48    478s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.4
[02/15 06:01:48    478s] ---------------------------------------------------------------------------------------------
[02/15 06:01:48    478s] End: GigaOpt Route Type Constraints Refinement
[02/15 06:01:48    478s] Begin: Collecting metrics
[02/15 06:01:48    478s] 
 ------------------------------------------------------------------------------------------------------ 
| Snapshot              | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |    -0.024 | -0.024 |  -0 |       56.87 | 0:00:04  |        6277 |    0 |   0 |
| route_type_refinement |           |        |     |             | 0:00:00  |        6277 |      |     |
 ------------------------------------------------------------------------------------------------------ 
[02/15 06:01:48    478s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3439.6M, current mem=3439.6M)

[02/15 06:01:48    478s] End: Collecting metrics
[02/15 06:01:48    478s] Deleting Lib Analyzer.
[02/15 06:01:48    478s] *** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:07:58.9/0:04:23.5 (1.8), mem = 6276.5M
[02/15 06:01:48    478s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:01:48    478s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:01:48    478s] ### Creating LA Mngr. totSessionCpu=0:07:59 mem=6276.5M
[02/15 06:01:48    478s] ### Creating LA Mngr, finished. totSessionCpu=0:07:59 mem=6276.5M
[02/15 06:01:48    478s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/15 06:01:48    479s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.11
[02/15 06:01:48    479s] 
[02/15 06:01:48    479s] Creating Lib Analyzer ...
[02/15 06:01:48    479s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 06:01:48    479s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 06:01:48    479s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:01:48    479s] 
[02/15 06:01:48    479s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:01:49    479s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:00 mem=6276.5M
[02/15 06:01:49    479s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:00 mem=6276.5M
[02/15 06:01:49    479s] Creating Lib Analyzer, finished. 
[02/15 06:01:49    480s] 
[02/15 06:01:49    480s] Active Setup views: view_tt 
[02/15 06:01:49    480s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771156909.826453
[02/15 06:01:49    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:49    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:49    480s] 
[02/15 06:01:49    480s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:49    480s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:49    480s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.022, REAL:0.022, MEM:6276.5M, EPOCH TIME: 1771156909.848279
[02/15 06:01:49    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:01:49    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:49    480s] [oiPhyDebug] optDemand 304036623360.00, spDemand 285336898560.00.
[02/15 06:01:49    480s] InstCnt mismatch: prevInstCnt = 10521, ttlInstCnt = 10755
[02/15 06:01:49    480s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10755
[02/15 06:01:49    480s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 06:01:49    480s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:08:00 mem=6276.5M
[02/15 06:01:49    480s] OPERPROF: Starting DPlace-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771156909.857257
[02/15 06:01:49    480s] Processing tracks to init pin-track alignment.
[02/15 06:01:49    480s] z: 1, totalTracks: 0
[02/15 06:01:49    480s] z: 3, totalTracks: 1
[02/15 06:01:49    480s] z: 5, totalTracks: 1
[02/15 06:01:49    480s] z: 7, totalTracks: 1
[02/15 06:01:49    480s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:01:49    480s] #spOpts: rpCkHalo=4 
[02/15 06:01:49    480s] Initializing Route Infrastructure for color support ...
[02/15 06:01:49    480s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771156909.857508
[02/15 06:01:49    480s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6276.5M, EPOCH TIME: 1771156909.858098
[02/15 06:01:49    480s] Route Infrastructure Initialized for color support successfully.
[02/15 06:01:49    480s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771156909.867231
[02/15 06:01:49    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:49    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:49    480s] 
[02/15 06:01:49    480s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:49    480s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:49    480s] 
[02/15 06:01:49    480s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:01:49    480s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.023, REAL:0.023, MEM:6276.5M, EPOCH TIME: 1771156909.890697
[02/15 06:01:49    480s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6276.5M, EPOCH TIME: 1771156909.890802
[02/15 06:01:49    480s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771156909.890959
[02/15 06:01:49    480s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6276.5MB).
[02/15 06:01:49    480s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.036, MEM:6276.5M, EPOCH TIME: 1771156909.893533
[02/15 06:01:49    480s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:01:49    480s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10755
[02/15 06:01:49    480s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:08:00 mem=6276.5M
[02/15 06:01:49    480s] ### Creating RouteCongInterface, started
[02/15 06:01:50    480s] 
[02/15 06:01:50    480s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 06:01:50    480s] 
[02/15 06:01:50    480s] #optDebug: {0, 1.000}
[02/15 06:01:50    480s] ### Creating RouteCongInterface, finished
[02/15 06:01:50    480s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:50    480s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:50    480s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:01:50    480s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:01:50    480s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:50    480s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:50    480s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:01:50    480s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:01:50    480s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6404.5M, EPOCH TIME: 1771156910.029609
[02/15 06:01:50    480s] Found 0 hard placement blockage before merging.
[02/15 06:01:50    480s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6404.5M, EPOCH TIME: 1771156910.029884
[02/15 06:01:50    480s] 
[02/15 06:01:50    480s] Netlist preparation processing... 
[02/15 06:01:50    480s] Removed 0 instance
[02/15 06:01:50    480s] *info: Marking 0 isolation instances dont touch
[02/15 06:01:50    480s] *info: Marking 0 level shifter instances dont touch
[02/15 06:01:50    480s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:01:50    480s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10755
[02/15 06:01:50    480s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6276.5M, EPOCH TIME: 1771156910.174204
[02/15 06:01:50    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10755).
[02/15 06:01:50    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:50    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:50    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:50    480s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.052, REAL:0.018, MEM:6276.5M, EPOCH TIME: 1771156910.192646
[02/15 06:01:50    480s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.11
[02/15 06:01:50    480s] *** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.9/0:00:01.6 (1.2), totSession cpu/real = 0:08:00.8/0:04:25.0 (1.8), mem = 6276.5M
[02/15 06:01:50    480s] 
[02/15 06:01:50    480s] =============================================================================================
[02/15 06:01:50    480s]  Step TAT Report : SimplifyNetlist #1 / clock_opt_design #1                     23.14-s088_1
[02/15 06:01:50    480s] =============================================================================================
[02/15 06:01:50    480s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:01:50    480s] ---------------------------------------------------------------------------------------------
[02/15 06:01:50    480s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  45.4 % )     0:00:00.7 /  0:00:00.8    1.1
[02/15 06:01:50    480s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:50    480s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.1 /  0:00:00.2    2.2
[02/15 06:01:50    480s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.0    0.9
[02/15 06:01:50    480s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.2
[02/15 06:01:50    480s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:50    480s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.2    4.2
[02/15 06:01:50    480s] [ IncrDelayCalc          ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.2    4.0
[02/15 06:01:50    480s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    1.4
[02/15 06:01:50    480s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:50    480s] [ MISC                   ]          0:00:00.6  (  39.1 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:01:50    480s] ---------------------------------------------------------------------------------------------
[02/15 06:01:50    480s]  SimplifyNetlist #1 TOTAL           0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.9    1.2
[02/15 06:01:50    480s] ---------------------------------------------------------------------------------------------
[02/15 06:01:50    480s] Begin: Collecting metrics
[02/15 06:01:50    480s] 
 ------------------------------------------------------------------------------------------------------ 
| Snapshot              | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |    -0.024 | -0.024 |  -0 |       56.87 | 0:00:04  |        6277 |    0 |   0 |
| route_type_refinement |           |        |     |             | 0:00:00  |        6277 |      |     |
| simplify_netlist      |           |        |     |             | 0:00:02  |        6277 |      |     |
 ------------------------------------------------------------------------------------------------------ 
[02/15 06:01:50    480s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3444.3M, current mem=3444.3M)

[02/15 06:01:50    480s] End: Collecting metrics
[02/15 06:01:50    480s] *** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:08:01.0/0:04:25.2 (1.8), mem = 6276.5M
[02/15 06:01:50    480s] *** Starting optimizing excluded clock nets MEM= 6276.5M) ***
[02/15 06:01:50    480s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 6276.5M) ***
[02/15 06:01:50    480s] *** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:01.0/0:04:25.2 (1.8), mem = 6276.5M
[02/15 06:01:50    480s] 
[02/15 06:01:50    480s] =============================================================================================
[02/15 06:01:50    480s]  Step TAT Report : ExcludedClockNetOpt #1 / clock_opt_design #1                 23.14-s088_1
[02/15 06:01:50    480s] =============================================================================================
[02/15 06:01:50    480s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:01:50    480s] ---------------------------------------------------------------------------------------------
[02/15 06:01:50    480s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:50    480s] ---------------------------------------------------------------------------------------------
[02/15 06:01:50    480s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:50    480s] ---------------------------------------------------------------------------------------------
[02/15 06:01:50    480s] *** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:08:01.0/0:04:25.2 (1.8), mem = 6276.5M
[02/15 06:01:50    480s] *** Starting optimizing excluded clock nets MEM= 6276.5M) ***
[02/15 06:01:50    480s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 6276.5M) ***
[02/15 06:01:50    480s] *** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:01.0/0:04:25.2 (1.8), mem = 6276.5M
[02/15 06:01:50    480s] 
[02/15 06:01:50    480s] =============================================================================================
[02/15 06:01:50    480s]  Step TAT Report : ExcludedClockNetOpt #2 / clock_opt_design #1                 23.14-s088_1
[02/15 06:01:50    480s] =============================================================================================
[02/15 06:01:50    480s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:01:50    480s] ---------------------------------------------------------------------------------------------
[02/15 06:01:50    480s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:50    480s] ---------------------------------------------------------------------------------------------
[02/15 06:01:50    480s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:50    480s] ---------------------------------------------------------------------------------------------
[02/15 06:01:50    480s] Begin: Collecting metrics
[02/15 06:01:50    481s] 
 -------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.024 | -0.024 |  -0 |       56.87 | 0:00:04  |        6277 |    0 |   0 |
| route_type_refinement   |           |        |     |             | 0:00:00  |        6277 |      |     |
| simplify_netlist        |           |        |     |             | 0:00:02  |        6277 |      |     |
| excluded_clk_net_fixing |           |        |     |             | 0:00:00  |        6277 |      |     |
 -------------------------------------------------------------------------------------------------------- 
[02/15 06:01:50    481s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3444.5M, current mem=3444.5M)

[02/15 06:01:50    481s] End: Collecting metrics
[02/15 06:01:50    481s] Info: Done creating the CCOpt slew target map.
[02/15 06:01:50    481s] Begin: GigaOpt high fanout net optimization
[02/15 06:01:50    481s] GigaOpt HFN: use maxLocalDensity 1.2
[02/15 06:01:50    481s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/15 06:01:50    481s] *** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:08:01.2/0:04:25.4 (1.8), mem = 6276.5M
[02/15 06:01:50    481s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:01:50    481s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:01:50    481s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.12
[02/15 06:01:50    481s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:01:50    481s] 
[02/15 06:01:50    481s] Active Setup views: view_tt 
[02/15 06:01:50    481s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771156910.874363
[02/15 06:01:50    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:50    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:50    481s] 
[02/15 06:01:50    481s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:50    481s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:50    481s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.022, REAL:0.022, MEM:6276.5M, EPOCH TIME: 1771156910.896510
[02/15 06:01:50    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:01:50    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:50    481s] [oiPhyDebug] optDemand 304036623360.00, spDemand 285336898560.00.
[02/15 06:01:50    481s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10755
[02/15 06:01:50    481s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/15 06:01:50    481s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:08:02 mem=6276.5M
[02/15 06:01:50    481s] OPERPROF: Starting DPlace-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771156910.904045
[02/15 06:01:50    481s] Processing tracks to init pin-track alignment.
[02/15 06:01:50    481s] z: 1, totalTracks: 0
[02/15 06:01:50    481s] z: 3, totalTracks: 1
[02/15 06:01:50    481s] z: 5, totalTracks: 1
[02/15 06:01:50    481s] z: 7, totalTracks: 1
[02/15 06:01:50    481s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:01:50    481s] #spOpts: rpCkHalo=4 
[02/15 06:01:50    481s] Initializing Route Infrastructure for color support ...
[02/15 06:01:50    481s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771156910.904342
[02/15 06:01:50    481s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6276.5M, EPOCH TIME: 1771156910.904876
[02/15 06:01:50    481s] Route Infrastructure Initialized for color support successfully.
[02/15 06:01:50    481s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771156910.912054
[02/15 06:01:50    481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:50    481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:50    481s] 
[02/15 06:01:50    481s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:50    481s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:50    481s] 
[02/15 06:01:50    481s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:01:50    481s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.022, REAL:0.022, MEM:6276.5M, EPOCH TIME: 1771156910.933885
[02/15 06:01:50    481s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6276.5M, EPOCH TIME: 1771156910.934486
[02/15 06:01:50    481s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771156910.934906
[02/15 06:01:50    481s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6276.5MB).
[02/15 06:01:50    481s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.034, MEM:6276.5M, EPOCH TIME: 1771156910.938412
[02/15 06:01:50    481s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:01:50    481s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10755
[02/15 06:01:50    481s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:08:02 mem=6276.5M
[02/15 06:01:50    481s] ### Creating RouteCongInterface, started
[02/15 06:01:51    481s] 
[02/15 06:01:51    481s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/15 06:01:51    481s] 
[02/15 06:01:51    481s] #optDebug: {0, 1.000}
[02/15 06:01:51    481s] ### Creating RouteCongInterface, finished
[02/15 06:01:51    481s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:51    481s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:51    481s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:01:51    481s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:01:51    481s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:51    481s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:51    481s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:01:51    481s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:01:51    482s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:01:51    482s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:01:51    482s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:01:51    482s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:01:51    482s] AoF 802.8057um
[02/15 06:01:51    482s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 06:01:51    482s] Total-nets :: 8366, Stn-nets :: 7, ratio :: 0.083672 %, Total-len 111815, Stn-len 1069.72
[02/15 06:01:51    482s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10755
[02/15 06:01:51    482s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6276.5M, EPOCH TIME: 1771156911.573213
[02/15 06:01:51    482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:01:51    482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:51    482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:51    482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:51    482s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.045, REAL:0.015, MEM:6276.5M, EPOCH TIME: 1771156911.588315
[02/15 06:01:51    482s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.12
[02/15 06:01:51    482s] *** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.0 (1.5), totSession cpu/real = 0:08:02.7/0:04:26.4 (1.8), mem = 6276.5M
[02/15 06:01:51    482s] 
[02/15 06:01:51    482s] =============================================================================================
[02/15 06:01:51    482s]  Step TAT Report : DrvOpt #1 / clock_opt_design #1                              23.14-s088_1
[02/15 06:01:51    482s] =============================================================================================
[02/15 06:01:51    482s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:01:51    482s] ---------------------------------------------------------------------------------------------
[02/15 06:01:51    482s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:51    482s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.6 % )     0:00:00.1 /  0:00:00.2    2.1
[02/15 06:01:51    482s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    1.2
[02/15 06:01:51    482s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:51    482s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:51    482s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 06:01:51    482s] [ MISC                   ]          0:00:00.9  (  87.0 % )     0:00:00.9 /  0:00:01.3    1.4
[02/15 06:01:51    482s] ---------------------------------------------------------------------------------------------
[02/15 06:01:51    482s]  DrvOpt #1 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.5    1.5
[02/15 06:01:51    482s] ---------------------------------------------------------------------------------------------
[02/15 06:01:51    482s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/15 06:01:51    482s] End: GigaOpt high fanout net optimization
[02/15 06:01:51    482s] Number of setup views: 1
[02/15 06:01:51    482s] Deleting Lib Analyzer.
[02/15 06:01:51    482s] Begin: GigaOpt Global Optimization
[02/15 06:01:51    482s] *info: use new DP (enabled)
[02/15 06:01:51    482s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/15 06:01:51    482s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:01:51    482s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:01:51    482s] *** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:08:03.0/0:04:26.6 (1.8), mem = 6276.5M
[02/15 06:01:51    482s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.13
[02/15 06:01:51    482s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:01:51    482s] 
[02/15 06:01:51    482s] Creating Lib Analyzer ...
[02/15 06:01:51    483s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 06:01:51    483s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 06:01:51    483s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:01:51    483s] 
[02/15 06:01:51    483s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:01:52    483s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:04 mem=6276.5M
[02/15 06:01:52    483s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:04 mem=6276.5M
[02/15 06:01:52    483s] Creating Lib Analyzer, finished. 
[02/15 06:01:52    483s] 
[02/15 06:01:52    483s] Active Setup views: view_tt 
[02/15 06:01:52    483s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771156912.718746
[02/15 06:01:52    483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:52    483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:52    483s] 
[02/15 06:01:52    483s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:52    483s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:52    483s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.017, MEM:6276.5M, EPOCH TIME: 1771156912.735361
[02/15 06:01:52    483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:01:52    483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:52    483s] [oiPhyDebug] optDemand 304036623360.00, spDemand 285336898560.00.
[02/15 06:01:52    483s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10755
[02/15 06:01:52    483s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/15 06:01:52    483s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:08:04 mem=6276.5M
[02/15 06:01:52    483s] OPERPROF: Starting DPlace-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771156912.740564
[02/15 06:01:52    483s] Processing tracks to init pin-track alignment.
[02/15 06:01:52    483s] z: 1, totalTracks: 0
[02/15 06:01:52    483s] z: 3, totalTracks: 1
[02/15 06:01:52    483s] z: 5, totalTracks: 1
[02/15 06:01:52    483s] z: 7, totalTracks: 1
[02/15 06:01:52    483s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:01:52    483s] #spOpts: rpCkHalo=4 
[02/15 06:01:52    483s] Initializing Route Infrastructure for color support ...
[02/15 06:01:52    483s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771156912.740774
[02/15 06:01:52    483s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771156912.741268
[02/15 06:01:52    483s] Route Infrastructure Initialized for color support successfully.
[02/15 06:01:52    483s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771156912.747696
[02/15 06:01:52    483s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:52    483s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:52    483s] 
[02/15 06:01:52    483s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:52    483s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:52    483s] 
[02/15 06:01:52    483s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:01:52    483s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.017, REAL:0.017, MEM:6276.5M, EPOCH TIME: 1771156912.764800
[02/15 06:01:52    483s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6276.5M, EPOCH TIME: 1771156912.764986
[02/15 06:01:52    483s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771156912.765130
[02/15 06:01:52    483s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6276.5MB).
[02/15 06:01:52    483s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:6276.5M, EPOCH TIME: 1771156912.769025
[02/15 06:01:52    484s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:01:52    484s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10755
[02/15 06:01:52    484s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:08:04 mem=6276.5M
[02/15 06:01:52    484s] ### Creating RouteCongInterface, started
[02/15 06:01:52    484s] 
[02/15 06:01:52    484s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 06:01:52    484s] 
[02/15 06:01:52    484s] #optDebug: {0, 1.000}
[02/15 06:01:52    484s] ### Creating RouteCongInterface, finished
[02/15 06:01:52    484s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:52    484s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:52    484s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:01:52    484s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:01:52    484s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:52    484s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:52    484s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:01:52    484s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:01:53    484s] *info: 22 clock nets excluded
[02/15 06:01:53    484s] *info: 204 no-driver nets excluded.
[02/15 06:01:53    484s] *info: 22 nets with fixed/cover wires excluded.
[02/15 06:01:53    484s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6404.5M, EPOCH TIME: 1771156913.314475
[02/15 06:01:53    484s] Found 0 hard placement blockage before merging.
[02/15 06:01:53    484s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6404.5M, EPOCH TIME: 1771156913.314859
[02/15 06:01:53    486s] ** GigaOpt Global Opt WNS Slack -0.024  TNS Slack -0.056 
[02/15 06:01:53    486s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 06:01:53    486s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/15 06:01:53    486s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 06:01:53    486s] |  -0.024|  -0.056|   56.87%|   0:00:00.0| 6404.5M|   view_tt|  reg2reg| u_array_gen_row[1].gen_col[1].u_pe_u_mac_acc_reg_r |
[02/15 06:01:53    486s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/15 06:01:54    488s] |   0.013|   0.000|   56.89%|   0:00:01.0| 6484.6M|   view_tt|  reg2reg| u_array_gen_row[3].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/15 06:01:54    488s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/15 06:01:54    488s] |   0.013|   0.000|   56.89%|   0:00:00.0| 6484.6M|   view_tt|  reg2reg| u_array_gen_row[3].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/15 06:01:54    488s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/15 06:01:54    488s] |   0.013|   0.000|   56.89%|   0:00:00.0| 6484.6M|   view_tt|  reg2reg| u_array_gen_row[3].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/15 06:01:54    488s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/15 06:01:54    488s] |   0.020|   0.000|   56.90%|   0:00:00.0| 6484.6M|        NA|       NA| NA                                                 |
[02/15 06:01:54    488s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 06:01:54    488s] 
[02/15 06:01:54    488s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:02.2 real=0:00:01.0 mem=6484.6M) ***
[02/15 06:01:54    488s] 
[02/15 06:01:54    488s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:01.0 mem=6484.6M) ***
[02/15 06:01:54    488s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:01:54    488s] Bottom Preferred Layer:
[02/15 06:01:54    488s] +-----------+------------+----------+
[02/15 06:01:54    488s] |   Layer   |    CLK     |   Rule   |
[02/15 06:01:54    488s] +-----------+------------+----------+
[02/15 06:01:54    488s] | M3 (z=3)  |         22 | default  |
[02/15 06:01:54    488s] +-----------+------------+----------+
[02/15 06:01:54    488s] Via Pillar Rule:
[02/15 06:01:54    488s]     None
[02/15 06:01:54    488s] Finished writing unified metrics of routing constraints.
[02/15 06:01:54    488s] ** GigaOpt Global Opt End WNS Slack 0.020  TNS Slack 0.000 
[02/15 06:01:54    488s] Total-nets :: 8373, Stn-nets :: 7, ratio :: 0.0836021 %, Total-len 111813, Stn-len 1069.72
[02/15 06:01:54    488s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10762
[02/15 06:01:54    488s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6356.6M, EPOCH TIME: 1771156914.225868
[02/15 06:01:54    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10762).
[02/15 06:01:54    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:54    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:54    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:54    488s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.061, REAL:0.019, MEM:6356.6M, EPOCH TIME: 1771156914.244910
[02/15 06:01:54    488s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.13
[02/15 06:01:54    488s] *** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.6/0:00:02.4 (2.3), totSession cpu/real = 0:08:08.6/0:04:29.1 (1.8), mem = 6356.6M
[02/15 06:01:54    488s] 
[02/15 06:01:54    488s] =============================================================================================
[02/15 06:01:54    488s]  Step TAT Report : GlobalOpt #1 / clock_opt_design #1                           23.14-s088_1
[02/15 06:01:54    488s] =============================================================================================
[02/15 06:01:54    488s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:01:54    488s] ---------------------------------------------------------------------------------------------
[02/15 06:01:54    488s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.4
[02/15 06:01:54    488s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  26.9 % )     0:00:00.7 /  0:00:00.7    1.1
[02/15 06:01:54    488s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:54    488s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.1 /  0:00:00.1    2.0
[02/15 06:01:54    488s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 06:01:54    488s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.2
[02/15 06:01:54    488s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:54    488s] [ BottleneckAnalyzerInit ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.5    4.5
[02/15 06:01:54    488s] [ TransformInit          ]      1   0:00:00.4  (  17.8 % )     0:00:00.4 /  0:00:00.4    1.0
[02/15 06:01:54    488s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.5 % )     0:00:00.4 /  0:00:01.7    3.9
[02/15 06:01:54    488s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:54    488s] [ OptEval                ]      4   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.6    5.5
[02/15 06:01:54    488s] [ OptCommit              ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[02/15 06:01:54    488s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.4    3.0
[02/15 06:01:54    488s] [ IncrDelayCalc          ]     14   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.4    3.0
[02/15 06:01:54    488s] [ SetupOptGetWorkingSet  ]      4   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    3.7
[02/15 06:01:54    488s] [ SetupOptGetActiveNode  ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    0.0
[02/15 06:01:54    488s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    6.3
[02/15 06:01:54    488s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[02/15 06:01:54    488s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.3    4.5
[02/15 06:01:54    488s] [ MISC                   ]          0:00:00.6  (  24.7 % )     0:00:00.6 /  0:00:02.0    3.3
[02/15 06:01:54    488s] ---------------------------------------------------------------------------------------------
[02/15 06:01:54    488s]  GlobalOpt #1 TOTAL                 0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:05.6    2.3
[02/15 06:01:54    488s] ---------------------------------------------------------------------------------------------
[02/15 06:01:54    488s] End: GigaOpt Global Optimization
[02/15 06:01:54    488s] Begin: Collecting metrics
[02/15 06:01:54    488s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.024 |   -0.024 |           |       -0 |       56.87 | 0:00:04  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.021 |           |        0 |       56.90 | 0:00:03  |        6357 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:01:54    488s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3589.0M, current mem=3589.0M)

[02/15 06:01:54    488s] End: Collecting metrics
[02/15 06:01:54    488s] *** Timing Is met
[02/15 06:01:54    488s] *** Check timing (0:00:00.0)
[02/15 06:01:54    488s] Deleting Lib Analyzer.
[02/15 06:01:54    488s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[02/15 06:01:54    488s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:01:54    488s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:01:54    488s] ### Creating LA Mngr. totSessionCpu=0:08:09 mem=6356.6M
[02/15 06:01:54    488s] ### Creating LA Mngr, finished. totSessionCpu=0:08:09 mem=6356.6M
[02/15 06:01:54    488s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/15 06:01:54    488s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6356.6M, EPOCH TIME: 1771156914.509568
[02/15 06:01:54    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:54    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:54    488s] 
[02/15 06:01:54    488s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:54    488s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:54    488s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.023, REAL:0.023, MEM:6356.6M, EPOCH TIME: 1771156914.532230
[02/15 06:01:54    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:01:54    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:54    488s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6484.6M, EPOCH TIME: 1771156914.553723
[02/15 06:01:54    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:54    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:54    488s] 
[02/15 06:01:54    488s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:54    488s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:54    488s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.019, REAL:0.019, MEM:6484.6M, EPOCH TIME: 1771156914.573160
[02/15 06:01:54    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:01:54    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:54    488s] [oiPhyDebug] optDemand 304185922560.00, spDemand 285486197760.00.
[02/15 06:01:54    488s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10762
[02/15 06:01:54    488s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 06:01:54    488s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:08:09 mem=6484.6M
[02/15 06:01:54    488s] OPERPROF: Starting DPlace-Init at level 1, MEM:6484.6M, EPOCH TIME: 1771156914.579622
[02/15 06:01:54    488s] Processing tracks to init pin-track alignment.
[02/15 06:01:54    488s] z: 1, totalTracks: 0
[02/15 06:01:54    488s] z: 3, totalTracks: 1
[02/15 06:01:54    488s] z: 5, totalTracks: 1
[02/15 06:01:54    488s] z: 7, totalTracks: 1
[02/15 06:01:54    488s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:01:54    488s] #spOpts: rpCkHalo=4 
[02/15 06:01:54    488s] Initializing Route Infrastructure for color support ...
[02/15 06:01:54    488s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6484.6M, EPOCH TIME: 1771156914.579879
[02/15 06:01:54    488s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6484.6M, EPOCH TIME: 1771156914.580561
[02/15 06:01:54    488s] Route Infrastructure Initialized for color support successfully.
[02/15 06:01:54    488s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6484.6M, EPOCH TIME: 1771156914.590101
[02/15 06:01:54    488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:54    488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:54    488s] 
[02/15 06:01:54    488s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:54    488s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:54    488s] 
[02/15 06:01:54    488s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:01:54    488s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.023, REAL:0.023, MEM:6484.6M, EPOCH TIME: 1771156914.613373
[02/15 06:01:54    488s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6484.6M, EPOCH TIME: 1771156914.613513
[02/15 06:01:54    488s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6484.6M, EPOCH TIME: 1771156914.613696
[02/15 06:01:54    488s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6484.6MB).
[02/15 06:01:54    488s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.038, MEM:6484.6M, EPOCH TIME: 1771156914.617469
[02/15 06:01:54    488s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:01:54    489s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10762
[02/15 06:01:54    489s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:08:09 mem=6484.6M
[02/15 06:01:54    489s] Begin: Area Reclaim Optimization
[02/15 06:01:54    489s] *** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:08:09.1/0:04:29.5 (1.8), mem = 6484.6M
[02/15 06:01:54    489s] 
[02/15 06:01:54    489s] Creating Lib Analyzer ...
[02/15 06:01:54    489s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 06:01:54    489s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 06:01:54    489s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:01:54    489s] 
[02/15 06:01:54    489s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:01:55    489s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:10 mem=6484.6M
[02/15 06:01:55    489s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:10 mem=6484.6M
[02/15 06:01:55    489s] Creating Lib Analyzer, finished. 
[02/15 06:01:55    489s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.14
[02/15 06:01:55    490s] 
[02/15 06:01:55    490s] Active Setup views: view_tt 
[02/15 06:01:55    490s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10762
[02/15 06:01:55    490s] ### Creating RouteCongInterface, started
[02/15 06:01:55    490s] 
[02/15 06:01:55    490s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 06:01:55    490s] 
[02/15 06:01:55    490s] #optDebug: {0, 1.000}
[02/15 06:01:55    490s] ### Creating RouteCongInterface, finished
[02/15 06:01:55    490s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:55    490s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:55    490s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:01:55    490s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:01:55    490s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:55    490s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:55    490s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:01:55    490s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:01:55    490s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6484.6M, EPOCH TIME: 1771156915.678429
[02/15 06:01:55    490s] Found 0 hard placement blockage before merging.
[02/15 06:01:55    490s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6484.6M, EPOCH TIME: 1771156915.678673
[02/15 06:01:55    490s] Reclaim Optimization WNS Slack 0.021  TNS Slack 0.000 Density 56.90
[02/15 06:01:55    490s] +---------+---------+--------+--------+------------+--------+
[02/15 06:01:55    490s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/15 06:01:55    490s] +---------+---------+--------+--------+------------+--------+
[02/15 06:01:55    490s] |   56.90%|        -|   0.021|   0.000|   0:00:00.0| 6484.6M|
[02/15 06:01:56    491s] |   56.90%|        0|   0.021|   0.000|   0:00:01.0| 6484.6M|
[02/15 06:01:56    491s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/15 06:01:56    491s] |   56.90%|        0|   0.021|   0.000|   0:00:00.0| 6484.6M|
[02/15 06:01:56    492s] |   56.87%|        6|   0.021|   0.000|   0:00:00.0| 6484.6M|
[02/15 06:01:56    494s] |   56.85%|       17|   0.021|   0.000|   0:00:00.0| 6484.6M|
[02/15 06:01:57    494s] |   56.85%|        1|   0.021|   0.000|   0:00:01.0| 6484.6M|
[02/15 06:01:57    494s] |   56.85%|        0|   0.021|   0.000|   0:00:00.0| 6484.6M|
[02/15 06:01:57    494s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/15 06:01:57    494s] |   56.85%|        0|   0.021|   0.000|   0:00:00.0| 6484.6M|
[02/15 06:01:57    494s] +---------+---------+--------+--------+------------+--------+
[02/15 06:01:57    494s] Reclaim Optimization End WNS Slack 0.021  TNS Slack 0.000 Density 56.85
[02/15 06:01:57    494s] 
[02/15 06:01:57    494s] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 1 Resize = 15 **
[02/15 06:01:57    494s] --------------------------------------------------------------
[02/15 06:01:57    494s] |                                   | Total     | Sequential |
[02/15 06:01:57    494s] --------------------------------------------------------------
[02/15 06:01:57    494s] | Num insts resized                 |      14  |       0    |
[02/15 06:01:57    494s] | Num insts undone                  |       3  |       0    |
[02/15 06:01:57    494s] | Num insts Downsized               |      14  |       0    |
[02/15 06:01:57    494s] | Num insts Samesized               |       0  |       0    |
[02/15 06:01:57    494s] | Num insts Upsized                 |       0  |       0    |
[02/15 06:01:57    494s] | Num multiple commits+uncommits    |       1  |       -    |
[02/15 06:01:57    494s] --------------------------------------------------------------
[02/15 06:01:57    494s] Bottom Preferred Layer:
[02/15 06:01:57    494s] +-----------+------------+----------+
[02/15 06:01:57    494s] |   Layer   |    CLK     |   Rule   |
[02/15 06:01:57    494s] +-----------+------------+----------+
[02/15 06:01:57    494s] | M3 (z=3)  |         22 | default  |
[02/15 06:01:57    494s] +-----------+------------+----------+
[02/15 06:01:57    494s] Via Pillar Rule:
[02/15 06:01:57    494s]     None
[02/15 06:01:57    494s] Finished writing unified metrics of routing constraints.
[02/15 06:01:57    494s] 
[02/15 06:01:57    494s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/15 06:01:57    494s] End: Core Area Reclaim Optimization (cpu = 0:00:05.5) (real = 0:00:03.0) **
[02/15 06:01:57    494s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:01:57    494s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10753
[02/15 06:01:57    494s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.14
[02/15 06:01:57    494s] *** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.5/0:00:02.6 (2.1), totSession cpu/real = 0:08:14.6/0:04:32.1 (1.8), mem = 6484.6M
[02/15 06:01:57    494s] 
[02/15 06:01:57    494s] =============================================================================================
[02/15 06:01:57    494s]  Step TAT Report : AreaOpt #1 / clock_opt_design #1                             23.14-s088_1
[02/15 06:01:57    494s] =============================================================================================
[02/15 06:01:57    494s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:01:57    494s] ---------------------------------------------------------------------------------------------
[02/15 06:01:57    494s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.4
[02/15 06:01:57    494s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  26.3 % )     0:00:00.7 /  0:00:00.8    1.2
[02/15 06:01:57    494s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:57    494s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 06:01:57    494s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.2
[02/15 06:01:57    494s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:01:57    494s] [ OptimizationStep       ]      1   0:00:00.3  (  13.1 % )     0:00:01.5 /  0:00:04.3    2.9
[02/15 06:01:57    494s] [ OptSingleIteration     ]      7   0:00:00.1  (   5.3 % )     0:00:01.1 /  0:00:03.9    3.4
[02/15 06:01:57    494s] [ OptGetWeight           ]    393   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.6
[02/15 06:01:57    494s] [ OptEval                ]    393   0:00:00.4  (  16.1 % )     0:00:00.4 /  0:00:02.2    5.4
[02/15 06:01:57    494s] [ OptCommit              ]    393   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[02/15 06:01:57    494s] [ PostCommitDelayUpdate  ]    394   0:00:00.0  (   1.5 % )     0:00:00.4 /  0:00:00.7    1.9
[02/15 06:01:57    494s] [ IncrDelayCalc          ]     54   0:00:00.3  (  13.2 % )     0:00:00.3 /  0:00:00.7    2.0
[02/15 06:01:57    494s] [ IncrTimingUpdate       ]     16   0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.7    4.1
[02/15 06:01:57    494s] [ MISC                   ]          0:00:00.3  (  11.3 % )     0:00:00.3 /  0:00:00.3    1.1
[02/15 06:01:57    494s] ---------------------------------------------------------------------------------------------
[02/15 06:01:57    494s]  AreaOpt #1 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:05.5    2.1
[02/15 06:01:57    494s] ---------------------------------------------------------------------------------------------
[02/15 06:01:57    494s] Executing incremental physical updates
[02/15 06:01:57    494s] Executing incremental physical updates
[02/15 06:01:57    494s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10753
[02/15 06:01:57    494s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6356.6M, EPOCH TIME: 1771156917.240749
[02/15 06:01:57    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10753).
[02/15 06:01:57    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:57    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:57    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:57    494s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.053, REAL:0.018, MEM:6356.6M, EPOCH TIME: 1771156917.259005
[02/15 06:01:57    494s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:03, mem=6356.58M, totSessionCpu=0:08:15).
[02/15 06:01:57    494s] Begin: Collecting metrics
[02/15 06:01:57    494s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.024 |   -0.024 |           |       -0 |       56.87 | 0:00:04  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.021 |           |        0 |       56.90 | 0:00:03  |        6357 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.85 | 0:00:03  |        6357 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:01:57    494s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3606.3M, current mem=3600.5M)

[02/15 06:01:57    494s] End: Collecting metrics
[02/15 06:01:57    495s] Deleting Lib Analyzer.
[02/15 06:01:57    495s] **INFO: Flow update: Design timing is met.
[02/15 06:01:57    495s] **INFO: Flow update: Design timing is met.
[02/15 06:01:57    495s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 8 -postCTS
[02/15 06:01:57    495s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:01:57    495s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:01:57    495s] ### Creating LA Mngr. totSessionCpu=0:08:15 mem=6356.6M
[02/15 06:01:57    495s] ### Creating LA Mngr, finished. totSessionCpu=0:08:15 mem=6356.6M
[02/15 06:01:57    495s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/15 06:01:57    495s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6452.6M, EPOCH TIME: 1771156917.829706
[02/15 06:01:57    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:57    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:57    495s] 
[02/15 06:01:57    495s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:57    495s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:57    495s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.023, REAL:0.023, MEM:6452.6M, EPOCH TIME: 1771156917.852705
[02/15 06:01:57    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:01:57    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:57    495s] [oiPhyDebug] optDemand 303976903680.00, spDemand 285277178880.00.
[02/15 06:01:57    495s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10753
[02/15 06:01:57    495s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 06:01:57    495s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:08:15 mem=6452.6M
[02/15 06:01:57    495s] OPERPROF: Starting DPlace-Init at level 1, MEM:6452.6M, EPOCH TIME: 1771156917.858709
[02/15 06:01:57    495s] Processing tracks to init pin-track alignment.
[02/15 06:01:57    495s] z: 1, totalTracks: 0
[02/15 06:01:57    495s] z: 3, totalTracks: 1
[02/15 06:01:57    495s] z: 5, totalTracks: 1
[02/15 06:01:57    495s] z: 7, totalTracks: 1
[02/15 06:01:57    495s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:01:57    495s] #spOpts: rpCkHalo=4 
[02/15 06:01:57    495s] Initializing Route Infrastructure for color support ...
[02/15 06:01:57    495s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6452.6M, EPOCH TIME: 1771156917.858930
[02/15 06:01:57    495s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.001, MEM:6452.6M, EPOCH TIME: 1771156917.859436
[02/15 06:01:57    495s] Route Infrastructure Initialized for color support successfully.
[02/15 06:01:57    495s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6452.6M, EPOCH TIME: 1771156917.868984
[02/15 06:01:57    495s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:57    495s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:01:57    495s] 
[02/15 06:01:57    495s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:01:57    495s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:01:57    495s] 
[02/15 06:01:57    495s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:01:57    495s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.021, REAL:0.021, MEM:6452.6M, EPOCH TIME: 1771156917.890197
[02/15 06:01:57    495s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6452.6M, EPOCH TIME: 1771156917.890291
[02/15 06:01:57    495s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6452.6M, EPOCH TIME: 1771156917.890475
[02/15 06:01:57    495s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6452.6MB).
[02/15 06:01:57    495s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.034, MEM:6452.6M, EPOCH TIME: 1771156917.892631
[02/15 06:01:57    495s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:01:57    495s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10753
[02/15 06:01:57    495s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:08:15 mem=6484.6M
[02/15 06:01:57    495s] Begin: Area Reclaim Optimization
[02/15 06:01:57    495s] *** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:08:15.4/0:04:32.8 (1.8), mem = 6484.6M
[02/15 06:01:57    495s] 
[02/15 06:01:57    495s] Creating Lib Analyzer ...
[02/15 06:01:58    495s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 06:01:58    495s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 06:01:58    495s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:01:58    495s] 
[02/15 06:01:58    495s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:01:58    496s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:16 mem=6484.6M
[02/15 06:01:58    496s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:16 mem=6484.6M
[02/15 06:01:58    496s] Creating Lib Analyzer, finished. 
[02/15 06:01:58    496s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.15
[02/15 06:01:58    496s] 
[02/15 06:01:58    496s] Active Setup views: view_tt 
[02/15 06:01:58    496s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10753
[02/15 06:01:58    496s] ### Creating RouteCongInterface, started
[02/15 06:01:58    496s] 
[02/15 06:01:58    496s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.8500} {6, 0.243, 0.8500} {7, 0.122, 0.8500} 
[02/15 06:01:58    496s] 
[02/15 06:01:58    496s] #optDebug: {0, 1.000}
[02/15 06:01:58    496s] ### Creating RouteCongInterface, finished
[02/15 06:01:58    496s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:58    496s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:58    496s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:01:58    496s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:01:58    496s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:58    496s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:01:58    496s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:01:58    496s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:01:58    496s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6484.6M, EPOCH TIME: 1771156918.926256
[02/15 06:01:58    496s] Found 0 hard placement blockage before merging.
[02/15 06:01:58    496s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6484.6M, EPOCH TIME: 1771156918.926498
[02/15 06:01:58    496s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 56.85
[02/15 06:01:58    496s] +---------+---------+--------+--------+------------+--------+
[02/15 06:01:58    496s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/15 06:01:58    496s] +---------+---------+--------+--------+------------+--------+
[02/15 06:01:58    496s] |   56.85%|        -|   0.020|   0.000|   0:00:00.0| 6484.6M|
[02/15 06:01:59    496s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/15 06:02:07    518s] |   56.79%|       21|   0.020|   0.000|   0:00:09.0| 6492.6M|
[02/15 06:02:07    518s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/15 06:02:07    518s] +---------+---------+--------+--------+------------+--------+
[02/15 06:02:07    518s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 56.79
[02/15 06:02:07    518s] 
[02/15 06:02:07    518s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/15 06:02:07    518s] --------------------------------------------------------------
[02/15 06:02:07    518s] |                                   | Total     | Sequential |
[02/15 06:02:07    518s] --------------------------------------------------------------
[02/15 06:02:07    518s] | Num insts resized                 |       0  |       0    |
[02/15 06:02:07    518s] | Num insts undone                  |       0  |       0    |
[02/15 06:02:07    518s] | Num insts Downsized               |       0  |       0    |
[02/15 06:02:07    518s] | Num insts Samesized               |       0  |       0    |
[02/15 06:02:07    518s] | Num insts Upsized                 |       0  |       0    |
[02/15 06:02:07    518s] | Num multiple commits+uncommits    |       0  |       -    |
[02/15 06:02:07    518s] --------------------------------------------------------------
[02/15 06:02:07    518s] Bottom Preferred Layer:
[02/15 06:02:07    518s] +-----------+------------+----------+
[02/15 06:02:07    518s] |   Layer   |    CLK     |   Rule   |
[02/15 06:02:07    518s] +-----------+------------+----------+
[02/15 06:02:07    518s] | M3 (z=3)  |         22 | default  |
[02/15 06:02:07    518s] +-----------+------------+----------+
[02/15 06:02:07    518s] Via Pillar Rule:
[02/15 06:02:07    518s]     None
[02/15 06:02:07    518s] Finished writing unified metrics of routing constraints.
[02/15 06:02:07    518s] 
[02/15 06:02:07    518s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/15 06:02:07    518s] End: Core Area Reclaim Optimization (cpu = 0:00:22.9) (real = 0:00:10.0) **
[02/15 06:02:07    518s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:02:07    518s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10729
[02/15 06:02:07    518s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.15
[02/15 06:02:07    518s] *** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:22.9/0:00:09.5 (2.4), totSession cpu/real = 0:08:38.3/0:04:42.3 (1.8), mem = 6492.6M
[02/15 06:02:07    518s] 
[02/15 06:02:07    518s] =============================================================================================
[02/15 06:02:07    518s]  Step TAT Report : AreaOpt #2 / clock_opt_design #1                             23.14-s088_1
[02/15 06:02:07    518s] =============================================================================================
[02/15 06:02:07    518s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:02:07    518s] ---------------------------------------------------------------------------------------------
[02/15 06:02:07    518s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 06:02:07    518s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   6.8 % )     0:00:00.6 /  0:00:00.7    1.1
[02/15 06:02:07    518s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:07    518s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[02/15 06:02:07    518s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.2
[02/15 06:02:07    518s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:07    518s] [ OptimizationStep       ]      1   0:00:00.3  (   2.9 % )     0:00:08.4 /  0:00:21.8    2.6
[02/15 06:02:07    518s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:08.2 /  0:00:21.5    2.6
[02/15 06:02:07    518s] [ OptGetWeight           ]     75   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:07    518s] [ OptEval                ]     75   0:00:07.2  (  76.2 % )     0:00:07.2 /  0:00:18.8    2.6
[02/15 06:02:07    518s] [ OptCommit              ]     75   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 06:02:07    518s] [ PostCommitDelayUpdate  ]     75   0:00:00.1  (   0.5 % )     0:00:00.4 /  0:00:01.4    3.4
[02/15 06:02:07    518s] [ IncrDelayCalc          ]     35   0:00:00.4  (   4.0 % )     0:00:00.4 /  0:00:01.4    3.7
[02/15 06:02:07    518s] [ IncrTimingUpdate       ]      8   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:01.1    3.3
[02/15 06:02:07    518s] [ MISC                   ]          0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    1.1
[02/15 06:02:07    518s] ---------------------------------------------------------------------------------------------
[02/15 06:02:07    518s]  AreaOpt #2 TOTAL                   0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:22.9    2.4
[02/15 06:02:07    518s] ---------------------------------------------------------------------------------------------
[02/15 06:02:07    518s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10729
[02/15 06:02:07    518s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6364.6M, EPOCH TIME: 1771156927.425976
[02/15 06:02:07    518s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10729).
[02/15 06:02:07    518s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:07    518s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:07    518s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:07    518s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.070, REAL:0.025, MEM:6364.6M, EPOCH TIME: 1771156927.451407
[02/15 06:02:07    518s] End: Area Reclaim Optimization (cpu=0:00:23, real=0:00:10, mem=6364.58M, totSessionCpu=0:08:38).
[02/15 06:02:07    518s] Begin: Collecting metrics
[02/15 06:02:07    518s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.024 |   -0.024 |           |       -0 |       56.87 | 0:00:04  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.021 |           |        0 |       56.90 | 0:00:03  |        6357 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.85 | 0:00:03  |        6357 |      |     |
| area_reclaiming_2       |     0.021 |    0.021 |         0 |        0 |       56.79 | 0:00:10  |        6365 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:02:07    518s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4058.6M, current mem=3695.5M)

[02/15 06:02:07    518s] End: Collecting metrics
[02/15 06:02:07    518s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[02/15 06:02:07    518s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:02:07    518s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:02:07    518s] ### Creating LA Mngr. totSessionCpu=0:08:39 mem=6364.6M
[02/15 06:02:07    518s] ### Creating LA Mngr, finished. totSessionCpu=0:08:39 mem=6364.6M
[02/15 06:02:07    518s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6492.6M, EPOCH TIME: 1771156927.821127
[02/15 06:02:07    518s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:07    518s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:07    518s] 
[02/15 06:02:07    518s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:02:07    518s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:02:07    518s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.027, REAL:0.027, MEM:6492.6M, EPOCH TIME: 1771156927.848282
[02/15 06:02:07    518s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:02:07    518s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:07    518s] [oiPhyDebug] optDemand 303674572800.00, spDemand 284974848000.00.
[02/15 06:02:07    518s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10729
[02/15 06:02:07    518s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 06:02:07    518s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:08:39 mem=6492.6M
[02/15 06:02:07    518s] OPERPROF: Starting DPlace-Init at level 1, MEM:6492.6M, EPOCH TIME: 1771156927.856484
[02/15 06:02:07    518s] Processing tracks to init pin-track alignment.
[02/15 06:02:07    518s] z: 1, totalTracks: 0
[02/15 06:02:07    518s] z: 3, totalTracks: 1
[02/15 06:02:07    518s] z: 5, totalTracks: 1
[02/15 06:02:07    518s] z: 7, totalTracks: 1
[02/15 06:02:07    518s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:02:07    518s] #spOpts: rpCkHalo=4 
[02/15 06:02:07    518s] Initializing Route Infrastructure for color support ...
[02/15 06:02:07    518s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6492.6M, EPOCH TIME: 1771156927.856769
[02/15 06:02:07    518s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6492.6M, EPOCH TIME: 1771156927.857394
[02/15 06:02:07    518s] Route Infrastructure Initialized for color support successfully.
[02/15 06:02:07    518s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6492.6M, EPOCH TIME: 1771156927.868264
[02/15 06:02:07    518s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:07    518s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:07    518s] 
[02/15 06:02:07    518s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:02:07    518s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:02:07    518s] 
[02/15 06:02:07    518s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:02:07    518s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.024, REAL:0.024, MEM:6492.6M, EPOCH TIME: 1771156927.891812
[02/15 06:02:07    518s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6492.6M, EPOCH TIME: 1771156927.891926
[02/15 06:02:07    518s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6492.6M, EPOCH TIME: 1771156927.892148
[02/15 06:02:07    518s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6492.6MB).
[02/15 06:02:07    518s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:6492.6M, EPOCH TIME: 1771156927.898577
[02/15 06:02:07    518s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:02:07    518s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10729
[02/15 06:02:07    518s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:08:39 mem=6492.6M
[02/15 06:02:07    518s] Begin: Area Reclaim Optimization
[02/15 06:02:07    518s] *** AreaOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:08:39.0/0:04:42.8 (1.8), mem = 6492.6M
[02/15 06:02:07    518s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.16
[02/15 06:02:08    519s] 
[02/15 06:02:08    519s] Active Setup views: view_tt 
[02/15 06:02:08    519s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10729
[02/15 06:02:08    519s] ### Creating RouteCongInterface, started
[02/15 06:02:08    519s] 
[02/15 06:02:08    519s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 06:02:08    519s] 
[02/15 06:02:08    519s] #optDebug: {0, 1.000}
[02/15 06:02:08    519s] ### Creating RouteCongInterface, finished
[02/15 06:02:08    519s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:02:08    519s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:02:08    519s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:02:08    519s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:02:08    519s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:02:08    519s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:02:08    519s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:02:08    519s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:02:08    519s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6492.6M, EPOCH TIME: 1771156928.368334
[02/15 06:02:08    519s] Found 0 hard placement blockage before merging.
[02/15 06:02:08    519s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6492.6M, EPOCH TIME: 1771156928.368595
[02/15 06:02:08    519s] Reclaim Optimization WNS Slack 0.021  TNS Slack 0.000 Density 56.79
[02/15 06:02:08    519s] +---------+---------+--------+--------+------------+--------+
[02/15 06:02:08    519s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/15 06:02:08    519s] +---------+---------+--------+--------+------------+--------+
[02/15 06:02:08    519s] |   56.79%|        -|   0.021|   0.000|   0:00:00.0| 6492.6M|
[02/15 06:02:08    520s] |   56.79%|        0|   0.021|   0.000|   0:00:00.0| 6492.6M|
[02/15 06:02:08    520s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/15 06:02:08    520s] |   56.79%|        0|   0.021|   0.000|   0:00:00.0| 6492.6M|
[02/15 06:02:09    521s] |   56.79%|        1|   0.021|   0.000|   0:00:01.0| 6492.6M|
[02/15 06:02:09    522s] |   56.79%|        7|   0.021|   0.000|   0:00:00.0| 6492.6M|
[02/15 06:02:09    523s] |   56.79%|        0|   0.021|   0.000|   0:00:00.0| 6492.6M|
[02/15 06:02:09    523s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/15 06:02:09    523s] #optDebug: RTR_SNLTF <10.0000 1.0800> <10.8000> 
[02/15 06:02:09    523s] |   56.79%|        0|   0.021|   0.000|   0:00:00.0| 6492.6M|
[02/15 06:02:09    523s] +---------+---------+--------+--------+------------+--------+
[02/15 06:02:09    523s] Reclaim Optimization End WNS Slack 0.021  TNS Slack 0.000 Density 56.79
[02/15 06:02:09    523s] 
[02/15 06:02:09    523s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 6 **
[02/15 06:02:09    523s] --------------------------------------------------------------
[02/15 06:02:09    523s] |                                   | Total     | Sequential |
[02/15 06:02:09    523s] --------------------------------------------------------------
[02/15 06:02:09    523s] | Num insts resized                 |       6  |       0    |
[02/15 06:02:09    523s] | Num insts undone                  |       1  |       0    |
[02/15 06:02:09    523s] | Num insts Downsized               |       6  |       0    |
[02/15 06:02:09    523s] | Num insts Samesized               |       0  |       0    |
[02/15 06:02:09    523s] | Num insts Upsized                 |       0  |       0    |
[02/15 06:02:09    523s] | Num multiple commits+uncommits    |       0  |       -    |
[02/15 06:02:09    523s] --------------------------------------------------------------
[02/15 06:02:09    523s] Bottom Preferred Layer:
[02/15 06:02:09    523s] +-----------+------------+----------+
[02/15 06:02:09    523s] |   Layer   |    CLK     |   Rule   |
[02/15 06:02:09    523s] +-----------+------------+----------+
[02/15 06:02:09    523s] | M3 (z=3)  |         22 | default  |
[02/15 06:02:09    523s] +-----------+------------+----------+
[02/15 06:02:09    523s] Via Pillar Rule:
[02/15 06:02:09    523s]     None
[02/15 06:02:09    523s] Finished writing unified metrics of routing constraints.
[02/15 06:02:09    523s] 
[02/15 06:02:09    523s] Number of times islegalLocAvaiable called = 11 skipped = 0, called in commitmove = 7, skipped in commitmove = 0
[02/15 06:02:09    523s] End: Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:02.0) **
[02/15 06:02:09    523s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6492.6M, EPOCH TIME: 1771156929.691924
[02/15 06:02:09    523s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10728).
[02/15 06:02:09    523s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:09    523s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:09    523s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:09    523s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.056, REAL:0.018, MEM:6492.6M, EPOCH TIME: 1771156929.709677
[02/15 06:02:09    523s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6492.6M, EPOCH TIME: 1771156929.715605
[02/15 06:02:09    523s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6492.6M, EPOCH TIME: 1771156929.715816
[02/15 06:02:09    523s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6492.6M, EPOCH TIME: 1771156929.716089
[02/15 06:02:09    523s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6492.6M, EPOCH TIME: 1771156929.716924
[02/15 06:02:09    523s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6492.6M, EPOCH TIME: 1771156929.725968
[02/15 06:02:09    523s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:09    523s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:09    523s] 
[02/15 06:02:09    523s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:02:09    523s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:02:09    523s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.024, REAL:0.024, MEM:6492.6M, EPOCH TIME: 1771156929.749626
[02/15 06:02:09    523s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6492.6M, EPOCH TIME: 1771156929.749769
[02/15 06:02:09    523s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6492.6M, EPOCH TIME: 1771156929.749947
[02/15 06:02:09    523s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:6492.6M, EPOCH TIME: 1771156929.752297
[02/15 06:02:09    523s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:6492.6M, EPOCH TIME: 1771156929.752500
[02/15 06:02:09    523s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.037, REAL:0.037, MEM:6492.6M, EPOCH TIME: 1771156929.752622
[02/15 06:02:09    523s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.037, REAL:0.037, MEM:6492.6M, EPOCH TIME: 1771156929.752666
[02/15 06:02:09    523s] TDRefine: refinePlace mode is spiral
[02/15 06:02:09    523s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 06:02:09    523s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.9
[02/15 06:02:09    523s] OPERPROF: Starting Refine-Place at level 1, MEM:6492.6M, EPOCH TIME: 1771156929.753711
[02/15 06:02:09    523s] *** Starting refinePlace (0:08:43 mem=6492.6M) ***
[02/15 06:02:09    523s] Total net bbox length = 9.151e+04 (4.196e+04 4.956e+04) (ext = 7.770e+03)
[02/15 06:02:09    523s] 
[02/15 06:02:09    523s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:02:09    523s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:02:09    523s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6492.6M, EPOCH TIME: 1771156929.762100
[02/15 06:02:09    523s] # Found 5031 legal fixed insts to color.
[02/15 06:02:09    523s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.009, REAL:0.009, MEM:6492.6M, EPOCH TIME: 1771156929.771064
[02/15 06:02:09    523s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:02:09    523s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6492.6M, EPOCH TIME: 1771156929.789056
[02/15 06:02:09    523s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:6492.6M, EPOCH TIME: 1771156929.789869
[02/15 06:02:09    523s] Set min layer with design mode ( 2 )
[02/15 06:02:09    523s] Set max layer with design mode ( 7 )
[02/15 06:02:09    523s] Set min layer with design mode ( 2 )
[02/15 06:02:09    523s] Set max layer with design mode ( 7 )
[02/15 06:02:09    523s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6492.6M, EPOCH TIME: 1771156929.805485
[02/15 06:02:09    523s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:6492.6M, EPOCH TIME: 1771156929.806350
[02/15 06:02:09    523s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6492.6M, EPOCH TIME: 1771156929.806429
[02/15 06:02:09    523s] Starting refinePlace ...
[02/15 06:02:09    523s] Set min layer with design mode ( 2 )
[02/15 06:02:09    523s] Set max layer with design mode ( 7 )
[02/15 06:02:09    523s] One DDP V2 for no tweak run.
[02/15 06:02:09    523s] 
[02/15 06:02:09    523s]  === Spiral for Logical I: (movable: 8202) ===
[02/15 06:02:09    523s] 
[02/15 06:02:09    523s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 06:02:10    524s] 
[02/15 06:02:10    524s]  Info: 0 filler has been deleted!
[02/15 06:02:10    524s] Move report: legalization moves 55 insts, mean move: 1.07 um, max move: 3.24 um spiral
[02/15 06:02:10    524s] 	Max move on inst (FE_OFC354_n_17): (126.10, 143.38) --> (125.02, 141.22)
[02/15 06:02:10    524s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[02/15 06:02:10    524s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:02:10    524s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=6460.6MB) @(0:08:43 - 0:08:44).
[02/15 06:02:10    524s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:02:10    524s] Move report: Detail placement moves 55 insts, mean move: 1.07 um, max move: 3.24 um 
[02/15 06:02:10    524s] 	Max move on inst (FE_OFC354_n_17): (126.10, 143.38) --> (125.02, 141.22)
[02/15 06:02:10    524s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 6460.6MB
[02/15 06:02:10    524s] Statistics of distance of Instance movement in refine placement:
[02/15 06:02:10    524s]   maximum (X+Y) =         3.24 um
[02/15 06:02:10    524s]   inst (FE_OFC354_n_17) with max move: (126.1, 143.38) -> (125.02, 141.22)
[02/15 06:02:10    524s]   mean    (X+Y) =         1.07 um
[02/15 06:02:10    524s] Summary Report:
[02/15 06:02:10    524s] Instances move: 55 (out of 8202 movable)
[02/15 06:02:10    524s] Instances flipped: 0
[02/15 06:02:10    524s] Mean displacement: 1.07 um
[02/15 06:02:10    524s] Max displacement: 3.24 um (Instance: FE_OFC354_n_17) (126.1, 143.38) -> (125.02, 141.22)
[02/15 06:02:10    524s] 	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx2_ASAP7_75t_SL
[02/15 06:02:10    524s] 	Violation at original loc: Overlapping with other instance
[02/15 06:02:10    524s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 06:02:10    524s] Total instances moved : 55
[02/15 06:02:10    524s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.798, REAL:0.369, MEM:6460.6M, EPOCH TIME: 1771156930.175769
[02/15 06:02:10    524s] Total net bbox length = 9.155e+04 (4.198e+04 4.957e+04) (ext = 7.769e+03)
[02/15 06:02:10    524s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 6460.6MB
[02/15 06:02:10    524s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=6460.6MB) @(0:08:43 - 0:08:44).
[02/15 06:02:10    524s] *** Finished refinePlace (0:08:44 mem=6460.6M) ***
[02/15 06:02:10    524s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.9
[02/15 06:02:10    524s] OPERPROF: Finished Refine-Place at level 1, CPU:0.859, REAL:0.432, MEM:6460.6M, EPOCH TIME: 1771156930.185212
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 3.24 um
RPlace-Summary:     Max move: inst FE_OFC354_n_17 cell BUFx2_ASAP7_75t_SL loc (126.10, 143.38) -> (125.02, 141.22)
RPlace-Summary:     Average move dist: 1.07
RPlace-Summary:     Number of inst moved: 55
RPlace-Summary:     Number of movable inst: 8202
[02/15 06:02:10    524s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 06:02:10    524s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6460.6M, EPOCH TIME: 1771156930.269258
[02/15 06:02:10    524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10728).
[02/15 06:02:10    524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:10    524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:10    524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:10    524s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.060, REAL:0.020, MEM:6492.6M, EPOCH TIME: 1771156930.289419
[02/15 06:02:10    524s] *** maximum move = 3.24 um ***
[02/15 06:02:10    524s] *** Finished re-routing un-routed nets (6492.6M) ***
[02/15 06:02:10    524s] OPERPROF: Starting DPlace-Init at level 1, MEM:6492.6M, EPOCH TIME: 1771156930.307193
[02/15 06:02:10    524s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6492.6M, EPOCH TIME: 1771156930.307416
[02/15 06:02:10    524s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6492.6M, EPOCH TIME: 1771156930.307962
[02/15 06:02:10    524s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6492.6M, EPOCH TIME: 1771156930.316311
[02/15 06:02:10    524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:10    524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:10    524s] 
[02/15 06:02:10    524s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:02:10    524s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:02:10    524s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.022, REAL:0.022, MEM:6492.6M, EPOCH TIME: 1771156930.338194
[02/15 06:02:10    524s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6492.6M, EPOCH TIME: 1771156930.338293
[02/15 06:02:10    524s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6492.6M, EPOCH TIME: 1771156930.338497
[02/15 06:02:10    524s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:6492.6M, EPOCH TIME: 1771156930.340871
[02/15 06:02:10    524s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:6492.6M, EPOCH TIME: 1771156930.341083
[02/15 06:02:10    524s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.034, MEM:6492.6M, EPOCH TIME: 1771156930.341211
[02/15 06:02:10    524s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:02:10    524s] 
[02/15 06:02:10    524s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=6492.6M) ***
[02/15 06:02:10    524s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:02:10    524s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10728
[02/15 06:02:10    524s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.16
[02/15 06:02:10    524s] *** AreaOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.5/0:00:02.4 (2.2), totSession cpu/real = 0:08:44.5/0:04:45.2 (1.8), mem = 6492.6M
[02/15 06:02:10    524s] 
[02/15 06:02:10    524s] =============================================================================================
[02/15 06:02:10    524s]  Step TAT Report : AreaOpt #3 / clock_opt_design #1                             23.14-s088_1
[02/15 06:02:10    524s] =============================================================================================
[02/15 06:02:10    524s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:02:10    524s] ---------------------------------------------------------------------------------------------
[02/15 06:02:10    524s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[02/15 06:02:10    524s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:10    524s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.1    1.0
[02/15 06:02:10    524s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 06:02:10    524s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:10    524s] [ OptimizationStep       ]      1   0:00:00.4  (  14.7 % )     0:00:01.2 /  0:00:03.7    3.0
[02/15 06:02:10    524s] [ OptSingleIteration     ]      6   0:00:00.1  (   4.4 % )     0:00:00.9 /  0:00:03.3    3.8
[02/15 06:02:10    524s] [ OptGetWeight           ]    308   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[02/15 06:02:10    524s] [ OptEval                ]    308   0:00:00.4  (  17.5 % )     0:00:00.4 /  0:00:02.3    5.4
[02/15 06:02:10    524s] [ OptCommit              ]    308   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[02/15 06:02:10    524s] [ PostCommitDelayUpdate  ]    309   0:00:00.0  (   1.1 % )     0:00:00.2 /  0:00:00.5    2.3
[02/15 06:02:10    524s] [ IncrDelayCalc          ]     29   0:00:00.2  (   8.7 % )     0:00:00.2 /  0:00:00.5    2.4
[02/15 06:02:10    524s] [ RefinePlace            ]      1   0:00:00.7  (  28.1 % )     0:00:00.7 /  0:00:01.3    1.8
[02/15 06:02:10    524s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.6
[02/15 06:02:10    524s] [ IncrTimingUpdate       ]      7   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.3    3.5
[02/15 06:02:10    524s] [ MISC                   ]          0:00:00.4  (  14.9 % )     0:00:00.4 /  0:00:00.4    1.0
[02/15 06:02:10    524s] ---------------------------------------------------------------------------------------------
[02/15 06:02:10    524s]  AreaOpt #3 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:05.5    2.2
[02/15 06:02:10    524s] ---------------------------------------------------------------------------------------------
[02/15 06:02:10    524s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10728
[02/15 06:02:10    524s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6364.6M, EPOCH TIME: 1771156930.386934
[02/15 06:02:10    524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:02:10    524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:10    524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:10    524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:10    524s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.045, REAL:0.015, MEM:6364.6M, EPOCH TIME: 1771156930.401669
[02/15 06:02:10    524s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:03, mem=6364.58M, totSessionCpu=0:08:45).
[02/15 06:02:10    524s] Begin: Collecting metrics
[02/15 06:02:10    524s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.024 |   -0.024 |           |       -0 |       56.87 | 0:00:04  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.021 |           |        0 |       56.90 | 0:00:03  |        6357 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.85 | 0:00:03  |        6357 |      |     |
| area_reclaiming_2       |     0.021 |    0.021 |         0 |        0 |       56.79 | 0:00:10  |        6365 |      |     |
| area_reclaiming_3       |     0.021 |    0.021 |         0 |        0 |       56.79 | 0:00:03  |        6365 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:02:10    524s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3695.5M, current mem=3661.0M)

[02/15 06:02:10    524s] End: Collecting metrics
[02/15 06:02:10    524s] *** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:08:44.8/0:04:45.5 (1.8), mem = 6364.6M
[02/15 06:02:10    524s] Starting local wire reclaim
[02/15 06:02:10    524s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:6364.6M, EPOCH TIME: 1771156930.672516
[02/15 06:02:10    524s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:6364.6M, EPOCH TIME: 1771156930.672605
[02/15 06:02:10    524s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6364.6M, EPOCH TIME: 1771156930.672681
[02/15 06:02:10    524s] Processing tracks to init pin-track alignment.
[02/15 06:02:10    524s] z: 1, totalTracks: 0
[02/15 06:02:10    524s] z: 3, totalTracks: 1
[02/15 06:02:10    524s] z: 5, totalTracks: 1
[02/15 06:02:10    524s] z: 7, totalTracks: 1
[02/15 06:02:10    524s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:02:10    524s] #spOpts: rpCkHalo=4 
[02/15 06:02:10    524s] Initializing Route Infrastructure for color support ...
[02/15 06:02:10    524s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:6364.6M, EPOCH TIME: 1771156930.672909
[02/15 06:02:10    524s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:6364.6M, EPOCH TIME: 1771156930.673436
[02/15 06:02:10    524s] Route Infrastructure Initialized for color support successfully.
[02/15 06:02:10    524s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:6364.6M, EPOCH TIME: 1771156930.682368
[02/15 06:02:10    524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:10    524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:10    524s] Processing tracks to init pin-track alignment.
[02/15 06:02:10    524s] z: 1, totalTracks: 0
[02/15 06:02:10    524s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:02:10    524s] z: 3, totalTracks: 1
[02/15 06:02:10    524s] z: 5, totalTracks: 1
[02/15 06:02:10    524s] z: 7, totalTracks: 1
[02/15 06:02:10    524s] 
[02/15 06:02:10    524s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:02:10    524s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:02:10    524s] 
[02/15 06:02:10    524s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:02:10    524s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.020, REAL:0.019, MEM:6364.6M, EPOCH TIME: 1771156930.701863
[02/15 06:02:10    524s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:6364.6M, EPOCH TIME: 1771156930.701958
[02/15 06:02:10    524s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:6364.6M, EPOCH TIME: 1771156930.702166
[02/15 06:02:10    524s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6364.6MB).
[02/15 06:02:10    524s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.032, REAL:0.032, MEM:6364.6M, EPOCH TIME: 1771156930.704527
[02/15 06:02:10    524s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.032, REAL:0.032, MEM:6364.6M, EPOCH TIME: 1771156930.704567
[02/15 06:02:10    524s] TDRefine: refinePlace mode is spiral
[02/15 06:02:10    524s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 06:02:10    524s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.10
[02/15 06:02:10    524s] OPERPROF:   Starting Refine-Place at level 2, MEM:6364.6M, EPOCH TIME: 1771156930.705592
[02/15 06:02:10    524s] *** Starting refinePlace (0:08:45 mem=6364.6M) ***
[02/15 06:02:10    524s] Total net bbox length = 9.155e+04 (4.198e+04 4.957e+04) (ext = 7.769e+03)
[02/15 06:02:10    524s] 
[02/15 06:02:10    524s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:02:10    524s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:02:10    524s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:6364.6M, EPOCH TIME: 1771156930.714606
[02/15 06:02:10    524s] # Found 5031 legal fixed insts to color.
[02/15 06:02:10    524s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.008, REAL:0.008, MEM:6364.6M, EPOCH TIME: 1771156930.722170
[02/15 06:02:10    524s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6364.6M, EPOCH TIME: 1771156930.734904
[02/15 06:02:10    524s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:6364.6M, EPOCH TIME: 1771156930.735611
[02/15 06:02:10    524s] Set min layer with design mode ( 2 )
[02/15 06:02:10    524s] Set max layer with design mode ( 7 )
[02/15 06:02:10    524s] Set min layer with design mode ( 2 )
[02/15 06:02:10    524s] Set max layer with design mode ( 7 )
[02/15 06:02:10    524s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6364.6M, EPOCH TIME: 1771156930.741015
[02/15 06:02:10    524s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:6364.6M, EPOCH TIME: 1771156930.741814
[02/15 06:02:10    524s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:6364.6M, EPOCH TIME: 1771156930.741901
[02/15 06:02:10    524s] Starting refinePlace ...
[02/15 06:02:10    524s] Set min layer with design mode ( 2 )
[02/15 06:02:10    524s] Set max layer with design mode ( 7 )
[02/15 06:02:10    524s] One DDP V2 for no tweak run.
[02/15 06:02:10    524s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:6364.6M, EPOCH TIME: 1771156930.750677
[02/15 06:02:10    524s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:6492.6M, EPOCH TIME: 1771156930.774542
[02/15 06:02:10    524s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:6492.6M, EPOCH TIME: 1771156930.775696
[02/15 06:02:10    524s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:6492.6M, EPOCH TIME: 1771156930.775879
[02/15 06:02:10    524s] MP Top (8202): mp=1.050. U=0.566.
[02/15 06:02:10    524s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.007, REAL:0.007, MEM:6492.6M, EPOCH TIME: 1771156930.781288
[02/15 06:02:10    524s] [Pin padding] pin density ratio 0.45
[02/15 06:02:10    524s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:6492.6M, EPOCH TIME: 1771156930.784495
[02/15 06:02:10    524s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:6492.6M, EPOCH TIME: 1771156930.784589
[02/15 06:02:10    524s] OPERPROF:             Starting InitSKP at level 7, MEM:6492.6M, EPOCH TIME: 1771156930.785002
[02/15 06:02:10    524s] no activity file in design. spp won't run.
[02/15 06:02:10    524s] no activity file in design. spp won't run.
[02/15 06:02:11    526s] *** Finished SKP initialization (cpu=0:00:01.5, real=0:00:01.0)***
[02/15 06:02:11    526s] OPERPROF:             Finished InitSKP at level 7, CPU:1.484, REAL:0.718, MEM:6556.6M, EPOCH TIME: 1771156931.503168
[02/15 06:02:11    526s] Wait...
[02/15 06:02:11    526s] Timing cost in AAE based: 1899941.7110285724047571
[02/15 06:02:11    526s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:1.777, REAL:0.821, MEM:6596.6M, EPOCH TIME: 1771156931.606033
[02/15 06:02:11    526s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:1.778, REAL:0.823, MEM:6596.6M, EPOCH TIME: 1771156931.607109
[02/15 06:02:11    526s] SKP cleared!
[02/15 06:02:11    526s] AAE Timing clean up.
[02/15 06:02:11    526s] Tweakage: fix icg 1, fix clk 0.
[02/15 06:02:11    526s] Tweakage: density cost 1, scale 0.4.
[02/15 06:02:11    526s] Tweakage: activity cost 0, scale 1.0.
[02/15 06:02:11    526s] Tweakage: timing cost on, scale 1.0.
[02/15 06:02:11    526s] Tweakage: congestion cost on, scale 1.0.
[02/15 06:02:11    526s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:6492.6M, EPOCH TIME: 1771156931.617635
[02/15 06:02:11    526s] Cut to 2 partitions.
[02/15 06:02:11    526s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:6492.6M, EPOCH TIME: 1771156931.629306
[02/15 06:02:11    527s] Tweakage swap 347 pairs.
[02/15 06:02:12    527s] Tweakage swap 187 pairs.
[02/15 06:02:12    528s] Tweakage swap 205 pairs.
[02/15 06:02:13    528s] Tweakage swap 102 pairs.
[02/15 06:02:13    529s] Tweakage swap 23 pairs.
[02/15 06:02:14    529s] Tweakage swap 17 pairs.
[02/15 06:02:14    530s] Tweakage swap 23 pairs.
[02/15 06:02:15    531s] Tweakage swap 10 pairs.
[02/15 06:02:15    531s] Tweakage swap 4 pairs.
[02/15 06:02:16    532s] Tweakage swap 4 pairs.
[02/15 06:02:16    532s] Tweakage swap 1 pairs.
[02/15 06:02:17    533s] Tweakage swap 2 pairs.
[02/15 06:02:17    533s] Tweakage swap 118 pairs.
[02/15 06:02:18    534s] Tweakage swap 67 pairs.
[02/15 06:02:18    534s] Tweakage swap 67 pairs.
[02/15 06:02:19    535s] Tweakage swap 25 pairs.
[02/15 06:02:19    535s] Cleanup congestion map
[02/15 06:02:19    535s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:02:19    535s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:02:19    535s] High layer ICDP is OFF.
[02/15 06:02:19    535s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:02:19    535s] Starting Early Global Route supply map. mem = 6492.6M
[02/15 06:02:19    535s] (I)      Initializing eGR engine (regular)
[02/15 06:02:19    535s] Set min layer with design mode ( 2 )
[02/15 06:02:19    535s] Set max layer with design mode ( 7 )
[02/15 06:02:19    535s] (I)      clean place blk overflow:
[02/15 06:02:19    535s] (I)      H : enabled 1.00 0
[02/15 06:02:19    535s] (I)      V : enabled 1.00 0
[02/15 06:02:19    535s] (I)      Initializing eGR engine (regular)
[02/15 06:02:19    535s] Set min layer with design mode ( 2 )
[02/15 06:02:19    535s] Set max layer with design mode ( 7 )
[02/15 06:02:19    535s] (I)      clean place blk overflow:
[02/15 06:02:19    535s] (I)      H : enabled 1.00 0
[02/15 06:02:19    535s] (I)      V : enabled 1.00 0
[02/15 06:02:19    535s] (I)      Started Early Global Route kernel ( Curr Mem: 5.51 MB )
[02/15 06:02:19    535s] (I)      Running eGR Regular flow
[02/15 06:02:19    535s] (I)      # wire layers (front) : 11
[02/15 06:02:19    535s] (I)      # wire layers (back)  : 0
[02/15 06:02:19    535s] (I)      min wire layer : 1
[02/15 06:02:19    535s] (I)      max wire layer : 10
[02/15 06:02:19    535s] (I)      # cut layers (front) : 10
[02/15 06:02:19    535s] (I)      # cut layers (back)  : 0
[02/15 06:02:19    535s] (I)      min cut layer : 1
[02/15 06:02:19    535s] (I)      max cut layer : 9
[02/15 06:02:19    535s] (I)      ================================ Layers ================================
[02/15 06:02:19    535s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:02:19    535s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 06:02:19    535s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:02:19    535s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 06:02:19    535s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 06:02:19    535s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:02:19    535s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 06:02:19    535s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:02:19    535s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 06:02:19    535s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:02:19    535s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 06:02:19    535s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:02:19    535s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 06:02:19    535s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:02:19    535s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 06:02:19    535s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:02:19    535s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 06:02:19    535s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:02:19    535s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 06:02:19    535s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:02:19    535s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 06:02:19    535s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:02:19    535s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 06:02:19    535s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 06:02:19    535s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:02:19    535s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 06:02:19    535s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 06:02:19    535s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 06:02:19    535s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 06:02:19    535s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:02:19    535s] Finished Early Global Route supply map. mem = 6492.6M
[02/15 06:02:19    535s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:02:19    535s] icdp demand smooth ratio : 0.786176
[02/15 06:02:19    535s] Cleanup congestion map
[02/15 06:02:19    535s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:02:19    535s] Cleanup congestion map
[02/15 06:02:19    535s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:02:19    535s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:02:19    535s] High layer ICDP is OFF.
[02/15 06:02:19    535s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:02:19    535s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:02:19    535s] icdp demand smooth ratio : 0.785074
[02/15 06:02:19    535s] Cleanup congestion map
[02/15 06:02:19    535s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:02:19    535s] Cleanup congestion map
[02/15 06:02:19    535s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:02:19    535s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:02:19    535s] High layer ICDP is OFF.
[02/15 06:02:19    535s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:02:19    535s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:02:19    535s] icdp demand smooth ratio : 0.784325
[02/15 06:02:19    535s] Cleanup congestion map
[02/15 06:02:19    535s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:02:19    535s] Cleanup congestion map
[02/15 06:02:19    535s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:02:19    535s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:02:19    536s] High layer ICDP is OFF.
[02/15 06:02:19    536s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:02:19    536s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:02:19    536s] icdp demand smooth ratio : 0.783851
[02/15 06:02:19    536s] Cleanup congestion map
[02/15 06:02:19    536s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:02:20    536s] Tweakage swap 33 pairs.
[02/15 06:02:20    537s] Tweakage swap 18 pairs.
[02/15 06:02:20    537s] Tweakage swap 15 pairs.
[02/15 06:02:21    538s] Tweakage swap 10 pairs.
[02/15 06:02:21    538s] Cleanup congestion map
[02/15 06:02:21    538s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:02:21    538s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:02:21    538s] High layer ICDP is OFF.
[02/15 06:02:21    538s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:02:21    538s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:02:21    538s] icdp demand smooth ratio : 0.783356
[02/15 06:02:21    538s] Cleanup congestion map
[02/15 06:02:21    538s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:02:21    538s] Cleanup congestion map
[02/15 06:02:21    538s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:02:21    538s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:02:21    538s] High layer ICDP is OFF.
[02/15 06:02:21    538s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:02:21    538s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:02:21    538s] icdp demand smooth ratio : 0.783226
[02/15 06:02:21    538s] Cleanup congestion map
[02/15 06:02:21    538s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:02:21    538s] Cleanup congestion map
[02/15 06:02:21    538s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:02:21    538s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:02:21    538s] High layer ICDP is OFF.
[02/15 06:02:21    538s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:02:21    538s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:02:21    538s] icdp demand smooth ratio : 0.783233
[02/15 06:02:21    538s] Cleanup congestion map
[02/15 06:02:21    538s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:02:21    538s] Cleanup congestion map
[02/15 06:02:21    538s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:02:21    538s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:02:21    538s] High layer ICDP is OFF.
[02/15 06:02:21    538s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:02:21    538s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:02:21    538s] icdp demand smooth ratio : 0.783212
[02/15 06:02:21    539s] Cleanup congestion map
[02/15 06:02:21    539s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:02:22    539s] Tweakage swap 2 pairs.
[02/15 06:02:22    540s] Tweakage swap 1 pairs.
[02/15 06:02:23    540s] Tweakage swap 2 pairs.
[02/15 06:02:23    540s] Tweakage swap 2 pairs.
[02/15 06:02:23    541s] Cleanup congestion map
[02/15 06:02:23    541s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:02:23    541s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:02:23    541s] High layer ICDP is OFF.
[02/15 06:02:23    541s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:02:23    541s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:02:23    541s] icdp demand smooth ratio : 0.783145
[02/15 06:02:23    541s] Cleanup congestion map
[02/15 06:02:23    541s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:02:23    541s] Cleanup congestion map
[02/15 06:02:23    541s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:02:23    541s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:02:23    541s] High layer ICDP is OFF.
[02/15 06:02:23    541s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:02:23    541s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:02:23    541s] icdp demand smooth ratio : 0.783143
[02/15 06:02:23    541s] Cleanup congestion map
[02/15 06:02:23    541s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:02:23    541s] Cleanup congestion map
[02/15 06:02:23    541s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:02:23    541s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:02:23    541s] High layer ICDP is OFF.
[02/15 06:02:23    541s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:02:23    541s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:02:23    541s] icdp demand smooth ratio : 0.783134
[02/15 06:02:23    541s] Cleanup congestion map
[02/15 06:02:23    541s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:02:23    541s] Cleanup congestion map
[02/15 06:02:23    541s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:02:23    541s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:02:23    541s] High layer ICDP is OFF.
[02/15 06:02:23    541s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:02:23    541s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:02:23    541s] icdp demand smooth ratio : 0.783130
[02/15 06:02:23    541s] Cleanup congestion map
[02/15 06:02:23    541s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:02:24    541s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:15.187, REAL:12.387, MEM:6492.6M, EPOCH TIME: 1771156944.016334
[02/15 06:02:24    541s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:15.200, REAL:12.400, MEM:6492.6M, EPOCH TIME: 1771156944.017491
[02/15 06:02:24    541s] Cleanup congestion map
[02/15 06:02:24    541s] Call icdpEval cleanup ...
[02/15 06:02:24    541s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:17.029, REAL:13.270, MEM:6364.6M, EPOCH TIME: 1771156944.020787
[02/15 06:02:24    541s] Move report: Congestion aware Tweak moves 2484 insts, mean move: 2.18 um, max move: 21.60 um 
[02/15 06:02:24    541s] 	Max move on inst (TIE_LTIEHI_40): (40.13, 86.14) --> (40.13, 64.54)
[02/15 06:02:24    541s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:17.0, real=0:00:14.0, mem=6364.6mb) @(0:08:45 - 0:09:02).
[02/15 06:02:24    541s] Cleanup congestion map
[02/15 06:02:24    541s] 
[02/15 06:02:24    541s]  === Spiral for Logical I: (movable: 8202) ===
[02/15 06:02:24    541s] 
[02/15 06:02:24    541s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 06:02:24    542s] 
[02/15 06:02:24    542s]  Info: 0 filler has been deleted!
[02/15 06:02:24    542s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/15 06:02:24    542s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[02/15 06:02:24    542s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:02:24    542s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=6332.6MB) @(0:09:02 - 0:09:03).
[02/15 06:02:24    542s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:02:24    542s] Move report: Detail placement moves 2484 insts, mean move: 2.18 um, max move: 21.60 um 
[02/15 06:02:24    542s] 	Max move on inst (TIE_LTIEHI_40): (40.13, 86.14) --> (40.13, 64.54)
[02/15 06:02:24    542s] 	Runtime: CPU: 0:00:17.8 REAL: 0:00:14.0 MEM: 6332.6MB
[02/15 06:02:24    542s] Statistics of distance of Instance movement in refine placement:
[02/15 06:02:24    542s]   maximum (X+Y) =        21.60 um
[02/15 06:02:24    542s]   inst (TIE_LTIEHI_40) with max move: (40.132, 86.14) -> (40.132, 64.54)
[02/15 06:02:24    542s]   mean    (X+Y) =         2.18 um
[02/15 06:02:24    542s] Total instances flipped for legalization: 20
[02/15 06:02:24    542s] Summary Report:
[02/15 06:02:24    542s] Instances move: 2484 (out of 8202 movable)
[02/15 06:02:24    542s] Instances flipped: 20
[02/15 06:02:24    542s] Mean displacement: 2.18 um
[02/15 06:02:24    542s] Max displacement: 21.60 um (Instance: TIE_LTIEHI_40) (40.132, 86.14) -> (40.132, 64.54)
[02/15 06:02:24    542s] 	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: TIEHIx1_ASAP7_75t_SL
[02/15 06:02:24    542s] 	Violation at original loc: Overlapping with other instance
[02/15 06:02:24    542s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 06:02:24    542s] Total instances moved : 2484
[02/15 06:02:24    542s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:17.816, REAL:13.616, MEM:6332.6M, EPOCH TIME: 1771156944.358331
[02/15 06:02:24    542s] Total net bbox length = 9.041e+04 (4.136e+04 4.905e+04) (ext = 7.766e+03)
[02/15 06:02:24    542s] Runtime: CPU: 0:00:17.9 REAL: 0:00:14.0 MEM: 6332.6MB
[02/15 06:02:24    542s] [CPU] RefinePlace/total (cpu=0:00:17.9, real=0:00:14.0, mem=6332.6MB) @(0:08:45 - 0:09:03).
[02/15 06:02:24    542s] *** Finished refinePlace (0:09:03 mem=6332.6M) ***
[02/15 06:02:24    542s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.10
[02/15 06:02:24    542s] OPERPROF:   Finished Refine-Place at level 2, CPU:17.860, REAL:13.660, MEM:6332.6M, EPOCH TIME: 1771156944.365781
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 21.60 um
RPlace-Summary:     Max move: inst TIE_LTIEHI_40 cell TIEHIx1_ASAP7_75t_SL loc (40.13, 86.14) -> (40.13, 64.54)
RPlace-Summary:     Average move dist: 2.18
RPlace-Summary:     Number of inst moved: 2484
RPlace-Summary:     Number of movable inst: 8202
[02/15 06:02:24    542s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 06:02:24    542s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:6332.6M, EPOCH TIME: 1771156944.367102
[02/15 06:02:24    542s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10728).
[02/15 06:02:24    542s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:24    542s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:24    542s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:24    542s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.052, REAL:0.018, MEM:6364.6M, EPOCH TIME: 1771156944.385539
[02/15 06:02:24    542s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:17.946, REAL:13.713, MEM:6364.6M, EPOCH TIME: 1771156944.385672
[02/15 06:02:24    542s] *** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:18.0/0:00:13.7 (1.3), totSession cpu/real = 0:09:02.8/0:04:59.2 (1.8), mem = 6364.6M
[02/15 06:02:24    542s] 
[02/15 06:02:24    542s] =============================================================================================
[02/15 06:02:24    542s]  Step TAT Report : LocalWireReclaim #1 / clock_opt_design #1                    23.14-s088_1
[02/15 06:02:24    542s] =============================================================================================
[02/15 06:02:24    542s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:02:24    542s] ---------------------------------------------------------------------------------------------
[02/15 06:02:24    542s] [ RefinePlace            ]      1   0:00:13.7  (  99.5 % )     0:00:13.7 /  0:00:17.9    1.3
[02/15 06:02:24    542s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 06:02:24    542s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:24    542s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.9
[02/15 06:02:24    542s] ---------------------------------------------------------------------------------------------
[02/15 06:02:24    542s]  LocalWireReclaim #1 TOTAL          0:00:13.7  ( 100.0 % )     0:00:13.7 /  0:00:18.0    1.3
[02/15 06:02:24    542s] ---------------------------------------------------------------------------------------------
[02/15 06:02:24    542s] Begin: Collecting metrics
[02/15 06:02:24    542s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |    -0.024 |   -0.024 |           |       -0 |       56.87 | 0:00:04  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.021 |           |        0 |       56.90 | 0:00:03  |        6357 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.85 | 0:00:03  |        6357 |      |     |
| area_reclaiming_2       |     0.021 |    0.021 |         0 |        0 |       56.79 | 0:00:10  |        6365 |      |     |
| area_reclaiming_3       |     0.021 |    0.021 |         0 |        0 |       56.79 | 0:00:03  |        6365 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:14  |        6365 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:02:24    542s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3661.0M, current mem=3652.0M)

[02/15 06:02:24    542s] End: Collecting metrics
[02/15 06:02:24    543s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/15 06:02:24    543s] #################################################################################
[02/15 06:02:24    543s] # Design Stage: PreRoute
[02/15 06:02:24    543s] # Design Name: systolic_top
[02/15 06:02:24    543s] # Design Mode: 45nm
[02/15 06:02:24    543s] # Analysis Mode: MMMC Non-OCV 
[02/15 06:02:24    543s] # Parasitics Mode: No SPEF/RCDB 
[02/15 06:02:24    543s] # Signoff Settings: SI Off 
[02/15 06:02:24    543s] #################################################################################
[02/15 06:02:25    544s] Calculate delays in Single mode...
[02/15 06:02:25    544s] Topological Sorting (REAL = 0:00:00.0, MEM = 6265.0M, InitMEM = 6265.0M)
[02/15 06:02:25    544s] Start delay calculation (fullDC) (8 T). (MEM=3584.55)
[02/15 06:02:25    544s] End AAE Lib Interpolated Model. (MEM=3596.003906 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:02:26    550s] Total number of fetched objects 8723
[02/15 06:02:26    550s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[02/15 06:02:26    550s] End delay calculation. (MEM=3651.59 CPU=0:00:05.4 REAL=0:00:01.0)
[02/15 06:02:26    550s] End delay calculation (fullDC). (MEM=3651.59 CPU=0:00:06.2 REAL=0:00:01.0)
[02/15 06:02:26    550s] *** CDM Built up (cpu=0:00:07.7  real=0:00:02.0  mem= 6244.5M) ***
[02/15 06:02:27    552s] eGR doReRoute: optGuide
[02/15 06:02:27    552s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6276.5M, EPOCH TIME: 1771156947.099734
[02/15 06:02:27    552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:27    552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:27    552s] Cell systolic_top LLGs are deleted
[02/15 06:02:27    552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:27    552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:27    552s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:6276.5M, EPOCH TIME: 1771156947.100847
[02/15 06:02:27    552s] {MMLU 0 22 8723}
[02/15 06:02:27    552s] [oiLAM] Zs 7, 11
[02/15 06:02:27    552s] ### Creating LA Mngr. totSessionCpu=0:09:13 mem=6276.5M
[02/15 06:02:27    552s] ### Creating LA Mngr, finished. totSessionCpu=0:09:13 mem=6276.5M
[02/15 06:02:27    552s] Running pre-eGR process
[02/15 06:02:27    552s] Set min layer with design mode ( 2 )
[02/15 06:02:27    552s] Set max layer with design mode ( 7 )
[02/15 06:02:27    552s] Set min layer with design mode ( 2 )
[02/15 06:02:27    552s] Set max layer with design mode ( 7 )
[02/15 06:02:27    552s] (I)      Started Import and model ( Curr Mem: 5.24 MB )
[02/15 06:02:27    552s] (I)      == Non-default Options ==
[02/15 06:02:27    552s] (I)      Maximum routing layer                              : 7
[02/15 06:02:27    552s] (I)      Top routing layer                                  : 7
[02/15 06:02:27    552s] (I)      Number of threads                                  : 8
[02/15 06:02:27    552s] (I)      Route tie net to shape                             : auto
[02/15 06:02:27    552s] (I)      Method to set GCell size                           : row
[02/15 06:02:27    552s] (I)      Tie hi/lo max fanout                               : 5
[02/15 06:02:27    552s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 06:02:27    552s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 06:02:27    552s] Removed 1 out of boundary tracks from layer 2
[02/15 06:02:27    552s] Removed 1 out of boundary tracks from layer 2
[02/15 06:02:27    552s] (I)      ============== Pin Summary ==============
[02/15 06:02:27    552s] (I)      +-------+--------+---------+------------+
[02/15 06:02:27    552s] (I)      | Layer | # pins | % total |      Group |
[02/15 06:02:27    552s] (I)      +-------+--------+---------+------------+
[02/15 06:02:27    552s] (I)      |     1 |  28705 |   92.19 |        Pin |
[02/15 06:02:27    552s] (I)      |     2 |   2431 |    7.81 | Pin access |
[02/15 06:02:27    552s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 06:02:27    552s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 06:02:27    552s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 06:02:27    552s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 06:02:27    552s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 06:02:27    552s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 06:02:27    552s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 06:02:27    552s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 06:02:27    552s] (I)      +-------+--------+---------+------------+
[02/15 06:02:27    552s] (I)      Custom ignore net properties:
[02/15 06:02:27    552s] (I)      1 : NotLegal
[02/15 06:02:27    552s] (I)      Default ignore net properties:
[02/15 06:02:27    552s] (I)      1 : Special
[02/15 06:02:27    552s] (I)      2 : Analog
[02/15 06:02:27    552s] (I)      3 : Fixed
[02/15 06:02:27    552s] (I)      4 : Skipped
[02/15 06:02:27    552s] (I)      5 : MixedSignal
[02/15 06:02:27    552s] (I)      Prerouted net properties:
[02/15 06:02:27    552s] (I)      1 : NotLegal
[02/15 06:02:27    552s] (I)      2 : Special
[02/15 06:02:27    552s] (I)      3 : Analog
[02/15 06:02:27    552s] (I)      4 : Fixed
[02/15 06:02:27    552s] (I)      5 : Skipped
[02/15 06:02:27    552s] (I)      6 : MixedSignal
[02/15 06:02:27    552s] [NR-eGR] Early global route reroute all routable nets
[02/15 06:02:27    552s] (I)      Use row-based GCell size
[02/15 06:02:27    552s] (I)      Use row-based GCell align
[02/15 06:02:27    552s] (I)      layer 0 area = 170496
[02/15 06:02:27    552s] (I)      layer 1 area = 170496
[02/15 06:02:27    552s] (I)      layer 2 area = 170496
[02/15 06:02:27    552s] (I)      layer 3 area = 512000
[02/15 06:02:27    552s] (I)      layer 4 area = 512000
[02/15 06:02:27    552s] (I)      layer 5 area = 560000
[02/15 06:02:27    552s] (I)      layer 6 area = 560000
[02/15 06:02:27    552s] (I)      GCell unit size   : 4320
[02/15 06:02:27    552s] (I)      GCell multiplier  : 1
[02/15 06:02:27    552s] (I)      GCell row height  : 4320
[02/15 06:02:27    552s] (I)      Actual row height : 4320
[02/15 06:02:27    552s] (I)      GCell align ref   : 24880 24880
[02/15 06:02:27    552s] missing default track structure on layer 1
[02/15 06:02:27    552s] [NR-eGR] Track table information for default rule: 
[02/15 06:02:27    552s] [NR-eGR] M1 has no routable track
[02/15 06:02:27    552s] [NR-eGR] M2 has non-uniform track structure
[02/15 06:02:27    552s] [NR-eGR] M3 has single uniform track structure
[02/15 06:02:27    552s] [NR-eGR] M4 has single uniform track structure
[02/15 06:02:27    552s] [NR-eGR] M5 has single uniform track structure
[02/15 06:02:27    552s] [NR-eGR] M6 has single uniform track structure
[02/15 06:02:27    552s] [NR-eGR] M7 has single uniform track structure
[02/15 06:02:27    552s] [NR-eGR] M8 has single uniform track structure
[02/15 06:02:27    552s] [NR-eGR] M9 has single uniform track structure
[02/15 06:02:27    552s] [NR-eGR] Pad has single uniform track structure
[02/15 06:02:27    552s] (I)      ============== Default via ===============
[02/15 06:02:27    552s] (I)      +---+------------------+-----------------+
[02/15 06:02:27    552s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 06:02:27    552s] (I)      +---+------------------+-----------------+
[02/15 06:02:27    552s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 06:02:27    552s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 06:02:27    552s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 06:02:27    552s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 06:02:27    552s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 06:02:27    552s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 06:02:27    552s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 06:02:27    552s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 06:02:27    552s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 06:02:27    552s] (I)      +---+------------------+-----------------+
[02/15 06:02:27    552s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 06:02:27    552s] [NR-eGR] Read 5650 PG shapes
[02/15 06:02:27    552s] [NR-eGR] Read 0 clock shapes
[02/15 06:02:27    552s] [NR-eGR] Read 0 other shapes
[02/15 06:02:27    552s] [NR-eGR] #Routing Blockages  : 0
[02/15 06:02:27    552s] [NR-eGR] #Bump Blockages     : 0
[02/15 06:02:27    552s] [NR-eGR] #Instance Blockages : 10328
[02/15 06:02:27    552s] [NR-eGR] #PG Blockages       : 5650
[02/15 06:02:27    552s] [NR-eGR] #Halo Blockages     : 0
[02/15 06:02:27    552s] [NR-eGR] #Boundary Blockages : 0
[02/15 06:02:27    552s] [NR-eGR] #Clock Blockages    : 0
[02/15 06:02:27    552s] [NR-eGR] #Other Blockages    : 0
[02/15 06:02:27    552s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 06:02:27    552s] [NR-eGR] #prerouted nets         : 22
[02/15 06:02:27    552s] [NR-eGR] #prerouted special nets : 0
[02/15 06:02:27    552s] [NR-eGR] #prerouted wires        : 3274
[02/15 06:02:27    552s] [NR-eGR] Read 8339 nets ( ignored 22 )
[02/15 06:02:27    552s] (I)        Front-side 8339 ( ignored 22 )
[02/15 06:02:27    552s] (I)        Back-side  0 ( ignored 0 )
[02/15 06:02:27    552s] (I)        Both-side  0 ( ignored 0 )
[02/15 06:02:27    552s] (I)      handle routing halo
[02/15 06:02:27    552s] (I)      Reading macro buffers
[02/15 06:02:27    552s] (I)      Number of macro buffers: 0
[02/15 06:02:27    552s] (I)      early_global_route_priority property id does not exist.
[02/15 06:02:27    552s] (I)      Read Num Blocks=16411  Num Prerouted Wires=3274  Num CS=0
[02/15 06:02:27    552s] (I)      Layer 1 (H) : #blockages 13016 : #preroutes 1936
[02/15 06:02:27    552s] (I)      Layer 2 (V) : #blockages 2688 : #preroutes 1008
[02/15 06:02:27    552s] (I)      Layer 3 (H) : #blockages 353 : #preroutes 290
[02/15 06:02:27    552s] (I)      Layer 4 (V) : #blockages 184 : #preroutes 38
[02/15 06:02:27    552s] (I)      Layer 5 (H) : #blockages 102 : #preroutes 2
[02/15 06:02:27    552s] (I)      Layer 6 (V) : #blockages 68 : #preroutes 0
[02/15 06:02:27    552s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 06:02:27    552s] (I)      Track adjustment: Reducing 23538 tracks (15.00%) for Layer5
[02/15 06:02:27    552s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 06:02:27    552s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 06:02:27    552s] (I)      Number of ignored nets                =     22
[02/15 06:02:27    552s] (I)      Number of connected nets              =      0
[02/15 06:02:27    552s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[02/15 06:02:27    552s] (I)      Number of clock nets                  =     22.  Ignored: No
[02/15 06:02:27    552s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 06:02:27    552s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 06:02:27    552s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 06:02:27    552s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 06:02:27    552s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 06:02:27    552s] (I)      Ndr track 0 does not exist
[02/15 06:02:27    552s] (I)      ---------------------Grid Graph Info--------------------
[02/15 06:02:27    552s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 06:02:27    552s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 06:02:27    552s] (I)      Site width          :   864  (dbu)
[02/15 06:02:27    552s] (I)      Row height          :  4320  (dbu)
[02/15 06:02:27    552s] (I)      GCell row height    :  4320  (dbu)
[02/15 06:02:27    552s] (I)      GCell width         :  4320  (dbu)
[02/15 06:02:27    552s] (I)      GCell height        :  4320  (dbu)
[02/15 06:02:27    552s] (I)      Grid                :   178   178     7
[02/15 06:02:27    552s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 06:02:27    552s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 06:02:27    552s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 06:02:27    552s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 06:02:27    552s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 06:02:27    552s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 06:02:27    552s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 06:02:27    552s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 06:02:27    552s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 06:02:27    552s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 06:02:27    552s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 06:02:27    552s] (I)      --------------------------------------------------------
[02/15 06:02:27    552s] 
[02/15 06:02:27    552s] [NR-eGR] ============ Routing rule table ============
[02/15 06:02:27    552s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 8317
[02/15 06:02:27    552s] [NR-eGR] ========================================
[02/15 06:02:27    552s] [NR-eGR] 
[02/15 06:02:27    552s] (I)      ==== NDR : (Default) ====
[02/15 06:02:27    552s] (I)      +--------------+--------+
[02/15 06:02:27    552s] (I)      |           ID |      0 |
[02/15 06:02:27    552s] (I)      |      Default |    yes |
[02/15 06:02:27    552s] (I)      |  Clk Special |     no |
[02/15 06:02:27    552s] (I)      | Hard spacing |     no |
[02/15 06:02:27    552s] (I)      |    NDR track | (none) |
[02/15 06:02:27    552s] (I)      |      NDR via | (none) |
[02/15 06:02:27    552s] (I)      |  Extra space |      0 |
[02/15 06:02:27    552s] (I)      |      Shields |      0 |
[02/15 06:02:27    552s] (I)      |   Demand (H) |      1 |
[02/15 06:02:27    552s] (I)      |   Demand (V) |      1 |
[02/15 06:02:27    552s] (I)      |        #Nets |   8317 |
[02/15 06:02:27    552s] (I)      +--------------+--------+
[02/15 06:02:27    552s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:02:27    552s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 06:02:27    552s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:02:27    552s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:02:27    552s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:02:27    552s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/15 06:02:27    552s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[02/15 06:02:27    552s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:02:27    552s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:02:27    552s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:02:27    552s] (I)      =============== Blocked Tracks ===============
[02/15 06:02:27    552s] (I)      +-------+---------+----------+---------------+
[02/15 06:02:27    552s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 06:02:27    552s] (I)      +-------+---------+----------+---------------+
[02/15 06:02:27    552s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 06:02:27    552s] (I)      |     2 |  221610 |    64257 |        29.00% |
[02/15 06:02:27    552s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 06:02:27    552s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 06:02:27    552s] (I)      |     5 |  158776 |     2706 |         1.70% |
[02/15 06:02:27    552s] (I)      |     6 |  134034 |     9627 |         7.18% |
[02/15 06:02:27    552s] (I)      |     7 |  134034 |     8137 |         6.07% |
[02/15 06:02:27    552s] (I)      +-------+---------+----------+---------------+
[02/15 06:02:27    552s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 5.24 MB )
[02/15 06:02:27    552s] (I)      Delete wires for 8317 nets (async)
[02/15 06:02:27    552s] (I)      Reset routing kernel
[02/15 06:02:27    552s] (I)      Started Global Routing ( Curr Mem: 5.24 MB )
[02/15 06:02:27    552s] (I)      totalPins=29817  totalGlobalPin=29622 (99.35%)
[02/15 06:02:27    552s] (I)      ================= Net Group Info =================
[02/15 06:02:27    552s] (I)      +----+----------------+--------------+-----------+
[02/15 06:02:27    552s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 06:02:27    552s] (I)      +----+----------------+--------------+-----------+
[02/15 06:02:27    552s] (I)      |  1 |           8317 |        M2(2) |     M7(7) |
[02/15 06:02:27    552s] (I)      +----+----------------+--------------+-----------+
[02/15 06:02:27    552s] (I)      total 2D Cap : 836283 = (402517 H, 433766 V)
[02/15 06:02:27    552s] (I)      total 2D Demand : 13337 = (6262 H, 7075 V)
[02/15 06:02:27    552s] (I)      init route region map
[02/15 06:02:27    552s] (I)      #blocked GCells = 0
[02/15 06:02:27    552s] (I)      #regions = 1
[02/15 06:02:27    552s] (I)      init safety region map
[02/15 06:02:27    552s] (I)      #blocked GCells = 0
[02/15 06:02:27    552s] (I)      #regions = 1
[02/15 06:02:27    552s] (I)      Adjusted 0 GCells for pin access
[02/15 06:02:27    552s] [NR-eGR] Layer group 1: route 8317 net(s) in layer range [2, 7]
[02/15 06:02:27    552s] (I)      
[02/15 06:02:27    552s] (I)      ============  Phase 1a Route ============
[02/15 06:02:27    553s] (I)      Usage: 93691 = (43116 H, 50575 V) = (10.71% H, 11.66% V) = (4.657e+04um H, 5.462e+04um V)
[02/15 06:02:27    553s] (I)      
[02/15 06:02:27    553s] (I)      ============  Phase 1b Route ============
[02/15 06:02:27    553s] (I)      Usage: 93691 = (43116 H, 50575 V) = (10.71% H, 11.66% V) = (4.657e+04um H, 5.462e+04um V)
[02/15 06:02:27    553s] (I)      Overflow of layer group 1: 0.13% H + 0.03% V. EstWL: 1.011863e+05um
[02/15 06:02:27    553s] (I)      Congestion metric : 0.19%H 0.05%V, 0.24%HV
[02/15 06:02:27    553s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 06:02:27    553s] (I)      
[02/15 06:02:27    553s] (I)      ============  Phase 1c Route ============
[02/15 06:02:27    553s] (I)      Usage: 93691 = (43116 H, 50575 V) = (10.71% H, 11.66% V) = (4.657e+04um H, 5.462e+04um V)
[02/15 06:02:27    553s] (I)      
[02/15 06:02:27    553s] (I)      ============  Phase 1d Route ============
[02/15 06:02:27    553s] (I)      Usage: 93691 = (43116 H, 50575 V) = (10.71% H, 11.66% V) = (4.657e+04um H, 5.462e+04um V)
[02/15 06:02:27    553s] (I)      
[02/15 06:02:27    553s] (I)      ============  Phase 1e Route ============
[02/15 06:02:27    553s] (I)      Usage: 93691 = (43116 H, 50575 V) = (10.71% H, 11.66% V) = (4.657e+04um H, 5.462e+04um V)
[02/15 06:02:27    553s] [NR-eGR] Early Global Route overflow of layer group 1: 0.13% H + 0.03% V. EstWL: 1.011863e+05um
[02/15 06:02:27    553s] (I)      
[02/15 06:02:27    553s] (I)      ============  Phase 1l Route ============
[02/15 06:02:27    553s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/15 06:02:27    553s] (I)      Layer  2:     163081     36005       579        6008      230288    ( 2.54%) 
[02/15 06:02:27    553s] (I)      Layer  3:     192403     46539       438       18165      218130    ( 7.69%) 
[02/15 06:02:27    553s] (I)      Layer  4:     135317     23061        90         158      177064    ( 0.09%) 
[02/15 06:02:27    553s] (I)      Layer  5:     132145     12801         3        1385      156145    ( 0.88%) 
[02/15 06:02:27    553s] (I)      Layer  6:     106027      7351         1        7577      125339    ( 5.70%) 
[02/15 06:02:27    553s] (I)      Layer  7:     106998      3013         0        7341      125575    ( 5.52%) 
[02/15 06:02:27    553s] (I)      Total:        835971    128770      1111       40630     1032539    ( 3.79%) 
[02/15 06:02:27    553s] (I)      
[02/15 06:02:27    553s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 06:02:27    553s] [NR-eGR]                        OverCon           OverCon            
[02/15 06:02:27    553s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/15 06:02:27    553s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/15 06:02:27    553s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:02:27    553s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:02:27    553s] [NR-eGR]      M2 ( 2)       576( 1.88%)         0( 0.00%)   ( 1.88%) 
[02/15 06:02:27    553s] [NR-eGR]      M3 ( 3)       314( 1.08%)        21( 0.07%)   ( 1.15%) 
[02/15 06:02:27    553s] [NR-eGR]      M4 ( 4)        82( 0.26%)         0( 0.00%)   ( 0.26%) 
[02/15 06:02:27    553s] [NR-eGR]      M5 ( 5)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/15 06:02:27    553s] [NR-eGR]      M6 ( 6)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:02:27    553s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:02:27    553s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:02:27    553s] [NR-eGR]        Total       976( 0.54%)        21( 0.01%)   ( 0.55%) 
[02/15 06:02:27    553s] [NR-eGR] 
[02/15 06:02:27    553s] (I)      Finished Global Routing ( CPU: 0.70 sec, Real: 0.22 sec, Curr Mem: 5.24 MB )
[02/15 06:02:27    553s] (I)      Updating congestion map
[02/15 06:02:27    553s] (I)      total 2D Cap : 842011 = (408142 H, 433869 V)
[02/15 06:02:27    553s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[02/15 06:02:27    553s] (I)      Running track assignment and export wires
[02/15 06:02:27    553s] (I)      ============= Track Assignment ============
[02/15 06:02:27    553s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.24 MB )
[02/15 06:02:27    553s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/15 06:02:27    553s] (I)      Run Multi-thread track assignment
[02/15 06:02:27    553s] (I)      Finished Track Assignment (8T) ( CPU: 0.29 sec, Real: 0.06 sec, Curr Mem: 5.26 MB )
[02/15 06:02:27    553s] (I)      Started Export ( Curr Mem: 5.26 MB )
[02/15 06:02:27    554s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/15 06:02:27    554s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/15 06:02:27    554s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:02:27    554s] [NR-eGR]              Length (um)   Vias 
[02/15 06:02:27    554s] [NR-eGR] --------------------------------
[02/15 06:02:27    554s] [NR-eGR]  M1   (1V)             0  28705 
[02/15 06:02:27    554s] [NR-eGR]  M2   (2H)         24674  41798 
[02/15 06:02:27    554s] [NR-eGR]  M3   (3V)         42545   8810 
[02/15 06:02:27    554s] [NR-eGR]  M4   (4H)         19514   4201 
[02/15 06:02:27    554s] [NR-eGR]  M5   (5V)         12467   1525 
[02/15 06:02:27    554s] [NR-eGR]  M6   (6H)          7768    367 
[02/15 06:02:27    554s] [NR-eGR]  M7   (7V)          3267      0 
[02/15 06:02:27    554s] [NR-eGR]  M8   (8H)             0      0 
[02/15 06:02:27    554s] [NR-eGR]  M9   (9V)             0      0 
[02/15 06:02:27    554s] [NR-eGR]  Pad  (10H)            0      0 
[02/15 06:02:27    554s] [NR-eGR] --------------------------------
[02/15 06:02:27    554s] [NR-eGR]       Total       110235  85406 
[02/15 06:02:27    554s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:02:27    554s] [NR-eGR] Total half perimeter of net bounding box: 90412um
[02/15 06:02:27    554s] [NR-eGR] Total length: 110235um, number of vias: 85406
[02/15 06:02:27    554s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:02:27    554s] (I)      == Layer wire length by net rule ==
[02/15 06:02:27    554s] (I)                    Default 
[02/15 06:02:27    554s] (I)      ----------------------
[02/15 06:02:27    554s] (I)       M1   (1V)        0um 
[02/15 06:02:27    554s] (I)       M2   (2H)    24674um 
[02/15 06:02:27    554s] (I)       M3   (3V)    42545um 
[02/15 06:02:27    554s] (I)       M4   (4H)    19514um 
[02/15 06:02:27    554s] (I)       M5   (5V)    12467um 
[02/15 06:02:27    554s] (I)       M6   (6H)     7768um 
[02/15 06:02:27    554s] (I)       M7   (7V)     3267um 
[02/15 06:02:27    554s] (I)       M8   (8H)        0um 
[02/15 06:02:27    554s] (I)       M9   (9V)        0um 
[02/15 06:02:27    554s] (I)       Pad  (10H)       0um 
[02/15 06:02:27    554s] (I)      ----------------------
[02/15 06:02:27    554s] (I)            Total  110235um 
[02/15 06:02:27    554s] (I)      == Layer via count by net rule ==
[02/15 06:02:27    554s] (I)                   Default 
[02/15 06:02:27    554s] (I)      ---------------------
[02/15 06:02:27    554s] (I)       M1   (1V)     28705 
[02/15 06:02:27    554s] (I)       M2   (2H)     41798 
[02/15 06:02:27    554s] (I)       M3   (3V)      8810 
[02/15 06:02:27    554s] (I)       M4   (4H)      4201 
[02/15 06:02:27    554s] (I)       M5   (5V)      1525 
[02/15 06:02:27    554s] (I)       M6   (6H)       367 
[02/15 06:02:27    554s] (I)       M7   (7V)         0 
[02/15 06:02:27    554s] (I)       M8   (8H)         0 
[02/15 06:02:27    554s] (I)       M9   (9V)         0 
[02/15 06:02:27    554s] (I)       Pad  (10H)        0 
[02/15 06:02:27    554s] (I)      ---------------------
[02/15 06:02:27    554s] (I)            Total    85406 
[02/15 06:02:27    554s] (I)      Finished Export ( CPU: 0.45 sec, Real: 0.31 sec, Curr Mem: 5.14 MB )
[02/15 06:02:27    554s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:02:27    554s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.62 sec, Real: 0.76 sec, Curr Mem: 5.14 MB )
[02/15 06:02:27    554s] [NR-eGR] Finished Early Global Route ( CPU: 1.64 sec, Real: 0.79 sec, Curr Mem: 5.13 MB )
[02/15 06:02:27    554s] (I)      ========================================= Runtime Summary ==========================================
[02/15 06:02:27    554s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/15 06:02:27    554s] (I)      ----------------------------------------------------------------------------------------------------
[02/15 06:02:27    554s] (I)       Early Global Route                             100.00%  245.85 sec  246.64 sec  0.79 sec  1.64 sec 
[02/15 06:02:27    554s] (I)       +-Early Global Route kernel                     96.61%  245.87 sec  246.64 sec  0.76 sec  1.62 sec 
[02/15 06:02:27    554s] (I)       | +-Import and model                            19.01%  245.87 sec  246.02 sec  0.15 sec  0.15 sec 
[02/15 06:02:27    554s] (I)       | | +-Create place DB                            6.87%  245.87 sec  245.93 sec  0.05 sec  0.05 sec 
[02/15 06:02:27    554s] (I)       | | | +-Import place data                        6.85%  245.87 sec  245.93 sec  0.05 sec  0.05 sec 
[02/15 06:02:27    554s] (I)       | | | | +-Read instances and placement           2.09%  245.87 sec  245.89 sec  0.02 sec  0.02 sec 
[02/15 06:02:27    554s] (I)       | | | | +-Read nets                              4.68%  245.89 sec  245.93 sec  0.04 sec  0.04 sec 
[02/15 06:02:27    554s] (I)       | | +-Create route DB                           11.06%  245.93 sec  246.02 sec  0.09 sec  0.09 sec 
[02/15 06:02:27    554s] (I)       | | | +-Import route data (8T)                  11.00%  245.93 sec  246.02 sec  0.09 sec  0.09 sec 
[02/15 06:02:27    554s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.69%  245.95 sec  245.96 sec  0.01 sec  0.01 sec 
[02/15 06:02:27    554s] (I)       | | | | | +-Read routing blockages               0.00%  245.95 sec  245.95 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | | | +-Read bump blockages                  0.00%  245.95 sec  245.95 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | | | +-Read instance blockages              1.12%  245.95 sec  245.96 sec  0.01 sec  0.01 sec 
[02/15 06:02:27    554s] (I)       | | | | | +-Read PG blockages                    0.39%  245.96 sec  245.96 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | | | | +-Allocate memory for PG via list    0.16%  245.96 sec  245.96 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | | | +-Read clock blockages                 0.00%  245.96 sec  245.96 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | | | +-Read other blockages                 0.00%  245.96 sec  245.96 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | | | +-Read halo blockages                  0.02%  245.96 sec  245.96 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | | | +-Read boundary cut boxes              0.00%  245.96 sec  245.96 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | | +-Read blackboxes                        0.00%  245.96 sec  245.96 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | | +-Read prerouted                         0.18%  245.96 sec  245.96 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | | +-Read nets                              0.96%  245.96 sec  245.97 sec  0.01 sec  0.01 sec 
[02/15 06:02:27    554s] (I)       | | | | +-Set up via pillars                     0.84%  245.98 sec  245.98 sec  0.01 sec  0.01 sec 
[02/15 06:02:27    554s] (I)       | | | | +-Initialize 3D grid graph               0.09%  245.99 sec  245.99 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | | +-Model blockage capacity                2.96%  245.99 sec  246.01 sec  0.02 sec  0.02 sec 
[02/15 06:02:27    554s] (I)       | | | | | +-Initialize 3D capacity               2.71%  245.99 sec  246.01 sec  0.02 sec  0.02 sec 
[02/15 06:02:27    554s] (I)       | | +-Read aux data                              0.00%  246.02 sec  246.02 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | +-Others data preparation                    0.00%  246.02 sec  246.02 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | +-Create route kernel                        0.78%  246.02 sec  246.02 sec  0.01 sec  0.01 sec 
[02/15 06:02:27    554s] (I)       | +-Global Routing                              28.47%  246.03 sec  246.25 sec  0.22 sec  0.70 sec 
[02/15 06:02:27    554s] (I)       | | +-Initialization                             1.16%  246.03 sec  246.03 sec  0.01 sec  0.01 sec 
[02/15 06:02:27    554s] (I)       | | +-Net group 1                               25.74%  246.04 sec  246.24 sec  0.20 sec  0.68 sec 
[02/15 06:02:27    554s] (I)       | | | +-Generate topology (8T)                   1.14%  246.04 sec  246.05 sec  0.01 sec  0.05 sec 
[02/15 06:02:27    554s] (I)       | | | +-Phase 1a                                 5.21%  246.07 sec  246.11 sec  0.04 sec  0.10 sec 
[02/15 06:02:27    554s] (I)       | | | | +-Pattern routing (8T)                   4.34%  246.07 sec  246.10 sec  0.03 sec  0.10 sec 
[02/15 06:02:27    554s] (I)       | | | | +-Add via demand to 2D                   0.73%  246.10 sec  246.11 sec  0.01 sec  0.01 sec 
[02/15 06:02:27    554s] (I)       | | | +-Phase 1b                                 2.22%  246.11 sec  246.13 sec  0.02 sec  0.02 sec 
[02/15 06:02:27    554s] (I)       | | | +-Phase 1c                                 0.00%  246.13 sec  246.13 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | +-Phase 1d                                 0.00%  246.13 sec  246.13 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | +-Phase 1e                                 0.62%  246.13 sec  246.13 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | | +-Route legalization                     0.54%  246.13 sec  246.13 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | | | +-Legalize Blockage Violations         0.52%  246.13 sec  246.13 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | | +-Phase 1l                                13.45%  246.13 sec  246.24 sec  0.11 sec  0.49 sec 
[02/15 06:02:27    554s] (I)       | | | | +-Layer assignment (8T)                 12.97%  246.14 sec  246.24 sec  0.10 sec  0.48 sec 
[02/15 06:02:27    554s] (I)       | +-Export cong map                              2.10%  246.25 sec  246.27 sec  0.02 sec  0.02 sec 
[02/15 06:02:27    554s] (I)       | | +-Export 2D cong map                         0.75%  246.26 sec  246.27 sec  0.01 sec  0.01 sec 
[02/15 06:02:27    554s] (I)       | +-Extract Global 3D Wires                      0.49%  246.27 sec  246.27 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | +-Track Assignment (8T)                        7.39%  246.27 sec  246.33 sec  0.06 sec  0.29 sec 
[02/15 06:02:27    554s] (I)       | | +-Initialization                             0.11%  246.27 sec  246.27 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | | +-Track Assignment Kernel                    7.14%  246.27 sec  246.33 sec  0.06 sec  0.29 sec 
[02/15 06:02:27    554s] (I)       | | +-Free Memory                                0.00%  246.33 sec  246.33 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)       | +-Export                                      38.72%  246.33 sec  246.64 sec  0.31 sec  0.45 sec 
[02/15 06:02:27    554s] (I)       | | +-Export DB wires                            6.13%  246.33 sec  246.38 sec  0.05 sec  0.15 sec 
[02/15 06:02:27    554s] (I)       | | | +-Export all nets (8T)                     5.01%  246.33 sec  246.37 sec  0.04 sec  0.12 sec 
[02/15 06:02:27    554s] (I)       | | | +-Set wire vias (8T)                       0.56%  246.37 sec  246.38 sec  0.00 sec  0.03 sec 
[02/15 06:02:27    554s] (I)       | | +-Report wirelength                          8.43%  246.38 sec  246.45 sec  0.07 sec  0.07 sec 
[02/15 06:02:27    554s] (I)       | | +-Update net boxes                           1.93%  246.45 sec  246.46 sec  0.02 sec  0.06 sec 
[02/15 06:02:27    554s] (I)       | | +-Update timing                             20.94%  246.46 sec  246.63 sec  0.17 sec  0.16 sec 
[02/15 06:02:27    554s] (I)       | +-Postprocess design                           0.02%  246.64 sec  246.64 sec  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)      ====================== Summary by functions ======================
[02/15 06:02:27    554s] (I)       Lv  Step                                   %      Real       CPU 
[02/15 06:02:27    554s] (I)      ------------------------------------------------------------------
[02/15 06:02:27    554s] (I)        0  Early Global Route               100.00%  0.79 sec  1.64 sec 
[02/15 06:02:27    554s] (I)        1  Early Global Route kernel         96.61%  0.76 sec  1.62 sec 
[02/15 06:02:27    554s] (I)        2  Export                            38.72%  0.31 sec  0.45 sec 
[02/15 06:02:27    554s] (I)        2  Global Routing                    28.47%  0.22 sec  0.70 sec 
[02/15 06:02:27    554s] (I)        2  Import and model                  19.01%  0.15 sec  0.15 sec 
[02/15 06:02:27    554s] (I)        2  Track Assignment (8T)              7.39%  0.06 sec  0.29 sec 
[02/15 06:02:27    554s] (I)        2  Export cong map                    2.10%  0.02 sec  0.02 sec 
[02/15 06:02:27    554s] (I)        2  Extract Global 3D Wires            0.49%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        2  Postprocess design                 0.02%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        3  Net group 1                       25.74%  0.20 sec  0.68 sec 
[02/15 06:02:27    554s] (I)        3  Update timing                     20.94%  0.17 sec  0.16 sec 
[02/15 06:02:27    554s] (I)        3  Create route DB                   11.06%  0.09 sec  0.09 sec 
[02/15 06:02:27    554s] (I)        3  Report wirelength                  8.43%  0.07 sec  0.07 sec 
[02/15 06:02:27    554s] (I)        3  Track Assignment Kernel            7.14%  0.06 sec  0.29 sec 
[02/15 06:02:27    554s] (I)        3  Create place DB                    6.87%  0.05 sec  0.05 sec 
[02/15 06:02:27    554s] (I)        3  Export DB wires                    6.13%  0.05 sec  0.15 sec 
[02/15 06:02:27    554s] (I)        3  Update net boxes                   1.93%  0.02 sec  0.06 sec 
[02/15 06:02:27    554s] (I)        3  Initialization                     1.27%  0.01 sec  0.01 sec 
[02/15 06:02:27    554s] (I)        3  Create route kernel                0.78%  0.01 sec  0.01 sec 
[02/15 06:02:27    554s] (I)        3  Export 2D cong map                 0.75%  0.01 sec  0.01 sec 
[02/15 06:02:27    554s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        4  Phase 1l                          13.45%  0.11 sec  0.49 sec 
[02/15 06:02:27    554s] (I)        4  Import route data (8T)            11.00%  0.09 sec  0.09 sec 
[02/15 06:02:27    554s] (I)        4  Import place data                  6.85%  0.05 sec  0.05 sec 
[02/15 06:02:27    554s] (I)        4  Phase 1a                           5.21%  0.04 sec  0.10 sec 
[02/15 06:02:27    554s] (I)        4  Export all nets (8T)               5.01%  0.04 sec  0.12 sec 
[02/15 06:02:27    554s] (I)        4  Phase 1b                           2.22%  0.02 sec  0.02 sec 
[02/15 06:02:27    554s] (I)        4  Generate topology (8T)             1.14%  0.01 sec  0.05 sec 
[02/15 06:02:27    554s] (I)        4  Phase 1e                           0.62%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        4  Set wire vias (8T)                 0.56%  0.00 sec  0.03 sec 
[02/15 06:02:27    554s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        5  Layer assignment (8T)             12.97%  0.10 sec  0.48 sec 
[02/15 06:02:27    554s] (I)        5  Read nets                          5.64%  0.04 sec  0.04 sec 
[02/15 06:02:27    554s] (I)        5  Pattern routing (8T)               4.34%  0.03 sec  0.10 sec 
[02/15 06:02:27    554s] (I)        5  Model blockage capacity            2.96%  0.02 sec  0.02 sec 
[02/15 06:02:27    554s] (I)        5  Read instances and placement       2.09%  0.02 sec  0.02 sec 
[02/15 06:02:27    554s] (I)        5  Read blockages ( Layer 2-7 )       1.69%  0.01 sec  0.01 sec 
[02/15 06:02:27    554s] (I)        5  Set up via pillars                 0.84%  0.01 sec  0.01 sec 
[02/15 06:02:27    554s] (I)        5  Add via demand to 2D               0.73%  0.01 sec  0.01 sec 
[02/15 06:02:27    554s] (I)        5  Route legalization                 0.54%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        5  Read prerouted                     0.18%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        5  Initialize 3D grid graph           0.09%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        6  Initialize 3D capacity             2.71%  0.02 sec  0.02 sec 
[02/15 06:02:27    554s] (I)        6  Read instance blockages            1.12%  0.01 sec  0.01 sec 
[02/15 06:02:27    554s] (I)        6  Legalize Blockage Violations       0.52%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        6  Read PG blockages                  0.39%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] (I)        7  Allocate memory for PG via list    0.16%  0.00 sec  0.00 sec 
[02/15 06:02:27    554s] Running post-eGR process
[02/15 06:02:27    554s] Extraction called for design 'systolic_top' of instances=10728 and nets=8929 using extraction engine 'preRoute' .
[02/15 06:02:27    554s] PreRoute RC Extraction called for design systolic_top.
[02/15 06:02:27    554s] RC Extraction called in multi-corner(1) mode.
[02/15 06:02:27    554s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/15 06:02:27    554s] Type 'man IMPEXT-6197' for more detail.
[02/15 06:02:27    554s] RCMode: PreRoute
[02/15 06:02:27    554s]       RC Corner Indexes            0   
[02/15 06:02:27    554s] Capacitance Scaling Factor   : 1.00000 
[02/15 06:02:27    554s] Resistance Scaling Factor    : 1.00000 
[02/15 06:02:27    554s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 06:02:27    554s] Clock Res. Scaling Factor    : 1.00000 
[02/15 06:02:27    554s] Shrink Factor                : 1.00000
[02/15 06:02:27    554s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 06:02:27    554s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 06:02:28    554s] Updating RC Grid density data for preRoute extraction ...
[02/15 06:02:28    554s] eee: pegSigSF=1.070000
[02/15 06:02:28    554s] Initializing multi-corner resistance tables ...
[02/15 06:02:28    554s] eee: Grid unit RC data computation started
[02/15 06:02:28    554s] eee: Grid unit RC data computation completed
[02/15 06:02:28    554s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:02:28    554s] eee: l=2 avDens=0.210385 usedTrk=5112.363977 availTrk=24300.000000 sigTrk=5112.363977
[02/15 06:02:28    554s] eee: l=3 avDens=0.186781 usedTrk=4496.759268 availTrk=24075.000000 sigTrk=4496.759268
[02/15 06:02:28    554s] eee: l=4 avDens=0.129707 usedTrk=2137.727910 availTrk=16481.250000 sigTrk=2137.727910
[02/15 06:02:28    554s] eee: l=5 avDens=0.090333 usedTrk=1156.262083 availTrk=12800.000000 sigTrk=1156.262083
[02/15 06:02:28    554s] eee: l=6 avDens=0.068381 usedTrk=735.635047 availTrk=10757.812500 sigTrk=735.635047
[02/15 06:02:28    554s] eee: l=7 avDens=0.035572 usedTrk=318.144814 availTrk=8943.750000 sigTrk=318.144814
[02/15 06:02:28    554s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:02:28    554s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:02:28    554s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:02:28    554s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:02:28    554s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:02:28    554s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.225317 uaWl=1.000000 uaWlH=0.389200 aWlH=0.000000 lMod=0 pMax=0.872500 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 06:02:28    554s] eee: NetCapCache creation started. (Current Mem: 6267.031M) 
[02/15 06:02:28    554s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 6267.031M) 
[02/15 06:02:28    554s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:02:28    554s] eee: Metal Layers Info:
[02/15 06:02:28    554s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:02:28    554s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:02:28    554s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:02:28    554s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:02:28    554s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:02:28    554s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:02:28    554s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:02:28    554s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:02:28    554s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:02:28    554s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:02:28    554s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:02:28    554s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:02:28    554s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:02:28    554s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:02:28    554s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:02:28    554s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:02:28    554s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:02:28    554s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 6267.031M)
[02/15 06:02:28    554s] Compute RC Scale Done ...
[02/15 06:02:28    554s] OPERPROF: Starting HotSpotCal at level 1, MEM:6267.0M, EPOCH TIME: 1771156948.561138
[02/15 06:02:28    554s] [hotspot] +------------+---------------+---------------+
[02/15 06:02:28    554s] [hotspot] |            |   max hotspot | total hotspot |
[02/15 06:02:28    554s] [hotspot] +------------+---------------+---------------+
[02/15 06:02:28    555s] [hotspot] | normalized |          0.00 |          0.00 |
[02/15 06:02:28    555s] [hotspot] +------------+---------------+---------------+
[02/15 06:02:28    555s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 06:02:28    555s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 06:02:28    555s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.006, MEM:6267.0M, EPOCH TIME: 1771156948.567188
[02/15 06:02:28    555s] Begin: Collecting metrics
[02/15 06:02:28    555s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    -0.024 |   -0.024 |           |       -0 |       56.87 |            |              | 0:00:04  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.021 |           |        0 |       56.90 |            |              | 0:00:03  |        6357 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.85 |            |              | 0:00:03  |        6357 |      |     |
| area_reclaiming_2       |     0.021 |    0.021 |         0 |        0 |       56.79 |            |              | 0:00:10  |        6365 |      |     |
| area_reclaiming_3       |     0.021 |    0.021 |         0 |        0 |       56.79 |            |              | 0:00:03  |        6365 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:14  |        6365 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        6267 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:02:28    555s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3569.0M, current mem=3431.7M)

[02/15 06:02:28    555s] End: Collecting metrics
[02/15 06:02:28    555s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[02/15 06:02:28    555s] Begin: GigaOpt Route Type Constraints Refinement
[02/15 06:02:28    555s] *** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:09:15.2/0:05:03.6 (1.8), mem = 6267.0M
[02/15 06:02:28    555s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.17
[02/15 06:02:28    555s] ### Creating RouteCongInterface, started
[02/15 06:02:28    555s] 
[02/15 06:02:28    555s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 06:02:28    555s] 
[02/15 06:02:28    555s] #optDebug: {0, 1.000}
[02/15 06:02:28    555s] ### Creating RouteCongInterface, finished
[02/15 06:02:28    555s] Updated routing constraints on 0 nets.
[02/15 06:02:28    555s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.17
[02/15 06:02:28    555s] Bottom Preferred Layer:
[02/15 06:02:28    555s] +-----------+------------+----------+
[02/15 06:02:28    555s] |   Layer   |    CLK     |   Rule   |
[02/15 06:02:28    555s] +-----------+------------+----------+
[02/15 06:02:28    555s] | M3 (z=3)  |         22 | default  |
[02/15 06:02:28    555s] +-----------+------------+----------+
[02/15 06:02:28    555s] Via Pillar Rule:
[02/15 06:02:28    555s]     None
[02/15 06:02:28    555s] Finished writing unified metrics of routing constraints.
[02/15 06:02:28    555s] *** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.3), totSession cpu/real = 0:09:15.3/0:05:03.7 (1.8), mem = 6267.0M
[02/15 06:02:28    555s] 
[02/15 06:02:28    555s] =============================================================================================
[02/15 06:02:28    555s]  Step TAT Report : CongRefineRouteType #2 / clock_opt_design #1                 23.14-s088_1
[02/15 06:02:28    555s] =============================================================================================
[02/15 06:02:28    555s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:02:28    555s] ---------------------------------------------------------------------------------------------
[02/15 06:02:28    555s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  91.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/15 06:02:28    555s] [ MISC                   ]          0:00:00.0  (   8.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:28    555s] ---------------------------------------------------------------------------------------------
[02/15 06:02:28    555s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.3
[02/15 06:02:28    555s] ---------------------------------------------------------------------------------------------
[02/15 06:02:28    555s] End: GigaOpt Route Type Constraints Refinement
[02/15 06:02:28    555s] Begin: Collecting metrics
[02/15 06:02:29    555s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    -0.024 |   -0.024 |           |       -0 |       56.87 |            |              | 0:00:04  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.021 |           |        0 |       56.90 |            |              | 0:00:03  |        6357 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.85 |            |              | 0:00:03  |        6357 |      |     |
| area_reclaiming_2       |     0.021 |    0.021 |         0 |        0 |       56.79 |            |              | 0:00:10  |        6365 |      |     |
| area_reclaiming_3       |     0.021 |    0.021 |         0 |        0 |       56.79 |            |              | 0:00:03  |        6365 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:14  |        6365 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        6267 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6267 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:02:29    555s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3433.2M, current mem=3433.2M)

[02/15 06:02:29    555s] End: Collecting metrics
[02/15 06:02:29    555s] skip EGR on cluster skew clock nets.
[02/15 06:02:29    555s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[02/15 06:02:29    555s]                                            # bool, default=false, private
[02/15 06:02:29    555s] Starting delay calculation for Setup views
[02/15 06:02:29    555s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/15 06:02:29    555s] #################################################################################
[02/15 06:02:29    555s] # Design Stage: PreRoute
[02/15 06:02:29    555s] # Design Name: systolic_top
[02/15 06:02:29    555s] # Design Mode: 45nm
[02/15 06:02:29    555s] # Analysis Mode: MMMC Non-OCV 
[02/15 06:02:29    555s] # Parasitics Mode: No SPEF/RCDB 
[02/15 06:02:29    555s] # Signoff Settings: SI Off 
[02/15 06:02:29    555s] #################################################################################
[02/15 06:02:29    557s] Calculate delays in Single mode...
[02/15 06:02:29    557s] Topological Sorting (REAL = 0:00:00.0, MEM = 6265.0M, InitMEM = 6265.0M)
[02/15 06:02:29    557s] Start delay calculation (fullDC) (8 T). (MEM=3535.24)
[02/15 06:02:29    557s] End AAE Lib Interpolated Model. (MEM=3546.699219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:02:30    563s] Total number of fetched objects 8723
[02/15 06:02:30    563s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[02/15 06:02:30    563s] End delay calculation. (MEM=3603.96 CPU=0:00:05.6 REAL=0:00:00.0)
[02/15 06:02:30    563s] End delay calculation (fullDC). (MEM=3603.96 CPU=0:00:06.4 REAL=0:00:01.0)
[02/15 06:02:30    563s] *** CDM Built up (cpu=0:00:08.1  real=0:00:01.0  mem= 6244.5M) ***
[02/15 06:02:31    564s] *** Done Building Timing Graph (cpu=0:00:09.2 real=0:00:02.0 totSessionCpu=0:09:25 mem=6244.5M)
[02/15 06:02:31    565s] Begin: GigaOpt postEco DRV Optimization
[02/15 06:02:31    565s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[02/15 06:02:31    565s] *** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:09:25.3/0:05:06.1 (1.8), mem = 6244.5M
[02/15 06:02:31    565s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:02:31    565s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:02:31    565s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.18
[02/15 06:02:31    565s] 
[02/15 06:02:31    565s] Active Setup views: view_tt 
[02/15 06:02:31    565s] Cell systolic_top LLGs are deleted
[02/15 06:02:31    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:31    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:31    565s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6244.5M, EPOCH TIME: 1771156951.673264
[02/15 06:02:31    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:31    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:31    565s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6244.5M, EPOCH TIME: 1771156951.673915
[02/15 06:02:31    565s] Max number of tech site patterns supported in site array is 256.
[02/15 06:02:31    565s] Core basic site is asap7sc7p5t
[02/15 06:02:31    565s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 06:02:31    565s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 06:02:31    565s] Fast DP-INIT is on for default
[02/15 06:02:31    565s] Atter site array init, number of instance map data is 0.
[02/15 06:02:31    565s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.024, REAL:0.018, MEM:6276.5M, EPOCH TIME: 1771156951.692399
[02/15 06:02:31    565s] 
[02/15 06:02:31    565s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:02:31    565s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:02:31    565s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.034, REAL:0.028, MEM:6276.5M, EPOCH TIME: 1771156951.701506
[02/15 06:02:31    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:02:31    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:31    565s] [oiPhyDebug] optDemand 303633515520.00, spDemand 284933790720.00.
[02/15 06:02:31    565s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10728
[02/15 06:02:31    565s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 06:02:31    565s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:09:26 mem=6276.5M
[02/15 06:02:31    565s] OPERPROF: Starting DPlace-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771156951.709691
[02/15 06:02:31    565s] Processing tracks to init pin-track alignment.
[02/15 06:02:31    565s] z: 1, totalTracks: 0
[02/15 06:02:31    565s] z: 3, totalTracks: 1
[02/15 06:02:31    565s] z: 5, totalTracks: 1
[02/15 06:02:31    565s] z: 7, totalTracks: 1
[02/15 06:02:31    565s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:02:31    565s] #spOpts: rpCkHalo=4 
[02/15 06:02:31    565s] Initializing Route Infrastructure for color support ...
[02/15 06:02:31    565s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771156951.709941
[02/15 06:02:31    565s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6276.5M, EPOCH TIME: 1771156951.710656
[02/15 06:02:31    565s] Route Infrastructure Initialized for color support successfully.
[02/15 06:02:31    565s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771156951.718948
[02/15 06:02:31    565s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:31    565s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:31    565s] 
[02/15 06:02:31    565s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:02:31    565s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:02:31    565s] 
[02/15 06:02:31    565s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:02:31    565s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.022, REAL:0.022, MEM:6276.5M, EPOCH TIME: 1771156951.741208
[02/15 06:02:31    565s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6276.5M, EPOCH TIME: 1771156951.741311
[02/15 06:02:31    565s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771156951.741590
[02/15 06:02:31    565s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6276.5MB).
[02/15 06:02:31    565s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.035, MEM:6276.5M, EPOCH TIME: 1771156951.744217
[02/15 06:02:31    565s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:02:31    565s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10728
[02/15 06:02:31    565s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:09:26 mem=6276.5M
[02/15 06:02:31    565s] ### Creating RouteCongInterface, started
[02/15 06:02:31    566s] 
[02/15 06:02:31    566s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/15 06:02:31    566s] 
[02/15 06:02:31    566s] #optDebug: {0, 1.000}
[02/15 06:02:31    566s] ### Creating RouteCongInterface, finished
[02/15 06:02:31    566s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:02:31    566s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:02:31    566s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:02:31    566s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:02:31    566s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:02:31    566s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:02:31    566s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:02:31    566s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:02:32    566s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:02:32    566s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:02:32    566s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:02:32    566s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:02:32    566s] AoF 802.8057um
[02/15 06:02:32    566s] [GPS-DRV] Optimizer inputs ============================= 
[02/15 06:02:32    566s] [GPS-DRV] drvFixingStage: Small Scale
[02/15 06:02:32    566s] [GPS-DRV] costLowerBound: 0.1
[02/15 06:02:32    566s] [GPS-DRV] setupTNSCost  : 1
[02/15 06:02:32    566s] [GPS-DRV] maxIter       : 3
[02/15 06:02:32    566s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/15 06:02:32    566s] [GPS-DRV] Optimizer parameters ============================= 
[02/15 06:02:32    566s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/15 06:02:32    566s] [GPS-DRV] maxDensity (design): 0.95
[02/15 06:02:32    566s] [GPS-DRV] maxLocalDensity: 0.98
[02/15 06:02:32    566s] [GPS-DRV] MaxBufDistForPlaceBlk: 177um
[02/15 06:02:32    566s] [GPS-DRV] Dflt RT Characteristic Length 488.186um AoF 802.806um x 1
[02/15 06:02:32    566s] [GPS-DRV] isCPECostingOn: false
[02/15 06:02:32    566s] [GPS-DRV] All active and enabled setup views
[02/15 06:02:32    566s] [GPS-DRV]     view_tt
[02/15 06:02:32    566s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/15 06:02:32    566s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/15 06:02:32    566s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/15 06:02:32    566s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/15 06:02:32    566s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/15 06:02:32    566s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6404.5M, EPOCH TIME: 1771156952.430315
[02/15 06:02:32    566s] Found 0 hard placement blockage before merging.
[02/15 06:02:32    566s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6404.5M, EPOCH TIME: 1771156952.430527
[02/15 06:02:32    567s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[02/15 06:02:32    567s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 1.67696e-10; DynamicP: 1.11974e+07)DBU
[02/15 06:02:32    567s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:02:32    567s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/15 06:02:32    567s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:02:32    567s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/15 06:02:32    567s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:02:32    567s] Info: violation cost 1.978731 (cap = 0.160372, tran = 1.818359, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 06:02:32    567s] |     4|    80|    -0.01|     6|     6|    -0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 56.79%|          |         |
[02/15 06:02:32    568s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 06:02:32    568s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       5|       0|       3| 56.80%| 0:00:00.0|  6472.6M|
[02/15 06:02:32    568s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 06:02:32    568s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 56.80%| 0:00:00.0|  6472.6M|
[02/15 06:02:32    568s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:02:32    568s] Bottom Preferred Layer:
[02/15 06:02:32    568s] +-----------+------------+----------+
[02/15 06:02:32    568s] |   Layer   |    CLK     |   Rule   |
[02/15 06:02:32    568s] +-----------+------------+----------+
[02/15 06:02:32    568s] | M3 (z=3)  |         22 | default  |
[02/15 06:02:32    568s] +-----------+------------+----------+
[02/15 06:02:32    568s] Via Pillar Rule:
[02/15 06:02:32    568s]     None
[02/15 06:02:32    568s] Finished writing unified metrics of routing constraints.
[02/15 06:02:32    568s] 
[02/15 06:02:32    568s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:00.0 mem=6472.6M) ***
[02/15 06:02:32    568s] 
[02/15 06:02:32    568s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:02:32    568s] Total-nets :: 8344, Stn-nets :: 9, ratio :: 0.107862 %, Total-len 110234, Stn-len 1128.53
[02/15 06:02:32    568s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10733
[02/15 06:02:32    568s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6344.6M, EPOCH TIME: 1771156952.810819
[02/15 06:02:32    568s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[02/15 06:02:32    568s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:32    568s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:32    568s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:32    568s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.084, REAL:0.032, MEM:6344.6M, EPOCH TIME: 1771156952.842823
[02/15 06:02:32    568s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.18
[02/15 06:02:32    568s] *** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.9/0:00:01.6 (1.9), totSession cpu/real = 0:09:28.3/0:05:07.7 (1.8), mem = 6344.6M
[02/15 06:02:32    568s] 
[02/15 06:02:32    568s] =============================================================================================
[02/15 06:02:32    568s]  Step TAT Report : DrvOpt #2 / clock_opt_design #1                              23.14-s088_1
[02/15 06:02:32    568s] =============================================================================================
[02/15 06:02:32    568s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:02:32    568s] ---------------------------------------------------------------------------------------------
[02/15 06:02:32    568s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.1
[02/15 06:02:32    568s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:32    568s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.6 % )     0:00:00.1 /  0:00:00.1    2.0
[02/15 06:02:32    568s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.0
[02/15 06:02:32    568s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.2
[02/15 06:02:32    568s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:32    568s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:01.1    3.9
[02/15 06:02:32    568s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.8    3.6
[02/15 06:02:32    568s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:32    568s] [ OptEval                ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.3    3.8
[02/15 06:02:32    568s] [ OptCommit              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[02/15 06:02:32    568s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.3    3.5
[02/15 06:02:32    568s] [ IncrDelayCalc          ]      7   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.3    3.8
[02/15 06:02:32    568s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.2    6.4
[02/15 06:02:32    568s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    4.4
[02/15 06:02:32    568s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.2
[02/15 06:02:32    568s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.2    3.8
[02/15 06:02:32    568s] [ MISC                   ]          0:00:01.0  (  67.1 % )     0:00:01.0 /  0:00:01.5    1.4
[02/15 06:02:32    568s] ---------------------------------------------------------------------------------------------
[02/15 06:02:32    568s]  DrvOpt #2 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:02.9    1.9
[02/15 06:02:32    568s] ---------------------------------------------------------------------------------------------
[02/15 06:02:32    568s] Begin: Collecting metrics
[02/15 06:02:33    568s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    -0.024 |   -0.024 |           |       -0 |       56.87 |            |              | 0:00:04  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.021 |           |        0 |       56.90 |            |              | 0:00:03  |        6357 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.85 |            |              | 0:00:03  |        6357 |      |     |
| area_reclaiming_2       |     0.021 |    0.021 |         0 |        0 |       56.79 |            |              | 0:00:10  |        6365 |      |     |
| area_reclaiming_3       |     0.021 |    0.021 |         0 |        0 |       56.79 |            |              | 0:00:03  |        6365 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:14  |        6365 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        6267 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6267 |      |     |
| drv_eco_fixing          |     0.015 |    0.015 |         0 |        0 |       56.80 |            |              | 0:00:01  |        6345 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:02:33    568s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3621.5M, current mem=3621.5M)

[02/15 06:02:33    568s] End: Collecting metrics
[02/15 06:02:33    568s] End: GigaOpt postEco DRV Optimization
[02/15 06:02:33    568s] Running refinePlace -preserveRouting true -hardFence false
[02/15 06:02:33    568s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:6344.6M, EPOCH TIME: 1771156953.174149
[02/15 06:02:33    568s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:6344.6M, EPOCH TIME: 1771156953.174311
[02/15 06:02:33    568s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6344.6M, EPOCH TIME: 1771156953.174396
[02/15 06:02:33    568s] Processing tracks to init pin-track alignment.
[02/15 06:02:33    568s] z: 1, totalTracks: 0
[02/15 06:02:33    568s] z: 3, totalTracks: 1
[02/15 06:02:33    568s] z: 5, totalTracks: 1
[02/15 06:02:33    568s] z: 7, totalTracks: 1
[02/15 06:02:33    568s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:02:33    568s] #spOpts: rpCkHalo=4 
[02/15 06:02:33    568s] Initializing Route Infrastructure for color support ...
[02/15 06:02:33    568s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:6344.6M, EPOCH TIME: 1771156953.174659
[02/15 06:02:33    568s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:6344.6M, EPOCH TIME: 1771156953.175273
[02/15 06:02:33    568s] Route Infrastructure Initialized for color support successfully.
[02/15 06:02:33    568s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:6344.6M, EPOCH TIME: 1771156953.183831
[02/15 06:02:33    568s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:33    568s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:33    568s] Processing tracks to init pin-track alignment.
[02/15 06:02:33    568s] z: 1, totalTracks: 0
[02/15 06:02:33    568s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:02:33    568s] z: 3, totalTracks: 1
[02/15 06:02:33    568s] z: 5, totalTracks: 1
[02/15 06:02:33    568s] z: 7, totalTracks: 1
[02/15 06:02:33    568s] 
[02/15 06:02:33    568s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:02:33    568s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:02:33    568s] 
[02/15 06:02:33    568s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:02:33    568s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.024, REAL:0.024, MEM:6344.6M, EPOCH TIME: 1771156953.207547
[02/15 06:02:33    568s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:6344.6M, EPOCH TIME: 1771156953.207669
[02/15 06:02:33    568s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:6344.6M, EPOCH TIME: 1771156953.207909
[02/15 06:02:33    568s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6344.6MB).
[02/15 06:02:33    568s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.036, REAL:0.036, MEM:6344.6M, EPOCH TIME: 1771156953.210377
[02/15 06:02:33    568s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.036, REAL:0.036, MEM:6344.6M, EPOCH TIME: 1771156953.210437
[02/15 06:02:33    568s] TDRefine: refinePlace mode is spiral
[02/15 06:02:33    568s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 06:02:33    568s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.11
[02/15 06:02:33    568s] OPERPROF:   Starting Refine-Place at level 2, MEM:6344.6M, EPOCH TIME: 1771156953.211660
[02/15 06:02:33    568s] *** Starting refinePlace (0:09:29 mem=6344.6M) ***
[02/15 06:02:33    568s] Total net bbox length = 9.049e+04 (4.140e+04 4.909e+04) (ext = 7.737e+03)
[02/15 06:02:33    568s] 
[02/15 06:02:33    568s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:02:33    568s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:02:33    568s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:6344.6M, EPOCH TIME: 1771156953.221033
[02/15 06:02:33    568s] # Found 5031 legal fixed insts to color.
[02/15 06:02:33    568s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.010, REAL:0.010, MEM:6344.6M, EPOCH TIME: 1771156953.230888
[02/15 06:02:33    568s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6344.6M, EPOCH TIME: 1771156953.245209
[02/15 06:02:33    568s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:6344.6M, EPOCH TIME: 1771156953.245981
[02/15 06:02:33    568s] Set min layer with design mode ( 2 )
[02/15 06:02:33    568s] Set max layer with design mode ( 7 )
[02/15 06:02:33    568s] Set min layer with design mode ( 2 )
[02/15 06:02:33    568s] Set max layer with design mode ( 7 )
[02/15 06:02:33    568s] 
[02/15 06:02:33    568s] Starting Small incrNP...
[02/15 06:02:33    568s] User Input Parameters:
[02/15 06:02:33    568s] - Congestion Driven    : Off
[02/15 06:02:33    568s] - Timing Driven        : Off
[02/15 06:02:33    568s] - Area-Violation Based : Off
[02/15 06:02:33    568s] - Start Rollback Level : -5
[02/15 06:02:33    568s] - Legalized            : On
[02/15 06:02:33    568s] - Window Based         : Off
[02/15 06:02:33    568s] - eDen incr mode       : Off
[02/15 06:02:33    568s] - Small incr mode      : On
[02/15 06:02:33    568s] 
[02/15 06:02:33    568s] default core: bins with density > 0.750 = 12.11 % ( 35 / 289 )
[02/15 06:02:33    568s] Density distribution unevenness ratio = 16.953%
[02/15 06:02:33    568s] Density distribution unevenness ratio (U70) = 2.451%
[02/15 06:02:33    568s] Density distribution unevenness ratio (U80) = 0.006%
[02/15 06:02:33    568s] Density distribution unevenness ratio (U90) = 0.000%
[02/15 06:02:33    568s] cost 0.809129, thresh 1.000000
[02/15 06:02:33    568s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=6344.6M)
[02/15 06:02:33    568s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:02:33    568s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6344.6M, EPOCH TIME: 1771156953.260920
[02/15 06:02:33    568s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:6344.6M, EPOCH TIME: 1771156953.261738
[02/15 06:02:33    568s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:6344.6M, EPOCH TIME: 1771156953.261804
[02/15 06:02:33    568s] Starting refinePlace ...
[02/15 06:02:33    568s] Set min layer with design mode ( 2 )
[02/15 06:02:33    568s] Set max layer with design mode ( 7 )
[02/15 06:02:33    568s] One DDP V2 for no tweak run.
[02/15 06:02:33    568s] Set min layer with design mode ( 2 )
[02/15 06:02:33    568s] Set max layer with design mode ( 7 )
[02/15 06:02:33    568s] DDP initSite1 nrRow 167 nrJob 167
[02/15 06:02:33    568s] DDP markSite nrRow 167 nrJob 167
[02/15 06:02:33    568s]   Spread Effort: high, pre-route mode, useDDP on.
[02/15 06:02:33    568s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=6344.6MB) @(0:09:29 - 0:09:29).
[02/15 06:02:33    568s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:02:33    568s] wireLenOptFixPriorityInst 1063 inst fixed
[02/15 06:02:33    568s] Set min layer with design mode ( 2 )
[02/15 06:02:33    568s] Set max layer with design mode ( 7 )
[02/15 06:02:33    568s] Starting RTC Spread...
[02/15 06:02:33    568s] move report: RTC Spread moves 9 insts, mean move: 0.22 um, max move: 0.22 um
[02/15 06:02:33    568s] [CPU] RTC Spread cpu time =0:00:00.1, real time = 0:00:00.0. [MEM] = 0.0M.
[02/15 06:02:33    568s] [CPU] RTC Spread legalization cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[02/15 06:02:33    568s] Move report: Total RTC Spread moves 9 insts, mean move: 0.22 um, max move: 0.22 um 
[02/15 06:02:33    568s] 	Max move on inst (g7731): (155.04, 47.26) --> (154.83, 47.26)
[02/15 06:02:33    568s] [CPU] RefinePlace/RTC (cpu=0:00:00.1, real=0:00:00.0, mem=6344.6MB) @(0:09:29 - 0:09:29).
[02/15 06:02:33    568s] 
[02/15 06:02:33    568s]  === Spiral for Logical I: (movable: 8207) ===
[02/15 06:02:33    568s] 
[02/15 06:02:33    568s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 06:02:33    569s] 
[02/15 06:02:33    569s]  Info: 0 filler has been deleted!
[02/15 06:02:33    569s] Move report: legalization moves 9 insts, mean move: 1.42 um, max move: 2.81 um spiral
[02/15 06:02:33    569s] 	Max move on inst (FE_OFC389_rst_n): (166.71, 83.98) --> (169.52, 83.98)
[02/15 06:02:33    569s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[02/15 06:02:33    569s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:02:33    569s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=6312.6MB) @(0:09:29 - 0:09:30).
[02/15 06:02:33    569s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:02:33    569s] Move report: Detail placement moves 18 insts, mean move: 0.82 um, max move: 2.81 um 
[02/15 06:02:33    569s] 	Max move on inst (FE_OFC389_rst_n): (166.71, 83.98) --> (169.52, 83.98)
[02/15 06:02:33    569s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 6312.6MB
[02/15 06:02:33    569s] Statistics of distance of Instance movement in refine placement:
[02/15 06:02:33    569s]   maximum (X+Y) =         2.81 um
[02/15 06:02:33    569s]   inst (FE_OFC389_rst_n) with max move: (166.708, 83.98) -> (169.516, 83.98)
[02/15 06:02:33    569s]   mean    (X+Y) =         0.82 um
[02/15 06:02:33    569s] Total instances flipped for legalization: 18
[02/15 06:02:33    569s] Summary Report:
[02/15 06:02:33    569s] Instances move: 18 (out of 8207 movable)
[02/15 06:02:33    569s] Instances flipped: 18
[02/15 06:02:33    569s] Mean displacement: 0.82 um
[02/15 06:02:33    569s] Max displacement: 2.81 um (Instance: FE_OFC389_rst_n) (166.708, 83.98) -> (169.516, 83.98)
[02/15 06:02:33    569s] 	Length: 8 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx5_ASAP7_75t_SL
[02/15 06:02:33    569s] 	Violation at original loc: Overlapping with other instance
[02/15 06:02:33    569s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 06:02:33    569s] Total instances moved : 18
[02/15 06:02:33    569s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.874, REAL:0.454, MEM:6312.6M, EPOCH TIME: 1771156953.715825
[02/15 06:02:33    569s] Total net bbox length = 9.052e+04 (4.142e+04 4.910e+04) (ext = 7.739e+03)
[02/15 06:02:33    569s] Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 6312.6MB
[02/15 06:02:33    569s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:00.0, mem=6312.6MB) @(0:09:29 - 0:09:30).
[02/15 06:02:33    569s] *** Finished refinePlace (0:09:30 mem=6312.6M) ***
[02/15 06:02:33    569s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.11
[02/15 06:02:33    569s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.934, REAL:0.513, MEM:6312.6M, EPOCH TIME: 1771156953.724842
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 2.81 um
RPlace-Summary:     Max move: inst FE_OFC389_rst_n cell BUFx5_ASAP7_75t_SL loc (166.71, 83.98) -> (169.52, 83.98)
RPlace-Summary:     Average move dist: 0.82
RPlace-Summary:     Number of inst moved: 18
RPlace-Summary:     Number of movable inst: 8207
[02/15 06:02:33    569s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 06:02:33    569s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:6312.6M, EPOCH TIME: 1771156953.725926
[02/15 06:02:33    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[02/15 06:02:33    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:33    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:33    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:33    569s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.053, REAL:0.020, MEM:6344.6M, EPOCH TIME: 1771156953.745928
[02/15 06:02:33    569s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.026, REAL:0.572, MEM:6344.6M, EPOCH TIME: 1771156953.746024
[02/15 06:02:33    569s] GigaOpt: WNS changes after postEco optimization: 0.020 -> 0.015 (bump = 0.005)
[02/15 06:02:33    569s] GigaOpt: Skipping nonLegal postEco optimization
[02/15 06:02:33    569s] Design TNS changes after trial route: 0.020 -> 0.020
[02/15 06:02:33    569s] GigaOpt: Skipping post-eco TNS optimization
[02/15 06:02:33    569s] Begin: GigaOpt Optimization in post-eco TNS mode
[02/15 06:02:33    569s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 8  -allEndPoints -nativePathGroupFlow
[02/15 06:02:33    569s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:02:33    569s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:02:33    569s] *** TnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:09:29.8/0:05:08.8 (1.8), mem = 6344.6M
[02/15 06:02:33    569s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.19
[02/15 06:02:33    569s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:02:34    570s] 
[02/15 06:02:34    570s] Active Setup views: view_tt 
[02/15 06:02:34    570s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6344.6M, EPOCH TIME: 1771156954.215705
[02/15 06:02:34    570s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:34    570s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:34    570s] 
[02/15 06:02:34    570s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:02:34    570s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:02:34    570s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.025, REAL:0.025, MEM:6344.6M, EPOCH TIME: 1771156954.241044
[02/15 06:02:34    570s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:02:34    570s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:34    570s] [oiPhyDebug] optDemand 303726827520.00, spDemand 285027102720.00.
[02/15 06:02:34    570s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10733
[02/15 06:02:34    570s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/15 06:02:34    570s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:09:30 mem=6344.6M
[02/15 06:02:34    570s] OPERPROF: Starting DPlace-Init at level 1, MEM:6344.6M, EPOCH TIME: 1771156954.247218
[02/15 06:02:34    570s] Processing tracks to init pin-track alignment.
[02/15 06:02:34    570s] z: 1, totalTracks: 0
[02/15 06:02:34    570s] z: 3, totalTracks: 1
[02/15 06:02:34    570s] z: 5, totalTracks: 1
[02/15 06:02:34    570s] z: 7, totalTracks: 1
[02/15 06:02:34    570s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:02:34    570s] #spOpts: rpCkHalo=4 
[02/15 06:02:34    570s] Initializing Route Infrastructure for color support ...
[02/15 06:02:34    570s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6344.6M, EPOCH TIME: 1771156954.247465
[02/15 06:02:34    570s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6344.6M, EPOCH TIME: 1771156954.247993
[02/15 06:02:34    570s] Route Infrastructure Initialized for color support successfully.
[02/15 06:02:34    570s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6344.6M, EPOCH TIME: 1771156954.257816
[02/15 06:02:34    570s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:34    570s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:34    570s] 
[02/15 06:02:34    570s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:02:34    570s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:02:34    570s] 
[02/15 06:02:34    570s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:02:34    570s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.020, REAL:0.020, MEM:6344.6M, EPOCH TIME: 1771156954.278038
[02/15 06:02:34    570s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6344.6M, EPOCH TIME: 1771156954.278132
[02/15 06:02:34    570s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6344.6M, EPOCH TIME: 1771156954.278397
[02/15 06:02:34    570s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6344.6MB).
[02/15 06:02:34    570s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.033, MEM:6344.6M, EPOCH TIME: 1771156954.280684
[02/15 06:02:34    570s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:02:34    570s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10733
[02/15 06:02:34    570s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:09:30 mem=6344.6M
[02/15 06:02:34    570s] ### Creating RouteCongInterface, started
[02/15 06:02:34    570s] 
[02/15 06:02:34    570s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.8500} {6, 0.243, 0.8500} {7, 0.122, 0.8500} 
[02/15 06:02:34    570s] 
[02/15 06:02:34    570s] #optDebug: {0, 1.000}
[02/15 06:02:34    570s] ### Creating RouteCongInterface, finished
[02/15 06:02:34    570s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:02:34    570s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:02:34    570s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:02:34    570s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:02:34    570s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:02:34    570s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:02:34    570s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:02:34    570s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:02:34    570s] *info: 22 clock nets excluded
[02/15 06:02:34    570s] *info: 204 no-driver nets excluded.
[02/15 06:02:34    570s] *info: 22 nets with fixed/cover wires excluded.
[02/15 06:02:34    570s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90654.2
[02/15 06:02:34    570s] PathGroup :  reg2reg  TargetSlack : 0.02 
[02/15 06:02:34    570s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 56.80
[02/15 06:02:34    570s] Optimizer TNS Opt
[02/15 06:02:34    570s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.027|0.000|
|reg2reg   |0.015|0.000|
|HEPG      |0.015|0.000|
|All Paths |0.015|0.000|
+----------+-----+-----+

[02/15 06:02:34    570s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS 15.4ps TNS 0.0ps; HEPG WNS 15.4ps TNS 0.0ps; all paths WNS 15.4ps TNS 0.0ps; Real time 0:02:09
[02/15 06:02:34    570s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6472.6M, EPOCH TIME: 1771156954.972266
[02/15 06:02:34    570s] Found 0 hard placement blockage before merging.
[02/15 06:02:34    570s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6472.6M, EPOCH TIME: 1771156954.973320
[02/15 06:02:35    573s] Active Path Group: reg2reg  
[02/15 06:02:35    573s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 06:02:35    573s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/15 06:02:35    573s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 06:02:35    573s] |   0.015|    0.015|   0.000|    0.000|   56.80%|   0:00:00.0| 6472.6M|   view_tt|  reg2reg| u_array_gen_row[0].gen_col[2].u_pe_u_mac_acc_reg_r |
[02/15 06:02:35    573s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/15 06:02:35    573s] |   0.015|    0.015|   0.000|    0.000|   56.80%|   0:00:00.0| 6480.6M|   view_tt|  reg2reg| u_array_gen_row[0].gen_col[2].u_pe_u_mac_acc_reg_r |
[02/15 06:02:35    573s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/15 06:02:35    573s] |   0.015|    0.015|   0.000|    0.000|   56.80%|   0:00:00.0| 6480.6M|   view_tt|  reg2reg| u_array_gen_row[0].gen_col[2].u_pe_u_mac_acc_reg_r |
[02/15 06:02:35    573s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/15 06:02:35    573s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 06:02:35    573s] 
[02/15 06:02:35    573s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=6480.6M) ***
[02/15 06:02:35    573s] 
[02/15 06:02:35    573s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=6480.6M) ***
[02/15 06:02:35    573s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:02:35    573s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.027|0.000|
|reg2reg   |0.015|0.000|
|HEPG      |0.015|0.000|
|All Paths |0.015|0.000|
+----------+-----+-----+

[02/15 06:02:35    573s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 15.4ps TNS 0.0ps; HEPG WNS 15.4ps TNS 0.0ps; all paths WNS 15.4ps TNS 0.0ps; Real time 0:02:10
[02/15 06:02:35    573s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.027|0.000|
|reg2reg   |0.015|0.000|
|HEPG      |0.015|0.000|
|All Paths |0.015|0.000|
+----------+-----+-----+

[02/15 06:02:35    573s] Bottom Preferred Layer:
[02/15 06:02:35    573s] +-----------+------------+----------+
[02/15 06:02:35    573s] |   Layer   |    CLK     |   Rule   |
[02/15 06:02:35    573s] +-----------+------------+----------+
[02/15 06:02:35    573s] | M3 (z=3)  |         22 | default  |
[02/15 06:02:35    573s] +-----------+------------+----------+
[02/15 06:02:35    573s] Via Pillar Rule:
[02/15 06:02:35    573s]     None
[02/15 06:02:35    573s] Finished writing unified metrics of routing constraints.
[02/15 06:02:35    573s] 
[02/15 06:02:35    573s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:01.0 mem=6480.6M) ***
[02/15 06:02:35    573s] 
[02/15 06:02:35    573s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90654.2
[02/15 06:02:35    573s] Total-nets :: 8344, Stn-nets :: 9, ratio :: 0.107862 %, Total-len 110234, Stn-len 1128.53
[02/15 06:02:35    573s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10733
[02/15 06:02:35    573s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6352.6M, EPOCH TIME: 1771156955.932841
[02/15 06:02:35    573s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[02/15 06:02:35    573s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:35    573s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:35    573s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:35    573s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.060, REAL:0.020, MEM:6352.6M, EPOCH TIME: 1771156955.952421
[02/15 06:02:35    573s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.19
[02/15 06:02:35    573s] *** TnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.0/0:00:02.0 (1.9), totSession cpu/real = 0:09:33.8/0:05:10.8 (1.8), mem = 6352.6M
[02/15 06:02:35    573s] 
[02/15 06:02:35    573s] =============================================================================================
[02/15 06:02:35    573s]  Step TAT Report : TnsOpt #1 / clock_opt_design #1                              23.14-s088_1
[02/15 06:02:35    573s] =============================================================================================
[02/15 06:02:35    573s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:02:35    573s] ---------------------------------------------------------------------------------------------
[02/15 06:02:35    573s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.8
[02/15 06:02:35    573s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:35    573s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.1 /  0:00:00.2    2.1
[02/15 06:02:35    573s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 06:02:35    573s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.2
[02/15 06:02:35    573s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:35    573s] [ TransformInit          ]      1   0:00:00.4  (  19.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/15 06:02:35    573s] [ OptimizationStep       ]      1   0:00:00.0  (   2.3 % )     0:00:00.2 /  0:00:00.3    1.6
[02/15 06:02:35    573s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.3    1.8
[02/15 06:02:35    573s] [ OptGetWeight           ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 06:02:35    573s] [ OptEval                ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    3.6
[02/15 06:02:35    573s] [ OptCommit              ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:35    573s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[02/15 06:02:35    573s] [ IncrDelayCalc          ]      6   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.3
[02/15 06:02:35    573s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.3
[02/15 06:02:35    573s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:35    573s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:35    573s] [ TnsPass                ]      1   0:00:00.5  (  23.8 % )     0:00:00.8 /  0:00:02.6    3.2
[02/15 06:02:35    573s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.2
[02/15 06:02:35    573s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    2.0
[02/15 06:02:35    573s] [ MISC                   ]          0:00:00.7  (  34.2 % )     0:00:00.7 /  0:00:00.7    1.0
[02/15 06:02:35    573s] ---------------------------------------------------------------------------------------------
[02/15 06:02:35    573s]  TnsOpt #1 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:04.0    1.9
[02/15 06:02:35    573s] ---------------------------------------------------------------------------------------------
[02/15 06:02:35    573s] Begin: Collecting metrics
[02/15 06:02:35    573s] 
	GigaOpt Setup Optimization summary:
[02/15 06:02:35    573s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.015 |    0.015 |         0 |        0 |       56.80 | 0:00:01  |        6473 |
	| tns_pass_0       |     0.015 |    0.015 |         0 |        0 |       56.80 | 0:00:01  |        6481 |
	| end_setup_fixing |     0.015 |    0.015 |         0 |        0 |       56.80 | 0:00:00  |        6481 |
	 ------------------------------------------------------------------------------------------------------- 
[02/15 06:02:35    573s] 
[02/15 06:02:36    574s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    -0.024 |   -0.024 |           |       -0 |       56.87 |            |              | 0:00:04  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.021 |           |        0 |       56.90 |            |              | 0:00:03  |        6357 |      |     |
| area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.85 |            |              | 0:00:03  |        6357 |      |     |
| area_reclaiming_2       |     0.021 |    0.021 |         0 |        0 |       56.79 |            |              | 0:00:10  |        6365 |      |     |
| area_reclaiming_3       |     0.021 |    0.021 |         0 |        0 |       56.79 |            |              | 0:00:03  |        6365 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:14  |        6365 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        6267 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6267 |      |     |
| drv_eco_fixing          |     0.015 |    0.015 |         0 |        0 |       56.80 |            |              | 0:00:01  |        6345 |    0 |   0 |
| tns_eco_fixing          |     0.015 |    0.015 |         0 |        0 |       56.80 |            |              | 0:00:03  |        6481 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:02:36    574s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3741.8M, current mem=3655.4M)

[02/15 06:02:36    574s] End: Collecting metrics
[02/15 06:02:36    574s] End: GigaOpt Optimization in post-eco TNS mode
[02/15 06:02:36    574s] #optDebug: fT-D <X 1 0 0 0>
[02/15 06:02:36    574s] Register exp ratio and priority group on 0 nets on 8728 nets : 
[02/15 06:02:36    574s] 
[02/15 06:02:36    574s] Active setup views:
[02/15 06:02:36    574s]  view_tt
[02/15 06:02:36    574s]   Dominating endpoints: 0
[02/15 06:02:36    574s]   Dominating TNS: -0.000
[02/15 06:02:36    574s] 
[02/15 06:02:36    575s] Extraction called for design 'systolic_top' of instances=10733 and nets=8934 using extraction engine 'preRoute' .
[02/15 06:02:36    575s] PreRoute RC Extraction called for design systolic_top.
[02/15 06:02:36    575s] RC Extraction called in multi-corner(1) mode.
[02/15 06:02:36    575s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/15 06:02:36    575s] Type 'man IMPEXT-6197' for more detail.
[02/15 06:02:36    575s] RCMode: PreRoute
[02/15 06:02:36    575s]       RC Corner Indexes            0   
[02/15 06:02:36    575s] Capacitance Scaling Factor   : 1.00000 
[02/15 06:02:36    575s] Resistance Scaling Factor    : 1.00000 
[02/15 06:02:36    575s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 06:02:36    575s] Clock Res. Scaling Factor    : 1.00000 
[02/15 06:02:36    575s] Shrink Factor                : 1.00000
[02/15 06:02:36    575s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 06:02:36    575s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[02/15 06:02:36    575s] Grid density data update skipped
[02/15 06:02:36    575s] eee: pegSigSF=1.070000
[02/15 06:02:36    575s] Initializing multi-corner resistance tables ...
[02/15 06:02:36    575s] eee: Grid unit RC data computation started
[02/15 06:02:36    575s] eee: Grid unit RC data computation completed
[02/15 06:02:36    575s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:02:36    575s] eee: l=2 avDens=0.210385 usedTrk=5112.363977 availTrk=24300.000000 sigTrk=5112.363977
[02/15 06:02:36    575s] eee: l=3 avDens=0.186781 usedTrk=4496.759268 availTrk=24075.000000 sigTrk=4496.759268
[02/15 06:02:36    575s] eee: l=4 avDens=0.129707 usedTrk=2137.727910 availTrk=16481.250000 sigTrk=2137.727910
[02/15 06:02:36    575s] eee: l=5 avDens=0.090333 usedTrk=1156.262083 availTrk=12800.000000 sigTrk=1156.262083
[02/15 06:02:36    575s] eee: l=6 avDens=0.068381 usedTrk=735.635047 availTrk=10757.812500 sigTrk=735.635047
[02/15 06:02:36    575s] eee: l=7 avDens=0.035572 usedTrk=318.144814 availTrk=8943.750000 sigTrk=318.144814
[02/15 06:02:36    575s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:02:36    575s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:02:36    575s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:02:36    575s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:02:36    575s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:02:36    575s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.225317 uaWl=0.000000 uaWlH=0.389200 aWlH=0.000000 lMod=0 pMax=0.872500 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 06:02:36    575s] eee: NetCapCache creation started. (Current Mem: 6271.031M) 
[02/15 06:02:36    575s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 6271.031M) 
[02/15 06:02:36    575s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:02:36    575s] eee: Metal Layers Info:
[02/15 06:02:36    575s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:02:36    575s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:02:36    575s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:02:36    575s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:02:36    575s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:02:36    575s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:02:36    575s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:02:36    575s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:02:36    575s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:02:36    575s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:02:36    575s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:02:36    575s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:02:36    575s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:02:36    575s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:02:36    575s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:02:36    575s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:02:36    575s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:02:36    575s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 6271.031M)
[02/15 06:02:36    575s] Starting delay calculation for Setup views
[02/15 06:02:37    575s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/15 06:02:37    575s] #################################################################################
[02/15 06:02:37    575s] # Design Stage: PreRoute
[02/15 06:02:37    575s] # Design Name: systolic_top
[02/15 06:02:37    575s] # Design Mode: 45nm
[02/15 06:02:37    575s] # Analysis Mode: MMMC Non-OCV 
[02/15 06:02:37    575s] # Parasitics Mode: No SPEF/RCDB 
[02/15 06:02:37    575s] # Signoff Settings: SI Off 
[02/15 06:02:37    575s] #################################################################################
[02/15 06:02:37    577s] Calculate delays in Single mode...
[02/15 06:02:37    577s] Topological Sorting (REAL = 0:00:00.0, MEM = 6241.0M, InitMEM = 6241.0M)
[02/15 06:02:37    577s] Start delay calculation (fullDC) (8 T). (MEM=3625.28)
[02/15 06:02:37    577s] End AAE Lib Interpolated Model. (MEM=3636.738281 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:02:38    583s] Total number of fetched objects 8728
[02/15 06:02:38    583s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[02/15 06:02:38    583s] End delay calculation. (MEM=3672.03 CPU=0:00:05.7 REAL=0:00:01.0)
[02/15 06:02:38    583s] End delay calculation (fullDC). (MEM=3672.03 CPU=0:00:06.4 REAL=0:00:01.0)
[02/15 06:02:38    583s] *** CDM Built up (cpu=0:00:07.7  real=0:00:01.0  mem= 6244.5M) ***
[02/15 06:02:38    584s] *** Done Building Timing Graph (cpu=0:00:08.9 real=0:00:02.0 totSessionCpu=0:09:45 mem=6244.5M)
[02/15 06:02:38    584s] OPTC: user 20.0
[02/15 06:02:38    584s] (I)      Running eGR regular flow
[02/15 06:02:38    584s] Running assign ptn pin
[02/15 06:02:38    584s] Running config msv constraints
[02/15 06:02:38    584s] Running pre-eGR process
[02/15 06:02:38    584s] (I)      Started Early Global Route ( Curr Mem: 5.24 MB )
[02/15 06:02:38    584s] (I)      Initializing eGR engine (regular)
[02/15 06:02:38    584s] Set min layer with design mode ( 2 )
[02/15 06:02:38    584s] Set max layer with design mode ( 7 )
[02/15 06:02:38    584s] (I)      clean place blk overflow:
[02/15 06:02:38    584s] (I)      H : enabled 1.00 0
[02/15 06:02:38    584s] (I)      V : enabled 1.00 0
[02/15 06:02:38    584s] (I)      Initializing eGR engine (regular)
[02/15 06:02:38    584s] Set min layer with design mode ( 2 )
[02/15 06:02:38    584s] Set max layer with design mode ( 7 )
[02/15 06:02:38    584s] (I)      clean place blk overflow:
[02/15 06:02:38    584s] (I)      H : enabled 1.00 0
[02/15 06:02:38    584s] (I)      V : enabled 1.00 0
[02/15 06:02:38    584s] (I)      Started Early Global Route kernel ( Curr Mem: 5.24 MB )
[02/15 06:02:38    584s] (I)      Running eGR Regular flow
[02/15 06:02:38    584s] (I)      # wire layers (front) : 11
[02/15 06:02:38    584s] (I)      # wire layers (back)  : 0
[02/15 06:02:38    584s] (I)      min wire layer : 1
[02/15 06:02:38    584s] (I)      max wire layer : 10
[02/15 06:02:38    584s] (I)      # cut layers (front) : 10
[02/15 06:02:38    584s] (I)      # cut layers (back)  : 0
[02/15 06:02:38    584s] (I)      min cut layer : 1
[02/15 06:02:38    584s] (I)      max cut layer : 9
[02/15 06:02:38    584s] (I)      ================================ Layers ================================
[02/15 06:02:38    584s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:02:38    584s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 06:02:38    584s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:02:38    584s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 06:02:38    584s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 06:02:38    584s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:02:38    584s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 06:02:38    584s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:02:38    584s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 06:02:38    584s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:02:38    584s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 06:02:38    584s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:02:38    584s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 06:02:38    584s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:02:38    584s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 06:02:38    584s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:02:38    584s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 06:02:38    584s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:02:38    584s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 06:02:38    584s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:02:38    584s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 06:02:38    584s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:02:38    584s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 06:02:38    584s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 06:02:38    584s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:02:38    584s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 06:02:38    584s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 06:02:38    584s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 06:02:38    584s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 06:02:38    584s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:02:38    584s] (I)      Started Import and model ( Curr Mem: 5.24 MB )
[02/15 06:02:38    584s] (I)      == Non-default Options ==
[02/15 06:02:38    584s] (I)      Build term to term wires                           : false
[02/15 06:02:38    584s] (I)      Maximum routing layer                              : 7
[02/15 06:02:38    584s] (I)      Top routing layer                                  : 7
[02/15 06:02:38    584s] (I)      Number of threads                                  : 8
[02/15 06:02:38    584s] (I)      Route tie net to shape                             : auto
[02/15 06:02:38    584s] (I)      Method to set GCell size                           : row
[02/15 06:02:38    584s] (I)      Tie hi/lo max fanout                               : 5
[02/15 06:02:38    584s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 06:02:38    584s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 06:02:38    584s] Removed 1 out of boundary tracks from layer 2
[02/15 06:02:38    584s] Removed 1 out of boundary tracks from layer 2
[02/15 06:02:38    584s] (I)      ============== Pin Summary ==============
[02/15 06:02:38    584s] (I)      +-------+--------+---------+------------+
[02/15 06:02:38    584s] (I)      | Layer | # pins | % total |      Group |
[02/15 06:02:38    584s] (I)      +-------+--------+---------+------------+
[02/15 06:02:38    584s] (I)      |     1 |  28715 |   92.19 |        Pin |
[02/15 06:02:38    584s] (I)      |     2 |   2431 |    7.81 | Pin access |
[02/15 06:02:38    584s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 06:02:38    584s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 06:02:38    584s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 06:02:38    584s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 06:02:38    584s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 06:02:38    584s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 06:02:38    584s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 06:02:38    584s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 06:02:38    584s] (I)      +-------+--------+---------+------------+
[02/15 06:02:38    584s] (I)      Custom ignore net properties:
[02/15 06:02:38    584s] (I)      1 : NotLegal
[02/15 06:02:38    584s] (I)      Default ignore net properties:
[02/15 06:02:38    584s] (I)      1 : Special
[02/15 06:02:38    584s] (I)      2 : Analog
[02/15 06:02:38    584s] (I)      3 : Fixed
[02/15 06:02:38    584s] (I)      4 : Skipped
[02/15 06:02:38    584s] (I)      5 : MixedSignal
[02/15 06:02:38    584s] (I)      Prerouted net properties:
[02/15 06:02:38    584s] (I)      1 : NotLegal
[02/15 06:02:38    584s] (I)      2 : Special
[02/15 06:02:38    584s] (I)      3 : Analog
[02/15 06:02:38    584s] (I)      4 : Fixed
[02/15 06:02:38    584s] (I)      5 : Skipped
[02/15 06:02:38    584s] (I)      6 : MixedSignal
[02/15 06:02:38    584s] [NR-eGR] Early global route reroute all routable nets
[02/15 06:02:38    584s] (I)      Use row-based GCell size
[02/15 06:02:38    584s] (I)      Use row-based GCell align
[02/15 06:02:38    584s] (I)      layer 0 area = 170496
[02/15 06:02:38    584s] (I)      layer 1 area = 170496
[02/15 06:02:38    584s] (I)      layer 2 area = 170496
[02/15 06:02:38    584s] (I)      layer 3 area = 512000
[02/15 06:02:38    584s] (I)      layer 4 area = 512000
[02/15 06:02:38    584s] (I)      layer 5 area = 560000
[02/15 06:02:38    584s] (I)      layer 6 area = 560000
[02/15 06:02:38    584s] (I)      GCell unit size   : 4320
[02/15 06:02:38    584s] (I)      GCell multiplier  : 1
[02/15 06:02:38    584s] (I)      GCell row height  : 4320
[02/15 06:02:38    584s] (I)      Actual row height : 4320
[02/15 06:02:38    584s] (I)      GCell align ref   : 24880 24880
[02/15 06:02:38    584s] missing default track structure on layer 1
[02/15 06:02:38    584s] [NR-eGR] Track table information for default rule: 
[02/15 06:02:38    584s] [NR-eGR] M1 has no routable track
[02/15 06:02:38    584s] [NR-eGR] M2 has non-uniform track structure
[02/15 06:02:38    584s] [NR-eGR] M3 has single uniform track structure
[02/15 06:02:38    584s] [NR-eGR] M4 has single uniform track structure
[02/15 06:02:38    584s] [NR-eGR] M5 has single uniform track structure
[02/15 06:02:38    584s] [NR-eGR] M6 has single uniform track structure
[02/15 06:02:38    584s] [NR-eGR] M7 has single uniform track structure
[02/15 06:02:38    584s] [NR-eGR] M8 has single uniform track structure
[02/15 06:02:38    584s] [NR-eGR] M9 has single uniform track structure
[02/15 06:02:38    584s] [NR-eGR] Pad has single uniform track structure
[02/15 06:02:38    584s] (I)      ============== Default via ===============
[02/15 06:02:38    584s] (I)      +---+------------------+-----------------+
[02/15 06:02:38    584s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 06:02:38    584s] (I)      +---+------------------+-----------------+
[02/15 06:02:38    584s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 06:02:38    584s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 06:02:38    584s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 06:02:38    584s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 06:02:38    584s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 06:02:38    584s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 06:02:38    584s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 06:02:38    584s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 06:02:38    584s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 06:02:38    584s] (I)      +---+------------------+-----------------+
[02/15 06:02:38    584s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 06:02:38    584s] [NR-eGR] Read 5650 PG shapes
[02/15 06:02:38    584s] [NR-eGR] Read 0 clock shapes
[02/15 06:02:38    584s] [NR-eGR] Read 0 other shapes
[02/15 06:02:38    584s] [NR-eGR] #Routing Blockages  : 0
[02/15 06:02:38    584s] [NR-eGR] #Bump Blockages     : 0
[02/15 06:02:38    584s] [NR-eGR] #Instance Blockages : 10328
[02/15 06:02:38    584s] [NR-eGR] #PG Blockages       : 5650
[02/15 06:02:38    584s] [NR-eGR] #Halo Blockages     : 0
[02/15 06:02:38    584s] [NR-eGR] #Boundary Blockages : 0
[02/15 06:02:38    584s] [NR-eGR] #Clock Blockages    : 0
[02/15 06:02:38    584s] [NR-eGR] #Other Blockages    : 0
[02/15 06:02:38    584s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 06:02:39    584s] [NR-eGR] #prerouted nets         : 22
[02/15 06:02:39    584s] [NR-eGR] #prerouted special nets : 0
[02/15 06:02:39    584s] [NR-eGR] #prerouted wires        : 3274
[02/15 06:02:39    584s] [NR-eGR] Read 8344 nets ( ignored 22 )
[02/15 06:02:39    584s] (I)        Front-side 8344 ( ignored 22 )
[02/15 06:02:39    584s] (I)        Back-side  0 ( ignored 0 )
[02/15 06:02:39    584s] (I)        Both-side  0 ( ignored 0 )
[02/15 06:02:39    584s] (I)      handle routing halo
[02/15 06:02:39    584s] (I)      Reading macro buffers
[02/15 06:02:39    584s] (I)      Number of macro buffers: 0
[02/15 06:02:39    584s] (I)      early_global_route_priority property id does not exist.
[02/15 06:02:39    584s] (I)      Read Num Blocks=16411  Num Prerouted Wires=3274  Num CS=0
[02/15 06:02:39    584s] (I)      Layer 1 (H) : #blockages 13016 : #preroutes 1936
[02/15 06:02:39    584s] (I)      Layer 2 (V) : #blockages 2688 : #preroutes 1008
[02/15 06:02:39    584s] (I)      Layer 3 (H) : #blockages 353 : #preroutes 290
[02/15 06:02:39    584s] (I)      Layer 4 (V) : #blockages 184 : #preroutes 38
[02/15 06:02:39    584s] (I)      Layer 5 (H) : #blockages 102 : #preroutes 2
[02/15 06:02:39    584s] (I)      Layer 6 (V) : #blockages 68 : #preroutes 0
[02/15 06:02:39    584s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 06:02:39    584s] (I)      Track adjustment: Reducing 23538 tracks (15.00%) for Layer5
[02/15 06:02:39    584s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 06:02:39    584s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 06:02:39    584s] (I)      Number of ignored nets                =     22
[02/15 06:02:39    584s] (I)      Number of connected nets              =      0
[02/15 06:02:39    584s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[02/15 06:02:39    584s] (I)      Number of clock nets                  =     22.  Ignored: No
[02/15 06:02:39    584s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 06:02:39    584s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 06:02:39    584s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 06:02:39    584s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 06:02:39    584s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 06:02:39    584s] (I)      Ndr track 0 does not exist
[02/15 06:02:39    584s] (I)      ---------------------Grid Graph Info--------------------
[02/15 06:02:39    584s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 06:02:39    584s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 06:02:39    584s] (I)      Site width          :   864  (dbu)
[02/15 06:02:39    584s] (I)      Row height          :  4320  (dbu)
[02/15 06:02:39    584s] (I)      GCell row height    :  4320  (dbu)
[02/15 06:02:39    584s] (I)      GCell width         :  4320  (dbu)
[02/15 06:02:39    584s] (I)      GCell height        :  4320  (dbu)
[02/15 06:02:39    584s] (I)      Grid                :   178   178     7
[02/15 06:02:39    584s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 06:02:39    584s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 06:02:39    584s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 06:02:39    584s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 06:02:39    584s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 06:02:39    584s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 06:02:39    584s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 06:02:39    584s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 06:02:39    584s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 06:02:39    584s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 06:02:39    584s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 06:02:39    584s] (I)      --------------------------------------------------------
[02/15 06:02:39    584s] 
[02/15 06:02:39    584s] [NR-eGR] ============ Routing rule table ============
[02/15 06:02:39    584s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 8322
[02/15 06:02:39    584s] [NR-eGR] ========================================
[02/15 06:02:39    584s] [NR-eGR] 
[02/15 06:02:39    584s] (I)      ==== NDR : (Default) ====
[02/15 06:02:39    584s] (I)      +--------------+--------+
[02/15 06:02:39    584s] (I)      |           ID |      0 |
[02/15 06:02:39    584s] (I)      |      Default |    yes |
[02/15 06:02:39    584s] (I)      |  Clk Special |     no |
[02/15 06:02:39    584s] (I)      | Hard spacing |     no |
[02/15 06:02:39    584s] (I)      |    NDR track | (none) |
[02/15 06:02:39    584s] (I)      |      NDR via | (none) |
[02/15 06:02:39    584s] (I)      |  Extra space |      0 |
[02/15 06:02:39    584s] (I)      |      Shields |      0 |
[02/15 06:02:39    584s] (I)      |   Demand (H) |      1 |
[02/15 06:02:39    584s] (I)      |   Demand (V) |      1 |
[02/15 06:02:39    584s] (I)      |        #Nets |   8322 |
[02/15 06:02:39    584s] (I)      +--------------+--------+
[02/15 06:02:39    584s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:02:39    584s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 06:02:39    584s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:02:39    584s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:02:39    584s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:02:39    584s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/15 06:02:39    584s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[02/15 06:02:39    584s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:02:39    584s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:02:39    584s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:02:39    584s] (I)      =============== Blocked Tracks ===============
[02/15 06:02:39    584s] (I)      +-------+---------+----------+---------------+
[02/15 06:02:39    584s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 06:02:39    584s] (I)      +-------+---------+----------+---------------+
[02/15 06:02:39    584s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 06:02:39    584s] (I)      |     2 |  221610 |    64258 |        29.00% |
[02/15 06:02:39    584s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 06:02:39    584s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 06:02:39    584s] (I)      |     5 |  158776 |     2706 |         1.70% |
[02/15 06:02:39    584s] (I)      |     6 |  134034 |     9627 |         7.18% |
[02/15 06:02:39    584s] (I)      |     7 |  134034 |     8137 |         6.07% |
[02/15 06:02:39    584s] (I)      +-------+---------+----------+---------------+
[02/15 06:02:39    584s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 5.24 MB )
[02/15 06:02:39    584s] (I)      Reset routing kernel
[02/15 06:02:39    584s] (I)      Started Global Routing ( Curr Mem: 5.24 MB )
[02/15 06:02:39    584s] (I)      totalPins=29827  totalGlobalPin=29634 (99.35%)
[02/15 06:02:39    584s] (I)      ================= Net Group Info =================
[02/15 06:02:39    584s] (I)      +----+----------------+--------------+-----------+
[02/15 06:02:39    584s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 06:02:39    584s] (I)      +----+----------------+--------------+-----------+
[02/15 06:02:39    584s] (I)      |  1 |           8322 |        M2(2) |     M7(7) |
[02/15 06:02:39    584s] (I)      +----+----------------+--------------+-----------+
[02/15 06:02:39    584s] (I)      total 2D Cap : 836283 = (402517 H, 433766 V)
[02/15 06:02:39    584s] (I)      total 2D Demand : 13334 = (6259 H, 7075 V)
[02/15 06:02:39    584s] (I)      init route region map
[02/15 06:02:39    584s] (I)      #blocked GCells = 0
[02/15 06:02:39    584s] (I)      #regions = 1
[02/15 06:02:39    584s] (I)      init safety region map
[02/15 06:02:39    584s] (I)      #blocked GCells = 0
[02/15 06:02:39    584s] (I)      #regions = 1
[02/15 06:02:39    584s] (I)      Adjusted 0 GCells for pin access
[02/15 06:02:39    584s] [NR-eGR] Layer group 1: route 8322 net(s) in layer range [2, 7]
[02/15 06:02:39    584s] (I)      
[02/15 06:02:39    584s] (I)      ============  Phase 1a Route ============
[02/15 06:02:39    585s] (I)      Usage: 93722 = (43136 H, 50586 V) = (10.72% H, 11.66% V) = (4.659e+04um H, 5.463e+04um V)
[02/15 06:02:39    585s] (I)      
[02/15 06:02:39    585s] (I)      ============  Phase 1b Route ============
[02/15 06:02:39    585s] (I)      Usage: 93722 = (43136 H, 50586 V) = (10.72% H, 11.66% V) = (4.659e+04um H, 5.463e+04um V)
[02/15 06:02:39    585s] (I)      Overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 1.012198e+05um
[02/15 06:02:39    585s] (I)      Congestion metric : 0.21%H 0.05%V, 0.25%HV
[02/15 06:02:39    585s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 06:02:39    585s] (I)      
[02/15 06:02:39    585s] (I)      ============  Phase 1c Route ============
[02/15 06:02:39    585s] (I)      Usage: 93722 = (43136 H, 50586 V) = (10.72% H, 11.66% V) = (4.659e+04um H, 5.463e+04um V)
[02/15 06:02:39    585s] (I)      
[02/15 06:02:39    585s] (I)      ============  Phase 1d Route ============
[02/15 06:02:39    585s] (I)      Usage: 93722 = (43136 H, 50586 V) = (10.72% H, 11.66% V) = (4.659e+04um H, 5.463e+04um V)
[02/15 06:02:39    585s] (I)      
[02/15 06:02:39    585s] (I)      ============  Phase 1e Route ============
[02/15 06:02:39    585s] (I)      Usage: 93722 = (43136 H, 50586 V) = (10.72% H, 11.66% V) = (4.659e+04um H, 5.463e+04um V)
[02/15 06:02:39    585s] [NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 1.012198e+05um
[02/15 06:02:39    585s] (I)      
[02/15 06:02:39    585s] (I)      ============  Phase 1l Route ============
[02/15 06:02:39    585s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/15 06:02:39    585s] (I)      Layer  2:     163080     36000       587        6008      230288    ( 2.54%) 
[02/15 06:02:39    585s] (I)      Layer  3:     192403     46508       444       18165      218130    ( 7.69%) 
[02/15 06:02:39    585s] (I)      Layer  4:     135317     23036        90         158      177064    ( 0.09%) 
[02/15 06:02:39    585s] (I)      Layer  5:     132145     12840         3        1385      156145    ( 0.88%) 
[02/15 06:02:39    585s] (I)      Layer  6:     106027      7375         0        7577      125339    ( 5.70%) 
[02/15 06:02:39    585s] (I)      Layer  7:     106998      3004         0        7341      125575    ( 5.52%) 
[02/15 06:02:39    585s] (I)      Total:        835970    128763      1124       40630     1032539    ( 3.79%) 
[02/15 06:02:39    585s] (I)      
[02/15 06:02:39    585s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 06:02:39    585s] [NR-eGR]                        OverCon           OverCon            
[02/15 06:02:39    585s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/15 06:02:39    585s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/15 06:02:39    585s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:02:39    585s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:02:39    585s] [NR-eGR]      M2 ( 2)       583( 1.90%)         0( 0.00%)   ( 1.90%) 
[02/15 06:02:39    585s] [NR-eGR]      M3 ( 3)       312( 1.07%)        23( 0.08%)   ( 1.15%) 
[02/15 06:02:39    585s] [NR-eGR]      M4 ( 4)        80( 0.25%)         0( 0.00%)   ( 0.25%) 
[02/15 06:02:39    585s] [NR-eGR]      M5 ( 5)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/15 06:02:39    585s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:02:39    585s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:02:39    585s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:02:39    585s] [NR-eGR]        Total       978( 0.54%)        23( 0.01%)   ( 0.55%) 
[02/15 06:02:39    585s] [NR-eGR] 
[02/15 06:02:39    585s] (I)      Finished Global Routing ( CPU: 0.58 sec, Real: 0.20 sec, Curr Mem: 5.24 MB )
[02/15 06:02:39    585s] (I)      Updating congestion map
[02/15 06:02:39    585s] (I)      total 2D Cap : 842010 = (408141 H, 433869 V)
[02/15 06:02:39    585s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[02/15 06:02:39    585s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.36 sec, Curr Mem: 5.24 MB )
[02/15 06:02:39    585s] [NR-eGR] Finished Early Global Route ( CPU: 0.75 sec, Real: 0.37 sec, Curr Mem: 5.23 MB )
[02/15 06:02:39    585s] (I)      ========================================= Runtime Summary ==========================================
[02/15 06:02:39    585s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/15 06:02:39    585s] (I)      ----------------------------------------------------------------------------------------------------
[02/15 06:02:39    585s] (I)       Early Global Route                             100.00%  257.60 sec  257.97 sec  0.37 sec  0.75 sec 
[02/15 06:02:39    585s] (I)       +-Early Global Route kernel                     96.67%  257.60 sec  257.96 sec  0.36 sec  0.74 sec 
[02/15 06:02:39    585s] (I)       | +-Import and model                            37.31%  257.61 sec  257.75 sec  0.14 sec  0.14 sec 
[02/15 06:02:39    585s] (I)       | | +-Create place DB                           12.83%  257.61 sec  257.66 sec  0.05 sec  0.05 sec 
[02/15 06:02:39    585s] (I)       | | | +-Import place data                       12.79%  257.61 sec  257.66 sec  0.05 sec  0.05 sec 
[02/15 06:02:39    585s] (I)       | | | | +-Read instances and placement           3.73%  257.61 sec  257.62 sec  0.01 sec  0.01 sec 
[02/15 06:02:39    585s] (I)       | | | | +-Read nets                              8.88%  257.62 sec  257.66 sec  0.03 sec  0.03 sec 
[02/15 06:02:39    585s] (I)       | | +-Create route DB                           22.28%  257.66 sec  257.74 sec  0.08 sec  0.08 sec 
[02/15 06:02:39    585s] (I)       | | | +-Import route data (8T)                  22.15%  257.66 sec  257.74 sec  0.08 sec  0.08 sec 
[02/15 06:02:39    585s] (I)       | | | | +-Read blockages ( Layer 2-7 )           3.35%  257.68 sec  257.69 sec  0.01 sec  0.01 sec 
[02/15 06:02:39    585s] (I)       | | | | | +-Read routing blockages               0.00%  257.68 sec  257.68 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | | | +-Read bump blockages                  0.00%  257.68 sec  257.68 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | | | +-Read instance blockages              2.39%  257.68 sec  257.69 sec  0.01 sec  0.01 sec 
[02/15 06:02:39    585s] (I)       | | | | | +-Read PG blockages                    0.55%  257.69 sec  257.69 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | | | | +-Allocate memory for PG via list    0.15%  257.69 sec  257.69 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | | | +-Read clock blockages                 0.01%  257.69 sec  257.69 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | | | +-Read other blockages                 0.01%  257.69 sec  257.69 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | | | +-Read halo blockages                  0.06%  257.69 sec  257.69 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | | | +-Read boundary cut boxes              0.00%  257.69 sec  257.69 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | | +-Read blackboxes                        0.01%  257.69 sec  257.69 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | | +-Read prerouted                         0.45%  257.69 sec  257.70 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | | +-Read nets                              1.85%  257.70 sec  257.70 sec  0.01 sec  0.01 sec 
[02/15 06:02:39    585s] (I)       | | | | +-Set up via pillars                     1.26%  257.71 sec  257.71 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | | +-Initialize 3D grid graph               0.21%  257.71 sec  257.71 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | | +-Model blockage capacity                5.32%  257.72 sec  257.74 sec  0.02 sec  0.02 sec 
[02/15 06:02:39    585s] (I)       | | | | | +-Initialize 3D capacity               4.81%  257.72 sec  257.73 sec  0.02 sec  0.02 sec 
[02/15 06:02:39    585s] (I)       | | +-Read aux data                              0.00%  257.74 sec  257.74 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | +-Others data preparation                    0.00%  257.74 sec  257.74 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | +-Create route kernel                        1.35%  257.74 sec  257.75 sec  0.01 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | +-Global Routing                              53.14%  257.75 sec  257.95 sec  0.20 sec  0.58 sec 
[02/15 06:02:39    585s] (I)       | | +-Initialization                             2.04%  257.75 sec  257.76 sec  0.01 sec  0.01 sec 
[02/15 06:02:39    585s] (I)       | | +-Net group 1                               48.24%  257.76 sec  257.94 sec  0.18 sec  0.56 sec 
[02/15 06:02:39    585s] (I)       | | | +-Generate topology (8T)                   2.37%  257.76 sec  257.77 sec  0.01 sec  0.04 sec 
[02/15 06:02:39    585s] (I)       | | | +-Phase 1a                                 9.17%  257.79 sec  257.82 sec  0.03 sec  0.10 sec 
[02/15 06:02:39    585s] (I)       | | | | +-Pattern routing (8T)                   7.02%  257.79 sec  257.81 sec  0.03 sec  0.09 sec 
[02/15 06:02:39    585s] (I)       | | | | +-Add via demand to 2D                   1.91%  257.81 sec  257.82 sec  0.01 sec  0.01 sec 
[02/15 06:02:39    585s] (I)       | | | +-Phase 1b                                 4.40%  257.82 sec  257.84 sec  0.02 sec  0.02 sec 
[02/15 06:02:39    585s] (I)       | | | +-Phase 1c                                 0.01%  257.84 sec  257.84 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | +-Phase 1d                                 0.01%  257.84 sec  257.84 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | +-Phase 1e                                 0.90%  257.84 sec  257.84 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | | +-Route legalization                     0.79%  257.84 sec  257.84 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | | | +-Legalize Blockage Violations         0.76%  257.84 sec  257.84 sec  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)       | | | +-Phase 1l                                25.72%  257.84 sec  257.94 sec  0.10 sec  0.37 sec 
[02/15 06:02:39    585s] (I)       | | | | +-Layer assignment (8T)                 24.74%  257.84 sec  257.94 sec  0.09 sec  0.37 sec 
[02/15 06:02:39    585s] (I)       | +-Export cong map                              4.08%  257.95 sec  257.96 sec  0.02 sec  0.02 sec 
[02/15 06:02:39    585s] (I)       | | +-Export 2D cong map                         1.36%  257.96 sec  257.96 sec  0.01 sec  0.01 sec 
[02/15 06:02:39    585s] (I)      ====================== Summary by functions ======================
[02/15 06:02:39    585s] (I)       Lv  Step                                   %      Real       CPU 
[02/15 06:02:39    585s] (I)      ------------------------------------------------------------------
[02/15 06:02:39    585s] (I)        0  Early Global Route               100.00%  0.37 sec  0.75 sec 
[02/15 06:02:39    585s] (I)        1  Early Global Route kernel         96.67%  0.36 sec  0.74 sec 
[02/15 06:02:39    585s] (I)        2  Global Routing                    53.14%  0.20 sec  0.58 sec 
[02/15 06:02:39    585s] (I)        2  Import and model                  37.31%  0.14 sec  0.14 sec 
[02/15 06:02:39    585s] (I)        2  Export cong map                    4.08%  0.02 sec  0.02 sec 
[02/15 06:02:39    585s] (I)        3  Net group 1                       48.24%  0.18 sec  0.56 sec 
[02/15 06:02:39    585s] (I)        3  Create route DB                   22.28%  0.08 sec  0.08 sec 
[02/15 06:02:39    585s] (I)        3  Create place DB                   12.83%  0.05 sec  0.05 sec 
[02/15 06:02:39    585s] (I)        3  Initialization                     2.04%  0.01 sec  0.01 sec 
[02/15 06:02:39    585s] (I)        3  Export 2D cong map                 1.36%  0.01 sec  0.01 sec 
[02/15 06:02:39    585s] (I)        3  Create route kernel                1.35%  0.01 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        4  Phase 1l                          25.72%  0.10 sec  0.37 sec 
[02/15 06:02:39    585s] (I)        4  Import route data (8T)            22.15%  0.08 sec  0.08 sec 
[02/15 06:02:39    585s] (I)        4  Import place data                 12.79%  0.05 sec  0.05 sec 
[02/15 06:02:39    585s] (I)        4  Phase 1a                           9.17%  0.03 sec  0.10 sec 
[02/15 06:02:39    585s] (I)        4  Phase 1b                           4.40%  0.02 sec  0.02 sec 
[02/15 06:02:39    585s] (I)        4  Generate topology (8T)             2.37%  0.01 sec  0.04 sec 
[02/15 06:02:39    585s] (I)        4  Phase 1e                           0.90%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        5  Layer assignment (8T)             24.74%  0.09 sec  0.37 sec 
[02/15 06:02:39    585s] (I)        5  Read nets                         10.74%  0.04 sec  0.04 sec 
[02/15 06:02:39    585s] (I)        5  Pattern routing (8T)               7.02%  0.03 sec  0.09 sec 
[02/15 06:02:39    585s] (I)        5  Model blockage capacity            5.32%  0.02 sec  0.02 sec 
[02/15 06:02:39    585s] (I)        5  Read instances and placement       3.73%  0.01 sec  0.01 sec 
[02/15 06:02:39    585s] (I)        5  Read blockages ( Layer 2-7 )       3.35%  0.01 sec  0.01 sec 
[02/15 06:02:39    585s] (I)        5  Add via demand to 2D               1.91%  0.01 sec  0.01 sec 
[02/15 06:02:39    585s] (I)        5  Set up via pillars                 1.26%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        5  Route legalization                 0.79%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        5  Read prerouted                     0.45%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        5  Initialize 3D grid graph           0.21%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        6  Initialize 3D capacity             4.81%  0.02 sec  0.02 sec 
[02/15 06:02:39    585s] (I)        6  Read instance blockages            2.39%  0.01 sec  0.01 sec 
[02/15 06:02:39    585s] (I)        6  Legalize Blockage Violations       0.76%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        6  Read PG blockages                  0.55%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        6  Read halo blockages                0.06%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] (I)        7  Allocate memory for PG via list    0.15%  0.00 sec  0.00 sec 
[02/15 06:02:39    585s] Running post-eGR process
[02/15 06:02:39    585s] OPERPROF: Starting HotSpotCal at level 1, MEM:6244.5M, EPOCH TIME: 1771156959.282314
[02/15 06:02:39    585s] [hotspot] +------------+---------------+---------------+
[02/15 06:02:39    585s] [hotspot] |            |   max hotspot | total hotspot |
[02/15 06:02:39    585s] [hotspot] +------------+---------------+---------------+
[02/15 06:02:39    585s] [hotspot] | normalized |          0.00 |          0.00 |
[02/15 06:02:39    585s] [hotspot] +------------+---------------+---------------+
[02/15 06:02:39    585s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 06:02:39    585s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 06:02:39    585s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.007, MEM:6276.5M, EPOCH TIME: 1771156959.288966
[02/15 06:02:39    585s] [hotspot] Hotspot report including placement blocked areas
[02/15 06:02:39    585s] OPERPROF: Starting HotSpotCal at level 1, MEM:6276.5M, EPOCH TIME: 1771156959.289383
[02/15 06:02:39    585s] [hotspot] +------------+---------------+---------------+
[02/15 06:02:39    585s] [hotspot] |            |   max hotspot | total hotspot |
[02/15 06:02:39    585s] [hotspot] +------------+---------------+---------------+
[02/15 06:02:39    585s] [hotspot] | normalized |          0.00 |          0.00 |
[02/15 06:02:39    585s] [hotspot] +------------+---------------+---------------+
[02/15 06:02:39    585s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 06:02:39    585s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 06:02:39    585s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.005, MEM:6276.5M, EPOCH TIME: 1771156959.294614
[02/15 06:02:39    585s] Reported timing to dir ./timingReports
[02/15 06:02:39    585s] **optDesign ... cpu = 0:02:08, real = 0:01:26, mem = 3571.6M, totSessionCpu=0:09:45 **
[02/15 06:02:39    585s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771156959.309122
[02/15 06:02:39    585s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:39    585s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:39    585s] 
[02/15 06:02:39    585s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:02:39    585s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:02:39    585s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.024, REAL:0.024, MEM:6276.5M, EPOCH TIME: 1771156959.333563
[02/15 06:02:39    585s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:02:39    585s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:40    588s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.015  |  0.015  |  0.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.804%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------

[02/15 06:02:40    588s] Begin: Collecting metrics
[02/15 06:02:40    588s] **INFO: Starting Blocking QThread with 8 CPU
[02/15 06:02:40    588s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/15 06:02:40    588s] Multi-CPU acceleration using 8 CPU(s).
[02/15 06:02:40      0s] *** QThread MetricCollect [begin] (clock_opt_design #1) : mem = 0.5M
[02/15 06:02:41      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/15 06:02:41      0s] 
[02/15 06:02:41      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3655.4M, current mem=2853.7M)
[02/15 06:02:41      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2927.2M, current mem=2863.5M)
[02/15 06:02:41      0s] *** QThread MetricCollect [finish] (clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), mem = 0.5M
[02/15 06:02:41      0s] 
[02/15 06:02:41      0s] =============================================================================================
[02/15 06:02:41      0s]  Step TAT Report : QThreadWorker #1 / clock_opt_design #1                       23.14-s088_1
[02/15 06:02:41      0s] =============================================================================================
[02/15 06:02:41      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:02:41      0s] ---------------------------------------------------------------------------------------------
[02/15 06:02:41      0s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/15 06:02:41      0s] ---------------------------------------------------------------------------------------------
[02/15 06:02:41      0s]  QThreadWorker #1 TOTAL             0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/15 06:02:41      0s] ---------------------------------------------------------------------------------------------

[02/15 06:02:41    588s]  
_______________________________________________________________________
[02/15 06:02:41    588s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:02:41    588s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[02/15 06:02:41    588s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[02/15 06:02:41    588s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[02/15 06:02:41    588s] | initial_summary         |    -0.024 |   -0.024 |           |       -0 |       56.87 |            |              | 0:00:04  |        6277 |    0 |   0 |
[02/15 06:02:41    588s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        6277 |      |     |
[02/15 06:02:41    588s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        6277 |      |     |
[02/15 06:02:41    588s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6277 |      |     |
[02/15 06:02:41    588s] | global_opt              |           |    0.021 |           |        0 |       56.90 |            |              | 0:00:03  |        6357 |      |     |
[02/15 06:02:41    588s] | area_reclaiming         |     0.021 |    0.021 |         0 |        0 |       56.85 |            |              | 0:00:03  |        6357 |      |     |
[02/15 06:02:41    588s] | area_reclaiming_2       |     0.021 |    0.021 |         0 |        0 |       56.79 |            |              | 0:00:10  |        6365 |      |     |
[02/15 06:02:41    588s] | area_reclaiming_3       |     0.021 |    0.021 |         0 |        0 |       56.79 |            |              | 0:00:03  |        6365 |      |     |
[02/15 06:02:41    588s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:14  |        6365 |      |     |
[02/15 06:02:41    588s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        6267 |      |     |
[02/15 06:02:41    588s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6267 |      |     |
[02/15 06:02:41    588s] | drv_eco_fixing          |     0.015 |    0.015 |         0 |        0 |       56.80 |            |              | 0:00:01  |        6345 |    0 |   0 |
[02/15 06:02:41    588s] | tns_eco_fixing          |     0.015 |    0.015 |         0 |        0 |       56.80 |            |              | 0:00:03  |        6481 |      |     |
[02/15 06:02:41    588s] | final_summary           |     0.015 |    0.015 |           |        0 |       56.80 |       0.00 |         0.00 | 0:00:03  |        6277 |    0 |   0 |
[02/15 06:02:41    588s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:02:41    588s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3655.4M, current mem=3581.9M)

[02/15 06:02:41    588s] End: Collecting metrics
[02/15 06:02:41    588s] **optDesign ... cpu = 0:02:11, real = 0:01:28, mem = 3581.9M, totSessionCpu=0:09:48 **
[02/15 06:02:41    588s] 
[02/15 06:02:41    588s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:02:41    588s] Deleting Lib Analyzer.
[02/15 06:02:41    588s] 
[02/15 06:02:41    588s] TimeStamp Deleting Cell Server End ...
[02/15 06:02:41    588s] *** Finished optDesign ***
[02/15 06:02:41    588s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:02:41    588s] UM:*                                                                   final
[02/15 06:02:41    588s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:02:41    588s] UM:*                                                                   opt_design_postcts
[02/15 06:02:52    588s] Info: final physical memory for 9 CRR processes is 1018.87MB.
[02/15 06:02:54    588s] Info: Summary of CRR changes:
[02/15 06:02:54    588s]       - Timing transform commits:       0
[02/15 06:02:54    588s] 
[02/15 06:02:54    588s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:37 real=  0:02:18)
[02/15 06:02:54    588s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.9 real=0:00:02.7)
[02/15 06:02:54    588s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:11.7 real=0:00:05.5)
[02/15 06:02:54    588s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:18.5 real=0:00:07.1)
[02/15 06:02:54    588s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/15 06:02:54    588s] Info: Destroy the CCOpt slew target map.
[02/15 06:02:54    588s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/15 06:02:54    588s] clean pInstBBox. size 0
[02/15 06:02:54    588s] Set place::cacheFPlanSiteMark to 0
[02/15 06:02:54    588s] Cell systolic_top LLGs are deleted
[02/15 06:02:54    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:54    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:54    588s] Info: pop threads available for lower-level modules during optimization.
[02/15 06:02:54    588s] (clock_opt_design): dumping clock statistics to metric
[02/15 06:02:54    588s] Updating ideal nets and annotations...
[02/15 06:02:54    588s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[02/15 06:02:54    588s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:02:54    588s] No differences between SDC and CTS ideal net status found.
[02/15 06:02:54    588s] Clock tree timing engine global stage delay update for tc_tt:both.early...
[02/15 06:02:54    588s] End AAE Lib Interpolated Model. (MEM=3581.949219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:02:54    588s] Clock tree timing engine global stage delay update for tc_tt:both.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:02:54    588s] Clock tree timing engine global stage delay update for tc_tt:both.late...
[02/15 06:02:54    589s] Clock tree timing engine global stage delay update for tc_tt:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:02:54    589s] Clock DAG hash : 659c119151dc9b0a 7de6dc144ceb75d6
[02/15 06:02:54    589s] CTS services accumulated run-time stats :
[02/15 06:02:54    589s]   delay calculator: calls=24790, total_wall_time=1.789s, mean_wall_time=0.072ms
[02/15 06:02:54    589s]   legalizer: calls=3408, total_wall_time=0.194s, mean_wall_time=0.057ms
[02/15 06:02:54    589s]   steiner router: calls=19654, total_wall_time=2.985s, mean_wall_time=0.152ms
[02/15 06:02:54    589s] UM: Running design category ...
[02/15 06:02:54    589s] OPERPROF: Starting Route-Infrastructure-Color-Support-Init at level 1, MEM:6290.5M, EPOCH TIME: 1771156974.221670
[02/15 06:02:54    589s] OPERPROF: Finished Route-Infrastructure-Color-Support-Init at level 1, CPU:0.000, REAL:0.000, MEM:6290.5M, EPOCH TIME: 1771156974.222169
[02/15 06:02:54    589s] Cell systolic_top LLGs are deleted
[02/15 06:02:54    589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:54    589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:54    589s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6290.5M, EPOCH TIME: 1771156974.231054
[02/15 06:02:54    589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:54    589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:54    589s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6290.5M, EPOCH TIME: 1771156974.232016
[02/15 06:02:54    589s] Max number of tech site patterns supported in site array is 256.
[02/15 06:02:54    589s] Core basic site is asap7sc7p5t
[02/15 06:02:54    589s] After signature check, allow fast init is false, keep pre-filter is true.
[02/15 06:02:54    589s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/15 06:02:54    589s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 06:02:54    589s] SiteArray: use 856,064 bytes
[02/15 06:02:54    589s] SiteArray: current memory after site array memory allocation 6276.5M
[02/15 06:02:54    589s] SiteArray: FP blocked sites are writable
[02/15 06:02:54    589s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:6276.5M, EPOCH TIME: 1771156974.245261
[02/15 06:02:54    589s] Process 3154 (called=5590 computed=38) wires and vias for routing blockage analysis
[02/15 06:02:54    589s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.009, REAL:0.005, MEM:6276.5M, EPOCH TIME: 1771156974.250668
[02/15 06:02:54    589s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 06:02:54    589s] Atter site array init, number of instance map data is 0.
[02/15 06:02:54    589s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.027, REAL:0.020, MEM:6276.5M, EPOCH TIME: 1771156974.251644
[02/15 06:02:54    589s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.029, REAL:0.022, MEM:6276.5M, EPOCH TIME: 1771156974.252682
[02/15 06:02:54    589s] Cell systolic_top LLGs are deleted
[02/15 06:02:54    589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:02:54    589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:54    589s] # Resetting pin-track-align track data.
[02/15 06:02:54    589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:54    589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:54    589s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:02:54    589s] UM:         268.52            164          0.000 ns          0.015 ns  clock_opt_design
[02/15 06:02:54    589s] 
[02/15 06:02:54    589s] *** Summary of all messages that are not suppressed in this session:
[02/15 06:02:54    589s] Severity  ID               Count  Summary                                  
[02/15 06:02:54    589s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[02/15 06:02:54    589s] WARNING   IMPEXT-2882          3  Unable to find the resistance for via '%...
[02/15 06:02:54    589s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/15 06:02:54    589s] WARNING   IMPSP-2041           3  Found %d fixed insts that could not be c...
[02/15 06:02:54    589s] *** Message Summary: 13 warning(s), 0 error(s)
[02/15 06:02:54    589s] 
[02/15 06:02:54    589s] *** clock_opt_design #1 [finish] () : cpu/real = 0:04:26.4/0:02:30.8 (1.8), totSession cpu/real = 0:09:49.7/0:05:29.7 (1.8), mem = 6276.5M
[02/15 06:02:54    589s] 
[02/15 06:02:54    589s] =============================================================================================
[02/15 06:02:54    589s]  Final TAT Report : clock_opt_design #1                                         23.14-s088_1
[02/15 06:02:54    589s] =============================================================================================
[02/15 06:02:54    589s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:02:54    589s] ---------------------------------------------------------------------------------------------
[02/15 06:02:54    589s] [ InitOpt                ]      1   0:00:29.8  (  19.8 % )     0:00:33.4 /  0:00:17.1    0.5
[02/15 06:02:54    589s] [ TnsOpt                 ]      1   0:00:02.0  (   1.3 % )     0:00:02.0 /  0:00:04.0    1.9
[02/15 06:02:54    589s] [ GlobalOpt              ]      1   0:00:02.4  (   1.6 % )     0:00:02.4 /  0:00:05.6    2.3
[02/15 06:02:54    589s] [ DrvOpt                 ]      2   0:00:02.6  (   1.7 % )     0:00:02.6 /  0:00:04.4    1.7
[02/15 06:02:54    589s] [ SimplifyNetlist        ]      1   0:00:01.6  (   1.0 % )     0:00:01.6 /  0:00:01.9    1.2
[02/15 06:02:54    589s] [ AreaOpt                ]      3   0:00:13.8  (   9.2 % )     0:00:14.5 /  0:00:33.9    2.3
[02/15 06:02:54    589s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:54    589s] [ ViewPruning            ]     10   0:00:00.3  (   0.2 % )     0:00:00.6 /  0:00:03.0    4.6
[02/15 06:02:54    589s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.1 % )     0:00:05.0 /  0:00:14.6    2.9
[02/15 06:02:54    589s] [ MetricReport           ]     14   0:00:03.5  (   2.3 % )     0:00:03.5 /  0:00:03.0    0.9
[02/15 06:02:54    589s] [ DrvReport              ]      2   0:00:00.9  (   0.6 % )     0:00:00.9 /  0:00:00.8    0.9
[02/15 06:02:54    589s] [ CongRefineRouteType    ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.3
[02/15 06:02:54    589s] [ LocalWireReclaim       ]      1   0:00:00.1  (   0.0 % )     0:00:13.7 /  0:00:18.0    1.3
[02/15 06:02:54    589s] [ SlackTraversorInit     ]     12   0:00:00.3  (   0.2 % )     0:00:00.6 /  0:00:01.1    1.7
[02/15 06:02:54    589s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[02/15 06:02:54    589s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:54    589s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.5    2.0
[02/15 06:02:54    589s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:02:54    589s] [ ReportTranViolation    ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[02/15 06:02:54    589s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.2    2.5
[02/15 06:02:54    589s] [ IncrReplace            ]      1   0:00:13.7  (   9.1 % )     0:00:16.2 /  0:01:07.2    4.1
[02/15 06:02:54    589s] [ RefinePlace            ]      9   0:00:18.4  (  12.2 % )     0:00:18.5 /  0:00:26.6    1.4
[02/15 06:02:54    589s] [ DetailPlaceInit        ]      5   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.1
[02/15 06:02:54    589s] [ CTS                    ]      1   0:00:25.0  (  16.6 % )     0:00:46.5 /  0:02:08.9    2.8
[02/15 06:02:54    589s] [ EarlyGlobalRoute       ]      7   0:00:03.7  (   2.4 % )     0:00:03.7 /  0:00:07.1    1.9
[02/15 06:02:54    589s] [ ExtractRC              ]      6   0:00:01.0  (   0.7 % )     0:00:01.0 /  0:00:01.0    1.0
[02/15 06:02:54    589s] [ UpdateTimingGraph      ]      6   0:00:01.3  (   0.9 % )     0:00:07.6 /  0:00:32.4    4.3
[02/15 06:02:54    589s] [ FullDelayCalc          ]      6   0:00:08.0  (   5.3 % )     0:00:08.1 /  0:00:40.5    5.0
[02/15 06:02:54    589s] [ TimingUpdate           ]     35   0:00:02.3  (   1.5 % )     0:00:02.3 /  0:00:11.8    5.1
[02/15 06:02:54    589s] [ TimingReport           ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.4    2.1
[02/15 06:02:54    589s] [ GenerateReports        ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[02/15 06:02:54    589s] [ IncrTimingUpdate       ]     12   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.7    2.4
[02/15 06:02:54    589s] [ MISC                   ]          0:00:18.1  (  12.0 % )     0:00:18.1 /  0:00:08.1    0.4
[02/15 06:02:54    589s] ---------------------------------------------------------------------------------------------
[02/15 06:02:54    589s]  clock_opt_design #1 TOTAL          0:02:30.8  ( 100.0 % )     0:02:30.8 /  0:04:26.4    1.8
[02/15 06:02:54    589s] ---------------------------------------------------------------------------------------------
[02/15 06:02:54    589s] Ending "clock_opt_design" (total cpu=0:04:26, real=0:02:30, peak res=4058.6M, current mem=3502.8M)
[02/15 06:02:54    589s] <CMD> all_constraint_modes -active
[02/15 06:02:54    589s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[02/15 06:02:54    589s] <CMD> reset_propagated_clock [all_clocks]
[02/15 06:02:54    589s] <CMD> set_propagated_clock [all_clocks]
[02/15 06:02:55    589s] <CMD> optDesign -postCTS
[02/15 06:02:55    589s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3400.6M, totSessionCpu=0:09:50 **
[02/15 06:02:55    589s] 
[02/15 06:02:55    589s] Active Setup views: view_tt 
[02/15 06:02:55    589s] *** optDesign #1 [begin] () : totSession cpu/real = 0:09:50.0/0:05:29.9 (1.8), mem = 6267.0M
[02/15 06:02:55    589s] Info: 8 threads available for lower-level modules during optimization.
[02/15 06:02:55    589s] GigaOpt running with 8 threads.
[02/15 06:02:55    589s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:09:50.0/0:05:29.9 (1.8), mem = 6267.0M
[02/15 06:02:55    589s] **INFO: User settings:
[02/15 06:02:55    589s] setDesignMode -bottomRoutingLayer                              2
[02/15 06:02:55    589s] setDesignMode -process                                         45
[02/15 06:02:55    589s] setDesignMode -topRoutingLayer                                 7
[02/15 06:02:55    589s] setExtractRCMode -coupling_c_th                                0.1
[02/15 06:02:55    589s] setExtractRCMode -engine                                       preRoute
[02/15 06:02:55    589s] setExtractRCMode -relative_c_th                                1
[02/15 06:02:55    589s] setExtractRCMode -total_c_th                                   0
[02/15 06:02:55    589s] setUsefulSkewMode -opt_skew_eco_route                          false
[02/15 06:02:55    589s] setDelayCalMode -enable_high_fanout                            true
[02/15 06:02:55    589s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[02/15 06:02:55    589s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[02/15 06:02:55    589s] setDelayCalMode -engine                                        aae
[02/15 06:02:55    589s] setDelayCalMode -ignoreNetLoad                                 false
[02/15 06:02:55    589s] setDelayCalMode -socv_accuracy_mode                            low
[02/15 06:02:55    589s] setOptMode -opt_view_pruning_setup_views_active_list           { view_tt }
[02/15 06:02:55    589s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_tt}
[02/15 06:02:55    589s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_tt}
[02/15 06:02:55    589s] setOptMode -opt_drv_margin                                     0
[02/15 06:02:55    589s] setOptMode -opt_drv                                            true
[02/15 06:02:55    589s] setOptMode -opt_hold_target_slack                              0.02
[02/15 06:02:55    589s] setOptMode -opt_resize_flip_flops                              true
[02/15 06:02:55    589s] setOptMode -opt_preserve_all_sequential                        false
[02/15 06:02:55    589s] setOptMode -opt_setup_target_slack                             0.02
[02/15 06:02:55    589s] setPlaceMode -place_detail_dpt_flow                            true
[02/15 06:02:55    589s] setAnalysisMode -analysisType                                  single
[02/15 06:02:55    589s] setAnalysisMode -checkType                                     setup
[02/15 06:02:55    589s] setAnalysisMode -clkSrcPath                                    true
[02/15 06:02:55    589s] setAnalysisMode -clockPropagation                              sdcControl
[02/15 06:02:55    589s] setAnalysisMode -usefulSkew                                    true
[02/15 06:02:55    589s] 
[02/15 06:02:55    589s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/15 06:02:55    590s] Need call spDPlaceInit before registerPrioInstLoc.
[02/15 06:02:55    590s] OPERPROF: Starting DPlace-Init at level 1, MEM:6267.0M, EPOCH TIME: 1771156975.231952
[02/15 06:02:55    590s] Processing tracks to init pin-track alignment.
[02/15 06:02:55    590s] z: 1, totalTracks: 0
[02/15 06:02:55    590s] z: 3, totalTracks: 1
[02/15 06:02:55    590s] z: 5, totalTracks: 1
[02/15 06:02:55    590s] z: 7, totalTracks: 1
[02/15 06:02:55    590s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:02:55    590s] #spOpts: rpCkHalo=4 
[02/15 06:02:55    590s] Initializing Route Infrastructure for color support ...
[02/15 06:02:55    590s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6267.0M, EPOCH TIME: 1771156975.232189
[02/15 06:02:55    590s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.000, MEM:6267.0M, EPOCH TIME: 1771156975.232640
[02/15 06:02:55    590s] Route Infrastructure Initialized for color support successfully.
[02/15 06:02:55    590s] Cell systolic_top LLGs are deleted
[02/15 06:02:55    590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:55    590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:55    590s] # Building systolic_top llgBox search-tree.
[02/15 06:02:55    590s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6267.0M, EPOCH TIME: 1771156975.239688
[02/15 06:02:55    590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:55    590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:55    590s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6267.0M, EPOCH TIME: 1771156975.240325
[02/15 06:02:55    590s] Max number of tech site patterns supported in site array is 256.
[02/15 06:02:55    590s] Core basic site is asap7sc7p5t
[02/15 06:02:55    590s] Processing tracks to init pin-track alignment.
[02/15 06:02:55    590s] z: 1, totalTracks: 0
[02/15 06:02:55    590s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:02:55    590s] z: 3, totalTracks: 1
[02/15 06:02:55    590s] z: 5, totalTracks: 1
[02/15 06:02:55    590s] z: 7, totalTracks: 1
[02/15 06:02:55    590s] After signature check, allow fast init is false, keep pre-filter is true.
[02/15 06:02:55    590s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/15 06:02:55    590s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 06:02:55    590s] SiteArray: use 856,064 bytes
[02/15 06:02:55    590s] SiteArray: current memory after site array memory allocation 6267.0M
[02/15 06:02:55    590s] SiteArray: FP blocked sites are writable
[02/15 06:02:55    590s] Keep-away cache is enable on metals: 1-10
[02/15 06:02:55    590s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 06:02:55    590s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:6267.0M, EPOCH TIME: 1771156975.254707
[02/15 06:02:55    590s] Process 3154 (called=5590 computed=38) wires and vias for routing blockage analysis
[02/15 06:02:55    590s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.006, REAL:0.003, MEM:6267.0M, EPOCH TIME: 1771156975.258070
[02/15 06:02:55    590s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 06:02:55    590s] Atter site array init, number of instance map data is 0.
[02/15 06:02:55    590s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.025, REAL:0.019, MEM:6267.0M, EPOCH TIME: 1771156975.258960
[02/15 06:02:55    590s] 
[02/15 06:02:55    590s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:02:55    590s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:02:55    590s] OPERPROF:     Starting CMU at level 3, MEM:6267.0M, EPOCH TIME: 1771156975.266239
[02/15 06:02:55    590s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.001, MEM:6267.0M, EPOCH TIME: 1771156975.267656
[02/15 06:02:55    590s] 
[02/15 06:02:55    590s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:02:55    590s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.038, REAL:0.030, MEM:6267.0M, EPOCH TIME: 1771156975.269255
[02/15 06:02:55    590s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6267.0M, EPOCH TIME: 1771156975.269306
[02/15 06:02:55    590s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6267.0M, EPOCH TIME: 1771156975.269521
[02/15 06:02:55    590s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6267.0MB).
[02/15 06:02:55    590s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.042, MEM:6267.0M, EPOCH TIME: 1771156975.273592
[02/15 06:02:55    590s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6267.0M, EPOCH TIME: 1771156975.273667
[02/15 06:02:55    590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:02:55    590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:55    590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:55    590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:02:55    590s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.056, REAL:0.015, MEM:6267.0M, EPOCH TIME: 1771156975.289075
[02/15 06:02:55    590s] 
[02/15 06:02:55    590s] Creating Lib Analyzer ...
[02/15 06:02:55    590s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/15 06:02:55    590s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/15 06:02:55    590s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:02:55    590s] 
[02/15 06:02:55    590s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:02:55    591s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:51 mem=6267.0M
[02/15 06:02:55    591s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:51 mem=6267.0M
[02/15 06:02:55    591s] Creating Lib Analyzer, finished. 
[02/15 06:02:55    591s] Effort level <high> specified for reg2reg path_group
[02/15 06:02:55    591s] Info: IPO magic value 0x824FBEEF.
[02/15 06:02:55    591s] Info: Using SynthesisEngine executable '/home/kevinlevin/cadence/DDI231/INNOVUS231/bin/innovus_'.
[02/15 06:02:55    591s]       SynthesisEngine workers will not check out additional licenses.
[02/15 06:03:20    591s] **INFO: Using Advanced Metric Collection system.
[02/15 06:03:20    591s] **optDesign ... cpu = 0:00:02, real = 0:00:25, mem = 3501.7M, totSessionCpu=0:09:52 **
[02/15 06:03:20    591s] #optDebug: { P: 45 W: 2201 FE: standard PE: none LDR: 1}
[02/15 06:03:20    591s] *** optDesign -postCTS ***
[02/15 06:03:20    591s] DRC Margin: user margin 0.0; extra margin 0.2
[02/15 06:03:20    591s] Hold Target Slack: user slack 0.02
[02/15 06:03:20    591s] Setup Target Slack: user slack 0.02; extra slack 0.0
[02/15 06:03:20    591s] setUsefulSkewMode -opt_skew_eco_route false
[02/15 06:03:20    591s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[02/15 06:03:20    591s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6267.0M, EPOCH TIME: 1771157000.072039
[02/15 06:03:20    591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:20    591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:20    591s] 
[02/15 06:03:20    591s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:20    591s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:20    591s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.023, REAL:0.023, MEM:6267.0M, EPOCH TIME: 1771157000.095502
[02/15 06:03:20    591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:03:20    591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:20    591s] 
[02/15 06:03:20    591s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:03:20    591s] Deleting Lib Analyzer.
[02/15 06:03:20    591s] 
[02/15 06:03:20    591s] TimeStamp Deleting Cell Server End ...
[02/15 06:03:20    591s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:03:20    591s] 
[02/15 06:03:20    591s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:03:20    591s] Summary for sequential cells identification: 
[02/15 06:03:20    591s]   Identified SBFF number: 34
[02/15 06:03:20    591s]   Identified MBFF number: 0
[02/15 06:03:20    591s]   Identified SB Latch number: 12
[02/15 06:03:20    591s]   Identified MB Latch number: 0
[02/15 06:03:20    591s]   Not identified SBFF number: 0
[02/15 06:03:20    591s]   Not identified MBFF number: 0
[02/15 06:03:20    591s]   Not identified SB Latch number: 0
[02/15 06:03:20    591s]   Not identified MB Latch number: 0
[02/15 06:03:20    591s]   Number of sequential cells which are not FFs: 20
[02/15 06:03:20    591s]  Visiting view : view_tt
[02/15 06:03:20    591s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:03:20    591s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:03:20    591s]  Visiting view : view_tt
[02/15 06:03:20    591s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:03:20    591s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:03:20    591s] TLC MultiMap info (StdDelay):
[02/15 06:03:20    591s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:03:20    591s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:03:20    591s]  Setting StdDelay to: 6.1ps
[02/15 06:03:20    591s] 
[02/15 06:03:20    591s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:03:20    591s] 
[02/15 06:03:20    591s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:03:20    591s] 
[02/15 06:03:20    591s] TimeStamp Deleting Cell Server End ...
[02/15 06:03:20    592s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6267.0M, EPOCH TIME: 1771157000.549177
[02/15 06:03:20    592s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:20    592s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:20    592s] Cell systolic_top LLGs are deleted
[02/15 06:03:20    592s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:20    592s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:20    592s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:6267.0M, EPOCH TIME: 1771157000.549690
[02/15 06:03:20    592s] Start to check current routing status for nets...
[02/15 06:03:20    592s] All nets are already routed correctly.
[02/15 06:03:20    592s] End to check current routing status for nets (mem=6267.0M)
[02/15 06:03:20    592s] Cell systolic_top LLGs are deleted
[02/15 06:03:20    592s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:20    592s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:20    592s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6267.0M, EPOCH TIME: 1771157000.716162
[02/15 06:03:20    592s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:20    592s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:20    592s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6267.0M, EPOCH TIME: 1771157000.717665
[02/15 06:03:20    592s] Max number of tech site patterns supported in site array is 256.
[02/15 06:03:20    592s] Core basic site is asap7sc7p5t
[02/15 06:03:20    592s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 06:03:20    592s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 06:03:20    592s] Fast DP-INIT is on for default
[02/15 06:03:20    592s] Atter site array init, number of instance map data is 0.
[02/15 06:03:20    592s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.047, REAL:0.080, MEM:6267.0M, EPOCH TIME: 1771157000.798091
[02/15 06:03:20    592s] 
[02/15 06:03:20    592s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:20    592s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:20    592s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.071, REAL:0.131, MEM:6267.0M, EPOCH TIME: 1771157000.847498
[02/15 06:03:20    592s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:03:20    592s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:20    592s] Starting delay calculation for Setup views
[02/15 06:03:21    592s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/15 06:03:21    592s] #################################################################################
[02/15 06:03:21    592s] # Design Stage: PreRoute
[02/15 06:03:21    592s] # Design Name: systolic_top
[02/15 06:03:21    592s] # Design Mode: 45nm
[02/15 06:03:21    592s] # Analysis Mode: MMMC Non-OCV 
[02/15 06:03:21    592s] # Parasitics Mode: No SPEF/RCDB 
[02/15 06:03:21    592s] # Signoff Settings: SI Off 
[02/15 06:03:21    592s] #################################################################################
[02/15 06:03:21    593s] Calculate delays in Single mode...
[02/15 06:03:21    593s] Topological Sorting (REAL = 0:00:00.0, MEM = 6265.0M, InitMEM = 6265.0M)
[02/15 06:03:21    593s] Start delay calculation (fullDC) (8 T). (MEM=3515.4)
[02/15 06:03:22    593s] End AAE Lib Interpolated Model. (MEM=3526.855469 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:03:24    600s] Total number of fetched objects 8728
[02/15 06:03:24    600s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[02/15 06:03:24    600s] End delay calculation. (MEM=3577.4 CPU=0:00:06.0 REAL=0:00:02.0)
[02/15 06:03:24    600s] End delay calculation (fullDC). (MEM=3577.4 CPU=0:00:07.2 REAL=0:00:03.0)
[02/15 06:03:24    600s] *** CDM Built up (cpu=0:00:08.3  real=0:00:03.0  mem= 6244.5M) ***
[02/15 06:03:25    602s] 
[02/15 06:03:25    602s] Creating Lib Analyzer ...
[02/15 06:03:25    602s] 
[02/15 06:03:25    602s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:03:25    602s] Summary for sequential cells identification: 
[02/15 06:03:25    602s]   Identified SBFF number: 34
[02/15 06:03:25    602s]   Identified MBFF number: 0
[02/15 06:03:25    602s]   Identified SB Latch number: 12
[02/15 06:03:25    602s]   Identified MB Latch number: 0
[02/15 06:03:25    602s]   Not identified SBFF number: 0
[02/15 06:03:25    602s]   Not identified MBFF number: 0
[02/15 06:03:25    602s]   Not identified SB Latch number: 0
[02/15 06:03:25    602s]   Not identified MB Latch number: 0
[02/15 06:03:25    602s]   Number of sequential cells which are not FFs: 20
[02/15 06:03:25    602s]  Visiting view : view_tt
[02/15 06:03:25    602s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:03:25    602s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:03:25    602s]  Visiting view : view_tt
[02/15 06:03:25    602s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:03:25    602s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:03:25    602s] TLC MultiMap info (StdDelay):
[02/15 06:03:25    602s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:03:25    602s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:03:25    602s]  Setting StdDelay to: 6.1ps
[02/15 06:03:25    602s] 
[02/15 06:03:25    602s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:03:25    602s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 06:03:25    602s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 06:03:25    602s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:03:25    602s] 
[02/15 06:03:25    602s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:03:26    603s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:03 mem=6276.5M
[02/15 06:03:26    603s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:03 mem=6276.5M
[02/15 06:03:26    603s] Creating Lib Analyzer, finished. 
[02/15 06:03:27    605s] *** Done Building Timing Graph (cpu=0:00:13.6 real=0:00:07.0 totSessionCpu=0:10:06 mem=6244.5M)
[02/15 06:03:27    606s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.015  |  0.015  |  0.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.804%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------

[02/15 06:03:27    606s] **optDesign ... cpu = 0:00:17, real = 0:00:32, mem = 3520.5M, totSessionCpu=0:10:07 **
[02/15 06:03:27    606s] Begin: Collecting metrics
[02/15 06:03:27    606s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.015 | 0.015 |   0 |       56.80 | 0:00:07  |        6277 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[02/15 06:03:27    606s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3580.4M, current mem=3520.5M)

[02/15 06:03:27    606s] End: Collecting metrics
[02/15 06:03:27    606s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:16.8/0:00:32.8 (0.5), totSession cpu/real = 0:10:06.8/0:06:02.7 (1.7), mem = 6276.5M
[02/15 06:03:27    606s] 
[02/15 06:03:27    606s] =============================================================================================
[02/15 06:03:27    606s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.14-s088_1
[02/15 06:03:27    606s] =============================================================================================
[02/15 06:03:27    606s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:03:27    606s] ---------------------------------------------------------------------------------------------
[02/15 06:03:27    606s] [ ViewPruning            ]      2   0:00:01.0  (   3.1 % )     0:00:01.9 /  0:00:03.5    1.9
[02/15 06:03:27    606s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.6 % )     0:00:06.9 /  0:00:14.4    2.1
[02/15 06:03:27    606s] [ MetricReport           ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[02/15 06:03:27    606s] [ DrvReport              ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.4    1.8
[02/15 06:03:27    606s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 06:03:27    606s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   1.7 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:03:27    606s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:27    606s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:27    606s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.4
[02/15 06:03:27    606s] [ UpdateTimingGraph      ]      1   0:00:00.9  (   2.7 % )     0:00:06.4 /  0:00:13.6    2.1
[02/15 06:03:27    606s] [ FullDelayCalc          ]      1   0:00:03.2  (   9.9 % )     0:00:03.2 /  0:00:08.3    2.6
[02/15 06:03:27    606s] [ TimingUpdate           ]      2   0:00:01.2  (   3.7 % )     0:00:01.2 /  0:00:03.0    2.5
[02/15 06:03:27    606s] [ TimingReport           ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    2.1
[02/15 06:03:27    606s] [ MISC                   ]          0:00:25.0  (  76.1 % )     0:00:25.0 /  0:00:01.5    0.1
[02/15 06:03:27    606s] ---------------------------------------------------------------------------------------------
[02/15 06:03:27    606s]  InitOpt #1 TOTAL                   0:00:32.8  ( 100.0 % )     0:00:32.8 /  0:00:16.8    0.5
[02/15 06:03:27    606s] ---------------------------------------------------------------------------------------------
[02/15 06:03:27    606s] ** INFO : this run is activating low effort ccoptDesign flow
[02/15 06:03:27    606s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 06:03:27    606s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:07 mem=6276.5M
[02/15 06:03:27    606s] OPERPROF: Starting DPlace-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771157007.864726
[02/15 06:03:27    606s] Processing tracks to init pin-track alignment.
[02/15 06:03:27    606s] z: 1, totalTracks: 0
[02/15 06:03:27    606s] z: 3, totalTracks: 1
[02/15 06:03:27    606s] z: 5, totalTracks: 1
[02/15 06:03:27    606s] z: 7, totalTracks: 1
[02/15 06:03:27    606s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:03:27    606s] #spOpts: rpCkHalo=4 
[02/15 06:03:27    606s] Initializing Route Infrastructure for color support ...
[02/15 06:03:27    606s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771157007.865032
[02/15 06:03:27    606s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6276.5M, EPOCH TIME: 1771157007.865773
[02/15 06:03:27    606s] Route Infrastructure Initialized for color support successfully.
[02/15 06:03:27    606s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771157007.876280
[02/15 06:03:27    606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:27    606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:27    606s] 
[02/15 06:03:27    606s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:27    606s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:27    606s] 
[02/15 06:03:27    606s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:03:27    606s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.026, REAL:0.026, MEM:6276.5M, EPOCH TIME: 1771157007.902042
[02/15 06:03:27    606s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6276.5M, EPOCH TIME: 1771157007.902414
[02/15 06:03:27    606s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771157007.902825
[02/15 06:03:27    606s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6276.5MB).
[02/15 06:03:27    606s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.042, REAL:0.042, MEM:6276.5M, EPOCH TIME: 1771157007.906731
[02/15 06:03:27    606s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:07 mem=6276.5M
[02/15 06:03:27    606s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6276.5M, EPOCH TIME: 1771157007.926045
[02/15 06:03:27    606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:03:27    606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:27    606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:27    606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:27    606s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.061, REAL:0.020, MEM:6276.5M, EPOCH TIME: 1771157007.946136
[02/15 06:03:27    606s] OPTC: m4 20.0 50.0 [ 75.0 20.0 50.0 ]
[02/15 06:03:27    606s] OPTC: view 50.0:75.0 [ 0.0500 ]
[02/15 06:03:28    609s] #optDebug: fT-E <X 2 0 0 1>
[02/15 06:03:28    609s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[02/15 06:03:28    610s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -30.5 -useBottleneckAnalyzer -drvRatio 0.4
[02/15 06:03:28    610s] Begin: GigaOpt Route Type Constraints Refinement
[02/15 06:03:28    610s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:10:10.6/0:06:03.6 (1.7), mem = 6244.5M
[02/15 06:03:28    610s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.20
[02/15 06:03:28    610s] ### Creating RouteCongInterface, started
[02/15 06:03:28    610s] #optDebug: Start CG creation (mem=6244.5M)
[02/15 06:03:28    610s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:03:28    610s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:03:29    610s] ToF 281.2100um
[02/15 06:03:29    611s] (cpu=0:00:00.5, mem=6244.5M)
[02/15 06:03:29    611s]  ...processing cgPrt (cpu=0:00:00.5, mem=6244.5M)
[02/15 06:03:29    611s]  ...processing cgEgp (cpu=0:00:00.5, mem=6244.5M)
[02/15 06:03:29    611s]  ...processing cgPbk (cpu=0:00:00.5, mem=6244.5M)
[02/15 06:03:29    611s]  ...processing cgNrb(cpu=0:00:00.5, mem=6244.5M)
[02/15 06:03:29    611s]  ...processing cgObs (cpu=0:00:00.5, mem=6244.5M)
[02/15 06:03:29    611s]  ...processing cgCon (cpu=0:00:00.5, mem=6244.5M)
[02/15 06:03:29    611s]  ...processing cgPdm (cpu=0:00:00.5, mem=6244.5M)
[02/15 06:03:29    611s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=6244.5M)
[02/15 06:03:29    611s] {MMLU 0 22 8728}
[02/15 06:03:29    611s] [oiLAM] Zs 7, 11
[02/15 06:03:29    611s] ### Creating LA Mngr. totSessionCpu=0:10:11 mem=6244.5M
[02/15 06:03:29    611s] ### Creating LA Mngr, finished. totSessionCpu=0:10:11 mem=6244.5M
[02/15 06:03:29    611s] 
[02/15 06:03:29    611s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 06:03:29    611s] 
[02/15 06:03:29    611s] #optDebug: {0, 1.000}
[02/15 06:03:29    611s] ### Creating RouteCongInterface, finished
[02/15 06:03:29    611s] Updated routing constraints on 0 nets.
[02/15 06:03:29    611s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.20
[02/15 06:03:29    611s] Bottom Preferred Layer:
[02/15 06:03:29    611s] +-----------+------------+----------+
[02/15 06:03:29    611s] |   Layer   |    CLK     |   Rule   |
[02/15 06:03:29    611s] +-----------+------------+----------+
[02/15 06:03:29    611s] | M3 (z=3)  |         22 | default  |
[02/15 06:03:29    611s] +-----------+------------+----------+
[02/15 06:03:29    611s] Via Pillar Rule:
[02/15 06:03:29    611s]     None
[02/15 06:03:29    611s] Finished writing unified metrics of routing constraints.
[02/15 06:03:29    611s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:10:11.2/0:06:04.2 (1.7), mem = 6276.5M
[02/15 06:03:29    611s] 
[02/15 06:03:29    611s] =============================================================================================
[02/15 06:03:29    611s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        23.14-s088_1
[02/15 06:03:29    611s] =============================================================================================
[02/15 06:03:29    611s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:03:29    611s] ---------------------------------------------------------------------------------------------
[02/15 06:03:29    611s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  12.9 % )     0:00:00.5 /  0:00:00.6    1.0
[02/15 06:03:29    611s] [ ChannelGraphInit       ]      1   0:00:00.5  (  85.9 % )     0:00:00.5 /  0:00:00.5    1.0
[02/15 06:03:29    611s] [ MISC                   ]          0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:29    611s] ---------------------------------------------------------------------------------------------
[02/15 06:03:29    611s]  CongRefineRouteType #1 TOTAL       0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:03:29    611s] ---------------------------------------------------------------------------------------------
[02/15 06:03:29    611s] End: GigaOpt Route Type Constraints Refinement
[02/15 06:03:29    611s] Begin: Collecting metrics
[02/15 06:03:29    611s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     0.015 | 0.015 |   0 |       56.80 | 0:00:07  |        6277 |    0 |   0 |
| route_type_refinement |           |       |     |             | 0:00:01  |        6277 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[02/15 06:03:29    611s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3589.3M, current mem=3589.3M)

[02/15 06:03:29    611s] End: Collecting metrics
[02/15 06:03:29    611s] Deleting Lib Analyzer.
[02/15 06:03:29    611s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:10:11.4/0:06:04.3 (1.7), mem = 6276.5M
[02/15 06:03:29    611s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:03:29    611s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:03:29    611s] ### Creating LA Mngr. totSessionCpu=0:10:11 mem=6276.5M
[02/15 06:03:29    611s] ### Creating LA Mngr, finished. totSessionCpu=0:10:11 mem=6276.5M
[02/15 06:03:29    611s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/15 06:03:29    611s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.21
[02/15 06:03:29    611s] 
[02/15 06:03:29    611s] Creating Lib Analyzer ...
[02/15 06:03:29    611s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 06:03:29    611s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 06:03:29    611s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:03:29    611s] 
[02/15 06:03:29    611s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:03:30    612s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:12 mem=6276.5M
[02/15 06:03:30    612s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:12 mem=6276.5M
[02/15 06:03:30    612s] Creating Lib Analyzer, finished. 
[02/15 06:03:30    612s] 
[02/15 06:03:30    612s] Active Setup views: view_tt 
[02/15 06:03:30    612s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771157010.508105
[02/15 06:03:30    612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:30    612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:30    612s] 
[02/15 06:03:30    612s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:30    612s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:30    612s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.018, REAL:0.018, MEM:6276.5M, EPOCH TIME: 1771157010.525936
[02/15 06:03:30    612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:03:30    612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:30    612s] [oiPhyDebug] optDemand 303726827520.00, spDemand 285027102720.00.
[02/15 06:03:30    612s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10733
[02/15 06:03:30    612s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 06:03:30    612s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:12 mem=6276.5M
[02/15 06:03:30    612s] OPERPROF: Starting DPlace-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771157010.531373
[02/15 06:03:30    612s] Processing tracks to init pin-track alignment.
[02/15 06:03:30    612s] z: 1, totalTracks: 0
[02/15 06:03:30    612s] z: 3, totalTracks: 1
[02/15 06:03:30    612s] z: 5, totalTracks: 1
[02/15 06:03:30    612s] z: 7, totalTracks: 1
[02/15 06:03:30    612s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:03:30    612s] #spOpts: rpCkHalo=4 
[02/15 06:03:30    612s] Initializing Route Infrastructure for color support ...
[02/15 06:03:30    612s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771157010.531590
[02/15 06:03:30    612s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6276.5M, EPOCH TIME: 1771157010.532249
[02/15 06:03:30    612s] Route Infrastructure Initialized for color support successfully.
[02/15 06:03:30    612s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771157010.542128
[02/15 06:03:30    612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:30    612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:30    612s] 
[02/15 06:03:30    612s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:30    612s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:30    612s] 
[02/15 06:03:30    612s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:03:30    612s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.026, REAL:0.026, MEM:6276.5M, EPOCH TIME: 1771157010.568594
[02/15 06:03:30    612s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6276.5M, EPOCH TIME: 1771157010.568751
[02/15 06:03:30    612s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771157010.568947
[02/15 06:03:30    612s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6276.5MB).
[02/15 06:03:30    612s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.041, MEM:6276.5M, EPOCH TIME: 1771157010.572371
[02/15 06:03:30    612s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:03:30    612s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10733
[02/15 06:03:30    612s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:13 mem=6276.5M
[02/15 06:03:30    612s] ### Creating RouteCongInterface, started
[02/15 06:03:30    612s] 
[02/15 06:03:30    612s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 06:03:30    612s] 
[02/15 06:03:30    612s] #optDebug: {0, 1.000}
[02/15 06:03:30    612s] ### Creating RouteCongInterface, finished
[02/15 06:03:30    612s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:30    612s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:30    612s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:03:30    612s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:03:30    612s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:30    612s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:30    612s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:03:30    612s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:03:30    612s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6404.5M, EPOCH TIME: 1771157010.700051
[02/15 06:03:30    612s] Found 0 hard placement blockage before merging.
[02/15 06:03:30    612s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:6404.5M, EPOCH TIME: 1771157010.701131
[02/15 06:03:30    612s] 
[02/15 06:03:30    612s] Netlist preparation processing... 
[02/15 06:03:30    612s] Removed 0 instance
[02/15 06:03:30    612s] *info: Marking 0 isolation instances dont touch
[02/15 06:03:30    612s] *info: Marking 0 level shifter instances dont touch
[02/15 06:03:30    612s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:03:30    612s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10733
[02/15 06:03:30    612s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6276.5M, EPOCH TIME: 1771157010.813314
[02/15 06:03:30    612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[02/15 06:03:30    612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:30    612s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:30    612s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:30    612s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.055, REAL:0.017, MEM:6276.5M, EPOCH TIME: 1771157010.830648
[02/15 06:03:30    612s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.21
[02/15 06:03:30    612s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:01.3 (1.2), totSession cpu/real = 0:10:13.0/0:06:05.7 (1.7), mem = 6276.5M
[02/15 06:03:30    613s] 
[02/15 06:03:30    613s] =============================================================================================
[02/15 06:03:30    613s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            23.14-s088_1
[02/15 06:03:30    613s] =============================================================================================
[02/15 06:03:30    613s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:03:30    613s] ---------------------------------------------------------------------------------------------
[02/15 06:03:30    613s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  47.6 % )     0:00:00.6 /  0:00:00.7    1.1
[02/15 06:03:30    613s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:30    613s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.9
[02/15 06:03:30    613s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.1
[02/15 06:03:30    613s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.1
[02/15 06:03:30    613s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:30    613s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    4.4
[02/15 06:03:30    613s] [ IncrDelayCalc          ]      3   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    4.8
[02/15 06:03:30    613s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/15 06:03:30    613s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:30    613s] [ MISC                   ]          0:00:00.5  (  35.5 % )     0:00:00.5 /  0:00:00.5    1.1
[02/15 06:03:30    613s] ---------------------------------------------------------------------------------------------
[02/15 06:03:30    613s]  SimplifyNetlist #1 TOTAL           0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.6    1.2
[02/15 06:03:30    613s] ---------------------------------------------------------------------------------------------
[02/15 06:03:30    613s] Begin: Collecting metrics
[02/15 06:03:30    613s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     0.015 | 0.015 |   0 |       56.80 | 0:00:07  |        6277 |    0 |   0 |
| route_type_refinement |           |       |     |             | 0:00:01  |        6277 |      |     |
| simplify_netlist      |           |       |     |             | 0:00:01  |        6277 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[02/15 06:03:31    613s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3592.2M, current mem=3592.2M)

[02/15 06:03:31    613s] End: Collecting metrics
[02/15 06:03:31    613s] *** ExcludedClockNetOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:10:13.2/0:06:05.9 (1.7), mem = 6276.5M
[02/15 06:03:31    613s] *** Starting optimizing excluded clock nets MEM= 6276.5M) ***
[02/15 06:03:31    613s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 6276.5M) ***
[02/15 06:03:31    613s] *** ExcludedClockNetOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:13.2/0:06:05.9 (1.7), mem = 6276.5M
[02/15 06:03:31    613s] 
[02/15 06:03:31    613s] =============================================================================================
[02/15 06:03:31    613s]  Step TAT Report : ExcludedClockNetOpt #1 / optDesign #1                        23.14-s088_1
[02/15 06:03:31    613s] =============================================================================================
[02/15 06:03:31    613s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:03:31    613s] ---------------------------------------------------------------------------------------------
[02/15 06:03:31    613s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:31    613s] ---------------------------------------------------------------------------------------------
[02/15 06:03:31    613s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:31    613s] ---------------------------------------------------------------------------------------------
[02/15 06:03:31    613s] *** ExcludedClockNetOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:10:13.2/0:06:05.9 (1.7), mem = 6276.5M
[02/15 06:03:31    613s] *** Starting optimizing excluded clock nets MEM= 6276.5M) ***
[02/15 06:03:31    613s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 6276.5M) ***
[02/15 06:03:31    613s] *** ExcludedClockNetOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:13.2/0:06:05.9 (1.7), mem = 6276.5M
[02/15 06:03:31    613s] 
[02/15 06:03:31    613s] =============================================================================================
[02/15 06:03:31    613s]  Step TAT Report : ExcludedClockNetOpt #2 / optDesign #1                        23.14-s088_1
[02/15 06:03:31    613s] =============================================================================================
[02/15 06:03:31    613s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:03:31    613s] ---------------------------------------------------------------------------------------------
[02/15 06:03:31    613s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:31    613s] ---------------------------------------------------------------------------------------------
[02/15 06:03:31    613s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:31    613s] ---------------------------------------------------------------------------------------------
[02/15 06:03:31    613s] Begin: Collecting metrics
[02/15 06:03:31    613s] 
 ------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         |     0.015 | 0.015 |   0 |       56.80 | 0:00:07  |        6277 |    0 |   0 |
| route_type_refinement   |           |       |     |             | 0:00:01  |        6277 |      |     |
| simplify_netlist        |           |       |     |             | 0:00:01  |        6277 |      |     |
| excluded_clk_net_fixing |           |       |     |             | 0:00:00  |        6277 |      |     |
 ------------------------------------------------------------------------------------------------------- 
[02/15 06:03:31    613s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3592.4M, current mem=3592.4M)

[02/15 06:03:31    613s] End: Collecting metrics
[02/15 06:03:31    613s] Info: Done creating the CCOpt slew target map.
[02/15 06:03:31    613s] Begin: GigaOpt high fanout net optimization
[02/15 06:03:31    613s] GigaOpt HFN: use maxLocalDensity 1.2
[02/15 06:03:31    613s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/15 06:03:31    613s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:10:13.4/0:06:06.1 (1.7), mem = 6276.5M
[02/15 06:03:31    613s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:03:31    613s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:03:31    613s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.22
[02/15 06:03:31    613s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:03:31    613s] 
[02/15 06:03:31    613s] Active Setup views: view_tt 
[02/15 06:03:31    613s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771157011.569678
[02/15 06:03:31    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:31    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:31    613s] 
[02/15 06:03:31    613s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:31    613s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:31    613s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.020, REAL:0.020, MEM:6276.5M, EPOCH TIME: 1771157011.589331
[02/15 06:03:31    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:03:31    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:31    613s] [oiPhyDebug] optDemand 303726827520.00, spDemand 285027102720.00.
[02/15 06:03:31    613s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10733
[02/15 06:03:31    613s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/15 06:03:31    613s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:14 mem=6276.5M
[02/15 06:03:31    613s] OPERPROF: Starting DPlace-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771157011.595003
[02/15 06:03:31    613s] Processing tracks to init pin-track alignment.
[02/15 06:03:31    613s] z: 1, totalTracks: 0
[02/15 06:03:31    613s] z: 3, totalTracks: 1
[02/15 06:03:31    613s] z: 5, totalTracks: 1
[02/15 06:03:31    613s] z: 7, totalTracks: 1
[02/15 06:03:31    613s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:03:31    613s] #spOpts: rpCkHalo=4 
[02/15 06:03:31    613s] Initializing Route Infrastructure for color support ...
[02/15 06:03:31    613s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771157011.595244
[02/15 06:03:31    613s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771157011.595743
[02/15 06:03:31    613s] Route Infrastructure Initialized for color support successfully.
[02/15 06:03:31    613s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771157011.604960
[02/15 06:03:31    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:31    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:31    613s] 
[02/15 06:03:31    613s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:31    613s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:31    613s] 
[02/15 06:03:31    613s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:03:31    613s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.019, MEM:6276.5M, EPOCH TIME: 1771157011.623946
[02/15 06:03:31    613s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6276.5M, EPOCH TIME: 1771157011.624040
[02/15 06:03:31    613s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771157011.624336
[02/15 06:03:31    613s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6276.5MB).
[02/15 06:03:31    613s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.032, MEM:6276.5M, EPOCH TIME: 1771157011.626571
[02/15 06:03:31    613s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:03:31    613s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10733
[02/15 06:03:31    613s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:14 mem=6276.5M
[02/15 06:03:31    613s] ### Creating RouteCongInterface, started
[02/15 06:03:31    613s] 
[02/15 06:03:31    613s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/15 06:03:31    613s] 
[02/15 06:03:31    613s] #optDebug: {0, 1.000}
[02/15 06:03:31    613s] ### Creating RouteCongInterface, finished
[02/15 06:03:31    613s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:31    613s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:31    613s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:03:31    613s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:03:31    613s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:31    613s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:31    613s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:03:31    613s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:03:31    614s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:03:32    614s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:03:32    614s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:03:32    614s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:03:32    614s] AoF 802.8057um
[02/15 06:03:32    615s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 06:03:32    615s] Total-nets :: 8344, Stn-nets :: 9, ratio :: 0.107862 %, Total-len 110234, Stn-len 1128.53
[02/15 06:03:32    615s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10733
[02/15 06:03:32    615s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6276.5M, EPOCH TIME: 1771157012.396461
[02/15 06:03:32    615s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:03:32    615s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:32    615s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:32    615s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:32    615s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.061, REAL:0.020, MEM:6276.5M, EPOCH TIME: 1771157012.416350
[02/15 06:03:32    615s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.22
[02/15 06:03:32    615s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.2 (1.4), totSession cpu/real = 0:10:15.1/0:06:07.2 (1.7), mem = 6276.5M
[02/15 06:03:32    615s] 
[02/15 06:03:32    615s] =============================================================================================
[02/15 06:03:32    615s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.14-s088_1
[02/15 06:03:32    615s] =============================================================================================
[02/15 06:03:32    615s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:03:32    615s] ---------------------------------------------------------------------------------------------
[02/15 06:03:32    615s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:32    615s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.5 % )     0:00:00.1 /  0:00:00.1    2.1
[02/15 06:03:32    615s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.1
[02/15 06:03:32    615s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:32    615s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:32    615s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.0
[02/15 06:03:32    615s] [ MISC                   ]          0:00:01.0  (  88.0 % )     0:00:01.0 /  0:00:01.5    1.4
[02/15 06:03:32    615s] ---------------------------------------------------------------------------------------------
[02/15 06:03:32    615s]  DrvOpt #1 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.7    1.4
[02/15 06:03:32    615s] ---------------------------------------------------------------------------------------------
[02/15 06:03:32    615s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/15 06:03:32    615s] End: GigaOpt high fanout net optimization
[02/15 06:03:32    615s] Number of setup views: 1
[02/15 06:03:32    615s] Deleting Lib Analyzer.
[02/15 06:03:32    615s] Begin: GigaOpt Global Optimization
[02/15 06:03:32    615s] *info: use new DP (enabled)
[02/15 06:03:32    615s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/15 06:03:32    615s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:03:32    615s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:03:32    615s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:10:15.4/0:06:07.5 (1.7), mem = 6276.5M
[02/15 06:03:32    615s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.23
[02/15 06:03:32    615s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:03:32    615s] 
[02/15 06:03:32    615s] Creating Lib Analyzer ...
[02/15 06:03:32    615s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 06:03:32    615s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 06:03:32    615s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:03:32    615s] 
[02/15 06:03:32    615s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:03:33    616s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:16 mem=6276.5M
[02/15 06:03:33    616s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:16 mem=6276.5M
[02/15 06:03:33    616s] Creating Lib Analyzer, finished. 
[02/15 06:03:33    616s] 
[02/15 06:03:33    616s] Active Setup views: view_tt 
[02/15 06:03:33    616s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771157013.727953
[02/15 06:03:33    616s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:33    616s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:33    616s] 
[02/15 06:03:33    616s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:33    616s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:33    616s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.019, REAL:0.019, MEM:6276.5M, EPOCH TIME: 1771157013.746701
[02/15 06:03:33    616s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:03:33    616s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:33    616s] [oiPhyDebug] optDemand 303726827520.00, spDemand 285027102720.00.
[02/15 06:03:33    616s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10733
[02/15 06:03:33    616s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/15 06:03:33    616s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:17 mem=6276.5M
[02/15 06:03:33    616s] OPERPROF: Starting DPlace-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771157013.755168
[02/15 06:03:33    616s] Processing tracks to init pin-track alignment.
[02/15 06:03:33    616s] z: 1, totalTracks: 0
[02/15 06:03:33    616s] z: 3, totalTracks: 1
[02/15 06:03:33    616s] z: 5, totalTracks: 1
[02/15 06:03:33    616s] z: 7, totalTracks: 1
[02/15 06:03:33    616s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:03:33    616s] #spOpts: rpCkHalo=4 
[02/15 06:03:33    616s] Initializing Route Infrastructure for color support ...
[02/15 06:03:33    616s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771157013.755419
[02/15 06:03:33    616s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6276.5M, EPOCH TIME: 1771157013.755955
[02/15 06:03:33    616s] Route Infrastructure Initialized for color support successfully.
[02/15 06:03:33    616s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771157013.763516
[02/15 06:03:33    616s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:33    616s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:33    616s] 
[02/15 06:03:33    616s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:33    616s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:33    616s] 
[02/15 06:03:33    616s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:03:33    616s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.021, REAL:0.021, MEM:6276.5M, EPOCH TIME: 1771157013.784360
[02/15 06:03:33    616s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6276.5M, EPOCH TIME: 1771157013.784476
[02/15 06:03:33    616s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771157013.784667
[02/15 06:03:33    616s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6276.5MB).
[02/15 06:03:33    616s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.032, MEM:6276.5M, EPOCH TIME: 1771157013.786958
[02/15 06:03:33    616s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:03:33    616s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10733
[02/15 06:03:33    616s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:17 mem=6276.5M
[02/15 06:03:33    616s] ### Creating RouteCongInterface, started
[02/15 06:03:33    616s] 
[02/15 06:03:33    616s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 06:03:33    616s] 
[02/15 06:03:33    616s] #optDebug: {0, 1.000}
[02/15 06:03:33    616s] ### Creating RouteCongInterface, finished
[02/15 06:03:33    616s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:33    616s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:33    616s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:03:33    616s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:03:33    616s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:33    616s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:33    616s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:03:33    616s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:03:34    617s] *info: 22 clock nets excluded
[02/15 06:03:34    617s] *info: 204 no-driver nets excluded.
[02/15 06:03:34    617s] *info: 22 nets with fixed/cover wires excluded.
[02/15 06:03:34    617s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6404.5M, EPOCH TIME: 1771157014.395796
[02/15 06:03:34    617s] Found 0 hard placement blockage before merging.
[02/15 06:03:34    617s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6404.5M, EPOCH TIME: 1771157014.396088
[02/15 06:03:34    619s] ** GigaOpt Global Opt WNS Slack 0.015  TNS Slack 0.000 
[02/15 06:03:34    619s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 06:03:34    619s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/15 06:03:34    619s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 06:03:34    619s] |   0.015|   0.000|   56.80%|   0:00:00.0| 6404.5M|   view_tt|  reg2reg| u_array_gen_row[2].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/15 06:03:34    619s] |        |        |         |            |        |          |         | eg[31]/D                                           |
[02/15 06:03:34    619s] |   0.020|   0.000|   56.81%|   0:00:00.0| 6434.6M|        NA|       NA| NA                                                 |
[02/15 06:03:34    619s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 06:03:34    619s] 
[02/15 06:03:34    619s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=6434.6M) ***
[02/15 06:03:34    619s] 
[02/15 06:03:34    619s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=6434.6M) ***
[02/15 06:03:34    619s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:03:34    619s] Bottom Preferred Layer:
[02/15 06:03:34    619s] +-----------+------------+----------+
[02/15 06:03:34    619s] |   Layer   |    CLK     |   Rule   |
[02/15 06:03:34    619s] +-----------+------------+----------+
[02/15 06:03:34    619s] | M3 (z=3)  |         22 | default  |
[02/15 06:03:34    619s] +-----------+------------+----------+
[02/15 06:03:34    619s] Via Pillar Rule:
[02/15 06:03:34    619s]     None
[02/15 06:03:34    619s] Finished writing unified metrics of routing constraints.
[02/15 06:03:34    619s] ** GigaOpt Global Opt End WNS Slack 0.020  TNS Slack 0.000 
[02/15 06:03:34    619s] Total-nets :: 8344, Stn-nets :: 9, ratio :: 0.107862 %, Total-len 110236, Stn-len 1128.53
[02/15 06:03:34    619s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10733
[02/15 06:03:34    619s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6306.6M, EPOCH TIME: 1771157014.996060
[02/15 06:03:34    619s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[02/15 06:03:34    619s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:35    619s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:35    619s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:35    619s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.070, REAL:0.024, MEM:6306.6M, EPOCH TIME: 1771157015.019929
[02/15 06:03:35    619s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.23
[02/15 06:03:35    619s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.3/0:00:02.3 (1.8), totSession cpu/real = 0:10:19.7/0:06:09.9 (1.7), mem = 6306.6M
[02/15 06:03:35    619s] 
[02/15 06:03:35    619s] =============================================================================================
[02/15 06:03:35    619s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  23.14-s088_1
[02/15 06:03:35    619s] =============================================================================================
[02/15 06:03:35    619s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:03:35    619s] ---------------------------------------------------------------------------------------------
[02/15 06:03:35    619s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/15 06:03:35    619s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  31.7 % )     0:00:00.7 /  0:00:00.8    1.1
[02/15 06:03:35    619s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:35    619s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.1 /  0:00:00.1    2.0
[02/15 06:03:35    619s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.8
[02/15 06:03:35    619s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.2
[02/15 06:03:35    619s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:35    619s] [ BottleneckAnalyzerInit ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.3    3.8
[02/15 06:03:35    619s] [ TransformInit          ]      1   0:00:00.5  (  21.4 % )     0:00:00.5 /  0:00:00.5    1.0
[02/15 06:03:35    619s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.3    2.1
[02/15 06:03:35    619s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:35    619s] [ OptEval                ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    2.7
[02/15 06:03:35    619s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:35    619s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.3
[02/15 06:03:35    619s] [ IncrDelayCalc          ]      6   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.3
[02/15 06:03:35    619s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:35    619s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:35    619s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:35    619s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 06:03:35    619s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    3.1
[02/15 06:03:35    619s] [ MISC                   ]          0:00:00.7  (  29.1 % )     0:00:00.7 /  0:00:02.2    3.2
[02/15 06:03:35    619s] ---------------------------------------------------------------------------------------------
[02/15 06:03:35    619s]  GlobalOpt #1 TOTAL                 0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:04.3    1.8
[02/15 06:03:35    619s] ---------------------------------------------------------------------------------------------
[02/15 06:03:35    619s] End: GigaOpt Global Optimization
[02/15 06:03:35    619s] Begin: Collecting metrics
[02/15 06:03:35    619s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.015 |    0.015 |           |        0 |       56.80 | 0:00:07  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.025 |           |        0 |       56.81 | 0:00:03  |        6307 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:03:35    619s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3669.5M, current mem=3669.5M)

[02/15 06:03:35    619s] End: Collecting metrics
[02/15 06:03:35    619s] *** Timing Is met
[02/15 06:03:35    619s] *** Check timing (0:00:00.0)
[02/15 06:03:35    619s] Deleting Lib Analyzer.
[02/15 06:03:35    619s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[02/15 06:03:35    620s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:03:35    620s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:03:35    620s] ### Creating LA Mngr. totSessionCpu=0:10:20 mem=6306.6M
[02/15 06:03:35    620s] ### Creating LA Mngr, finished. totSessionCpu=0:10:20 mem=6306.6M
[02/15 06:03:35    620s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/15 06:03:35    620s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6306.6M, EPOCH TIME: 1771157015.308980
[02/15 06:03:35    620s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:35    620s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:35    620s] 
[02/15 06:03:35    620s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:35    620s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:35    620s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.025, REAL:0.025, MEM:6306.6M, EPOCH TIME: 1771157015.333912
[02/15 06:03:35    620s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:03:35    620s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:35    620s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6434.6M, EPOCH TIME: 1771157015.357639
[02/15 06:03:35    620s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:35    620s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:35    620s] 
[02/15 06:03:35    620s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:35    620s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:35    620s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.020, REAL:0.020, MEM:6434.6M, EPOCH TIME: 1771157015.377949
[02/15 06:03:35    620s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:03:35    620s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:35    620s] [oiPhyDebug] optDemand 303734292480.00, spDemand 285034567680.00.
[02/15 06:03:35    620s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10733
[02/15 06:03:35    620s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 06:03:35    620s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:20 mem=6434.6M
[02/15 06:03:35    620s] OPERPROF: Starting DPlace-Init at level 1, MEM:6434.6M, EPOCH TIME: 1771157015.386055
[02/15 06:03:35    620s] Processing tracks to init pin-track alignment.
[02/15 06:03:35    620s] z: 1, totalTracks: 0
[02/15 06:03:35    620s] z: 3, totalTracks: 1
[02/15 06:03:35    620s] z: 5, totalTracks: 1
[02/15 06:03:35    620s] z: 7, totalTracks: 1
[02/15 06:03:35    620s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:03:35    620s] #spOpts: rpCkHalo=4 
[02/15 06:03:35    620s] Initializing Route Infrastructure for color support ...
[02/15 06:03:35    620s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6434.6M, EPOCH TIME: 1771157015.386319
[02/15 06:03:35    620s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6434.6M, EPOCH TIME: 1771157015.386875
[02/15 06:03:35    620s] Route Infrastructure Initialized for color support successfully.
[02/15 06:03:35    620s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6434.6M, EPOCH TIME: 1771157015.394492
[02/15 06:03:35    620s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:35    620s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:35    620s] 
[02/15 06:03:35    620s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:35    620s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:35    620s] 
[02/15 06:03:35    620s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:03:35    620s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.020, REAL:0.020, MEM:6434.6M, EPOCH TIME: 1771157015.414468
[02/15 06:03:35    620s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6434.6M, EPOCH TIME: 1771157015.414582
[02/15 06:03:35    620s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6434.6M, EPOCH TIME: 1771157015.414857
[02/15 06:03:35    620s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6434.6MB).
[02/15 06:03:35    620s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.032, MEM:6434.6M, EPOCH TIME: 1771157015.417940
[02/15 06:03:35    620s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:03:35    620s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10733
[02/15 06:03:35    620s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:20 mem=6434.6M
[02/15 06:03:35    620s] Begin: Area Reclaim Optimization
[02/15 06:03:35    620s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:10:20.2/0:06:10.3 (1.7), mem = 6434.6M
[02/15 06:03:35    620s] 
[02/15 06:03:35    620s] Creating Lib Analyzer ...
[02/15 06:03:35    620s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 06:03:35    620s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 06:03:35    620s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:03:35    620s] 
[02/15 06:03:35    620s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:03:35    620s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:21 mem=6434.6M
[02/15 06:03:36    620s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:21 mem=6434.6M
[02/15 06:03:36    620s] Creating Lib Analyzer, finished. 
[02/15 06:03:36    620s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.24
[02/15 06:03:36    621s] 
[02/15 06:03:36    621s] Active Setup views: view_tt 
[02/15 06:03:36    621s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10733
[02/15 06:03:36    621s] ### Creating RouteCongInterface, started
[02/15 06:03:36    621s] 
[02/15 06:03:36    621s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 06:03:36    621s] 
[02/15 06:03:36    621s] #optDebug: {0, 1.000}
[02/15 06:03:36    621s] ### Creating RouteCongInterface, finished
[02/15 06:03:36    621s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:36    621s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:36    621s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:03:36    621s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:03:36    621s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:36    621s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:36    621s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:03:36    621s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:03:36    621s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6434.6M, EPOCH TIME: 1771157016.434088
[02/15 06:03:36    621s] Found 0 hard placement blockage before merging.
[02/15 06:03:36    621s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6434.6M, EPOCH TIME: 1771157016.434320
[02/15 06:03:36    621s] Reclaim Optimization WNS Slack 0.025  TNS Slack 0.000 Density 56.81
[02/15 06:03:36    621s] +---------+---------+--------+--------+------------+--------+
[02/15 06:03:36    621s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/15 06:03:36    621s] +---------+---------+--------+--------+------------+--------+
[02/15 06:03:36    621s] |   56.81%|        -|   0.025|   0.000|   0:00:00.0| 6434.6M|
[02/15 06:03:36    622s] |   56.81%|        0|   0.025|   0.000|   0:00:00.0| 6434.6M|
[02/15 06:03:36    622s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/15 06:03:36    622s] |   56.81%|        0|   0.025|   0.000|   0:00:00.0| 6434.6M|
[02/15 06:03:37    623s] |   56.80%|        1|   0.025|   0.000|   0:00:01.0| 6434.6M|
[02/15 06:03:37    624s] |   56.80%|        5|   0.024|   0.000|   0:00:00.0| 6434.6M|
[02/15 06:03:37    624s] |   56.80%|        0|   0.024|   0.000|   0:00:00.0| 6434.6M|
[02/15 06:03:37    624s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/15 06:03:37    624s] |   56.80%|        0|   0.024|   0.000|   0:00:00.0| 6434.6M|
[02/15 06:03:37    624s] +---------+---------+--------+--------+------------+--------+
[02/15 06:03:37    624s] Reclaim Optimization End WNS Slack 0.024  TNS Slack 0.000 Density 56.80
[02/15 06:03:37    624s] 
[02/15 06:03:37    624s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 5 **
[02/15 06:03:37    624s] --------------------------------------------------------------
[02/15 06:03:37    624s] |                                   | Total     | Sequential |
[02/15 06:03:37    624s] --------------------------------------------------------------
[02/15 06:03:37    624s] | Num insts resized                 |       5  |       0    |
[02/15 06:03:37    624s] | Num insts undone                  |       0  |       0    |
[02/15 06:03:37    624s] | Num insts Downsized               |       5  |       0    |
[02/15 06:03:37    624s] | Num insts Samesized               |       0  |       0    |
[02/15 06:03:37    624s] | Num insts Upsized                 |       0  |       0    |
[02/15 06:03:37    624s] | Num multiple commits+uncommits    |       0  |       -    |
[02/15 06:03:37    624s] --------------------------------------------------------------
[02/15 06:03:37    624s] Bottom Preferred Layer:
[02/15 06:03:37    624s] +-----------+------------+----------+
[02/15 06:03:37    624s] |   Layer   |    CLK     |   Rule   |
[02/15 06:03:37    624s] +-----------+------------+----------+
[02/15 06:03:37    624s] | M3 (z=3)  |         22 | default  |
[02/15 06:03:37    624s] +-----------+------------+----------+
[02/15 06:03:37    624s] Via Pillar Rule:
[02/15 06:03:37    624s]     None
[02/15 06:03:37    624s] Finished writing unified metrics of routing constraints.
[02/15 06:03:37    624s] 
[02/15 06:03:37    624s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/15 06:03:37    624s] End: Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:02.0) **
[02/15 06:03:37    624s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:03:37    624s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10732
[02/15 06:03:37    624s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.24
[02/15 06:03:37    624s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.5/0:00:02.1 (2.1), totSession cpu/real = 0:10:24.7/0:06:12.4 (1.7), mem = 6434.6M
[02/15 06:03:37    624s] 
[02/15 06:03:37    624s] =============================================================================================
[02/15 06:03:37    624s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    23.14-s088_1
[02/15 06:03:37    624s] =============================================================================================
[02/15 06:03:37    624s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:03:37    624s] ---------------------------------------------------------------------------------------------
[02/15 06:03:37    624s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.3
[02/15 06:03:37    624s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  29.6 % )     0:00:00.6 /  0:00:00.7    1.1
[02/15 06:03:37    624s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:37    624s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.1    1.2
[02/15 06:03:37    624s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/15 06:03:37    624s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:37    624s] [ OptimizationStep       ]      1   0:00:00.3  (  13.7 % )     0:00:01.1 /  0:00:03.3    3.1
[02/15 06:03:37    624s] [ OptSingleIteration     ]      6   0:00:00.1  (   5.0 % )     0:00:00.8 /  0:00:03.0    3.9
[02/15 06:03:37    624s] [ OptGetWeight           ]    309   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:37    624s] [ OptEval                ]    309   0:00:00.4  (  18.6 % )     0:00:00.4 /  0:00:02.2    5.6
[02/15 06:03:37    624s] [ OptCommit              ]    309   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:37    624s] [ PostCommitDelayUpdate  ]    309   0:00:00.0  (   1.0 % )     0:00:00.2 /  0:00:00.3    2.1
[02/15 06:03:37    624s] [ IncrDelayCalc          ]     19   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.3    2.2
[02/15 06:03:37    624s] [ IncrTimingUpdate       ]      6   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.4    4.0
[02/15 06:03:37    624s] [ MISC                   ]          0:00:00.3  (  14.2 % )     0:00:00.3 /  0:00:00.3    1.0
[02/15 06:03:37    624s] ---------------------------------------------------------------------------------------------
[02/15 06:03:37    624s]  AreaOpt #1 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:04.5    2.1
[02/15 06:03:37    624s] ---------------------------------------------------------------------------------------------
[02/15 06:03:37    624s] Executing incremental physical updates
[02/15 06:03:37    624s] Executing incremental physical updates
[02/15 06:03:37    624s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10732
[02/15 06:03:37    624s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6306.6M, EPOCH TIME: 1771157017.581040
[02/15 06:03:37    624s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10732).
[02/15 06:03:37    624s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:37    624s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:37    624s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:37    624s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.054, REAL:0.020, MEM:6306.6M, EPOCH TIME: 1771157017.601391
[02/15 06:03:37    624s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:02, mem=6306.56M, totSessionCpu=0:10:25).
[02/15 06:03:37    624s] Begin: Collecting metrics
[02/15 06:03:37    624s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.015 |    0.015 |           |        0 |       56.80 | 0:00:07  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.025 |           |        0 |       56.81 | 0:00:03  |        6307 |      |     |
| area_reclaiming         |     0.024 |    0.024 |         0 |        0 |       56.80 | 0:00:02  |        6307 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:03:37    624s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3675.0M, current mem=3675.0M)

[02/15 06:03:37    624s] End: Collecting metrics
[02/15 06:03:38    625s] Deleting Lib Analyzer.
[02/15 06:03:38    625s] **INFO: Flow update: Design timing is met.
[02/15 06:03:38    625s] **INFO: Flow update: Design timing is met.
[02/15 06:03:38    625s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 8 -postCTS
[02/15 06:03:38    625s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:03:38    625s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:03:38    625s] ### Creating LA Mngr. totSessionCpu=0:10:26 mem=6306.6M
[02/15 06:03:38    625s] ### Creating LA Mngr, finished. totSessionCpu=0:10:26 mem=6306.6M
[02/15 06:03:38    625s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/15 06:03:38    625s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6402.6M, EPOCH TIME: 1771157018.328233
[02/15 06:03:38    625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:38    625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:38    625s] 
[02/15 06:03:38    625s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:38    625s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:38    625s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.025, REAL:0.025, MEM:6402.6M, EPOCH TIME: 1771157018.353692
[02/15 06:03:38    625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:03:38    625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:38    625s] [oiPhyDebug] optDemand 303696967680.00, spDemand 284997242880.00.
[02/15 06:03:38    625s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10732
[02/15 06:03:38    625s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 06:03:38    625s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:26 mem=6402.6M
[02/15 06:03:38    625s] OPERPROF: Starting DPlace-Init at level 1, MEM:6402.6M, EPOCH TIME: 1771157018.360445
[02/15 06:03:38    625s] Processing tracks to init pin-track alignment.
[02/15 06:03:38    625s] z: 1, totalTracks: 0
[02/15 06:03:38    625s] z: 3, totalTracks: 1
[02/15 06:03:38    625s] z: 5, totalTracks: 1
[02/15 06:03:38    625s] z: 7, totalTracks: 1
[02/15 06:03:38    625s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:03:38    625s] #spOpts: rpCkHalo=4 
[02/15 06:03:38    625s] Initializing Route Infrastructure for color support ...
[02/15 06:03:38    625s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6402.6M, EPOCH TIME: 1771157018.360703
[02/15 06:03:38    625s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6402.6M, EPOCH TIME: 1771157018.361356
[02/15 06:03:38    625s] Route Infrastructure Initialized for color support successfully.
[02/15 06:03:38    625s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6402.6M, EPOCH TIME: 1771157018.371379
[02/15 06:03:38    625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:38    625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:38    625s] 
[02/15 06:03:38    625s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:38    625s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:38    625s] 
[02/15 06:03:38    625s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:03:38    625s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.022, REAL:0.022, MEM:6402.6M, EPOCH TIME: 1771157018.393289
[02/15 06:03:38    625s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6402.6M, EPOCH TIME: 1771157018.393385
[02/15 06:03:38    625s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6402.6M, EPOCH TIME: 1771157018.393586
[02/15 06:03:38    625s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6402.6MB).
[02/15 06:03:38    625s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.036, MEM:6402.6M, EPOCH TIME: 1771157018.396339
[02/15 06:03:38    625s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:03:38    625s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10732
[02/15 06:03:38    625s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:26 mem=6434.6M
[02/15 06:03:38    625s] Begin: Area Reclaim Optimization
[02/15 06:03:38    625s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:10:25.7/0:06:13.3 (1.7), mem = 6434.6M
[02/15 06:03:38    625s] 
[02/15 06:03:38    625s] Creating Lib Analyzer ...
[02/15 06:03:38    625s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 06:03:38    625s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 06:03:38    625s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:03:38    625s] 
[02/15 06:03:38    625s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:03:38    626s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:26 mem=6434.6M
[02/15 06:03:39    626s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:26 mem=6434.6M
[02/15 06:03:39    626s] Creating Lib Analyzer, finished. 
[02/15 06:03:39    626s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.25
[02/15 06:03:39    626s] 
[02/15 06:03:39    626s] Active Setup views: view_tt 
[02/15 06:03:39    626s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10732
[02/15 06:03:39    626s] ### Creating RouteCongInterface, started
[02/15 06:03:39    626s] 
[02/15 06:03:39    626s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.8500} {6, 0.243, 0.8500} {7, 0.122, 0.8500} 
[02/15 06:03:39    626s] 
[02/15 06:03:39    626s] #optDebug: {0, 1.000}
[02/15 06:03:39    626s] ### Creating RouteCongInterface, finished
[02/15 06:03:39    626s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:39    626s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:39    626s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:03:39    626s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:03:39    626s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:39    626s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:39    626s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:03:39    626s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:03:39    626s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6434.6M, EPOCH TIME: 1771157019.456317
[02/15 06:03:39    626s] Found 0 hard placement blockage before merging.
[02/15 06:03:39    626s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6434.6M, EPOCH TIME: 1771157019.456560
[02/15 06:03:39    626s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 56.80
[02/15 06:03:39    626s] +---------+---------+--------+--------+------------+--------+
[02/15 06:03:39    626s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/15 06:03:39    626s] +---------+---------+--------+--------+------------+--------+
[02/15 06:03:39    626s] |   56.80%|        -|   0.020|   0.000|   0:00:00.0| 6434.6M|
[02/15 06:03:39    626s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/15 06:03:46    646s] |   56.78%|       13|   0.020|   0.000|   0:00:07.0| 6484.6M|
[02/15 06:03:46    646s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/15 06:03:46    646s] +---------+---------+--------+--------+------------+--------+
[02/15 06:03:46    646s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 56.78
[02/15 06:03:46    646s] 
[02/15 06:03:46    646s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/15 06:03:46    646s] --------------------------------------------------------------
[02/15 06:03:46    646s] |                                   | Total     | Sequential |
[02/15 06:03:46    646s] --------------------------------------------------------------
[02/15 06:03:46    646s] | Num insts resized                 |       0  |       0    |
[02/15 06:03:46    646s] | Num insts undone                  |       0  |       0    |
[02/15 06:03:46    646s] | Num insts Downsized               |       0  |       0    |
[02/15 06:03:46    646s] | Num insts Samesized               |       0  |       0    |
[02/15 06:03:46    646s] | Num insts Upsized                 |       0  |       0    |
[02/15 06:03:46    646s] | Num multiple commits+uncommits    |       0  |       -    |
[02/15 06:03:46    646s] --------------------------------------------------------------
[02/15 06:03:46    646s] Bottom Preferred Layer:
[02/15 06:03:46    646s] +-----------+------------+----------+
[02/15 06:03:46    646s] |   Layer   |    CLK     |   Rule   |
[02/15 06:03:46    646s] +-----------+------------+----------+
[02/15 06:03:46    646s] | M3 (z=3)  |         22 | default  |
[02/15 06:03:46    646s] +-----------+------------+----------+
[02/15 06:03:46    646s] Via Pillar Rule:
[02/15 06:03:46    646s]     None
[02/15 06:03:46    646s] Finished writing unified metrics of routing constraints.
[02/15 06:03:46    646s] 
[02/15 06:03:46    646s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/15 06:03:46    646s] End: Core Area Reclaim Optimization (cpu = 0:00:21.3) (real = 0:00:08.0) **
[02/15 06:03:46    646s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:03:46    646s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10726
[02/15 06:03:46    646s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.25
[02/15 06:03:46    646s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:21.3/0:00:08.1 (2.6), totSession cpu/real = 0:10:47.0/0:06:21.3 (1.7), mem = 6484.6M
[02/15 06:03:46    646s] 
[02/15 06:03:46    646s] =============================================================================================
[02/15 06:03:46    646s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    23.14-s088_1
[02/15 06:03:46    646s] =============================================================================================
[02/15 06:03:46    646s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:03:46    646s] ---------------------------------------------------------------------------------------------
[02/15 06:03:46    646s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[02/15 06:03:46    646s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   8.3 % )     0:00:00.7 /  0:00:00.7    1.1
[02/15 06:03:46    646s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:46    646s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 06:03:46    646s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/15 06:03:46    646s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:46    646s] [ OptimizationStep       ]      1   0:00:00.3  (   3.2 % )     0:00:07.0 /  0:00:20.1    2.9
[02/15 06:03:46    646s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:06.7 /  0:00:19.8    3.0
[02/15 06:03:46    646s] [ OptGetWeight           ]     75   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:46    646s] [ OptEval                ]     75   0:00:06.2  (  76.9 % )     0:00:06.2 /  0:00:18.4    3.0
[02/15 06:03:46    646s] [ OptCommit              ]     75   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[02/15 06:03:46    646s] [ PostCommitDelayUpdate  ]     75   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.8    2.9
[02/15 06:03:46    646s] [ IncrDelayCalc          ]     31   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.8    3.1
[02/15 06:03:46    646s] [ IncrTimingUpdate       ]     10   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.6    3.8
[02/15 06:03:46    646s] [ MISC                   ]          0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[02/15 06:03:46    646s] ---------------------------------------------------------------------------------------------
[02/15 06:03:46    646s]  AreaOpt #2 TOTAL                   0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:21.3    2.6
[02/15 06:03:46    646s] ---------------------------------------------------------------------------------------------
[02/15 06:03:46    647s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10726
[02/15 06:03:46    647s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6356.6M, EPOCH TIME: 1771157026.498964
[02/15 06:03:46    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10726).
[02/15 06:03:46    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:46    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:46    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:46    647s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.059, REAL:0.021, MEM:6356.6M, EPOCH TIME: 1771157026.519843
[02/15 06:03:46    647s] End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:08, mem=6356.58M, totSessionCpu=0:10:47).
[02/15 06:03:46    647s] Begin: Collecting metrics
[02/15 06:03:46    647s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.015 |    0.015 |           |        0 |       56.80 | 0:00:07  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.025 |           |        0 |       56.81 | 0:00:03  |        6307 |      |     |
| area_reclaiming         |     0.024 |    0.024 |         0 |        0 |       56.80 | 0:00:02  |        6307 |      |     |
| area_reclaiming_2       |     0.024 |    0.024 |         0 |        0 |       56.78 | 0:00:08  |        6357 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:03:46    647s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4103.4M, current mem=3808.9M)

[02/15 06:03:46    647s] End: Collecting metrics
[02/15 06:03:46    647s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[02/15 06:03:46    647s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:03:46    647s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:03:46    647s] ### Creating LA Mngr. totSessionCpu=0:10:47 mem=6356.6M
[02/15 06:03:46    647s] ### Creating LA Mngr, finished. totSessionCpu=0:10:47 mem=6356.6M
[02/15 06:03:46    647s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6484.6M, EPOCH TIME: 1771157026.842478
[02/15 06:03:46    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:46    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:46    647s] 
[02/15 06:03:46    647s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:46    647s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:46    647s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.023, REAL:0.023, MEM:6484.6M, EPOCH TIME: 1771157026.865965
[02/15 06:03:46    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:03:46    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:46    647s] [oiPhyDebug] optDemand 303607388160.00, spDemand 284907663360.00.
[02/15 06:03:46    647s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10726
[02/15 06:03:46    647s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 06:03:46    647s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:47 mem=6484.6M
[02/15 06:03:46    647s] OPERPROF: Starting DPlace-Init at level 1, MEM:6484.6M, EPOCH TIME: 1771157026.873053
[02/15 06:03:46    647s] Processing tracks to init pin-track alignment.
[02/15 06:03:46    647s] z: 1, totalTracks: 0
[02/15 06:03:46    647s] z: 3, totalTracks: 1
[02/15 06:03:46    647s] z: 5, totalTracks: 1
[02/15 06:03:46    647s] z: 7, totalTracks: 1
[02/15 06:03:46    647s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:03:46    647s] #spOpts: rpCkHalo=4 
[02/15 06:03:46    647s] Initializing Route Infrastructure for color support ...
[02/15 06:03:46    647s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6484.6M, EPOCH TIME: 1771157026.873323
[02/15 06:03:46    647s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6484.6M, EPOCH TIME: 1771157026.873900
[02/15 06:03:46    647s] Route Infrastructure Initialized for color support successfully.
[02/15 06:03:46    647s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6484.6M, EPOCH TIME: 1771157026.886740
[02/15 06:03:46    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:46    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:46    647s] 
[02/15 06:03:46    647s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:46    647s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:46    647s] 
[02/15 06:03:46    647s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:03:46    647s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.032, REAL:0.033, MEM:6484.6M, EPOCH TIME: 1771157026.919409
[02/15 06:03:46    647s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6484.6M, EPOCH TIME: 1771157026.919523
[02/15 06:03:46    647s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6484.6M, EPOCH TIME: 1771157026.919731
[02/15 06:03:46    647s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6484.6MB).
[02/15 06:03:46    647s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.049, REAL:0.049, MEM:6484.6M, EPOCH TIME: 1771157026.922317
[02/15 06:03:46    647s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:03:46    647s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10726
[02/15 06:03:46    647s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:48 mem=6484.6M
[02/15 06:03:46    647s] Begin: Area Reclaim Optimization
[02/15 06:03:46    647s] *** AreaOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:10:47.6/0:06:21.8 (1.7), mem = 6484.6M
[02/15 06:03:46    647s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.26
[02/15 06:03:47    647s] 
[02/15 06:03:47    647s] Active Setup views: view_tt 
[02/15 06:03:47    647s] [LDM::Info] TotalInstCnt at InitDesignMc2: 10726
[02/15 06:03:47    647s] ### Creating RouteCongInterface, started
[02/15 06:03:47    647s] 
[02/15 06:03:47    647s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 06:03:47    647s] 
[02/15 06:03:47    647s] #optDebug: {0, 1.000}
[02/15 06:03:47    647s] ### Creating RouteCongInterface, finished
[02/15 06:03:47    647s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:47    647s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:47    647s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:03:47    647s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:03:47    647s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:47    647s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:03:47    647s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:03:47    647s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:03:47    647s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6484.6M, EPOCH TIME: 1771157027.356447
[02/15 06:03:47    647s] Found 0 hard placement blockage before merging.
[02/15 06:03:47    647s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6484.6M, EPOCH TIME: 1771157027.356722
[02/15 06:03:47    648s] Reclaim Optimization WNS Slack 0.024  TNS Slack 0.000 Density 56.78
[02/15 06:03:47    648s] +---------+---------+--------+--------+------------+--------+
[02/15 06:03:47    648s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/15 06:03:47    648s] +---------+---------+--------+--------+------------+--------+
[02/15 06:03:47    648s] |   56.78%|        -|   0.024|   0.000|   0:00:00.0| 6484.6M|
[02/15 06:03:47    649s] |   56.78%|        0|   0.024|   0.000|   0:00:00.0| 6484.6M|
[02/15 06:03:47    649s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/15 06:03:47    649s] |   56.78%|        0|   0.024|   0.000|   0:00:00.0| 6484.6M|
[02/15 06:03:47    650s] |   56.78%|        1|   0.024|   0.000|   0:00:00.0| 6484.6M|
[02/15 06:03:48    650s] |   56.77%|        2|   0.024|   0.000|   0:00:01.0| 6484.6M|
[02/15 06:03:48    650s] |   56.77%|        0|   0.024|   0.000|   0:00:00.0| 6484.6M|
[02/15 06:03:48    650s] #optDebug: <stH: 1.0800 MiSeL: 43.2000>
[02/15 06:03:48    650s] #optDebug: RTR_SNLTF <10.0000 1.0800> <10.8000> 
[02/15 06:03:48    650s] |   56.77%|        0|   0.024|   0.000|   0:00:00.0| 6484.6M|
[02/15 06:03:48    651s] +---------+---------+--------+--------+------------+--------+
[02/15 06:03:48    651s] Reclaim Optimization End WNS Slack 0.024  TNS Slack 0.000 Density 56.77
[02/15 06:03:48    651s] 
[02/15 06:03:48    651s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 2 **
[02/15 06:03:48    651s] --------------------------------------------------------------
[02/15 06:03:48    651s] |                                   | Total     | Sequential |
[02/15 06:03:48    651s] --------------------------------------------------------------
[02/15 06:03:48    651s] | Num insts resized                 |       2  |       0    |
[02/15 06:03:48    651s] | Num insts undone                  |       0  |       0    |
[02/15 06:03:48    651s] | Num insts Downsized               |       2  |       0    |
[02/15 06:03:48    651s] | Num insts Samesized               |       0  |       0    |
[02/15 06:03:48    651s] | Num insts Upsized                 |       0  |       0    |
[02/15 06:03:48    651s] | Num multiple commits+uncommits    |       0  |       -    |
[02/15 06:03:48    651s] --------------------------------------------------------------
[02/15 06:03:48    651s] Bottom Preferred Layer:
[02/15 06:03:48    651s] +-----------+------------+----------+
[02/15 06:03:48    651s] |   Layer   |    CLK     |   Rule   |
[02/15 06:03:48    651s] +-----------+------------+----------+
[02/15 06:03:48    651s] | M3 (z=3)  |         22 | default  |
[02/15 06:03:48    651s] +-----------+------------+----------+
[02/15 06:03:48    651s] Via Pillar Rule:
[02/15 06:03:48    651s]     None
[02/15 06:03:48    651s] Finished writing unified metrics of routing constraints.
[02/15 06:03:48    651s] 
[02/15 06:03:48    651s] Number of times islegalLocAvaiable called = 4 skipped = 0, called in commitmove = 2, skipped in commitmove = 0
[02/15 06:03:48    651s] End: Core Area Reclaim Optimization (cpu = 0:00:03.4) (real = 0:00:02.0) **
[02/15 06:03:48    651s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6484.6M, EPOCH TIME: 1771157028.393557
[02/15 06:03:48    651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10725).
[02/15 06:03:48    651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:48    651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:48    651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:48    651s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.055, REAL:0.019, MEM:6484.6M, EPOCH TIME: 1771157028.412167
[02/15 06:03:48    651s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6484.6M, EPOCH TIME: 1771157028.417394
[02/15 06:03:48    651s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6484.6M, EPOCH TIME: 1771157028.417558
[02/15 06:03:48    651s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6484.6M, EPOCH TIME: 1771157028.417772
[02/15 06:03:48    651s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.001, REAL:0.001, MEM:6484.6M, EPOCH TIME: 1771157028.418377
[02/15 06:03:48    651s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6484.6M, EPOCH TIME: 1771157028.427976
[02/15 06:03:48    651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:48    651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:48    651s] 
[02/15 06:03:48    651s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:48    651s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:48    651s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.022, REAL:0.022, MEM:6484.6M, EPOCH TIME: 1771157028.450404
[02/15 06:03:48    651s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6484.6M, EPOCH TIME: 1771157028.450539
[02/15 06:03:48    651s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6484.6M, EPOCH TIME: 1771157028.450811
[02/15 06:03:48    651s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:6484.6M, EPOCH TIME: 1771157028.453128
[02/15 06:03:48    651s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:6484.6M, EPOCH TIME: 1771157028.453325
[02/15 06:03:48    651s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.036, REAL:0.036, MEM:6484.6M, EPOCH TIME: 1771157028.453446
[02/15 06:03:48    651s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.036, REAL:0.036, MEM:6484.6M, EPOCH TIME: 1771157028.453490
[02/15 06:03:48    651s] TDRefine: refinePlace mode is spiral
[02/15 06:03:48    651s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 06:03:48    651s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.12
[02/15 06:03:48    651s] OPERPROF: Starting Refine-Place at level 1, MEM:6484.6M, EPOCH TIME: 1771157028.454592
[02/15 06:03:48    651s] *** Starting refinePlace (0:10:51 mem=6484.6M) ***
[02/15 06:03:48    651s] Total net bbox length = 9.031e+04 (4.123e+04 4.908e+04) (ext = 7.765e+03)
[02/15 06:03:48    651s] 
[02/15 06:03:48    651s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:48    651s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:48    651s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:6484.6M, EPOCH TIME: 1771157028.462374
[02/15 06:03:48    651s] # Found 5031 legal fixed insts to color.
[02/15 06:03:48    651s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.009, REAL:0.009, MEM:6484.6M, EPOCH TIME: 1771157028.471096
[02/15 06:03:48    651s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:03:48    651s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6484.6M, EPOCH TIME: 1771157028.484442
[02/15 06:03:48    651s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:6484.6M, EPOCH TIME: 1771157028.485388
[02/15 06:03:48    651s] Set min layer with design mode ( 2 )
[02/15 06:03:48    651s] Set max layer with design mode ( 7 )
[02/15 06:03:48    651s] Set min layer with design mode ( 2 )
[02/15 06:03:48    651s] Set max layer with design mode ( 7 )
[02/15 06:03:48    651s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:6484.6M, EPOCH TIME: 1771157028.491550
[02/15 06:03:48    651s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.001, REAL:0.001, MEM:6484.6M, EPOCH TIME: 1771157028.492380
[02/15 06:03:48    651s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6484.6M, EPOCH TIME: 1771157028.492454
[02/15 06:03:48    651s] Starting refinePlace ...
[02/15 06:03:48    651s] Set min layer with design mode ( 2 )
[02/15 06:03:48    651s] Set max layer with design mode ( 7 )
[02/15 06:03:48    651s] One DDP V2 for no tweak run.
[02/15 06:03:48    651s] 
[02/15 06:03:48    651s]  === Spiral for Logical I: (movable: 8199) ===
[02/15 06:03:48    651s] 
[02/15 06:03:48    651s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 06:03:48    651s] 
[02/15 06:03:48    651s]  Info: 0 filler has been deleted!
[02/15 06:03:48    651s] Move report: legalization moves 16 insts, mean move: 1.13 um, max move: 2.16 um spiral
[02/15 06:03:48    651s] 	Max move on inst (u_array_gen_row[0].gen_col[1].u_pe_csa_tree_ADD_TC_OP_groupi_g2623): (166.92, 75.34) --> (169.08, 75.34)
[02/15 06:03:48    651s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[02/15 06:03:48    651s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:03:48    651s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=6452.6MB) @(0:10:51 - 0:10:52).
[02/15 06:03:48    651s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:03:48    651s] Move report: Detail placement moves 16 insts, mean move: 1.13 um, max move: 2.16 um 
[02/15 06:03:48    651s] 	Max move on inst (u_array_gen_row[0].gen_col[1].u_pe_csa_tree_ADD_TC_OP_groupi_g2623): (166.92, 75.34) --> (169.08, 75.34)
[02/15 06:03:48    651s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 6452.6MB
[02/15 06:03:48    651s] Statistics of distance of Instance movement in refine placement:
[02/15 06:03:48    651s]   maximum (X+Y) =         2.16 um
[02/15 06:03:48    651s]   inst (u_array_gen_row[0].gen_col[1].u_pe_csa_tree_ADD_TC_OP_groupi_g2623) with max move: (166.924, 75.34) -> (169.084, 75.34)
[02/15 06:03:48    651s]   mean    (X+Y) =         1.13 um
[02/15 06:03:48    651s] Total instances flipped for legalization: 1
[02/15 06:03:48    651s] Summary Report:
[02/15 06:03:48    651s] Instances move: 16 (out of 8199 movable)
[02/15 06:03:48    651s] Instances flipped: 1
[02/15 06:03:48    651s] Mean displacement: 1.13 um
[02/15 06:03:48    651s] Max displacement: 2.16 um (Instance: u_array_gen_row[0].gen_col[1].u_pe_csa_tree_ADD_TC_OP_groupi_g2623) (166.924, 75.34) -> (169.084, 75.34)
[02/15 06:03:48    651s] 	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx1_ASAP7_75t_SL
[02/15 06:03:48    651s] 	Violation at original loc: Overlapping with other instance
[02/15 06:03:48    651s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 06:03:48    651s] Total instances moved : 16
[02/15 06:03:48    651s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.799, REAL:0.362, MEM:6452.6M, EPOCH TIME: 1771157028.854567
[02/15 06:03:48    651s] Total net bbox length = 9.031e+04 (4.123e+04 4.908e+04) (ext = 7.765e+03)
[02/15 06:03:48    651s] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 6452.6MB
[02/15 06:03:48    651s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=6452.6MB) @(0:10:51 - 0:10:52).
[02/15 06:03:48    651s] *** Finished refinePlace (0:10:52 mem=6452.6M) ***
[02/15 06:03:48    651s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.12
[02/15 06:03:48    651s] OPERPROF: Finished Refine-Place at level 1, CPU:0.845, REAL:0.409, MEM:6452.6M, EPOCH TIME: 1771157028.863542
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 2.16 um
RPlace-Summary:     Max move: inst u_array_gen_row[0].gen_col[1].u_pe_csa_tree_ADD_TC_OP_groupi_g2623 cell INVx1_ASAP7_75t_SL loc (166.92, 75.34) -> (169.08, 75.34)
RPlace-Summary:     Average move dist: 1.13
RPlace-Summary:     Number of inst moved: 16
RPlace-Summary:     Number of movable inst: 8199
[02/15 06:03:48    651s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 06:03:48    652s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6452.6M, EPOCH TIME: 1771157028.959948
[02/15 06:03:48    652s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10725).
[02/15 06:03:48    652s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:48    652s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:48    652s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:48    652s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.051, REAL:0.019, MEM:6484.6M, EPOCH TIME: 1771157028.978919
[02/15 06:03:48    652s] *** maximum move = 2.16 um ***
[02/15 06:03:48    652s] *** Finished re-routing un-routed nets (6484.6M) ***
[02/15 06:03:48    652s] OPERPROF: Starting DPlace-Init at level 1, MEM:6484.6M, EPOCH TIME: 1771157028.998704
[02/15 06:03:48    652s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6484.6M, EPOCH TIME: 1771157028.998931
[02/15 06:03:48    652s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6484.6M, EPOCH TIME: 1771157028.999579
[02/15 06:03:49    652s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6484.6M, EPOCH TIME: 1771157029.008098
[02/15 06:03:49    652s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:49    652s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:49    652s] 
[02/15 06:03:49    652s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:49    652s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:49    652s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.027, REAL:0.027, MEM:6484.6M, EPOCH TIME: 1771157029.034915
[02/15 06:03:49    652s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6484.6M, EPOCH TIME: 1771157029.035038
[02/15 06:03:49    652s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6484.6M, EPOCH TIME: 1771157029.035335
[02/15 06:03:49    652s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:6484.6M, EPOCH TIME: 1771157029.037987
[02/15 06:03:49    652s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:6484.6M, EPOCH TIME: 1771157029.038209
[02/15 06:03:49    652s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:6484.6M, EPOCH TIME: 1771157029.038342
[02/15 06:03:49    652s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:03:49    652s] 
[02/15 06:03:49    652s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=6484.6M) ***
[02/15 06:03:49    652s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:03:49    652s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 10725
[02/15 06:03:49    652s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.26
[02/15 06:03:49    652s] *** AreaOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:04.7/0:00:02.1 (2.2), totSession cpu/real = 0:10:52.3/0:06:23.9 (1.7), mem = 6484.6M
[02/15 06:03:49    652s] 
[02/15 06:03:49    652s] =============================================================================================
[02/15 06:03:49    652s]  Step TAT Report : AreaOpt #3 / optDesign #1                                    23.14-s088_1
[02/15 06:03:49    652s] =============================================================================================
[02/15 06:03:49    652s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:03:49    652s] ---------------------------------------------------------------------------------------------
[02/15 06:03:49    652s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[02/15 06:03:49    652s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:49    652s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.0    1.0
[02/15 06:03:49    652s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 06:03:49    652s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:03:49    652s] [ OptimizationStep       ]      1   0:00:00.3  (  15.3 % )     0:00:01.0 /  0:00:02.9    3.1
[02/15 06:03:49    652s] [ OptSingleIteration     ]      6   0:00:00.1  (   5.0 % )     0:00:00.6 /  0:00:02.6    4.2
[02/15 06:03:49    652s] [ OptGetWeight           ]    309   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[02/15 06:03:49    652s] [ OptEval                ]    309   0:00:00.4  (  18.4 % )     0:00:00.4 /  0:00:02.2    5.7
[02/15 06:03:49    652s] [ OptCommit              ]    309   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[02/15 06:03:49    652s] [ PostCommitDelayUpdate  ]    309   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.9
[02/15 06:03:49    652s] [ IncrDelayCalc          ]      9   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.2    2.4
[02/15 06:03:49    652s] [ RefinePlace            ]      1   0:00:00.7  (  32.2 % )     0:00:00.7 /  0:00:01.3    1.9
[02/15 06:03:49    652s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.4
[02/15 06:03:49    652s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    2.9
[02/15 06:03:49    652s] [ MISC                   ]          0:00:00.3  (  15.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/15 06:03:49    652s] ---------------------------------------------------------------------------------------------
[02/15 06:03:49    652s]  AreaOpt #3 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:04.7    2.2
[02/15 06:03:49    652s] ---------------------------------------------------------------------------------------------
[02/15 06:03:49    652s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10725
[02/15 06:03:49    652s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6356.6M, EPOCH TIME: 1771157029.086411
[02/15 06:03:49    652s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:03:49    652s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:49    652s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:49    652s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:49    652s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.050, REAL:0.017, MEM:6356.6M, EPOCH TIME: 1771157029.103568
[02/15 06:03:49    652s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:03, mem=6356.58M, totSessionCpu=0:10:52).
[02/15 06:03:49    652s] Begin: Collecting metrics
[02/15 06:03:49    652s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.015 |    0.015 |           |        0 |       56.80 | 0:00:07  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.025 |           |        0 |       56.81 | 0:00:03  |        6307 |      |     |
| area_reclaiming         |     0.024 |    0.024 |         0 |        0 |       56.80 | 0:00:02  |        6307 |      |     |
| area_reclaiming_2       |     0.024 |    0.024 |         0 |        0 |       56.78 | 0:00:08  |        6357 |      |     |
| area_reclaiming_3       |     0.024 |    0.024 |         0 |        0 |       56.77 | 0:00:03  |        6357 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:03:49    652s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3808.9M, current mem=3774.0M)

[02/15 06:03:49    652s] End: Collecting metrics
[02/15 06:03:49    652s] *** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:10:52.6/0:06:24.2 (1.7), mem = 6356.6M
[02/15 06:03:49    652s] Starting local wire reclaim
[02/15 06:03:49    652s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:6356.6M, EPOCH TIME: 1771157029.403725
[02/15 06:03:49    652s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:6356.6M, EPOCH TIME: 1771157029.403815
[02/15 06:03:49    652s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6356.6M, EPOCH TIME: 1771157029.403894
[02/15 06:03:49    652s] Processing tracks to init pin-track alignment.
[02/15 06:03:49    652s] z: 1, totalTracks: 0
[02/15 06:03:49    652s] z: 3, totalTracks: 1
[02/15 06:03:49    652s] z: 5, totalTracks: 1
[02/15 06:03:49    652s] z: 7, totalTracks: 1
[02/15 06:03:49    652s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:03:49    652s] #spOpts: rpCkHalo=4 
[02/15 06:03:49    652s] Initializing Route Infrastructure for color support ...
[02/15 06:03:49    652s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:6356.6M, EPOCH TIME: 1771157029.404136
[02/15 06:03:49    652s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:6356.6M, EPOCH TIME: 1771157029.404674
[02/15 06:03:49    652s] Route Infrastructure Initialized for color support successfully.
[02/15 06:03:49    652s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:6356.6M, EPOCH TIME: 1771157029.412699
[02/15 06:03:49    652s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:49    652s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:03:49    652s] Processing tracks to init pin-track alignment.
[02/15 06:03:49    652s] z: 1, totalTracks: 0
[02/15 06:03:49    652s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:03:49    652s] z: 3, totalTracks: 1
[02/15 06:03:49    652s] z: 5, totalTracks: 1
[02/15 06:03:49    652s] z: 7, totalTracks: 1
[02/15 06:03:49    652s] 
[02/15 06:03:49    652s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:49    652s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:49    652s] 
[02/15 06:03:49    652s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:03:49    652s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.020, REAL:0.020, MEM:6356.6M, EPOCH TIME: 1771157029.432846
[02/15 06:03:49    652s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:6356.6M, EPOCH TIME: 1771157029.432944
[02/15 06:03:49    652s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:6356.6M, EPOCH TIME: 1771157029.433189
[02/15 06:03:49    652s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6356.6MB).
[02/15 06:03:49    652s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.032, REAL:0.032, MEM:6356.6M, EPOCH TIME: 1771157029.435620
[02/15 06:03:49    652s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.032, REAL:0.032, MEM:6356.6M, EPOCH TIME: 1771157029.435666
[02/15 06:03:49    652s] TDRefine: refinePlace mode is spiral
[02/15 06:03:49    652s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 06:03:49    652s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.13
[02/15 06:03:49    652s] OPERPROF:   Starting Refine-Place at level 2, MEM:6356.6M, EPOCH TIME: 1771157029.436837
[02/15 06:03:49    652s] *** Starting refinePlace (0:10:53 mem=6356.6M) ***
[02/15 06:03:49    652s] Total net bbox length = 9.031e+04 (4.123e+04 4.908e+04) (ext = 7.765e+03)
[02/15 06:03:49    652s] 
[02/15 06:03:49    652s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:03:49    652s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:03:49    652s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:6356.6M, EPOCH TIME: 1771157029.444520
[02/15 06:03:49    652s] # Found 5031 legal fixed insts to color.
[02/15 06:03:49    652s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.008, REAL:0.008, MEM:6356.6M, EPOCH TIME: 1771157029.452946
[02/15 06:03:49    652s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6356.6M, EPOCH TIME: 1771157029.465445
[02/15 06:03:49    652s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:6356.6M, EPOCH TIME: 1771157029.466181
[02/15 06:03:49    652s] Set min layer with design mode ( 2 )
[02/15 06:03:49    652s] Set max layer with design mode ( 7 )
[02/15 06:03:49    652s] Set min layer with design mode ( 2 )
[02/15 06:03:49    652s] Set max layer with design mode ( 7 )
[02/15 06:03:49    652s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6356.6M, EPOCH TIME: 1771157029.471770
[02/15 06:03:49    652s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:6356.6M, EPOCH TIME: 1771157029.472448
[02/15 06:03:49    652s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:6356.6M, EPOCH TIME: 1771157029.472505
[02/15 06:03:49    652s] Starting refinePlace ...
[02/15 06:03:49    652s] Set min layer with design mode ( 2 )
[02/15 06:03:49    652s] Set max layer with design mode ( 7 )
[02/15 06:03:49    652s] One DDP V2 for no tweak run.
[02/15 06:03:49    652s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:6356.6M, EPOCH TIME: 1771157029.480092
[02/15 06:03:49    652s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:6484.6M, EPOCH TIME: 1771157029.501395
[02/15 06:03:49    652s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:6484.6M, EPOCH TIME: 1771157029.502078
[02/15 06:03:49    652s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:6484.6M, EPOCH TIME: 1771157029.502138
[02/15 06:03:49    652s] MP Top (8199): mp=1.050. U=0.566.
[02/15 06:03:49    652s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.004, REAL:0.004, MEM:6484.6M, EPOCH TIME: 1771157029.505393
[02/15 06:03:49    652s] [Pin padding] pin density ratio 0.45
[02/15 06:03:49    652s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:6484.6M, EPOCH TIME: 1771157029.506545
[02/15 06:03:49    652s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:6484.6M, EPOCH TIME: 1771157029.506596
[02/15 06:03:49    652s] OPERPROF:             Starting InitSKP at level 7, MEM:6484.6M, EPOCH TIME: 1771157029.507015
[02/15 06:03:49    652s] no activity file in design. spp won't run.
[02/15 06:03:49    652s] no activity file in design. spp won't run.
[02/15 06:03:50    654s] *** Finished SKP initialization (cpu=0:00:01.5, real=0:00:01.0)***
[02/15 06:03:50    654s] OPERPROF:             Finished InitSKP at level 7, CPU:1.539, REAL:0.746, MEM:6548.6M, EPOCH TIME: 1771157030.253492
[02/15 06:03:50    654s] Wait...
[02/15 06:03:50    654s] Timing cost in AAE based: 1894352.8356451427098364
[02/15 06:03:50    654s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:1.843, REAL:0.854, MEM:6588.6M, EPOCH TIME: 1771157030.361089
[02/15 06:03:50    654s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:1.844, REAL:0.856, MEM:6588.6M, EPOCH TIME: 1771157030.362702
[02/15 06:03:50    654s] SKP cleared!
[02/15 06:03:50    654s] AAE Timing clean up.
[02/15 06:03:50    654s] Tweakage: fix icg 1, fix clk 0.
[02/15 06:03:50    654s] Tweakage: density cost 1, scale 0.4.
[02/15 06:03:50    654s] Tweakage: activity cost 0, scale 1.0.
[02/15 06:03:50    654s] Tweakage: timing cost on, scale 1.0.
[02/15 06:03:50    654s] Tweakage: congestion cost on, scale 1.0.
[02/15 06:03:50    654s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:6484.6M, EPOCH TIME: 1771157030.370379
[02/15 06:03:50    654s] Cut to 2 partitions.
[02/15 06:03:50    654s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:6484.6M, EPOCH TIME: 1771157030.383300
[02/15 06:03:50    655s] Tweakage swap 153 pairs.
[02/15 06:03:51    655s] Tweakage swap 60 pairs.
[02/15 06:03:51    656s] Tweakage swap 94 pairs.
[02/15 06:03:52    656s] Tweakage swap 35 pairs.
[02/15 06:03:52    657s] Tweakage swap 8 pairs.
[02/15 06:03:52    657s] Tweakage swap 6 pairs.
[02/15 06:03:53    657s] Tweakage swap 2 pairs.
[02/15 06:03:53    658s] Tweakage swap 3 pairs.
[02/15 06:03:54    658s] Tweakage swap 0 pairs.
[02/15 06:03:54    659s] Tweakage swap 0 pairs.
[02/15 06:03:54    659s] Tweakage swap 0 pairs.
[02/15 06:03:55    660s] Tweakage swap 0 pairs.
[02/15 06:03:55    661s] Tweakage swap 89 pairs.
[02/15 06:03:56    661s] Tweakage swap 30 pairs.
[02/15 06:03:56    662s] Tweakage swap 36 pairs.
[02/15 06:03:57    662s] Tweakage swap 15 pairs.
[02/15 06:03:57    662s] Cleanup congestion map
[02/15 06:03:57    662s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:03:57    662s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:03:57    662s] High layer ICDP is OFF.
[02/15 06:03:57    662s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:03:57    662s] Starting Early Global Route supply map. mem = 6484.6M
[02/15 06:03:57    662s] (I)      Initializing eGR engine (regular)
[02/15 06:03:57    662s] Set min layer with design mode ( 2 )
[02/15 06:03:57    662s] Set max layer with design mode ( 7 )
[02/15 06:03:57    662s] (I)      clean place blk overflow:
[02/15 06:03:57    662s] (I)      H : enabled 1.00 0
[02/15 06:03:57    662s] (I)      V : enabled 1.00 0
[02/15 06:03:57    662s] (I)      Initializing eGR engine (regular)
[02/15 06:03:57    662s] Set min layer with design mode ( 2 )
[02/15 06:03:57    662s] Set max layer with design mode ( 7 )
[02/15 06:03:57    662s] (I)      clean place blk overflow:
[02/15 06:03:57    662s] (I)      H : enabled 1.00 0
[02/15 06:03:57    662s] (I)      V : enabled 1.00 0
[02/15 06:03:57    662s] (I)      Started Early Global Route kernel ( Curr Mem: 5.62 MB )
[02/15 06:03:57    662s] (I)      Running eGR Regular flow
[02/15 06:03:57    662s] (I)      # wire layers (front) : 11
[02/15 06:03:57    662s] (I)      # wire layers (back)  : 0
[02/15 06:03:57    662s] (I)      min wire layer : 1
[02/15 06:03:57    662s] (I)      max wire layer : 10
[02/15 06:03:57    662s] (I)      # cut layers (front) : 10
[02/15 06:03:57    662s] (I)      # cut layers (back)  : 0
[02/15 06:03:57    662s] (I)      min cut layer : 1
[02/15 06:03:57    662s] (I)      max cut layer : 9
[02/15 06:03:57    662s] (I)      ================================ Layers ================================
[02/15 06:03:57    662s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:03:57    662s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 06:03:57    662s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:03:57    662s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 06:03:57    662s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 06:03:57    662s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:03:57    662s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 06:03:57    662s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:03:57    662s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 06:03:57    662s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:03:57    662s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 06:03:57    662s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:03:57    662s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 06:03:57    662s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:03:57    662s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 06:03:57    662s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:03:57    662s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 06:03:57    662s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:03:57    662s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 06:03:57    662s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:03:57    662s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 06:03:57    662s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:03:57    662s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 06:03:57    662s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 06:03:57    662s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:03:57    662s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 06:03:57    662s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 06:03:57    662s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 06:03:57    662s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 06:03:57    662s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:03:57    662s] Finished Early Global Route supply map. mem = 6484.6M
[02/15 06:03:57    662s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:03:57    662s] icdp demand smooth ratio : 0.783538
[02/15 06:03:57    662s] Cleanup congestion map
[02/15 06:03:57    662s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:03:57    663s] Cleanup congestion map
[02/15 06:03:57    663s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:03:57    663s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:03:57    663s] High layer ICDP is OFF.
[02/15 06:03:57    663s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:03:57    663s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:03:57    663s] icdp demand smooth ratio : 0.783054
[02/15 06:03:57    663s] Cleanup congestion map
[02/15 06:03:57    663s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:03:57    663s] Cleanup congestion map
[02/15 06:03:57    663s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:03:57    663s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:03:57    663s] High layer ICDP is OFF.
[02/15 06:03:57    663s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:03:57    663s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:03:57    663s] icdp demand smooth ratio : 0.783003
[02/15 06:03:57    663s] Cleanup congestion map
[02/15 06:03:57    663s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:03:58    663s] Cleanup congestion map
[02/15 06:03:58    663s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:03:58    663s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:03:58    663s] High layer ICDP is OFF.
[02/15 06:03:58    663s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:03:58    663s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:03:58    663s] icdp demand smooth ratio : 0.782873
[02/15 06:03:58    663s] Cleanup congestion map
[02/15 06:03:58    663s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:03:58    664s] Tweakage swap 13 pairs.
[02/15 06:03:58    664s] Tweakage swap 1 pairs.
[02/15 06:03:59    665s] Tweakage swap 7 pairs.
[02/15 06:03:59    665s] Tweakage swap 6 pairs.
[02/15 06:03:59    665s] Cleanup congestion map
[02/15 06:03:59    665s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:03:59    665s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:03:59    665s] High layer ICDP is OFF.
[02/15 06:03:59    665s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:03:59    665s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:03:59    665s] icdp demand smooth ratio : 0.782754
[02/15 06:03:59    665s] Cleanup congestion map
[02/15 06:03:59    665s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:03:59    666s] Cleanup congestion map
[02/15 06:03:59    666s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:03:59    666s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:03:59    666s] High layer ICDP is OFF.
[02/15 06:03:59    666s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:03:59    666s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:03:59    666s] icdp demand smooth ratio : 0.782731
[02/15 06:03:59    666s] Cleanup congestion map
[02/15 06:03:59    666s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:04:00    666s] Cleanup congestion map
[02/15 06:04:00    666s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:04:00    666s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:04:00    666s] High layer ICDP is OFF.
[02/15 06:04:00    666s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:04:00    666s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:04:00    666s] icdp demand smooth ratio : 0.782726
[02/15 06:04:00    666s] Cleanup congestion map
[02/15 06:04:00    666s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:04:00    666s] Cleanup congestion map
[02/15 06:04:00    666s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:04:00    666s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:04:00    666s] High layer ICDP is OFF.
[02/15 06:04:00    666s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:04:00    666s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:04:00    666s] icdp demand smooth ratio : 0.782721
[02/15 06:04:00    666s] Cleanup congestion map
[02/15 06:04:00    666s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:04:00    667s] Tweakage swap 0 pairs.
[02/15 06:04:01    667s] Tweakage swap 1 pairs.
[02/15 06:04:01    667s] Tweakage swap 3 pairs.
[02/15 06:04:01    668s] Tweakage swap 0 pairs.
[02/15 06:04:01    668s] Cleanup congestion map
[02/15 06:04:01    668s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:04:01    668s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:04:01    668s] High layer ICDP is OFF.
[02/15 06:04:01    668s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:04:01    668s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:04:01    668s] icdp demand smooth ratio : 0.782696
[02/15 06:04:01    668s] Cleanup congestion map
[02/15 06:04:01    668s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:04:01    668s] Cleanup congestion map
[02/15 06:04:01    668s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:04:01    668s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:04:01    668s] High layer ICDP is OFF.
[02/15 06:04:01    668s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:04:01    668s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:04:01    668s] icdp demand smooth ratio : 0.782696
[02/15 06:04:01    668s] Cleanup congestion map
[02/15 06:04:01    668s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:04:02    668s] Cleanup congestion map
[02/15 06:04:02    668s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:04:02    668s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:04:02    668s] High layer ICDP is OFF.
[02/15 06:04:02    668s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:04:02    669s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:04:02    669s] icdp demand smooth ratio : 0.782696
[02/15 06:04:02    669s] Cleanup congestion map
[02/15 06:04:02    669s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:04:02    669s] Cleanup congestion map
[02/15 06:04:02    669s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[02/15 06:04:02    669s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[02/15 06:04:02    669s] High layer ICDP is OFF.
[02/15 06:04:02    669s] icdpInitRowCol for systolic_top: nrRow 41 -> 41, nrCol 41 -> 41
[02/15 06:04:02    669s] icdp deduct supply (H , V) = 20 , 20
[02/15 06:04:02    669s] icdp demand smooth ratio : 0.782698
[02/15 06:04:02    669s] Cleanup congestion map
[02/15 06:04:02    669s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[02/15 06:04:02    669s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:14.744, REAL:11.896, MEM:6484.6M, EPOCH TIME: 1771157042.279035
[02/15 06:04:02    669s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:14.758, REAL:11.910, MEM:6484.6M, EPOCH TIME: 1771157042.279981
[02/15 06:04:02    669s] Cleanup congestion map
[02/15 06:04:02    669s] Call icdpEval cleanup ...
[02/15 06:04:02    669s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:16.642, REAL:12.803, MEM:6356.6M, EPOCH TIME: 1771157042.283046
[02/15 06:04:02    669s] Move report: Congestion aware Tweak moves 564 insts, mean move: 2.68 um, max move: 21.17 um 
[02/15 06:04:02    669s] 	Max move on inst (TIE_LTIEHI_151): (132.15, 146.62) --> (133.88, 127.18)
[02/15 06:04:02    669s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:16.6, real=0:00:13.0, mem=6356.6mb) @(0:10:53 - 0:11:09).
[02/15 06:04:02    669s] Cleanup congestion map
[02/15 06:04:02    669s] 
[02/15 06:04:02    669s]  === Spiral for Logical I: (movable: 8199) ===
[02/15 06:04:02    669s] 
[02/15 06:04:02    669s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 06:04:02    670s] 
[02/15 06:04:02    670s]  Info: 0 filler has been deleted!
[02/15 06:04:02    670s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/15 06:04:02    670s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[02/15 06:04:02    670s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:04:02    670s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=6324.6MB) @(0:11:09 - 0:11:10).
[02/15 06:04:02    670s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:04:02    670s] Move report: Detail placement moves 564 insts, mean move: 2.68 um, max move: 21.17 um 
[02/15 06:04:02    670s] 	Max move on inst (TIE_LTIEHI_151): (132.15, 146.62) --> (133.88, 127.18)
[02/15 06:04:02    670s] 	Runtime: CPU: 0:00:17.4 REAL: 0:00:13.0 MEM: 6324.6MB
[02/15 06:04:02    670s] Statistics of distance of Instance movement in refine placement:
[02/15 06:04:02    670s]   maximum (X+Y) =        21.17 um
[02/15 06:04:02    670s]   inst (TIE_LTIEHI_151) with max move: (132.148, 146.62) -> (133.876, 127.18)
[02/15 06:04:02    670s]   mean    (X+Y) =         2.68 um
[02/15 06:04:02    670s] Total instances flipped for legalization: 4
[02/15 06:04:02    670s] Summary Report:
[02/15 06:04:02    670s] Instances move: 564 (out of 8199 movable)
[02/15 06:04:02    670s] Instances flipped: 4
[02/15 06:04:02    670s] Mean displacement: 2.68 um
[02/15 06:04:02    670s] Max displacement: 21.17 um (Instance: TIE_LTIEHI_151) (132.148, 146.62) -> (133.876, 127.18)
[02/15 06:04:02    670s] 	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: TIEHIx1_ASAP7_75t_SL
[02/15 06:04:02    670s] 	Violation at original loc: Overlapping with other instance
[02/15 06:04:02    670s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 06:04:02    670s] Total instances moved : 564
[02/15 06:04:02    670s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:17.372, REAL:13.130, MEM:6324.6M, EPOCH TIME: 1771157042.602072
[02/15 06:04:02    670s] Total net bbox length = 9.017e+04 (4.110e+04 4.907e+04) (ext = 7.770e+03)
[02/15 06:04:02    670s] Runtime: CPU: 0:00:17.4 REAL: 0:00:13.0 MEM: 6324.6MB
[02/15 06:04:02    670s] [CPU] RefinePlace/total (cpu=0:00:17.4, real=0:00:13.0, mem=6324.6MB) @(0:10:53 - 0:11:10).
[02/15 06:04:02    670s] *** Finished refinePlace (0:11:10 mem=6324.6M) ***
[02/15 06:04:02    670s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.13
[02/15 06:04:02    670s] OPERPROF:   Finished Refine-Place at level 2, CPU:17.416, REAL:13.174, MEM:6324.6M, EPOCH TIME: 1771157042.610930
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 21.17 um
RPlace-Summary:     Max move: inst TIE_LTIEHI_151 cell TIEHIx1_ASAP7_75t_SL loc (132.15, 146.62) -> (133.88, 127.18)
RPlace-Summary:     Average move dist: 2.68
RPlace-Summary:     Number of inst moved: 564
RPlace-Summary:     Number of movable inst: 8199
[02/15 06:04:02    670s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 06:04:02    670s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:6324.6M, EPOCH TIME: 1771157042.612123
[02/15 06:04:02    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10725).
[02/15 06:04:02    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:02    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:02    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:02    670s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.050, REAL:0.018, MEM:6356.6M, EPOCH TIME: 1771157042.630315
[02/15 06:04:02    670s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:17.500, REAL:13.227, MEM:6356.6M, EPOCH TIME: 1771157042.630432
[02/15 06:04:02    670s] *** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:00:17.5/0:00:13.2 (1.3), totSession cpu/real = 0:11:10.2/0:06:37.5 (1.7), mem = 6356.6M
[02/15 06:04:02    670s] 
[02/15 06:04:02    670s] =============================================================================================
[02/15 06:04:02    670s]  Step TAT Report : LocalWireReclaim #1 / optDesign #1                           23.14-s088_1
[02/15 06:04:02    670s] =============================================================================================
[02/15 06:04:02    670s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:04:02    670s] ---------------------------------------------------------------------------------------------
[02/15 06:04:02    670s] [ RefinePlace            ]      1   0:00:13.2  (  99.5 % )     0:00:13.2 /  0:00:17.4    1.3
[02/15 06:04:02    670s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 06:04:02    670s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:02    670s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    2.4
[02/15 06:04:02    670s] ---------------------------------------------------------------------------------------------
[02/15 06:04:02    670s]  LocalWireReclaim #1 TOTAL          0:00:13.2  ( 100.0 % )     0:00:13.2 /  0:00:17.5    1.3
[02/15 06:04:02    670s] ---------------------------------------------------------------------------------------------
[02/15 06:04:02    670s] Begin: Collecting metrics
[02/15 06:04:02    670s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.015 |    0.015 |           |        0 |       56.80 | 0:00:07  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.025 |           |        0 |       56.81 | 0:00:03  |        6307 |      |     |
| area_reclaiming         |     0.024 |    0.024 |         0 |        0 |       56.80 | 0:00:02  |        6307 |      |     |
| area_reclaiming_2       |     0.024 |    0.024 |         0 |        0 |       56.78 | 0:00:08  |        6357 |      |     |
| area_reclaiming_3       |     0.024 |    0.024 |         0 |        0 |       56.77 | 0:00:03  |        6357 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:13  |        6357 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:04:02    670s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3824.0M, current mem=3763.4M)

[02/15 06:04:02    670s] End: Collecting metrics
[02/15 06:04:03    670s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/15 06:04:03    670s] #################################################################################
[02/15 06:04:03    670s] # Design Stage: PreRoute
[02/15 06:04:03    670s] # Design Name: systolic_top
[02/15 06:04:03    670s] # Design Mode: 45nm
[02/15 06:04:03    670s] # Analysis Mode: MMMC Non-OCV 
[02/15 06:04:03    670s] # Parasitics Mode: No SPEF/RCDB 
[02/15 06:04:03    670s] # Signoff Settings: SI Off 
[02/15 06:04:03    670s] #################################################################################
[02/15 06:04:03    672s] Calculate delays in Single mode...
[02/15 06:04:03    672s] Topological Sorting (REAL = 0:00:00.0, MEM = 6265.0M, InitMEM = 6265.0M)
[02/15 06:04:03    672s] Start delay calculation (fullDC) (8 T). (MEM=3696.15)
[02/15 06:04:03    672s] End AAE Lib Interpolated Model. (MEM=3707.609375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:04:04    677s] Total number of fetched objects 8720
[02/15 06:04:04    678s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[02/15 06:04:04    678s] End delay calculation. (MEM=3769.66 CPU=0:00:05.4 REAL=0:00:01.0)
[02/15 06:04:04    678s] End delay calculation (fullDC). (MEM=3769.66 CPU=0:00:06.1 REAL=0:00:01.0)
[02/15 06:04:04    678s] *** CDM Built up (cpu=0:00:07.4  real=0:00:01.0  mem= 6244.5M) ***
[02/15 06:04:04    679s] eGR doReRoute: optGuide
[02/15 06:04:04    679s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6276.5M, EPOCH TIME: 1771157044.950993
[02/15 06:04:04    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:04    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:04    679s] Cell systolic_top LLGs are deleted
[02/15 06:04:04    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:04    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:04    679s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:6276.5M, EPOCH TIME: 1771157044.952059
[02/15 06:04:04    679s] {MMLU 0 22 8720}
[02/15 06:04:04    679s] [oiLAM] Zs 7, 11
[02/15 06:04:04    679s] ### Creating LA Mngr. totSessionCpu=0:11:20 mem=6276.5M
[02/15 06:04:04    679s] ### Creating LA Mngr, finished. totSessionCpu=0:11:20 mem=6276.5M
[02/15 06:04:04    679s] Running pre-eGR process
[02/15 06:04:05    679s] Set min layer with design mode ( 2 )
[02/15 06:04:05    679s] Set max layer with design mode ( 7 )
[02/15 06:04:05    679s] Set min layer with design mode ( 2 )
[02/15 06:04:05    679s] Set max layer with design mode ( 7 )
[02/15 06:04:05    679s] (I)      Started Import and model ( Curr Mem: 5.37 MB )
[02/15 06:04:05    679s] (I)      == Non-default Options ==
[02/15 06:04:05    679s] (I)      Maximum routing layer                              : 7
[02/15 06:04:05    679s] (I)      Top routing layer                                  : 7
[02/15 06:04:05    679s] (I)      Number of threads                                  : 8
[02/15 06:04:05    679s] (I)      Route tie net to shape                             : auto
[02/15 06:04:05    679s] (I)      Method to set GCell size                           : row
[02/15 06:04:05    679s] (I)      Tie hi/lo max fanout                               : 5
[02/15 06:04:05    679s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 06:04:05    679s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 06:04:05    679s] Removed 1 out of boundary tracks from layer 2
[02/15 06:04:05    679s] Removed 1 out of boundary tracks from layer 2
[02/15 06:04:05    679s] (I)      ============== Pin Summary ==============
[02/15 06:04:05    679s] (I)      +-------+--------+---------+------------+
[02/15 06:04:05    679s] (I)      | Layer | # pins | % total |      Group |
[02/15 06:04:05    679s] (I)      +-------+--------+---------+------------+
[02/15 06:04:05    679s] (I)      |     1 |  28699 |   92.19 |        Pin |
[02/15 06:04:05    679s] (I)      |     2 |   2431 |    7.81 | Pin access |
[02/15 06:04:05    679s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 06:04:05    679s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 06:04:05    679s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 06:04:05    679s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 06:04:05    679s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 06:04:05    679s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 06:04:05    679s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 06:04:05    679s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 06:04:05    679s] (I)      +-------+--------+---------+------------+
[02/15 06:04:05    679s] (I)      Custom ignore net properties:
[02/15 06:04:05    679s] (I)      1 : NotLegal
[02/15 06:04:05    679s] (I)      Default ignore net properties:
[02/15 06:04:05    679s] (I)      1 : Special
[02/15 06:04:05    679s] (I)      2 : Analog
[02/15 06:04:05    679s] (I)      3 : Fixed
[02/15 06:04:05    679s] (I)      4 : Skipped
[02/15 06:04:05    679s] (I)      5 : MixedSignal
[02/15 06:04:05    679s] (I)      Prerouted net properties:
[02/15 06:04:05    679s] (I)      1 : NotLegal
[02/15 06:04:05    679s] (I)      2 : Special
[02/15 06:04:05    679s] (I)      3 : Analog
[02/15 06:04:05    679s] (I)      4 : Fixed
[02/15 06:04:05    679s] (I)      5 : Skipped
[02/15 06:04:05    679s] (I)      6 : MixedSignal
[02/15 06:04:05    679s] [NR-eGR] Early global route reroute all routable nets
[02/15 06:04:05    679s] (I)      Use row-based GCell size
[02/15 06:04:05    679s] (I)      Use row-based GCell align
[02/15 06:04:05    679s] (I)      layer 0 area = 170496
[02/15 06:04:05    679s] (I)      layer 1 area = 170496
[02/15 06:04:05    679s] (I)      layer 2 area = 170496
[02/15 06:04:05    679s] (I)      layer 3 area = 512000
[02/15 06:04:05    679s] (I)      layer 4 area = 512000
[02/15 06:04:05    679s] (I)      layer 5 area = 560000
[02/15 06:04:05    679s] (I)      layer 6 area = 560000
[02/15 06:04:05    679s] (I)      GCell unit size   : 4320
[02/15 06:04:05    679s] (I)      GCell multiplier  : 1
[02/15 06:04:05    679s] (I)      GCell row height  : 4320
[02/15 06:04:05    679s] (I)      Actual row height : 4320
[02/15 06:04:05    679s] (I)      GCell align ref   : 24880 24880
[02/15 06:04:05    679s] missing default track structure on layer 1
[02/15 06:04:05    679s] [NR-eGR] Track table information for default rule: 
[02/15 06:04:05    679s] [NR-eGR] M1 has no routable track
[02/15 06:04:05    679s] [NR-eGR] M2 has non-uniform track structure
[02/15 06:04:05    679s] [NR-eGR] M3 has single uniform track structure
[02/15 06:04:05    679s] [NR-eGR] M4 has single uniform track structure
[02/15 06:04:05    679s] [NR-eGR] M5 has single uniform track structure
[02/15 06:04:05    679s] [NR-eGR] M6 has single uniform track structure
[02/15 06:04:05    679s] [NR-eGR] M7 has single uniform track structure
[02/15 06:04:05    679s] [NR-eGR] M8 has single uniform track structure
[02/15 06:04:05    679s] [NR-eGR] M9 has single uniform track structure
[02/15 06:04:05    679s] [NR-eGR] Pad has single uniform track structure
[02/15 06:04:05    679s] (I)      ============== Default via ===============
[02/15 06:04:05    679s] (I)      +---+------------------+-----------------+
[02/15 06:04:05    679s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 06:04:05    679s] (I)      +---+------------------+-----------------+
[02/15 06:04:05    679s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 06:04:05    679s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 06:04:05    679s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 06:04:05    679s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 06:04:05    679s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 06:04:05    679s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 06:04:05    679s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 06:04:05    679s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 06:04:05    679s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 06:04:05    679s] (I)      +---+------------------+-----------------+
[02/15 06:04:05    679s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 06:04:05    679s] [NR-eGR] Read 5650 PG shapes
[02/15 06:04:05    679s] [NR-eGR] Read 0 clock shapes
[02/15 06:04:05    679s] [NR-eGR] Read 0 other shapes
[02/15 06:04:05    679s] [NR-eGR] #Routing Blockages  : 0
[02/15 06:04:05    679s] [NR-eGR] #Bump Blockages     : 0
[02/15 06:04:05    679s] [NR-eGR] #Instance Blockages : 10328
[02/15 06:04:05    679s] [NR-eGR] #PG Blockages       : 5650
[02/15 06:04:05    679s] [NR-eGR] #Halo Blockages     : 0
[02/15 06:04:05    679s] [NR-eGR] #Boundary Blockages : 0
[02/15 06:04:05    679s] [NR-eGR] #Clock Blockages    : 0
[02/15 06:04:05    679s] [NR-eGR] #Other Blockages    : 0
[02/15 06:04:05    679s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 06:04:05    679s] [NR-eGR] #prerouted nets         : 22
[02/15 06:04:05    679s] [NR-eGR] #prerouted special nets : 0
[02/15 06:04:05    679s] [NR-eGR] #prerouted wires        : 3274
[02/15 06:04:05    679s] [NR-eGR] Read 8336 nets ( ignored 22 )
[02/15 06:04:05    679s] (I)        Front-side 8336 ( ignored 22 )
[02/15 06:04:05    679s] (I)        Back-side  0 ( ignored 0 )
[02/15 06:04:05    679s] (I)        Both-side  0 ( ignored 0 )
[02/15 06:04:05    679s] (I)      handle routing halo
[02/15 06:04:05    679s] (I)      Reading macro buffers
[02/15 06:04:05    679s] (I)      Number of macro buffers: 0
[02/15 06:04:05    679s] (I)      early_global_route_priority property id does not exist.
[02/15 06:04:05    679s] (I)      Read Num Blocks=16411  Num Prerouted Wires=3274  Num CS=0
[02/15 06:04:05    679s] (I)      Layer 1 (H) : #blockages 13016 : #preroutes 1936
[02/15 06:04:05    679s] (I)      Layer 2 (V) : #blockages 2688 : #preroutes 1008
[02/15 06:04:05    679s] (I)      Layer 3 (H) : #blockages 353 : #preroutes 290
[02/15 06:04:05    679s] (I)      Layer 4 (V) : #blockages 184 : #preroutes 38
[02/15 06:04:05    679s] (I)      Layer 5 (H) : #blockages 102 : #preroutes 2
[02/15 06:04:05    679s] (I)      Layer 6 (V) : #blockages 68 : #preroutes 0
[02/15 06:04:05    679s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 06:04:05    679s] (I)      Track adjustment: Reducing 23538 tracks (15.00%) for Layer5
[02/15 06:04:05    679s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 06:04:05    679s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 06:04:05    679s] (I)      Number of ignored nets                =     22
[02/15 06:04:05    679s] (I)      Number of connected nets              =      0
[02/15 06:04:05    679s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[02/15 06:04:05    679s] (I)      Number of clock nets                  =     22.  Ignored: No
[02/15 06:04:05    679s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 06:04:05    679s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 06:04:05    679s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 06:04:05    679s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 06:04:05    679s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 06:04:05    679s] (I)      Ndr track 0 does not exist
[02/15 06:04:05    679s] (I)      ---------------------Grid Graph Info--------------------
[02/15 06:04:05    679s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 06:04:05    679s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 06:04:05    679s] (I)      Site width          :   864  (dbu)
[02/15 06:04:05    679s] (I)      Row height          :  4320  (dbu)
[02/15 06:04:05    679s] (I)      GCell row height    :  4320  (dbu)
[02/15 06:04:05    679s] (I)      GCell width         :  4320  (dbu)
[02/15 06:04:05    679s] (I)      GCell height        :  4320  (dbu)
[02/15 06:04:05    679s] (I)      Grid                :   178   178     7
[02/15 06:04:05    679s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 06:04:05    679s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 06:04:05    679s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 06:04:05    679s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 06:04:05    679s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 06:04:05    679s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 06:04:05    679s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 06:04:05    679s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 06:04:05    679s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 06:04:05    679s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 06:04:05    679s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 06:04:05    679s] (I)      --------------------------------------------------------
[02/15 06:04:05    679s] 
[02/15 06:04:05    679s] [NR-eGR] ============ Routing rule table ============
[02/15 06:04:05    679s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 8314
[02/15 06:04:05    679s] [NR-eGR] ========================================
[02/15 06:04:05    679s] [NR-eGR] 
[02/15 06:04:05    679s] (I)      ==== NDR : (Default) ====
[02/15 06:04:05    679s] (I)      +--------------+--------+
[02/15 06:04:05    679s] (I)      |           ID |      0 |
[02/15 06:04:05    679s] (I)      |      Default |    yes |
[02/15 06:04:05    679s] (I)      |  Clk Special |     no |
[02/15 06:04:05    679s] (I)      | Hard spacing |     no |
[02/15 06:04:05    679s] (I)      |    NDR track | (none) |
[02/15 06:04:05    679s] (I)      |      NDR via | (none) |
[02/15 06:04:05    679s] (I)      |  Extra space |      0 |
[02/15 06:04:05    679s] (I)      |      Shields |      0 |
[02/15 06:04:05    679s] (I)      |   Demand (H) |      1 |
[02/15 06:04:05    679s] (I)      |   Demand (V) |      1 |
[02/15 06:04:05    679s] (I)      |        #Nets |   8314 |
[02/15 06:04:05    679s] (I)      +--------------+--------+
[02/15 06:04:05    679s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:04:05    679s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 06:04:05    679s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:04:05    679s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:04:05    679s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:04:05    679s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/15 06:04:05    679s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[02/15 06:04:05    679s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:04:05    679s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:04:05    679s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:04:05    679s] (I)      =============== Blocked Tracks ===============
[02/15 06:04:05    679s] (I)      +-------+---------+----------+---------------+
[02/15 06:04:05    679s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 06:04:05    679s] (I)      +-------+---------+----------+---------------+
[02/15 06:04:05    679s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 06:04:05    679s] (I)      |     2 |  221610 |    64265 |        29.00% |
[02/15 06:04:05    679s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 06:04:05    679s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 06:04:05    679s] (I)      |     5 |  158776 |     2706 |         1.70% |
[02/15 06:04:05    679s] (I)      |     6 |  134034 |     9627 |         7.18% |
[02/15 06:04:05    679s] (I)      |     7 |  134034 |     8137 |         6.07% |
[02/15 06:04:05    679s] (I)      +-------+---------+----------+---------------+
[02/15 06:04:05    679s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5.37 MB )
[02/15 06:04:05    679s] (I)      Delete wires for 8314 nets (async)
[02/15 06:04:05    679s] (I)      Reset routing kernel
[02/15 06:04:05    679s] (I)      Started Global Routing ( Curr Mem: 5.37 MB )
[02/15 06:04:05    679s] (I)      totalPins=29811  totalGlobalPin=29616 (99.35%)
[02/15 06:04:05    679s] (I)      ================= Net Group Info =================
[02/15 06:04:05    679s] (I)      +----+----------------+--------------+-----------+
[02/15 06:04:05    679s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 06:04:05    679s] (I)      +----+----------------+--------------+-----------+
[02/15 06:04:05    679s] (I)      |  1 |           8314 |        M2(2) |     M7(7) |
[02/15 06:04:05    679s] (I)      +----+----------------+--------------+-----------+
[02/15 06:04:05    679s] (I)      total 2D Cap : 836278 = (402512 H, 433766 V)
[02/15 06:04:05    679s] (I)      total 2D Demand : 13336 = (6261 H, 7075 V)
[02/15 06:04:05    679s] (I)      init route region map
[02/15 06:04:05    679s] (I)      #blocked GCells = 0
[02/15 06:04:05    679s] (I)      #regions = 1
[02/15 06:04:05    679s] (I)      init safety region map
[02/15 06:04:05    679s] (I)      #blocked GCells = 0
[02/15 06:04:05    679s] (I)      #regions = 1
[02/15 06:04:05    679s] (I)      Adjusted 0 GCells for pin access
[02/15 06:04:05    679s] [NR-eGR] Layer group 1: route 8314 net(s) in layer range [2, 7]
[02/15 06:04:05    679s] (I)      
[02/15 06:04:05    679s] (I)      ============  Phase 1a Route ============
[02/15 06:04:05    679s] (I)      Usage: 93475 = (42919 H, 50556 V) = (10.66% H, 11.66% V) = (4.635e+04um H, 5.460e+04um V)
[02/15 06:04:05    679s] (I)      
[02/15 06:04:05    679s] (I)      ============  Phase 1b Route ============
[02/15 06:04:05    679s] (I)      Usage: 93475 = (42919 H, 50556 V) = (10.66% H, 11.66% V) = (4.635e+04um H, 5.460e+04um V)
[02/15 06:04:05    679s] (I)      Overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 1.009530e+05um
[02/15 06:04:05    679s] (I)      Congestion metric : 0.21%H 0.05%V, 0.26%HV
[02/15 06:04:05    679s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 06:04:05    680s] (I)      
[02/15 06:04:05    680s] (I)      ============  Phase 1c Route ============
[02/15 06:04:05    680s] (I)      Usage: 93475 = (42919 H, 50556 V) = (10.66% H, 11.66% V) = (4.635e+04um H, 5.460e+04um V)
[02/15 06:04:05    680s] (I)      
[02/15 06:04:05    680s] (I)      ============  Phase 1d Route ============
[02/15 06:04:05    680s] (I)      Usage: 93475 = (42919 H, 50556 V) = (10.66% H, 11.66% V) = (4.635e+04um H, 5.460e+04um V)
[02/15 06:04:05    680s] (I)      
[02/15 06:04:05    680s] (I)      ============  Phase 1e Route ============
[02/15 06:04:05    680s] (I)      Usage: 93475 = (42919 H, 50556 V) = (10.66% H, 11.66% V) = (4.635e+04um H, 5.460e+04um V)
[02/15 06:04:05    680s] [NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 1.009530e+05um
[02/15 06:04:05    680s] (I)      
[02/15 06:04:05    680s] (I)      ============  Phase 1l Route ============
[02/15 06:04:05    680s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/15 06:04:05    680s] (I)      Layer  2:     163078     35904       585        6008      230288    ( 2.54%) 
[02/15 06:04:05    680s] (I)      Layer  3:     192403     46614       447       18165      218130    ( 7.69%) 
[02/15 06:04:05    680s] (I)      Layer  4:     135317     23161        99         158      177064    ( 0.09%) 
[02/15 06:04:05    680s] (I)      Layer  5:     132145     12817         5        1385      156145    ( 0.88%) 
[02/15 06:04:05    680s] (I)      Layer  6:     106027      7187         0        7577      125339    ( 5.70%) 
[02/15 06:04:05    680s] (I)      Layer  7:     106998      2865         0        7341      125575    ( 5.52%) 
[02/15 06:04:05    680s] (I)      Total:        835968    128548      1136       40630     1032539    ( 3.79%) 
[02/15 06:04:05    680s] (I)      
[02/15 06:04:05    680s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 06:04:05    680s] [NR-eGR]                        OverCon           OverCon            
[02/15 06:04:05    680s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/15 06:04:05    680s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/15 06:04:05    680s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:04:05    680s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:04:05    680s] [NR-eGR]      M2 ( 2)       580( 1.89%)         0( 0.00%)   ( 1.89%) 
[02/15 06:04:05    680s] [NR-eGR]      M3 ( 3)       303( 1.04%)        29( 0.10%)   ( 1.14%) 
[02/15 06:04:05    680s] [NR-eGR]      M4 ( 4)        87( 0.28%)         1( 0.00%)   ( 0.28%) 
[02/15 06:04:05    680s] [NR-eGR]      M5 ( 5)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/15 06:04:05    680s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:04:05    680s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:04:05    680s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:04:05    680s] [NR-eGR]        Total       974( 0.54%)        30( 0.02%)   ( 0.55%) 
[02/15 06:04:05    680s] [NR-eGR] 
[02/15 06:04:05    680s] (I)      Finished Global Routing ( CPU: 0.58 sec, Real: 0.20 sec, Curr Mem: 5.37 MB )
[02/15 06:04:05    680s] (I)      Updating congestion map
[02/15 06:04:05    680s] (I)      total 2D Cap : 842010 = (408141 H, 433869 V)
[02/15 06:04:05    680s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[02/15 06:04:05    680s] (I)      Running track assignment and export wires
[02/15 06:04:05    680s] (I)      ============= Track Assignment ============
[02/15 06:04:05    680s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.37 MB )
[02/15 06:04:05    680s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[02/15 06:04:05    680s] (I)      Run Multi-thread track assignment
[02/15 06:04:05    680s] (I)      Finished Track Assignment (8T) ( CPU: 0.27 sec, Real: 0.05 sec, Curr Mem: 5.39 MB )
[02/15 06:04:05    680s] (I)      Started Export ( Curr Mem: 5.39 MB )
[02/15 06:04:05    680s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/15 06:04:05    680s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/15 06:04:05    680s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:04:05    680s] [NR-eGR]              Length (um)   Vias 
[02/15 06:04:05    680s] [NR-eGR] --------------------------------
[02/15 06:04:05    680s] [NR-eGR]  M1   (1V)             0  28699 
[02/15 06:04:05    680s] [NR-eGR]  M2   (2H)         24562  41783 
[02/15 06:04:05    680s] [NR-eGR]  M3   (3V)         42639   8842 
[02/15 06:04:05    680s] [NR-eGR]  M4   (4H)         19603   4193 
[02/15 06:04:05    680s] [NR-eGR]  M5   (5V)         12515   1484 
[02/15 06:04:05    680s] [NR-eGR]  M6   (6H)          7585    342 
[02/15 06:04:05    680s] [NR-eGR]  M7   (7V)          3106      0 
[02/15 06:04:05    680s] [NR-eGR]  M8   (8H)             0      0 
[02/15 06:04:05    680s] [NR-eGR]  M9   (9V)             0      0 
[02/15 06:04:05    680s] [NR-eGR]  Pad  (10H)            0      0 
[02/15 06:04:05    680s] [NR-eGR] --------------------------------
[02/15 06:04:05    680s] [NR-eGR]       Total       110009  85343 
[02/15 06:04:05    680s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:04:05    680s] [NR-eGR] Total half perimeter of net bounding box: 90166um
[02/15 06:04:05    680s] [NR-eGR] Total length: 110009um, number of vias: 85343
[02/15 06:04:05    680s] [NR-eGR] --------------------------------------------------------------------------
[02/15 06:04:05    680s] (I)      == Layer wire length by net rule ==
[02/15 06:04:05    680s] (I)                    Default 
[02/15 06:04:05    680s] (I)      ----------------------
[02/15 06:04:05    680s] (I)       M1   (1V)        0um 
[02/15 06:04:05    680s] (I)       M2   (2H)    24562um 
[02/15 06:04:05    680s] (I)       M3   (3V)    42638um 
[02/15 06:04:05    680s] (I)       M4   (4H)    19603um 
[02/15 06:04:05    680s] (I)       M5   (5V)    12515um 
[02/15 06:04:05    680s] (I)       M6   (6H)     7585um 
[02/15 06:04:05    680s] (I)       M7   (7V)     3106um 
[02/15 06:04:05    680s] (I)       M8   (8H)        0um 
[02/15 06:04:05    680s] (I)       M9   (9V)        0um 
[02/15 06:04:05    680s] (I)       Pad  (10H)       0um 
[02/15 06:04:05    680s] (I)      ----------------------
[02/15 06:04:05    680s] (I)            Total  110009um 
[02/15 06:04:05    680s] (I)      == Layer via count by net rule ==
[02/15 06:04:05    680s] (I)                   Default 
[02/15 06:04:05    680s] (I)      ---------------------
[02/15 06:04:05    680s] (I)       M1   (1V)     28699 
[02/15 06:04:05    680s] (I)       M2   (2H)     41783 
[02/15 06:04:05    680s] (I)       M3   (3V)      8842 
[02/15 06:04:05    680s] (I)       M4   (4H)      4193 
[02/15 06:04:05    680s] (I)       M5   (5V)      1484 
[02/15 06:04:05    680s] (I)       M6   (6H)       342 
[02/15 06:04:05    680s] (I)       M7   (7V)         0 
[02/15 06:04:05    680s] (I)       M8   (8H)         0 
[02/15 06:04:05    680s] (I)       M9   (9V)         0 
[02/15 06:04:05    680s] (I)       Pad  (10H)        0 
[02/15 06:04:05    680s] (I)      ---------------------
[02/15 06:04:05    680s] (I)            Total    85343 
[02/15 06:04:05    681s] (I)      Finished Export ( CPU: 0.38 sec, Real: 0.26 sec, Curr Mem: 5.27 MB )
[02/15 06:04:05    681s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[02/15 06:04:05    681s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:04:05    681s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.39 sec, Real: 0.65 sec, Curr Mem: 5.27 MB )
[02/15 06:04:05    681s] [NR-eGR] Finished Early Global Route ( CPU: 1.40 sec, Real: 0.67 sec, Curr Mem: 5.26 MB )
[02/15 06:04:05    681s] (I)      ========================================= Runtime Summary ==========================================
[02/15 06:04:05    681s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/15 06:04:05    681s] (I)      ----------------------------------------------------------------------------------------------------
[02/15 06:04:05    681s] (I)       Early Global Route                             100.00%  343.69 sec  344.36 sec  0.67 sec  1.40 sec 
[02/15 06:04:05    681s] (I)       +-Early Global Route kernel                     98.13%  343.70 sec  344.36 sec  0.65 sec  1.39 sec 
[02/15 06:04:05    681s] (I)       | +-Import and model                            19.26%  343.70 sec  343.83 sec  0.13 sec  0.13 sec 
[02/15 06:04:05    681s] (I)       | | +-Create place DB                            7.34%  343.70 sec  343.75 sec  0.05 sec  0.05 sec 
[02/15 06:04:05    681s] (I)       | | | +-Import place data                        7.31%  343.70 sec  343.75 sec  0.05 sec  0.05 sec 
[02/15 06:04:05    681s] (I)       | | | | +-Read instances and placement           2.56%  343.70 sec  343.72 sec  0.02 sec  0.02 sec 
[02/15 06:04:05    681s] (I)       | | | | +-Read nets                              4.62%  343.72 sec  343.75 sec  0.03 sec  0.03 sec 
[02/15 06:04:05    681s] (I)       | | +-Create route DB                           10.88%  343.75 sec  343.82 sec  0.07 sec  0.07 sec 
[02/15 06:04:05    681s] (I)       | | | +-Import route data (8T)                  10.81%  343.75 sec  343.82 sec  0.07 sec  0.07 sec 
[02/15 06:04:05    681s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.74%  343.77 sec  343.78 sec  0.01 sec  0.01 sec 
[02/15 06:04:05    681s] (I)       | | | | | +-Read routing blockages               0.00%  343.77 sec  343.77 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | | | +-Read bump blockages                  0.00%  343.77 sec  343.77 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | | | +-Read instance blockages              1.23%  343.77 sec  343.78 sec  0.01 sec  0.01 sec 
[02/15 06:04:05    681s] (I)       | | | | | +-Read PG blockages                    0.27%  343.78 sec  343.78 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | | | | +-Allocate memory for PG via list    0.08%  343.78 sec  343.78 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | | | +-Read clock blockages                 0.01%  343.78 sec  343.78 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | | | +-Read other blockages                 0.00%  343.78 sec  343.78 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | | | +-Read halo blockages                  0.02%  343.78 sec  343.78 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | | | +-Read boundary cut boxes              0.00%  343.78 sec  343.78 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | | +-Read blackboxes                        0.00%  343.78 sec  343.78 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | | +-Read prerouted                         0.20%  343.78 sec  343.78 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | | +-Read nets                              1.25%  343.78 sec  343.79 sec  0.01 sec  0.01 sec 
[02/15 06:04:05    681s] (I)       | | | | +-Set up via pillars                     0.64%  343.79 sec  343.80 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | | +-Initialize 3D grid graph               0.07%  343.80 sec  343.80 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | | +-Model blockage capacity                3.17%  343.80 sec  343.82 sec  0.02 sec  0.02 sec 
[02/15 06:04:05    681s] (I)       | | | | | +-Initialize 3D capacity               2.72%  343.80 sec  343.82 sec  0.02 sec  0.02 sec 
[02/15 06:04:05    681s] (I)       | | +-Read aux data                              0.00%  343.83 sec  343.83 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | +-Others data preparation                    0.00%  343.83 sec  343.83 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | +-Create route kernel                        0.74%  343.83 sec  343.83 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | +-Global Routing                              29.78%  343.83 sec  344.03 sec  0.20 sec  0.58 sec 
[02/15 06:04:05    681s] (I)       | | +-Initialization                             1.34%  343.83 sec  343.84 sec  0.01 sec  0.01 sec 
[02/15 06:04:05    681s] (I)       | | +-Net group 1                               26.91%  343.84 sec  344.02 sec  0.18 sec  0.56 sec 
[02/15 06:04:05    681s] (I)       | | | +-Generate topology (8T)                   1.27%  343.84 sec  343.85 sec  0.01 sec  0.05 sec 
[02/15 06:04:05    681s] (I)       | | | +-Phase 1a                                 4.80%  343.87 sec  343.91 sec  0.03 sec  0.10 sec 
[02/15 06:04:05    681s] (I)       | | | | +-Pattern routing (8T)                   3.82%  343.87 sec  343.90 sec  0.03 sec  0.09 sec 
[02/15 06:04:05    681s] (I)       | | | | +-Add via demand to 2D                   0.88%  343.90 sec  343.91 sec  0.01 sec  0.01 sec 
[02/15 06:04:05    681s] (I)       | | | +-Phase 1b                                 2.41%  343.91 sec  343.92 sec  0.02 sec  0.02 sec 
[02/15 06:04:05    681s] (I)       | | | +-Phase 1c                                 0.01%  343.92 sec  343.92 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | +-Phase 1d                                 0.00%  343.92 sec  343.92 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | +-Phase 1e                                 0.48%  343.92 sec  343.93 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | | +-Route legalization                     0.42%  343.92 sec  343.93 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | | | +-Legalize Blockage Violations         0.40%  343.92 sec  343.93 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | | +-Phase 1l                                14.36%  343.93 sec  344.02 sec  0.10 sec  0.37 sec 
[02/15 06:04:05    681s] (I)       | | | | +-Layer assignment (8T)                 13.89%  343.93 sec  344.02 sec  0.09 sec  0.37 sec 
[02/15 06:04:05    681s] (I)       | +-Export cong map                              2.32%  344.03 sec  344.05 sec  0.02 sec  0.02 sec 
[02/15 06:04:05    681s] (I)       | | +-Export 2D cong map                         0.72%  344.04 sec  344.05 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | +-Extract Global 3D Wires                      0.81%  344.05 sec  344.05 sec  0.01 sec  0.01 sec 
[02/15 06:04:05    681s] (I)       | +-Track Assignment (8T)                        6.81%  344.05 sec  344.10 sec  0.05 sec  0.27 sec 
[02/15 06:04:05    681s] (I)       | | +-Initialization                             0.13%  344.05 sec  344.05 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | | +-Track Assignment Kernel                    6.56%  344.05 sec  344.10 sec  0.04 sec  0.27 sec 
[02/15 06:04:05    681s] (I)       | | +-Free Memory                                0.00%  344.10 sec  344.10 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)       | +-Export                                      38.62%  344.10 sec  344.36 sec  0.26 sec  0.38 sec 
[02/15 06:04:05    681s] (I)       | | +-Export DB wires                            5.54%  344.10 sec  344.14 sec  0.04 sec  0.13 sec 
[02/15 06:04:05    681s] (I)       | | | +-Export all nets (8T)                     4.14%  344.10 sec  344.13 sec  0.03 sec  0.10 sec 
[02/15 06:04:05    681s] (I)       | | | +-Set wire vias (8T)                       0.55%  344.13 sec  344.14 sec  0.00 sec  0.02 sec 
[02/15 06:04:05    681s] (I)       | | +-Report wirelength                          8.05%  344.14 sec  344.19 sec  0.05 sec  0.05 sec 
[02/15 06:04:05    681s] (I)       | | +-Update net boxes                           2.16%  344.19 sec  344.20 sec  0.01 sec  0.05 sec 
[02/15 06:04:05    681s] (I)       | | +-Update timing                             21.24%  344.20 sec  344.35 sec  0.14 sec  0.14 sec 
[02/15 06:04:05    681s] (I)       | +-Postprocess design                           0.03%  344.36 sec  344.36 sec  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)      ====================== Summary by functions ======================
[02/15 06:04:05    681s] (I)       Lv  Step                                   %      Real       CPU 
[02/15 06:04:05    681s] (I)      ------------------------------------------------------------------
[02/15 06:04:05    681s] (I)        0  Early Global Route               100.00%  0.67 sec  1.40 sec 
[02/15 06:04:05    681s] (I)        1  Early Global Route kernel         98.13%  0.65 sec  1.39 sec 
[02/15 06:04:05    681s] (I)        2  Export                            38.62%  0.26 sec  0.38 sec 
[02/15 06:04:05    681s] (I)        2  Global Routing                    29.78%  0.20 sec  0.58 sec 
[02/15 06:04:05    681s] (I)        2  Import and model                  19.26%  0.13 sec  0.13 sec 
[02/15 06:04:05    681s] (I)        2  Track Assignment (8T)              6.81%  0.05 sec  0.27 sec 
[02/15 06:04:05    681s] (I)        2  Export cong map                    2.32%  0.02 sec  0.02 sec 
[02/15 06:04:05    681s] (I)        2  Extract Global 3D Wires            0.81%  0.01 sec  0.01 sec 
[02/15 06:04:05    681s] (I)        2  Postprocess design                 0.03%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        3  Net group 1                       26.91%  0.18 sec  0.56 sec 
[02/15 06:04:05    681s] (I)        3  Update timing                     21.24%  0.14 sec  0.14 sec 
[02/15 06:04:05    681s] (I)        3  Create route DB                   10.88%  0.07 sec  0.07 sec 
[02/15 06:04:05    681s] (I)        3  Report wirelength                  8.05%  0.05 sec  0.05 sec 
[02/15 06:04:05    681s] (I)        3  Create place DB                    7.34%  0.05 sec  0.05 sec 
[02/15 06:04:05    681s] (I)        3  Track Assignment Kernel            6.56%  0.04 sec  0.27 sec 
[02/15 06:04:05    681s] (I)        3  Export DB wires                    5.54%  0.04 sec  0.13 sec 
[02/15 06:04:05    681s] (I)        3  Update net boxes                   2.16%  0.01 sec  0.05 sec 
[02/15 06:04:05    681s] (I)        3  Initialization                     1.47%  0.01 sec  0.01 sec 
[02/15 06:04:05    681s] (I)        3  Create route kernel                0.74%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        3  Export 2D cong map                 0.72%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        4  Phase 1l                          14.36%  0.10 sec  0.37 sec 
[02/15 06:04:05    681s] (I)        4  Import route data (8T)            10.81%  0.07 sec  0.07 sec 
[02/15 06:04:05    681s] (I)        4  Import place data                  7.31%  0.05 sec  0.05 sec 
[02/15 06:04:05    681s] (I)        4  Phase 1a                           4.80%  0.03 sec  0.10 sec 
[02/15 06:04:05    681s] (I)        4  Export all nets (8T)               4.14%  0.03 sec  0.10 sec 
[02/15 06:04:05    681s] (I)        4  Phase 1b                           2.41%  0.02 sec  0.02 sec 
[02/15 06:04:05    681s] (I)        4  Generate topology (8T)             1.27%  0.01 sec  0.05 sec 
[02/15 06:04:05    681s] (I)        4  Set wire vias (8T)                 0.55%  0.00 sec  0.02 sec 
[02/15 06:04:05    681s] (I)        4  Phase 1e                           0.48%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        5  Layer assignment (8T)             13.89%  0.09 sec  0.37 sec 
[02/15 06:04:05    681s] (I)        5  Read nets                          5.87%  0.04 sec  0.04 sec 
[02/15 06:04:05    681s] (I)        5  Pattern routing (8T)               3.82%  0.03 sec  0.09 sec 
[02/15 06:04:05    681s] (I)        5  Model blockage capacity            3.17%  0.02 sec  0.02 sec 
[02/15 06:04:05    681s] (I)        5  Read instances and placement       2.56%  0.02 sec  0.02 sec 
[02/15 06:04:05    681s] (I)        5  Read blockages ( Layer 2-7 )       1.74%  0.01 sec  0.01 sec 
[02/15 06:04:05    681s] (I)        5  Add via demand to 2D               0.88%  0.01 sec  0.01 sec 
[02/15 06:04:05    681s] (I)        5  Set up via pillars                 0.64%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        5  Route legalization                 0.42%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        5  Read prerouted                     0.20%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        5  Initialize 3D grid graph           0.07%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        6  Initialize 3D capacity             2.72%  0.02 sec  0.02 sec 
[02/15 06:04:05    681s] (I)        6  Read instance blockages            1.23%  0.01 sec  0.01 sec 
[02/15 06:04:05    681s] (I)        6  Legalize Blockage Violations       0.40%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        6  Read PG blockages                  0.27%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] (I)        7  Allocate memory for PG via list    0.08%  0.00 sec  0.00 sec 
[02/15 06:04:05    681s] Running post-eGR process
[02/15 06:04:05    681s] Extraction called for design 'systolic_top' of instances=10725 and nets=8926 using extraction engine 'preRoute' .
[02/15 06:04:05    681s] PreRoute RC Extraction called for design systolic_top.
[02/15 06:04:05    681s] RC Extraction called in multi-corner(1) mode.
[02/15 06:04:05    681s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/15 06:04:05    681s] Type 'man IMPEXT-6197' for more detail.
[02/15 06:04:05    681s] RCMode: PreRoute
[02/15 06:04:05    681s]       RC Corner Indexes            0   
[02/15 06:04:05    681s] Capacitance Scaling Factor   : 1.00000 
[02/15 06:04:05    681s] Resistance Scaling Factor    : 1.00000 
[02/15 06:04:05    681s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 06:04:05    681s] Clock Res. Scaling Factor    : 1.00000 
[02/15 06:04:05    681s] Shrink Factor                : 1.00000
[02/15 06:04:05    681s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 06:04:05    681s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 06:04:05    681s] Updating RC Grid density data for preRoute extraction ...
[02/15 06:04:05    681s] eee: pegSigSF=1.070000
[02/15 06:04:05    681s] Initializing multi-corner resistance tables ...
[02/15 06:04:05    681s] eee: Grid unit RC data computation started
[02/15 06:04:05    681s] eee: Grid unit RC data computation completed
[02/15 06:04:05    681s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:04:05    681s] eee: l=2 avDens=0.209960 usedTrk=5102.021080 availTrk=24300.000000 sigTrk=5102.021080
[02/15 06:04:05    681s] eee: l=3 avDens=0.187166 usedTrk=4506.032361 availTrk=24075.000000 sigTrk=4506.032361
[02/15 06:04:05    681s] eee: l=4 avDens=0.129762 usedTrk=2145.943014 availTrk=16537.500000 sigTrk=2145.943014
[02/15 06:04:05    681s] eee: l=5 avDens=0.091042 usedTrk=1160.784396 availTrk=12750.000000 sigTrk=1160.784396
[02/15 06:04:05    681s] eee: l=6 avDens=0.066539 usedTrk=718.620420 availTrk=10800.000000 sigTrk=718.620420
[02/15 06:04:05    681s] eee: l=7 avDens=0.036299 usedTrk=303.210369 availTrk=8353.125000 sigTrk=303.210369
[02/15 06:04:05    681s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:04:05    681s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:04:05    681s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:04:05    681s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:04:05    681s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:04:05    681s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.227342 uaWl=1.000000 uaWlH=0.388100 aWlH=0.000000 lMod=0 pMax=0.872200 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 06:04:05    681s] eee: NetCapCache creation started. (Current Mem: 6267.031M) 
[02/15 06:04:05    681s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 6267.031M) 
[02/15 06:04:05    681s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:04:05    681s] eee: Metal Layers Info:
[02/15 06:04:05    681s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:04:05    681s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:04:05    681s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:04:05    681s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:04:05    681s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:04:05    681s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:04:05    681s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:04:05    681s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:04:05    681s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:04:05    681s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:04:05    681s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:04:05    681s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:04:05    681s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:04:05    681s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:04:05    681s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:04:05    681s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:04:05    681s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:04:05    681s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 6267.031M)
[02/15 06:04:06    681s] Compute RC Scale Done ...
[02/15 06:04:06    681s] OPERPROF: Starting HotSpotCal at level 1, MEM:6267.0M, EPOCH TIME: 1771157046.297572
[02/15 06:04:06    681s] [hotspot] +------------+---------------+---------------+
[02/15 06:04:06    681s] [hotspot] |            |   max hotspot | total hotspot |
[02/15 06:04:06    681s] [hotspot] +------------+---------------+---------------+
[02/15 06:04:06    681s] [hotspot] | normalized |          0.00 |          0.00 |
[02/15 06:04:06    681s] [hotspot] +------------+---------------+---------------+
[02/15 06:04:06    681s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 06:04:06    681s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 06:04:06    681s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.006, MEM:6267.0M, EPOCH TIME: 1771157046.303804
[02/15 06:04:06    681s] Begin: Collecting metrics
[02/15 06:04:06    681s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.015 |    0.015 |           |        0 |       56.80 |            |              | 0:00:07  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.025 |           |        0 |       56.81 |            |              | 0:00:03  |        6307 |      |     |
| area_reclaiming         |     0.024 |    0.024 |         0 |        0 |       56.80 |            |              | 0:00:02  |        6307 |      |     |
| area_reclaiming_2       |     0.024 |    0.024 |         0 |        0 |       56.78 |            |              | 0:00:08  |        6357 |      |     |
| area_reclaiming_3       |     0.024 |    0.024 |         0 |        0 |       56.77 |            |              | 0:00:03  |        6357 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:13  |        6357 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        6267 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:04:06    681s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3763.4M, current mem=3561.1M)

[02/15 06:04:06    681s] End: Collecting metrics
[02/15 06:04:06    681s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[02/15 06:04:06    681s] Begin: GigaOpt Route Type Constraints Refinement
[02/15 06:04:06    681s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:11:21.9/0:06:41.4 (1.7), mem = 6267.0M
[02/15 06:04:06    681s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.27
[02/15 06:04:06    681s] ### Creating RouteCongInterface, started
[02/15 06:04:06    682s] 
[02/15 06:04:06    682s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.6754} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[02/15 06:04:06    682s] 
[02/15 06:04:06    682s] #optDebug: {0, 1.000}
[02/15 06:04:06    682s] ### Creating RouteCongInterface, finished
[02/15 06:04:06    682s] Updated routing constraints on 0 nets.
[02/15 06:04:06    682s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.27
[02/15 06:04:06    682s] Bottom Preferred Layer:
[02/15 06:04:06    682s] +-----------+------------+----------+
[02/15 06:04:06    682s] |   Layer   |    CLK     |   Rule   |
[02/15 06:04:06    682s] +-----------+------------+----------+
[02/15 06:04:06    682s] | M3 (z=3)  |         22 | default  |
[02/15 06:04:06    682s] +-----------+------------+----------+
[02/15 06:04:06    682s] Via Pillar Rule:
[02/15 06:04:06    682s]     None
[02/15 06:04:06    682s] Finished writing unified metrics of routing constraints.
[02/15 06:04:06    682s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:11:22.0/0:06:41.4 (1.7), mem = 6267.0M
[02/15 06:04:06    682s] 
[02/15 06:04:06    682s] =============================================================================================
[02/15 06:04:06    682s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        23.14-s088_1
[02/15 06:04:06    682s] =============================================================================================
[02/15 06:04:06    682s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:04:06    682s] ---------------------------------------------------------------------------------------------
[02/15 06:04:06    682s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  90.6 % )     0:00:00.1 /  0:00:00.1    1.1
[02/15 06:04:06    682s] [ MISC                   ]          0:00:00.0  (   9.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:06    682s] ---------------------------------------------------------------------------------------------
[02/15 06:04:06    682s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[02/15 06:04:06    682s] ---------------------------------------------------------------------------------------------
[02/15 06:04:06    682s] End: GigaOpt Route Type Constraints Refinement
[02/15 06:04:06    682s] Begin: Collecting metrics
[02/15 06:04:06    682s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.015 |    0.015 |           |        0 |       56.80 |            |              | 0:00:07  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.025 |           |        0 |       56.81 |            |              | 0:00:03  |        6307 |      |     |
| area_reclaiming         |     0.024 |    0.024 |         0 |        0 |       56.80 |            |              | 0:00:02  |        6307 |      |     |
| area_reclaiming_2       |     0.024 |    0.024 |         0 |        0 |       56.78 |            |              | 0:00:08  |        6357 |      |     |
| area_reclaiming_3       |     0.024 |    0.024 |         0 |        0 |       56.77 |            |              | 0:00:03  |        6357 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:13  |        6357 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        6267 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6267 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:04:06    682s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3562.5M, current mem=3562.5M)

[02/15 06:04:06    682s] End: Collecting metrics
[02/15 06:04:06    682s] skip EGR on cluster skew clock nets.
[02/15 06:04:06    682s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[02/15 06:04:06    682s]                                            # bool, default=false, private
[02/15 06:04:06    682s] Starting delay calculation for Setup views
[02/15 06:04:06    682s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/15 06:04:06    682s] #################################################################################
[02/15 06:04:06    682s] # Design Stage: PreRoute
[02/15 06:04:06    682s] # Design Name: systolic_top
[02/15 06:04:06    682s] # Design Mode: 45nm
[02/15 06:04:06    682s] # Analysis Mode: MMMC Non-OCV 
[02/15 06:04:06    682s] # Parasitics Mode: No SPEF/RCDB 
[02/15 06:04:06    682s] # Signoff Settings: SI Off 
[02/15 06:04:06    682s] #################################################################################
[02/15 06:04:07    683s] Calculate delays in Single mode...
[02/15 06:04:07    683s] Topological Sorting (REAL = 0:00:00.0, MEM = 6265.0M, InitMEM = 6265.0M)
[02/15 06:04:07    683s] Start delay calculation (fullDC) (8 T). (MEM=3668.98)
[02/15 06:04:07    683s] End AAE Lib Interpolated Model. (MEM=3680.437500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:04:08    689s] Total number of fetched objects 8720
[02/15 06:04:08    689s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[02/15 06:04:08    689s] End delay calculation. (MEM=3742.31 CPU=0:00:05.3 REAL=0:00:01.0)
[02/15 06:04:08    689s] End delay calculation (fullDC). (MEM=3742.31 CPU=0:00:06.0 REAL=0:00:01.0)
[02/15 06:04:08    689s] *** CDM Built up (cpu=0:00:07.4  real=0:00:02.0  mem= 6244.5M) ***
[02/15 06:04:08    690s] *** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:02.0 totSessionCpu=0:11:31 mem=6244.5M)
[02/15 06:04:08    691s] Begin: GigaOpt postEco DRV Optimization
[02/15 06:04:08    691s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[02/15 06:04:08    691s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:11:31.3/0:06:43.5 (1.7), mem = 6244.5M
[02/15 06:04:08    691s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:04:08    691s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:04:08    691s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.28
[02/15 06:04:09    691s] 
[02/15 06:04:09    691s] Active Setup views: view_tt 
[02/15 06:04:09    691s] Cell systolic_top LLGs are deleted
[02/15 06:04:09    691s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:09    691s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:09    691s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6244.5M, EPOCH TIME: 1771157049.098003
[02/15 06:04:09    691s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:09    691s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:09    691s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6244.5M, EPOCH TIME: 1771157049.098651
[02/15 06:04:09    691s] Max number of tech site patterns supported in site array is 256.
[02/15 06:04:09    691s] Core basic site is asap7sc7p5t
[02/15 06:04:09    691s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 06:04:09    691s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 06:04:09    691s] Fast DP-INIT is on for default
[02/15 06:04:09    691s] Atter site array init, number of instance map data is 0.
[02/15 06:04:09    691s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.025, REAL:0.019, MEM:6276.5M, EPOCH TIME: 1771157049.117764
[02/15 06:04:09    691s] 
[02/15 06:04:09    691s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:04:09    691s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:04:09    691s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.036, REAL:0.030, MEM:6276.5M, EPOCH TIME: 1771157049.128362
[02/15 06:04:09    691s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:04:09    691s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:09    691s] [oiPhyDebug] optDemand 303581260800.00, spDemand 284881536000.00.
[02/15 06:04:09    691s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10725
[02/15 06:04:09    691s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 06:04:09    691s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:11:32 mem=6276.5M
[02/15 06:04:09    691s] OPERPROF: Starting DPlace-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771157049.135188
[02/15 06:04:09    691s] Processing tracks to init pin-track alignment.
[02/15 06:04:09    691s] z: 1, totalTracks: 0
[02/15 06:04:09    691s] z: 3, totalTracks: 1
[02/15 06:04:09    691s] z: 5, totalTracks: 1
[02/15 06:04:09    691s] z: 7, totalTracks: 1
[02/15 06:04:09    691s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:04:09    691s] #spOpts: rpCkHalo=4 
[02/15 06:04:09    691s] Initializing Route Infrastructure for color support ...
[02/15 06:04:09    691s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771157049.135490
[02/15 06:04:09    691s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6276.5M, EPOCH TIME: 1771157049.136268
[02/15 06:04:09    691s] Route Infrastructure Initialized for color support successfully.
[02/15 06:04:09    691s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771157049.145463
[02/15 06:04:09    691s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:09    691s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:09    691s] 
[02/15 06:04:09    691s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:04:09    691s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:04:09    691s] 
[02/15 06:04:09    691s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:04:09    691s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.021, REAL:0.021, MEM:6276.5M, EPOCH TIME: 1771157049.165983
[02/15 06:04:09    691s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6276.5M, EPOCH TIME: 1771157049.166082
[02/15 06:04:09    691s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771157049.166280
[02/15 06:04:09    691s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6276.5MB).
[02/15 06:04:09    691s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.034, MEM:6276.5M, EPOCH TIME: 1771157049.169160
[02/15 06:04:09    691s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:04:09    691s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10725
[02/15 06:04:09    691s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:11:32 mem=6276.5M
[02/15 06:04:09    691s] ### Creating RouteCongInterface, started
[02/15 06:04:09    691s] 
[02/15 06:04:09    691s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.5403} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[02/15 06:04:09    691s] 
[02/15 06:04:09    691s] #optDebug: {0, 1.000}
[02/15 06:04:09    691s] ### Creating RouteCongInterface, finished
[02/15 06:04:09    691s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:04:09    691s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:04:09    691s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:04:09    691s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:04:09    691s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:04:09    691s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:04:09    691s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:04:09    691s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:04:09    692s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:04:09    692s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:04:09    692s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:04:09    692s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:04:09    692s] AoF 802.8057um
[02/15 06:04:09    692s] [GPS-DRV] Optimizer inputs ============================= 
[02/15 06:04:09    692s] [GPS-DRV] drvFixingStage: Small Scale
[02/15 06:04:09    692s] [GPS-DRV] costLowerBound: 0.1
[02/15 06:04:09    692s] [GPS-DRV] setupTNSCost  : 1
[02/15 06:04:09    692s] [GPS-DRV] maxIter       : 3
[02/15 06:04:09    692s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/15 06:04:09    692s] [GPS-DRV] Optimizer parameters ============================= 
[02/15 06:04:09    692s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/15 06:04:09    692s] [GPS-DRV] maxDensity (design): 0.95
[02/15 06:04:09    692s] [GPS-DRV] maxLocalDensity: 0.98
[02/15 06:04:09    692s] [GPS-DRV] MaxBufDistForPlaceBlk: 177um
[02/15 06:04:09    692s] [GPS-DRV] Dflt RT Characteristic Length 488.186um AoF 802.806um x 1
[02/15 06:04:09    692s] [GPS-DRV] isCPECostingOn: false
[02/15 06:04:09    692s] [GPS-DRV] All active and enabled setup views
[02/15 06:04:09    692s] [GPS-DRV]     view_tt
[02/15 06:04:09    692s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/15 06:04:09    692s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[02/15 06:04:09    692s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/15 06:04:09    692s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[02/15 06:04:09    692s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/15 06:04:09    692s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6404.5M, EPOCH TIME: 1771157049.832683
[02/15 06:04:09    692s] Found 0 hard placement blockage before merging.
[02/15 06:04:09    692s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6404.5M, EPOCH TIME: 1771157049.832916
[02/15 06:04:09    692s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[02/15 06:04:09    692s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 1.67696e-10; DynamicP: 1.11974e+07)DBU
[02/15 06:04:09    692s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:04:09    692s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/15 06:04:09    692s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:04:09    692s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/15 06:04:09    692s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:04:09    693s] Info: violation cost 5.954597 (cap = 0.020224, tran = 5.934372, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 06:04:09    693s] |     1|   120|    -0.01|     3|     3|    -0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 56.77%|          |         |
[02/15 06:04:10    694s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 06:04:10    694s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       8|       0|       5| 56.80%| 0:00:01.0|  6484.6M|
[02/15 06:04:10    694s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 06:04:10    694s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0| 56.80%| 0:00:00.0|  6484.6M|
[02/15 06:04:10    694s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:04:10    694s] Bottom Preferred Layer:
[02/15 06:04:10    694s] +-----------+------------+----------+
[02/15 06:04:10    694s] |   Layer   |    CLK     |   Rule   |
[02/15 06:04:10    694s] +-----------+------------+----------+
[02/15 06:04:10    694s] | M3 (z=3)  |         22 | default  |
[02/15 06:04:10    694s] +-----------+------------+----------+
[02/15 06:04:10    694s] Via Pillar Rule:
[02/15 06:04:10    694s]     None
[02/15 06:04:10    694s] Finished writing unified metrics of routing constraints.
[02/15 06:04:10    694s] 
[02/15 06:04:10    694s] *** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=6484.6M) ***
[02/15 06:04:10    694s] 
[02/15 06:04:10    694s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:04:10    694s] Total-nets :: 8344, Stn-nets :: 10, ratio :: 0.119847 %, Total-len 109988, Stn-len 1548.34
[02/15 06:04:10    694s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10733
[02/15 06:04:10    694s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6356.6M, EPOCH TIME: 1771157050.412938
[02/15 06:04:10    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[02/15 06:04:10    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:10    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:10    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:10    694s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.061, REAL:0.020, MEM:6356.6M, EPOCH TIME: 1771157050.432480
[02/15 06:04:10    694s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.28
[02/15 06:04:10    694s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:03.6/0:00:01.7 (2.1), totSession cpu/real = 0:11:34.8/0:06:45.3 (1.7), mem = 6356.6M
[02/15 06:04:10    694s] 
[02/15 06:04:10    694s] =============================================================================================
[02/15 06:04:10    694s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     23.14-s088_1
[02/15 06:04:10    694s] =============================================================================================
[02/15 06:04:10    694s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:04:10    694s] ---------------------------------------------------------------------------------------------
[02/15 06:04:10    694s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[02/15 06:04:10    694s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:10    694s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.9
[02/15 06:04:10    694s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.0    1.0
[02/15 06:04:10    694s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.2
[02/15 06:04:10    694s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:10    694s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:01.8    3.7
[02/15 06:04:10    694s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:01.5    3.5
[02/15 06:04:10    694s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:10    694s] [ OptEval                ]      2   0:00:00.2  (  10.8 % )     0:00:00.2 /  0:00:00.6    3.4
[02/15 06:04:10    694s] [ OptCommit              ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[02/15 06:04:10    694s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.4    3.5
[02/15 06:04:10    694s] [ IncrDelayCalc          ]      8   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.4    3.7
[02/15 06:04:10    694s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.2    6.0
[02/15 06:04:10    694s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    4.9
[02/15 06:04:10    694s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 06:04:10    694s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.4    4.5
[02/15 06:04:10    694s] [ MISC                   ]          0:00:01.0  (  58.9 % )     0:00:01.0 /  0:00:01.5    1.4
[02/15 06:04:10    694s] ---------------------------------------------------------------------------------------------
[02/15 06:04:10    694s]  DrvOpt #2 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:03.6    2.1
[02/15 06:04:10    694s] ---------------------------------------------------------------------------------------------
[02/15 06:04:10    694s] Begin: Collecting metrics
[02/15 06:04:10    695s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.015 |    0.015 |           |        0 |       56.80 |            |              | 0:00:07  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.025 |           |        0 |       56.81 |            |              | 0:00:03  |        6307 |      |     |
| area_reclaiming         |     0.024 |    0.024 |         0 |        0 |       56.80 |            |              | 0:00:02  |        6307 |      |     |
| area_reclaiming_2       |     0.024 |    0.024 |         0 |        0 |       56.78 |            |              | 0:00:08  |        6357 |      |     |
| area_reclaiming_3       |     0.024 |    0.024 |         0 |        0 |       56.77 |            |              | 0:00:03  |        6357 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:13  |        6357 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        6267 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6267 |      |     |
| drv_eco_fixing          |     0.019 |    0.019 |         0 |        0 |       56.80 |            |              | 0:00:02  |        6357 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:04:10    695s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3802.7M, current mem=3802.7M)

[02/15 06:04:10    695s] End: Collecting metrics
[02/15 06:04:10    695s] End: GigaOpt postEco DRV Optimization
[02/15 06:04:10    695s] Running refinePlace -preserveRouting true -hardFence false
[02/15 06:04:10    695s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:6356.6M, EPOCH TIME: 1771157050.746494
[02/15 06:04:10    695s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:6356.6M, EPOCH TIME: 1771157050.746576
[02/15 06:04:10    695s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6356.6M, EPOCH TIME: 1771157050.746653
[02/15 06:04:10    695s] Processing tracks to init pin-track alignment.
[02/15 06:04:10    695s] z: 1, totalTracks: 0
[02/15 06:04:10    695s] z: 3, totalTracks: 1
[02/15 06:04:10    695s] z: 5, totalTracks: 1
[02/15 06:04:10    695s] z: 7, totalTracks: 1
[02/15 06:04:10    695s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:04:10    695s] #spOpts: rpCkHalo=4 
[02/15 06:04:10    695s] Initializing Route Infrastructure for color support ...
[02/15 06:04:10    695s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:6356.6M, EPOCH TIME: 1771157050.746878
[02/15 06:04:10    695s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:6356.6M, EPOCH TIME: 1771157050.747433
[02/15 06:04:10    695s] Route Infrastructure Initialized for color support successfully.
[02/15 06:04:10    695s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:6356.6M, EPOCH TIME: 1771157050.757647
[02/15 06:04:10    695s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:10    695s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:10    695s] Processing tracks to init pin-track alignment.
[02/15 06:04:10    695s] z: 1, totalTracks: 0
[02/15 06:04:10    695s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:04:10    695s] z: 3, totalTracks: 1
[02/15 06:04:10    695s] z: 5, totalTracks: 1
[02/15 06:04:10    695s] z: 7, totalTracks: 1
[02/15 06:04:10    695s] 
[02/15 06:04:10    695s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:04:10    695s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:04:10    695s] 
[02/15 06:04:10    695s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:04:10    695s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.022, REAL:0.022, MEM:6356.6M, EPOCH TIME: 1771157050.779319
[02/15 06:04:10    695s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:6356.6M, EPOCH TIME: 1771157050.779419
[02/15 06:04:10    695s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:6356.6M, EPOCH TIME: 1771157050.779678
[02/15 06:04:10    695s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6356.6MB).
[02/15 06:04:10    695s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.035, REAL:0.035, MEM:6356.6M, EPOCH TIME: 1771157050.782026
[02/15 06:04:10    695s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.036, REAL:0.036, MEM:6356.6M, EPOCH TIME: 1771157050.782078
[02/15 06:04:10    695s] TDRefine: refinePlace mode is spiral
[02/15 06:04:10    695s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 06:04:10    695s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.14
[02/15 06:04:10    695s] OPERPROF:   Starting Refine-Place at level 2, MEM:6356.6M, EPOCH TIME: 1771157050.783179
[02/15 06:04:10    695s] *** Starting refinePlace (0:11:35 mem=6356.6M) ***
[02/15 06:04:10    695s] Total net bbox length = 9.042e+04 (4.121e+04 4.921e+04) (ext = 7.740e+03)
[02/15 06:04:10    695s] 
[02/15 06:04:10    695s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:04:10    695s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:04:10    695s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:6356.6M, EPOCH TIME: 1771157050.792828
[02/15 06:04:10    695s] # Found 5031 legal fixed insts to color.
[02/15 06:04:10    695s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.008, REAL:0.008, MEM:6356.6M, EPOCH TIME: 1771157050.800956
[02/15 06:04:10    695s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6356.6M, EPOCH TIME: 1771157050.815186
[02/15 06:04:10    695s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:6356.6M, EPOCH TIME: 1771157050.815927
[02/15 06:04:10    695s] Set min layer with design mode ( 2 )
[02/15 06:04:10    695s] Set max layer with design mode ( 7 )
[02/15 06:04:10    695s] Set min layer with design mode ( 2 )
[02/15 06:04:10    695s] Set max layer with design mode ( 7 )
[02/15 06:04:10    695s] 
[02/15 06:04:10    695s] Starting Small incrNP...
[02/15 06:04:10    695s] User Input Parameters:
[02/15 06:04:10    695s] - Congestion Driven    : Off
[02/15 06:04:10    695s] - Timing Driven        : Off
[02/15 06:04:10    695s] - Area-Violation Based : Off
[02/15 06:04:10    695s] - Start Rollback Level : -5
[02/15 06:04:10    695s] - Legalized            : On
[02/15 06:04:10    695s] - Window Based         : Off
[02/15 06:04:10    695s] - eDen incr mode       : Off
[02/15 06:04:10    695s] - Small incr mode      : On
[02/15 06:04:10    695s] 
[02/15 06:04:10    695s] default core: bins with density > 0.750 = 12.11 % ( 35 / 289 )
[02/15 06:04:10    695s] Density distribution unevenness ratio = 16.958%
[02/15 06:04:10    695s] Density distribution unevenness ratio (U70) = 2.392%
[02/15 06:04:10    695s] Density distribution unevenness ratio (U80) = 0.006%
[02/15 06:04:10    695s] Density distribution unevenness ratio (U90) = 0.000%
[02/15 06:04:10    695s] cost 0.809129, thresh 1.000000
[02/15 06:04:10    695s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=6356.6M)
[02/15 06:04:10    695s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:04:10    695s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6356.6M, EPOCH TIME: 1771157050.830506
[02/15 06:04:10    695s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:6356.6M, EPOCH TIME: 1771157050.831198
[02/15 06:04:10    695s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:6356.6M, EPOCH TIME: 1771157050.831258
[02/15 06:04:10    695s] Starting refinePlace ...
[02/15 06:04:10    695s] Set min layer with design mode ( 2 )
[02/15 06:04:10    695s] Set max layer with design mode ( 7 )
[02/15 06:04:10    695s] One DDP V2 for no tweak run.
[02/15 06:04:10    695s] Set min layer with design mode ( 2 )
[02/15 06:04:10    695s] Set max layer with design mode ( 7 )
[02/15 06:04:10    695s] DDP initSite1 nrRow 167 nrJob 167
[02/15 06:04:10    695s] DDP markSite nrRow 167 nrJob 167
[02/15 06:04:10    695s]   Spread Effort: high, pre-route mode, useDDP on.
[02/15 06:04:10    695s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=6356.6MB) @(0:11:35 - 0:11:35).
[02/15 06:04:10    695s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:04:10    695s] wireLenOptFixPriorityInst 1063 inst fixed
[02/15 06:04:10    695s] Set min layer with design mode ( 2 )
[02/15 06:04:10    695s] Set max layer with design mode ( 7 )
[02/15 06:04:10    695s] Starting RTC Spread...
[02/15 06:04:10    695s] move report: RTC Spread moves 2 insts, mean move: 0.22 um, max move: 0.22 um
[02/15 06:04:10    695s] [CPU] RTC Spread cpu time =0:00:00.1, real time = 0:00:00.0. [MEM] = 0.0M.
[02/15 06:04:10    695s] [CPU] RTC Spread legalization cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[02/15 06:04:10    695s] Move report: Total RTC Spread moves 2 insts, mean move: 0.22 um, max move: 0.22 um 
[02/15 06:04:10    695s] 	Max move on inst (u_array_gen_row[3].gen_col[2].u_pe_csa_tree_ADD_TC_OP_groupi_g2480): (139.92, 102.34) --> (139.71, 102.34)
[02/15 06:04:10    695s] [CPU] RefinePlace/RTC (cpu=0:00:00.1, real=0:00:00.0, mem=6356.6MB) @(0:11:35 - 0:11:35).
[02/15 06:04:10    695s] 
[02/15 06:04:10    695s]  === Spiral for Logical I: (movable: 8207) ===
[02/15 06:04:10    695s] 
[02/15 06:04:10    695s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 06:04:11    696s] 
[02/15 06:04:11    696s]  Info: 0 filler has been deleted!
[02/15 06:04:11    696s] Move report: legalization moves 17 insts, mean move: 1.23 um, max move: 2.59 um spiral
[02/15 06:04:11    696s] 	Max move on inst (g8678): (173.84, 89.38) --> (176.43, 89.38)
[02/15 06:04:11    696s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[02/15 06:04:11    696s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:04:11    696s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=6324.6MB) @(0:11:35 - 0:11:36).
[02/15 06:04:11    696s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:04:11    696s] Move report: Detail placement moves 19 insts, mean move: 1.13 um, max move: 2.59 um 
[02/15 06:04:11    696s] 	Max move on inst (g8678): (173.84, 89.38) --> (176.43, 89.38)
[02/15 06:04:11    696s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 6324.6MB
[02/15 06:04:11    696s] Statistics of distance of Instance movement in refine placement:
[02/15 06:04:11    696s]   maximum (X+Y) =         2.59 um
[02/15 06:04:11    696s]   inst (g8678) with max move: (173.836, 89.38) -> (176.428, 89.38)
[02/15 06:04:11    696s]   mean    (X+Y) =         1.13 um
[02/15 06:04:11    696s] Total instances flipped for legalization: 3
[02/15 06:04:11    696s] Summary Report:
[02/15 06:04:11    696s] Instances move: 19 (out of 8207 movable)
[02/15 06:04:11    696s] Instances flipped: 3
[02/15 06:04:11    696s] Mean displacement: 1.13 um
[02/15 06:04:11    696s] Max displacement: 2.59 um (Instance: g8678) (173.836, 89.38) -> (176.428, 89.38)
[02/15 06:04:11    696s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AND2x2_ASAP7_75t_SL
[02/15 06:04:11    696s] 	Violation at original loc: Overlapping with other instance
[02/15 06:04:11    696s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 06:04:11    696s] Total instances moved : 19
[02/15 06:04:11    696s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.934, REAL:0.495, MEM:6324.6M, EPOCH TIME: 1771157051.325962
[02/15 06:04:11    696s] Total net bbox length = 9.044e+04 (4.123e+04 4.922e+04) (ext = 7.740e+03)
[02/15 06:04:11    696s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 6324.6MB
[02/15 06:04:11    696s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=6324.6MB) @(0:11:35 - 0:11:36).
[02/15 06:04:11    696s] *** Finished refinePlace (0:11:36 mem=6324.6M) ***
[02/15 06:04:11    696s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.14
[02/15 06:04:11    696s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.992, REAL:0.552, MEM:6324.6M, EPOCH TIME: 1771157051.335359
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 2.59 um
RPlace-Summary:     Max move: inst g8678 cell AND2x2_ASAP7_75t_SL loc (173.84, 89.38) -> (176.43, 89.38)
RPlace-Summary:     Average move dist: 1.13
RPlace-Summary:     Number of inst moved: 19
RPlace-Summary:     Number of movable inst: 8207
[02/15 06:04:11    696s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 06:04:11    696s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:6324.6M, EPOCH TIME: 1771157051.336868
[02/15 06:04:11    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[02/15 06:04:11    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:11    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:11    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:11    696s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.055, REAL:0.023, MEM:6356.6M, EPOCH TIME: 1771157051.359800
[02/15 06:04:11    696s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.086, REAL:0.613, MEM:6356.6M, EPOCH TIME: 1771157051.359900
[02/15 06:04:11    696s] GigaOpt: WNS changes after postEco optimization: 0.020 -> 0.019 (bump = 0.001)
[02/15 06:04:11    696s] GigaOpt: Skipping nonLegal postEco optimization
[02/15 06:04:11    696s] Design TNS changes after trial route: 0.020 -> 0.020
[02/15 06:04:11    696s] GigaOpt: Skipping post-eco TNS optimization
[02/15 06:04:11    696s] Begin: GigaOpt Optimization in post-eco TNS mode
[02/15 06:04:11    696s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 8  -allEndPoints -nativePathGroupFlow
[02/15 06:04:11    696s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:04:11    696s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:04:11    696s] *** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:11:36.4/0:06:46.3 (1.7), mem = 6356.6M
[02/15 06:04:11    696s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.29
[02/15 06:04:11    696s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:04:11    696s] 
[02/15 06:04:11    696s] Active Setup views: view_tt 
[02/15 06:04:11    696s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6356.6M, EPOCH TIME: 1771157051.791057
[02/15 06:04:11    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:11    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:11    696s] 
[02/15 06:04:11    696s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:04:11    696s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:04:11    696s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.020, REAL:0.020, MEM:6356.6M, EPOCH TIME: 1771157051.811022
[02/15 06:04:11    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:04:11    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:11    696s] [oiPhyDebug] optDemand 303696967680.00, spDemand 284997242880.00.
[02/15 06:04:11    696s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10733
[02/15 06:04:11    696s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/15 06:04:11    696s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:11:37 mem=6356.6M
[02/15 06:04:11    696s] OPERPROF: Starting DPlace-Init at level 1, MEM:6356.6M, EPOCH TIME: 1771157051.816840
[02/15 06:04:11    696s] Processing tracks to init pin-track alignment.
[02/15 06:04:11    696s] z: 1, totalTracks: 0
[02/15 06:04:11    696s] z: 3, totalTracks: 1
[02/15 06:04:11    696s] z: 5, totalTracks: 1
[02/15 06:04:11    696s] z: 7, totalTracks: 1
[02/15 06:04:11    696s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:04:11    696s] #spOpts: rpCkHalo=4 
[02/15 06:04:11    696s] Initializing Route Infrastructure for color support ...
[02/15 06:04:11    696s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6356.6M, EPOCH TIME: 1771157051.817066
[02/15 06:04:11    696s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6356.6M, EPOCH TIME: 1771157051.817570
[02/15 06:04:11    696s] Route Infrastructure Initialized for color support successfully.
[02/15 06:04:11    696s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6356.6M, EPOCH TIME: 1771157051.825365
[02/15 06:04:11    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:11    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:11    696s] 
[02/15 06:04:11    696s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:04:11    696s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:04:11    696s] 
[02/15 06:04:11    696s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:04:11    696s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.019, MEM:6356.6M, EPOCH TIME: 1771157051.844194
[02/15 06:04:11    696s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6356.6M, EPOCH TIME: 1771157051.844296
[02/15 06:04:11    696s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6356.6M, EPOCH TIME: 1771157051.844517
[02/15 06:04:11    696s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6356.6MB).
[02/15 06:04:11    696s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:6356.6M, EPOCH TIME: 1771157051.846710
[02/15 06:04:11    696s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/15 06:04:11    696s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10733
[02/15 06:04:11    696s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:11:37 mem=6356.6M
[02/15 06:04:11    696s] ### Creating RouteCongInterface, started
[02/15 06:04:11    696s] 
[02/15 06:04:11    696s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {5, 0.243, 0.8500} {6, 0.243, 0.8500} {7, 0.122, 0.8500} 
[02/15 06:04:11    696s] 
[02/15 06:04:11    696s] #optDebug: {0, 1.000}
[02/15 06:04:11    696s] ### Creating RouteCongInterface, finished
[02/15 06:04:11    696s] {MG pre T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:04:11    696s] {MG pre T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:04:11    696s] {MG pre T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:04:11    696s] {MG pre T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:04:11    696s] {MG post T:0 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:04:11    696s] {MG post T:1 H:0 G:0  {5 0 1.2 0.198133} }
[02/15 06:04:11    696s] {MG post T:0 H:1 G:0  {5 0 10.8 0.198133} }
[02/15 06:04:11    696s] {MG post T:0 H:0 G:1  {5 0 1.2 0.198133} }
[02/15 06:04:12    697s] *info: 22 clock nets excluded
[02/15 06:04:12    697s] *info: 204 no-driver nets excluded.
[02/15 06:04:12    697s] *info: 22 nets with fixed/cover wires excluded.
[02/15 06:04:12    697s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90654.3
[02/15 06:04:12    697s] PathGroup :  reg2reg  TargetSlack : 0.02 
[02/15 06:04:12    697s] ** GigaOpt Optimizer WNS Slack 0.019 TNS Slack 0.000 Density 56.80
[02/15 06:04:12    697s] Optimizer TNS Opt
[02/15 06:04:12    697s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.028|0.000|
|reg2reg   |0.019|0.000|
|HEPG      |0.019|0.000|
|All Paths |0.019|0.000|
+----------+-----+-----+

[02/15 06:04:12    697s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6484.6M, EPOCH TIME: 1771157052.482792
[02/15 06:04:12    697s] Found 0 hard placement blockage before merging.
[02/15 06:04:12    697s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6484.6M, EPOCH TIME: 1771157052.483013
[02/15 06:04:12    699s] Active Path Group: reg2reg  
[02/15 06:04:12    699s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 06:04:12    699s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/15 06:04:12    699s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 06:04:12    699s] |   0.019|    0.019|   0.000|    0.000|   56.80%|   0:00:00.0| 6484.6M|   view_tt|  reg2reg| u_array_gen_row[0].gen_col[2].u_pe_u_mac_acc_reg_r |
[02/15 06:04:12    699s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/15 06:04:12    699s] |   0.020|    0.025|   0.000|    0.000|   56.80%|   0:00:00.0| 6484.6M|        NA|       NA| NA                                                 |
[02/15 06:04:12    699s] |   0.020|    0.025|   0.000|    0.000|   56.80%|   0:00:00.0| 6484.6M|   view_tt|       NA| NA                                                 |
[02/15 06:04:12    699s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 06:04:12    699s] 
[02/15 06:04:12    699s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=6484.6M) ***
[02/15 06:04:12    699s] 
[02/15 06:04:12    699s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=6484.6M) ***
[02/15 06:04:12    699s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:04:12    699s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.028|0.000|
|reg2reg   |0.025|0.000|
|HEPG      |0.025|0.000|
|All Paths |0.025|0.000|
+----------+-----+-----+

[02/15 06:04:12    699s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.028|0.000|
|reg2reg   |0.025|0.000|
|HEPG      |0.025|0.000|
|All Paths |0.025|0.000|
+----------+-----+-----+

[02/15 06:04:13    699s] Bottom Preferred Layer:
[02/15 06:04:13    699s] +-----------+------------+----------+
[02/15 06:04:13    699s] |   Layer   |    CLK     |   Rule   |
[02/15 06:04:13    699s] +-----------+------------+----------+
[02/15 06:04:13    699s] | M3 (z=3)  |         22 | default  |
[02/15 06:04:13    699s] +-----------+------------+----------+
[02/15 06:04:13    699s] Via Pillar Rule:
[02/15 06:04:13    699s]     None
[02/15 06:04:13    699s] Finished writing unified metrics of routing constraints.
[02/15 06:04:13    699s] 
[02/15 06:04:13    699s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:01.0 mem=6484.6M) ***
[02/15 06:04:13    699s] 
[02/15 06:04:13    699s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90654.3
[02/15 06:04:13    699s] Total-nets :: 8344, Stn-nets :: 10, ratio :: 0.119847 %, Total-len 109988, Stn-len 1548.34
[02/15 06:04:13    699s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10733
[02/15 06:04:13    699s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6356.6M, EPOCH TIME: 1771157053.130733
[02/15 06:04:13    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[02/15 06:04:13    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:13    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:13    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:13    699s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.055, REAL:0.017, MEM:6356.6M, EPOCH TIME: 1771157053.148202
[02/15 06:04:13    699s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.29
[02/15 06:04:13    699s] *** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.2/0:00:01.6 (1.9), totSession cpu/real = 0:11:39.6/0:06:48.0 (1.7), mem = 6356.6M
[02/15 06:04:13    699s] 
[02/15 06:04:13    699s] =============================================================================================
[02/15 06:04:13    699s]  Step TAT Report : TnsOpt #1 / optDesign #1                                     23.14-s088_1
[02/15 06:04:13    699s] =============================================================================================
[02/15 06:04:13    699s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:04:13    699s] ---------------------------------------------------------------------------------------------
[02/15 06:04:13    699s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.4
[02/15 06:04:13    699s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:13    699s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.1 /  0:00:00.1    2.2
[02/15 06:04:13    699s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 06:04:13    699s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 06:04:13    699s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:13    699s] [ TransformInit          ]      1   0:00:00.4  (  24.5 % )     0:00:00.4 /  0:00:00.4    1.0
[02/15 06:04:13    699s] [ OptimizationStep       ]      1   0:00:00.0  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.6
[02/15 06:04:13    699s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.9
[02/15 06:04:13    699s] [ OptGetWeight           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:13    699s] [ OptEval                ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:13    699s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:13    699s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[02/15 06:04:13    699s] [ IncrDelayCalc          ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[02/15 06:04:13    699s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:13    699s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:13    699s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:13    699s] [ TnsPass                ]      1   0:00:00.4  (  22.7 % )     0:00:00.5 /  0:00:01.9    3.8
[02/15 06:04:13    699s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[02/15 06:04:13    699s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    2.2
[02/15 06:04:13    699s] [ MISC                   ]          0:00:00.6  (  35.2 % )     0:00:00.6 /  0:00:00.6    1.1
[02/15 06:04:13    699s] ---------------------------------------------------------------------------------------------
[02/15 06:04:13    699s]  TnsOpt #1 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:03.2    1.9
[02/15 06:04:13    699s] ---------------------------------------------------------------------------------------------
[02/15 06:04:13    699s] Begin: Collecting metrics
[02/15 06:04:13    699s] 
	GigaOpt Setup Optimization summary:
[02/15 06:04:13    699s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.019 |    0.019 |         0 |        0 |       56.80 | 0:00:01  |        6485 |
	| tns_pass_0       |     0.025 |    0.025 |         0 |        0 |       56.80 | 0:00:00  |        6485 |
	| end_setup_fixing |     0.025 |    0.025 |         0 |        0 |       56.80 | 0:00:01  |        6485 |
	 ------------------------------------------------------------------------------------------------------- 
[02/15 06:04:13    699s] 
[02/15 06:04:13    699s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.015 |    0.015 |           |        0 |       56.80 |            |              | 0:00:07  |        6277 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        6277 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        6277 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6277 |      |     |
| global_opt              |           |    0.025 |           |        0 |       56.81 |            |              | 0:00:03  |        6307 |      |     |
| area_reclaiming         |     0.024 |    0.024 |         0 |        0 |       56.80 |            |              | 0:00:02  |        6307 |      |     |
| area_reclaiming_2       |     0.024 |    0.024 |         0 |        0 |       56.78 |            |              | 0:00:08  |        6357 |      |     |
| area_reclaiming_3       |     0.024 |    0.024 |         0 |        0 |       56.77 |            |              | 0:00:03  |        6357 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:13  |        6357 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        6267 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6267 |      |     |
| drv_eco_fixing          |     0.019 |    0.019 |         0 |        0 |       56.80 |            |              | 0:00:02  |        6357 |    0 |   0 |
| tns_eco_fixing          |     0.025 |    0.025 |         0 |        0 |       56.80 |            |              | 0:00:02  |        6485 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:04:13    699s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3895.8M, current mem=3817.8M)

[02/15 06:04:13    699s] End: Collecting metrics
[02/15 06:04:13    699s] End: GigaOpt Optimization in post-eco TNS mode
[02/15 06:04:13    699s] #optDebug: fT-D <X 1 0 0 0>
[02/15 06:04:13    699s] Register exp ratio and priority group on 0 nets on 8728 nets : 
[02/15 06:04:13    699s] 
[02/15 06:04:13    699s] Active setup views:
[02/15 06:04:13    699s]  view_tt
[02/15 06:04:13    699s]   Dominating endpoints: 0
[02/15 06:04:13    699s]   Dominating TNS: -0.000
[02/15 06:04:13    699s] 
[02/15 06:04:13    701s] Extraction called for design 'systolic_top' of instances=10733 and nets=8934 using extraction engine 'preRoute' .
[02/15 06:04:13    701s] PreRoute RC Extraction called for design systolic_top.
[02/15 06:04:13    701s] RC Extraction called in multi-corner(1) mode.
[02/15 06:04:13    701s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/15 06:04:13    701s] Type 'man IMPEXT-6197' for more detail.
[02/15 06:04:13    701s] RCMode: PreRoute
[02/15 06:04:13    701s]       RC Corner Indexes            0   
[02/15 06:04:13    701s] Capacitance Scaling Factor   : 1.00000 
[02/15 06:04:13    701s] Resistance Scaling Factor    : 1.00000 
[02/15 06:04:13    701s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 06:04:13    701s] Clock Res. Scaling Factor    : 1.00000 
[02/15 06:04:13    701s] Shrink Factor                : 1.00000
[02/15 06:04:13    701s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/15 06:04:13    701s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[02/15 06:04:13    701s] Grid density data update skipped
[02/15 06:04:13    701s] eee: pegSigSF=1.070000
[02/15 06:04:13    701s] Initializing multi-corner resistance tables ...
[02/15 06:04:13    701s] eee: Grid unit RC data computation started
[02/15 06:04:13    701s] eee: Grid unit RC data computation completed
[02/15 06:04:13    701s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:04:13    701s] eee: l=2 avDens=0.209960 usedTrk=5102.021080 availTrk=24300.000000 sigTrk=5102.021080
[02/15 06:04:13    701s] eee: l=3 avDens=0.187166 usedTrk=4506.032361 availTrk=24075.000000 sigTrk=4506.032361
[02/15 06:04:13    701s] eee: l=4 avDens=0.129762 usedTrk=2145.943014 availTrk=16537.500000 sigTrk=2145.943014
[02/15 06:04:13    701s] eee: l=5 avDens=0.091042 usedTrk=1160.784396 availTrk=12750.000000 sigTrk=1160.784396
[02/15 06:04:13    701s] eee: l=6 avDens=0.066539 usedTrk=718.620420 availTrk=10800.000000 sigTrk=718.620420
[02/15 06:04:13    701s] eee: l=7 avDens=0.036299 usedTrk=303.210369 availTrk=8353.125000 sigTrk=303.210369
[02/15 06:04:13    701s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:04:13    701s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:04:13    701s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:04:13    701s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:04:13    701s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:04:13    701s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.227342 uaWl=0.000000 uaWlH=0.388100 aWlH=0.000000 lMod=0 pMax=0.872200 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 06:04:13    701s] eee: NetCapCache creation started. (Current Mem: 6259.031M) 
[02/15 06:04:14    701s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  Curr Mem: 6259.031M) 
[02/15 06:04:14    701s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:04:14    701s] eee: Metal Layers Info:
[02/15 06:04:14    701s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:04:14    701s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:04:14    701s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:04:14    701s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:04:14    701s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:04:14    701s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:04:14    701s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:04:14    701s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:04:14    701s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:04:14    701s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:04:14    701s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:04:14    701s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:04:14    701s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:04:14    701s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:04:14    701s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:04:14    701s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:04:14    701s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:04:14    701s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 6259.031M)
[02/15 06:04:14    701s] Starting delay calculation for Setup views
[02/15 06:04:14    701s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/15 06:04:14    701s] #################################################################################
[02/15 06:04:14    701s] # Design Stage: PreRoute
[02/15 06:04:14    701s] # Design Name: systolic_top
[02/15 06:04:14    701s] # Design Mode: 45nm
[02/15 06:04:14    701s] # Analysis Mode: MMMC Non-OCV 
[02/15 06:04:14    701s] # Parasitics Mode: No SPEF/RCDB 
[02/15 06:04:14    701s] # Signoff Settings: SI Off 
[02/15 06:04:14    701s] #################################################################################
[02/15 06:04:14    702s] Calculate delays in Single mode...
[02/15 06:04:14    703s] Topological Sorting (REAL = 0:00:00.0, MEM = 6241.0M, InitMEM = 6241.0M)
[02/15 06:04:14    703s] Start delay calculation (fullDC) (8 T). (MEM=3770.45)
[02/15 06:04:14    703s] End AAE Lib Interpolated Model. (MEM=3781.906250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:04:15    708s] Total number of fetched objects 8728
[02/15 06:04:15    709s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[02/15 06:04:15    709s] End delay calculation. (MEM=3814.13 CPU=0:00:05.4 REAL=0:00:01.0)
[02/15 06:04:15    709s] End delay calculation (fullDC). (MEM=3814.13 CPU=0:00:06.1 REAL=0:00:01.0)
[02/15 06:04:15    709s] *** CDM Built up (cpu=0:00:07.3  real=0:00:01.0  mem= 6244.5M) ***
[02/15 06:04:15    709s] *** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:01.0 totSessionCpu=0:11:50 mem=6244.5M)
[02/15 06:04:15    710s] OPTC: user 20.0
[02/15 06:04:15    710s] (I)      Running eGR regular flow
[02/15 06:04:15    710s] Running assign ptn pin
[02/15 06:04:15    710s] Running config msv constraints
[02/15 06:04:15    710s] Running pre-eGR process
[02/15 06:04:15    710s] (I)      Started Early Global Route ( Curr Mem: 5.39 MB )
[02/15 06:04:15    710s] (I)      Initializing eGR engine (regular)
[02/15 06:04:15    710s] Set min layer with design mode ( 2 )
[02/15 06:04:15    710s] Set max layer with design mode ( 7 )
[02/15 06:04:15    710s] (I)      clean place blk overflow:
[02/15 06:04:15    710s] (I)      H : enabled 1.00 0
[02/15 06:04:15    710s] (I)      V : enabled 1.00 0
[02/15 06:04:15    710s] (I)      Initializing eGR engine (regular)
[02/15 06:04:15    710s] Set min layer with design mode ( 2 )
[02/15 06:04:15    710s] Set max layer with design mode ( 7 )
[02/15 06:04:15    710s] (I)      clean place blk overflow:
[02/15 06:04:15    710s] (I)      H : enabled 1.00 0
[02/15 06:04:15    710s] (I)      V : enabled 1.00 0
[02/15 06:04:15    710s] (I)      Started Early Global Route kernel ( Curr Mem: 5.39 MB )
[02/15 06:04:15    710s] (I)      Running eGR Regular flow
[02/15 06:04:15    710s] (I)      # wire layers (front) : 11
[02/15 06:04:15    710s] (I)      # wire layers (back)  : 0
[02/15 06:04:15    710s] (I)      min wire layer : 1
[02/15 06:04:15    710s] (I)      max wire layer : 10
[02/15 06:04:15    710s] (I)      # cut layers (front) : 10
[02/15 06:04:15    710s] (I)      # cut layers (back)  : 0
[02/15 06:04:15    710s] (I)      min cut layer : 1
[02/15 06:04:15    710s] (I)      max cut layer : 9
[02/15 06:04:15    710s] (I)      ================================ Layers ================================
[02/15 06:04:15    710s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:04:15    710s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 06:04:15    710s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:04:15    710s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 06:04:15    710s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 06:04:15    710s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:04:15    710s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 06:04:15    710s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:04:15    710s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 06:04:15    710s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:04:15    710s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 06:04:15    710s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:04:15    710s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 06:04:15    710s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:04:15    710s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 06:04:15    710s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:04:15    710s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 06:04:15    710s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:04:15    710s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 06:04:15    710s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:04:15    710s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 06:04:15    710s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:04:15    710s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 06:04:15    710s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 06:04:15    710s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:04:15    710s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 06:04:15    710s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 06:04:15    710s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 06:04:15    710s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 06:04:15    710s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:04:15    710s] (I)      Started Import and model ( Curr Mem: 5.39 MB )
[02/15 06:04:15    710s] (I)      == Non-default Options ==
[02/15 06:04:15    710s] (I)      Build term to term wires                           : false
[02/15 06:04:15    710s] (I)      Maximum routing layer                              : 7
[02/15 06:04:15    710s] (I)      Top routing layer                                  : 7
[02/15 06:04:15    710s] (I)      Number of threads                                  : 8
[02/15 06:04:15    710s] (I)      Route tie net to shape                             : auto
[02/15 06:04:15    710s] (I)      Method to set GCell size                           : row
[02/15 06:04:15    710s] (I)      Tie hi/lo max fanout                               : 5
[02/15 06:04:15    710s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 06:04:15    710s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 06:04:15    710s] Removed 1 out of boundary tracks from layer 2
[02/15 06:04:15    710s] Removed 1 out of boundary tracks from layer 2
[02/15 06:04:15    710s] (I)      ============== Pin Summary ==============
[02/15 06:04:15    710s] (I)      +-------+--------+---------+------------+
[02/15 06:04:15    710s] (I)      | Layer | # pins | % total |      Group |
[02/15 06:04:15    710s] (I)      +-------+--------+---------+------------+
[02/15 06:04:15    710s] (I)      |     1 |  28715 |   92.19 |        Pin |
[02/15 06:04:15    710s] (I)      |     2 |   2431 |    7.81 | Pin access |
[02/15 06:04:15    710s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 06:04:15    710s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 06:04:15    710s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 06:04:15    710s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 06:04:15    710s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 06:04:15    710s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 06:04:15    710s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 06:04:15    710s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 06:04:15    710s] (I)      +-------+--------+---------+------------+
[02/15 06:04:15    710s] (I)      Custom ignore net properties:
[02/15 06:04:15    710s] (I)      1 : NotLegal
[02/15 06:04:15    710s] (I)      Default ignore net properties:
[02/15 06:04:15    710s] (I)      1 : Special
[02/15 06:04:15    710s] (I)      2 : Analog
[02/15 06:04:15    710s] (I)      3 : Fixed
[02/15 06:04:15    710s] (I)      4 : Skipped
[02/15 06:04:15    710s] (I)      5 : MixedSignal
[02/15 06:04:15    710s] (I)      Prerouted net properties:
[02/15 06:04:15    710s] (I)      1 : NotLegal
[02/15 06:04:15    710s] (I)      2 : Special
[02/15 06:04:15    710s] (I)      3 : Analog
[02/15 06:04:15    710s] (I)      4 : Fixed
[02/15 06:04:15    710s] (I)      5 : Skipped
[02/15 06:04:15    710s] (I)      6 : MixedSignal
[02/15 06:04:15    710s] [NR-eGR] Early global route reroute all routable nets
[02/15 06:04:15    710s] (I)      Use row-based GCell size
[02/15 06:04:15    710s] (I)      Use row-based GCell align
[02/15 06:04:15    710s] (I)      layer 0 area = 170496
[02/15 06:04:15    710s] (I)      layer 1 area = 170496
[02/15 06:04:15    710s] (I)      layer 2 area = 170496
[02/15 06:04:15    710s] (I)      layer 3 area = 512000
[02/15 06:04:15    710s] (I)      layer 4 area = 512000
[02/15 06:04:15    710s] (I)      layer 5 area = 560000
[02/15 06:04:15    710s] (I)      layer 6 area = 560000
[02/15 06:04:15    710s] (I)      GCell unit size   : 4320
[02/15 06:04:15    710s] (I)      GCell multiplier  : 1
[02/15 06:04:15    710s] (I)      GCell row height  : 4320
[02/15 06:04:15    710s] (I)      Actual row height : 4320
[02/15 06:04:15    710s] (I)      GCell align ref   : 24880 24880
[02/15 06:04:15    710s] missing default track structure on layer 1
[02/15 06:04:15    710s] [NR-eGR] Track table information for default rule: 
[02/15 06:04:15    710s] [NR-eGR] M1 has no routable track
[02/15 06:04:15    710s] [NR-eGR] M2 has non-uniform track structure
[02/15 06:04:15    710s] [NR-eGR] M3 has single uniform track structure
[02/15 06:04:15    710s] [NR-eGR] M4 has single uniform track structure
[02/15 06:04:15    710s] [NR-eGR] M5 has single uniform track structure
[02/15 06:04:15    710s] [NR-eGR] M6 has single uniform track structure
[02/15 06:04:15    710s] [NR-eGR] M7 has single uniform track structure
[02/15 06:04:15    710s] [NR-eGR] M8 has single uniform track structure
[02/15 06:04:15    710s] [NR-eGR] M9 has single uniform track structure
[02/15 06:04:15    710s] [NR-eGR] Pad has single uniform track structure
[02/15 06:04:15    710s] (I)      ============== Default via ===============
[02/15 06:04:15    710s] (I)      +---+------------------+-----------------+
[02/15 06:04:15    710s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 06:04:15    710s] (I)      +---+------------------+-----------------+
[02/15 06:04:15    710s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 06:04:15    710s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 06:04:15    710s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 06:04:15    710s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 06:04:15    710s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 06:04:15    710s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 06:04:15    710s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 06:04:15    710s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 06:04:15    710s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 06:04:15    710s] (I)      +---+------------------+-----------------+
[02/15 06:04:15    710s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 06:04:16    710s] [NR-eGR] Read 5650 PG shapes
[02/15 06:04:16    710s] [NR-eGR] Read 0 clock shapes
[02/15 06:04:16    710s] [NR-eGR] Read 0 other shapes
[02/15 06:04:16    710s] [NR-eGR] #Routing Blockages  : 0
[02/15 06:04:16    710s] [NR-eGR] #Bump Blockages     : 0
[02/15 06:04:16    710s] [NR-eGR] #Instance Blockages : 10328
[02/15 06:04:16    710s] [NR-eGR] #PG Blockages       : 5650
[02/15 06:04:16    710s] [NR-eGR] #Halo Blockages     : 0
[02/15 06:04:16    710s] [NR-eGR] #Boundary Blockages : 0
[02/15 06:04:16    710s] [NR-eGR] #Clock Blockages    : 0
[02/15 06:04:16    710s] [NR-eGR] #Other Blockages    : 0
[02/15 06:04:16    710s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 06:04:16    710s] [NR-eGR] #prerouted nets         : 22
[02/15 06:04:16    710s] [NR-eGR] #prerouted special nets : 0
[02/15 06:04:16    710s] [NR-eGR] #prerouted wires        : 3274
[02/15 06:04:16    710s] [NR-eGR] Read 8344 nets ( ignored 22 )
[02/15 06:04:16    710s] (I)        Front-side 8344 ( ignored 22 )
[02/15 06:04:16    710s] (I)        Back-side  0 ( ignored 0 )
[02/15 06:04:16    710s] (I)        Both-side  0 ( ignored 0 )
[02/15 06:04:16    710s] (I)      handle routing halo
[02/15 06:04:16    710s] (I)      Reading macro buffers
[02/15 06:04:16    710s] (I)      Number of macro buffers: 0
[02/15 06:04:16    710s] (I)      early_global_route_priority property id does not exist.
[02/15 06:04:16    710s] (I)      Read Num Blocks=16411  Num Prerouted Wires=3274  Num CS=0
[02/15 06:04:16    710s] (I)      Layer 1 (H) : #blockages 13016 : #preroutes 1936
[02/15 06:04:16    710s] (I)      Layer 2 (V) : #blockages 2688 : #preroutes 1008
[02/15 06:04:16    710s] (I)      Layer 3 (H) : #blockages 353 : #preroutes 290
[02/15 06:04:16    710s] (I)      Layer 4 (V) : #blockages 184 : #preroutes 38
[02/15 06:04:16    710s] (I)      Layer 5 (H) : #blockages 102 : #preroutes 2
[02/15 06:04:16    710s] (I)      Layer 6 (V) : #blockages 68 : #preroutes 0
[02/15 06:04:16    710s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 06:04:16    710s] (I)      Track adjustment: Reducing 23538 tracks (15.00%) for Layer5
[02/15 06:04:16    710s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 06:04:16    710s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 06:04:16    710s] (I)      Number of ignored nets                =     22
[02/15 06:04:16    710s] (I)      Number of connected nets              =      0
[02/15 06:04:16    710s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[02/15 06:04:16    710s] (I)      Number of clock nets                  =     22.  Ignored: No
[02/15 06:04:16    710s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 06:04:16    710s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 06:04:16    710s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 06:04:16    710s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 06:04:16    710s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 06:04:16    710s] (I)      Ndr track 0 does not exist
[02/15 06:04:16    710s] (I)      ---------------------Grid Graph Info--------------------
[02/15 06:04:16    710s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 06:04:16    710s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 06:04:16    710s] (I)      Site width          :   864  (dbu)
[02/15 06:04:16    710s] (I)      Row height          :  4320  (dbu)
[02/15 06:04:16    710s] (I)      GCell row height    :  4320  (dbu)
[02/15 06:04:16    710s] (I)      GCell width         :  4320  (dbu)
[02/15 06:04:16    710s] (I)      GCell height        :  4320  (dbu)
[02/15 06:04:16    710s] (I)      Grid                :   178   178     7
[02/15 06:04:16    710s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 06:04:16    710s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 06:04:16    710s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 06:04:16    710s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 06:04:16    710s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 06:04:16    710s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 06:04:16    710s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 06:04:16    710s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 06:04:16    710s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 06:04:16    710s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 06:04:16    710s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 06:04:16    710s] (I)      --------------------------------------------------------
[02/15 06:04:16    710s] 
[02/15 06:04:16    710s] [NR-eGR] ============ Routing rule table ============
[02/15 06:04:16    710s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 8322
[02/15 06:04:16    710s] [NR-eGR] ========================================
[02/15 06:04:16    710s] [NR-eGR] 
[02/15 06:04:16    710s] (I)      ==== NDR : (Default) ====
[02/15 06:04:16    710s] (I)      +--------------+--------+
[02/15 06:04:16    710s] (I)      |           ID |      0 |
[02/15 06:04:16    710s] (I)      |      Default |    yes |
[02/15 06:04:16    710s] (I)      |  Clk Special |     no |
[02/15 06:04:16    710s] (I)      | Hard spacing |     no |
[02/15 06:04:16    710s] (I)      |    NDR track | (none) |
[02/15 06:04:16    710s] (I)      |      NDR via | (none) |
[02/15 06:04:16    710s] (I)      |  Extra space |      0 |
[02/15 06:04:16    710s] (I)      |      Shields |      0 |
[02/15 06:04:16    710s] (I)      |   Demand (H) |      1 |
[02/15 06:04:16    710s] (I)      |   Demand (V) |      1 |
[02/15 06:04:16    710s] (I)      |        #Nets |   8322 |
[02/15 06:04:16    710s] (I)      +--------------+--------+
[02/15 06:04:16    710s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:04:16    710s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 06:04:16    710s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:04:16    710s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:04:16    710s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:04:16    710s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/15 06:04:16    710s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[02/15 06:04:16    710s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:04:16    710s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:04:16    710s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:04:16    710s] (I)      =============== Blocked Tracks ===============
[02/15 06:04:16    710s] (I)      +-------+---------+----------+---------------+
[02/15 06:04:16    710s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 06:04:16    710s] (I)      +-------+---------+----------+---------------+
[02/15 06:04:16    710s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 06:04:16    710s] (I)      |     2 |  221610 |    64265 |        29.00% |
[02/15 06:04:16    710s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 06:04:16    710s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 06:04:16    710s] (I)      |     5 |  158776 |     2706 |         1.70% |
[02/15 06:04:16    710s] (I)      |     6 |  134034 |     9627 |         7.18% |
[02/15 06:04:16    710s] (I)      |     7 |  134034 |     8137 |         6.07% |
[02/15 06:04:16    710s] (I)      +-------+---------+----------+---------------+
[02/15 06:04:16    710s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 5.39 MB )
[02/15 06:04:16    710s] (I)      Reset routing kernel
[02/15 06:04:16    710s] (I)      Started Global Routing ( Curr Mem: 5.39 MB )
[02/15 06:04:16    710s] (I)      totalPins=29827  totalGlobalPin=29632 (99.35%)
[02/15 06:04:16    710s] (I)      ================= Net Group Info =================
[02/15 06:04:16    710s] (I)      +----+----------------+--------------+-----------+
[02/15 06:04:16    710s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 06:04:16    710s] (I)      +----+----------------+--------------+-----------+
[02/15 06:04:16    710s] (I)      |  1 |           8322 |        M2(2) |     M7(7) |
[02/15 06:04:16    710s] (I)      +----+----------------+--------------+-----------+
[02/15 06:04:16    710s] (I)      total 2D Cap : 836278 = (402512 H, 433766 V)
[02/15 06:04:16    710s] (I)      total 2D Demand : 13336 = (6261 H, 7075 V)
[02/15 06:04:16    710s] (I)      init route region map
[02/15 06:04:16    710s] (I)      #blocked GCells = 0
[02/15 06:04:16    710s] (I)      #regions = 1
[02/15 06:04:16    710s] (I)      init safety region map
[02/15 06:04:16    710s] (I)      #blocked GCells = 0
[02/15 06:04:16    710s] (I)      #regions = 1
[02/15 06:04:16    710s] (I)      Adjusted 0 GCells for pin access
[02/15 06:04:16    710s] [NR-eGR] Layer group 1: route 8322 net(s) in layer range [2, 7]
[02/15 06:04:16    710s] (I)      
[02/15 06:04:16    710s] (I)      ============  Phase 1a Route ============
[02/15 06:04:16    710s] (I)      Usage: 93508 = (42951 H, 50557 V) = (10.67% H, 11.66% V) = (4.639e+04um H, 5.460e+04um V)
[02/15 06:04:16    710s] (I)      
[02/15 06:04:16    710s] (I)      ============  Phase 1b Route ============
[02/15 06:04:16    710s] (I)      Usage: 93508 = (42951 H, 50557 V) = (10.67% H, 11.66% V) = (4.639e+04um H, 5.460e+04um V)
[02/15 06:04:16    710s] (I)      Overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 1.009886e+05um
[02/15 06:04:16    710s] (I)      Congestion metric : 0.20%H 0.05%V, 0.25%HV
[02/15 06:04:16    710s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 06:04:16    710s] (I)      
[02/15 06:04:16    710s] (I)      ============  Phase 1c Route ============
[02/15 06:04:16    710s] (I)      Usage: 93508 = (42951 H, 50557 V) = (10.67% H, 11.66% V) = (4.639e+04um H, 5.460e+04um V)
[02/15 06:04:16    710s] (I)      
[02/15 06:04:16    710s] (I)      ============  Phase 1d Route ============
[02/15 06:04:16    710s] (I)      Usage: 93508 = (42951 H, 50557 V) = (10.67% H, 11.66% V) = (4.639e+04um H, 5.460e+04um V)
[02/15 06:04:16    710s] (I)      
[02/15 06:04:16    710s] (I)      ============  Phase 1e Route ============
[02/15 06:04:16    710s] (I)      Usage: 93508 = (42951 H, 50557 V) = (10.67% H, 11.66% V) = (4.639e+04um H, 5.460e+04um V)
[02/15 06:04:16    710s] [NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 1.009886e+05um
[02/15 06:04:16    710s] (I)      
[02/15 06:04:16    710s] (I)      ============  Phase 1l Route ============
[02/15 06:04:16    710s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/15 06:04:16    710s] (I)      Layer  2:     163078     35923       582        6008      230288    ( 2.54%) 
[02/15 06:04:16    710s] (I)      Layer  3:     192403     46545       448       18165      218130    ( 7.69%) 
[02/15 06:04:16    710s] (I)      Layer  4:     135317     23215        97         158      177064    ( 0.09%) 
[02/15 06:04:16    710s] (I)      Layer  5:     132145     12929         5        1385      156145    ( 0.88%) 
[02/15 06:04:16    710s] (I)      Layer  6:     106027      7134         0        7577      125339    ( 5.70%) 
[02/15 06:04:16    710s] (I)      Layer  7:     106998      2845         0        7341      125575    ( 5.52%) 
[02/15 06:04:16    710s] (I)      Total:        835968    128591      1132       40630     1032539    ( 3.79%) 
[02/15 06:04:16    710s] (I)      
[02/15 06:04:16    710s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 06:04:16    710s] [NR-eGR]                        OverCon           OverCon            
[02/15 06:04:16    710s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/15 06:04:16    710s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/15 06:04:16    710s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:04:16    710s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:04:16    710s] [NR-eGR]      M2 ( 2)       578( 1.88%)         0( 0.00%)   ( 1.88%) 
[02/15 06:04:16    710s] [NR-eGR]      M3 ( 3)       306( 1.05%)        27( 0.09%)   ( 1.14%) 
[02/15 06:04:16    710s] [NR-eGR]      M4 ( 4)        86( 0.27%)         1( 0.00%)   ( 0.28%) 
[02/15 06:04:16    710s] [NR-eGR]      M5 ( 5)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/15 06:04:16    710s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:04:16    710s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:04:16    710s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:04:16    710s] [NR-eGR]        Total       974( 0.54%)        28( 0.02%)   ( 0.55%) 
[02/15 06:04:16    710s] [NR-eGR] 
[02/15 06:04:16    710s] (I)      Finished Global Routing ( CPU: 0.54 sec, Real: 0.18 sec, Curr Mem: 5.39 MB )
[02/15 06:04:16    710s] (I)      Updating congestion map
[02/15 06:04:16    710s] (I)      total 2D Cap : 842010 = (408141 H, 433869 V)
[02/15 06:04:16    710s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[02/15 06:04:16    710s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.37 sec, Curr Mem: 5.39 MB )
[02/15 06:04:16    710s] [NR-eGR] Finished Early Global Route ( CPU: 0.73 sec, Real: 0.38 sec, Curr Mem: 5.38 MB )
[02/15 06:04:16    710s] (I)      ========================================= Runtime Summary ==========================================
[02/15 06:04:16    710s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/15 06:04:16    710s] (I)      ----------------------------------------------------------------------------------------------------
[02/15 06:04:16    710s] (I)       Early Global Route                             100.00%  354.59 sec  354.97 sec  0.38 sec  0.73 sec 
[02/15 06:04:16    710s] (I)       +-Early Global Route kernel                     97.20%  354.60 sec  354.96 sec  0.37 sec  0.72 sec 
[02/15 06:04:16    710s] (I)       | +-Import and model                            41.08%  354.60 sec  354.76 sec  0.15 sec  0.15 sec 
[02/15 06:04:16    710s] (I)       | | +-Create place DB                           16.70%  354.60 sec  354.67 sec  0.06 sec  0.06 sec 
[02/15 06:04:16    710s] (I)       | | | +-Import place data                       16.67%  354.60 sec  354.67 sec  0.06 sec  0.06 sec 
[02/15 06:04:16    710s] (I)       | | | | +-Read instances and placement           6.62%  354.61 sec  354.63 sec  0.02 sec  0.02 sec 
[02/15 06:04:16    710s] (I)       | | | | +-Read nets                              9.73%  354.63 sec  354.67 sec  0.04 sec  0.04 sec 
[02/15 06:04:16    710s] (I)       | | +-Create route DB                           22.60%  354.67 sec  354.75 sec  0.09 sec  0.08 sec 
[02/15 06:04:16    710s] (I)       | | | +-Import route data (8T)                  22.45%  354.67 sec  354.75 sec  0.08 sec  0.08 sec 
[02/15 06:04:16    710s] (I)       | | | | +-Read blockages ( Layer 2-7 )           3.43%  354.69 sec  354.71 sec  0.01 sec  0.01 sec 
[02/15 06:04:16    710s] (I)       | | | | | +-Read routing blockages               0.00%  354.69 sec  354.69 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | | | +-Read bump blockages                  0.00%  354.69 sec  354.69 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | | | +-Read instance blockages              2.55%  354.69 sec  354.70 sec  0.01 sec  0.01 sec 
[02/15 06:04:16    710s] (I)       | | | | | +-Read PG blockages                    0.55%  354.70 sec  354.71 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | | | | +-Allocate memory for PG via list    0.18%  354.70 sec  354.70 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | | | +-Read clock blockages                 0.01%  354.71 sec  354.71 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | | | +-Read other blockages                 0.01%  354.71 sec  354.71 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | | | +-Read halo blockages                  0.04%  354.71 sec  354.71 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | | | +-Read boundary cut boxes              0.00%  354.71 sec  354.71 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | | +-Read blackboxes                        0.01%  354.71 sec  354.71 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | | +-Read prerouted                         0.36%  354.71 sec  354.71 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | | +-Read nets                              2.11%  354.71 sec  354.72 sec  0.01 sec  0.01 sec 
[02/15 06:04:16    710s] (I)       | | | | +-Set up via pillars                     1.16%  354.72 sec  354.73 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | | +-Initialize 3D grid graph               0.11%  354.73 sec  354.73 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | | +-Model blockage capacity                5.38%  354.73 sec  354.75 sec  0.02 sec  0.02 sec 
[02/15 06:04:16    710s] (I)       | | | | | +-Initialize 3D capacity               4.70%  354.73 sec  354.75 sec  0.02 sec  0.02 sec 
[02/15 06:04:16    710s] (I)       | | +-Read aux data                              0.00%  354.75 sec  354.75 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | +-Others data preparation                    0.00%  354.75 sec  354.75 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | +-Create route kernel                        1.29%  354.75 sec  354.76 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | +-Global Routing                              48.53%  354.76 sec  354.94 sec  0.18 sec  0.54 sec 
[02/15 06:04:16    710s] (I)       | | +-Initialization                             2.69%  354.76 sec  354.77 sec  0.01 sec  0.01 sec 
[02/15 06:04:16    710s] (I)       | | +-Net group 1                               42.75%  354.77 sec  354.93 sec  0.16 sec  0.52 sec 
[02/15 06:04:16    710s] (I)       | | | +-Generate topology (8T)                   2.19%  354.77 sec  354.78 sec  0.01 sec  0.04 sec 
[02/15 06:04:16    710s] (I)       | | | +-Phase 1a                                 8.91%  354.80 sec  354.84 sec  0.03 sec  0.10 sec 
[02/15 06:04:16    710s] (I)       | | | | +-Pattern routing (8T)                   6.86%  354.80 sec  354.83 sec  0.03 sec  0.09 sec 
[02/15 06:04:16    710s] (I)       | | | | +-Add via demand to 2D                   1.81%  354.83 sec  354.84 sec  0.01 sec  0.01 sec 
[02/15 06:04:16    710s] (I)       | | | +-Phase 1b                                 4.37%  354.84 sec  354.85 sec  0.02 sec  0.02 sec 
[02/15 06:04:16    710s] (I)       | | | +-Phase 1c                                 0.01%  354.85 sec  354.85 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | +-Phase 1d                                 0.01%  354.85 sec  354.85 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | +-Phase 1e                                 0.84%  354.85 sec  354.86 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | | +-Route legalization                     0.74%  354.85 sec  354.86 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | | | +-Legalize Blockage Violations         0.71%  354.85 sec  354.86 sec  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)       | | | +-Phase 1l                                20.22%  354.86 sec  354.93 sec  0.08 sec  0.33 sec 
[02/15 06:04:16    710s] (I)       | | | | +-Layer assignment (8T)                 19.31%  354.86 sec  354.93 sec  0.07 sec  0.33 sec 
[02/15 06:04:16    710s] (I)       | +-Export cong map                              4.75%  354.94 sec  354.96 sec  0.02 sec  0.02 sec 
[02/15 06:04:16    710s] (I)       | | +-Export 2D cong map                         1.36%  354.96 sec  354.96 sec  0.01 sec  0.01 sec 
[02/15 06:04:16    710s] (I)      ====================== Summary by functions ======================
[02/15 06:04:16    710s] (I)       Lv  Step                                   %      Real       CPU 
[02/15 06:04:16    710s] (I)      ------------------------------------------------------------------
[02/15 06:04:16    710s] (I)        0  Early Global Route               100.00%  0.38 sec  0.73 sec 
[02/15 06:04:16    710s] (I)        1  Early Global Route kernel         97.20%  0.37 sec  0.72 sec 
[02/15 06:04:16    710s] (I)        2  Global Routing                    48.53%  0.18 sec  0.54 sec 
[02/15 06:04:16    710s] (I)        2  Import and model                  41.08%  0.15 sec  0.15 sec 
[02/15 06:04:16    710s] (I)        2  Export cong map                    4.75%  0.02 sec  0.02 sec 
[02/15 06:04:16    710s] (I)        3  Net group 1                       42.75%  0.16 sec  0.52 sec 
[02/15 06:04:16    710s] (I)        3  Create route DB                   22.60%  0.09 sec  0.08 sec 
[02/15 06:04:16    710s] (I)        3  Create place DB                   16.70%  0.06 sec  0.06 sec 
[02/15 06:04:16    710s] (I)        3  Initialization                     2.69%  0.01 sec  0.01 sec 
[02/15 06:04:16    710s] (I)        3  Export 2D cong map                 1.36%  0.01 sec  0.01 sec 
[02/15 06:04:16    710s] (I)        3  Create route kernel                1.29%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        4  Import route data (8T)            22.45%  0.08 sec  0.08 sec 
[02/15 06:04:16    710s] (I)        4  Phase 1l                          20.22%  0.08 sec  0.33 sec 
[02/15 06:04:16    710s] (I)        4  Import place data                 16.67%  0.06 sec  0.06 sec 
[02/15 06:04:16    710s] (I)        4  Phase 1a                           8.91%  0.03 sec  0.10 sec 
[02/15 06:04:16    710s] (I)        4  Phase 1b                           4.37%  0.02 sec  0.02 sec 
[02/15 06:04:16    710s] (I)        4  Generate topology (8T)             2.19%  0.01 sec  0.04 sec 
[02/15 06:04:16    710s] (I)        4  Phase 1e                           0.84%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        5  Layer assignment (8T)             19.31%  0.07 sec  0.33 sec 
[02/15 06:04:16    710s] (I)        5  Read nets                         11.84%  0.04 sec  0.04 sec 
[02/15 06:04:16    710s] (I)        5  Pattern routing (8T)               6.86%  0.03 sec  0.09 sec 
[02/15 06:04:16    710s] (I)        5  Read instances and placement       6.62%  0.02 sec  0.02 sec 
[02/15 06:04:16    710s] (I)        5  Model blockage capacity            5.38%  0.02 sec  0.02 sec 
[02/15 06:04:16    710s] (I)        5  Read blockages ( Layer 2-7 )       3.43%  0.01 sec  0.01 sec 
[02/15 06:04:16    710s] (I)        5  Add via demand to 2D               1.81%  0.01 sec  0.01 sec 
[02/15 06:04:16    710s] (I)        5  Set up via pillars                 1.16%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        5  Route legalization                 0.74%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        5  Read prerouted                     0.36%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        5  Initialize 3D grid graph           0.11%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        6  Initialize 3D capacity             4.70%  0.02 sec  0.02 sec 
[02/15 06:04:16    710s] (I)        6  Read instance blockages            2.55%  0.01 sec  0.01 sec 
[02/15 06:04:16    710s] (I)        6  Legalize Blockage Violations       0.71%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        6  Read PG blockages                  0.55%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        6  Read halo blockages                0.04%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] (I)        7  Allocate memory for PG via list    0.18%  0.00 sec  0.00 sec 
[02/15 06:04:16    710s] Running post-eGR process
[02/15 06:04:16    710s] OPERPROF: Starting HotSpotCal at level 1, MEM:6244.5M, EPOCH TIME: 1771157056.282247
[02/15 06:04:16    710s] [hotspot] +------------+---------------+---------------+
[02/15 06:04:16    710s] [hotspot] |            |   max hotspot | total hotspot |
[02/15 06:04:16    710s] [hotspot] +------------+---------------+---------------+
[02/15 06:04:16    710s] [hotspot] | normalized |          0.00 |          0.00 |
[02/15 06:04:16    710s] [hotspot] +------------+---------------+---------------+
[02/15 06:04:16    710s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 06:04:16    710s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 06:04:16    710s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.007, MEM:6276.5M, EPOCH TIME: 1771157056.288858
[02/15 06:04:16    710s] [hotspot] Hotspot report including placement blocked areas
[02/15 06:04:16    710s] OPERPROF: Starting HotSpotCal at level 1, MEM:6276.5M, EPOCH TIME: 1771157056.289272
[02/15 06:04:16    710s] [hotspot] +------------+---------------+---------------+
[02/15 06:04:16    710s] [hotspot] |            |   max hotspot | total hotspot |
[02/15 06:04:16    710s] [hotspot] +------------+---------------+---------------+
[02/15 06:04:16    710s] [hotspot] | normalized |          0.00 |          0.00 |
[02/15 06:04:16    710s] [hotspot] +------------+---------------+---------------+
[02/15 06:04:16    710s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 06:04:16    710s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 06:04:16    710s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.005, MEM:6276.5M, EPOCH TIME: 1771157056.294632
[02/15 06:04:16    710s] Reported timing to dir ./timingReports
[02/15 06:04:16    710s] **optDesign ... cpu = 0:02:01, real = 0:01:21, mem = 3722.5M, totSessionCpu=0:11:51 **
[02/15 06:04:16    710s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771157056.308103
[02/15 06:04:16    710s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:16    710s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:16    710s] 
[02/15 06:04:16    710s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:04:16    710s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:04:16    710s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.027, REAL:0.027, MEM:6276.5M, EPOCH TIME: 1771157056.334912
[02/15 06:04:16    710s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:04:16    710s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:18    713s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.025  |  0.028  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.798%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------

[02/15 06:04:18    713s] Begin: Collecting metrics
[02/15 06:04:18    713s] **INFO: Starting Blocking QThread with 8 CPU
[02/15 06:04:18    713s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/15 06:04:18    713s] Multi-CPU acceleration using 8 CPU(s).
[02/15 06:04:18      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.5M
[02/15 06:04:18      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/15 06:04:18      0s] 
[02/15 06:04:18      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3817.8M, current mem=3001.3M)
[02/15 06:04:18      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3075.0M, current mem=3011.1M)
[02/15 06:04:18      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 0.5M
[02/15 06:04:18      0s] 
[02/15 06:04:18      0s] =============================================================================================
[02/15 06:04:18      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.14-s088_1
[02/15 06:04:18      0s] =============================================================================================
[02/15 06:04:18      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:04:18      0s] ---------------------------------------------------------------------------------------------
[02/15 06:04:18      0s] [ MISC                   ]          0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:04:18      0s] ---------------------------------------------------------------------------------------------
[02/15 06:04:18      0s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:04:18      0s] ---------------------------------------------------------------------------------------------

[02/15 06:04:18    713s]  
_______________________________________________________________________
[02/15 06:04:19    713s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:04:19    713s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[02/15 06:04:19    713s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[02/15 06:04:19    713s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[02/15 06:04:19    713s] | initial_summary         |     0.015 |    0.015 |           |        0 |       56.80 |            |              | 0:00:07  |        6277 |    0 |   0 |
[02/15 06:04:19    713s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        6277 |      |     |
[02/15 06:04:19    713s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        6277 |      |     |
[02/15 06:04:19    713s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        6277 |      |     |
[02/15 06:04:19    713s] | global_opt              |           |    0.025 |           |        0 |       56.81 |            |              | 0:00:03  |        6307 |      |     |
[02/15 06:04:19    713s] | area_reclaiming         |     0.024 |    0.024 |         0 |        0 |       56.80 |            |              | 0:00:02  |        6307 |      |     |
[02/15 06:04:19    713s] | area_reclaiming_2       |     0.024 |    0.024 |         0 |        0 |       56.78 |            |              | 0:00:08  |        6357 |      |     |
[02/15 06:04:19    713s] | area_reclaiming_3       |     0.024 |    0.024 |         0 |        0 |       56.77 |            |              | 0:00:03  |        6357 |      |     |
[02/15 06:04:19    713s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:13  |        6357 |      |     |
[02/15 06:04:19    713s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        6267 |      |     |
[02/15 06:04:19    713s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        6267 |      |     |
[02/15 06:04:19    713s] | drv_eco_fixing          |     0.019 |    0.019 |         0 |        0 |       56.80 |            |              | 0:00:02  |        6357 |    0 |   0 |
[02/15 06:04:19    713s] | tns_eco_fixing          |     0.025 |    0.025 |         0 |        0 |       56.80 |            |              | 0:00:02  |        6485 |      |     |
[02/15 06:04:19    713s] | final_summary           |     0.025 |    0.025 |           |        0 |       56.80 |       0.00 |         0.00 | 0:00:04  |        6277 |    0 |   0 |
[02/15 06:04:19    713s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:04:19    713s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=3817.8M, current mem=3729.7M)

[02/15 06:04:19    713s] End: Collecting metrics
[02/15 06:04:19    713s] **optDesign ... cpu = 0:02:04, real = 0:01:24, mem = 3729.7M, totSessionCpu=0:11:54 **
[02/15 06:04:19    713s] 
[02/15 06:04:19    713s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:04:19    713s] Deleting Lib Analyzer.
[02/15 06:04:19    713s] 
[02/15 06:04:19    713s] TimeStamp Deleting Cell Server End ...
[02/15 06:04:19    713s] *** Finished optDesign ***
[02/15 06:04:19    713s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:04:19    713s] UM:*                                                                   final
[02/15 06:04:19    713s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:04:19    713s] UM:*                                                                   opt_design_postcts
[02/15 06:04:29    714s] Info: final physical memory for 9 CRR processes is 1022.46MB.
[02/15 06:04:31    714s] Info: Summary of CRR changes:
[02/15 06:04:31    714s]       - Timing transform commits:       0
[02/15 06:04:31    714s] 
[02/15 06:04:31    714s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:28 real=  0:02:13)
[02/15 06:04:31    714s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.6 real=0:00:02.6)
[02/15 06:04:31    714s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:09.8 real=0:00:04.7)
[02/15 06:04:31    714s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:17.6 real=0:00:06.6)
[02/15 06:04:31    714s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/15 06:04:31    714s] Info: Destroy the CCOpt slew target map.
[02/15 06:04:31    714s] 
[02/15 06:04:31    714s] *** Summary of all messages that are not suppressed in this session:
[02/15 06:04:31    714s] Severity  ID               Count  Summary                                  
[02/15 06:04:31    714s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[02/15 06:04:31    714s] *** Message Summary: 2 warning(s), 0 error(s)
[02/15 06:04:31    714s] 
[02/15 06:04:31    714s] clean pInstBBox. size 0
[02/15 06:04:31    714s] Cell systolic_top LLGs are deleted
[02/15 06:04:31    714s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:31    714s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:31    714s] Info: pop threads available for lower-level modules during optimization.
[02/15 06:04:31    714s] *** optDesign #1 [finish] () : cpu/real = 0:02:04.4/0:01:36.6 (1.3), totSession cpu/real = 0:11:54.3/0:07:06.5 (1.7), mem = 6276.5M
[02/15 06:04:31    714s] 
[02/15 06:04:31    714s] =============================================================================================
[02/15 06:04:31    714s]  Final TAT Report : optDesign #1                                                23.14-s088_1
[02/15 06:04:31    714s] =============================================================================================
[02/15 06:04:31    714s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:04:31    714s] ---------------------------------------------------------------------------------------------
[02/15 06:04:31    714s] [ InitOpt                ]      1   0:00:25.6  (  26.5 % )     0:00:32.8 /  0:00:16.8    0.5
[02/15 06:04:31    714s] [ TnsOpt                 ]      1   0:00:01.6  (   1.7 % )     0:00:01.6 /  0:00:03.2    1.9
[02/15 06:04:31    714s] [ GlobalOpt              ]      1   0:00:02.3  (   2.4 % )     0:00:02.3 /  0:00:04.3    1.8
[02/15 06:04:31    714s] [ DrvOpt                 ]      2   0:00:02.9  (   3.0 % )     0:00:02.9 /  0:00:05.3    1.8
[02/15 06:04:31    714s] [ SimplifyNetlist        ]      1   0:00:01.3  (   1.4 % )     0:00:01.3 /  0:00:01.6    1.2
[02/15 06:04:31    714s] [ AreaOpt                ]      3   0:00:11.6  (  12.0 % )     0:00:12.3 /  0:00:30.4    2.5
[02/15 06:04:31    714s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:31    714s] [ ViewPruning            ]     10   0:00:01.2  (   1.2 % )     0:00:02.0 /  0:00:04.2    2.1
[02/15 06:04:31    714s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.3 % )     0:00:08.8 /  0:00:16.9    1.9
[02/15 06:04:31    714s] [ MetricReport           ]     14   0:00:03.9  (   4.0 % )     0:00:03.9 /  0:00:03.2    0.8
[02/15 06:04:31    714s] [ DrvReport              ]      2   0:00:01.3  (   1.3 % )     0:00:01.3 /  0:00:00.9    0.7
[02/15 06:04:31    714s] [ CongRefineRouteType    ]      2   0:00:00.6  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:04:31    714s] [ LocalWireReclaim       ]      1   0:00:00.1  (   0.1 % )     0:00:13.2 /  0:00:17.5    1.3
[02/15 06:04:31    714s] [ SlackTraversorInit     ]     12   0:00:00.3  (   0.3 % )     0:00:00.5 /  0:00:01.0    2.1
[02/15 06:04:31    714s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:31    714s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.5    2.0
[02/15 06:04:31    714s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:31    714s] [ ReportTranViolation    ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[02/15 06:04:31    714s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    2.2
[02/15 06:04:31    714s] [ RefinePlace            ]      3   0:00:14.5  (  15.0 % )     0:00:14.5 /  0:00:19.8    1.4
[02/15 06:04:31    714s] [ DetailPlaceInit        ]      4   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.1
[02/15 06:04:31    714s] [ EarlyGlobalRoute       ]      2   0:00:01.1  (   1.1 % )     0:00:01.1 /  0:00:02.2    2.0
[02/15 06:04:31    714s] [ ExtractRC              ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[02/15 06:04:31    714s] [ UpdateTimingGraph      ]      6   0:00:01.7  (   1.7 % )     0:00:10.3 /  0:00:33.1    3.2
[02/15 06:04:31    714s] [ FullDelayCalc          ]      4   0:00:07.1  (   7.3 % )     0:00:07.1 /  0:00:30.4    4.3
[02/15 06:04:31    714s] [ TimingUpdate           ]     32   0:00:02.6  (   2.6 % )     0:00:02.6 /  0:00:10.6    4.2
[02/15 06:04:31    714s] [ TimingReport           ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.4    2.1
[02/15 06:04:31    714s] [ GenerateReports        ]      1   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[02/15 06:04:31    714s] [ IncrTimingUpdate       ]     12   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.6    3.8
[02/15 06:04:31    714s] [ MISC                   ]          0:00:15.0  (  15.5 % )     0:00:15.0 /  0:00:03.7    0.2
[02/15 06:04:31    714s] ---------------------------------------------------------------------------------------------
[02/15 06:04:31    714s]  optDesign #1 TOTAL                 0:01:36.6  ( 100.0 % )     0:01:36.6 /  0:02:04.4    1.3
[02/15 06:04:31    714s] ---------------------------------------------------------------------------------------------
[02/15 06:04:31    714s] <CMD> optDesign -postCTS -hold
[02/15 06:04:31    714s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3654.3M, totSessionCpu=0:11:54 **
[02/15 06:04:31    714s] 
[02/15 06:04:31    714s] Active Setup views: view_tt 
[02/15 06:04:31    714s] *** optDesign #2 [begin] () : totSession cpu/real = 0:11:54.3/0:07:06.6 (1.7), mem = 6276.5M
[02/15 06:04:31    714s] Info: 8 threads available for lower-level modules during optimization.
[02/15 06:04:31    714s] GigaOpt running with 8 threads.
[02/15 06:04:31    714s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:54.3/0:07:06.6 (1.7), mem = 6276.5M
[02/15 06:04:31    714s] **INFO: User settings:
[02/15 06:04:31    714s] setDesignMode -bottomRoutingLayer                              2
[02/15 06:04:31    714s] setDesignMode -process                                         45
[02/15 06:04:31    714s] setDesignMode -topRoutingLayer                                 7
[02/15 06:04:31    714s] setExtractRCMode -coupling_c_th                                0.1
[02/15 06:04:31    714s] setExtractRCMode -engine                                       preRoute
[02/15 06:04:31    714s] setExtractRCMode -relative_c_th                                1
[02/15 06:04:31    714s] setExtractRCMode -total_c_th                                   0
[02/15 06:04:31    714s] setUsefulSkewMode -opt_skew_eco_route                          false
[02/15 06:04:31    714s] setDelayCalMode -enable_high_fanout                            true
[02/15 06:04:31    714s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[02/15 06:04:31    714s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[02/15 06:04:31    714s] setDelayCalMode -engine                                        aae
[02/15 06:04:31    714s] setDelayCalMode -ignoreNetLoad                                 false
[02/15 06:04:31    714s] setDelayCalMode -socv_accuracy_mode                            low
[02/15 06:04:31    714s] setOptMode -opt_view_pruning_setup_views_active_list           { view_tt }
[02/15 06:04:31    714s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_tt}
[02/15 06:04:31    714s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_tt}
[02/15 06:04:31    714s] setOptMode -opt_drv_margin                                     0
[02/15 06:04:31    714s] setOptMode -opt_drv                                            true
[02/15 06:04:31    714s] setOptMode -opt_hold_target_slack                              0.02
[02/15 06:04:31    714s] setOptMode -opt_resize_flip_flops                              true
[02/15 06:04:31    714s] setOptMode -opt_preserve_all_sequential                        false
[02/15 06:04:31    714s] setOptMode -opt_setup_target_slack                             0.02
[02/15 06:04:31    714s] setPlaceMode -place_detail_dpt_flow                            true
[02/15 06:04:31    714s] setAnalysisMode -analysisType                                  single
[02/15 06:04:31    714s] setAnalysisMode -checkType                                     setup
[02/15 06:04:31    714s] setAnalysisMode -clkSrcPath                                    true
[02/15 06:04:31    714s] setAnalysisMode -clockPropagation                              sdcControl
[02/15 06:04:31    714s] setAnalysisMode -usefulSkew                                    true
[02/15 06:04:31    714s] 
[02/15 06:04:31    714s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/15 06:04:31    714s] 
[02/15 06:04:31    714s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:04:31    714s] Summary for sequential cells identification: 
[02/15 06:04:31    714s]   Identified SBFF number: 34
[02/15 06:04:31    714s]   Identified MBFF number: 0
[02/15 06:04:31    714s]   Identified SB Latch number: 12
[02/15 06:04:31    714s]   Identified MB Latch number: 0
[02/15 06:04:31    714s]   Not identified SBFF number: 0
[02/15 06:04:31    714s]   Not identified MBFF number: 0
[02/15 06:04:31    714s]   Not identified SB Latch number: 0
[02/15 06:04:31    714s]   Not identified MB Latch number: 0
[02/15 06:04:31    714s]   Number of sequential cells which are not FFs: 20
[02/15 06:04:31    714s]  Visiting view : view_tt
[02/15 06:04:31    714s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:04:31    714s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:04:31    714s]  Visiting view : view_tt
[02/15 06:04:31    714s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:04:31    714s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:04:31    714s] TLC MultiMap info (StdDelay):
[02/15 06:04:31    714s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:04:31    714s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:04:31    714s]  Setting StdDelay to: 6.1ps
[02/15 06:04:31    714s] 
[02/15 06:04:31    714s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:04:31    714s] Need call spDPlaceInit before registerPrioInstLoc.
[02/15 06:04:31    714s] OPERPROF: Starting DPlace-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771157071.850482
[02/15 06:04:31    714s] Processing tracks to init pin-track alignment.
[02/15 06:04:31    714s] z: 1, totalTracks: 0
[02/15 06:04:31    714s] z: 3, totalTracks: 1
[02/15 06:04:31    714s] z: 5, totalTracks: 1
[02/15 06:04:31    714s] z: 7, totalTracks: 1
[02/15 06:04:31    714s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:04:31    714s] #spOpts: rpCkHalo=4 
[02/15 06:04:31    714s] Initializing Route Infrastructure for color support ...
[02/15 06:04:31    714s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771157071.850778
[02/15 06:04:31    714s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771157071.851261
[02/15 06:04:31    714s] Route Infrastructure Initialized for color support successfully.
[02/15 06:04:31    714s] Cell systolic_top LLGs are deleted
[02/15 06:04:31    714s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:31    714s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:31    714s] # Building systolic_top llgBox search-tree.
[02/15 06:04:31    714s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771157071.858321
[02/15 06:04:31    714s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:31    714s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:31    714s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6276.5M, EPOCH TIME: 1771157071.858825
[02/15 06:04:31    714s] Max number of tech site patterns supported in site array is 256.
[02/15 06:04:31    714s] Core basic site is asap7sc7p5t
[02/15 06:04:31    714s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 06:04:31    714s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 06:04:31    714s] Fast DP-INIT is on for default
[02/15 06:04:31    714s] Keep-away cache is enable on metals: 1-10
[02/15 06:04:31    714s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 06:04:31    714s] Atter site array init, number of instance map data is 0.
[02/15 06:04:31    714s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.020, REAL:0.016, MEM:6276.5M, EPOCH TIME: 1771157071.874533
[02/15 06:04:31    714s] 
[02/15 06:04:31    714s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:04:31    714s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:04:31    714s] OPERPROF:     Starting CMU at level 3, MEM:6276.5M, EPOCH TIME: 1771157071.881583
[02/15 06:04:31    714s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.001, MEM:6276.5M, EPOCH TIME: 1771157071.883076
[02/15 06:04:31    714s] 
[02/15 06:04:31    714s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:04:31    714s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.033, REAL:0.026, MEM:6276.5M, EPOCH TIME: 1771157071.884605
[02/15 06:04:31    714s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6276.5M, EPOCH TIME: 1771157071.884656
[02/15 06:04:31    714s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771157071.884740
[02/15 06:04:31    714s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6276.5MB).
[02/15 06:04:31    714s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.045, REAL:0.038, MEM:6276.5M, EPOCH TIME: 1771157071.888884
[02/15 06:04:31    714s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6276.5M, EPOCH TIME: 1771157071.888958
[02/15 06:04:31    714s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:04:31    714s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:31    714s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:31    714s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:31    714s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.039, REAL:0.014, MEM:6276.5M, EPOCH TIME: 1771157071.902825
[02/15 06:04:31    714s] 
[02/15 06:04:31    714s] Creating Lib Analyzer ...
[02/15 06:04:32    714s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/15 06:04:32    714s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/15 06:04:32    714s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:04:32    714s] 
[02/15 06:04:32    714s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:04:32    715s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:55 mem=6276.5M
[02/15 06:04:32    715s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:55 mem=6276.5M
[02/15 06:04:32    715s] Creating Lib Analyzer, finished. 
[02/15 06:04:32    715s] **INFO: Using Advanced Metric Collection system.
[02/15 06:04:32    715s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3669.5M, totSessionCpu=0:11:55 **
[02/15 06:04:32    715s] #optDebug: { P: 45 W: 5201 FE: standard PE: none LDR: 1}
[02/15 06:04:32    715s] *** optDesign -postCTS ***
[02/15 06:04:32    715s] DRC Margin: user margin 0.0
[02/15 06:04:32    715s] Hold Target Slack: user slack 0.02
[02/15 06:04:32    715s] Setup Target Slack: user slack 0.02;
[02/15 06:04:32    715s] setUsefulSkewMode -opt_skew_eco_route false
[02/15 06:04:32    715s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771157072.509066
[02/15 06:04:32    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:32    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:32    715s] 
[02/15 06:04:32    715s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:04:32    715s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:04:32    715s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:6276.5M, EPOCH TIME: 1771157072.525000
[02/15 06:04:32    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:04:32    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:32    715s] 
[02/15 06:04:32    715s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:04:32    715s] Deleting Lib Analyzer.
[02/15 06:04:32    715s] 
[02/15 06:04:32    715s] TimeStamp Deleting Cell Server End ...
[02/15 06:04:32    715s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:04:32    715s] 
[02/15 06:04:32    715s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:04:32    715s] Summary for sequential cells identification: 
[02/15 06:04:32    715s]   Identified SBFF number: 34
[02/15 06:04:32    715s]   Identified MBFF number: 0
[02/15 06:04:32    715s]   Identified SB Latch number: 12
[02/15 06:04:32    715s]   Identified MB Latch number: 0
[02/15 06:04:32    715s]   Not identified SBFF number: 0
[02/15 06:04:32    715s]   Not identified MBFF number: 0
[02/15 06:04:32    715s]   Not identified SB Latch number: 0
[02/15 06:04:32    715s]   Not identified MB Latch number: 0
[02/15 06:04:32    715s]   Number of sequential cells which are not FFs: 20
[02/15 06:04:32    715s]  Visiting view : view_tt
[02/15 06:04:32    715s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:04:32    715s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:04:32    715s]  Visiting view : view_tt
[02/15 06:04:32    715s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:04:32    715s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:04:32    715s] TLC MultiMap info (StdDelay):
[02/15 06:04:32    715s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:04:32    715s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:04:32    715s]  Setting StdDelay to: 6.1ps
[02/15 06:04:32    715s] 
[02/15 06:04:32    715s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:04:32    715s] 
[02/15 06:04:32    715s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:04:32    715s] 
[02/15 06:04:32    715s] TimeStamp Deleting Cell Server End ...
[02/15 06:04:32    715s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6276.5M, EPOCH TIME: 1771157072.637897
[02/15 06:04:32    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:32    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:32    715s] Cell systolic_top LLGs are deleted
[02/15 06:04:32    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:32    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:32    715s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771157072.638065
[02/15 06:04:32    715s] Start to check current routing status for nets...
[02/15 06:04:32    715s] All nets are already routed correctly.
[02/15 06:04:32    715s] End to check current routing status for nets (mem=6276.5M)
[02/15 06:04:32    715s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.3/0:00:01.0 (1.3), totSession cpu/real = 0:11:55.6/0:07:07.5 (1.7), mem = 6276.5M
[02/15 06:04:32    715s] 
[02/15 06:04:32    715s] =============================================================================================
[02/15 06:04:32    715s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.14-s088_1
[02/15 06:04:32    715s] =============================================================================================
[02/15 06:04:32    715s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:04:32    715s] ---------------------------------------------------------------------------------------------
[02/15 06:04:32    715s] [ CellServerInit         ]      2   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.1    1.1
[02/15 06:04:32    715s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  59.3 % )     0:00:00.6 /  0:00:00.6    1.1
[02/15 06:04:32    715s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:32    715s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:32    715s] [ DetailPlaceInit        ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/15 06:04:32    715s] [ MISC                   ]          0:00:00.3  (  31.7 % )     0:00:00.3 /  0:00:00.6    1.9
[02/15 06:04:32    715s] ---------------------------------------------------------------------------------------------
[02/15 06:04:32    715s]  InitOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.3    1.3
[02/15 06:04:32    715s] ---------------------------------------------------------------------------------------------
[02/15 06:04:32    715s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/15 06:04:32    715s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:11:56 mem=6276.5M
[02/15 06:04:32    715s] OPERPROF: Starting DPlace-Init at level 1, MEM:6276.5M, EPOCH TIME: 1771157072.685728
[02/15 06:04:32    715s] Processing tracks to init pin-track alignment.
[02/15 06:04:32    715s] z: 1, totalTracks: 0
[02/15 06:04:32    715s] z: 3, totalTracks: 1
[02/15 06:04:32    715s] z: 5, totalTracks: 1
[02/15 06:04:32    715s] z: 7, totalTracks: 1
[02/15 06:04:32    715s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:04:32    715s] #spOpts: rpCkHalo=4 
[02/15 06:04:32    715s] Initializing Route Infrastructure for color support ...
[02/15 06:04:32    715s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771157072.685926
[02/15 06:04:32    715s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771157072.686380
[02/15 06:04:32    715s] Route Infrastructure Initialized for color support successfully.
[02/15 06:04:32    715s] Cell systolic_top LLGs are deleted
[02/15 06:04:32    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:32    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:32    715s] # Building systolic_top llgBox search-tree.
[02/15 06:04:32    715s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6276.5M, EPOCH TIME: 1771157072.692349
[02/15 06:04:32    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:32    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:32    715s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6276.5M, EPOCH TIME: 1771157072.692810
[02/15 06:04:32    715s] Max number of tech site patterns supported in site array is 256.
[02/15 06:04:32    715s] Core basic site is asap7sc7p5t
[02/15 06:04:32    715s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 06:04:32    715s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 06:04:32    715s] Fast DP-INIT is on for default
[02/15 06:04:32    715s] Keep-away cache is enable on metals: 1-10
[02/15 06:04:32    715s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 06:04:32    715s] Atter site array init, number of instance map data is 0.
[02/15 06:04:32    715s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.018, REAL:0.015, MEM:6276.5M, EPOCH TIME: 1771157072.707915
[02/15 06:04:32    715s] 
[02/15 06:04:32    715s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:04:32    715s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:04:32    715s] 
[02/15 06:04:32    715s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:04:32    715s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.029, REAL:0.025, MEM:6276.5M, EPOCH TIME: 1771157072.717807
[02/15 06:04:32    715s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6276.5M, EPOCH TIME: 1771157072.717888
[02/15 06:04:32    715s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6276.5M, EPOCH TIME: 1771157072.718043
[02/15 06:04:32    715s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6276.5MB).
[02/15 06:04:32    715s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.034, MEM:6276.5M, EPOCH TIME: 1771157072.719979
[02/15 06:04:32    715s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:11:56 mem=6276.5M
[02/15 06:04:32    715s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6276.5M, EPOCH TIME: 1771157072.735685
[02/15 06:04:32    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:04:32    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:32    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:32    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:32    715s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.042, REAL:0.016, MEM:6276.5M, EPOCH TIME: 1771157072.751249
[02/15 06:04:32    715s] GigaOpt Hold Optimizer is used
[02/15 06:04:32    715s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 8 -nativePathGroupFlow -viewPruneEffortLevel 1
[02/15 06:04:32    715s] End AAE Lib Interpolated Model. (MEM=3669.734375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:04:32    715s] 
[02/15 06:04:32    715s] Creating Lib Analyzer ...
[02/15 06:04:32    715s] 
[02/15 06:04:32    715s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:04:32    715s] Summary for sequential cells identification: 
[02/15 06:04:32    715s]   Identified SBFF number: 34
[02/15 06:04:32    715s]   Identified MBFF number: 0
[02/15 06:04:32    715s]   Identified SB Latch number: 12
[02/15 06:04:32    715s]   Identified MB Latch number: 0
[02/15 06:04:32    715s]   Not identified SBFF number: 0
[02/15 06:04:32    715s]   Not identified MBFF number: 0
[02/15 06:04:32    715s]   Not identified SB Latch number: 0
[02/15 06:04:32    715s]   Not identified MB Latch number: 0
[02/15 06:04:32    715s]   Number of sequential cells which are not FFs: 20
[02/15 06:04:32    715s]  Visiting view : view_tt
[02/15 06:04:32    715s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:04:32    715s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:04:32    715s]  Visiting view : view_tt
[02/15 06:04:32    715s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:04:32    715s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:04:32    715s] TLC MultiMap info (StdDelay):
[02/15 06:04:32    715s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:04:32    715s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:04:32    715s]  Setting StdDelay to: 6.1ps
[02/15 06:04:32    715s] 
[02/15 06:04:32    715s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:04:32    715s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/15 06:04:32    715s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/15 06:04:32    715s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:04:32    715s] 
[02/15 06:04:32    715s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:04:33    716s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:56 mem=6276.5M
[02/15 06:04:33    716s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:56 mem=6276.5M
[02/15 06:04:33    716s] Creating Lib Analyzer, finished. 
[02/15 06:04:33    716s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:56 mem=6276.5M ***
[02/15 06:04:33    716s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:56.4/0:07:08.2 (1.7), mem = 6276.5M
[02/15 06:04:33    716s] Effort level <high> specified for reg2reg path_group
[02/15 06:04:33    718s] Saving timing graph ...
[02/15 06:04:34    720s] TG backup dir: /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/opt_timing_graph_Cv223o
[02/15 06:04:34    720s] Disk Usage:
[02/15 06:04:34    720s] Filesystem            1K-blocks      Used Available Use% Mounted on
[02/15 06:04:34    720s] /dev/mapper/rhel-home 412642448 362617500  50024948  88% /home
[02/15 06:04:34    721s] Done save timing graph
[02/15 06:04:34    721s] Disk Usage:
[02/15 06:04:34    721s] Filesystem            1K-blocks      Used Available Use% Mounted on
[02/15 06:04:34    721s] /dev/mapper/rhel-home 412642448 362638912  50003536  88% /home
[02/15 06:04:34    721s] 
[02/15 06:04:34    721s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:04:34    721s] Deleting Lib Analyzer.
[02/15 06:04:34    721s] 
[02/15 06:04:34    721s] TimeStamp Deleting Cell Server End ...
[02/15 06:04:35    722s] Starting delay calculation for Hold views
[02/15 06:04:35    722s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/15 06:04:35    722s] #################################################################################
[02/15 06:04:35    722s] # Design Stage: PreRoute
[02/15 06:04:35    722s] # Design Name: systolic_top
[02/15 06:04:35    722s] # Design Mode: 45nm
[02/15 06:04:35    722s] # Analysis Mode: MMMC Non-OCV 
[02/15 06:04:35    722s] # Parasitics Mode: No SPEF/RCDB 
[02/15 06:04:35    722s] # Signoff Settings: SI Off 
[02/15 06:04:35    722s] #################################################################################
[02/15 06:04:35    723s] Calculate delays in Single mode...
[02/15 06:04:35    723s] Topological Sorting (REAL = 0:00:00.0, MEM = 6324.6M, InitMEM = 6324.6M)
[02/15 06:04:35    723s] Start delay calculation (fullDC) (8 T). (MEM=3964.86)
[02/15 06:04:35    723s] End AAE Lib Interpolated Model. (MEM=3976.312500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:04:36    729s] Total number of fetched objects 8728
[02/15 06:04:36    729s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[02/15 06:04:36    729s] End delay calculation. (MEM=3998.37 CPU=0:00:05.4 REAL=0:00:01.0)
[02/15 06:04:36    729s] End delay calculation (fullDC). (MEM=3998.37 CPU=0:00:06.1 REAL=0:00:01.0)
[02/15 06:04:36    729s] *** CDM Built up (cpu=0:00:06.2  real=0:00:01.0  mem= 6336.1M) ***
[02/15 06:04:36    730s] *** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:01.0 totSessionCpu=0:12:10 mem=6336.1M)
[02/15 06:04:36    730s] 
[02/15 06:04:36    730s] Active hold views:
[02/15 06:04:36    730s]  view_tt
[02/15 06:04:36    730s]   Dominating endpoints: 0
[02/15 06:04:36    730s]   Dominating TNS: -0.000
[02/15 06:04:36    730s] 
[02/15 06:04:36    730s] Done building cte hold timing graph (fixHold) cpu=0:00:14.4 real=0:00:03.0 totSessionCpu=0:12:11 mem=6368.1M ***
[02/15 06:04:37    731s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:14.9 real=0:00:04.0 totSessionCpu=0:12:11 mem=6368.1M ***
[02/15 06:04:37    731s] Restoring timing graph ...
[02/15 06:04:38    732s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[02/15 06:04:38    732s] Done restore timing graph
[02/15 06:04:38    732s] Done building cte setup timing graph (fixHold) cpu=0:00:16.1 real=0:00:05.0 totSessionCpu=0:12:12 mem=6413.1M ***
[02/15 06:04:38    733s] *info: category slack lower bound [L 0.0] default
[02/15 06:04:38    733s] *info: category slack lower bound [H 0.0] reg2reg 
[02/15 06:04:38    733s] --------------------------------------------------- 
[02/15 06:04:38    733s]    Setup Violation Summary with Target Slack (0.020 ns)
[02/15 06:04:38    733s] --------------------------------------------------- 
[02/15 06:04:38    733s]          WNS    reg2regWNS
[02/15 06:04:38    733s]     0.005 ns      0.005 ns
[02/15 06:04:38    733s] --------------------------------------------------- 
[02/15 06:04:38    733s] OPTC: m4 20.0 50.0 [ 75.0 20.0 50.0 ]
[02/15 06:04:38    733s] OPTC: view 50.0:75.0 [ 0.0500 ]
[02/15 06:04:39    737s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/15 06:04:39    737s] 
[02/15 06:04:39    737s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:04:39    737s] Summary for sequential cells identification: 
[02/15 06:04:39    737s]   Identified SBFF number: 34
[02/15 06:04:39    737s]   Identified MBFF number: 0
[02/15 06:04:39    737s]   Identified SB Latch number: 12
[02/15 06:04:39    737s]   Identified MB Latch number: 0
[02/15 06:04:39    737s]   Not identified SBFF number: 0
[02/15 06:04:39    737s]   Not identified MBFF number: 0
[02/15 06:04:39    737s]   Not identified SB Latch number: 0
[02/15 06:04:39    737s]   Not identified MB Latch number: 0
[02/15 06:04:39    737s]   Number of sequential cells which are not FFs: 20
[02/15 06:04:39    737s]  Visiting view : view_tt
[02/15 06:04:39    737s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:04:39    737s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:04:39    737s]  Visiting view : view_tt
[02/15 06:04:39    737s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:04:39    737s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:04:39    737s] TLC MultiMap info (StdDelay):
[02/15 06:04:39    737s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:04:39    737s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:04:39    737s]  Setting StdDelay to: 6.1ps
[02/15 06:04:39    737s] 
[02/15 06:04:39    737s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:04:39    737s] 
[02/15 06:04:39    737s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:04:39    737s] 
[02/15 06:04:39    737s] TimeStamp Deleting Cell Server End ...
[02/15 06:04:39    737s] 
[02/15 06:04:39    737s] Creating Lib Analyzer ...
[02/15 06:04:39    737s] 
[02/15 06:04:39    737s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:04:39    737s] Summary for sequential cells identification: 
[02/15 06:04:39    737s]   Identified SBFF number: 34
[02/15 06:04:39    737s]   Identified MBFF number: 0
[02/15 06:04:39    737s]   Identified SB Latch number: 12
[02/15 06:04:39    737s]   Identified MB Latch number: 0
[02/15 06:04:39    737s]   Not identified SBFF number: 0
[02/15 06:04:39    737s]   Not identified MBFF number: 0
[02/15 06:04:39    737s]   Not identified SB Latch number: 0
[02/15 06:04:39    737s]   Not identified MB Latch number: 0
[02/15 06:04:39    737s]   Number of sequential cells which are not FFs: 20
[02/15 06:04:39    737s]  Visiting view : view_tt
[02/15 06:04:39    737s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:04:39    737s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:04:39    737s]  Visiting view : view_tt
[02/15 06:04:39    737s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:04:39    737s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:04:39    737s] TLC MultiMap info (StdDelay):
[02/15 06:04:39    737s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:04:39    737s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:04:39    737s]  Setting StdDelay to: 6.1ps
[02/15 06:04:39    737s] 
[02/15 06:04:39    737s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:04:39    737s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/15 06:04:39    737s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/15 06:04:39    737s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:04:39    737s] 
[02/15 06:04:39    737s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:04:40    738s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:18 mem=6413.1M
[02/15 06:04:40    738s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:18 mem=6413.1M
[02/15 06:04:40    738s] Creating Lib Analyzer, finished. 
[02/15 06:04:40    738s] 
[02/15 06:04:40    738s] *Info: minBufDelay = 8.9 ps, libStdDelay = 6.1 ps, minBufSize = 14929920 (4.0)
[02/15 06:04:40    738s] *Info: worst delay setup view: view_tt
[02/15 06:04:40    738s] Footprint list for hold buffering (delay unit: ps)
[02/15 06:04:40    738s] =================================================================
[02/15 06:04:40    738s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[02/15 06:04:40    738s] ------------------------------------------------------------------
[02/15 06:04:40    738s] *Info:        8.9       1.00     39.47    4.0  40.36 HB1xp67_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       10.4       1.00     45.11    4.0  45.53 HB1xp67_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] *Info:       11.8       1.00     14.35    5.0  13.53 BUFx2_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       13.9       1.00     15.89    5.0  15.24 BUFx2_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] *Info:       22.6       1.00     39.99    5.0  40.91 HB2xp67_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       27.1       1.00     45.11    5.0  46.31 HB2xp67_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] *Info:       10.6       1.15      9.23    6.0   9.09 BUFx3_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       12.4       1.00     11.28    6.0  10.26 BUFx3_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] *Info:       30.2       1.00     39.99    6.0  41.64 HB3xp67_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       36.0       1.00     45.63    6.0  47.35 HB3xp67_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] *Info:       16.3       1.00      7.69    7.0   6.88 BUFx4_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       18.5       1.00      9.23    7.0   7.76 BUFx4_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] *Info:       38.4       1.20     41.01    7.0  42.49 HB4xp67_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       45.4       1.21     46.65    7.0  48.54 HB4xp67_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] *Info:       13.8       1.07      6.15    8.0   5.53 BUFx5_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       15.6       1.00      7.18    8.0   6.24 BUFx5_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] *Info:       11.3       1.11      7.18    8.0   6.82 BUFx4f_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       13.3       1.11      8.20    8.0   7.67 BUFx4f_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] *Info:       11.0       1.00      5.13   10.0   4.63 BUFx6f_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       11.8       1.08      5.64   10.0   5.20 BUFx6f_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] *Info:       15.6       1.00      4.61   12.0   3.53 BUFx8_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       17.6       1.00      5.64   12.0   3.97 BUFx8_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] *Info:       14.0       1.00      4.10   14.0   2.89 BUFx10_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       15.2       1.05      4.61   14.0   3.23 BUFx10_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] *Info:       15.7       1.00      3.59   16.0   2.49 BUFx12_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       16.8       1.04      4.10   16.0   2.78 BUFx12_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] *Info:       11.7       1.04      3.59   18.0   2.47 BUFx12f_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       13.0       1.08      4.10   18.0   2.74 BUFx12f_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] *Info:       13.0       1.05      2.56   22.0   1.97 BUFx16f_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       14.8       1.06      2.56   22.0   2.16 BUFx16f_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] *Info:       16.6       1.03      2.05   30.0   1.60 BUFx24_ASAP7_75t_SL (A,Y)
[02/15 06:04:40    738s] *Info:       18.5       1.04      2.05   30.0   1.72 BUFx24_ASAP7_75t_L (A,Y)
[02/15 06:04:40    738s] =================================================================
[02/15 06:04:40    738s] 
[02/15 06:04:40    738s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:04:40    738s] Deleting Lib Analyzer.
[02/15 06:04:40    738s] 
[02/15 06:04:40    738s] TimeStamp Deleting Cell Server End ...
[02/15 06:04:40    738s] 
[02/15 06:04:40    738s] Creating Lib Analyzer ...
[02/15 06:04:40    738s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:04:40    738s] 
[02/15 06:04:40    738s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:04:40    738s] Summary for sequential cells identification: 
[02/15 06:04:40    738s]   Identified SBFF number: 34
[02/15 06:04:40    738s]   Identified MBFF number: 0
[02/15 06:04:40    738s]   Identified SB Latch number: 12
[02/15 06:04:40    738s]   Identified MB Latch number: 0
[02/15 06:04:40    738s]   Not identified SBFF number: 0
[02/15 06:04:40    738s]   Not identified MBFF number: 0
[02/15 06:04:40    738s]   Not identified SB Latch number: 0
[02/15 06:04:40    738s]   Not identified MB Latch number: 0
[02/15 06:04:40    738s]   Number of sequential cells which are not FFs: 20
[02/15 06:04:40    738s]  Visiting view : view_tt
[02/15 06:04:40    738s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:04:40    738s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:04:40    738s]  Visiting view : view_tt
[02/15 06:04:40    738s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:04:40    738s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:04:40    738s] TLC MultiMap info (StdDelay):
[02/15 06:04:40    738s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:04:40    738s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:04:40    738s]  Setting StdDelay to: 6.1ps
[02/15 06:04:40    738s] 
[02/15 06:04:40    738s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:04:40    738s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/15 06:04:40    738s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/15 06:04:40    738s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:04:40    738s] 
[02/15 06:04:40    738s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:04:41    739s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:19 mem=6413.1M
[02/15 06:04:41    739s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:19 mem=6413.1M
[02/15 06:04:41    739s] Creating Lib Analyzer, finished. 
[02/15 06:04:41    739s] Hold Timer stdDelay =  6.1ps
[02/15 06:04:41    739s]  Visiting view : view_tt
[02/15 06:04:41    739s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:04:41    739s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:04:41    739s] Hold Timer stdDelay =  6.1ps (view_tt)
[02/15 06:04:41    739s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6413.1M, EPOCH TIME: 1771157081.411212
[02/15 06:04:41    739s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:41    739s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:41    739s] 
[02/15 06:04:41    739s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:04:41    739s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:04:41    739s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.026, REAL:0.026, MEM:6413.1M, EPOCH TIME: 1771157081.436845
[02/15 06:04:41    739s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:04:41    739s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:41    739s] 
OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_tt
Hold views included:
 view_tt

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.025  |  0.028  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.034  |  0.034  |  0.446  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.798%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------

[02/15 06:04:41    739s] **optDesign ... cpu = 0:00:25, real = 0:00:10, mem = 3647.5M, totSessionCpu=0:12:19 **
[02/15 06:04:41    739s] Begin: Collecting metrics
[02/15 06:04:41    739s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.025 | 0.025 |   0 |       56.80 | 0:00:08  |        6413 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[02/15 06:04:41    739s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4331.9M, current mem=3647.5M)

[02/15 06:04:41    739s] End: Collecting metrics
[02/15 06:04:41    739s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:23.3/0:00:08.4 (2.8), totSession cpu/real = 0:12:19.7/0:07:16.6 (1.7), mem = 6413.1M
[02/15 06:04:41    739s] 
[02/15 06:04:41    739s] =============================================================================================
[02/15 06:04:41    739s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              23.14-s088_1
[02/15 06:04:41    739s] =============================================================================================
[02/15 06:04:41    739s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:04:41    739s] ---------------------------------------------------------------------------------------------
[02/15 06:04:41    739s] [ ViewPruning            ]      5   0:00:00.4  (   4.2 % )     0:00:00.6 /  0:00:02.9    4.7
[02/15 06:04:41    739s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.3    2.2
[02/15 06:04:41    739s] [ MetricReport           ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/15 06:04:41    739s] [ DrvReport              ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.3    3.0
[02/15 06:04:41    739s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.0 % )     0:00:00.3 /  0:00:01.3    4.0
[02/15 06:04:41    739s] [ CellServerInit         ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/15 06:04:41    739s] [ LibAnalyzerInit        ]      2   0:00:01.7  (  20.7 % )     0:00:01.7 /  0:00:01.8    1.1
[02/15 06:04:41    739s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:41    739s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[02/15 06:04:41    739s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:41    739s] [ ReportTranViolation    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 06:04:41    739s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 06:04:41    739s] [ HoldTimerNodeList      ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/15 06:04:41    739s] [ UpdateTimingGraph      ]      5   0:00:00.3  (   3.3 % )     0:00:01.9 /  0:00:09.5    5.1
[02/15 06:04:41    739s] [ FullDelayCalc          ]      1   0:00:01.1  (  12.7 % )     0:00:01.1 /  0:00:06.2    5.8
[02/15 06:04:41    739s] [ TimingUpdate           ]     11   0:00:01.3  (  15.4 % )     0:00:01.3 /  0:00:06.7    5.1
[02/15 06:04:41    739s] [ TimingReport           ]      2   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.4    2.3
[02/15 06:04:41    739s] [ IncrTimingUpdate       ]      4   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:01.2    5.0
[02/15 06:04:41    739s] [ SaveTimingGraph        ]      1   0:00:00.4  (   5.3 % )     0:00:00.4 /  0:00:00.8    1.9
[02/15 06:04:41    739s] [ RestoreTimingGraph     ]      1   0:00:00.5  (   5.7 % )     0:00:00.5 /  0:00:00.6    1.3
[02/15 06:04:41    739s] [ MISC                   ]          0:00:01.4  (  16.5 % )     0:00:01.4 /  0:00:02.8    2.0
[02/15 06:04:41    739s] ---------------------------------------------------------------------------------------------
[02/15 06:04:41    739s]  BuildHoldData #1 TOTAL             0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:23.3    2.8
[02/15 06:04:41    739s] ---------------------------------------------------------------------------------------------
[02/15 06:04:41    739s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:12:19.7/0:07:16.6 (1.7), mem = 6413.1M
[02/15 06:04:41    739s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.30
[02/15 06:04:41    739s] #optDebug: Start CG creation (mem=6413.1M)
[02/15 06:04:41    739s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:04:42    740s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:04:42    740s] ToF 281.2100um
[02/15 06:04:42    740s] (cpu=0:00:00.7, mem=6413.1M)
[02/15 06:04:42    740s]  ...processing cgPrt (cpu=0:00:00.7, mem=6413.1M)
[02/15 06:04:42    740s]  ...processing cgEgp (cpu=0:00:00.7, mem=6413.1M)
[02/15 06:04:42    740s]  ...processing cgPbk (cpu=0:00:00.7, mem=6413.1M)
[02/15 06:04:42    740s]  ...processing cgNrb(cpu=0:00:00.7, mem=6413.1M)
[02/15 06:04:42    740s]  ...processing cgObs (cpu=0:00:00.7, mem=6413.1M)
[02/15 06:04:42    740s]  ...processing cgCon (cpu=0:00:00.7, mem=6413.1M)
[02/15 06:04:42    740s]  ...processing cgPdm (cpu=0:00:00.7, mem=6413.1M)
[02/15 06:04:42    740s] #optDebug: Finish CG creation (cpu=0:00:00.7, mem=6413.1M)
[02/15 06:04:42    740s] 
[02/15 06:04:42    740s] Active Setup views: view_tt 
[02/15 06:04:43    740s] HoldSingleBuffer minRootGain=4
[02/15 06:04:43    740s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4320 dbu)
[02/15 06:04:43    740s] HoldSingleBuffer minRootGain=4
[02/15 06:04:43    740s] HoldSingleBuffer minRootGain=4
[02/15 06:04:43    740s] HoldSingleBuffer minRootGain=4
[02/15 06:04:43    740s] *info: Run optDesign holdfix with 8 threads.
[02/15 06:04:43    740s] Info: 22 nets with fixed/cover wires excluded.
[02/15 06:04:43    740s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:04:43    741s] --------------------------------------------------- 
[02/15 06:04:43    741s]    Hold Timing Summary  - Initial 
[02/15 06:04:43    741s] --------------------------------------------------- 
[02/15 06:04:43    741s]  Target slack:       0.0200 ns
[02/15 06:04:43    741s]  View: view_tt 
[02/15 06:04:43    741s]    WNS:       0.0344  >>>  WNS:       0.0144 with TargetSlack
[02/15 06:04:43    741s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[02/15 06:04:43    741s]    VP :            0  >>>  VP:            0  with TargetSlack
[02/15 06:04:43    741s]    Worst hold path end point: u_skew_a_skew_2_r1_reg[4]/D
[02/15 06:04:43    741s] --------------------------------------------------- 
[02/15 06:04:43    741s] *** Hold timing is met. Hold fixing is not needed 
[02/15 06:04:43    741s] **INFO: total 0 insts, 0 nets marked don't touch
[02/15 06:04:43    741s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[02/15 06:04:43    741s] **INFO: total 0 insts, 0 nets unmarked don't touch
[02/15 06:04:43    741s]    Hold Timing Snapshot:
[02/15 06:04:43    741s]              All PG WNS: 0.000
[02/15 06:04:43    741s]              All PG TNS: 0.000
[02/15 06:04:43    741s] Begin: Collecting metrics
[02/15 06:04:43    741s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.025 | 0.025 |   0 |       56.80 | 0:00:08  |        6413 |    0 |   0 |
| hold_fixing     |           |       |     |             | 0:00:02  |        6509 |      |     |
 ----------------------------------------------------------------------------------------------- 
[02/15 06:04:43    741s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3727.2M, current mem=3727.2M)

[02/15 06:04:43    741s] End: Collecting metrics
[02/15 06:04:43    741s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.30
[02/15 06:04:43    741s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:12:21.2/0:07:18.1 (1.7), mem = 6413.1M
[02/15 06:04:43    741s] 
[02/15 06:04:43    741s] =============================================================================================
[02/15 06:04:43    741s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    23.14-s088_1
[02/15 06:04:43    741s] =============================================================================================
[02/15 06:04:43    741s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:04:43    741s] ---------------------------------------------------------------------------------------------
[02/15 06:04:43    741s] [ MetricReport           ]      1   0:00:00.2  (  12.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/15 06:04:43    741s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:43    741s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:04:43    741s] [ ChannelGraphInit       ]      1   0:00:00.7  (  44.3 % )     0:00:00.7 /  0:00:00.7    1.0
[02/15 06:04:43    741s] [ MISC                   ]          0:00:00.7  (  43.7 % )     0:00:00.7 /  0:00:00.6    1.0
[02/15 06:04:43    741s] ---------------------------------------------------------------------------------------------
[02/15 06:04:43    741s]  HoldOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[02/15 06:04:43    741s] ---------------------------------------------------------------------------------------------
[02/15 06:04:43    741s] 
[02/15 06:04:43    741s] Active setup views:
[02/15 06:04:43    741s]  view_tt
[02/15 06:04:43    741s]   Dominating endpoints: 0
[02/15 06:04:43    741s]   Dominating TNS: -0.000
[02/15 06:04:43    741s] 
[02/15 06:04:43    741s] OPTC: user 20.0
[02/15 06:04:43    742s] OPTC: user 20.0
[02/15 06:04:43    742s] (I)      Running eGR regular flow
[02/15 06:04:43    742s] Running assign ptn pin
[02/15 06:04:43    742s] Running config msv constraints
[02/15 06:04:43    742s] Running pre-eGR process
[02/15 06:04:43    742s] [NR-eGR] Started Early Global Route ( Curr Mem: 5.36 MB )
[02/15 06:04:43    742s] (I)      Initializing eGR engine (regular)
[02/15 06:04:43    742s] Set min layer with design mode ( 2 )
[02/15 06:04:43    742s] Set max layer with design mode ( 7 )
[02/15 06:04:43    742s] (I)      clean place blk overflow:
[02/15 06:04:43    742s] (I)      H : enabled 1.00 0
[02/15 06:04:43    742s] (I)      V : enabled 1.00 0
[02/15 06:04:43    742s] (I)      Initializing eGR engine (regular)
[02/15 06:04:43    742s] Set min layer with design mode ( 2 )
[02/15 06:04:43    742s] Set max layer with design mode ( 7 )
[02/15 06:04:43    742s] (I)      clean place blk overflow:
[02/15 06:04:43    742s] (I)      H : enabled 1.00 0
[02/15 06:04:43    742s] (I)      V : enabled 1.00 0
[02/15 06:04:43    742s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.36 MB )
[02/15 06:04:43    742s] (I)      Running eGR Regular flow
[02/15 06:04:43    742s] (I)      # wire layers (front) : 11
[02/15 06:04:43    742s] (I)      # wire layers (back)  : 0
[02/15 06:04:43    742s] (I)      min wire layer : 1
[02/15 06:04:43    742s] (I)      max wire layer : 10
[02/15 06:04:43    742s] (I)      # cut layers (front) : 10
[02/15 06:04:43    742s] (I)      # cut layers (back)  : 0
[02/15 06:04:43    742s] (I)      min cut layer : 1
[02/15 06:04:43    742s] (I)      max cut layer : 9
[02/15 06:04:43    742s] (I)      ================================ Layers ================================
[02/15 06:04:43    742s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:04:43    742s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/15 06:04:43    742s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:04:43    742s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/15 06:04:43    742s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[02/15 06:04:43    742s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:04:43    742s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[02/15 06:04:43    742s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:04:43    742s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[02/15 06:04:43    742s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[02/15 06:04:43    742s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[02/15 06:04:43    742s] (I)      |  4 |  4 |      M4 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:04:43    742s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[02/15 06:04:43    742s] (I)      |  5 |  5 |      M5 |    wire |      2 |       |   384 |   384 |   768 |
[02/15 06:04:43    742s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[02/15 06:04:43    742s] (I)      |  6 |  6 |      M6 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:04:43    742s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[02/15 06:04:43    742s] (I)      |  7 |  7 |      M7 |    wire |      2 |       |   512 |   512 |  1024 |
[02/15 06:04:43    742s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[02/15 06:04:43    742s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:04:43    742s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[02/15 06:04:43    742s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[02/15 06:04:43    742s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[02/15 06:04:43    742s] (I)      | 10 | 10 |     Pad |    wire |      1 |       | 32000 | 32000 | 64000 |
[02/15 06:04:43    742s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:04:43    742s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/15 06:04:43    742s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[02/15 06:04:43    742s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[02/15 06:04:43    742s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[02/15 06:04:43    742s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/15 06:04:43    742s] (I)      Started Import and model ( Curr Mem: 5.36 MB )
[02/15 06:04:43    742s] (I)      == Non-default Options ==
[02/15 06:04:43    742s] (I)      Build term to term wires                           : false
[02/15 06:04:43    742s] (I)      Maximum routing layer                              : 7
[02/15 06:04:43    742s] (I)      Top routing layer                                  : 7
[02/15 06:04:43    742s] (I)      Number of threads                                  : 8
[02/15 06:04:43    742s] (I)      Route tie net to shape                             : auto
[02/15 06:04:43    742s] (I)      Method to set GCell size                           : row
[02/15 06:04:43    742s] (I)      Tie hi/lo max fanout                               : 5
[02/15 06:04:43    742s] (I)      Tie hi/lo max distance                             : 10.800000
[02/15 06:04:43    742s] (I)      Counted 3466 PG shapes. eGR will not process PG shapes layer by layer.
[02/15 06:04:43    742s] Removed 1 out of boundary tracks from layer 2
[02/15 06:04:43    742s] Removed 1 out of boundary tracks from layer 2
[02/15 06:04:43    742s] (I)      ============== Pin Summary ==============
[02/15 06:04:43    742s] (I)      +-------+--------+---------+------------+
[02/15 06:04:43    742s] (I)      | Layer | # pins | % total |      Group |
[02/15 06:04:43    742s] (I)      +-------+--------+---------+------------+
[02/15 06:04:43    742s] (I)      |     1 |  28715 |   92.19 |        Pin |
[02/15 06:04:43    742s] (I)      |     2 |   2431 |    7.81 | Pin access |
[02/15 06:04:43    742s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/15 06:04:43    742s] (I)      |     4 |      0 |    0.00 |      Other |
[02/15 06:04:43    742s] (I)      |     5 |      0 |    0.00 |      Other |
[02/15 06:04:43    742s] (I)      |     6 |      0 |    0.00 |      Other |
[02/15 06:04:43    742s] (I)      |     7 |      0 |    0.00 |      Other |
[02/15 06:04:43    742s] (I)      |     8 |      0 |    0.00 |      Other |
[02/15 06:04:43    742s] (I)      |     9 |      0 |    0.00 |      Other |
[02/15 06:04:43    742s] (I)      |    10 |      0 |    0.00 |      Other |
[02/15 06:04:43    742s] (I)      +-------+--------+---------+------------+
[02/15 06:04:43    742s] (I)      Custom ignore net properties:
[02/15 06:04:43    742s] (I)      1 : NotLegal
[02/15 06:04:43    742s] (I)      Default ignore net properties:
[02/15 06:04:43    742s] (I)      1 : Special
[02/15 06:04:43    742s] (I)      2 : Analog
[02/15 06:04:43    742s] (I)      3 : Fixed
[02/15 06:04:43    742s] (I)      4 : Skipped
[02/15 06:04:43    742s] (I)      5 : MixedSignal
[02/15 06:04:43    742s] (I)      Prerouted net properties:
[02/15 06:04:43    742s] (I)      1 : NotLegal
[02/15 06:04:43    742s] (I)      2 : Special
[02/15 06:04:43    742s] (I)      3 : Analog
[02/15 06:04:43    742s] (I)      4 : Fixed
[02/15 06:04:43    742s] (I)      5 : Skipped
[02/15 06:04:43    742s] (I)      6 : MixedSignal
[02/15 06:04:43    742s] [NR-eGR] Early global route reroute all routable nets
[02/15 06:04:43    742s] (I)      Use row-based GCell size
[02/15 06:04:43    742s] (I)      Use row-based GCell align
[02/15 06:04:43    742s] (I)      layer 0 area = 170496
[02/15 06:04:43    742s] (I)      layer 1 area = 170496
[02/15 06:04:43    742s] (I)      layer 2 area = 170496
[02/15 06:04:43    742s] (I)      layer 3 area = 512000
[02/15 06:04:43    742s] (I)      layer 4 area = 512000
[02/15 06:04:43    742s] (I)      layer 5 area = 560000
[02/15 06:04:43    742s] (I)      layer 6 area = 560000
[02/15 06:04:43    742s] (I)      GCell unit size   : 4320
[02/15 06:04:43    742s] (I)      GCell multiplier  : 1
[02/15 06:04:43    742s] (I)      GCell row height  : 4320
[02/15 06:04:43    742s] (I)      Actual row height : 4320
[02/15 06:04:43    742s] (I)      GCell align ref   : 24880 24880
[02/15 06:04:43    742s] missing default track structure on layer 1
[02/15 06:04:43    742s] [NR-eGR] Track table information for default rule: 
[02/15 06:04:43    742s] [NR-eGR] M1 has no routable track
[02/15 06:04:43    742s] [NR-eGR] M2 has non-uniform track structure
[02/15 06:04:43    742s] [NR-eGR] M3 has single uniform track structure
[02/15 06:04:43    742s] [NR-eGR] M4 has single uniform track structure
[02/15 06:04:43    742s] [NR-eGR] M5 has single uniform track structure
[02/15 06:04:43    742s] [NR-eGR] M6 has single uniform track structure
[02/15 06:04:43    742s] [NR-eGR] M7 has single uniform track structure
[02/15 06:04:43    742s] [NR-eGR] M8 has single uniform track structure
[02/15 06:04:43    742s] [NR-eGR] M9 has single uniform track structure
[02/15 06:04:43    742s] [NR-eGR] Pad has single uniform track structure
[02/15 06:04:43    742s] (I)      ============== Default via ===============
[02/15 06:04:43    742s] (I)      +---+------------------+-----------------+
[02/15 06:04:43    742s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[02/15 06:04:43    742s] (I)      +---+------------------+-----------------+
[02/15 06:04:43    742s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[02/15 06:04:43    742s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[02/15 06:04:43    742s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[02/15 06:04:43    742s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[02/15 06:04:43    742s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[02/15 06:04:43    742s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[02/15 06:04:43    742s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[02/15 06:04:43    742s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[02/15 06:04:43    742s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[02/15 06:04:43    742s] (I)      +---+------------------+-----------------+
[02/15 06:04:43    742s] (I)      Design has 0 placement macros with 0 shapes. 
[02/15 06:04:43    742s] [NR-eGR] Read 5650 PG shapes
[02/15 06:04:43    742s] [NR-eGR] Read 0 clock shapes
[02/15 06:04:43    742s] [NR-eGR] Read 0 other shapes
[02/15 06:04:43    742s] [NR-eGR] #Routing Blockages  : 0
[02/15 06:04:43    742s] [NR-eGR] #Bump Blockages     : 0
[02/15 06:04:43    742s] [NR-eGR] #Instance Blockages : 10328
[02/15 06:04:43    742s] [NR-eGR] #PG Blockages       : 5650
[02/15 06:04:43    742s] [NR-eGR] #Halo Blockages     : 0
[02/15 06:04:43    742s] [NR-eGR] #Boundary Blockages : 0
[02/15 06:04:43    742s] [NR-eGR] #Clock Blockages    : 0
[02/15 06:04:43    742s] [NR-eGR] #Other Blockages    : 0
[02/15 06:04:43    742s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/15 06:04:43    742s] [NR-eGR] #prerouted nets         : 22
[02/15 06:04:43    742s] [NR-eGR] #prerouted special nets : 0
[02/15 06:04:43    742s] [NR-eGR] #prerouted wires        : 3274
[02/15 06:04:43    742s] [NR-eGR] Read 8344 nets ( ignored 22 )
[02/15 06:04:43    742s] (I)        Front-side 8344 ( ignored 22 )
[02/15 06:04:43    742s] (I)        Back-side  0 ( ignored 0 )
[02/15 06:04:43    742s] (I)        Both-side  0 ( ignored 0 )
[02/15 06:04:43    742s] (I)      handle routing halo
[02/15 06:04:43    742s] (I)      Reading macro buffers
[02/15 06:04:43    742s] (I)      Number of macro buffers: 0
[02/15 06:04:43    742s] (I)      early_global_route_priority property id does not exist.
[02/15 06:04:43    742s] (I)      Read Num Blocks=16411  Num Prerouted Wires=3274  Num CS=0
[02/15 06:04:43    742s] (I)      Layer 1 (H) : #blockages 13016 : #preroutes 1936
[02/15 06:04:43    742s] (I)      Layer 2 (V) : #blockages 2688 : #preroutes 1008
[02/15 06:04:43    742s] (I)      Layer 3 (H) : #blockages 353 : #preroutes 290
[02/15 06:04:43    742s] (I)      Layer 4 (V) : #blockages 184 : #preroutes 38
[02/15 06:04:43    742s] (I)      Layer 5 (H) : #blockages 102 : #preroutes 2
[02/15 06:04:43    742s] (I)      Layer 6 (V) : #blockages 68 : #preroutes 0
[02/15 06:04:43    742s] (I)      Track adjustment: Reducing 25162 tracks (15.00%) for Layer4
[02/15 06:04:43    742s] (I)      Track adjustment: Reducing 23538 tracks (15.00%) for Layer5
[02/15 06:04:43    742s] (I)      Track adjustment: Reducing 18810 tracks (15.00%) for Layer6
[02/15 06:04:43    742s] (I)      Track adjustment: Reducing 19006 tracks (15.00%) for Layer7
[02/15 06:04:43    742s] (I)      Number of ignored nets                =     22
[02/15 06:04:43    742s] (I)      Number of connected nets              =      0
[02/15 06:04:43    742s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[02/15 06:04:43    742s] (I)      Number of clock nets                  =     22.  Ignored: No
[02/15 06:04:43    742s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/15 06:04:43    742s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/15 06:04:43    742s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/15 06:04:43    742s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/15 06:04:43    742s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/15 06:04:43    742s] (I)      Ndr track 0 does not exist
[02/15 06:04:43    742s] (I)      ---------------------Grid Graph Info--------------------
[02/15 06:04:43    742s] (I)      Routing area        : (0, 0) - (771200, 771200)
[02/15 06:04:43    742s] (I)      Core area           : (24880, 24880) - (746320, 746320)
[02/15 06:04:43    742s] (I)      Site width          :   864  (dbu)
[02/15 06:04:43    742s] (I)      Row height          :  4320  (dbu)
[02/15 06:04:43    742s] (I)      GCell row height    :  4320  (dbu)
[02/15 06:04:43    742s] (I)      GCell width         :  4320  (dbu)
[02/15 06:04:43    742s] (I)      GCell height        :  4320  (dbu)
[02/15 06:04:43    742s] (I)      Grid                :   178   178     7
[02/15 06:04:43    742s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[02/15 06:04:43    742s] (I)      Layer name         :    M1    M2    M3    M4    M5    M6    M7
[02/15 06:04:43    742s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[02/15 06:04:43    742s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[02/15 06:04:43    742s] (I)      Default wire width  :   288   288   288   384   384   512   512
[02/15 06:04:43    742s] (I)      Default wire space  :   288   288   288   384   384   512   512
[02/15 06:04:43    742s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[02/15 06:04:43    742s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[02/15 06:04:43    742s] (I)      First track coord   : -2147483648  3280   688  1120   688   688   688
[02/15 06:04:43    742s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[02/15 06:04:43    742s] (I)      Total num of tracks :     0  1245  1338  1003   892   753   753
[02/15 06:04:43    742s] (I)      --------------------------------------------------------
[02/15 06:04:43    742s] 
[02/15 06:04:43    742s] [NR-eGR] ============ Routing rule table ============
[02/15 06:04:43    742s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 8322
[02/15 06:04:43    742s] [NR-eGR] ========================================
[02/15 06:04:43    742s] [NR-eGR] 
[02/15 06:04:43    742s] (I)      ==== NDR : (Default) ====
[02/15 06:04:43    742s] (I)      +--------------+--------+
[02/15 06:04:43    742s] (I)      |           ID |      0 |
[02/15 06:04:43    742s] (I)      |      Default |    yes |
[02/15 06:04:43    742s] (I)      |  Clk Special |     no |
[02/15 06:04:43    742s] (I)      | Hard spacing |     no |
[02/15 06:04:43    742s] (I)      |    NDR track | (none) |
[02/15 06:04:43    742s] (I)      |      NDR via | (none) |
[02/15 06:04:43    742s] (I)      |  Extra space |      0 |
[02/15 06:04:43    742s] (I)      |      Shields |      0 |
[02/15 06:04:43    742s] (I)      |   Demand (H) |      1 |
[02/15 06:04:43    742s] (I)      |   Demand (V) |      1 |
[02/15 06:04:43    742s] (I)      |        #Nets |   8322 |
[02/15 06:04:43    742s] (I)      +--------------+--------+
[02/15 06:04:43    742s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:04:43    742s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/15 06:04:43    742s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:04:43    742s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:04:43    742s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[02/15 06:04:43    742s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[02/15 06:04:43    742s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[02/15 06:04:43    742s] (I)      |    M6    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:04:43    742s] (I)      |    M7    512      512   1024     1024      1      1      1    100    100        yes |
[02/15 06:04:43    742s] (I)      +-------------------------------------------------------------------------------------+
[02/15 06:04:43    742s] (I)      =============== Blocked Tracks ===============
[02/15 06:04:43    742s] (I)      +-------+---------+----------+---------------+
[02/15 06:04:43    742s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/15 06:04:43    742s] (I)      +-------+---------+----------+---------------+
[02/15 06:04:43    742s] (I)      |     1 |       0 |        0 |         0.00% |
[02/15 06:04:43    742s] (I)      |     2 |  221610 |    64265 |        29.00% |
[02/15 06:04:43    742s] (I)      |     3 |  238164 |    44548 |        18.70% |
[02/15 06:04:43    742s] (I)      |     4 |  178534 |    17615 |         9.87% |
[02/15 06:04:43    742s] (I)      |     5 |  158776 |     2706 |         1.70% |
[02/15 06:04:43    742s] (I)      |     6 |  134034 |     9627 |         7.18% |
[02/15 06:04:43    742s] (I)      |     7 |  134034 |     8137 |         6.07% |
[02/15 06:04:43    742s] (I)      +-------+---------+----------+---------------+
[02/15 06:04:43    742s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5.36 MB )
[02/15 06:04:43    742s] (I)      Reset routing kernel
[02/15 06:04:43    742s] (I)      Started Global Routing ( Curr Mem: 5.36 MB )
[02/15 06:04:43    742s] (I)      totalPins=29827  totalGlobalPin=29632 (99.35%)
[02/15 06:04:43    742s] (I)      ================= Net Group Info =================
[02/15 06:04:43    742s] (I)      +----+----------------+--------------+-----------+
[02/15 06:04:43    742s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/15 06:04:43    742s] (I)      +----+----------------+--------------+-----------+
[02/15 06:04:43    742s] (I)      |  1 |           8322 |        M2(2) |     M7(7) |
[02/15 06:04:43    742s] (I)      +----+----------------+--------------+-----------+
[02/15 06:04:43    742s] (I)      total 2D Cap : 836278 = (402512 H, 433766 V)
[02/15 06:04:43    742s] (I)      total 2D Demand : 13336 = (6261 H, 7075 V)
[02/15 06:04:43    742s] (I)      init route region map
[02/15 06:04:43    742s] (I)      #blocked GCells = 0
[02/15 06:04:43    742s] (I)      #regions = 1
[02/15 06:04:43    742s] (I)      init safety region map
[02/15 06:04:43    742s] (I)      #blocked GCells = 0
[02/15 06:04:43    742s] (I)      #regions = 1
[02/15 06:04:43    742s] (I)      Adjusted 0 GCells for pin access
[02/15 06:04:43    742s] [NR-eGR] Layer group 1: route 8322 net(s) in layer range [2, 7]
[02/15 06:04:43    742s] (I)      
[02/15 06:04:43    742s] (I)      ============  Phase 1a Route ============
[02/15 06:04:43    742s] (I)      Usage: 93508 = (42951 H, 50557 V) = (10.67% H, 11.66% V) = (4.639e+04um H, 5.460e+04um V)
[02/15 06:04:43    742s] (I)      
[02/15 06:04:43    742s] (I)      ============  Phase 1b Route ============
[02/15 06:04:43    742s] (I)      Usage: 93508 = (42951 H, 50557 V) = (10.67% H, 11.66% V) = (4.639e+04um H, 5.460e+04um V)
[02/15 06:04:43    742s] (I)      Overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 1.009886e+05um
[02/15 06:04:43    742s] (I)      Congestion metric : 0.20%H 0.05%V, 0.25%HV
[02/15 06:04:43    742s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/15 06:04:43    742s] (I)      
[02/15 06:04:43    742s] (I)      ============  Phase 1c Route ============
[02/15 06:04:43    742s] (I)      Usage: 93508 = (42951 H, 50557 V) = (10.67% H, 11.66% V) = (4.639e+04um H, 5.460e+04um V)
[02/15 06:04:43    742s] (I)      
[02/15 06:04:43    742s] (I)      ============  Phase 1d Route ============
[02/15 06:04:43    742s] (I)      Usage: 93508 = (42951 H, 50557 V) = (10.67% H, 11.66% V) = (4.639e+04um H, 5.460e+04um V)
[02/15 06:04:43    742s] (I)      
[02/15 06:04:43    742s] (I)      ============  Phase 1e Route ============
[02/15 06:04:43    742s] (I)      Usage: 93508 = (42951 H, 50557 V) = (10.67% H, 11.66% V) = (4.639e+04um H, 5.460e+04um V)
[02/15 06:04:43    742s] [NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 1.009886e+05um
[02/15 06:04:43    742s] (I)      
[02/15 06:04:43    742s] (I)      ============  Phase 1l Route ============
[02/15 06:04:43    743s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/15 06:04:43    743s] (I)      Layer  2:     163078     35923       582        6008      230288    ( 2.54%) 
[02/15 06:04:43    743s] (I)      Layer  3:     192403     46545       448       18165      218130    ( 7.69%) 
[02/15 06:04:43    743s] (I)      Layer  4:     135317     23215        97         158      177064    ( 0.09%) 
[02/15 06:04:43    743s] (I)      Layer  5:     132145     12929         5        1385      156145    ( 0.88%) 
[02/15 06:04:43    743s] (I)      Layer  6:     106027      7134         0        7577      125339    ( 5.70%) 
[02/15 06:04:43    743s] (I)      Layer  7:     106998      2845         0        7341      125575    ( 5.52%) 
[02/15 06:04:43    743s] (I)      Total:        835968    128591      1132       40630     1032539    ( 3.79%) 
[02/15 06:04:43    743s] (I)      
[02/15 06:04:43    743s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/15 06:04:43    743s] [NR-eGR]                        OverCon           OverCon            
[02/15 06:04:43    743s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/15 06:04:43    743s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/15 06:04:43    743s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:04:43    743s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:04:43    743s] [NR-eGR]      M2 ( 2)       578( 1.88%)         0( 0.00%)   ( 1.88%) 
[02/15 06:04:43    743s] [NR-eGR]      M3 ( 3)       306( 1.05%)        27( 0.09%)   ( 1.14%) 
[02/15 06:04:43    743s] [NR-eGR]      M4 ( 4)        86( 0.27%)         1( 0.00%)   ( 0.28%) 
[02/15 06:04:43    743s] [NR-eGR]      M5 ( 5)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/15 06:04:43    743s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:04:43    743s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/15 06:04:43    743s] [NR-eGR] ---------------------------------------------------------------
[02/15 06:04:43    743s] [NR-eGR]        Total       974( 0.54%)        28( 0.02%)   ( 0.55%) 
[02/15 06:04:43    743s] [NR-eGR] 
[02/15 06:04:43    743s] (I)      Finished Global Routing ( CPU: 0.58 sec, Real: 0.18 sec, Curr Mem: 5.36 MB )
[02/15 06:04:43    743s] (I)      Updating congestion map
[02/15 06:04:43    743s] (I)      total 2D Cap : 842010 = (408141 H, 433869 V)
[02/15 06:04:43    743s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[02/15 06:04:43    743s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.34 sec, Curr Mem: 5.36 MB )
[02/15 06:04:44    743s] [NR-eGR] Finished Early Global Route ( CPU: 0.75 sec, Real: 0.35 sec, Curr Mem: 5.35 MB )
[02/15 06:04:44    743s] (I)      ========================================= Runtime Summary ==========================================
[02/15 06:04:44    743s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[02/15 06:04:44    743s] (I)      ----------------------------------------------------------------------------------------------------
[02/15 06:04:44    743s] (I)       Early Global Route                             100.00%  382.35 sec  382.70 sec  0.35 sec  0.75 sec 
[02/15 06:04:44    743s] (I)       +-Early Global Route kernel                     97.44%  382.35 sec  382.69 sec  0.34 sec  0.74 sec 
[02/15 06:04:44    743s] (I)       | +-Import and model                            38.45%  382.36 sec  382.49 sec  0.13 sec  0.13 sec 
[02/15 06:04:44    743s] (I)       | | +-Create place DB                           13.60%  382.36 sec  382.41 sec  0.05 sec  0.05 sec 
[02/15 06:04:44    743s] (I)       | | | +-Import place data                       13.56%  382.36 sec  382.41 sec  0.05 sec  0.05 sec 
[02/15 06:04:44    743s] (I)       | | | | +-Read instances and placement           4.79%  382.36 sec  382.38 sec  0.02 sec  0.02 sec 
[02/15 06:04:44    743s] (I)       | | | | +-Read nets                              8.57%  382.38 sec  382.41 sec  0.03 sec  0.03 sec 
[02/15 06:04:44    743s] (I)       | | +-Create route DB                           22.82%  382.41 sec  382.49 sec  0.08 sec  0.08 sec 
[02/15 06:04:44    743s] (I)       | | | +-Import route data (8T)                  22.63%  382.41 sec  382.49 sec  0.08 sec  0.08 sec 
[02/15 06:04:44    743s] (I)       | | | | +-Read blockages ( Layer 2-7 )           3.10%  382.43 sec  382.44 sec  0.01 sec  0.01 sec 
[02/15 06:04:44    743s] (I)       | | | | | +-Read routing blockages               0.00%  382.43 sec  382.43 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | | | +-Read bump blockages                  0.00%  382.43 sec  382.43 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | | | +-Read instance blockages              2.09%  382.43 sec  382.44 sec  0.01 sec  0.01 sec 
[02/15 06:04:44    743s] (I)       | | | | | +-Read PG blockages                    0.65%  382.44 sec  382.44 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | | | | +-Allocate memory for PG via list    0.18%  382.44 sec  382.44 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | | | +-Read clock blockages                 0.01%  382.44 sec  382.44 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | | | +-Read other blockages                 0.01%  382.44 sec  382.44 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | | | +-Read halo blockages                  0.04%  382.44 sec  382.44 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | | | +-Read boundary cut boxes              0.00%  382.44 sec  382.44 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | | +-Read blackboxes                        0.01%  382.44 sec  382.44 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | | +-Read prerouted                         0.42%  382.44 sec  382.45 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | | +-Read nets                              1.42%  382.45 sec  382.45 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | | +-Set up via pillars                     1.56%  382.46 sec  382.46 sec  0.01 sec  0.01 sec 
[02/15 06:04:44    743s] (I)       | | | | +-Initialize 3D grid graph               0.17%  382.46 sec  382.46 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | | +-Model blockage capacity                5.38%  382.46 sec  382.48 sec  0.02 sec  0.02 sec 
[02/15 06:04:44    743s] (I)       | | | | | +-Initialize 3D capacity               4.92%  382.47 sec  382.48 sec  0.02 sec  0.02 sec 
[02/15 06:04:44    743s] (I)       | | +-Read aux data                              0.00%  382.49 sec  382.49 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | +-Others data preparation                    0.00%  382.49 sec  382.49 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | +-Create route kernel                        1.55%  382.49 sec  382.49 sec  0.01 sec  0.01 sec 
[02/15 06:04:44    743s] (I)       | +-Global Routing                              52.08%  382.50 sec  382.68 sec  0.18 sec  0.58 sec 
[02/15 06:04:44    743s] (I)       | | +-Initialization                             1.98%  382.50 sec  382.50 sec  0.01 sec  0.01 sec 
[02/15 06:04:44    743s] (I)       | | +-Net group 1                               46.76%  382.50 sec  382.67 sec  0.16 sec  0.56 sec 
[02/15 06:04:44    743s] (I)       | | | +-Generate topology (8T)                   2.51%  382.50 sec  382.51 sec  0.01 sec  0.05 sec 
[02/15 06:04:44    743s] (I)       | | | +-Phase 1a                                 8.72%  382.53 sec  382.56 sec  0.03 sec  0.09 sec 
[02/15 06:04:44    743s] (I)       | | | | +-Pattern routing (8T)                   7.16%  382.53 sec  382.56 sec  0.03 sec  0.09 sec 
[02/15 06:04:44    743s] (I)       | | | | +-Add via demand to 2D                   1.39%  382.56 sec  382.56 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | +-Phase 1b                                 4.32%  382.56 sec  382.58 sec  0.02 sec  0.02 sec 
[02/15 06:04:44    743s] (I)       | | | +-Phase 1c                                 0.01%  382.58 sec  382.58 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | +-Phase 1d                                 0.01%  382.58 sec  382.58 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | +-Phase 1e                                 0.88%  382.58 sec  382.58 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | | +-Route legalization                     0.76%  382.58 sec  382.58 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | | | +-Legalize Blockage Violations         0.73%  382.58 sec  382.58 sec  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)       | | | +-Phase 1l                                24.18%  382.58 sec  382.67 sec  0.08 sec  0.38 sec 
[02/15 06:04:44    743s] (I)       | | | | +-Layer assignment (8T)                 23.33%  382.58 sec  382.67 sec  0.08 sec  0.38 sec 
[02/15 06:04:44    743s] (I)       | +-Export cong map                              4.87%  382.68 sec  382.69 sec  0.02 sec  0.02 sec 
[02/15 06:04:44    743s] (I)       | | +-Export 2D cong map                         1.72%  382.69 sec  382.69 sec  0.01 sec  0.01 sec 
[02/15 06:04:44    743s] (I)      ====================== Summary by functions ======================
[02/15 06:04:44    743s] (I)       Lv  Step                                   %      Real       CPU 
[02/15 06:04:44    743s] (I)      ------------------------------------------------------------------
[02/15 06:04:44    743s] (I)        0  Early Global Route               100.00%  0.35 sec  0.75 sec 
[02/15 06:04:44    743s] (I)        1  Early Global Route kernel         97.44%  0.34 sec  0.74 sec 
[02/15 06:04:44    743s] (I)        2  Global Routing                    52.08%  0.18 sec  0.58 sec 
[02/15 06:04:44    743s] (I)        2  Import and model                  38.45%  0.13 sec  0.13 sec 
[02/15 06:04:44    743s] (I)        2  Export cong map                    4.87%  0.02 sec  0.02 sec 
[02/15 06:04:44    743s] (I)        3  Net group 1                       46.76%  0.16 sec  0.56 sec 
[02/15 06:04:44    743s] (I)        3  Create route DB                   22.82%  0.08 sec  0.08 sec 
[02/15 06:04:44    743s] (I)        3  Create place DB                   13.60%  0.05 sec  0.05 sec 
[02/15 06:04:44    743s] (I)        3  Initialization                     1.98%  0.01 sec  0.01 sec 
[02/15 06:04:44    743s] (I)        3  Export 2D cong map                 1.72%  0.01 sec  0.01 sec 
[02/15 06:04:44    743s] (I)        3  Create route kernel                1.55%  0.01 sec  0.01 sec 
[02/15 06:04:44    743s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        4  Phase 1l                          24.18%  0.08 sec  0.38 sec 
[02/15 06:04:44    743s] (I)        4  Import route data (8T)            22.63%  0.08 sec  0.08 sec 
[02/15 06:04:44    743s] (I)        4  Import place data                 13.56%  0.05 sec  0.05 sec 
[02/15 06:04:44    743s] (I)        4  Phase 1a                           8.72%  0.03 sec  0.09 sec 
[02/15 06:04:44    743s] (I)        4  Phase 1b                           4.32%  0.02 sec  0.02 sec 
[02/15 06:04:44    743s] (I)        4  Generate topology (8T)             2.51%  0.01 sec  0.05 sec 
[02/15 06:04:44    743s] (I)        4  Phase 1e                           0.88%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        5  Layer assignment (8T)             23.33%  0.08 sec  0.38 sec 
[02/15 06:04:44    743s] (I)        5  Read nets                          9.99%  0.03 sec  0.03 sec 
[02/15 06:04:44    743s] (I)        5  Pattern routing (8T)               7.16%  0.03 sec  0.09 sec 
[02/15 06:04:44    743s] (I)        5  Model blockage capacity            5.38%  0.02 sec  0.02 sec 
[02/15 06:04:44    743s] (I)        5  Read instances and placement       4.79%  0.02 sec  0.02 sec 
[02/15 06:04:44    743s] (I)        5  Read blockages ( Layer 2-7 )       3.10%  0.01 sec  0.01 sec 
[02/15 06:04:44    743s] (I)        5  Set up via pillars                 1.56%  0.01 sec  0.01 sec 
[02/15 06:04:44    743s] (I)        5  Add via demand to 2D               1.39%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        5  Route legalization                 0.76%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        5  Read prerouted                     0.42%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        5  Initialize 3D grid graph           0.17%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        5  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        6  Initialize 3D capacity             4.92%  0.02 sec  0.02 sec 
[02/15 06:04:44    743s] (I)        6  Read instance blockages            2.09%  0.01 sec  0.01 sec 
[02/15 06:04:44    743s] (I)        6  Legalize Blockage Violations       0.73%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        6  Read PG blockages                  0.65%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        6  Read halo blockages                0.04%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        6  Read other blockages               0.01%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] (I)        7  Allocate memory for PG via list    0.18%  0.00 sec  0.00 sec 
[02/15 06:04:44    743s] Running post-eGR process
[02/15 06:04:44    743s] OPERPROF: Starting HotSpotCal at level 1, MEM:6381.1M, EPOCH TIME: 1771157084.014213
[02/15 06:04:44    743s] [hotspot] +------------+---------------+---------------+
[02/15 06:04:44    743s] [hotspot] |            |   max hotspot | total hotspot |
[02/15 06:04:44    743s] [hotspot] +------------+---------------+---------------+
[02/15 06:04:44    743s] [hotspot] | normalized |          0.00 |          0.00 |
[02/15 06:04:44    743s] [hotspot] +------------+---------------+---------------+
[02/15 06:04:44    743s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 06:04:44    743s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 06:04:44    743s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.006, MEM:6413.1M, EPOCH TIME: 1771157084.020280
[02/15 06:04:44    743s] [hotspot] Hotspot report including placement blocked areas
[02/15 06:04:44    743s] OPERPROF: Starting HotSpotCal at level 1, MEM:6413.1M, EPOCH TIME: 1771157084.020676
[02/15 06:04:44    743s] [hotspot] +------------+---------------+---------------+
[02/15 06:04:44    743s] [hotspot] |            |   max hotspot | total hotspot |
[02/15 06:04:44    743s] [hotspot] +------------+---------------+---------------+
[02/15 06:04:44    743s] [hotspot] | normalized |          0.00 |          0.00 |
[02/15 06:04:44    743s] [hotspot] +------------+---------------+---------------+
[02/15 06:04:44    743s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 06:04:44    743s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 06:04:44    743s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.005, MEM:6413.1M, EPOCH TIME: 1771157084.026104
[02/15 06:04:44    743s] Reported timing to dir ./timingReports
[02/15 06:04:44    743s] **optDesign ... cpu = 0:00:29, real = 0:00:13, mem = 3708.1M, totSessionCpu=0:12:23 **
[02/15 06:04:44    743s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6413.1M, EPOCH TIME: 1771157084.038417
[02/15 06:04:44    743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:44    743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:44    743s] 
[02/15 06:04:44    743s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:04:44    743s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:04:44    743s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.025, REAL:0.025, MEM:6413.1M, EPOCH TIME: 1771157084.063440
[02/15 06:04:44    743s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:04:44    743s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:44    743s] Saving timing graph ...
[02/15 06:04:44    744s] TG backup dir: /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/opt_timing_graph_SgLWKB
[02/15 06:04:44    744s] Disk Usage:
[02/15 06:04:44    744s] Filesystem            1K-blocks      Used Available Use% Mounted on
[02/15 06:04:44    744s] /dev/mapper/rhel-home 412642448 362617584  50024864  88% /home
[02/15 06:04:44    745s] Done save timing graph
[02/15 06:04:44    745s] Disk Usage:
[02/15 06:04:44    745s] Filesystem            1K-blocks      Used Available Use% Mounted on
[02/15 06:04:44    745s] /dev/mapper/rhel-home 412642448 362639136  50003312  88% /home
[02/15 06:04:44    745s] 
[02/15 06:04:44    745s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:04:44    745s] 
[02/15 06:04:44    745s] TimeStamp Deleting Cell Server End ...
[02/15 06:04:45    746s] Starting delay calculation for Hold views
[02/15 06:04:45    747s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/15 06:04:45    747s] #################################################################################
[02/15 06:04:45    747s] # Design Stage: PreRoute
[02/15 06:04:45    747s] # Design Name: systolic_top
[02/15 06:04:45    747s] # Design Mode: 45nm
[02/15 06:04:45    747s] # Analysis Mode: MMMC Non-OCV 
[02/15 06:04:45    747s] # Parasitics Mode: No SPEF/RCDB 
[02/15 06:04:45    747s] # Signoff Settings: SI Off 
[02/15 06:04:45    747s] #################################################################################
[02/15 06:04:45    747s] Calculate delays in Single mode...
[02/15 06:04:45    747s] Topological Sorting (REAL = 0:00:00.0, MEM = 6324.6M, InitMEM = 6324.6M)
[02/15 06:04:45    747s] Start delay calculation (fullDC) (8 T). (MEM=3959.64)
[02/15 06:04:45    747s] End AAE Lib Interpolated Model. (MEM=3971.093750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:04:46    753s] Total number of fetched objects 8728
[02/15 06:04:46    753s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[02/15 06:04:46    753s] End delay calculation. (MEM=4017.62 CPU=0:00:05.4 REAL=0:00:01.0)
[02/15 06:04:46    753s] End delay calculation (fullDC). (MEM=4017.62 CPU=0:00:06.0 REAL=0:00:01.0)
[02/15 06:04:46    753s] *** CDM Built up (cpu=0:00:06.1  real=0:00:01.0  mem= 6336.1M) ***
[02/15 06:04:46    754s] *** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:01.0 totSessionCpu=0:12:34 mem=6336.1M)
[02/15 06:04:47    756s] Restoring timing graph ...
[02/15 06:04:48    757s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[02/15 06:04:48    757s] Done restore timing graph
[02/15 06:04:49    758s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_tt 
Hold views included:
 view_tt

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.025  |  0.028  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.034  |  0.034  |  0.446  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.798%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------

[02/15 06:04:49    758s] *** Final Summary (holdfix) CPU=0:00:14.9, REAL=0:00:05.0, MEM=6413.1M
[02/15 06:04:49    758s] Begin: Collecting metrics
[02/15 06:04:49    758s] **INFO: Starting Blocking QThread with 8 CPU
[02/15 06:04:49    758s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/15 06:04:49    758s] Multi-CPU acceleration using 8 CPU(s).
[02/15 06:04:49      0s] *** QThread MetricCollect [begin] (optDesign #2) : mem = 0.1M
[02/15 06:04:49      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/15 06:04:49      0s] 
[02/15 06:04:49      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3727.2M, current mem=2985.9M)
[02/15 06:04:50      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3060.0M, current mem=2995.8M)
[02/15 06:04:50      0s] *** QThread MetricCollect [finish] (optDesign #2) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 0.1M
[02/15 06:04:50      0s] 
[02/15 06:04:50      0s] =============================================================================================
[02/15 06:04:50      0s]  Step TAT Report : QThreadWorker #1 / optDesign #2                              23.14-s088_1
[02/15 06:04:50      0s] =============================================================================================
[02/15 06:04:50      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:04:50      0s] ---------------------------------------------------------------------------------------------
[02/15 06:04:50      0s] [ MISC                   ]          0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:04:50      0s] ---------------------------------------------------------------------------------------------
[02/15 06:04:50      0s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:04:50      0s] ---------------------------------------------------------------------------------------------

[02/15 06:04:50    758s]  
_______________________________________________________________________
[02/15 06:04:50    758s]  --------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:04:50    758s] | Snapshot        | WNS               | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
[02/15 06:04:50    758s] |                 | HEPG (ns) | ALL (ns)    |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[02/15 06:04:50    758s] |-----------------+-----------+-------+-----+-------------+------------+--------------+----------+-------------+------+-----|
[02/15 06:04:50    758s] | initial_summary |     0.025 | 0.025 |   0 |       56.80 |            |              | 0:00:08  |        6413 |    0 |   0 |
[02/15 06:04:50    758s] | hold_fixing     |           |       |     |             |            |              | 0:00:02  |        6509 |      |     |
[02/15 06:04:50    758s] | final_summary   |     0.025 | 0.025 |   0 |       56.80 |       0.00 |         0.00 | 0:00:07  |        6413 |    0 |   0 |
[02/15 06:04:50    758s]  --------------------------------------------------------------------------------------------------------------------------- 
[02/15 06:04:50    758s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3727.2M, current mem=3716.1M)

[02/15 06:04:50    758s] End: Collecting metrics
[02/15 06:04:50    758s] **optDesign ... cpu = 0:00:44, real = 0:00:19, mem = 3716.1M, totSessionCpu=0:12:38 **
[02/15 06:04:50    758s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/15 06:04:50    758s] *** Finished optDesign ***
[02/15 06:04:50    758s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:04:50    758s] UM:*                                                                   final
[02/15 06:04:50    758s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:04:50    758s] UM:*                                                                   opt_design_postcts_hold
[02/15 06:04:50    758s] Info: Summary of CRR changes:
[02/15 06:04:50    758s]       - Timing transform commits:       0
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:43.9 real=0:00:18.9)
[02/15 06:04:50    758s] Info: Destroy the CCOpt slew target map.
[02/15 06:04:50    758s] *** Message Summary: 0 warning(s), 0 error(s)
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] clean pInstBBox. size 0
[02/15 06:04:50    758s] Cell systolic_top LLGs are deleted
[02/15 06:04:50    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:50    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:50    758s] Info: pop threads available for lower-level modules during optimization.
[02/15 06:04:50    758s] *** optDesign #2 [finish] () : cpu/real = 0:00:44.4/0:00:19.1 (2.3), totSession cpu/real = 0:12:38.8/0:07:25.7 (1.7), mem = 6413.1M
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] =============================================================================================
[02/15 06:04:50    758s]  Final TAT Report : optDesign #2                                                23.14-s088_1
[02/15 06:04:50    758s] =============================================================================================
[02/15 06:04:50    758s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:04:50    758s] ---------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] [ InitOpt                ]      1   0:00:01.0  (   5.0 % )     0:00:01.0 /  0:00:01.3    1.3
[02/15 06:04:50    758s] [ HoldOpt                ]      1   0:00:01.4  (   7.1 % )     0:00:01.5 /  0:00:01.5    1.0
[02/15 06:04:50    758s] [ ViewPruning            ]      8   0:00:00.4  (   2.2 % )     0:00:00.7 /  0:00:03.0    4.4
[02/15 06:04:50    758s] [ BuildHoldData          ]      1   0:00:04.9  (  25.6 % )     0:00:08.4 /  0:00:23.3    2.8
[02/15 06:04:50    758s] [ OptSummaryReport       ]      2   0:00:02.2  (  11.6 % )     0:00:05.8 /  0:00:15.2    2.6
[02/15 06:04:50    758s] [ MetricReport           ]      3   0:00:01.3  (   6.6 % )     0:00:01.3 /  0:00:00.7    0.5
[02/15 06:04:50    758s] [ DrvReport              ]      2   0:00:00.9  (   4.7 % )     0:00:00.9 /  0:00:00.7    0.8
[02/15 06:04:50    758s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[02/15 06:04:50    758s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   3.0 % )     0:00:00.6 /  0:00:00.6    1.1
[02/15 06:04:50    758s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[02/15 06:04:50    758s] [ EarlyGlobalRoute       ]      1   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.8    2.1
[02/15 06:04:50    758s] [ UpdateTimingGraph      ]      9   0:00:00.6  (   3.0 % )     0:00:03.7 /  0:00:18.1    4.9
[02/15 06:04:50    758s] [ FullDelayCalc          ]      2   0:00:02.2  (  11.6 % )     0:00:02.2 /  0:00:12.3    5.6
[02/15 06:04:50    758s] [ TimingUpdate           ]     18   0:00:01.9  (   9.8 % )     0:00:01.9 /  0:00:10.1    5.4
[02/15 06:04:50    758s] [ TimingReport           ]      4   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.7    2.2
[02/15 06:04:50    758s] [ GenerateReports        ]      2   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:04:50    758s] [ MISC                   ]          0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[02/15 06:04:50    758s] ---------------------------------------------------------------------------------------------
[02/15 06:04:50    758s]  optDesign #2 TOTAL                 0:00:19.1  ( 100.0 % )     0:00:19.1 /  0:00:44.4    2.3
[02/15 06:04:50    758s] ---------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] <CMD> report_ccopt_clock_trees > innovus_cts_trees.rep
[02/15 06:04:50    758s] Updating ideal nets and annotations...
[02/15 06:04:50    758s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[02/15 06:04:50    758s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:04:50    758s] No differences between SDC and CTS ideal net status found.
[02/15 06:04:50    758s] Clock tree timing engine global stage delay update for tc_tt:both.early...
[02/15 06:04:50    758s] End AAE Lib Interpolated Model. (MEM=3715.546875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:04:50    758s] Clock tree timing engine global stage delay update for tc_tt:both.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:04:50    758s] Clock tree timing engine global stage delay update for tc_tt:both.late...
[02/15 06:04:50    758s] Clock tree timing engine global stage delay update for tc_tt:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:04:50    758s] Clock DAG hash : 659c119151dc9b0a 7de6dc144ceb75d6
[02/15 06:04:50    758s] CTS services accumulated run-time stats :
[02/15 06:04:50    758s]   delay calculator: calls=24834, total_wall_time=1.800s, mean_wall_time=0.072ms
[02/15 06:04:50    758s]   legalizer: calls=3408, total_wall_time=0.194s, mean_wall_time=0.057ms
[02/15 06:04:50    758s]   steiner router: calls=19654, total_wall_time=2.985s, mean_wall_time=0.152ms
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock DAG stats:
[02/15 06:04:50    758s] ================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] ---------------------------------------------------------
[02/15 06:04:50    758s] Cell type                 Count    Area       Capacitance
[02/15 06:04:50    758s] ---------------------------------------------------------
[02/15 06:04:50    758s] Buffers                    21      113.374      53.241
[02/15 06:04:50    758s] Inverters                   0        0.000       0.000
[02/15 06:04:50    758s] Integrated Clock Gates      0        0.000       0.000
[02/15 06:04:50    758s] Discrete Clock Gates        0        0.000       0.000
[02/15 06:04:50    758s] Clock Logic                 0        0.000       0.000
[02/15 06:04:50    758s] All                        21      113.374      53.241
[02/15 06:04:50    758s] ---------------------------------------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock DAG miscellaneous counts:
[02/15 06:04:50    758s] ===============================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] ------------------------------
[02/15 06:04:50    758s] Type                     Count
[02/15 06:04:50    758s] ------------------------------
[02/15 06:04:50    758s] Roots                      1
[02/15 06:04:50    758s] Preserved Ports            0
[02/15 06:04:50    758s] Multiple Clock Inputs      0
[02/15 06:04:50    758s] ------------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock DAG sink counts:
[02/15 06:04:50    758s] ======================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] -------------------------
[02/15 06:04:50    758s] Sink type           Count
[02/15 06:04:50    758s] -------------------------
[02/15 06:04:50    758s] Regular             1063
[02/15 06:04:50    758s] Enable Latch           0
[02/15 06:04:50    758s] Load Capacitance       0
[02/15 06:04:50    758s] Antenna Diode          0
[02/15 06:04:50    758s] Node Sink              0
[02/15 06:04:50    758s] Total               1063
[02/15 06:04:50    758s] -------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock DAG wire lengths:
[02/15 06:04:50    758s] =======================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] --------------------
[02/15 06:04:50    758s] Type     Wire Length
[02/15 06:04:50    758s] --------------------
[02/15 06:04:50    758s] Top          0.000
[02/15 06:04:50    758s] Trunk      427.228
[02/15 06:04:50    758s] Leaf      3656.240
[02/15 06:04:50    758s] Total     4083.468
[02/15 06:04:50    758s] --------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock DAG hp wire lengths:
[02/15 06:04:50    758s] ==========================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] -----------------------
[02/15 06:04:50    758s] Type     hp Wire Length
[02/15 06:04:50    758s] -----------------------
[02/15 06:04:50    758s] Top            0.000
[02/15 06:04:50    758s] Trunk        231.768
[02/15 06:04:50    758s] Leaf        1351.836
[02/15 06:04:50    758s] Total       1583.604
[02/15 06:04:50    758s] -----------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock DAG capacitances:
[02/15 06:04:50    758s] =======================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] ---------------------------------------
[02/15 06:04:50    758s] Type     Gate       Wire       Total
[02/15 06:04:50    758s] ---------------------------------------
[02/15 06:04:50    758s] Top        0.000      0.000       0.000
[02/15 06:04:50    758s] Trunk     53.241     74.842     128.083
[02/15 06:04:50    758s] Leaf     524.632    635.395    1160.027
[02/15 06:04:50    758s] Total    577.873    710.237    1288.109
[02/15 06:04:50    758s] ---------------------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock DAG sink capacitances:
[02/15 06:04:50    758s] ============================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] -------------------------------------------------
[02/15 06:04:50    758s] Total      Average    Std. Dev.    Min      Max
[02/15 06:04:50    758s] -------------------------------------------------
[02/15 06:04:50    758s] 524.632     0.494       0.001      0.476    0.494
[02/15 06:04:50    758s] -------------------------------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock DAG net violations:
[02/15 06:04:50    758s] =========================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] None
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock DAG primary half-corner transition distribution:
[02/15 06:04:50    758s] ======================================================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] -------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                         Over Target
[02/15 06:04:50    758s] -------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] Trunk        44.4       5       15.8         3.9        9.3    18.7    {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}         -
[02/15 06:04:50    758s] Leaf         44.4      17       42.0         2.0       38.2    44.3    {0 <= 26.6ps, 0 <= 35.5ps, 3 <= 40.0ps, 6 <= 42.2ps, 8 <= 44.4ps}         -
[02/15 06:04:50    758s] -------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock DAG library cell distribution:
[02/15 06:04:50    758s] ====================================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] -----------------------------------------------------
[02/15 06:04:50    758s] Name                    Type      Inst     Inst Area 
[02/15 06:04:50    758s]                                   Count    (um^2)
[02/15 06:04:50    758s] -----------------------------------------------------
[02/15 06:04:50    758s] BUFx24_ASAP7_75t_SL     buffer      5        34.992
[02/15 06:04:50    758s] BUFx16f_ASAP7_75t_SL    buffer     12        61.586
[02/15 06:04:50    758s] BUFx12f_ASAP7_75t_SL    buffer      4        16.796
[02/15 06:04:50    758s] -----------------------------------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock Tree Summary:
[02/15 06:04:50    758s] ===================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] --------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire     Gate     Clock Tree Root
[02/15 06:04:50    758s] Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap      cap      
[02/15 06:04:50    758s]                                Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)     (fF)     
[02/15 06:04:50    758s]                                                                  (Ohms)                                    
[02/15 06:04:50    758s] --------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] clk           0     21    0      0       5        79    196.228    2011.96     113.374   710.237  577.873  clk
[02/15 06:04:50    758s] --------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock Sink Summary:
[02/15 06:04:50    758s] ===================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] -------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[02/15 06:04:50    758s] Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[02/15 06:04:50    758s]                                                                                                           Pins    Sinks   Sinks       
[02/15 06:04:50    758s] -------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] clk              0             0             0            0           0          0       1063       0       0       0         0         0
[02/15 06:04:50    758s] -------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Summary across all clock trees:
[02/15 06:04:50    758s] ===============================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] ----------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire     Gate
[02/15 06:04:50    758s] Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap      cap
[02/15 06:04:50    758s]                    Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)     (fF)
[02/15 06:04:50    758s]                                                                         (Ohms)                           
[02/15 06:04:50    758s] ----------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s]   0     21    0      0       5        4.2       79    62.5294  196.228    201.196     113.374   710.237  577.873
[02/15 06:04:50    758s] ----------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock Sink Summary across all clock trees:
[02/15 06:04:50    758s] ==========================================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] -------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[02/15 06:04:50    758s] exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[02/15 06:04:50    758s]                                                                                               Pins    Sinks   Sinks       
[02/15 06:04:50    758s] -------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s]      0             0             0            0           0          0       1063       0       0       0         0         0
[02/15 06:04:50    758s] -------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Physical metrics across all clock trees:
[02/15 06:04:50    758s] ========================================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] -----------------------------------------------------------------------
[02/15 06:04:50    758s] Metric                               Minimum  Average  Maximum  Std.dev
[02/15 06:04:50    758s] -----------------------------------------------------------------------
[02/15 06:04:50    758s] Source-sink routed net length (um)   22.592   62.637   196.228  33.450
[02/15 06:04:50    758s] Source-sink manhattan distance (um)  21.248   60.961   196.336  33.888
[02/15 06:04:50    758s] Source-sink resistance (Ohm)         46.040   95.716   201.196  31.374
[02/15 06:04:50    758s] -----------------------------------------------------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Transition distribution for half-corner tc_tt:both.late:
[02/15 06:04:50    758s] ========================================================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] -------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                         Over Target
[02/15 06:04:50    758s] -------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] Trunk        44.4       5       15.8         3.9        9.3    18.7    {5 <= 26.6ps, 0 <= 35.5ps, 0 <= 40.0ps, 0 <= 42.2ps, 0 <= 44.4ps}         -
[02/15 06:04:50    758s] Leaf         44.4      17       42.0         2.0       38.2    44.3    {0 <= 26.6ps, 0 <= 35.5ps, 3 <= 40.0ps, 6 <= 42.2ps, 8 <= 44.4ps}         -
[02/15 06:04:50    758s] -------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Count of violations across all clock trees:
[02/15 06:04:50    758s] ===========================================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] ---------------------------------------------------------------------------------------
[02/15 06:04:50    758s] Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
[02/15 06:04:50    758s] Name        violations         violations        violations    violations    violations
[02/15 06:04:50    758s] ---------------------------------------------------------------------------------------
[02/15 06:04:50    758s] clk                 0                 0               0             0            0
[02/15 06:04:50    758s] ---------------------------------------------------------------------------------------
[02/15 06:04:50    758s] Total               0                 0               0             0            0
[02/15 06:04:50    758s] ---------------------------------------------------------------------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Found a total of 0 clock tree pins with max capacitance violations.
[02/15 06:04:50    758s] Found a total of 0 clock tree nets with max resistance violations.
[02/15 06:04:50    758s] Found a total of 0 clock tree nets with max length violations.
[02/15 06:04:50    758s] Found a total of 0 clock tree nets with max fanout violations.
[02/15 06:04:50    758s] Found a total of 0 clock tree pins with a slew violation.
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Report for clock tree: clk:
[02/15 06:04:50    758s] ===========================
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock Tree Gating Structure (Logical):
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] # Full cycle clock gates   : 0
[02/15 06:04:50    758s] Minimum clock gating depth : 0
[02/15 06:04:50    758s] Maximum clock gating depth : 0
[02/15 06:04:50    758s] Clock gate area (um^2)     : 0.000
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock Tree Buffering Structure (Logical):
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] # Buffers             :  21
[02/15 06:04:50    758s] # Inverters           :   0
[02/15 06:04:50    758s]   Total               :  21
[02/15 06:04:50    758s] Minimum depth         :   2
[02/15 06:04:50    758s] Maximum depth         :   2
[02/15 06:04:50    758s] Buffering area (um^2) : 113.374
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Clock Tree Level Structure (Logical):
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] -----------------------------------------------------------------
[02/15 06:04:50    758s] Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
[02/15 06:04:50    758s]        Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
[02/15 06:04:50    758s]                                 Pins    Sinks   Sinks       
[02/15 06:04:50    758s] -----------------------------------------------------------------
[02/15 06:04:50    758s] root     0     1063       0       0       0         0         0
[02/15 06:04:50    758s] -----------------------------------------------------------------
[02/15 06:04:50    758s] Total    0     1063       0       0       0         0         0
[02/15 06:04:50    758s] -----------------------------------------------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] Target and measured clock slews (in ps):
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] -------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] Timing Corner     Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew      Leaf Slew  Trunk Slew     Trunk Slew
[02/15 06:04:50    758s]                   Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type    Target     Target Type    Target
[02/15 06:04:50    758s] -------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] tc_tt:both.early      40.4          37.2           17.2          15.1       ignored            -      ignored            -
[02/15 06:04:50    758s] tc_tt:both.late       44.3          40.7           18.7          16.3       auto computed   44.4      auto computed   44.4
[02/15 06:04:50    758s] -------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] * - indicates that target was not met.
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] auto extracted - target was extracted from SDC.
[02/15 06:04:50    758s] auto computed - target was computed when balancing trees.
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] 
[02/15 06:04:50    758s] <CMD> report_ccopt_skew_groups > innovus_cts_skew.rep
[02/15 06:04:50    758s] Updating ideal nets and annotations...
[02/15 06:04:50    759s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[02/15 06:04:50    759s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:04:50    759s] No differences between SDC and CTS ideal net status found.
[02/15 06:04:50    759s] Clock tree timing engine global stage delay update for tc_tt:both.early...
[02/15 06:04:50    759s] End AAE Lib Interpolated Model. (MEM=3736.433594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:04:50    759s] Clock tree timing engine global stage delay update for tc_tt:both.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:04:50    759s] Clock tree timing engine global stage delay update for tc_tt:both.late...
[02/15 06:04:50    759s] Clock tree timing engine global stage delay update for tc_tt:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] Skew Group Structure:
[02/15 06:04:50    759s] =====================
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] --------------------------------------------------------------------
[02/15 06:04:50    759s] Skew Group       Sources    Constrained Sinks    Unconstrained Sinks
[02/15 06:04:50    759s] --------------------------------------------------------------------
[02/15 06:04:50    759s] clk/func_mode       1             1063                    0
[02/15 06:04:50    759s] --------------------------------------------------------------------
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] Skew Group Summary:
[02/15 06:04:50    759s] ===================
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    759s] Timing Corner       Skew Group       ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew    Skew window occupancy
[02/15 06:04:50    759s] ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    759s] tc_tt:both.early    clk/func_mode        -         42.3      52.7      47.6         2.3        ignored                  -         10.4              -
[02/15 06:04:50    759s] tc_tt:both.late     clk/func_mode    none          45.4      55.1      50.5         2.1        auto computed        20.7           9.7    100% {45.4, 55.1}
[02/15 06:04:50    759s] ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] * - indicates that target was not met.
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] Skew Group Min/Max path pins:
[02/15 06:04:50    759s] =============================
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] -------------------------------------------------------------------------
[02/15 06:04:50    759s] Timing Corner       Skew Group       Min ID    PathID    Max ID    PathID
[02/15 06:04:50    759s] -------------------------------------------------------------------------
[02/15 06:04:50    759s] tc_tt:both.early    clk/func_mode     42.3       1        52.7       2
[02/15 06:04:50    759s] -    min mat_b_reg[2][3][4]/CLK
[02/15 06:04:50    759s] -    max u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:04:50    759s] tc_tt:both.late     clk/func_mode     45.4       3        55.1       4
[02/15 06:04:50    759s] -    min mat_b_reg[2][3][4]/CLK
[02/15 06:04:50    759s] -    max u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:04:50    759s] -------------------------------------------------------------------------
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] Timing for timing corner tc_tt:both.early, min clock_path:
[02/15 06:04:50    759s] ==========================================================
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] PathID    :  1
[02/15 06:04:50    759s] Path type : skew group clk/func_mode (path 1 of 1)
[02/15 06:04:50    759s] Start     : clk
[02/15 06:04:50    759s] End       : mat_b_reg[2][3][4]/CLK
[02/15 06:04:50    759s] Delay     : 42.3
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] -------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    759s] Name  Lib cell                  Event  Incr  Arrival  Slew  Cap     Location         Distance  Fanout  Status
[02/15 06:04:50    759s]                                        (ps)  (ps)     (ps)  (fF)                     (um)              
[02/15 06:04:50    759s] -- Clockpath trace ------------------------------------------------------------------------------------------
[02/15 06:04:50    759s] clk
[02/15 06:04:50    759s] -     -                         rise   -       0.0     4.1  44.094  (0.000,56.080)   -            4    
[02/15 06:04:50    759s] CTS_ccl_a_buf_00020/A
[02/15 06:04:50    759s] -     BUFx12f_ASAP7_75t_SL      rise    1.6    1.6     7.3  -       (41.104,58.600)   43.624   -       
[02/15 06:04:50    759s] CTS_ccl_a_buf_00020/Y
[02/15 06:04:50    759s] -     BUFx12f_ASAP7_75t_SL      rise   14.3   15.9    13.3  16.962  (43.524,58.996)    2.816      4    
[02/15 06:04:50    759s] CTS_ccl_a_buf_00015/A
[02/15 06:04:50    759s] -     BUFx16f_ASAP7_75t_SL      rise    0.1   16.0    13.3  -       (44.344,60.760)    2.584   -       
[02/15 06:04:50    759s] CTS_ccl_a_buf_00015/Y
[02/15 06:04:50    759s] -     BUFx16f_ASAP7_75t_SL      rise   25.9   41.9    34.8  63.686  (41.492,61.156)    3.248     64    
[02/15 06:04:50    759s] mat_b_reg[2][3][4]/CLK
[02/15 06:04:50    759s] -     DFFASRHQNx1_ASAP7_75t_SL  rise    0.4   42.3    34.8  -       (39.808,56.440)    6.400   -       
[02/15 06:04:50    759s] -------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] Timing for timing corner tc_tt:both.early, max clock_path:
[02/15 06:04:50    759s] ==========================================================
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] PathID    :  2
[02/15 06:04:50    759s] Path type : skew group clk/func_mode (path 1 of 1)
[02/15 06:04:50    759s] Start     : clk
[02/15 06:04:50    759s] End       : u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:04:50    759s] Delay     : 52.7
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] ---------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    759s] Name  Lib cell                  Event  Incr  Arrival  Slew  Cap     Location           Distance  Fanout  Status
[02/15 06:04:50    759s]                                        (ps)  (ps)     (ps)  (fF)                       (um)              
[02/15 06:04:50    759s] -- Clockpath trace --------------------------------------------------------------------------------------------
[02/15 06:04:50    759s] clk
[02/15 06:04:50    759s] -     -                         rise   -       0.0     4.1  44.094  (0.000,56.080)     -            4    
[02/15 06:04:50    759s] CTS_ccl_a_buf_00019/A
[02/15 06:04:50    759s] -     BUFx12f_ASAP7_75t_SL      rise    3.9    3.9     8.9  -       (129.016,123.400)  196.336   -       
[02/15 06:04:50    759s] CTS_ccl_a_buf_00019/Y
[02/15 06:04:50    759s] -     BUFx12f_ASAP7_75t_SL      rise   16.3   20.2    16.7  22.261  (131.436,123.796)    2.816      4    
[02/15 06:04:50    759s] CTS_ccl_a_buf_00004/A
[02/15 06:04:50    759s] -     BUFx24_ASAP7_75t_SL       rise    0.7   20.9    16.7  -       (145.216,134.200)   24.184   -       
[02/15 06:04:50    759s] CTS_ccl_a_buf_00004/Y
[02/15 06:04:50    759s] -     BUFx24_ASAP7_75t_SL       rise   30.0   50.9    40.3  78.538  (141.500,134.596)    4.112     65    
[02/15 06:04:50    759s] u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:04:50    759s] -     DFFASRHQNx1_ASAP7_75t_SL  rise    1.8   52.7    40.4  -       (143.272,164.440)   31.616   -       
[02/15 06:04:50    759s] ---------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] Timing for timing corner tc_tt:both.late, min clock_path:
[02/15 06:04:50    759s] =========================================================
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] PathID    :  3
[02/15 06:04:50    759s] Path type : skew group clk/func_mode (path 1 of 1)
[02/15 06:04:50    759s] Start     : clk
[02/15 06:04:50    759s] End       : mat_b_reg[2][3][4]/CLK
[02/15 06:04:50    759s] Delay     : 45.4
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] -------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    759s] Name  Lib cell                  Event  Incr  Arrival  Slew  Cap     Location         Distance  Fanout  Status
[02/15 06:04:50    759s]                                        (ps)  (ps)     (ps)  (fF)                     (um)              
[02/15 06:04:50    759s] -- Clockpath trace ------------------------------------------------------------------------------------------
[02/15 06:04:50    759s] clk
[02/15 06:04:50    759s] -     -                         rise   -       0.0     4.1  44.094  (0.000,56.080)   -            4    
[02/15 06:04:50    759s] CTS_ccl_a_buf_00020/A
[02/15 06:04:50    759s] -     BUFx12f_ASAP7_75t_SL      rise    1.7    1.7     7.5  -       (41.104,58.600)   43.624   -       
[02/15 06:04:50    759s] CTS_ccl_a_buf_00020/Y
[02/15 06:04:50    759s] -     BUFx12f_ASAP7_75t_SL      rise   15.2   16.9    14.8  16.962  (43.524,58.996)    2.816      4    
[02/15 06:04:50    759s] CTS_ccl_a_buf_00015/A
[02/15 06:04:50    759s] -     BUFx16f_ASAP7_75t_SL      rise    0.4   17.3    14.8  -       (44.344,60.760)    2.584   -       
[02/15 06:04:50    759s] CTS_ccl_a_buf_00015/Y
[02/15 06:04:50    759s] -     BUFx16f_ASAP7_75t_SL      rise   27.6   44.9    40.4  63.686  (41.492,61.156)    3.248     64    
[02/15 06:04:50    759s] mat_b_reg[2][3][4]/CLK
[02/15 06:04:50    759s] -     DFFASRHQNx1_ASAP7_75t_SL  rise    0.5   45.4    40.4  -       (39.808,56.440)    6.400   -       
[02/15 06:04:50    759s] -------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] Timing for timing corner tc_tt:both.late, max clock_path:
[02/15 06:04:50    759s] =========================================================
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] PathID    :  4
[02/15 06:04:50    759s] Path type : skew group clk/func_mode (path 1 of 1)
[02/15 06:04:50    759s] Start     : clk
[02/15 06:04:50    759s] End       : u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:04:50    759s] Delay     : 55.1
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] ---------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    759s] Name  Lib cell                  Event  Incr  Arrival  Slew  Cap     Location           Distance  Fanout  Status
[02/15 06:04:50    759s]                                        (ps)  (ps)     (ps)  (fF)                       (um)              
[02/15 06:04:50    759s] -- Clockpath trace --------------------------------------------------------------------------------------------
[02/15 06:04:50    759s] clk
[02/15 06:04:50    759s] -     -                         rise   -       0.0     4.1  44.094  (0.000,56.080)     -            4    
[02/15 06:04:50    759s] CTS_ccl_a_buf_00019/A
[02/15 06:04:50    759s] -     BUFx12f_ASAP7_75t_SL      rise    4.0    4.0     9.3  -       (129.016,123.400)  196.336   -       
[02/15 06:04:50    759s] CTS_ccl_a_buf_00019/Y
[02/15 06:04:50    759s] -     BUFx12f_ASAP7_75t_SL      rise   16.9   20.9    18.2  22.261  (131.436,123.796)    2.816      4    
[02/15 06:04:50    759s] CTS_ccl_a_buf_00004/A
[02/15 06:04:50    759s] -     BUFx24_ASAP7_75t_SL       rise    0.8   21.7    18.2  -       (145.216,134.200)   24.184   -       
[02/15 06:04:50    759s] CTS_ccl_a_buf_00004/Y
[02/15 06:04:50    759s] -     BUFx24_ASAP7_75t_SL       rise   31.4   53.1    43.7  78.538  (141.500,134.596)    4.112     65    
[02/15 06:04:50    759s] u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:04:50    759s] -     DFFASRHQNx1_ASAP7_75t_SL  rise    2.0   55.1    44.0  -       (143.272,164.440)   31.616   -       
[02/15 06:04:50    759s] ---------------------------------------------------------------------------------------------------------------
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] 
[02/15 06:04:50    759s] <CMD> legalizePin
[02/15 06:04:51    759s] #% Begin legalizePin (date=02/15 06:04:50, mem=3668.9M)
[02/15 06:04:51    759s] 
[02/15 06:04:51    759s] Start pin legalization for the partition [systolic_top]:
[02/15 06:04:51    759s] Summary report for top level: [systolic_top] 
[02/15 06:04:51    759s] 	Total Pads                         : 0
[02/15 06:04:51    759s] 	Total Pins                         : 171
[02/15 06:04:51    759s] 	Legally Assigned Pins              : 171
[02/15 06:04:51    759s] 	Illegally Assigned Pins            : 0
[02/15 06:04:51    759s] 	Unplaced Pins                      : 0
[02/15 06:04:51    759s] 	Constant/Spl Net Pins              : 0
[02/15 06:04:51    759s] 	Internal Pins                      : 0
[02/15 06:04:51    759s] 	Legally Assigned Feedthrough Pins  : 0
[02/15 06:04:51    759s] 	Illegally Assigned Feedthrough Pins: 0
[02/15 06:04:51    759s] End of Summary report
[02/15 06:04:51    759s] End pin legalization for the partition [systolic_top].
[02/15 06:04:51    759s] 
[02/15 06:04:51    759s] #% End legalizePin (date=02/15 06:04:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=3668.9M, current mem=3656.3M)
[02/15 06:04:51    759s] <CMD> routeDesign
[02/15 06:04:51    759s] #% Begin routeDesign (date=02/15 06:04:51, mem=3656.3M)
[02/15 06:04:51    759s] ### Time Record (routeDesign) is installed.
[02/15 06:04:51    759s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3656.37 (MB), peak = 4331.87 (MB)
[02/15 06:04:51    759s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[02/15 06:04:51    759s] #**INFO: setDesignMode -flowEffort standard
[02/15 06:04:51    759s] #**INFO: setDesignMode -powerEffort none
[02/15 06:04:51    759s] **INFO: User settings:
[02/15 06:04:51    759s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage   auto
[02/15 06:04:51    759s] setNanoRouteMode -route_route_side                            front
[02/15 06:04:51    759s] setNanoRouteMode -route_extract_third_party_compatible        false
[02/15 06:04:51    759s] setNanoRouteMode -route_global_exp_timing_driven_std_delay    6.1
[02/15 06:04:51    759s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer  2
[02/15 06:04:51    759s] setNanoRouteMode -route_exp_design_mode_top_routing_layer     7
[02/15 06:04:51    759s] setNanoRouteMode -route_exp_enforce_recolor                   {}
[02/15 06:04:51    759s] setNanoRouteMode -route_strict_honor_route_rule               false
[02/15 06:04:51    759s] setDesignMode -bottomRoutingLayer                             2
[02/15 06:04:51    759s] setDesignMode -process                                        45
[02/15 06:04:51    759s] setDesignMode -topRoutingLayer                                7
[02/15 06:04:51    759s] setExtractRCMode -coupling_c_th                               0.1
[02/15 06:04:51    759s] setExtractRCMode -engine                                      preRoute
[02/15 06:04:51    759s] setExtractRCMode -relative_c_th                               1
[02/15 06:04:51    759s] setExtractRCMode -total_c_th                                  0
[02/15 06:04:51    759s] setDelayCalMode -enable_high_fanout                           true
[02/15 06:04:51    759s] setDelayCalMode -enable_ideal_seq_async_pins                  false
[02/15 06:04:51    759s] setDelayCalMode -eng_enablePrePlacedFlow                      false
[02/15 06:04:51    759s] setDelayCalMode -engine                                       aae
[02/15 06:04:51    759s] setDelayCalMode -ignoreNetLoad                                false
[02/15 06:04:51    759s] setDelayCalMode -socv_accuracy_mode                           low
[02/15 06:04:51    759s] setSIMode -separate_delta_delay_on_data                       true
[02/15 06:04:51    759s] 
[02/15 06:04:51    759s] #rc_typical has no qx tech file defined
[02/15 06:04:51    759s] #No active RC corner or QRC tech file is missing.
[02/15 06:04:51    759s] #**INFO: multi-cut via swapping will be performed after routing.
[02/15 06:04:51    759s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/15 06:04:51    759s] OPERPROF: Starting checkPlace at level 1, MEM:6427.0M, EPOCH TIME: 1771157091.194834
[02/15 06:04:51    759s] Processing tracks to init pin-track alignment.
[02/15 06:04:51    759s] z: 1, totalTracks: 0
[02/15 06:04:51    759s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:04:51    759s] z: 3, totalTracks: 1
[02/15 06:04:51    759s] z: 5, totalTracks: 1
[02/15 06:04:51    759s] z: 7, totalTracks: 1
[02/15 06:04:51    759s] #spOpts: N=45 dpt mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[02/15 06:04:51    759s] Cell systolic_top LLGs are deleted
[02/15 06:04:51    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:51    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:51    759s] # Building systolic_top llgBox search-tree.
[02/15 06:04:51    759s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6427.0M, EPOCH TIME: 1771157091.201531
[02/15 06:04:51    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:51    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:51    759s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6427.0M, EPOCH TIME: 1771157091.202060
[02/15 06:04:51    759s] Max number of tech site patterns supported in site array is 256.
[02/15 06:04:51    759s] Core basic site is asap7sc7p5t
[02/15 06:04:51    759s] Processing tracks to init pin-track alignment.
[02/15 06:04:51    759s] z: 1, totalTracks: 0
[02/15 06:04:51    759s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:04:51    759s] z: 3, totalTracks: 1
[02/15 06:04:51    759s] z: 5, totalTracks: 1
[02/15 06:04:51    759s] z: 7, totalTracks: 1
[02/15 06:04:51    759s] After signature check, allow fast init is false, keep pre-filter is true.
[02/15 06:04:51    759s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/15 06:04:51    759s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 06:04:51    759s] SiteArray: use 856,064 bytes
[02/15 06:04:51    759s] SiteArray: current memory after site array memory allocation 6413.0M
[02/15 06:04:51    759s] SiteArray: FP blocked sites are writable
[02/15 06:04:51    759s] Keep-away cache is enable on metals: 1-10
[02/15 06:04:51    759s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 06:04:51    759s] Atter site array init, number of instance map data is 0.
[02/15 06:04:51    759s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.016, REAL:0.011, MEM:6413.0M, EPOCH TIME: 1771157091.213546
[02/15 06:04:51    759s] 
[02/15 06:04:51    759s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:04:51    759s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:04:51    759s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.018, REAL:0.013, MEM:6413.0M, EPOCH TIME: 1771157091.214745
[02/15 06:04:51    759s] Begin checking placement ... (start mem=6427.0M, init mem=6413.0M)
[02/15 06:04:51    759s] Begin checking exclusive groups violation ...
[02/15 06:04:51    759s] There are 0 groups to check, max #box is 0, total #box is 0
[02/15 06:04:51    759s] Finished checking exclusive groups violations. Found 0 Vio.
[02/15 06:04:51    759s] 
[02/15 06:04:51    759s] Running CheckPlace using 8 threads!...
[02/15 06:04:51    759s] 
[02/15 06:04:51    759s] ...checkPlace MT is done!
[02/15 06:04:51    759s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:6381.0M, EPOCH TIME: 1771157091.283942
[02/15 06:04:51    759s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.008, REAL:0.008, MEM:6381.0M, EPOCH TIME: 1771157091.292348
[02/15 06:04:51    759s] *info: Placed = 10733          (Fixed = 2526)
[02/15 06:04:51    759s] *info: Unplaced = 0           
[02/15 06:04:51    759s] Placement Density:56.79%(17812/31360)
[02/15 06:04:51    759s] Placement Density (including fixed std cells):58.34%(18981/32529)
[02/15 06:04:51    759s] Cell systolic_top LLGs are deleted
[02/15 06:04:51    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[02/15 06:04:51    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:51    759s] # Resetting pin-track-align track data.
[02/15 06:04:51    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:51    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:04:51    759s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=6381.0M)
[02/15 06:04:51    759s] OPERPROF: Finished checkPlace at level 1, CPU:0.261, REAL:0.117, MEM:6381.0M, EPOCH TIME: 1771157091.312004
[02/15 06:04:51    759s] 
[02/15 06:04:51    759s] changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
[02/15 06:04:51    759s] *** Changed status on (22) nets in Clock.
[02/15 06:04:51    759s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=6381.0M) ***
[02/15 06:04:51    759s] #Start route 22 clock and analog nets...
[02/15 06:04:51    759s] % Begin globalDetailRoute (date=02/15 06:04:51, mem=3655.5M)
[02/15 06:04:51    759s] 
[02/15 06:04:51    759s] globalDetailRoute
[02/15 06:04:51    759s] 
[02/15 06:04:51    759s] #Start globalDetailRoute on Sun Feb 15 06:04:51 2026
[02/15 06:04:51    759s] #
[02/15 06:04:51    759s] ### Time Record (globalDetailRoute) is installed.
[02/15 06:04:51    759s] ### Time Record (Pre Callback) is installed.
[02/15 06:04:51    759s] ### Time Record (Pre Callback) is uninstalled.
[02/15 06:04:51    759s] ### Time Record (DB Import) is installed.
[02/15 06:04:51    759s] ### Time Record (Timing Data Generation) is installed.
[02/15 06:04:51    759s] ### Time Record (Timing Data Generation) is uninstalled.
[02/15 06:04:51    759s] Grid density data update skipped
[02/15 06:04:51    759s] eee: pegSigSF=1.070000
[02/15 06:04:51    759s] Initializing multi-corner resistance tables ...
[02/15 06:04:51    759s] eee: Grid unit RC data computation started
[02/15 06:04:51    759s] eee: Grid unit RC data computation completed
[02/15 06:04:51    759s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:04:51    759s] eee: l=2 avDens=0.209960 usedTrk=5102.021080 availTrk=24300.000000 sigTrk=5102.021080
[02/15 06:04:51    759s] eee: l=3 avDens=0.187166 usedTrk=4506.032361 availTrk=24075.000000 sigTrk=4506.032361
[02/15 06:04:51    759s] eee: l=4 avDens=0.129762 usedTrk=2145.943014 availTrk=16537.500000 sigTrk=2145.943014
[02/15 06:04:51    759s] eee: l=5 avDens=0.091042 usedTrk=1160.784396 availTrk=12750.000000 sigTrk=1160.784396
[02/15 06:04:51    759s] eee: l=6 avDens=0.066539 usedTrk=718.620420 availTrk=10800.000000 sigTrk=718.620420
[02/15 06:04:51    759s] eee: l=7 avDens=0.036299 usedTrk=303.210369 availTrk=8353.125000 sigTrk=303.210369
[02/15 06:04:51    759s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:04:51    759s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:04:51    759s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:04:51    759s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:04:51    759s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:04:51    759s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.227342 uaWl=0.000000 uaWlH=0.388100 aWlH=0.000000 lMod=0 pMax=0.872200 pMod=80 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 06:04:51    759s] eee: NetCapCache creation started. (Current Mem: 6389.020M) 
[02/15 06:04:51    759s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 6389.020M) 
[02/15 06:04:51    759s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:04:51    759s] eee: Metal Layers Info:
[02/15 06:04:51    759s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:04:51    759s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:04:51    759s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:04:51    759s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:04:51    759s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:04:51    759s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:04:51    759s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:04:51    759s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:04:51    759s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:04:51    759s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:04:51    759s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:04:51    759s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:04:51    759s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:04:51    759s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:04:51    759s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:04:51    759s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:04:51    759s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:04:51    759s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[02/15 06:04:51    759s] ### Net info: total nets: 8934
[02/15 06:04:51    759s] ### Net info: dirty nets: 10
[02/15 06:04:51    759s] ### Net info: marked as disconnected nets: 0
[02/15 06:04:51    760s] ### Net info: fully routed nets: 22
[02/15 06:04:51    760s] ### Net info: trivial (< 2 pins) nets: 590
[02/15 06:04:51    760s] ### Net info: unrouted nets: 8322
[02/15 06:04:51    760s] ### Net info: re-extraction nets: 0
[02/15 06:04:51    760s] ### Net info: ignored nets: 0
[02/15 06:04:51    760s] ### Net info: skip routing nets: 8912
[02/15 06:04:51    760s] ### import design signature (18): route=1362246171 fixed_route=476156308 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=711646303 dirty_area=0 del_dirty_area=0 cell=501511784 placement=1603177776 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=476156308 sns=476156308 ppa_info=383620203
[02/15 06:04:51    760s] ### Time Record (DB Import) is uninstalled.
[02/15 06:04:51    760s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[02/15 06:04:51    760s] #Skip comparing routing design signature in db-snapshot flow
[02/15 06:04:51    760s] ### Time Record (Data Preparation) is installed.
[02/15 06:04:51    760s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:04:51    760s] ### Time Record (Global Routing) is installed.
[02/15 06:04:51    760s] ### Time Record (Global Routing) is uninstalled.
[02/15 06:04:51    760s] #Total number of trivial nets (e.g. < 2 pins) = 590 (skipped).
[02/15 06:04:51    760s] #Total number of nets with skipped attribute = 8322 (skipped).
[02/15 06:04:51    760s] #Total number of routable nets = 22.
[02/15 06:04:51    760s] #Total number of nets in the design = 8934.
[02/15 06:04:51    760s] #7 routable nets do not have any wires.
[02/15 06:04:51    760s] #15 routable nets have routed wires.
[02/15 06:04:51    760s] #8322 skipped nets have only detail routed wires.
[02/15 06:04:51    760s] #7 nets will be global routed.
[02/15 06:04:51    760s] #7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/15 06:04:51    760s] #15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/15 06:04:51    760s] #Using multithreading with 8 threads.
[02/15 06:04:51    760s] ### Time Record (Data Preparation) is installed.
[02/15 06:04:51    760s] #Start routing data preparation on Sun Feb 15 06:04:51 2026
[02/15 06:04:51    760s] #
[02/15 06:04:51    760s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[02/15 06:04:51    760s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[02/15 06:04:51    760s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[02/15 06:04:51    760s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[02/15 06:04:51    760s] ### Time Record (Cell Pin Access) is installed.
[02/15 06:04:51    760s] #Rebuild pin access data for design.
[02/15 06:04:51    760s] #Initial pin access analysis.
[02/15 06:04:51    760s] #Detail pin access analysis.
[02/15 06:04:51    760s] ### Time Record (Cell Pin Access) is uninstalled.
[02/15 06:04:51    760s] #WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
[02/15 06:04:51    760s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/15 06:04:51    760s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/15 06:04:51    760s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/15 06:04:51    760s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[02/15 06:04:51    760s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[02/15 06:04:51    760s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/15 06:04:51    760s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/15 06:04:51    760s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/15 06:04:51    760s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/15 06:04:51    760s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/15 06:04:51    760s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/15 06:04:51    760s] # Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
[02/15 06:04:51    760s] #WARNING (NRDB-2322) There are no valid layers for shielding.
[02/15 06:04:51    760s] #Unexpected stripe layer range. Bottom =8(M8), top =7(M7)
[02/15 06:04:51    760s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=7(M7), bottom shield layer=7(M7)
[02/15 06:04:51    760s] #shield_bottom_stripe_layer=7(M7), shield_top_stripe_layer=7(M7)
[02/15 06:04:51    760s] #pin_access_rlayer=2(M2)
[02/15 06:04:51    760s] #shield_top_dpt_rlayer=7 top_rlayer=7 top_trim_metal_rlayer=-1 rlayer_lowest=8 bottom_rlayer=2
[02/15 06:04:51    760s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/15 06:04:51    760s] #enable_dpt_layer_shield=F
[02/15 06:04:51    760s] #has_line_end_grid=F
[02/15 06:04:51    761s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3671.05 (MB), peak = 4331.87 (MB)
[02/15 06:04:51    761s] #Regenerating Ggrids automatically.
[02/15 06:04:51    761s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[02/15 06:04:51    761s] #Using automatically generated G-grids.
[02/15 06:04:51    761s] #Done routing data preparation.
[02/15 06:04:51    761s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3682.46 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #Finished routing data preparation on Sun Feb 15 06:04:52 2026
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #Cpu time = 00:00:01
[02/15 06:04:52    761s] #Elapsed time = 00:00:00
[02/15 06:04:52    761s] #Increased memory = 21.91 (MB)
[02/15 06:04:52    761s] #Total memory = 3682.46 (MB)
[02/15 06:04:52    761s] #Peak memory = 4331.87 (MB)
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:04:52    761s] ### Time Record (Global Routing) is installed.
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #Start global routing on Sun Feb 15 06:04:52 2026
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #Start global routing initialization on Sun Feb 15 06:04:52 2026
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #Number of eco nets is 7
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #Start global routing data preparation on Sun Feb 15 06:04:52 2026
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] ### build_merged_routing_blockage_rect_list starts on Sun Feb 15 06:04:52 2026 with memory = 3683.05 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.99 [8]--
[02/15 06:04:52    761s] #Start routing resource analysis on Sun Feb 15 06:04:52 2026
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] ### init_is_bin_blocked starts on Sun Feb 15 06:04:52 2026 with memory = 3683.05 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:04:52    761s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Feb 15 06:04:52 2026 with memory = 3683.98 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --4.87 [8]--
[02/15 06:04:52    761s] ### adjust_flow_cap starts on Sun Feb 15 06:04:52 2026 with memory = 3683.33 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.30 [8]--
[02/15 06:04:52    761s] ### adjust_flow_per_partial_route_obs starts on Sun Feb 15 06:04:52 2026 with memory = 3684.80 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:04:52    761s] ### set_via_blocked starts on Sun Feb 15 06:04:52 2026 with memory = 3684.80 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.59 [8]--
[02/15 06:04:52    761s] ### copy_flow starts on Sun Feb 15 06:04:52 2026 with memory = 3684.80 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.38 [8]--
[02/15 06:04:52    761s] #Routing resource analysis is done on Sun Feb 15 06:04:52 2026
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] ### report_flow_cap starts on Sun Feb 15 06:04:52 2026 with memory = 3684.80 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] #  Resource Analysis:
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/15 06:04:52    761s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/15 06:04:52    761s] #  --------------------------------------------------------------
[02/15 06:04:52    761s] #  M2             H         885         360        7921     0.37%
[02/15 06:04:52    761s] #  M3             V        1047         291        7921    15.38%
[02/15 06:04:52    761s] #  M4             H         873         108        7921     0.00%
[02/15 06:04:52    761s] #  M5             V         870          22        7921     0.00%
[02/15 06:04:52    761s] #  M6             H         408          38        7921     6.56%
[02/15 06:04:52    761s] #  M7             V         416          30        7921     6.54%
[02/15 06:04:52    761s] #  --------------------------------------------------------------
[02/15 06:04:52    761s] #  Total                   4500      13.21%       47526     4.81%
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #  22 nets (0.25%) with 1 preferred extra spacing.
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.21 [8]--
[02/15 06:04:52    761s] ### analyze_m2_tracks starts on Sun Feb 15 06:04:52 2026 with memory = 3684.80 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.98 [8]--
[02/15 06:04:52    761s] ### report_initial_resource starts on Sun Feb 15 06:04:52 2026 with memory = 3684.80 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:04:52    761s] ### mark_pg_pins_accessibility starts on Sun Feb 15 06:04:52 2026 with memory = 3684.80 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:04:52    761s] ### set_net_region starts on Sun Feb 15 06:04:52 2026 with memory = 3684.80 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #Global routing data preparation is done on Sun Feb 15 06:04:52 2026
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3684.80 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] ### prepare_level starts on Sun Feb 15 06:04:52 2026 with memory = 3684.80 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### init level 1 starts on Sun Feb 15 06:04:52 2026 with memory = 3684.87 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.96 [8]--
[02/15 06:04:52    761s] ### Level 1 hgrid = 89 X 89
[02/15 06:04:52    761s] ### prepare_level_flow starts on Sun Feb 15 06:04:52 2026 with memory = 3684.87 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:04:52    761s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.98 [8]--
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #Global routing initialization is done on Sun Feb 15 06:04:52 2026
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3684.87 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #start global routing iteration 1...
[02/15 06:04:52    761s] ### init_flow_edge starts on Sun Feb 15 06:04:52 2026 with memory = 3684.93 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.17 [8]--
[02/15 06:04:52    761s] ### routing at level 1 (topmost level) iter 0
[02/15 06:04:52    761s] ### measure_qor starts on Sun Feb 15 06:04:52 2026 with memory = 3685.76 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### measure_congestion starts on Sun Feb 15 06:04:52 2026 with memory = 3685.76 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:04:52    761s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.79 [8]--
[02/15 06:04:52    761s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3685.77 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #start global routing iteration 2...
[02/15 06:04:52    761s] ### routing at level 1 (topmost level) iter 1
[02/15 06:04:52    761s] ### measure_qor starts on Sun Feb 15 06:04:52 2026 with memory = 3685.78 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### measure_congestion starts on Sun Feb 15 06:04:52 2026 with memory = 3685.78 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.99 [8]--
[02/15 06:04:52    761s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.53 [8]--
[02/15 06:04:52    761s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3685.78 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] ### route_end starts on Sun Feb 15 06:04:52 2026 with memory = 3685.78 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #Total number of trivial nets (e.g. < 2 pins) = 590 (skipped).
[02/15 06:04:52    761s] #Total number of nets with skipped attribute = 8322 (skipped).
[02/15 06:04:52    761s] #Total number of routable nets = 22.
[02/15 06:04:52    761s] #Total number of nets in the design = 8934.
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #22 routable nets have routed wires.
[02/15 06:04:52    761s] #8322 skipped nets have only detail routed wires.
[02/15 06:04:52    761s] #7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/15 06:04:52    761s] #15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #Routed net constraints summary:
[02/15 06:04:52    761s] #------------------------------------------------
[02/15 06:04:52    761s] #        Rules   Pref Extra Space   Unconstrained  
[02/15 06:04:52    761s] #------------------------------------------------
[02/15 06:04:52    761s] #      Default                  7               0  
[02/15 06:04:52    761s] #------------------------------------------------
[02/15 06:04:52    761s] #        Total                  7               0  
[02/15 06:04:52    761s] #------------------------------------------------
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #Routing constraints summary of the whole design:
[02/15 06:04:52    761s] #------------------------------------------------
[02/15 06:04:52    761s] #        Rules   Pref Extra Space   Unconstrained  
[02/15 06:04:52    761s] #------------------------------------------------
[02/15 06:04:52    761s] #      Default                 22            8322  
[02/15 06:04:52    761s] #------------------------------------------------
[02/15 06:04:52    761s] #        Total                 22            8322  
[02/15 06:04:52    761s] #------------------------------------------------
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] ### adjust_flow_per_partial_route_obs starts on Sun Feb 15 06:04:52 2026 with memory = 3685.78 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.01 [8]--
[02/15 06:04:52    761s] ### cal_base_flow starts on Sun Feb 15 06:04:52 2026 with memory = 3685.78 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### init_flow_edge starts on Sun Feb 15 06:04:52 2026 with memory = 3685.78 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.29 [8]--
[02/15 06:04:52    761s] ### cal_flow starts on Sun Feb 15 06:04:52 2026 with memory = 3685.78 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.99 [8]--
[02/15 06:04:52    761s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.16 [8]--
[02/15 06:04:52    761s] ### report_overcon starts on Sun Feb 15 06:04:52 2026 with memory = 3685.78 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #                 OverCon          
[02/15 06:04:52    761s] #                  #Gcell    %Gcell
[02/15 06:04:52    761s] #     Layer           (1)   OverCon  Flow/Cap
[02/15 06:04:52    761s] #  ----------------------------------------------
[02/15 06:04:52    761s] #  M2            0(0.00%)   (0.00%)     0.29  
[02/15 06:04:52    761s] #  M3            0(0.00%)   (0.00%)     0.01  
[02/15 06:04:52    761s] #  M4            0(0.00%)   (0.00%)     0.03  
[02/15 06:04:52    761s] #  M5            0(0.00%)   (0.00%)     0.02  
[02/15 06:04:52    761s] #  M6            0(0.00%)   (0.00%)     0.06  
[02/15 06:04:52    761s] #  M7            0(0.00%)   (0.00%)     0.05  
[02/15 06:04:52    761s] #  ----------------------------------------------
[02/15 06:04:52    761s] #     Total      0(0.00%)   (0.00%)
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/15 06:04:52    761s] #  Overflow after GR: 0.00% H + 0.00% V
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.99 [8]--
[02/15 06:04:52    761s] ### cal_base_flow starts on Sun Feb 15 06:04:52 2026 with memory = 3685.78 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### init_flow_edge starts on Sun Feb 15 06:04:52 2026 with memory = 3685.78 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.34 [8]--
[02/15 06:04:52    761s] ### cal_flow starts on Sun Feb 15 06:04:52 2026 with memory = 3685.78 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.98 [8]--
[02/15 06:04:52    761s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.18 [8]--
[02/15 06:04:52    761s] ### generate_cong_map_content starts on Sun Feb 15 06:04:52 2026 with memory = 3685.78 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.89 [8]--
[02/15 06:04:52    761s] ### update starts on Sun Feb 15 06:04:52 2026 with memory = 3685.90 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] #Complete Global Routing.
[02/15 06:04:52    761s] #Total number of nets with non-default rule or having extra spacing = 22
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #  Routing Statistics
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #---------------+-----------+-----+
[02/15 06:04:52    761s] #  Layer        | Length(um)| Vias|
[02/15 06:04:52    761s] #---------------+-----------+-----+
[02/15 06:04:52    761s] #  Active ( 0H) |          0|    0|
[02/15 06:04:52    761s] #  M1 ( 1V)     |          0| 1104|
[02/15 06:04:52    761s] #  M2 ( 2H)     |        344| 1106|
[02/15 06:04:52    761s] #  M3 ( 3V)     |       2042|  519|
[02/15 06:04:52    761s] #  M4 ( 4H)     |       1425|   87|
[02/15 06:04:52    761s] #  M5 ( 5V)     |        261|    5|
[02/15 06:04:52    761s] #  M6 ( 6H)     |         16|    0|
[02/15 06:04:52    761s] #  M7 ( 7V)     |          0|    0|
[02/15 06:04:52    761s] #  M8 ( 8H)     |          0|    0|
[02/15 06:04:52    761s] #  M9 ( 9V)     |          0|    0|
[02/15 06:04:52    761s] #  Pad (10H)    |          0|    0|
[02/15 06:04:52    761s] #---------------+-----------+-----+
[02/15 06:04:52    761s] #  Total        |       4089| 2821|
[02/15 06:04:52    761s] #---------------+-----------+-----+
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] # Total half perimeter of net bounding box: 1799 um.
[02/15 06:04:52    761s] ### update cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.08 [8]--
[02/15 06:04:52    761s] ### report_overcon starts on Sun Feb 15 06:04:52 2026 with memory = 3685.90 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:04:52    761s] ### report_overcon starts on Sun Feb 15 06:04:52 2026 with memory = 3685.90 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] #Max overcon = 0 track.
[02/15 06:04:52    761s] #Total overcon = 0.00%.
[02/15 06:04:52    761s] #Worst layer Gcell overcon rate = 0.00%.
[02/15 06:04:52    761s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:04:52    761s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.13 [8]--
[02/15 06:04:52    761s] ### global_route design signature (21): route=1694368992 net_attr=901632875
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #Global routing statistics:
[02/15 06:04:52    761s] #Cpu time = 00:00:00
[02/15 06:04:52    761s] #Elapsed time = 00:00:00
[02/15 06:04:52    761s] #Increased memory = 3.38 (MB)
[02/15 06:04:52    761s] #Total memory = 3685.90 (MB)
[02/15 06:04:52    761s] #Peak memory = 4331.87 (MB)
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #Finished global routing on Sun Feb 15 06:04:52 2026
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] ### Time Record (Global Routing) is uninstalled.
[02/15 06:04:52    761s] ### Time Record (Data Preparation) is installed.
[02/15 06:04:52    761s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:04:52    761s] ### track-assign external-init starts on Sun Feb 15 06:04:52 2026 with memory = 3685.10 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### Time Record (Track Assignment) is installed.
[02/15 06:04:52    761s] ### Time Record (Data Preparation) is installed.
[02/15 06:04:52    761s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:04:52    761s] ### Time Record (Track Assignment) is uninstalled.
[02/15 06:04:52    761s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.87 [8]--
[02/15 06:04:52    761s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3685.11 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### track-assign engine-init starts on Sun Feb 15 06:04:52 2026 with memory = 3685.11 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] ### Time Record (Track Assignment) is installed.
[02/15 06:04:52    761s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.26 [8]--
[02/15 06:04:52    761s] ### track-assign core-engine starts on Sun Feb 15 06:04:52 2026 with memory = 3685.17 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] #Start Track Assignment.
[02/15 06:04:52    761s] #Done with 2 horizontal wires in 3 hboxes and 1 vertical wires in 3 hboxes.
[02/15 06:04:52    761s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[02/15 06:04:52    761s] #Complete Track Assignment.
[02/15 06:04:52    761s] #Total number of nets with non-default rule or having extra spacing = 22
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #  Routing Statistics
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #---------------+-----------+-----+
[02/15 06:04:52    761s] #  Layer        | Length(um)| Vias|
[02/15 06:04:52    761s] #---------------+-----------+-----+
[02/15 06:04:52    761s] #  Active ( 0H) |          0|    0|
[02/15 06:04:52    761s] #  M1 ( 1V)     |          0| 1104|
[02/15 06:04:52    761s] #  M2 ( 2H)     |        344| 1106|
[02/15 06:04:52    761s] #  M3 ( 3V)     |       2042|  519|
[02/15 06:04:52    761s] #  M4 ( 4H)     |       1425|   87|
[02/15 06:04:52    761s] #  M5 ( 5V)     |        261|    5|
[02/15 06:04:52    761s] #  M6 ( 6H)     |         16|    0|
[02/15 06:04:52    761s] #  M7 ( 7V)     |          0|    0|
[02/15 06:04:52    761s] #  M8 ( 8H)     |          0|    0|
[02/15 06:04:52    761s] #  M9 ( 9V)     |          0|    0|
[02/15 06:04:52    761s] #  Pad (10H)    |          0|    0|
[02/15 06:04:52    761s] #---------------+-----------+-----+
[02/15 06:04:52    761s] #  Total        |       4089| 2821|
[02/15 06:04:52    761s] #---------------+-----------+-----+
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] # Total half perimeter of net bounding box: 1799 um.
[02/15 06:04:52    761s] ### track_assign design signature (24): route=2102604280
[02/15 06:04:52    761s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.22 [8]--
[02/15 06:04:52    761s] ### Time Record (Track Assignment) is uninstalled.
[02/15 06:04:52    761s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3684.22 (MB), peak = 4331.87 (MB)
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/15 06:04:52    761s] #Cpu time = 00:00:01
[02/15 06:04:52    761s] #Elapsed time = 00:00:01
[02/15 06:04:52    761s] #Increased memory = 23.79 (MB)
[02/15 06:04:52    761s] #Total memory = 3684.22 (MB)
[02/15 06:04:52    761s] #Peak memory = 4331.87 (MB)
[02/15 06:04:52    761s] #Using multithreading with 8 threads.
[02/15 06:04:52    761s] ### Time Record (Detail Routing) is installed.
[02/15 06:04:52    761s] ### Time Record (Data Preparation) is installed.
[02/15 06:04:52    761s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:04:52    761s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/15 06:04:52    761s] #
[02/15 06:04:52    761s] #Start Detail Routing..
[02/15 06:04:52    761s] #start initial detail routing ...
[02/15 06:04:52    761s] ### Design has 22 dirty nets, 2949 dirty-areas)
[02/15 06:04:54    776s] # ECO: 80.44% of the total area was rechecked for DRC, and 3.56% required routing.
[02/15 06:04:54    776s] #   number of violations = 2
[02/15 06:04:54    776s] #
[02/15 06:04:54    776s] #  By Layer and Type:
[02/15 06:04:54    776s] #
[02/15 06:04:54    776s] #---------+-------+------+-------+
[02/15 06:04:54    776s] #  -      | MetSpc| EolKO| Totals|
[02/15 06:04:54    776s] #---------+-------+------+-------+
[02/15 06:04:54    776s] #  M1     |      0|     0|      0|
[02/15 06:04:54    776s] #  M2     |      1|     1|      2|
[02/15 06:04:54    776s] #  Totals |      1|     1|      2|
[02/15 06:04:54    776s] #---------+-------+------+-------+
[02/15 06:04:54    776s] #
[02/15 06:04:54    776s] #2918 out of 10733 instances (27.2%) need to be verified(marked ipoed), dirty area = 12.6%.
[02/15 06:04:55    784s] ### Gcell dirty-map stats: routing = 4.77%, drc-check-only = 80.66%, dirty-area = 50.23%
[02/15 06:04:55    784s] ### Gcell ext dirty-map stats: fill = 108[1.36%] (M1 = 54[0.68%], M2 = 63[0.80%], M3 = 75[0.95%], M4 = 52[0.66%], M5 = 11[0.14%]), total gcell = 7921
[02/15 06:04:55    784s] #   number of violations = 2
[02/15 06:04:55    784s] #
[02/15 06:04:55    784s] #  By Layer and Type:
[02/15 06:04:55    784s] #
[02/15 06:04:55    784s] #---------+-------+------+-------+
[02/15 06:04:55    784s] #  -      | MetSpc| EolKO| Totals|
[02/15 06:04:55    784s] #---------+-------+------+-------+
[02/15 06:04:55    784s] #  M1     |      0|     0|      0|
[02/15 06:04:55    784s] #  M2     |      1|     1|      2|
[02/15 06:04:55    784s] #  Totals |      1|     1|      2|
[02/15 06:04:55    784s] #---------+-------+------+-------+
[02/15 06:04:55    784s] #
[02/15 06:04:55    784s] #cpu time = 00:00:23, elapsed time = 00:00:03, memory = 3731.97 (MB), peak = 4331.87 (MB)
[02/15 06:04:55    784s] #start 1st optimization iteration ...
[02/15 06:04:55    784s] ### Gcell dirty-map stats: routing = 5.09%, drc-check-only = 80.34%, dirty-area = 50.23%
[02/15 06:04:55    784s] ### Gcell ext dirty-map stats: fill = 115[1.45%] (M1 = 57[0.72%], M2 = 68[0.86%], M3 = 82[1.04%], M4 = 56[0.71%], M5 = 11[0.14%]), total gcell = 7921
[02/15 06:04:55    784s] #   number of violations = 0
[02/15 06:04:55    784s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3731.53 (MB), peak = 4331.87 (MB)
[02/15 06:04:55    784s] #Complete Detail Routing.
[02/15 06:04:55    784s] #Total number of nets with non-default rule or having extra spacing = 22
[02/15 06:04:55    784s] #
[02/15 06:04:55    784s] #  Routing Statistics
[02/15 06:04:55    784s] #
[02/15 06:04:55    784s] #---------------+-----------+-----+
[02/15 06:04:55    784s] #  Layer        | Length(um)| Vias|
[02/15 06:04:55    784s] #---------------+-----------+-----+
[02/15 06:04:55    784s] #  Active ( 0H) |          0|    0|
[02/15 06:04:55    784s] #  M1 ( 1V)     |          0| 1105|
[02/15 06:04:55    784s] #  M2 ( 2H)     |        343| 1108|
[02/15 06:04:55    784s] #  M3 ( 3V)     |       2045|  522|
[02/15 06:04:55    784s] #  M4 ( 4H)     |       1428|   87|
[02/15 06:04:55    784s] #  M5 ( 5V)     |        261|    5|
[02/15 06:04:55    784s] #  M6 ( 6H)     |         16|    0|
[02/15 06:04:55    784s] #  M7 ( 7V)     |          0|    0|
[02/15 06:04:55    784s] #  M8 ( 8H)     |          0|    0|
[02/15 06:04:55    784s] #  M9 ( 9V)     |          0|    0|
[02/15 06:04:55    784s] #  Pad (10H)    |          0|    0|
[02/15 06:04:55    784s] #---------------+-----------+-----+
[02/15 06:04:55    784s] #  Total        |       4094| 2827|
[02/15 06:04:55    784s] #---------------+-----------+-----+
[02/15 06:04:55    784s] #
[02/15 06:04:55    784s] # Total half perimeter of net bounding box: 1799 um.
[02/15 06:04:55    784s] #Total number of DRC violations = 0
[02/15 06:04:55    784s] ### Time Record (Detail Routing) is uninstalled.
[02/15 06:04:55    784s] #Cpu time = 00:00:23
[02/15 06:04:55    784s] #Elapsed time = 00:00:04
[02/15 06:04:55    784s] #Increased memory = 27.71 (MB)
[02/15 06:04:55    784s] #Total memory = 3711.93 (MB)
[02/15 06:04:55    784s] #Peak memory = 4331.87 (MB)
[02/15 06:04:55    784s] #detailRoute Statistics:
[02/15 06:04:55    784s] #Cpu time = 00:00:23
[02/15 06:04:55    784s] #Elapsed time = 00:00:04
[02/15 06:04:55    784s] #Increased memory = 27.71 (MB)
[02/15 06:04:55    784s] #Total memory = 3711.93 (MB)
[02/15 06:04:55    784s] #Peak memory = 4331.87 (MB)
[02/15 06:04:55    784s] ### global_detail_route design signature (34): route=1321699262 flt_obj=0 vio=1905142130 shield_wire=1
[02/15 06:04:55    784s] ### Time Record (DB Export) is installed.
[02/15 06:04:55    784s] ### export design design signature (35): route=1321699262 fixed_route=476156308 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=85582468 dirty_area=0 del_dirty_area=0 cell=501511784 placement=1602430768 pin_access=1657627866 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=476156308 sns=476156308 ppa_info=383620203
[02/15 06:04:56    784s] ### Time Record (DB Export) is uninstalled.
[02/15 06:04:56    784s] ### Time Record (Post Callback) is installed.
[02/15 06:04:56    784s] ### Time Record (Post Callback) is uninstalled.
[02/15 06:04:56    784s] #
[02/15 06:04:56    784s] #globalDetailRoute statistics:
[02/15 06:04:56    784s] #Cpu time = 00:00:25
[02/15 06:04:56    784s] #Elapsed time = 00:00:05
[02/15 06:04:56    784s] #Increased memory = -58.47 (MB)
[02/15 06:04:56    784s] #Total memory = 3596.99 (MB)
[02/15 06:04:56    784s] #Peak memory = 4331.87 (MB)
[02/15 06:04:56    784s] #Number of warnings = 9
[02/15 06:04:56    784s] #Total number of warnings = 30
[02/15 06:04:56    784s] #Number of fails = 0
[02/15 06:04:56    784s] #Total number of fails = 0
[02/15 06:04:56    784s] #Complete globalDetailRoute on Sun Feb 15 06:04:56 2026
[02/15 06:04:56    784s] #
[02/15 06:04:56    784s] ### import design signature (36): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1657627866 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[02/15 06:04:56    784s] ### Time Record (globalDetailRoute) is uninstalled.
[02/15 06:04:56    784s] % End globalDetailRoute (date=02/15 06:04:56, total cpu=0:00:25.1, real=0:00:05.0, peak res=3968.7M, current mem=3581.2M)
[02/15 06:04:56    784s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[02/15 06:04:56    784s] % Begin globalDetailRoute (date=02/15 06:04:56, mem=3581.2M)
[02/15 06:04:56    784s] 
[02/15 06:04:56    784s] globalDetailRoute
[02/15 06:04:56    784s] 
[02/15 06:04:56    784s] #Start globalDetailRoute on Sun Feb 15 06:04:56 2026
[02/15 06:04:56    784s] #
[02/15 06:04:56    784s] ### Time Record (globalDetailRoute) is installed.
[02/15 06:04:56    784s] ### Time Record (Pre Callback) is installed.
[02/15 06:04:56    784s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[02/15 06:04:56    784s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:04:56    784s] ### Time Record (Pre Callback) is uninstalled.
[02/15 06:04:56    784s] ### Time Record (DB Import) is installed.
[02/15 06:04:56    784s] ### Time Record (Timing Data Generation) is installed.
[02/15 06:04:56    784s] #Generating timing data, please wait...
[02/15 06:04:56    784s] #8728 total nets, 22 already routed, 22 will ignore in trialRoute
[02/15 06:04:56    784s] ### run_trial_route starts on Sun Feb 15 06:04:56 2026 with memory = 3587.16 (MB), peak = 4331.87 (MB)
[02/15 06:04:56    786s] ### run_trial_route cpu:00:00:01, real:00:00:00, mem:3.5 GB, peak:4.2 GB --2.51 [8]--
[02/15 06:04:56    786s] ### dump_timing_file starts on Sun Feb 15 06:04:56 2026 with memory = 3588.32 (MB), peak = 4331.87 (MB)
[02/15 06:04:56    786s] ### extractRC starts on Sun Feb 15 06:04:56 2026 with memory = 3588.32 (MB), peak = 4331.87 (MB)
[02/15 06:04:56    786s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/15 06:04:56    786s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:04:57    786s] ### extractRC cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --0.99 [8]--
[02/15 06:04:57    786s] #Dump tif for version 2.1
[02/15 06:04:57    787s] End AAE Lib Interpolated Model. (MEM=3663.773438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:04:58    793s] Total number of fetched objects 8728
[02/15 06:04:58    793s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[02/15 06:04:58    793s] End delay calculation. (MEM=3722.1 CPU=0:00:05.3 REAL=0:00:01.0)
[02/15 06:05:00    796s] #Generating timing data took: cpu time = 00:00:10, elapsed time = 00:00:04, memory = 3604.20 (MB), peak = 4331.87 (MB)
[02/15 06:05:00    796s] ### dump_timing_file cpu:00:00:10, real:00:00:04, mem:3.5 GB, peak:4.2 GB --2.87 [8]--
[02/15 06:05:00    796s] #Done generating timing data.
[02/15 06:05:00    796s] ### Time Record (Timing Data Generation) is uninstalled.
[02/15 06:05:00    796s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[02/15 06:05:00    796s] ### Net info: total nets: 8934
[02/15 06:05:00    796s] ### Net info: dirty nets: 0
[02/15 06:05:00    796s] ### Net info: marked as disconnected nets: 0
[02/15 06:05:00    796s] ### Net info: fully routed nets: 22
[02/15 06:05:00    796s] ### Net info: trivial (< 2 pins) nets: 590
[02/15 06:05:00    796s] ### Net info: unrouted nets: 8322
[02/15 06:05:00    796s] ### Net info: re-extraction nets: 0
[02/15 06:05:00    796s] ### Net info: ignored nets: 0
[02/15 06:05:00    796s] ### Net info: skip routing nets: 0
[02/15 06:05:00    796s] #Start reading timing information from file .timing_file_90654.tif.gz ...
[02/15 06:05:00    796s] #Read in timing information for 171 ports, 8228 instances from timing file .timing_file_90654.tif.gz.
[02/15 06:05:00    796s] ### import design signature (37): route=2142690705 fixed_route=476156308 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1240725476 dirty_area=0 del_dirty_area=0 cell=501511784 placement=1602430768 pin_access=1657627866 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=476156308 sns=476156308 ppa_info=383620203
[02/15 06:05:00    796s] ### Time Record (DB Import) is uninstalled.
[02/15 06:05:00    796s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[02/15 06:05:00    796s] ### Time Record (Data Preparation) is installed.
[02/15 06:05:00    796s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:05:00    796s] ### Time Record (Global Routing) is installed.
[02/15 06:05:00    796s] ### Time Record (Global Routing) is uninstalled.
[02/15 06:05:00    796s] #Total number of trivial nets (e.g. < 2 pins) = 590 (skipped).
[02/15 06:05:00    796s] #Total number of routable nets = 8344.
[02/15 06:05:00    796s] #Total number of nets in the design = 8934.
[02/15 06:05:00    796s] #8322 routable nets do not have any wires.
[02/15 06:05:00    796s] #22 routable nets have routed wires.
[02/15 06:05:00    796s] #8322 nets will be global routed.
[02/15 06:05:00    796s] #22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/15 06:05:00    796s] #Using multithreading with 8 threads.
[02/15 06:05:00    796s] ### Time Record (Data Preparation) is installed.
[02/15 06:05:00    796s] #Start routing data preparation on Sun Feb 15 06:05:00 2026
[02/15 06:05:00    796s] #
[02/15 06:05:00    796s] ### Time Record (Cell Pin Access) is installed.
[02/15 06:05:00    796s] #Initial pin access analysis.
[02/15 06:05:00    796s] #Detail pin access analysis.
[02/15 06:05:00    796s] ### Time Record (Cell Pin Access) is uninstalled.
[02/15 06:05:01    796s] #WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
[02/15 06:05:01    796s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/15 06:05:01    796s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/15 06:05:01    796s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/15 06:05:01    796s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[02/15 06:05:01    796s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[02/15 06:05:01    796s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/15 06:05:01    796s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/15 06:05:01    796s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/15 06:05:01    796s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/15 06:05:01    796s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/15 06:05:01    796s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/15 06:05:01    796s] # Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
[02/15 06:05:01    796s] #WARNING (NRDB-2322) There are no valid layers for shielding.
[02/15 06:05:01    796s] #Unexpected stripe layer range. Bottom =8(M8), top =7(M7)
[02/15 06:05:01    796s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=7(M7), bottom shield layer=7(M7)
[02/15 06:05:01    796s] #shield_bottom_stripe_layer=7(M7), shield_top_stripe_layer=7(M7)
[02/15 06:05:01    796s] #pin_access_rlayer=2(M2)
[02/15 06:05:01    796s] #shield_top_dpt_rlayer=7 top_rlayer=7 top_trim_metal_rlayer=-1 rlayer_lowest=8 bottom_rlayer=2
[02/15 06:05:01    796s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/15 06:05:01    796s] #enable_dpt_layer_shield=F
[02/15 06:05:01    796s] #has_line_end_grid=F
[02/15 06:05:01    796s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3610.36 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] #Regenerating Ggrids automatically.
[02/15 06:05:01    797s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[02/15 06:05:01    797s] #Using automatically generated G-grids.
[02/15 06:05:01    797s] #Done routing data preparation.
[02/15 06:05:01    797s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3620.93 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] #Finished routing data preparation on Sun Feb 15 06:05:01 2026
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] #Cpu time = 00:00:00
[02/15 06:05:01    797s] #Elapsed time = 00:00:00
[02/15 06:05:01    797s] #Increased memory = 11.96 (MB)
[02/15 06:05:01    797s] #Total memory = 3620.93 (MB)
[02/15 06:05:01    797s] #Peak memory = 4331.87 (MB)
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:05:01    797s] ### Time Record (Global Routing) is installed.
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] #Start global routing on Sun Feb 15 06:05:01 2026
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] #Start global routing initialization on Sun Feb 15 06:05:01 2026
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] #Number of eco nets is 0
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] #Start global routing data preparation on Sun Feb 15 06:05:01 2026
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] ### build_merged_routing_blockage_rect_list starts on Sun Feb 15 06:05:01 2026 with memory = 3620.93 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.01 [8]--
[02/15 06:05:01    797s] #Start routing resource analysis on Sun Feb 15 06:05:01 2026
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] ### init_is_bin_blocked starts on Sun Feb 15 06:05:01 2026 with memory = 3620.93 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --0.97 [8]--
[02/15 06:05:01    797s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Feb 15 06:05:01 2026 with memory = 3621.73 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --4.76 [8]--
[02/15 06:05:01    797s] ### adjust_flow_cap starts on Sun Feb 15 06:05:01 2026 with memory = 3620.27 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.49 [8]--
[02/15 06:05:01    797s] ### adjust_flow_per_partial_route_obs starts on Sun Feb 15 06:05:01 2026 with memory = 3621.74 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:05:01    797s] ### set_via_blocked starts on Sun Feb 15 06:05:01 2026 with memory = 3621.74 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.56 [8]--
[02/15 06:05:01    797s] ### copy_flow starts on Sun Feb 15 06:05:01 2026 with memory = 3621.74 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.53 [8]--
[02/15 06:05:01    797s] #Routing resource analysis is done on Sun Feb 15 06:05:01 2026
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] ### report_flow_cap starts on Sun Feb 15 06:05:01 2026 with memory = 3621.74 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] #  Resource Analysis:
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/15 06:05:01    797s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/15 06:05:01    797s] #  --------------------------------------------------------------
[02/15 06:05:01    797s] #  M2             H         881         364        7921     0.37%
[02/15 06:05:01    797s] #  M3             V        1042         296        7921    15.38%
[02/15 06:05:01    797s] #  M4             H         870         111        7921     0.00%
[02/15 06:05:01    797s] #  M5             V         869          23        7921     0.00%
[02/15 06:05:01    797s] #  M6             H         408          38        7921     6.56%
[02/15 06:05:01    797s] #  M7             V         416          30        7921     6.54%
[02/15 06:05:01    797s] #  --------------------------------------------------------------
[02/15 06:05:01    797s] #  Total                   4488      13.38%       47526     4.81%
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] #  22 nets (0.25%) with 1 preferred extra spacing.
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.25 [8]--
[02/15 06:05:01    797s] ### analyze_m2_tracks starts on Sun Feb 15 06:05:01 2026 with memory = 3621.74 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --0.98 [8]--
[02/15 06:05:01    797s] ### report_initial_resource starts on Sun Feb 15 06:05:01 2026 with memory = 3621.74 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:05:01    797s] ### mark_pg_pins_accessibility starts on Sun Feb 15 06:05:01 2026 with memory = 3621.74 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --0.99 [8]--
[02/15 06:05:01    797s] ### set_net_region starts on Sun Feb 15 06:05:01 2026 with memory = 3621.74 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --0.98 [8]--
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] #Global routing data preparation is done on Sun Feb 15 06:05:01 2026
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.74 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] ### prepare_level starts on Sun Feb 15 06:05:01 2026 with memory = 3621.74 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] ### init level 1 starts on Sun Feb 15 06:05:01 2026 with memory = 3621.74 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:05:01    797s] ### Level 1 hgrid = 89 X 89
[02/15 06:05:01    797s] ### prepare_level_flow starts on Sun Feb 15 06:05:01 2026 with memory = 3621.74 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:05:01    797s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] #Global routing initialization is done on Sun Feb 15 06:05:01 2026
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.74 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] #
[02/15 06:05:01    797s] #start global routing iteration 1...
[02/15 06:05:01    797s] ### init_flow_edge starts on Sun Feb 15 06:05:01 2026 with memory = 3621.74 (MB), peak = 4331.87 (MB)
[02/15 06:05:01    797s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.45 [8]--
[02/15 06:05:01    797s] ### routing at level 1 (topmost level) iter 0
[02/15 06:05:04    800s] ### measure_qor starts on Sun Feb 15 06:05:04 2026 with memory = 3641.50 (MB), peak = 4331.87 (MB)
[02/15 06:05:04    800s] ### measure_congestion starts on Sun Feb 15 06:05:04 2026 with memory = 3641.50 (MB), peak = 4331.87 (MB)
[02/15 06:05:04    800s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --0.99 [8]--
[02/15 06:05:04    800s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --0.74 [8]--
[02/15 06:05:04    800s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3634.00 (MB), peak = 4331.87 (MB)
[02/15 06:05:04    800s] #
[02/15 06:05:04    800s] #start global routing iteration 2...
[02/15 06:05:04    800s] ### routing at level 1 (topmost level) iter 1
[02/15 06:05:05    801s] ### measure_qor starts on Sun Feb 15 06:05:05 2026 with memory = 3637.71 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] ### measure_congestion starts on Sun Feb 15 06:05:05 2026 with memory = 3637.71 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.97 [8]--
[02/15 06:05:05    801s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --3.64 [8]--
[02/15 06:05:05    801s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3636.02 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] ### route_end starts on Sun Feb 15 06:05:05 2026 with memory = 3636.02 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] #Total number of trivial nets (e.g. < 2 pins) = 590 (skipped).
[02/15 06:05:05    801s] #Total number of routable nets = 8344.
[02/15 06:05:05    801s] #Total number of nets in the design = 8934.
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] #8344 routable nets have routed wires.
[02/15 06:05:05    801s] #22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] #Routed nets constraints summary:
[02/15 06:05:05    801s] #-----------------------------
[02/15 06:05:05    801s] #        Rules   Unconstrained  
[02/15 06:05:05    801s] #-----------------------------
[02/15 06:05:05    801s] #      Default            8322  
[02/15 06:05:05    801s] #-----------------------------
[02/15 06:05:05    801s] #        Total            8322  
[02/15 06:05:05    801s] #-----------------------------
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] #Routing constraints summary of the whole design:
[02/15 06:05:05    801s] #------------------------------------------------
[02/15 06:05:05    801s] #        Rules   Pref Extra Space   Unconstrained  
[02/15 06:05:05    801s] #------------------------------------------------
[02/15 06:05:05    801s] #      Default                 22            8322  
[02/15 06:05:05    801s] #------------------------------------------------
[02/15 06:05:05    801s] #        Total                 22            8322  
[02/15 06:05:05    801s] #------------------------------------------------
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] ### adjust_flow_per_partial_route_obs starts on Sun Feb 15 06:05:05 2026 with memory = 3636.02 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.02 [8]--
[02/15 06:05:05    801s] ### cal_base_flow starts on Sun Feb 15 06:05:05 2026 with memory = 3636.02 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] ### init_flow_edge starts on Sun Feb 15 06:05:05 2026 with memory = 3636.02 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.45 [8]--
[02/15 06:05:05    801s] ### cal_flow starts on Sun Feb 15 06:05:05 2026 with memory = 3636.02 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:05:05    801s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.03 [8]--
[02/15 06:05:05    801s] ### report_overcon starts on Sun Feb 15 06:05:05 2026 with memory = 3636.02 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] #                 OverCon       OverCon          
[02/15 06:05:05    801s] #                  #Gcell        #Gcell    %Gcell
[02/15 06:05:05    801s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[02/15 06:05:05    801s] #  ------------------------------------------------------------
[02/15 06:05:05    801s] #  M2           11(0.14%)      2(0.03%)   (0.16%)     0.51  
[02/15 06:05:05    801s] #  M3            0(0.00%)      0(0.00%)   (0.00%)     0.32  
[02/15 06:05:05    801s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.18  
[02/15 06:05:05    801s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.07  
[02/15 06:05:05    801s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.06  
[02/15 06:05:05    801s] #  M7            0(0.00%)      0(0.00%)   (0.00%)     0.05  
[02/15 06:05:05    801s] #  ------------------------------------------------------------
[02/15 06:05:05    801s] #     Total     11(0.02%)      2(0.00%)   (0.03%)
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[02/15 06:05:05    801s] #  Overflow after GR: 0.03% H + 0.00% V
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:05:05    801s] ### cal_base_flow starts on Sun Feb 15 06:05:05 2026 with memory = 3636.02 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] ### init_flow_edge starts on Sun Feb 15 06:05:05 2026 with memory = 3636.02 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.42 [8]--
[02/15 06:05:05    801s] ### cal_flow starts on Sun Feb 15 06:05:05 2026 with memory = 3636.02 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:05:05    801s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.02 [8]--
[02/15 06:05:05    801s] ### generate_cong_map_content starts on Sun Feb 15 06:05:05 2026 with memory = 3636.02 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] ### Sync with Inovus CongMap starts on Sun Feb 15 06:05:05 2026 with memory = 3636.14 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] #Hotspot report including placement blocked areas
[02/15 06:05:05    801s] OPERPROF: Starting HotSpotCal at level 1, MEM:6358.5M, EPOCH TIME: 1771157105.425097
[02/15 06:05:05    801s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[02/15 06:05:05    801s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[02/15 06:05:05    801s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[02/15 06:05:05    801s] [hotspot] |   M2(H)    |          1.00 |          1.00 |   142.56    60.48   146.88    64.80 |
[02/15 06:05:05    801s] [hotspot] |   M3(V)    |          0.00 |          0.00 |   (none)                            |
[02/15 06:05:05    801s] [hotspot] |   M4(H)    |          0.00 |          0.00 |   (none)                            |
[02/15 06:05:05    801s] [hotspot] |   M5(V)    |          0.00 |          0.00 |   (none)                            |
[02/15 06:05:05    801s] [hotspot] |   M6(H)    |         43.00 |         43.00 |   190.08     4.32   192.80   190.08 |
[02/15 06:05:05    801s] [hotspot] |   M7(V)    |         43.00 |         43.00 |     4.32   190.08   190.08   192.80 |
[02/15 06:05:05    801s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[02/15 06:05:05    801s] [hotspot] |   worst    | (M6)    43.00 | (M6)    43.00 |                                     |
[02/15 06:05:05    801s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[02/15 06:05:05    801s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[02/15 06:05:05    801s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[02/15 06:05:05    801s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/15 06:05:05    801s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[02/15 06:05:05    801s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/15 06:05:05    801s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.048, REAL:0.033, MEM:6358.5M, EPOCH TIME: 1771157105.457897
[02/15 06:05:05    801s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.45 [8]--
[02/15 06:05:05    801s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.47 [8]--
[02/15 06:05:05    801s] ### update starts on Sun Feb 15 06:05:05 2026 with memory = 3633.70 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] #Complete Global Routing.
[02/15 06:05:05    801s] #Total number of nets with non-default rule or having extra spacing = 22
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] #  Routing Statistics
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] #---------------+-----------+------+
[02/15 06:05:05    801s] #  Layer        | Length(um)|  Vias|
[02/15 06:05:05    801s] #---------------+-----------+------+
[02/15 06:05:05    801s] #  Active ( 0H) |          0|     0|
[02/15 06:05:05    801s] #  M1 ( 1V)     |          0| 25867|
[02/15 06:05:05    801s] #  M2 ( 2H)     |      23528| 14599|
[02/15 06:05:05    801s] #  M3 ( 3V)     |      39956|  4011|
[02/15 06:05:05    801s] #  M4 ( 4H)     |      22519|   557|
[02/15 06:05:05    801s] #  M5 ( 5V)     |       7892|     5|
[02/15 06:05:05    801s] #  M6 ( 6H)     |         16|     0|
[02/15 06:05:05    801s] #  M7 ( 7V)     |          0|     0|
[02/15 06:05:05    801s] #  M8 ( 8H)     |          0|     0|
[02/15 06:05:05    801s] #  M9 ( 9V)     |          0|     0|
[02/15 06:05:05    801s] #  Pad (10H)    |          0|     0|
[02/15 06:05:05    801s] #---------------+-----------+------+
[02/15 06:05:05    801s] #  Total        |      93911| 45039|
[02/15 06:05:05    801s] #---------------+-----------+------+
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] # Total half perimeter of net bounding box: 101336 um.
[02/15 06:05:05    801s] ### update cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --2.14 [8]--
[02/15 06:05:05    801s] ### report_overcon starts on Sun Feb 15 06:05:05 2026 with memory = 3633.70 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:05:05    801s] ### report_overcon starts on Sun Feb 15 06:05:05 2026 with memory = 3633.70 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] #Max overcon = 2 tracks.
[02/15 06:05:05    801s] #Total overcon = 0.03%.
[02/15 06:05:05    801s] #Worst layer Gcell overcon rate = 0.00%.
[02/15 06:05:05    801s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.00 [8]--
[02/15 06:05:05    801s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.29 [8]--
[02/15 06:05:05    801s] ### global_route design signature (40): route=1623443452 net_attr=1125260188
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] #Global routing statistics:
[02/15 06:05:05    801s] #Cpu time = 00:00:05
[02/15 06:05:05    801s] #Elapsed time = 00:00:04
[02/15 06:05:05    801s] #Increased memory = 12.77 (MB)
[02/15 06:05:05    801s] #Total memory = 3633.70 (MB)
[02/15 06:05:05    801s] #Peak memory = 4331.87 (MB)
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] #Finished global routing on Sun Feb 15 06:05:05 2026
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] #
[02/15 06:05:05    801s] ### Time Record (Global Routing) is uninstalled.
[02/15 06:05:05    801s] ### Time Record (Data Preparation) is installed.
[02/15 06:05:05    801s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:05:05    801s] ### track-assign external-init starts on Sun Feb 15 06:05:05 2026 with memory = 3632.90 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] ### Time Record (Track Assignment) is installed.
[02/15 06:05:05    801s] ### Time Record (Data Preparation) is installed.
[02/15 06:05:05    801s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:05:05    801s] ### Time Record (Track Assignment) is uninstalled.
[02/15 06:05:05    801s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.42 [8]--
[02/15 06:05:05    801s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3632.90 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] ### track-assign engine-init starts on Sun Feb 15 06:05:05 2026 with memory = 3632.93 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] ### Time Record (Track Assignment) is installed.
[02/15 06:05:05    801s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.2 GB --1.16 [8]--
[02/15 06:05:05    801s] ### track-assign core-engine starts on Sun Feb 15 06:05:05 2026 with memory = 3632.93 (MB), peak = 4331.87 (MB)
[02/15 06:05:05    801s] #Start Track Assignment.
[02/15 06:05:06    802s] #Done with 10949 horizontal wires in 3 hboxes and 9404 vertical wires in 3 hboxes.
[02/15 06:05:07    803s] #Done with 3620 horizontal wires in 3 hboxes and 1570 vertical wires in 3 hboxes.
[02/15 06:05:07    804s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[02/15 06:05:07    804s] #
[02/15 06:05:07    804s] #Track assignment summary:
[02/15 06:05:07    804s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/15 06:05:07    804s] #------------------------------------------------------------------------
[02/15 06:05:07    804s] # M2         23402.98 	  0.13%  	  0.00% 	  0.03%
[02/15 06:05:07    804s] # M3         38232.47 	  0.04%  	  0.00% 	  0.01%
[02/15 06:05:07    804s] # M4         21128.38 	  0.01%  	  0.00% 	  0.00%
[02/15 06:05:07    804s] # M5          7640.89 	  0.00%  	  0.00% 	  0.00%
[02/15 06:05:07    804s] # M6             0.00 	  0.00%  	  0.00% 	  0.00%
[02/15 06:05:07    804s] # M7             0.00 	  0.00%  	  0.00% 	  0.00%
[02/15 06:05:07    804s] #------------------------------------------------------------------------
[02/15 06:05:07    804s] # All       90404.72  	  0.05% 	  0.00% 	  0.00%
[02/15 06:05:07    804s] #Complete Track Assignment.
[02/15 06:05:07    804s] #Total number of nets with non-default rule or having extra spacing = 22
[02/15 06:05:07    804s] #
[02/15 06:05:07    804s] #  Routing Statistics
[02/15 06:05:07    804s] #
[02/15 06:05:07    804s] #---------------+-----------+------+
[02/15 06:05:07    804s] #  Layer        | Length(um)|  Vias|
[02/15 06:05:07    804s] #---------------+-----------+------+
[02/15 06:05:07    804s] #  Active ( 0H) |          0|     0|
[02/15 06:05:07    804s] #  M1 ( 1V)     |          0| 25867|
[02/15 06:05:07    804s] #  M2 ( 2H)     |      23447| 14599|
[02/15 06:05:07    804s] #  M3 ( 3V)     |      40090|  4011|
[02/15 06:05:07    804s] #  M4 ( 4H)     |      22461|   557|
[02/15 06:05:07    804s] #  M5 ( 5V)     |       7882|     5|
[02/15 06:05:07    804s] #  M6 ( 6H)     |         16|     0|
[02/15 06:05:07    804s] #  M7 ( 7V)     |          0|     0|
[02/15 06:05:07    804s] #  M8 ( 8H)     |          0|     0|
[02/15 06:05:07    804s] #  M9 ( 9V)     |          0|     0|
[02/15 06:05:07    804s] #  Pad (10H)    |          0|     0|
[02/15 06:05:07    804s] #---------------+-----------+------+
[02/15 06:05:07    804s] #  Total        |      93896| 45039|
[02/15 06:05:07    804s] #---------------+-----------+------+
[02/15 06:05:07    804s] #
[02/15 06:05:07    804s] # Total half perimeter of net bounding box: 101336 um.
[02/15 06:05:07    804s] ### track_assign design signature (43): route=1650113601
[02/15 06:05:07    804s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:3.5 GB, peak:4.2 GB --1.32 [8]--
[02/15 06:05:07    804s] ### Time Record (Track Assignment) is uninstalled.
[02/15 06:05:07    804s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3627.68 (MB), peak = 4331.87 (MB)
[02/15 06:05:07    804s] #
[02/15 06:05:07    804s] #number of short segments in preferred routing layers
[02/15 06:05:07    804s] #	
[02/15 06:05:07    804s] #	
[02/15 06:05:07    804s] #
[02/15 06:05:07    804s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/15 06:05:07    804s] #Cpu time = 00:00:07
[02/15 06:05:07    804s] #Elapsed time = 00:00:07
[02/15 06:05:07    804s] #Increased memory = 18.92 (MB)
[02/15 06:05:07    804s] #Total memory = 3627.89 (MB)
[02/15 06:05:07    804s] #Peak memory = 4331.87 (MB)
[02/15 06:05:07    804s] #Using multithreading with 8 threads.
[02/15 06:05:07    804s] ### Time Record (Detail Routing) is installed.
[02/15 06:05:07    804s] ### Time Record (Data Preparation) is installed.
[02/15 06:05:07    804s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:05:07    804s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/15 06:05:07    804s] #
[02/15 06:05:07    804s] #Start Detail Routing..
[02/15 06:05:07    804s] #start initial detail routing ...
[02/15 06:05:07    804s] ### Design has 0 dirty nets, 6301 dirty-areas), has valid drcs
[02/15 06:05:30    958s] ### Gcell dirty-map stats: routing = 88.18%, drc-check-only = 0.91%, dirty-area = 72.55%
[02/15 06:05:30    958s] ### Gcell ext dirty-map stats: fill = 6184[78.07%] (M1 = 5388[68.02%], M2 = 6076[76.71%], M3 = 5097[64.35%], M4 = 4810[60.72%], M5 = 2122[26.79%]), total gcell = 7921
[02/15 06:05:30    958s] #   number of violations = 584
[02/15 06:05:30    958s] #
[02/15 06:05:30    958s] #  By Layer and Type:
[02/15 06:05:30    958s] #
[02/15 06:05:30    958s] #---------+-------+-------+------+-----+-------+-------+------+-------+
[02/15 06:05:30    958s] #  -      | MetSpc| EOLSpc| Short| Loop| CutSpc| CShort| EolKO| Totals|
[02/15 06:05:30    958s] #---------+-------+-------+------+-----+-------+-------+------+-------+
[02/15 06:05:30    958s] #  M1     |      1|      0|     0|    0|      0|      0|    15|     16|
[02/15 06:05:30    958s] #  M2     |    134|    161|    31|    1|      0|      1|   160|    488|
[02/15 06:05:30    958s] #  M3     |      9|      7|     9|    0|      4|      0|    12|     41|
[02/15 06:05:30    958s] #  M4     |      0|      0|     0|    0|      1|      0|    38|     39|
[02/15 06:05:30    958s] #  Totals |    144|    168|    40|    1|      5|      1|   225|    584|
[02/15 06:05:30    958s] #---------+-------+-------+------+-----+-------+-------+------+-------+
[02/15 06:05:30    958s] #
[02/15 06:05:30    958s] #cpu time = 00:02:34, elapsed time = 00:00:23, memory = 3703.90 (MB), peak = 4331.87 (MB)
[02/15 06:05:30    958s] #start 1st optimization iteration ...
[02/15 06:05:34    984s] ### Gcell dirty-map stats: routing = 88.18%, drc-check-only = 0.91%, dirty-area = 72.55%
[02/15 06:05:34    984s] ### Gcell ext dirty-map stats: fill = 6185[78.08%] (M1 = 5391[68.06%], M2 = 6076[76.71%], M3 = 5100[64.39%], M4 = 4823[60.89%], M5 = 2143[27.05%], M6 = 9[0.11%]), total gcell = 7921
[02/15 06:05:34    984s] #   number of violations = 61
[02/15 06:05:34    984s] #
[02/15 06:05:34    984s] #  By Layer and Type:
[02/15 06:05:34    984s] #
[02/15 06:05:34    984s] #---------+-------+-------+------+------+-------+
[02/15 06:05:34    984s] #  -      | MetSpc| EOLSpc| Short| EolKO| Totals|
[02/15 06:05:34    984s] #---------+-------+-------+------+------+-------+
[02/15 06:05:34    984s] #  M1     |      0|      0|     0|     0|      0|
[02/15 06:05:34    984s] #  M2     |      7|     21|     4|    18|     50|
[02/15 06:05:34    984s] #  M3     |      3|      2|     1|     3|      9|
[02/15 06:05:34    984s] #  M4     |      0|      0|     0|     2|      2|
[02/15 06:05:34    984s] #  Totals |     10|     23|     5|    23|     61|
[02/15 06:05:34    984s] #---------+-------+-------+------+------+-------+
[02/15 06:05:34    984s] #
[02/15 06:05:34    984s] #cpu time = 00:00:26, elapsed time = 00:00:04, memory = 3705.17 (MB), peak = 4331.87 (MB)
[02/15 06:05:34    984s] #start 2nd optimization iteration ...
[02/15 06:05:35    989s] ### Gcell dirty-map stats: routing = 88.18%, drc-check-only = 0.91%, dirty-area = 72.55%
[02/15 06:05:35    989s] ### Gcell ext dirty-map stats: fill = 6185[78.08%] (M1 = 5391[68.06%], M2 = 6076[76.71%], M3 = 5103[64.42%], M4 = 4823[60.89%], M5 = 2148[27.12%], M6 = 11[0.14%]), total gcell = 7921
[02/15 06:05:35    989s] #   number of violations = 28
[02/15 06:05:35    989s] #
[02/15 06:05:35    989s] #  By Layer and Type:
[02/15 06:05:35    989s] #
[02/15 06:05:35    989s] #---------+-------+-------+------+------+-------+-------+
[02/15 06:05:35    989s] #  -      | MetSpc| EOLSpc| Short| EolKO| CorSpc| Totals|
[02/15 06:05:35    989s] #---------+-------+-------+------+------+-------+-------+
[02/15 06:05:35    989s] #  M1     |      0|      0|     0|     0|      0|      0|
[02/15 06:05:35    989s] #  M2     |      2|     10|     4|     5|      1|     22|
[02/15 06:05:35    989s] #  M3     |      2|      1|     0|     2|      0|      5|
[02/15 06:05:35    989s] #  M4     |      0|      0|     0|     1|      0|      1|
[02/15 06:05:35    989s] #  Totals |      4|     11|     4|     8|      1|     28|
[02/15 06:05:35    989s] #---------+-------+-------+------+------+-------+-------+
[02/15 06:05:35    989s] #
[02/15 06:05:35    989s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3703.30 (MB), peak = 4331.87 (MB)
[02/15 06:05:35    989s] #start 3rd optimization iteration ...
[02/15 06:05:35    991s] ### Gcell dirty-map stats: routing = 88.18%, drc-check-only = 0.91%, dirty-area = 72.55%
[02/15 06:05:35    991s] ### Gcell ext dirty-map stats: fill = 6185[78.08%] (M1 = 5395[68.11%], M2 = 6076[76.71%], M3 = 5103[64.42%], M4 = 4829[60.96%], M5 = 2150[27.14%], M6 = 11[0.14%]), total gcell = 7921
[02/15 06:05:35    991s] #   number of violations = 17
[02/15 06:05:35    991s] #
[02/15 06:05:35    991s] #  By Layer and Type:
[02/15 06:05:35    991s] #
[02/15 06:05:35    991s] #---------+-------+-------+-------+------+-------+-------+
[02/15 06:05:35    991s] #  -      | MetSpc| EOLSpc| CutSpc| EolKO| OffGrd| Totals|
[02/15 06:05:35    991s] #---------+-------+-------+-------+------+-------+-------+
[02/15 06:05:35    991s] #  M1     |      0|      0|      0|     0|      0|      0|
[02/15 06:05:35    991s] #  M2     |      1|      6|      0|     4|      0|     11|
[02/15 06:05:35    991s] #  M3     |      0|      0|      1|     0|      0|      1|
[02/15 06:05:35    991s] #  M4     |      1|      0|      0|     1|      3|      5|
[02/15 06:05:35    991s] #  Totals |      2|      6|      1|     5|      3|     17|
[02/15 06:05:35    991s] #---------+-------+-------+-------+------+-------+-------+
[02/15 06:05:35    991s] #
[02/15 06:05:35    991s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3703.64 (MB), peak = 4331.87 (MB)
[02/15 06:05:35    991s] #start 4th optimization iteration ...
[02/15 06:05:36    993s] ### Gcell dirty-map stats: routing = 88.18%, drc-check-only = 0.91%, dirty-area = 72.55%
[02/15 06:05:36    993s] ### Gcell ext dirty-map stats: fill = 6185[78.08%] (M1 = 5395[68.11%], M2 = 6076[76.71%], M3 = 5103[64.42%], M4 = 4831[60.99%], M5 = 2150[27.14%], M6 = 11[0.14%]), total gcell = 7921
[02/15 06:05:36    993s] #   number of violations = 7
[02/15 06:05:36    993s] #
[02/15 06:05:36    993s] #  By Layer and Type:
[02/15 06:05:36    993s] #
[02/15 06:05:36    993s] #---------+-------+-------+------+------+-------+
[02/15 06:05:36    993s] #  -      | MetSpc| EOLSpc| Short| EolKO| Totals|
[02/15 06:05:36    993s] #---------+-------+-------+------+------+-------+
[02/15 06:05:36    993s] #  M1     |      0|      0|     0|     0|      0|
[02/15 06:05:36    993s] #  M2     |      2|      2|     1|     2|      7|
[02/15 06:05:36    993s] #  Totals |      2|      2|     1|     2|      7|
[02/15 06:05:36    993s] #---------+-------+-------+------+------+-------+
[02/15 06:05:36    993s] #
[02/15 06:05:36    993s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3704.66 (MB), peak = 4331.87 (MB)
[02/15 06:05:36    993s] #start 5th optimization iteration ...
[02/15 06:05:36    994s] ### Gcell dirty-map stats: routing = 88.18%, drc-check-only = 0.91%, dirty-area = 72.55%
[02/15 06:05:36    994s] ### Gcell ext dirty-map stats: fill = 6185[78.08%] (M1 = 5395[68.11%], M2 = 6076[76.71%], M3 = 5103[64.42%], M4 = 4831[60.99%], M5 = 2152[27.17%], M6 = 11[0.14%]), total gcell = 7921
[02/15 06:05:36    994s] #   number of violations = 8
[02/15 06:05:36    994s] #
[02/15 06:05:36    994s] #  By Layer and Type:
[02/15 06:05:36    994s] #
[02/15 06:05:36    994s] #---------+-------+-------+------+------+-------+
[02/15 06:05:36    994s] #  -      | MetSpc| EOLSpc| Short| EolKO| Totals|
[02/15 06:05:36    994s] #---------+-------+-------+------+------+-------+
[02/15 06:05:36    994s] #  M1     |      0|      0|     0|     0|      0|
[02/15 06:05:36    994s] #  M2     |      1|      1|     0|     1|      3|
[02/15 06:05:36    994s] #  M3     |      1|      1|     2|     1|      5|
[02/15 06:05:36    994s] #  Totals |      2|      2|     2|     2|      8|
[02/15 06:05:36    994s] #---------+-------+-------+------+------+-------+
[02/15 06:05:36    994s] #
[02/15 06:05:36    994s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3703.52 (MB), peak = 4331.87 (MB)
[02/15 06:05:36    994s] #start 6th optimization iteration ...
[02/15 06:05:36    994s] ### Gcell dirty-map stats: routing = 88.18%, drc-check-only = 0.91%, dirty-area = 72.55%
[02/15 06:05:36    994s] ### Gcell ext dirty-map stats: fill = 6185[78.08%] (M1 = 5395[68.11%], M2 = 6076[76.71%], M3 = 5103[64.42%], M4 = 4833[61.02%], M5 = 2152[27.17%], M6 = 11[0.14%]), total gcell = 7921
[02/15 06:05:36    994s] #   number of violations = 0
[02/15 06:05:36    994s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3702.61 (MB), peak = 4331.87 (MB)
[02/15 06:05:36    994s] #Complete Detail Routing.
[02/15 06:05:36    994s] #Total number of nets with non-default rule or having extra spacing = 22
[02/15 06:05:36    994s] #
[02/15 06:05:36    994s] #  Routing Statistics
[02/15 06:05:36    994s] #
[02/15 06:05:36    994s] #---------------+-----------+------+
[02/15 06:05:36    994s] #  Layer        | Length(um)|  Vias|
[02/15 06:05:36    994s] #---------------+-----------+------+
[02/15 06:05:36    994s] #  Active ( 0H) |          0|     0|
[02/15 06:05:36    994s] #  M1 ( 1V)     |          0| 28078|
[02/15 06:05:36    994s] #  M2 ( 2H)     |      27628| 34411|
[02/15 06:05:36    994s] #  M3 ( 3V)     |      45937|  5764|
[02/15 06:05:36    994s] #  M4 ( 4H)     |      23011|  1218|
[02/15 06:05:36    994s] #  M5 ( 5V)     |       9901|    17|
[02/15 06:05:36    994s] #  M6 ( 6H)     |         25|     0|
[02/15 06:05:36    994s] #  M7 ( 7V)     |          0|     0|
[02/15 06:05:36    994s] #  M8 ( 8H)     |          0|     0|
[02/15 06:05:36    994s] #  M9 ( 9V)     |          0|     0|
[02/15 06:05:36    994s] #  Pad (10H)    |          0|     0|
[02/15 06:05:36    994s] #---------------+-----------+------+
[02/15 06:05:36    994s] #  Total        |     106502| 69488|
[02/15 06:05:36    994s] #---------------+-----------+------+
[02/15 06:05:36    994s] #
[02/15 06:05:36    994s] # Total half perimeter of net bounding box: 101336 um.
[02/15 06:05:36    994s] #Total number of DRC violations = 0
[02/15 06:05:36    994s] ### Time Record (Detail Routing) is uninstalled.
[02/15 06:05:36    994s] #Cpu time = 00:03:11
[02/15 06:05:36    994s] #Elapsed time = 00:00:29
[02/15 06:05:36    994s] #Increased memory = 54.88 (MB)
[02/15 06:05:36    994s] #Total memory = 3682.77 (MB)
[02/15 06:05:36    994s] #Peak memory = 4331.87 (MB)
[02/15 06:05:36    994s] ### Time Record (Data Preparation) is installed.
[02/15 06:05:36    995s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:05:36    995s] ### Time Record (Post Route Via Swapping) is installed.
[02/15 06:05:36    995s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/15 06:05:36    995s] #
[02/15 06:05:36    995s] #Start Post Route via swapping...
[02/15 06:05:36    995s] #88.17% of area are rerouted by ECO routing.
[02/15 06:05:37   1001s] #   number of violations = 0
[02/15 06:05:37   1001s] #cpu time = 00:00:06, elapsed time = 00:00:01, memory = 3691.82 (MB), peak = 4331.87 (MB)
[02/15 06:05:37   1001s] #CELL_VIEW systolic_top,init has no DRC violation.
[02/15 06:05:37   1001s] #Total number of DRC violations = 0
[02/15 06:05:37   1001s] #No via is swapped.
[02/15 06:05:37   1001s] ### Gcell dirty-map stats: routing = 88.18%, drc-check-only = 0.91%, dirty-area = 72.55%
[02/15 06:05:37   1001s] ### Gcell ext dirty-map stats: fill = 6185[78.08%] (M1 = 5395[68.11%], M2 = 6076[76.71%], M3 = 5103[64.42%], M4 = 4833[61.02%], M5 = 2152[27.17%], M6 = 11[0.14%]), total gcell = 7921
[02/15 06:05:37   1001s] #Post Route via swapping is done.
[02/15 06:05:37   1001s] ### Time Record (Post Route Via Swapping) is uninstalled.
[02/15 06:05:37   1001s] #Total number of nets with non-default rule or having extra spacing = 22
[02/15 06:05:37   1001s] #
[02/15 06:05:37   1001s] #  Routing Statistics
[02/15 06:05:37   1001s] #
[02/15 06:05:37   1001s] #---------------+-----------+------+
[02/15 06:05:37   1001s] #  Layer        | Length(um)|  Vias|
[02/15 06:05:37   1001s] #---------------+-----------+------+
[02/15 06:05:37   1001s] #  Active ( 0H) |          0|     0|
[02/15 06:05:37   1001s] #  M1 ( 1V)     |          0| 28078|
[02/15 06:05:37   1001s] #  M2 ( 2H)     |      27628| 34411|
[02/15 06:05:37   1001s] #  M3 ( 3V)     |      45937|  5764|
[02/15 06:05:37   1001s] #  M4 ( 4H)     |      23011|  1218|
[02/15 06:05:37   1001s] #  M5 ( 5V)     |       9901|    17|
[02/15 06:05:37   1001s] #  M6 ( 6H)     |         25|     0|
[02/15 06:05:37   1001s] #  M7 ( 7V)     |          0|     0|
[02/15 06:05:37   1001s] #  M8 ( 8H)     |          0|     0|
[02/15 06:05:37   1001s] #  M9 ( 9V)     |          0|     0|
[02/15 06:05:37   1001s] #  Pad (10H)    |          0|     0|
[02/15 06:05:37   1001s] #---------------+-----------+------+
[02/15 06:05:37   1001s] #  Total        |     106502| 69488|
[02/15 06:05:37   1001s] #---------------+-----------+------+
[02/15 06:05:37   1001s] #
[02/15 06:05:37   1001s] # Total half perimeter of net bounding box: 101336 um.
[02/15 06:05:37   1001s] ### Time Record (Data Preparation) is installed.
[02/15 06:05:37   1001s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:05:37   1001s] ### Time Record (Post Route Wire Spreading) is installed.
[02/15 06:05:37   1001s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/15 06:05:37   1001s] #
[02/15 06:05:37   1001s] #Start Post Route wire spreading..
[02/15 06:05:37   1001s] ### Time Record (Data Preparation) is installed.
[02/15 06:05:37   1001s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:05:37   1001s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/15 06:05:37   1001s] #
[02/15 06:05:37   1001s] #Start DRC checking..
[02/15 06:05:40   1019s] #   number of violations = 0
[02/15 06:05:40   1019s] #cpu time = 00:00:18, elapsed time = 00:00:03, memory = 3695.39 (MB), peak = 4331.87 (MB)
[02/15 06:05:40   1019s] #CELL_VIEW systolic_top,init has no DRC violation.
[02/15 06:05:40   1019s] #Total number of DRC violations = 0
[02/15 06:05:40   1019s] ### Time Record (Data Preparation) is installed.
[02/15 06:05:40   1019s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:05:40   1019s] #
[02/15 06:05:40   1019s] #Start data preparation for wire spreading...
[02/15 06:05:40   1019s] #
[02/15 06:05:40   1019s] #Data preparation is done on Sun Feb 15 06:05:40 2026
[02/15 06:05:40   1019s] #
[02/15 06:05:40   1019s] ### track-assign engine-init starts on Sun Feb 15 06:05:40 2026 with memory = 3685.90 (MB), peak = 4331.87 (MB)
[02/15 06:05:40   1019s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.20 [8]--
[02/15 06:05:40   1019s] #
[02/15 06:05:40   1019s] #Start Post Route Wire Spread.
[02/15 06:05:41   1019s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[02/15 06:05:41   1020s] #Complete Post Route Wire Spread.
[02/15 06:05:41   1020s] #
[02/15 06:05:41   1020s] #Total number of nets with non-default rule or having extra spacing = 22
[02/15 06:05:41   1020s] #
[02/15 06:05:41   1020s] #  Routing Statistics
[02/15 06:05:41   1020s] #
[02/15 06:05:41   1020s] #---------------+-----------+------+
[02/15 06:05:41   1020s] #  Layer        | Length(um)|  Vias|
[02/15 06:05:41   1020s] #---------------+-----------+------+
[02/15 06:05:41   1020s] #  Active ( 0H) |          0|     0|
[02/15 06:05:41   1020s] #  M1 ( 1V)     |          0| 28078|
[02/15 06:05:41   1020s] #  M2 ( 2H)     |      27628| 34411|
[02/15 06:05:41   1020s] #  M3 ( 3V)     |      45937|  5764|
[02/15 06:05:41   1020s] #  M4 ( 4H)     |      23011|  1218|
[02/15 06:05:41   1020s] #  M5 ( 5V)     |       9901|    17|
[02/15 06:05:41   1020s] #  M6 ( 6H)     |         25|     0|
[02/15 06:05:41   1020s] #  M7 ( 7V)     |          0|     0|
[02/15 06:05:41   1020s] #  M8 ( 8H)     |          0|     0|
[02/15 06:05:41   1020s] #  M9 ( 9V)     |          0|     0|
[02/15 06:05:41   1020s] #  Pad (10H)    |          0|     0|
[02/15 06:05:41   1020s] #---------------+-----------+------+
[02/15 06:05:41   1020s] #  Total        |     106502| 69488|
[02/15 06:05:41   1020s] #---------------+-----------+------+
[02/15 06:05:41   1020s] #
[02/15 06:05:41   1020s] # Total half perimeter of net bounding box: 101336 um.
[02/15 06:05:41   1020s] ### Time Record (Data Preparation) is installed.
[02/15 06:05:41   1020s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:05:41   1020s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/15 06:05:41   1020s] #
[02/15 06:05:41   1020s] #Start DRC checking..
[02/15 06:05:44   1038s] #   number of violations = 0
[02/15 06:05:44   1038s] #cpu time = 00:00:18, elapsed time = 00:00:03, memory = 3698.71 (MB), peak = 4331.87 (MB)
[02/15 06:05:44   1038s] #CELL_VIEW systolic_top,init has no DRC violation.
[02/15 06:05:44   1038s] #Total number of DRC violations = 0
[02/15 06:05:44   1038s] #   number of violations = 0
[02/15 06:05:44   1038s] #cpu time = 00:00:19, elapsed time = 00:00:04, memory = 3689.22 (MB), peak = 4331.87 (MB)
[02/15 06:05:44   1038s] #CELL_VIEW systolic_top,init has no DRC violation.
[02/15 06:05:44   1038s] #Total number of DRC violations = 0
[02/15 06:05:44   1038s] #Post Route wire spread is done.
[02/15 06:05:44   1038s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/15 06:05:44   1038s] #Total number of nets with non-default rule or having extra spacing = 22
[02/15 06:05:44   1038s] #
[02/15 06:05:44   1038s] #  Routing Statistics
[02/15 06:05:44   1038s] #
[02/15 06:05:44   1038s] #---------------+-----------+------+
[02/15 06:05:44   1038s] #  Layer        | Length(um)|  Vias|
[02/15 06:05:44   1038s] #---------------+-----------+------+
[02/15 06:05:44   1038s] #  Active ( 0H) |          0|     0|
[02/15 06:05:44   1038s] #  M1 ( 1V)     |          0| 28078|
[02/15 06:05:44   1038s] #  M2 ( 2H)     |      27628| 34411|
[02/15 06:05:44   1038s] #  M3 ( 3V)     |      45937|  5764|
[02/15 06:05:44   1038s] #  M4 ( 4H)     |      23011|  1218|
[02/15 06:05:44   1038s] #  M5 ( 5V)     |       9901|    17|
[02/15 06:05:44   1038s] #  M6 ( 6H)     |         25|     0|
[02/15 06:05:44   1038s] #  M7 ( 7V)     |          0|     0|
[02/15 06:05:44   1038s] #  M8 ( 8H)     |          0|     0|
[02/15 06:05:44   1038s] #  M9 ( 9V)     |          0|     0|
[02/15 06:05:44   1038s] #  Pad (10H)    |          0|     0|
[02/15 06:05:44   1038s] #---------------+-----------+------+
[02/15 06:05:44   1038s] #  Total        |     106502| 69488|
[02/15 06:05:44   1038s] #---------------+-----------+------+
[02/15 06:05:44   1038s] #
[02/15 06:05:44   1038s] # Total half perimeter of net bounding box: 101336 um.
[02/15 06:05:44   1038s] #detailRoute Statistics:
[02/15 06:05:44   1038s] #Cpu time = 00:03:54
[02/15 06:05:44   1038s] #Elapsed time = 00:00:37
[02/15 06:05:44   1038s] #Increased memory = 61.33 (MB)
[02/15 06:05:44   1038s] #Total memory = 3689.22 (MB)
[02/15 06:05:44   1038s] #Peak memory = 4331.87 (MB)
[02/15 06:05:44   1038s] ### global_detail_route design signature (77): route=361529600 flt_obj=0 vio=1905142130 shield_wire=1
[02/15 06:05:44   1038s] ### Time Record (DB Export) is installed.
[02/15 06:05:44   1038s] ### export design design signature (78): route=361529600 fixed_route=476156308 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1903184063 dirty_area=0 del_dirty_area=0 cell=501511784 placement=1602430768 pin_access=1657627866 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=476156308 sns=476156308 ppa_info=383620203
[02/15 06:05:44   1038s] ### Time Record (DB Export) is uninstalled.
[02/15 06:05:44   1038s] ### Time Record (Post Callback) is installed.
[02/15 06:05:44   1038s] ### Time Record (Post Callback) is uninstalled.
[02/15 06:05:44   1038s] #
[02/15 06:05:44   1038s] #globalDetailRoute statistics:
[02/15 06:05:44   1038s] #Cpu time = 00:04:14
[02/15 06:05:44   1038s] #Elapsed time = 00:00:48
[02/15 06:05:44   1038s] #Increased memory = 78.14 (MB)
[02/15 06:05:44   1038s] #Total memory = 3659.32 (MB)
[02/15 06:05:44   1038s] #Peak memory = 4331.87 (MB)
[02/15 06:05:44   1038s] #Number of warnings = 5
[02/15 06:05:44   1038s] #Total number of warnings = 36
[02/15 06:05:44   1038s] #Number of fails = 0
[02/15 06:05:44   1038s] #Total number of fails = 0
[02/15 06:05:44   1038s] #Complete globalDetailRoute on Sun Feb 15 06:05:44 2026
[02/15 06:05:44   1038s] #
[02/15 06:05:44   1038s] ### import design signature (79): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1657627866 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[02/15 06:05:44   1038s] ### Time Record (globalDetailRoute) is uninstalled.
[02/15 06:05:44   1038s] % End globalDetailRoute (date=02/15 06:05:44, total cpu=0:04:14, real=0:00:48.0, peak res=4104.9M, current mem=3636.3M)
[02/15 06:05:44   1039s] #Default setup view is reset to view_tt.
[02/15 06:05:44   1039s] #Default setup view is reset to view_tt.
[02/15 06:05:44   1039s] AAE_INFO: Post Route call back at the end of routeDesign
[02/15 06:05:44   1039s] #routeDesign: cpu time = 00:04:40, elapsed time = 00:00:54, memory = 3612.97 (MB), peak = 4331.87 (MB)
[02/15 06:05:44   1039s] ### Time Record (routeDesign) is uninstalled.
[02/15 06:05:44   1039s] #
[02/15 06:05:44   1039s] #  Scalability Statistics
[02/15 06:05:44   1039s] #
[02/15 06:05:44   1039s] #----------------------------+---------+-------------+------------+
[02/15 06:05:44   1039s] #  routeDesign               | cpu time| elapsed time| scalability|
[02/15 06:05:44   1039s] #----------------------------+---------+-------------+------------+
[02/15 06:05:44   1039s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[02/15 06:05:44   1039s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[02/15 06:05:44   1039s] #  Timing Data Generation    | 00:00:11|     00:00:04|         2.8|
[02/15 06:05:44   1039s] #  DB Import                 | 00:00:01|     00:00:01|         1.0|
[02/15 06:05:44   1039s] #  DB Export                 | 00:00:01|     00:00:00|         1.0|
[02/15 06:05:44   1039s] #  Cell Pin Access           | 00:00:01|     00:00:00|         1.0|
[02/15 06:05:44   1039s] #  Data Preparation          | 00:00:01|     00:00:00|         1.0|
[02/15 06:05:44   1039s] #  Global Routing            | 00:00:05|     00:00:05|         1.1|
[02/15 06:05:44   1039s] #  Track Assignment          | 00:00:03|     00:00:02|         1.3|
[02/15 06:05:44   1039s] #  Detail Routing            | 00:03:33|     00:00:33|         6.5|
[02/15 06:05:44   1039s] #  Post Route Via Swapping   | 00:00:06|     00:00:01|         1.0|
[02/15 06:05:44   1039s] #  Post Route Wire Spreading | 00:00:37|     00:00:06|         5.7|
[02/15 06:05:44   1039s] #  Entire Command            | 00:04:40|     00:00:54|         5.2|
[02/15 06:05:44   1039s] #----------------------------+---------+-------------+------------+
[02/15 06:05:44   1039s] #
[02/15 06:05:44   1039s] 
[02/15 06:05:44   1039s] *** Summary of all messages that are not suppressed in this session:
[02/15 06:05:44   1039s] Severity  ID               Count  Summary                                  
[02/15 06:05:44   1039s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[02/15 06:05:44   1039s] WARNING   NRAG-41              1  The M1 user tracks are removed and regen...
[02/15 06:05:44   1039s] WARNING   NRAG-44              2  Track pitch is too small compared with l...
[02/15 06:05:44   1039s] WARNING   NRDB-2322            1  There are no valid layers for shielding....
[02/15 06:05:44   1039s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[02/15 06:05:44   1039s] *** Message Summary: 6 warning(s), 0 error(s)
[02/15 06:05:44   1039s] 
[02/15 06:05:45   1039s] #% End routeDesign (date=02/15 06:05:44, total cpu=0:04:40, real=0:00:54.0, peak res=4104.9M, current mem=3613.0M)
[02/15 06:05:45   1039s] <CMD> editPowerVia -delete_vias 1 -top_layer 7 -bottom_layer 6
[02/15 06:05:45   1039s] #% Begin editPowerVia (date=02/15 06:05:45, mem=3613.0M)
[02/15 06:05:45   1039s] 
[02/15 06:05:45   1039s] The editPowerVia deleted 64 vias from the design.
[02/15 06:05:45   1039s] ViaGen deleted 64 vias.
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] |  Layer |     Deleted    |
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] |   V6   |       64       |
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] #% End editPowerVia (date=02/15 06:05:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=3613.0M, current mem=3613.0M)
[02/15 06:05:45   1039s] <CMD> editPowerVia -delete_vias 1 -top_layer 6 -bottom_layer 5
[02/15 06:05:45   1039s] #% Begin editPowerVia (date=02/15 06:05:45, mem=3613.0M)
[02/15 06:05:45   1039s] 
[02/15 06:05:45   1039s] The editPowerVia deleted 92 vias from the design.
[02/15 06:05:45   1039s] ViaGen deleted 92 vias.
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] |  Layer |     Deleted    |
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] |   V5   |       92       |
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] #% End editPowerVia (date=02/15 06:05:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=3613.0M, current mem=3613.0M)
[02/15 06:05:45   1039s] <CMD> editPowerVia -delete_vias 1 -top_layer 5 -bottom_layer 4
[02/15 06:05:45   1039s] #% Begin editPowerVia (date=02/15 06:05:45, mem=3613.0M)
[02/15 06:05:45   1039s] 
[02/15 06:05:45   1039s] The editPowerVia deleted 92 vias from the design.
[02/15 06:05:45   1039s] ViaGen deleted 92 vias.
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] |  Layer |     Deleted    |
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] |   V4   |       92       |
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] #% End editPowerVia (date=02/15 06:05:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=3613.0M, current mem=3613.0M)
[02/15 06:05:45   1039s] <CMD> editPowerVia -delete_vias 1 -top_layer 4 -bottom_layer 3
[02/15 06:05:45   1039s] #% Begin editPowerVia (date=02/15 06:05:45, mem=3613.0M)
[02/15 06:05:45   1039s] 
[02/15 06:05:45   1039s] The editPowerVia deleted 308 vias from the design.
[02/15 06:05:45   1039s] ViaGen deleted 308 vias.
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] |  Layer |     Deleted    |
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] |   V3   |       308      |
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] #% End editPowerVia (date=02/15 06:05:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=3613.0M, current mem=3613.0M)
[02/15 06:05:45   1039s] <CMD> editPowerVia -delete_vias 1 -top_layer 3 -bottom_layer 2
[02/15 06:05:45   1039s] #% Begin editPowerVia (date=02/15 06:05:45, mem=3613.0M)
[02/15 06:05:45   1039s] 
[02/15 06:05:45   1039s] The editPowerVia deleted 2352 vias from the design.
[02/15 06:05:45   1039s] ViaGen deleted 2352 vias.
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] |  Layer |     Deleted    |
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] |   V2   |      2352      |
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] #% End editPowerVia (date=02/15 06:05:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=3613.0M, current mem=3613.0M)
[02/15 06:05:45   1039s] <CMD> editPowerVia -delete_vias 1 -top_layer 2 -bottom_layer 1
[02/15 06:05:45   1039s] #% Begin editPowerVia (date=02/15 06:05:45, mem=3613.0M)
[02/15 06:05:45   1039s] 
[02/15 06:05:45   1039s] The editPowerVia deleted 168 vias from the design.
[02/15 06:05:45   1039s] ViaGen deleted 168 vias.
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] |  Layer |     Deleted    |
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] |   V1   |       168      |
[02/15 06:05:45   1039s] +--------+----------------+
[02/15 06:05:45   1039s] #% End editPowerVia (date=02/15 06:05:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=3613.0M, current mem=3613.0M)
[02/15 06:05:45   1039s] <CMD> editPowerVia -add_vias 1
[02/15 06:05:45   1039s] #% Begin editPowerVia (date=02/15 06:05:45, mem=3613.0M)
[02/15 06:05:45   1039s] 
[02/15 06:05:45   1040s] Multi-CPU acceleration using 8 CPU(s).
[02/15 06:05:45   1040s] Multi Thread begin for M1 horizontal
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 6.18) (186.58, 6.26).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 7.26) (186.58, 7.34).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 8.34) (186.58, 8.42).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 9.42) (186.58, 9.50).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 10.50) (186.58, 10.58).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 11.58) (186.58, 11.66).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 12.66) (186.58, 12.74).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 13.74) (186.58, 13.82).
[02/15 06:05:45   1040s] Viagen work status, 5% finished
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 14.82) (186.58, 14.90).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 15.90) (186.58, 15.98).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 16.98) (186.58, 17.06).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 18.06) (186.58, 18.14).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 19.14) (186.58, 19.22).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 20.22) (186.58, 20.30).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 21.30) (186.58, 21.38).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 22.38) (186.58, 22.46).
[02/15 06:05:45   1040s] Viagen work status, 10% finished
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 23.46) (186.58, 23.54).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 24.54) (186.58, 24.62).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 25.62) (186.58, 25.70).
[02/15 06:05:45   1040s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.22, 26.70) (186.58, 26.78).
[02/15 06:05:45   1040s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[02/15 06:05:45   1040s] To increase the message display limit, refer to the product command reference manual.
[02/15 06:05:45   1040s] Viagen work status, 15% finished
[02/15 06:05:45   1040s] Viagen work status, 20% finished
[02/15 06:05:45   1040s] Viagen work status, 25% finished
[02/15 06:05:45   1040s] Viagen work status, 30% finished
[02/15 06:05:45   1040s] Viagen work status, 35% finished
[02/15 06:05:45   1040s] Viagen work status, 40% finished
[02/15 06:05:45   1040s] Viagen work status, 45% finished
[02/15 06:05:46   1040s] Viagen work status, 50% finished
[02/15 06:05:46   1040s] Viagen work status, 55% finished
[02/15 06:05:46   1040s] Viagen work status, 60% finished
[02/15 06:05:46   1040s] Viagen work status, 65% finished
[02/15 06:05:46   1040s] Viagen work status, 70% finished
[02/15 06:05:46   1040s] Viagen work status, 75% finished
[02/15 06:05:46   1040s] Viagen work status, 80% finished
[02/15 06:05:46   1040s] Viagen work status, 85% finished
[02/15 06:05:46   1040s] Viagen work status, 90% finished
[02/15 06:05:46   1040s] Viagen work status, 95% finished
[02/15 06:05:46   1040s] Viagen work status, 100% finished
[02/15 06:05:46   1040s] Multi Thread begin for M2 horizontal
[02/15 06:05:46   1040s] Viagen work status, 5% finished
[02/15 06:05:46   1040s] Viagen work status, 10% finished
[02/15 06:05:46   1040s] Viagen work status, 15% finished
[02/15 06:05:46   1040s] Viagen work status, 20% finished
[02/15 06:05:46   1040s] Viagen work status, 25% finished
[02/15 06:05:46   1040s] Viagen work status, 30% finished
[02/15 06:05:46   1040s] Viagen work status, 35% finished
[02/15 06:05:46   1040s] Viagen work status, 40% finished
[02/15 06:05:46   1040s] Viagen work status, 45% finished
[02/15 06:05:46   1040s] Viagen work status, 50% finished
[02/15 06:05:46   1040s] Viagen work status, 55% finished
[02/15 06:05:46   1040s] Viagen work status, 60% finished
[02/15 06:05:46   1040s] Viagen work status, 65% finished
[02/15 06:05:46   1040s] Viagen work status, 70% finished
[02/15 06:05:46   1040s] Viagen work status, 75% finished
[02/15 06:05:46   1040s] Viagen work status, 80% finished
[02/15 06:05:46   1040s] Viagen work status, 85% finished
[02/15 06:05:46   1040s] Viagen work status, 90% finished
[02/15 06:05:46   1040s] Viagen work status, 95% finished
[02/15 06:05:46   1040s] Viagen work status, 100% finished
[02/15 06:05:46   1040s] Multi Thread begin for M3 vertical
[02/15 06:05:46   1040s] Viagen work status, 5% finished
[02/15 06:05:46   1040s] Viagen work status, 10% finished
[02/15 06:05:46   1040s] Viagen work status, 15% finished
[02/15 06:05:46   1040s] Viagen work status, 20% finished
[02/15 06:05:46   1040s] Viagen work status, 25% finished
[02/15 06:05:46   1040s] Viagen work status, 30% finished
[02/15 06:05:46   1040s] Viagen work status, 35% finished
[02/15 06:05:46   1040s] Viagen work status, 40% finished
[02/15 06:05:46   1040s] Viagen work status, 45% finished
[02/15 06:05:46   1040s] Viagen work status, 50% finished
[02/15 06:05:46   1040s] Viagen work status, 55% finished
[02/15 06:05:46   1040s] Viagen work status, 60% finished
[02/15 06:05:46   1040s] Viagen work status, 65% finished
[02/15 06:05:46   1040s] Viagen work status, 70% finished
[02/15 06:05:46   1040s] Viagen work status, 75% finished
[02/15 06:05:46   1040s] Viagen work status, 80% finished
[02/15 06:05:46   1040s] Viagen work status, 85% finished
[02/15 06:05:46   1040s] Viagen work status, 90% finished
[02/15 06:05:46   1040s] Viagen work status, 95% finished
[02/15 06:05:46   1040s] Viagen work status, 100% finished
[02/15 06:05:46   1040s] Multi Thread begin for M4 horizontal
[02/15 06:05:46   1040s] Viagen work status, 5% finished
[02/15 06:05:46   1040s] Viagen work status, 10% finished
[02/15 06:05:46   1040s] Viagen work status, 15% finished
[02/15 06:05:46   1040s] Viagen work status, 20% finished
[02/15 06:05:46   1040s] Viagen work status, 25% finished
[02/15 06:05:46   1040s] Viagen work status, 30% finished
[02/15 06:05:46   1040s] Viagen work status, 35% finished
[02/15 06:05:46   1040s] Viagen work status, 40% finished
[02/15 06:05:46   1040s] Viagen work status, 45% finished
[02/15 06:05:46   1040s] Viagen work status, 50% finished
[02/15 06:05:46   1040s] Viagen work status, 55% finished
[02/15 06:05:46   1040s] Viagen work status, 60% finished
[02/15 06:05:46   1040s] Viagen work status, 65% finished
[02/15 06:05:46   1040s] Viagen work status, 70% finished
[02/15 06:05:46   1040s] Viagen work status, 75% finished
[02/15 06:05:46   1040s] Viagen work status, 80% finished
[02/15 06:05:46   1040s] Viagen work status, 85% finished
[02/15 06:05:46   1040s] Viagen work status, 90% finished
[02/15 06:05:46   1040s] Viagen work status, 100% finished
[02/15 06:05:46   1040s] Multi Thread begin for M6 vertical
[02/15 06:05:46   1040s] Viagen work status, 5% finished
[02/15 06:05:46   1040s] Viagen work status, 10% finished
[02/15 06:05:46   1040s] Viagen work status, 15% finished
[02/15 06:05:46   1040s] Viagen work status, 20% finished
[02/15 06:05:46   1040s] Viagen work status, 100% finished
[02/15 06:05:46   1040s] Multi Thread begin for M7 horizontal
[02/15 06:05:46   1040s] Viagen work status, 5% finished
[02/15 06:05:46   1040s] Viagen work status, 10% finished
[02/15 06:05:46   1040s] Viagen work status, 15% finished
[02/15 06:05:46   1040s] Viagen work status, 20% finished
[02/15 06:05:46   1040s] Viagen work status, 100% finished
[02/15 06:05:46   1040s] ViaGen created 5260 vias, deleted 0 via to avoid violation.
[02/15 06:05:46   1040s] +--------+----------------+----------------+
[02/15 06:05:46   1040s] |  Layer |     Created    |     Deleted    |
[02/15 06:05:46   1040s] +--------+----------------+----------------+
[02/15 06:05:46   1040s] |   V1   |      2352      |        0       |
[02/15 06:05:46   1040s] |   V2   |      2352      |        0       |
[02/15 06:05:46   1040s] |   V3   |       308      |        0       |
[02/15 06:05:46   1040s] |   V4   |       92       |        0       |
[02/15 06:05:46   1040s] |   V5   |       92       |        0       |
[02/15 06:05:46   1040s] |   V6   |       64       |        0       |
[02/15 06:05:46   1040s] +--------+----------------+----------------+
[02/15 06:05:46   1040s] #% End editPowerVia (date=02/15 06:05:46, total cpu=0:00:00.8, real=0:00:01.0, peak res=3613.0M, current mem=3611.3M)
[02/15 06:05:46   1040s] <CMD> setAnalysisMode -analysisType onChipVariation
[02/15 06:05:46   1040s] <CMD> setSIMode -enable_glitch_report true
[02/15 06:05:46   1040s] <CMD> setSIMode -enable_glitch_propagation true
[02/15 06:05:46   1040s] <CMD> setSIMode -enable_delay_report true
[02/15 06:05:46   1040s] <CMD> optDesign -postRoute
[02/15 06:05:46   1040s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3611.3M, totSessionCpu=0:17:21 **
[02/15 06:05:46   1040s] 
[02/15 06:05:46   1040s] Active Setup views: view_tt 
[02/15 06:05:46   1040s] *** optDesign #3 [begin] () : totSession cpu/real = 0:17:20.7/0:08:21.4 (2.1), mem = 5342.6M
[02/15 06:05:46   1040s] Info: 8 threads available for lower-level modules during optimization.
[02/15 06:05:46   1040s] GigaOpt running with 8 threads.
[02/15 06:05:46   1040s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:17:20.7/0:08:21.4 (2.1), mem = 5342.6M
[02/15 06:05:46   1040s] **INFO: User settings:
[02/15 06:05:46   1040s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[02/15 06:05:46   1040s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[02/15 06:05:46   1040s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[02/15 06:05:46   1040s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[02/15 06:05:46   1040s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
[02/15 06:05:46   1040s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 7
[02/15 06:05:46   1040s] setNanoRouteMode -route_exp_enforce_recolor                                               {}
[02/15 06:05:46   1040s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[02/15 06:05:46   1040s] setDesignMode -bottomRoutingLayer                                                         2
[02/15 06:05:46   1040s] setDesignMode -process                                                                    45
[02/15 06:05:46   1040s] setDesignMode -topRoutingLayer                                                            7
[02/15 06:05:46   1040s] setExtractRCMode -coupling_c_th                                                           0.1
[02/15 06:05:46   1040s] setExtractRCMode -engine                                                                  preRoute
[02/15 06:05:46   1040s] setExtractRCMode -relative_c_th                                                           1
[02/15 06:05:46   1040s] setExtractRCMode -total_c_th                                                              0
[02/15 06:05:46   1040s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[02/15 06:05:46   1040s] setDelayCalMode -enable_high_fanout                                                       true
[02/15 06:05:46   1040s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[02/15 06:05:46   1040s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[02/15 06:05:46   1040s] setDelayCalMode -engine                                                                   aae
[02/15 06:05:46   1040s] setDelayCalMode -ignoreNetLoad                                                            false
[02/15 06:05:46   1040s] setDelayCalMode -socv_accuracy_mode                                                       low
[02/15 06:05:46   1040s] setOptMode -opt_view_pruning_hold_views_active_list                                       { view_tt }
[02/15 06:05:46   1040s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_tt }
[02/15 06:05:46   1040s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { view_tt}
[02/15 06:05:46   1040s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_tt}
[02/15 06:05:46   1040s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_tt}
[02/15 06:05:46   1040s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  200
[02/15 06:05:46   1040s] setOptMode -opt_drv_margin                                                                0
[02/15 06:05:46   1040s] setOptMode -opt_drv                                                                       true
[02/15 06:05:46   1040s] setOptMode -opt_hold_target_slack                                                         0.02
[02/15 06:05:46   1040s] setOptMode -opt_resize_flip_flops                                                         true
[02/15 06:05:46   1040s] setOptMode -opt_preserve_all_sequential                                                   false
[02/15 06:05:46   1040s] setOptMode -opt_setup_target_slack                                                        0.02
[02/15 06:05:46   1040s] setSIMode -enable_delay_report                                                            true
[02/15 06:05:46   1040s] setSIMode -enable_glitch_propagation                                                      true
[02/15 06:05:46   1040s] setSIMode -enable_glitch_report                                                           true
[02/15 06:05:46   1040s] setSIMode -separate_delta_delay_on_data                                                   true
[02/15 06:05:46   1040s] setPlaceMode -place_detail_dpt_flow                                                       true
[02/15 06:05:46   1040s] setAnalysisMode -analysisType                                                             onChipVariation
[02/15 06:05:46   1040s] setAnalysisMode -checkType                                                                setup
[02/15 06:05:46   1040s] setAnalysisMode -clkSrcPath                                                               true
[02/15 06:05:46   1040s] setAnalysisMode -clockPropagation                                                         sdcControl
[02/15 06:05:46   1040s] setAnalysisMode -usefulSkew                                                               true
[02/15 06:05:46   1040s] 
[02/15 06:05:46   1040s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/15 06:05:46   1040s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/15 06:05:46   1041s] 
[02/15 06:05:46   1041s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:05:46   1041s] Summary for sequential cells identification: 
[02/15 06:05:46   1041s]   Identified SBFF number: 34
[02/15 06:05:46   1041s]   Identified MBFF number: 0
[02/15 06:05:46   1041s]   Identified SB Latch number: 12
[02/15 06:05:46   1041s]   Identified MB Latch number: 0
[02/15 06:05:46   1041s]   Not identified SBFF number: 0
[02/15 06:05:46   1041s]   Not identified MBFF number: 0
[02/15 06:05:46   1041s]   Not identified SB Latch number: 0
[02/15 06:05:46   1041s]   Not identified MB Latch number: 0
[02/15 06:05:46   1041s]   Number of sequential cells which are not FFs: 20
[02/15 06:05:46   1041s]  Visiting view : view_tt
[02/15 06:05:46   1041s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:05:46   1041s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:05:46   1041s]  Visiting view : view_tt
[02/15 06:05:46   1041s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:05:46   1041s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:05:46   1041s] TLC MultiMap info (StdDelay):
[02/15 06:05:46   1041s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:05:46   1041s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:05:46   1041s]  Setting StdDelay to: 6.1ps
[02/15 06:05:46   1041s] 
[02/15 06:05:46   1041s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:05:46   1041s] Need call spDPlaceInit before registerPrioInstLoc.
[02/15 06:05:46   1041s] Switching SI Aware to true by default in postroute mode   
[02/15 06:05:46   1041s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[02/15 06:05:46   1041s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/15 06:05:46   1041s] OPERPROF: Starting DPlace-Init at level 1, MEM:5342.6M, EPOCH TIME: 1771157146.788622
[02/15 06:05:46   1041s] Processing tracks to init pin-track alignment.
[02/15 06:05:46   1041s] z: 1, totalTracks: 0
[02/15 06:05:46   1041s] z: 3, totalTracks: 1
[02/15 06:05:46   1041s] z: 5, totalTracks: 1
[02/15 06:05:46   1041s] z: 7, totalTracks: 1
[02/15 06:05:46   1041s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:05:46   1041s] #spOpts: rpCkHalo=4 
[02/15 06:05:46   1041s] Initializing Route Infrastructure for color support ...
[02/15 06:05:46   1041s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5342.6M, EPOCH TIME: 1771157146.789495
[02/15 06:05:46   1041s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5342.6M, EPOCH TIME: 1771157146.790281
[02/15 06:05:46   1041s] Route Infrastructure Initialized for color support successfully.
[02/15 06:05:46   1041s] Cell systolic_top LLGs are deleted
[02/15 06:05:46   1041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:05:46   1041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:05:46   1041s] # Building systolic_top llgBox search-tree.
[02/15 06:05:46   1041s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5342.6M, EPOCH TIME: 1771157146.801933
[02/15 06:05:46   1041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:05:46   1041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:05:46   1041s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5342.6M, EPOCH TIME: 1771157146.802754
[02/15 06:05:46   1041s] Max number of tech site patterns supported in site array is 256.
[02/15 06:05:46   1041s] Core basic site is asap7sc7p5t
[02/15 06:05:46   1041s] Processing tracks to init pin-track alignment.
[02/15 06:05:46   1041s] z: 1, totalTracks: 0
[02/15 06:05:46   1041s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:05:46   1041s] z: 3, totalTracks: 1
[02/15 06:05:46   1041s] z: 5, totalTracks: 1
[02/15 06:05:46   1041s] z: 7, totalTracks: 1
[02/15 06:05:46   1041s] After signature check, allow fast init is false, keep pre-filter is true.
[02/15 06:05:46   1041s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/15 06:05:46   1041s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 06:05:46   1041s] SiteArray: use 856,064 bytes
[02/15 06:05:46   1041s] SiteArray: current memory after site array memory allocation 5354.6M
[02/15 06:05:46   1041s] SiteArray: FP blocked sites are writable
[02/15 06:05:46   1041s] Keep-away cache is enable on metals: 1-10
[02/15 06:05:46   1041s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 06:05:46   1041s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5354.6M, EPOCH TIME: 1771157146.828325
[02/15 06:05:46   1041s] Process 5338 (called=9958 computed=44) wires and vias for routing blockage analysis
[02/15 06:05:46   1041s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.011, REAL:0.006, MEM:5354.6M, EPOCH TIME: 1771157146.833966
[02/15 06:05:46   1041s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 06:05:46   1041s] Atter site array init, number of instance map data is 0.
[02/15 06:05:46   1041s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.047, REAL:0.033, MEM:5354.6M, EPOCH TIME: 1771157146.835441
[02/15 06:05:46   1041s] 
[02/15 06:05:46   1041s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:05:46   1041s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:05:46   1041s] OPERPROF:     Starting CMU at level 3, MEM:5354.6M, EPOCH TIME: 1771157146.846135
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (NRIG-47) Via 'M2_M1_2' not found 
[02/15 06:05:46   1041s] #WARNING (EMS-27) Message (NRIG-47) has exceeded the current message display limit of 20.
[02/15 06:05:46   1041s] #To increase the message display limit, refer to the product command reference manual.
[02/15 06:05:46   1041s] OPERPROF:     Finished CMU at level 3, CPU:0.018, REAL:0.014, MEM:5354.6M, EPOCH TIME: 1771157146.860587
[02/15 06:05:46   1041s] 
[02/15 06:05:46   1041s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:05:46   1041s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.079, REAL:0.061, MEM:5354.6M, EPOCH TIME: 1771157146.863120
[02/15 06:05:46   1041s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5354.6M, EPOCH TIME: 1771157146.863224
[02/15 06:05:46   1041s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5354.6M, EPOCH TIME: 1771157146.863463
[02/15 06:05:46   1041s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5354.6MB).
[02/15 06:05:46   1041s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.101, REAL:0.083, MEM:5354.6M, EPOCH TIME: 1771157146.872011
[02/15 06:05:46   1041s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5354.6M, EPOCH TIME: 1771157146.872329
[02/15 06:05:46   1041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:05:46   1041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:05:46   1041s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:05:46   1041s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:05:46   1041s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.053, REAL:0.019, MEM:5354.6M, EPOCH TIME: 1771157146.891517
[02/15 06:05:46   1041s] 
[02/15 06:05:46   1041s] Creating Lib Analyzer ...
[02/15 06:05:47   1041s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/15 06:05:47   1041s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/15 06:05:47   1041s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:05:47   1041s] 
[02/15 06:05:47   1041s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:05:47   1042s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:22 mem=5354.6M
[02/15 06:05:47   1042s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:23 mem=5354.6M
[02/15 06:05:47   1042s] Creating Lib Analyzer, finished. 
[02/15 06:05:47   1042s] Effort level <high> specified for reg2reg path_group
[02/15 06:05:47   1042s] Info: IPO magic value 0x8413BEEF.
[02/15 06:05:47   1042s] Info: Using SynthesisEngine executable '/home/kevinlevin/cadence/DDI231/INNOVUS231/bin/innovus_'.
[02/15 06:05:47   1042s]       SynthesisEngine workers will not check out additional licenses.
[02/15 06:06:13   1042s] **INFO: Using Advanced Metric Collection system.
[02/15 06:06:13   1042s] **optDesign ... cpu = 0:00:02, real = 0:00:27, mem = 3765.6M, totSessionCpu=0:17:23 **
[02/15 06:06:13   1042s] Existing Dirty Nets : 0
[02/15 06:06:13   1042s] New Signature Flow (optDesignCheckOptions) ....
[02/15 06:06:13   1042s] #Taking db snapshot
[02/15 06:06:14   1043s] #Taking db snapshot ... done
[02/15 06:06:14   1043s] OPERPROF: Starting checkPlace at level 1, MEM:5354.6M, EPOCH TIME: 1771157174.088598
[02/15 06:06:14   1043s] Processing tracks to init pin-track alignment.
[02/15 06:06:14   1043s] z: 1, totalTracks: 0
[02/15 06:06:14   1043s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:06:14   1043s] z: 3, totalTracks: 1
[02/15 06:06:14   1043s] z: 5, totalTracks: 1
[02/15 06:06:14   1043s] z: 7, totalTracks: 1
[02/15 06:06:14   1043s] #spOpts: N=45 dpt mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[02/15 06:06:14   1043s] Initializing Route Infrastructure for color support ...
[02/15 06:06:14   1043s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:5354.6M, EPOCH TIME: 1771157174.089472
[02/15 06:06:14   1043s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:5354.6M, EPOCH TIME: 1771157174.090739
[02/15 06:06:14   1043s] Route Infrastructure Initialized for color support successfully.
[02/15 06:06:14   1043s] Cell systolic_top LLGs are deleted
[02/15 06:06:14   1043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:14   1043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:14   1043s] # Building systolic_top llgBox search-tree.
[02/15 06:06:14   1043s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5354.6M, EPOCH TIME: 1771157174.111419
[02/15 06:06:14   1043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:14   1043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:14   1043s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5354.6M, EPOCH TIME: 1771157174.112798
[02/15 06:06:14   1043s] Max number of tech site patterns supported in site array is 256.
[02/15 06:06:14   1043s] Core basic site is asap7sc7p5t
[02/15 06:06:14   1043s] Processing tracks to init pin-track alignment.
[02/15 06:06:14   1043s] z: 1, totalTracks: 0
[02/15 06:06:14   1043s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:06:14   1043s] z: 3, totalTracks: 1
[02/15 06:06:14   1043s] z: 5, totalTracks: 1
[02/15 06:06:14   1043s] z: 7, totalTracks: 1
[02/15 06:06:14   1043s] After signature check, allow fast init is false, keep pre-filter is true.
[02/15 06:06:14   1043s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/15 06:06:14   1043s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 06:06:14   1043s] SiteArray: use 856,064 bytes
[02/15 06:06:14   1043s] SiteArray: current memory after site array memory allocation 5354.6M
[02/15 06:06:14   1043s] SiteArray: FP blocked sites are writable
[02/15 06:06:14   1043s] Keep-away cache is enable on metals: 1-10
[02/15 06:06:14   1043s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 06:06:14   1043s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5354.6M, EPOCH TIME: 1771157174.187326
[02/15 06:06:14   1043s] Process 5338 (called=9958 computed=34) wires and vias for routing blockage analysis
[02/15 06:06:14   1043s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.017, REAL:0.040, MEM:5354.6M, EPOCH TIME: 1771157174.227128
[02/15 06:06:14   1043s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 06:06:14   1043s] Atter site array init, number of instance map data is 0.
[02/15 06:06:14   1043s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.065, REAL:0.116, MEM:5354.6M, EPOCH TIME: 1771157174.229193
[02/15 06:06:14   1043s] 
[02/15 06:06:14   1043s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:06:14   1043s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:06:14   1043s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.086, REAL:0.150, MEM:5354.6M, EPOCH TIME: 1771157174.261521
[02/15 06:06:14   1043s] Begin checking placement ... (start mem=5354.6M, init mem=5354.6M)
[02/15 06:06:14   1043s] Begin checking exclusive groups violation ...
[02/15 06:06:14   1043s] There are 0 groups to check, max #box is 0, total #box is 0
[02/15 06:06:14   1043s] Finished checking exclusive groups violations. Found 0 Vio.
[02/15 06:06:14   1043s] 
[02/15 06:06:14   1043s] Running CheckPlace using 8 threads!...
[02/15 06:06:14   1043s] 
[02/15 06:06:14   1043s] ...checkPlace MT is done!
[02/15 06:06:14   1043s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5322.6M, EPOCH TIME: 1771157174.549213
[02/15 06:06:14   1043s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.014, REAL:0.019, MEM:5322.6M, EPOCH TIME: 1771157174.567971
[02/15 06:06:14   1043s] *info: Placed = 10733          (Fixed = 2526)
[02/15 06:06:14   1043s] *info: Unplaced = 0           
[02/15 06:06:14   1043s] Placement Density:56.79%(17812/31360)
[02/15 06:06:14   1043s] Placement Density (including fixed std cells):58.34%(18981/32529)
[02/15 06:06:14   1043s] Cell systolic_top LLGs are deleted
[02/15 06:06:14   1043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[02/15 06:06:14   1043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:14   1043s] # Resetting pin-track-align track data.
[02/15 06:06:14   1043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:14   1043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:14   1043s] Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=5322.6M)
[02/15 06:06:14   1043s] OPERPROF: Finished checkPlace at level 1, CPU:0.625, REAL:0.506, MEM:5322.6M, EPOCH TIME: 1771157174.594993
[02/15 06:06:14   1043s] #optDebug: { P: 45 W: 4201 FE: standard PE: none LDR: 1}
[02/15 06:06:14   1043s]  Initial DC engine is -> aae
[02/15 06:06:14   1043s]  
[02/15 06:06:14   1043s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/15 06:06:14   1043s]  
[02/15 06:06:14   1043s]  
[02/15 06:06:14   1043s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/15 06:06:14   1043s]  
[02/15 06:06:14   1043s] Reset EOS DB
[02/15 06:06:14   1043s] Ignoring AAE DB Resetting ...
[02/15 06:06:14   1043s]  Set Options for AAE Based Opt flow 
[02/15 06:06:14   1043s] *** optDesign -postRoute ***
[02/15 06:06:14   1043s] DRC Margin: user margin 0.0; extra margin 0
[02/15 06:06:14   1043s] Setup Target Slack: user slack 0.02
[02/15 06:06:14   1043s] Hold Target Slack: user slack 0.02
[02/15 06:06:14   1043s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[02/15 06:06:14   1043s] Opt: RC extraction mode changed to 'detail'
[02/15 06:06:14   1043s] Cell systolic_top LLGs are deleted
[02/15 06:06:14   1043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:14   1043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:14   1043s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5322.6M, EPOCH TIME: 1771157174.907284
[02/15 06:06:14   1043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:14   1043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:14   1043s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5322.6M, EPOCH TIME: 1771157174.909971
[02/15 06:06:14   1043s] Max number of tech site patterns supported in site array is 256.
[02/15 06:06:14   1043s] Core basic site is asap7sc7p5t
[02/15 06:06:15   1043s] After signature check, allow fast init is false, keep pre-filter is true.
[02/15 06:06:15   1043s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/15 06:06:15   1043s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 06:06:15   1043s] SiteArray: use 856,064 bytes
[02/15 06:06:15   1043s] SiteArray: current memory after site array memory allocation 5354.6M
[02/15 06:06:15   1043s] SiteArray: FP blocked sites are writable
[02/15 06:06:15   1043s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5354.6M, EPOCH TIME: 1771157175.023057
[02/15 06:06:15   1043s] Process 5338 (called=9958 computed=24) wires and vias for routing blockage analysis
[02/15 06:06:15   1043s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.020, REAL:0.054, MEM:5354.6M, EPOCH TIME: 1771157175.076743
[02/15 06:06:15   1043s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 06:06:15   1043s] Atter site array init, number of instance map data is 0.
[02/15 06:06:15   1043s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.075, REAL:0.172, MEM:5354.6M, EPOCH TIME: 1771157175.081830
[02/15 06:06:15   1043s] 
[02/15 06:06:15   1043s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:06:15   1043s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:06:15   1043s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.100, REAL:0.218, MEM:5354.6M, EPOCH TIME: 1771157175.124794
[02/15 06:06:15   1043s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:06:15   1043s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:15   1043s] 
[02/15 06:06:15   1043s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:06:15   1043s] Deleting Lib Analyzer.
[02/15 06:06:15   1043s] 
[02/15 06:06:15   1043s] TimeStamp Deleting Cell Server End ...
[02/15 06:06:15   1043s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:06:15   1043s] 
[02/15 06:06:15   1043s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:06:15   1044s] Summary for sequential cells identification: 
[02/15 06:06:15   1044s]   Identified SBFF number: 34
[02/15 06:06:15   1044s]   Identified MBFF number: 0
[02/15 06:06:15   1044s]   Identified SB Latch number: 12
[02/15 06:06:15   1044s]   Identified MB Latch number: 0
[02/15 06:06:15   1044s]   Not identified SBFF number: 0
[02/15 06:06:15   1044s]   Not identified MBFF number: 0
[02/15 06:06:15   1044s]   Not identified SB Latch number: 0
[02/15 06:06:15   1044s]   Not identified MB Latch number: 0
[02/15 06:06:15   1044s]   Number of sequential cells which are not FFs: 20
[02/15 06:06:15   1044s]  Visiting view : view_tt
[02/15 06:06:15   1044s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:06:15   1044s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:06:15   1044s]  Visiting view : view_tt
[02/15 06:06:15   1044s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:06:15   1044s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:06:15   1044s] TLC MultiMap info (StdDelay):
[02/15 06:06:15   1044s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:06:15   1044s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:06:15   1044s]  Setting StdDelay to: 6.1ps
[02/15 06:06:15   1044s] 
[02/15 06:06:15   1044s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:06:15   1044s] 
[02/15 06:06:15   1044s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:06:15   1044s] 
[02/15 06:06:15   1044s] TimeStamp Deleting Cell Server End ...
[02/15 06:06:15   1044s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:03.6/0:00:29.4 (0.1), totSession cpu/real = 0:17:24.4/0:08:50.8 (2.0), mem = 5354.6M
[02/15 06:06:15   1044s] 
[02/15 06:06:15   1044s] =============================================================================================
[02/15 06:06:15   1044s]  Step TAT Report : InitOpt #1 / optDesign #3                                    23.14-s088_1
[02/15 06:06:15   1044s] =============================================================================================
[02/15 06:06:15   1044s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:06:15   1044s] ---------------------------------------------------------------------------------------------
[02/15 06:06:15   1044s] [ CellServerInit         ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.1    0.5
[02/15 06:06:15   1044s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   2.8 % )     0:00:00.8 /  0:00:00.9    1.1
[02/15 06:06:15   1044s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:06:15   1044s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:06:15   1044s] [ CheckPlace             ]      1   0:00:00.5  (   1.7 % )     0:00:00.5 /  0:00:00.6    1.2
[02/15 06:06:15   1044s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[02/15 06:06:15   1044s] [ MISC                   ]          0:00:27.8  (  94.4 % )     0:00:27.8 /  0:00:01.9    0.1
[02/15 06:06:15   1044s] ---------------------------------------------------------------------------------------------
[02/15 06:06:15   1044s]  InitOpt #1 TOTAL                   0:00:29.4  ( 100.0 % )     0:00:29.4 /  0:00:03.6    0.1
[02/15 06:06:15   1044s] ---------------------------------------------------------------------------------------------
[02/15 06:06:15   1044s] ** INFO : this run is activating 'postRoute' automaton
[02/15 06:06:15   1044s] **INFO: flowCheckPoint #1 InitialSummary
[02/15 06:06:16   1044s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/15 06:06:16   1044s] Extraction called for design 'systolic_top' of instances=10733 and nets=8934 using extraction engine 'postRoute' at effort level 'low' .
[02/15 06:06:16   1044s] PostRoute (effortLevel low) RC Extraction called for design systolic_top.
[02/15 06:06:16   1044s] RC Extraction called in multi-corner(1) mode.
[02/15 06:06:16   1044s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/15 06:06:16   1044s] Type 'man IMPEXT-6197' for more detail.
[02/15 06:06:16   1044s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/15 06:06:16   1044s] * Layer Id             : 1 - M1
[02/15 06:06:16   1044s]       Thickness        : 0.6
[02/15 06:06:16   1044s]       Min Width        : 0.072
[02/15 06:06:16   1044s]       Layer Dielectric : 4.1
[02/15 06:06:16   1044s] * Layer Id             : 2 - M2
[02/15 06:06:16   1044s]       Thickness        : 0.6
[02/15 06:06:16   1044s]       Min Width        : 0.072
[02/15 06:06:16   1044s]       Layer Dielectric : 4.1
[02/15 06:06:16   1044s] * Layer Id             : 3 - M3
[02/15 06:06:16   1044s]       Thickness        : 0.6
[02/15 06:06:16   1044s]       Min Width        : 0.072
[02/15 06:06:16   1044s]       Layer Dielectric : 4.1
[02/15 06:06:16   1044s] * Layer Id             : 4 - M4
[02/15 06:06:16   1044s]       Thickness        : 0.6
[02/15 06:06:16   1044s]       Min Width        : 0.096
[02/15 06:06:16   1044s]       Layer Dielectric : 4.1
[02/15 06:06:16   1044s] * Layer Id             : 5 - M5
[02/15 06:06:16   1044s]       Thickness        : 0.6
[02/15 06:06:16   1044s]       Min Width        : 0.096
[02/15 06:06:16   1044s]       Layer Dielectric : 4.1
[02/15 06:06:16   1044s] * Layer Id             : 6 - M6
[02/15 06:06:16   1044s]       Thickness        : 0.6
[02/15 06:06:16   1044s]       Min Width        : 0.128
[02/15 06:06:16   1044s]       Layer Dielectric : 4.1
[02/15 06:06:16   1044s] * Layer Id             : 7 - M7
[02/15 06:06:16   1044s]       Thickness        : 0.6
[02/15 06:06:16   1044s]       Min Width        : 0.128
[02/15 06:06:16   1044s]       Layer Dielectric : 4.1
[02/15 06:06:16   1044s] * Layer Id             : 8 - M8
[02/15 06:06:16   1044s]       Thickness        : 0.6
[02/15 06:06:16   1044s]       Min Width        : 0.16
[02/15 06:06:16   1044s]       Layer Dielectric : 4.1
[02/15 06:06:16   1044s] * Layer Id             : 9 - M9
[02/15 06:06:16   1044s]       Thickness        : 0.6
[02/15 06:06:16   1044s]       Min Width        : 0.16
[02/15 06:06:16   1044s]       Layer Dielectric : 4.1
[02/15 06:06:16   1044s] * Layer Id             : 10 - M10
[02/15 06:06:16   1044s]       Thickness        : 1
[02/15 06:06:16   1044s]       Min Width        : 8
[02/15 06:06:16   1044s]       Layer Dielectric : 4.1
[02/15 06:06:16   1044s] extractDetailRC Option : -outfile /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d  -basic
[02/15 06:06:16   1044s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[02/15 06:06:16   1044s]       RC Corner Indexes            0   
[02/15 06:06:16   1044s] Capacitance Scaling Factor   : 1.00000 
[02/15 06:06:16   1044s] Coupling Cap. Scaling Factor : 1.00000 
[02/15 06:06:16   1044s] Resistance Scaling Factor    : 1.00000 
[02/15 06:06:16   1044s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 06:06:16   1044s] Clock Res. Scaling Factor    : 1.00000 
[02/15 06:06:16   1044s] Shrink Factor                : 1.00000
[02/15 06:06:16   1044s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:06:16   1044s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 06:06:16   1044s] eee: pegSigSF=1.070000
[02/15 06:06:16   1044s] Initializing multi-corner resistance tables ...
[02/15 06:06:16   1044s] eee: Grid unit RC data computation started
[02/15 06:06:16   1044s] eee: Grid unit RC data computation completed
[02/15 06:06:16   1044s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:06:16   1044s] eee: l=2 avDens=0.221783 usedTrk=5389.326497 availTrk=24300.000000 sigTrk=5389.326497
[02/15 06:06:16   1044s] eee: l=3 avDens=0.199532 usedTrk=4818.704278 availTrk=24150.000000 sigTrk=4818.704278
[02/15 06:06:16   1044s] eee: l=4 avDens=0.149631 usedTrk=2457.687409 availTrk=16425.000000 sigTrk=2457.687409
[02/15 06:06:16   1044s] eee: l=5 avDens=0.081493 usedTrk=916.801480 availTrk=11250.000000 sigTrk=916.801480
[02/15 06:06:16   1044s] eee: l=6 avDens=0.009475 usedTrk=17.988148 availTrk=1898.437500 sigTrk=17.988148
[02/15 06:06:16   1044s] eee: l=7 avDens=0.010290 usedTrk=15.628148 availTrk=1518.750000 sigTrk=15.628148
[02/15 06:06:16   1044s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:06:16   1044s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:06:16   1044s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:06:16   1044s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:06:16   1044s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247859 uaWl=1.000000 uaWlH=0.298100 aWlH=0.000000 lMod=0 pMax=0.849600 pMod=81 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 06:06:16   1044s] eee: NetCapCache creation started. (Current Mem: 5354.602M) 
[02/15 06:06:16   1044s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5354.602M) 
[02/15 06:06:16   1044s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:06:16   1044s] eee: Metal Layers Info:
[02/15 06:06:16   1044s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:06:16   1044s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:06:16   1044s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:06:16   1044s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:06:16   1044s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:06:16   1044s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:06:16   1044s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:06:16   1044s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:06:16   1044s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:06:16   1044s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:06:16   1044s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:06:16   1044s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:06:16   1044s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:06:16   1044s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:06:16   1044s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:06:16   1044s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:06:16   1044s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:06:16   1044s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 5354.6M)
[02/15 06:06:16   1045s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d' for storing RC.
[02/15 06:06:17   1045s] Extracted 10.0021% (CPU Time= 0:00:01.2  MEM= 5378.6M)
[02/15 06:06:18   1045s] Extracted 20.0025% (CPU Time= 0:00:01.3  MEM= 5378.6M)
[02/15 06:06:18   1046s] Extracted 30.0028% (CPU Time= 0:00:01.4  MEM= 5378.6M)
[02/15 06:06:18   1046s] Extracted 40.0032% (CPU Time= 0:00:01.5  MEM= 5378.6M)
[02/15 06:06:18   1046s] Extracted 50.0035% (CPU Time= 0:00:01.5  MEM= 5378.6M)
[02/15 06:06:18   1046s] Extracted 60.0021% (CPU Time= 0:00:01.6  MEM= 5378.6M)
[02/15 06:06:18   1046s] Extracted 70.0025% (CPU Time= 0:00:01.8  MEM= 5378.6M)
[02/15 06:06:18   1046s] Extracted 80.0028% (CPU Time= 0:00:01.9  MEM= 5378.6M)
[02/15 06:06:19   1046s] Extracted 90.0032% (CPU Time= 0:00:02.0  MEM= 5378.6M)
[02/15 06:06:19   1047s] Extracted 100% (CPU Time= 0:00:02.4  MEM= 5378.6M)
[02/15 06:06:19   1047s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:06:19   1047s] Number of Extracted Resistors     : 132391
[02/15 06:06:19   1047s] Number of Extracted Ground Cap.   : 134343
[02/15 06:06:19   1047s] Number of Extracted Coupling Cap. : 223904
[02/15 06:06:19   1047s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d' for reading (mem: 5354.602M)
[02/15 06:06:19   1047s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/15 06:06:19   1047s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 5354.6M)
[02/15 06:06:19   1047s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb_Filter.rcdb.d' for storing RC.
[02/15 06:06:20   1047s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d': 8344 access done (mem: 5354.602M)
[02/15 06:06:20   1047s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5354.602M)
[02/15 06:06:20   1047s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d' for reading (mem: 5354.602M)
[02/15 06:06:20   1047s] processing rcdb (/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d) for hinst (top) of cell (systolic_top);
[02/15 06:06:20   1047s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=5354.602M)
[02/15 06:06:20   1047s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d': 0 access done (mem: 5354.602M)
[02/15 06:06:20   1047s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:04.0  MEM: 5354.602M)
[02/15 06:06:20   1047s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d' for reading (mem: 5354.602M)
[02/15 06:06:20   1047s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5354.6M)
[02/15 06:06:20   1047s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 06:06:20   1047s] eee: pegSigSF=1.070000
[02/15 06:06:20   1047s] Initializing multi-corner resistance tables ...
[02/15 06:06:20   1047s] eee: Grid unit RC data computation started
[02/15 06:06:20   1048s] eee: Grid unit RC data computation completed
[02/15 06:06:20   1048s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:06:20   1048s] eee: l=2 avDens=0.221783 usedTrk=5389.326497 availTrk=24300.000000 sigTrk=5389.326497
[02/15 06:06:20   1048s] eee: l=3 avDens=0.199532 usedTrk=4818.704278 availTrk=24150.000000 sigTrk=4818.704278
[02/15 06:06:20   1048s] eee: l=4 avDens=0.149631 usedTrk=2457.687409 availTrk=16425.000000 sigTrk=2457.687409
[02/15 06:06:20   1048s] eee: l=5 avDens=0.081493 usedTrk=916.801480 availTrk=11250.000000 sigTrk=916.801480
[02/15 06:06:20   1048s] eee: l=6 avDens=0.009475 usedTrk=17.988148 availTrk=1898.437500 sigTrk=17.988148
[02/15 06:06:20   1048s] eee: l=7 avDens=0.010290 usedTrk=15.628148 availTrk=1518.750000 sigTrk=15.628148
[02/15 06:06:20   1048s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:06:20   1048s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:06:20   1048s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:06:20   1048s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:06:20   1048s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247859 uaWl=1.000000 uaWlH=0.298100 aWlH=0.000000 lMod=0 pMax=0.849600 pMod=81 pModAss=50 wcR=0.559600 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.399000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/15 06:06:20   1048s] eee: NetCapCache creation started. (Current Mem: 5354.602M) 
[02/15 06:06:20   1048s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5354.602M) 
[02/15 06:06:20   1048s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:06:20   1048s] eee: Metal Layers Info:
[02/15 06:06:20   1048s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:06:20   1048s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:06:20   1048s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:06:20   1048s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:06:20   1048s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:06:20   1048s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:06:20   1048s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:06:20   1048s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:06:20   1048s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:06:20   1048s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:06:20   1048s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:06:20   1048s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:06:20   1048s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:06:20   1048s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:06:20   1048s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:06:20   1048s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:06:20   1048s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:06:20   1048s] ** INFO: Initializing Glitch Interface
[02/15 06:06:20   1048s] AAE DB initialization (MEM=3786.566406 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/15 06:06:20   1048s] ** INFO: Initializing Glitch Cache
[02/15 06:06:20   1048s] *** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:17:28.1/0:08:55.3 (2.0), mem = 5356.6M
[02/15 06:06:20   1048s] AAE_INFO: switching setDelayCal -siAware from true to false ...
[02/15 06:06:20   1048s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[02/15 06:06:20   1049s] Starting delay calculation for Hold views
[02/15 06:06:21   1049s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/15 06:06:21   1049s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[02/15 06:06:21   1049s] AAE DB initialization (MEM=3808.289062 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/15 06:06:21   1049s] #################################################################################
[02/15 06:06:21   1049s] # Design Stage: PostRoute
[02/15 06:06:21   1049s] # Design Name: systolic_top
[02/15 06:06:21   1049s] # Design Mode: 45nm
[02/15 06:06:21   1049s] # Analysis Mode: MMMC OCV 
[02/15 06:06:21   1049s] # Parasitics Mode: SPEF/RCDB 
[02/15 06:06:21   1049s] # Signoff Settings: SI Off 
[02/15 06:06:21   1049s] #################################################################################
[02/15 06:06:21   1049s] Calculate late delays in OCV mode...
[02/15 06:06:21   1049s] Calculate early delays in OCV mode...
[02/15 06:06:21   1049s] Topological Sorting (REAL = 0:00:00.0, MEM = 5354.6M, InitMEM = 5354.6M)
[02/15 06:06:21   1049s] Start delay calculation (fullDC) (8 T). (MEM=3808.35)
[02/15 06:06:21   1049s] Start AAE Lib Loading. (MEM=3835.429688)
[02/15 06:06:21   1050s] End AAE Lib Loading. (MEM=3849.300781 CPU=0:00:00.1 Real=0:00:00.0)
[02/15 06:06:21   1050s] End AAE Lib Interpolated Model. (MEM=3849.300781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:06:22   1054s] Total number of fetched objects 8728
[02/15 06:06:22   1055s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[02/15 06:06:22   1055s] End delay calculation. (MEM=3942.18 CPU=0:00:04.6 REAL=0:00:01.0)
[02/15 06:06:22   1055s] End delay calculation (fullDC). (MEM=3844.61 CPU=0:00:05.7 REAL=0:00:01.0)
[02/15 06:06:22   1055s] *** CDM Built up (cpu=0:00:05.9  real=0:00:01.0  mem= 6416.3M) ***
[02/15 06:06:22   1056s] *** Done Building Timing Graph (cpu=0:00:06.7 real=0:00:02.0 totSessionCpu=0:17:36 mem=6344.3M)
[02/15 06:06:22   1056s] Done building cte hold timing graph (HoldAware) cpu=0:00:08.1 real=0:00:02.0 totSessionCpu=0:17:36 mem=6344.3M ***
[02/15 06:06:22   1056s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[02/15 06:06:23   1056s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/15 06:06:23   1057s] Starting delay calculation for Setup views
[02/15 06:06:23   1058s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/15 06:06:23   1058s] AAE_INFO: resetNetProps viewIdx 0 
[02/15 06:06:23   1058s] Starting SI iteration 1 using Infinite Timing Windows
[02/15 06:06:23   1058s] #################################################################################
[02/15 06:06:23   1058s] # Design Stage: PostRoute
[02/15 06:06:23   1058s] # Design Name: systolic_top
[02/15 06:06:23   1058s] # Design Mode: 45nm
[02/15 06:06:23   1058s] # Analysis Mode: MMMC OCV 
[02/15 06:06:23   1058s] # Parasitics Mode: SPEF/RCDB 
[02/15 06:06:23   1058s] # Signoff Settings: SI On 
[02/15 06:06:23   1058s] #################################################################################
[02/15 06:06:23   1058s] Setting infinite Tws ...
[02/15 06:06:23   1058s] First Iteration Infinite Tw... 
[02/15 06:06:23   1058s] Calculate early delays in OCV mode...
[02/15 06:06:23   1058s] Calculate late delays in OCV mode...
[02/15 06:06:23   1058s] Topological Sorting (REAL = 0:00:00.0, MEM = 6356.6M, InitMEM = 6356.6M)
[02/15 06:06:23   1058s] Start delay calculation (fullDC) (8 T). (MEM=3810.34)
[02/15 06:06:23   1058s] End AAE Lib Interpolated Model. (MEM=3832.937500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:06:23   1058s]  Report initialization with DMWrite ... (0, Worst)
[02/15 06:06:26   1072s] Total number of fetched objects 8728
[02/15 06:06:26   1072s] AAE_INFO-618: Total number of nets in the design is 8934,  100.0 percent of the nets selected for SI analysis
[02/15 06:06:26   1072s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[02/15 06:06:26   1072s] End delay calculation. (MEM=3887.04 CPU=0:00:13.8 REAL=0:00:03.0)
[02/15 06:06:26   1072s] End delay calculation (fullDC). (MEM=3887.04 CPU=0:00:14.3 REAL=0:00:03.0)
[02/15 06:06:26   1072s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/.AAE_IIFnhh/.AAE_90654_039cdbe2-3503-470d-831c-b26547e686fc/waveform.data...
[02/15 06:06:26   1072s] *** CDM Built up (cpu=0:00:14.8  real=0:00:03.0  mem= 6864.2M) ***
[02/15 06:06:26   1074s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3889.5M)
[02/15 06:06:26   1074s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/15 06:06:26   1074s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3889.5M)
[02/15 06:06:26   1074s] 
[02/15 06:06:26   1074s] Executing IPO callback for view pruning ..
[02/15 06:06:26   1074s] Starting SI iteration 2
[02/15 06:06:26   1075s] Calculate early delays in OCV mode...
[02/15 06:06:26   1075s] Calculate late delays in OCV mode...
[02/15 06:06:26   1075s] Start delay calculation (fullDC) (8 T). (MEM=3970.64)
[02/15 06:06:26   1075s] End AAE Lib Interpolated Model. (MEM=3970.644531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:06:26   1075s]  Report initialization with DMUpdate ... (1, Worst)
[02/15 06:06:27   1080s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 506. 
[02/15 06:06:27   1080s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:06:27   1080s] Total number of fetched objects 8728
[02/15 06:06:27   1080s] AAE_INFO-618: Total number of nets in the design is 8934,  16.3 percent of the nets selected for SI analysis
[02/15 06:06:27   1081s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 506. 
[02/15 06:06:27   1081s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:06:27   1081s] Total number of fetched objects 8728
[02/15 06:06:27   1081s] AAE_INFO-618: Total number of nets in the design is 8934,  0.5 percent of the nets selected for SI analysis
[02/15 06:06:27   1081s] End delay calculation. (MEM=4067.27 CPU=0:00:06.0 REAL=0:00:01.0)
[02/15 06:06:27   1081s] End delay calculation. (MEM=4067.24 CPU=0:00:06.0 REAL=0:00:01.0)
[02/15 06:06:27   1081s] End delay calculation (fullDC). (MEM=4067.24 CPU=0:00:06.0 REAL=0:00:01.0)
[02/15 06:06:27   1081s] *** CDM Built up (cpu=0:00:06.0  real=0:00:01.0  mem= 6488.4M) ***
[02/15 06:06:28   1082s] 
[02/15 06:06:28   1082s] Creating Lib Analyzer ...
[02/15 06:06:28   1082s] 
[02/15 06:06:28   1082s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:06:28   1082s] Summary for sequential cells identification: 
[02/15 06:06:28   1082s]   Identified SBFF number: 34
[02/15 06:06:28   1082s]   Identified MBFF number: 0
[02/15 06:06:28   1082s]   Identified SB Latch number: 12
[02/15 06:06:28   1082s]   Identified MB Latch number: 0
[02/15 06:06:28   1082s]   Not identified SBFF number: 0
[02/15 06:06:28   1082s]   Not identified MBFF number: 0
[02/15 06:06:28   1082s]   Not identified SB Latch number: 0
[02/15 06:06:28   1082s]   Not identified MB Latch number: 0
[02/15 06:06:28   1082s]   Number of sequential cells which are not FFs: 20
[02/15 06:06:28   1082s]  Visiting view : view_tt
[02/15 06:06:28   1082s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:06:28   1082s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:06:28   1082s]  Visiting view : view_tt
[02/15 06:06:28   1082s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:06:28   1082s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:06:28   1082s] TLC MultiMap info (StdDelay):
[02/15 06:06:28   1082s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:06:28   1082s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:06:28   1082s]  Setting StdDelay to: 6.1ps
[02/15 06:06:28   1082s] 
[02/15 06:06:28   1082s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:06:28   1083s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 06:06:28   1083s] Total number of usable inverters from Lib Analyzer: 26 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 06:06:28   1083s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:06:28   1083s] 
[02/15 06:06:28   1083s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:06:29   1083s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:04 mem=6502.4M
[02/15 06:06:29   1083s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:04 mem=6502.4M
[02/15 06:06:29   1083s] Creating Lib Analyzer, finished. 
[02/15 06:06:29   1085s] *** Done Building Timing Graph (cpu=0:00:27.5 real=0:00:06.0 totSessionCpu=0:18:05 mem=6470.4M)
[02/15 06:06:29   1085s] End AAE Lib Interpolated Model. (MEM=4018.062500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:06:29   1085s]  Report initialization with DMUpdate ... (1, Worst)
[02/15 06:06:29   1085s] ** INFO: Initializing Glitch Interface
[02/15 06:06:29   1085s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6990.4M, EPOCH TIME: 1771157189.951448
[02/15 06:06:29   1085s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:29   1085s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:29   1085s] 
[02/15 06:06:29   1085s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:06:29   1085s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:06:29   1085s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.026, REAL:0.026, MEM:6990.4M, EPOCH TIME: 1771157189.977355
[02/15 06:06:29   1085s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2526).
[02/15 06:06:29   1085s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:30   1085s] ** INFO: Initializing Glitch Interface
[02/15 06:06:30   1086s] 
OptSummary:

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.798%
Total number of glitch violations: 0
------------------------------------------------------------------

[02/15 06:06:30   1086s] *** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:38.1/0:00:09.8 (3.9), totSession cpu/real = 0:18:06.2/0:09:05.1 (2.0), mem = 7022.4M
[02/15 06:06:30   1086s] 
[02/15 06:06:30   1086s] =============================================================================================
[02/15 06:06:30   1086s]  Step TAT Report : BuildHoldData #1 / optDesign #3                              23.14-s088_1
[02/15 06:06:30   1086s] =============================================================================================
[02/15 06:06:30   1086s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:06:30   1086s] ---------------------------------------------------------------------------------------------
[02/15 06:06:30   1086s] [ ViewPruning            ]      7   0:00:01.1  (  11.1 % )     0:00:01.3 /  0:00:02.8    2.1
[02/15 06:06:30   1086s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.5 % )     0:00:00.3 /  0:00:00.6    2.0
[02/15 06:06:30   1086s] [ DrvReport              ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.4    2.6
[02/15 06:06:30   1086s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.0    1.0
[02/15 06:06:30   1086s] [ HoldTimerInit          ]      1   0:00:00.1  (   0.8 % )     0:00:00.2 /  0:00:00.5    2.6
[02/15 06:06:30   1086s] [ UpdateTimingGraph      ]      3   0:00:01.7  (  17.1 % )     0:00:08.4 /  0:00:34.2    4.1
[02/15 06:06:30   1086s] [ FullDelayCalc          ]      3   0:00:05.1  (  51.7 % )     0:00:05.1 /  0:00:26.7    5.3
[02/15 06:06:30   1086s] [ TimingUpdate           ]      5   0:00:00.6  (   6.0 % )     0:00:00.6 /  0:00:03.1    5.2
[02/15 06:06:30   1086s] [ TimingReport           ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    1.8
[02/15 06:06:30   1086s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.4    4.6
[02/15 06:06:30   1086s] [ MISC                   ]          0:00:00.9  (   9.2 % )     0:00:00.9 /  0:00:02.7    3.0
[02/15 06:06:30   1086s] ---------------------------------------------------------------------------------------------
[02/15 06:06:30   1086s]  BuildHoldData #1 TOTAL             0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:38.1    3.9
[02/15 06:06:30   1086s] ---------------------------------------------------------------------------------------------
[02/15 06:06:30   1086s] **optDesign ... cpu = 0:00:46, real = 0:00:44, mem = 3998.3M, totSessionCpu=0:18:06 **
[02/15 06:06:30   1086s] Begin: Collecting metrics
[02/15 06:06:30   1086s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.005 | 0.005 |   0 |       56.80 | 0:00:10  |        7022 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[02/15 06:06:30   1086s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3998.3M, current mem=3998.3M)

[02/15 06:06:30   1086s] End: Collecting metrics
[02/15 06:06:30   1086s] OPTC: m4 20.0 50.0 [ 75.0 20.0 50.0 ]
[02/15 06:06:30   1086s] OPTC: view 50.0:75.0 [ 0.0500 ]
[02/15 06:06:30   1086s] Setting latch borrow mode to budget during optimization.
[02/15 06:06:30   1088s] Info: Done creating the CCOpt slew target map.
[02/15 06:06:30   1088s] **INFO: flowCheckPoint #2 OptimizationPass1
[02/15 06:06:30   1088s] Glitch fixing enabled
[02/15 06:06:30   1088s] *** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 0:18:08.0/0:09:05.6 (2.0), mem = 6990.4M
[02/15 06:06:30   1088s] Running CCOpt-PRO on entire clock network
[02/15 06:06:30   1088s] Leaving CCOpt scope - Initializing power interface...
[02/15 06:06:30   1088s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:06:30   1088s] Net route status summary:
[02/15 06:06:30   1088s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:06:30   1088s]   Non-clock:  8912 (unrouted=590, trialRouted=0, noStatus=0, routed=8322, fixed=0, [crossesIlmBoundary=0, tooFewTerms=590, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:06:30   1088s] -effortLevel low                           # enums={low medium high signoff}, default=undefined
[02/15 06:06:30   1088s] Clock tree cells fixed by user: 0 out of 21 (0%)
[02/15 06:06:30   1088s] PRO...
[02/15 06:06:30   1088s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[02/15 06:06:30   1088s] Initializing clock structures...
[02/15 06:06:30   1088s]   Creating own balancer
[02/15 06:06:30   1088s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[02/15 06:06:30   1088s]   Removing CTS place status from clock tree and sinks.
[02/15 06:06:30   1088s]   Removed CTS place status from 21 clock cells (out of 23 ) and 0 clock sinks (out of 0 ).
[02/15 06:06:30   1088s]   Initializing legalizer
[02/15 06:06:30   1088s]   Using cell based legalization.
[02/15 06:06:30   1088s]   Leaving CCOpt scope - Initializing placement interface...
[02/15 06:06:30   1088s] OPERPROF: Starting DPlace-Init at level 1, MEM:6990.4M, EPOCH TIME: 1771157190.837555
[02/15 06:06:30   1088s] Processing tracks to init pin-track alignment.
[02/15 06:06:30   1088s] z: 1, totalTracks: 0
[02/15 06:06:30   1088s] z: 3, totalTracks: 1
[02/15 06:06:30   1088s] z: 5, totalTracks: 1
[02/15 06:06:30   1088s] z: 7, totalTracks: 1
[02/15 06:06:30   1088s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:06:30   1088s] #spOpts: rpCkHalo=4 
[02/15 06:06:30   1088s] Initializing Route Infrastructure for color support ...
[02/15 06:06:30   1088s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6990.4M, EPOCH TIME: 1771157190.837916
[02/15 06:06:30   1088s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:6990.4M, EPOCH TIME: 1771157190.838653
[02/15 06:06:30   1088s] Route Infrastructure Initialized for color support successfully.
[02/15 06:06:30   1088s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6990.4M, EPOCH TIME: 1771157190.849853
[02/15 06:06:30   1088s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:30   1088s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:30   1088s] 
[02/15 06:06:30   1088s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:06:30   1088s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:06:30   1088s] 
[02/15 06:06:30   1088s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:06:30   1088s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.031, REAL:0.031, MEM:6990.4M, EPOCH TIME: 1771157190.881220
[02/15 06:06:30   1088s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6990.4M, EPOCH TIME: 1771157190.881335
[02/15 06:06:30   1088s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6990.4M, EPOCH TIME: 1771157190.881558
[02/15 06:06:30   1088s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6990.4MB).
[02/15 06:06:30   1088s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.047, REAL:0.047, MEM:6990.4M, EPOCH TIME: 1771157190.884315
[02/15 06:06:30   1088s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:06:30   1088s] Set min layer with design mode ( 2 )
[02/15 06:06:30   1088s] Set max layer with design mode ( 7 )
[02/15 06:06:30   1088s] [PSP]    Load db... (mem=6.2M)
[02/15 06:06:30   1088s] [PSP]    Read data from FE... (mem=6.2M)
[02/15 06:06:30   1088s] (I)      Number of ignored instance 0
[02/15 06:06:30   1088s] (I)      Number of inbound cells 0
[02/15 06:06:30   1088s] (I)      Number of opened ILM blockages 0
[02/15 06:06:30   1088s] (I)      Number of instances temporarily fixed by detailed placement 3568
[02/15 06:06:30   1088s] (I)      numMoveCells=7165, numMacros=0  numNoFlopBlockages=0  numPads=171  numMultiRowHeightInsts=0
[02/15 06:06:30   1088s] (I)      cell height: 4320, count: 8228
[02/15 06:06:30   1088s] [PSP]    Done Read data from FE (cpu=0.016s, mem=6.2M)
[02/15 06:06:30   1088s] 
[02/15 06:06:30   1088s] [PSP]    Done Load db (cpu=0.016s, mem=6.2M)
[02/15 06:06:30   1088s] 
[02/15 06:06:30   1088s] [PSP]    Constructing placeable region... (mem=6.2M)
[02/15 06:06:30   1088s] (I)      Constructing bin map
[02/15 06:06:30   1088s] (I)      Initialize bin information with width=43200 height=43200
[02/15 06:06:30   1088s] (I)      Done constructing bin map
[02/15 06:06:30   1088s] [PSP]    Compute region effective width... (mem=6.2M)
[02/15 06:06:30   1088s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=6.2M)
[02/15 06:06:30   1088s] 
[02/15 06:06:30   1088s] [PSP]    Done Constructing placeable region (cpu=0.007s, mem=6.2M)
[02/15 06:06:30   1088s] 
[02/15 06:06:30   1088s]   Legalizer reserving space for clock trees
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx12f_ASAP7_75t_SL
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx16f_ASAP7_75t_SL
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx24_ASAP7_75t_SL
[02/15 06:06:30   1088s]   Reconstructing clock tree datastructures, skew aware...
[02/15 06:06:30   1088s]     Validating CTS configuration...
[02/15 06:06:30   1088s]     Checking module port directions...
[02/15 06:06:30   1088s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:06:30   1088s]     Non-default CCOpt properties:
[02/15 06:06:30   1088s]       Public non-default CCOpt properties:
[02/15 06:06:30   1088s]         adjacent_rows_legal: true (default: false)
[02/15 06:06:30   1088s]         cell_density is set for at least one object
[02/15 06:06:30   1088s]         cell_halo_rows: 0 (default: 1)
[02/15 06:06:30   1088s]         cell_halo_sites: 0 (default: 4)
[02/15 06:06:30   1088s]         original_names is set for at least one object
[02/15 06:06:30   1088s]         route_type is set for at least one object
[02/15 06:06:30   1088s]         target_insertion_delay is set for at least one object
[02/15 06:06:30   1088s]         target_skew is set for at least one object
[02/15 06:06:30   1088s]       Private non-default CCOpt properties:
[02/15 06:06:30   1088s]         allow_non_fterm_identical_swaps: 0 (default: true)
[02/15 06:06:30   1088s]         clock_nets_detailed_routed: 1 (default: false)
[02/15 06:06:30   1088s]         force_design_routing_status: 1 (default: auto)
[02/15 06:06:30   1088s]         last_virtual_delay_scaling_factor is set for at least one object
[02/15 06:06:30   1088s]         pro_enable_post_commit_delay_update: 1 (default: false)
[02/15 06:06:30   1088s]         use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
[02/15 06:06:30   1088s]     Route type trimming info:
[02/15 06:06:30   1088s]       No route type modifications were made.
[02/15 06:06:30   1088s]     SIAware is enabled.
[02/15 06:06:30   1088s] End AAE Lib Interpolated Model. (MEM=4009.656250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:06:30   1088s]  Report initialization with DMUpdate ... (1, Worst)
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: HB2xp67_ASAP7_75t_SL
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: HB1xp67_ASAP7_75t_SL
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx8_ASAP7_75t_SL
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx16f_ASAP7_75t_L
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx12f_ASAP7_75t_L
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx12_ASAP7_75t_L
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx10_ASAP7_75t_L
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx5_ASAP7_75t_SL
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx4f_ASAP7_75t_SL
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx5_ASAP7_75t_L
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx12_ASAP7_75t_SL
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx3_ASAP7_75t_SL
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx2_ASAP7_75t_SL
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: HB1xp67_ASAP7_75t_L
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx8_ASAP7_75t_L
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx4_ASAP7_75t_L
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx10_ASAP7_75t_SL
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx2_ASAP7_75t_L
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx24_ASAP7_75t_L
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx3_ASAP7_75t_L
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx6f_ASAP7_75t_SL
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx4_ASAP7_75t_SL
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx6f_ASAP7_75t_L
[02/15 06:06:30   1088s] (I)      Filtering out regions for small cell: BUFx4f_ASAP7_75t_L
[02/15 06:06:31   1088s]     Library trimming buffers in power domain auto-default and half-corner tc_tt:both.late removed 14 of 27 cells
[02/15 06:06:31   1088s]     Original list had 27 cells:
[02/15 06:06:31   1088s]     BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx10_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L 
[02/15 06:06:31   1088s]     New trimmed list has 13 cells:
[02/15 06:06:31   1088s]     BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx8_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L 
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVxp67_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx20_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx4_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx11_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx11_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx20_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx16_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx8_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVxp67_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx9p33_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx9p33_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVxp33_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx3_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx14_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx16_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx8_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx8_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVxp33_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx12_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx14_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx6p67_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx6p67_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx6_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx2_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx11_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx12_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx5p33_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx8_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx5p33_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx5_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx10_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx11_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: CKINVDCx10_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx1_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx4_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx13_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx6_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx5_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx2_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx3_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx1_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: INVx13_ASAP7_75t_L
[02/15 06:06:31   1088s]     Library trimming inverters in power domain auto-default and half-corner tc_tt:both.late removed 30 of 42 cells
[02/15 06:06:31   1088s]     Original list had 42 cells:
[02/15 06:06:31   1088s]     CKINVDCx20_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L INVx13_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L INVx11_ASAP7_75t_L CKINVDCx10_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L INVx8_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L INVx8_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL INVx6_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L INVx6_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_SL INVx5_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_L INVx5_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx1_ASAP7_75t_SL INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_SL INVxp33_ASAP7_75t_L 
[02/15 06:06:31   1088s]     New trimmed list has 12 cells:
[02/15 06:06:31   1088s]     CKINVDCx20_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp33_ASAP7_75t_L 
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx2p67DC_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx5p33DC_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx4DC_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx2_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx8DC_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx1_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx6p67DC_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx5_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx6p67DC_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx3_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx4_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx8DC_ASAP7_75t_SL
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx5_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx4_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx2p67DC_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx4DC_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx1_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx5p33DC_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx3_ASAP7_75t_L
[02/15 06:06:31   1088s] (I)      Filtering out regions for small cell: ICGx2_ASAP7_75t_L
[02/15 06:06:33   1091s]     Clock tree balancer configuration for clock_tree clk:
[02/15 06:06:33   1091s]     Non-default CCOpt properties:
[02/15 06:06:33   1091s]       Public non-default CCOpt properties:
[02/15 06:06:33   1091s]         cell_density: 1 (default: 0.75)
[02/15 06:06:33   1091s]         route_type (leaf): default_route_type_leaf (default: default)
[02/15 06:06:33   1091s]         route_type (top): default_route_type_nonleaf (default: default)
[02/15 06:06:33   1091s]         route_type (trunk): default_route_type_nonleaf (default: default)
[02/15 06:06:33   1091s]       No private non-default CCOpt properties
[02/15 06:06:33   1091s]     For power domain auto-default:
[02/15 06:06:33   1091s]       Buffers:     BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx8_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L
[02/15 06:06:33   1091s]       Inverters:   CKINVDCx20_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp33_ASAP7_75t_L
[02/15 06:06:33   1091s]       Clock gates: ICGx8DC_ASAP7_75t_SL ICGx8DC_ASAP7_75t_L ICGx6p67DC_ASAP7_75t_SL ICGx6p67DC_ASAP7_75t_L ICGx5p33DC_ASAP7_75t_SL ICGx5p33DC_ASAP7_75t_L ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4DC_ASAP7_75t_SL ICGx4_ASAP7_75t_SL ICGx4DC_ASAP7_75t_L ICGx4_ASAP7_75t_L ICGx3_ASAP7_75t_SL ICGx2p67DC_ASAP7_75t_SL ICGx3_ASAP7_75t_L ICGx2p67DC_ASAP7_75t_L ICGx2_ASAP7_75t_SL ICGx2_ASAP7_75t_L ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L
[02/15 06:06:33   1091s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 32140.152um^2
[02/15 06:06:33   1091s]     Top Routing info:
[02/15 06:06:33   1091s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/15 06:06:33   1091s]       Unshielded; Mask Constraint: 0; Source: route_type.
[02/15 06:06:33   1091s]     Trunk Routing info:
[02/15 06:06:33   1091s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/15 06:06:33   1091s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/15 06:06:33   1091s]     Leaf Routing info:
[02/15 06:06:33   1091s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/15 06:06:33   1091s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/15 06:06:33   1091s]     For timing_corner tc_tt:both, late and power domain auto-default:
[02/15 06:06:33   1091s]       Slew time target (leaf):    44.3ps
[02/15 06:06:33   1091s]       Slew time target (trunk):   44.3ps
[02/15 06:06:33   1091s]       Slew time target (top):     44.6ps (Note: no nets are considered top nets in this clock tree)
[02/15 06:06:33   1091s]       Buffer unit delay: 20.7ps
[02/15 06:06:33   1091s]       Buffer max distance: 183.737um
[02/15 06:06:33   1091s]     Fastest wire driving cells and distances:
[02/15 06:06:33   1091s]       Buffer    : {lib_cell:BUFx16f_ASAP7_75t_SL, fastest_considered_half_corner=tc_tt:both.late, optimalDrivingDistance=169.905um, saturatedSlew=33.7ps, speed=5516.396um per ns, cellArea=30.206um^2 per 1000um}
[02/15 06:06:33   1091s]       Inverter  : {lib_cell:CKINVDCx20_ASAP7_75t_SL, fastest_considered_half_corner=tc_tt:both.late, optimalDrivingDistance=143.530um, saturatedSlew=34.7ps, speed=6834.738um per ns, cellArea=61.762um^2 per 1000um}
[02/15 06:06:33   1091s]       Clock gate: {lib_cell:ICGx8DC_ASAP7_75t_SL, fastest_considered_half_corner=tc_tt:both.late, optimalDrivingDistance=112.061um, saturatedSlew=34.6ps, speed=4212.819um per ns, cellArea=99.923um^2 per 1000um}
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Logic Sizing Table:
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     ----------------------------------------------------------
[02/15 06:06:33   1091s]     Cell    Instance count    Source    Eligible library cells
[02/15 06:06:33   1091s]     ----------------------------------------------------------
[02/15 06:06:33   1091s]       (empty table)
[02/15 06:06:33   1091s]     ----------------------------------------------------------
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Clock tree balancer configuration for skew_group clk/func_mode:
[02/15 06:06:33   1091s]      Created from constraint modes: {[func_mode]}
[02/15 06:06:33   1091s]       Sources:                     pin clk
[02/15 06:06:33   1091s]       Total number of sinks:       1063
[02/15 06:06:33   1091s]       Delay constrained sinks:     1063
[02/15 06:06:33   1091s]       Constrains:                  default
[02/15 06:06:33   1091s]       Non-leaf sinks:              0
[02/15 06:06:33   1091s]       Ignore pins:                 0
[02/15 06:06:33   1091s]      Timing corner tc_tt:both.late:
[02/15 06:06:33   1091s]       Skew target:                 20.7ps
[02/15 06:06:33   1091s]     Primary reporting skew groups are:
[02/15 06:06:33   1091s]     skew_group clk/func_mode with 1063 clock sinks
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Constraint summary
[02/15 06:06:33   1091s]     ==================
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Transition constraints are active in the following delay corners:
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     tc_tt:both.late
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Cap constraints are active in the following delay corners:
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     tc_tt:both.late
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Transition constraint summary:
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     --------------------------------------------------------------------------------------
[02/15 06:06:33   1091s]     Delay corner                 Target (ps)    Num pins    Target source    Clock tree(s)
[02/15 06:06:33   1091s]     --------------------------------------------------------------------------------------
[02/15 06:06:33   1091s]     tc_tt:both.late (primary)         -            -              -                -
[02/15 06:06:33   1091s]                 -                   44.3          1107      auto computed    all
[02/15 06:06:33   1091s]     --------------------------------------------------------------------------------------
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Capacitance constraint summary:
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     -------------------------------------------------------------------------------------------------
[02/15 06:06:33   1091s]     Delay corner                 Limit (fF)    Num nets    Target source                Clock tree(s)
[02/15 06:06:33   1091s]     -------------------------------------------------------------------------------------------------
[02/15 06:06:33   1091s]     tc_tt:both.late (primary)        -            -                    -                      -
[02/15 06:06:33   1091s]                 -                   46.080         1       library_or_sdc_constraint    all
[02/15 06:06:33   1091s]                 -                  368.640         4       library_or_sdc_constraint    all
[02/15 06:06:33   1091s]                 -                  737.280        12       library_or_sdc_constraint    all
[02/15 06:06:33   1091s]                 -                 1474.560         5       library_or_sdc_constraint    all
[02/15 06:06:33   1091s]     -------------------------------------------------------------------------------------------------
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Clock DAG hash initial state: 659c119151dc9b0a 7de6dc144ceb75d6
[02/15 06:06:33   1091s]     CTS services accumulated run-time stats initial state:
[02/15 06:06:33   1091s]       delay calculator: calls=39756, total_wall_time=2.164s, mean_wall_time=0.054ms
[02/15 06:06:33   1091s]       legalizer: calls=3429, total_wall_time=0.195s, mean_wall_time=0.057ms
[02/15 06:06:33   1091s]       steiner router: calls=33019, total_wall_time=3.115s, mean_wall_time=0.094ms
[02/15 06:06:33   1091s]     Clock DAG stats initial state:
[02/15 06:06:33   1091s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:06:33   1091s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:06:33   1091s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:06:33   1091s]       cell areas       : b=113.374um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=113.374um^2
[02/15 06:06:33   1091s]       hp wire lengths  : top=0.000um, trunk=231.768um, leaf=1351.836um, total=1583.604um
[02/15 06:06:33   1091s]     Clock DAG library cell distribution initial state {count}:
[02/15 06:06:33   1091s]        Bufs: BUFx24_ASAP7_75t_SL: 5 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 4 
[02/15 06:06:33   1091s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:06:33   1091s] UM:*                                                                   InitialState
[02/15 06:06:33   1091s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/15 06:06:33   1091s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Layer information for route type default_route_type_leaf:
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     --------------------------------------------------------------------
[02/15 06:06:33   1091s]     Layer    Preferred    Route    Res.          Cap.          RC
[02/15 06:06:33   1091s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/15 06:06:33   1091s]     --------------------------------------------------------------------
[02/15 06:06:33   1091s]     M1       N            V          1.056         0.397         0.419
[02/15 06:06:33   1091s]     M2       N            H          1.056         0.397         0.419
[02/15 06:06:33   1091s]     M3       Y            V          1.056         0.397         0.419
[02/15 06:06:33   1091s]     M4       Y            H          0.792         0.320         0.254
[02/15 06:06:33   1091s]     M5       N            V          0.458         0.300         0.137
[02/15 06:06:33   1091s]     M6       N            H          0.594         0.265         0.158
[02/15 06:06:33   1091s]     M7       N            V          0.594         0.265         0.158
[02/15 06:06:33   1091s]     M8       N            H          0.475         0.233         0.111
[02/15 06:06:33   1091s]     M9       N            V          0.475         0.233         0.111
[02/15 06:06:33   1091s]     Pad      N            H          0.009         0.463         0.004
[02/15 06:06:33   1091s]     --------------------------------------------------------------------
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/15 06:06:33   1091s]     Unshielded; Mask Constraint: 0; Source: route_type.
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Layer information for route type default_route_type_nonleaf:
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     --------------------------------------------------------------------
[02/15 06:06:33   1091s]     Layer    Preferred    Route    Res.          Cap.          RC
[02/15 06:06:33   1091s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/15 06:06:33   1091s]     --------------------------------------------------------------------
[02/15 06:06:33   1091s]     M1       N            V          1.056         0.732         0.772
[02/15 06:06:33   1091s]     M2       N            H          1.056         0.732         0.772
[02/15 06:06:33   1091s]     M3       Y            V          1.056         0.732         0.772
[02/15 06:06:33   1091s]     M4       Y            H          0.792         0.572         0.453
[02/15 06:06:33   1091s]     M5       N            V          0.458         0.540         0.248
[02/15 06:06:33   1091s]     M6       N            H          0.594         0.454         0.270
[02/15 06:06:33   1091s]     M7       N            V          0.594         0.454         0.270
[02/15 06:06:33   1091s]     M8       N            H          0.475         0.382         0.182
[02/15 06:06:33   1091s]     M9       N            V          0.475         0.382         0.182
[02/15 06:06:33   1091s]     Pad      N            H          0.009         0.465         0.004
[02/15 06:06:33   1091s]     --------------------------------------------------------------------
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/15 06:06:33   1091s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Layer information for route type default_route_type_nonleaf:
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     --------------------------------------------------------------------
[02/15 06:06:33   1091s]     Layer    Preferred    Route    Res.          Cap.          RC
[02/15 06:06:33   1091s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[02/15 06:06:33   1091s]     --------------------------------------------------------------------
[02/15 06:06:33   1091s]     M1       N            V          1.056         0.397         0.419
[02/15 06:06:33   1091s]     M2       N            H          1.056         0.397         0.419
[02/15 06:06:33   1091s]     M3       Y            V          1.056         0.397         0.419
[02/15 06:06:33   1091s]     M4       Y            H          0.792         0.320         0.254
[02/15 06:06:33   1091s]     M5       N            V          0.458         0.300         0.137
[02/15 06:06:33   1091s]     M6       N            H          0.594         0.265         0.158
[02/15 06:06:33   1091s]     M7       N            V          0.594         0.265         0.158
[02/15 06:06:33   1091s]     M8       N            H          0.475         0.233         0.111
[02/15 06:06:33   1091s]     M9       N            V          0.475         0.233         0.111
[02/15 06:06:33   1091s]     Pad      N            H          0.009         0.463         0.004
[02/15 06:06:33   1091s]     --------------------------------------------------------------------
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Via selection for estimated routes (rule default):
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     -------------------------------------------------------------
[02/15 06:06:33   1091s]     Layer     Via Cell    Res.     Cap.     RC       Top of Stack
[02/15 06:06:33   1091s]     Range                 (Ohm)    (fF)     (fs)     Only
[02/15 06:06:33   1091s]     -------------------------------------------------------------
[02/15 06:06:33   1091s]     M1-M2     VIA12       4.000    0.000    0.000    false
[02/15 06:06:33   1091s]     M2-M3     VIA23       4.000    0.000    0.000    false
[02/15 06:06:33   1091s]     M3-M4     VIA34       4.000    0.000    0.000    false
[02/15 06:06:33   1091s]     M4-M5     VIA45       4.000    0.000    0.000    false
[02/15 06:06:33   1091s]     M5-M6     VIA56       4.000    0.000    0.000    false
[02/15 06:06:33   1091s]     M6-M7     VIA67       4.000    0.000    0.000    false
[02/15 06:06:33   1091s]     M7-M8     VIA78       4.000    0.000    0.000    false
[02/15 06:06:33   1091s]     M8-M9     VIA89       4.000    0.000    0.000    false
[02/15 06:06:33   1091s]     M9-Pad    VIA9Pad     4.000    0.000    0.000    false
[02/15 06:06:33   1091s]     -------------------------------------------------------------
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[02/15 06:06:33   1091s]     No ideal or dont_touch nets found in the clock tree
[02/15 06:06:33   1091s]     No dont_touch hnets found in the clock tree
[02/15 06:06:33   1091s]     No dont_touch hpins found in the clock network.
[02/15 06:06:33   1091s]     Checking for illegal sizes of clock logic instances...
[02/15 06:06:33   1091s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Filtering reasons for cell type: buffer
[02/15 06:06:33   1091s]     =======================================
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     ----------------------------------------------------------------------------------------------------------------------------------
[02/15 06:06:33   1091s]     Clock trees    Power domain    Reason              Library cells
[02/15 06:06:33   1091s]     ----------------------------------------------------------------------------------------------------------------------------------
[02/15 06:06:33   1091s]     all            auto-default    Library trimming    { BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L
[02/15 06:06:33   1091s]                                                          BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L
[02/15 06:06:33   1091s]                                                          BUFx4f_ASAP7_75t_L BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx6f_ASAP7_75t_L
[02/15 06:06:33   1091s]                                                          BUFx8_ASAP7_75t_L HB2xp67_ASAP7_75t_SL }
[02/15 06:06:33   1091s]     ----------------------------------------------------------------------------------------------------------------------------------
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Filtering reasons for cell type: inverter
[02/15 06:06:33   1091s]     =========================================
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     --------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:06:33   1091s]     Clock trees    Power domain    Reason              Library cells
[02/15 06:06:33   1091s]     --------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:06:33   1091s]     all            auto-default    Library trimming    { CKINVDCx10_ASAP7_75t_L CKINVDCx10_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_L
[02/15 06:06:33   1091s]                                                          CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL
[02/15 06:06:33   1091s]                                                          CKINVDCx14_ASAP7_75t_L CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L
[02/15 06:06:33   1091s]                                                          CKINVDCx20_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_SL
[02/15 06:06:33   1091s]                                                          CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L
[02/15 06:06:33   1091s]                                                          CKINVDCx8_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL
[02/15 06:06:33   1091s]                                                          INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L
[02/15 06:06:33   1091s]                                                          INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L
[02/15 06:06:33   1091s]                                                          INVx8_ASAP7_75t_L INVxp33_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp67_ASAP7_75t_SL }
[02/15 06:06:33   1091s]     --------------------------------------------------------------------------------------------------------------------------------------
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     
[02/15 06:06:33   1091s]     Validating CTS configuration done. (took cpu=0:00:03.1 real=0:00:03.0)
[02/15 06:06:33   1091s]     CCOpt configuration status: all checks passed.
[02/15 06:06:33   1091s]   Reconstructing clock tree datastructures, skew aware done.
[02/15 06:06:33   1091s] Initializing clock structures done.
[02/15 06:06:33   1091s] PRO...
[02/15 06:06:33   1091s]   PRO active optimizations:
[02/15 06:06:33   1091s]    - DRV fixing with sizing
[02/15 06:06:33   1091s]   
[02/15 06:06:33   1091s]   Detected clock skew data from CTS
[02/15 06:06:33   1091s]   ProEngine running partially connected to DB
[02/15 06:06:33   1091s]   Clock tree timing engine global stage delay update for tc_tt:both.late...
[02/15 06:06:33   1091s]   Clock tree timing engine global stage delay update for tc_tt:both.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:06:33   1091s]   Clock DAG hash PRO initial state: 659c119151dc9b0a 7de6dc144ceb75d6 254ae9720d1b793c 6b4e75d26d8ea679 7ccb1d6ccb42c390
[02/15 06:06:33   1091s]   CTS services accumulated run-time stats PRO initial state:
[02/15 06:06:33   1091s]     delay calculator: calls=39778, total_wall_time=2.170s, mean_wall_time=0.055ms
[02/15 06:06:33   1091s]     legalizer: calls=3429, total_wall_time=0.195s, mean_wall_time=0.057ms
[02/15 06:06:33   1091s]     steiner router: calls=33019, total_wall_time=3.115s, mean_wall_time=0.094ms
[02/15 06:06:33   1091s]   Clock DAG stats PRO initial state:
[02/15 06:06:33   1091s]     cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:06:33   1091s]     sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:06:33   1091s]     misc counts      : r=1, pp=0, mci=0
[02/15 06:06:33   1091s]     cell areas       : b=113.374um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=113.374um^2
[02/15 06:06:33   1091s]     cell capacitance : b=53.241fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.241fF
[02/15 06:06:33   1091s]     sink capacitance : total=524.632fF, avg=0.494fF, sd=0.001fF, min=0.476fF, max=0.494fF
[02/15 06:06:33   1091s]     wire capacitance : top=0.000fF, trunk=82.794fF, leaf=838.934fF, total=921.728fF
[02/15 06:06:33   1091s]     wire lengths     : top=0.000um, trunk=431.092um, leaf=3654.716um, total=4085.808um
[02/15 06:06:33   1091s]     hp wire lengths  : top=0.000um, trunk=231.768um, leaf=1351.836um, total=1583.604um
[02/15 06:06:33   1091s]   Clock DAG net violations PRO initial state:
[02/15 06:06:33   1091s]     Remaining Transition : {count=16, worst=[9.4ps, 8.2ps, 8.1ps, 7.2ps, 6.7ps, 5.8ps, 5.7ps, 5.2ps, 4.7ps, 4.3ps, ...]} avg=4.7ps sd=2.7ps sum=75.7ps
[02/15 06:06:33   1091s]   Clock DAG primary half-corner transition distribution PRO initial state:
[02/15 06:06:33   1091s]     Trunk : target=44.3ps count=5 avg=16.8ps sd=4.9ps min=9.2ps max=21.7ps {5 <= 26.6ps, 0 <= 35.4ps, 0 <= 39.9ps, 0 <= 42.1ps, 0 <= 44.3ps}
[02/15 06:06:33   1091s]     Leaf  : target=44.3ps count=17 avg=48.7ps sd=3.0ps min=43.6ps max=53.7ps {0 <= 26.6ps, 0 <= 35.4ps, 0 <= 39.9ps, 0 <= 42.1ps, 1 <= 44.3ps} {4 <= 46.5ps, 3 <= 48.7ps, 8 <= 53.2ps, 1 <= 66.5ps, 0 > 66.5ps}
[02/15 06:06:33   1091s]   Clock DAG library cell distribution PRO initial state {count}:
[02/15 06:06:33   1091s]      Bufs: BUFx24_ASAP7_75t_SL: 5 BUFx16f_ASAP7_75t_SL: 12 BUFx12f_ASAP7_75t_SL: 4 
[02/15 06:06:33   1091s]   Primary reporting skew groups PRO initial state:
[02/15 06:06:33   1091s]         min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:06:33   1091s]         max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:06:33   1091s]   Skew group summary PRO initial state:
[02/15 06:06:33   1091s]     skew_group clk/func_mode: insertion delay [min=47.6, max=60.9, avg=53.9, sd=2.9, skn=0.108, kur=0.075], skew [13.3 vs 20.7], 100% {47.6, 60.9} (wid=8.0 ws=5.3) (gid=53.6 gs=8.8)
[02/15 06:06:33   1091s]   Recomputing CTS skew targets...
[02/15 06:06:33   1091s]   Resolving skew group constraints...
[02/15 06:06:34   1091s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
[02/15 06:06:34   1091s]   Resolving skew group constraints done.
[02/15 06:06:34   1091s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/15 06:06:34   1091s]   PRO Fixing DRVs...
[02/15 06:06:34   1091s]     Clock DAG hash before 'PRO Fixing DRVs': 659c119151dc9b0a 7de6dc144ceb75d6 254ae9720d1b793c 6b4e75d26d8ea679 7ccb1d6ccb42c390
[02/15 06:06:34   1091s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[02/15 06:06:34   1091s]       delay calculator: calls=39778, total_wall_time=2.170s, mean_wall_time=0.055ms
[02/15 06:06:34   1091s]       legalizer: calls=3429, total_wall_time=0.195s, mean_wall_time=0.057ms
[02/15 06:06:34   1091s]       steiner router: calls=33019, total_wall_time=3.115s, mean_wall_time=0.094ms
[02/15 06:06:34   1091s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/15 06:06:34   1091s]     CCOpt-PRO: considered: 22, tested: 22, violation detected: 16, violation ignored (due to small violation): 0, cannot run: 0, attempted: 16, unsuccessful: 0, sized: 11
[02/15 06:06:34   1091s]     
[02/15 06:06:34   1091s]     Statistics: Fix DRVs (cell sizing):
[02/15 06:06:34   1091s]     ===================================
[02/15 06:06:34   1091s]     
[02/15 06:06:34   1091s]     Cell changes by Net Type:
[02/15 06:06:34   1091s]     
[02/15 06:06:34   1091s]     ---------------------------------------------------------------------------------------------------------------------------
[02/15 06:06:34   1091s]     Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[02/15 06:06:34   1091s]     ---------------------------------------------------------------------------------------------------------------------------
[02/15 06:06:34   1091s]     top                0                    0                   0            0                    0                   0
[02/15 06:06:34   1091s]     trunk              0                    0                   0            0                    0                   0
[02/15 06:06:34   1091s]     leaf              16 [100.0%]          11 (68.8%)           0            0                   11 (68.8%)           5 (31.2%)
[02/15 06:06:34   1091s]     ---------------------------------------------------------------------------------------------------------------------------
[02/15 06:06:34   1091s]     Total             16 [100.0%]          11 (68.8%)           0            0                   11 (68.8%)           5 (31.2%)
[02/15 06:06:34   1091s]     ---------------------------------------------------------------------------------------------------------------------------
[02/15 06:06:34   1091s]     
[02/15 06:06:34   1091s]     Upsized: 11, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 20.529um^2 (18.107%)
[02/15 06:06:34   1091s]     Max. move: 1.080um (CTS_ccl_a_buf_00010 and 6 others), Min. move: 0.000um, Avg. move: 0.108um
[02/15 06:06:34   1091s]     
[02/15 06:06:34   1091s]     Clock DAG hash after 'PRO Fixing DRVs': 290b6dc845ce9ed3 d9c40c6c3eb68e27 254ae9720d1b793c 4d8d251d41c760f2 8234079f7ec637f
[02/15 06:06:34   1091s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[02/15 06:06:34   1091s]       delay calculator: calls=40245, total_wall_time=2.187s, mean_wall_time=0.054ms
[02/15 06:06:34   1091s]       legalizer: calls=3457, total_wall_time=0.196s, mean_wall_time=0.057ms
[02/15 06:06:34   1091s]       steiner router: calls=33435, total_wall_time=3.118s, mean_wall_time=0.093ms
[02/15 06:06:34   1091s]     Clock DAG stats after 'PRO Fixing DRVs':
[02/15 06:06:34   1091s]       cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:06:34   1091s]       sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:06:34   1091s]       misc counts      : r=1, pp=0, mci=0
[02/15 06:06:34   1091s]       cell areas       : b=133.903um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=133.903um^2
[02/15 06:06:34   1091s]       cell capacitance : b=53.352fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.352fF
[02/15 06:06:34   1091s]       sink capacitance : total=524.632fF, avg=0.494fF, sd=0.001fF, min=0.476fF, max=0.494fF
[02/15 06:06:34   1091s]       wire capacitance : top=0.000fF, trunk=82.794fF, leaf=838.934fF, total=921.728fF
[02/15 06:06:34   1091s]       wire lengths     : top=0.000um, trunk=431.092um, leaf=3654.716um, total=4085.808um
[02/15 06:06:34   1091s]       hp wire lengths  : top=0.000um, trunk=232.848um, leaf=1351.836um, total=1584.684um
[02/15 06:06:34   1091s]     Clock DAG net violations after 'PRO Fixing DRVs':
[02/15 06:06:34   1091s]       Remaining Transition : {count=11, worst=[8.1ps, 6.7ps, 4.7ps, 4.0ps, 2.8ps, 2.3ps, 2.3ps, 2.0ps, 0.9ps, 0.6ps, ...]} avg=3.2ps sd=2.5ps sum=34.7ps
[02/15 06:06:34   1091s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[02/15 06:06:34   1091s]       Trunk : target=44.3ps count=5 avg=16.8ps sd=4.9ps min=9.2ps max=21.7ps {5 <= 26.6ps, 0 <= 35.4ps, 0 <= 39.9ps, 0 <= 42.1ps, 0 <= 44.3ps}
[02/15 06:06:34   1091s]       Leaf  : target=44.3ps count=17 avg=45.6ps sd=3.3ps min=41.1ps max=52.4ps {0 <= 26.6ps, 0 <= 35.4ps, 0 <= 39.9ps, 4 <= 42.1ps, 2 <= 44.3ps} {4 <= 46.5ps, 4 <= 48.7ps, 3 <= 53.2ps, 0 <= 66.5ps, 0 > 66.5ps}
[02/15 06:06:34   1091s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[02/15 06:06:34   1091s]        Bufs: BUFx24_ASAP7_75t_SL: 16 BUFx16f_ASAP7_75t_SL: 1 BUFx12f_ASAP7_75t_SL: 4 
[02/15 06:06:34   1091s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[02/15 06:06:34   1091s]           min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:06:34   1091s]           max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:06:34   1091s]     Skew group summary after 'PRO Fixing DRVs':
[02/15 06:06:34   1091s]       skew_group clk/func_mode: insertion delay [min=48.0, max=60.9], skew [12.9 vs 20.7]
[02/15 06:06:34   1091s]     Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:06:34   1091s]   PRO Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.2)
[02/15 06:06:34   1091s]   
[02/15 06:06:34   1091s]   Slew Diagnostics: After DRV fixing
[02/15 06:06:34   1091s]   ==================================
[02/15 06:06:34   1091s]   
[02/15 06:06:34   1091s]   Global Causes:
[02/15 06:06:34   1091s]   
[02/15 06:06:34   1091s]   -------------------------------------
[02/15 06:06:34   1091s]   Cause
[02/15 06:06:34   1091s]   -------------------------------------
[02/15 06:06:34   1091s]   DRV fixing with buffering is disabled
[02/15 06:06:34   1091s]   -------------------------------------
[02/15 06:06:34   1091s]   
[02/15 06:06:34   1091s]   Top 5 overslews:
[02/15 06:06:34   1091s]   
[02/15 06:06:34   1091s]   ---------------------------------------------------------------------------------------
[02/15 06:06:34   1091s]   Overslew    Causes                                                Driving Pin
[02/15 06:06:34   1091s]   ---------------------------------------------------------------------------------------
[02/15 06:06:34   1091s]    8.1ps      Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00004/Y
[02/15 06:06:34   1091s]    6.7ps      Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00014/Y
[02/15 06:06:34   1091s]    4.7ps      Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_a_buf_00013/Y
[02/15 06:06:34   1091s]    4.0ps      Gate sizing inadequate                                CTS_ccl_a_buf_00006/Y
[02/15 06:06:34   1091s]    2.8ps      Gate sizing inadequate                                CTS_ccl_a_buf_00010/Y
[02/15 06:06:34   1091s]   ---------------------------------------------------------------------------------------
[02/15 06:06:34   1091s]   
[02/15 06:06:34   1091s]   Slew diagnostics counts from the 11 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/15 06:06:34   1091s]   
[02/15 06:06:34   1091s]   ------------------------------------------
[02/15 06:06:34   1091s]   Cause                           Occurences
[02/15 06:06:34   1091s]   ------------------------------------------
[02/15 06:06:34   1091s]   Gate sizing inadequate              6
[02/15 06:06:34   1091s]   Inst already optimally sized        5
[02/15 06:06:34   1091s]   ------------------------------------------
[02/15 06:06:34   1091s]   
[02/15 06:06:34   1091s]   Violation diagnostics counts from the 11 nodes that have violations:
[02/15 06:06:34   1091s]   
[02/15 06:06:34   1091s]   ------------------------------------------
[02/15 06:06:34   1091s]   Cause                           Occurences
[02/15 06:06:34   1091s]   ------------------------------------------
[02/15 06:06:34   1091s]   Gate sizing inadequate              6
[02/15 06:06:34   1091s]   Inst already optimally sized        5
[02/15 06:06:34   1091s]   ------------------------------------------
[02/15 06:06:34   1091s]   
[02/15 06:06:34   1091s]   Reconnecting optimized routes...
[02/15 06:06:34   1091s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:06:34   1091s]   Set dirty flag on 11 instances, 22 nets
[02/15 06:06:34   1091s]   Clock tree timing engine global stage delay update for tc_tt:both.late...
[02/15 06:06:34   1091s]   SIAware is enabled.
[02/15 06:06:34   1091s] End AAE Lib Interpolated Model. (MEM=4080.105469 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:06:34   1091s]  Report initialization with DMUpdate ... (1, Worst)
[02/15 06:06:34   1091s]   Clock tree timing engine global stage delay update for tc_tt:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:06:34   1091s]   Clock DAG hash PRO final: 290b6dc845ce9ed3 d9c40c6c3eb68e27 254ae9720d1b793c e835388d6decd2d3 f04f4261e4c2ac08
[02/15 06:06:34   1091s]   CTS services accumulated run-time stats PRO final:
[02/15 06:06:34   1091s]     delay calculator: calls=40267, total_wall_time=2.195s, mean_wall_time=0.055ms
[02/15 06:06:34   1091s]     legalizer: calls=3457, total_wall_time=0.196s, mean_wall_time=0.057ms
[02/15 06:06:34   1091s]     steiner router: calls=33435, total_wall_time=3.118s, mean_wall_time=0.093ms
[02/15 06:06:34   1091s]   Clock DAG stats PRO final:
[02/15 06:06:34   1091s]     cell counts      : b=21, i=0, icg=0, dcg=0, l=0, total=21
[02/15 06:06:34   1091s]     sink counts      : regular=1063, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1063
[02/15 06:06:34   1091s]     misc counts      : r=1, pp=0, mci=0
[02/15 06:06:34   1091s]     cell areas       : b=133.903um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=133.903um^2
[02/15 06:06:34   1091s]     cell capacitance : b=53.352fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=53.352fF
[02/15 06:06:34   1091s]     sink capacitance : total=524.632fF, avg=0.494fF, sd=0.001fF, min=0.476fF, max=0.494fF
[02/15 06:06:34   1091s]     wire capacitance : top=0.000fF, trunk=82.794fF, leaf=838.934fF, total=921.728fF
[02/15 06:06:34   1091s]     wire lengths     : top=0.000um, trunk=431.092um, leaf=3654.716um, total=4085.808um
[02/15 06:06:34   1091s]     hp wire lengths  : top=0.000um, trunk=232.848um, leaf=1351.836um, total=1584.684um
[02/15 06:06:34   1091s]   Clock DAG net violations PRO final:
[02/15 06:06:34   1091s]     Remaining Transition : {count=11, worst=[8.1ps, 6.7ps, 4.7ps, 4.0ps, 2.8ps, 2.3ps, 2.3ps, 2.0ps, 0.9ps, 0.6ps, ...]} avg=3.2ps sd=2.5ps sum=34.7ps
[02/15 06:06:34   1091s]   Clock DAG primary half-corner transition distribution PRO final:
[02/15 06:06:34   1091s]     Trunk : target=44.3ps count=5 avg=16.8ps sd=4.9ps min=9.2ps max=21.7ps {5 <= 26.6ps, 0 <= 35.4ps, 0 <= 39.9ps, 0 <= 42.1ps, 0 <= 44.3ps}
[02/15 06:06:34   1091s]     Leaf  : target=44.3ps count=17 avg=45.6ps sd=3.3ps min=41.1ps max=52.4ps {0 <= 26.6ps, 0 <= 35.4ps, 0 <= 39.9ps, 4 <= 42.1ps, 2 <= 44.3ps} {4 <= 46.5ps, 4 <= 48.7ps, 3 <= 53.2ps, 0 <= 66.5ps, 0 > 66.5ps}
[02/15 06:06:34   1091s]   Clock DAG library cell distribution PRO final {count}:
[02/15 06:06:34   1091s]      Bufs: BUFx24_ASAP7_75t_SL: 16 BUFx16f_ASAP7_75t_SL: 1 BUFx12f_ASAP7_75t_SL: 4 
[02/15 06:06:34   1091s]   Primary reporting skew groups PRO final:
[02/15 06:06:34   1091s]         min path sink: mat_b_reg[2][3][4]/CLK
[02/15 06:06:34   1091s]         max path sink: u_array_gen_row[0].gen_col[3].u_pe_u_mac_acc_reg_reg[19]/CLK
[02/15 06:06:34   1091s]   Skew group summary PRO final:
[02/15 06:06:34   1091s]     skew_group clk/func_mode: insertion delay [min=48.0, max=60.9, avg=54.1, sd=2.9, skn=0.115, kur=-0.103], skew [12.9 vs 20.7], 100% {48.0, 60.9} (wid=8.0 ws=5.3) (gid=53.6 gs=8.4)
[02/15 06:06:34   1091s]   Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/15 06:06:34   1091s] PRO done.
[02/15 06:06:34   1091s] Restoring CTS place status for unmodified clock tree cells and sinks.
[02/15 06:06:34   1091s] numClockCells = 23, numClockCellsFixed = 0, numClockCellsRestored = 10, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/15 06:06:34   1091s] Net route status summary:
[02/15 06:06:34   1091s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:06:34   1091s]   Non-clock:  8912 (unrouted=590, trialRouted=0, noStatus=0, routed=8322, fixed=0, [crossesIlmBoundary=0, tooFewTerms=590, (crossesIlmBoundary AND tooFewTerms=0)])
[02/15 06:06:34   1091s] Updating delays...
[02/15 06:06:36   1105s] Updating delays done.
[02/15 06:06:36   1105s] PRO done. (took cpu=0:00:17.9 real=0:00:06.0)
[02/15 06:06:36   1105s] (I)      Release Steiner core (key=)
[02/15 06:06:36   1105s] Leaving CCOpt scope - Cleaning up placement interface...
[02/15 06:06:36   1105s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7689.1M, EPOCH TIME: 1771157196.776038
[02/15 06:06:36   1105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3568).
[02/15 06:06:36   1105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:36   1105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:36   1105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:36   1105s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.055, REAL:0.021, MEM:7689.1M, EPOCH TIME: 1771157196.796578
[02/15 06:06:36   1105s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[02/15 06:06:36   1106s] *** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:18.0/0:00:06.0 (3.0), totSession cpu/real = 0:18:26.0/0:09:11.6 (2.0), mem = 7689.1M
[02/15 06:06:36   1106s] 
[02/15 06:06:36   1106s] =============================================================================================
[02/15 06:06:36   1106s]  Step TAT Report : ClockDrv #1 / optDesign #3                                   23.14-s088_1
[02/15 06:06:36   1106s] =============================================================================================
[02/15 06:06:36   1106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:06:36   1106s] ---------------------------------------------------------------------------------------------
[02/15 06:06:36   1106s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:06:36   1106s] [ OptimizationStep       ]      1   0:00:03.6  (  60.5 % )     0:00:06.0 /  0:00:18.0    3.0
[02/15 06:06:36   1106s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   1.6 % )     0:00:02.3 /  0:00:14.1    6.1
[02/15 06:06:36   1106s] [ IncrDelayCalc          ]     34   0:00:02.2  (  37.0 % )     0:00:02.2 /  0:00:14.0    6.3
[02/15 06:06:36   1106s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.1
[02/15 06:06:36   1106s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:06:36   1106s] ---------------------------------------------------------------------------------------------
[02/15 06:06:36   1106s]  ClockDrv #1 TOTAL                  0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:18.0    3.0
[02/15 06:06:36   1106s] ---------------------------------------------------------------------------------------------
[02/15 06:06:36   1106s] Begin: Collecting metrics
[02/15 06:06:37   1106s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.005 | 0.005 |   0 |       56.80 | 0:00:10  |        7022 |    0 |   0 |
| ccopt_pro       |           |       |     |             | 0:00:07  |        7381 |      |     |
 ----------------------------------------------------------------------------------------------- 
[02/15 06:06:37   1106s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4057.8M, current mem=4035.8M)

[02/15 06:06:37   1106s] End: Collecting metrics
[02/15 06:06:37   1106s] Deleting Lib Analyzer.
[02/15 06:06:37   1106s] **INFO: Start fixing DRV (Mem = 7381.12M) ...
[02/15 06:06:37   1106s] Begin: GigaOpt DRV Optimization
[02/15 06:06:37   1106s] Glitch fixing enabled
[02/15 06:06:37   1106s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[02/15 06:06:37   1106s] *** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:18:26.8/0:09:12.1 (2.0), mem = 7381.1M
[02/15 06:06:37   1106s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:06:37   1106s] End AAE Lib Interpolated Model. (MEM=4031.917969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:06:37   1106s]  Report initialization with DMUpdate ... (1, Worst)
[02/15 06:06:37   1106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.31
[02/15 06:06:37   1106s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:06:37   1106s] 
[02/15 06:06:37   1106s] Creating Lib Analyzer ...
[02/15 06:06:37   1107s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 06:06:37   1107s] Total number of usable inverters from Lib Analyzer: 26 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 06:06:37   1107s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:06:37   1107s] 
[02/15 06:06:37   1107s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:06:38   1107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:28 mem=7367.1M
[02/15 06:06:38   1107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:28 mem=7367.1M
[02/15 06:06:38   1107s] Creating Lib Analyzer, finished. 
[02/15 06:06:38   1107s] #optDebug: Start CG creation (mem=7367.1M)
[02/15 06:06:38   1107s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:06:38   1107s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:06:38   1108s] ToF 281.2100um
[02/15 06:06:38   1108s] (cpu=0:00:00.5, mem=7367.1M)
[02/15 06:06:38   1108s]  ...processing cgPrt (cpu=0:00:00.5, mem=7367.1M)
[02/15 06:06:38   1108s]  ...processing cgEgp (cpu=0:00:00.5, mem=7367.1M)
[02/15 06:06:38   1108s]  ...processing cgPbk (cpu=0:00:00.5, mem=7367.1M)
[02/15 06:06:38   1108s]  ...processing cgNrb(cpu=0:00:00.5, mem=7367.1M)
[02/15 06:06:38   1108s]  ...processing cgObs (cpu=0:00:00.5, mem=7367.1M)
[02/15 06:06:38   1108s]  ...processing cgCon (cpu=0:00:00.5, mem=7367.1M)
[02/15 06:06:38   1108s]  ...processing cgPdm (cpu=0:00:00.5, mem=7367.1M)
[02/15 06:06:38   1108s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=7367.1M)
[02/15 06:06:39   1108s] 
[02/15 06:06:39   1108s] Active Setup views: view_tt 
[02/15 06:06:39   1108s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7367.1M, EPOCH TIME: 1771157199.100000
[02/15 06:06:39   1108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:39   1108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:39   1108s] 
[02/15 06:06:39   1108s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:06:39   1108s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:06:39   1108s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.024, REAL:0.024, MEM:7367.1M, EPOCH TIME: 1771157199.124442
[02/15 06:06:39   1108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2515).
[02/15 06:06:39   1108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:39   1108s] [oiPhyDebug] optDemand 304025425920.00, spDemand 285325701120.00.
[02/15 06:06:39   1108s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10733
[02/15 06:06:39   1108s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[02/15 06:06:39   1108s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:18:29 mem=7367.1M
[02/15 06:06:39   1108s] OPERPROF: Starting DPlace-Init at level 1, MEM:7367.1M, EPOCH TIME: 1771157199.131773
[02/15 06:06:39   1108s] Processing tracks to init pin-track alignment.
[02/15 06:06:39   1108s] z: 1, totalTracks: 0
[02/15 06:06:39   1108s] z: 3, totalTracks: 1
[02/15 06:06:39   1108s] z: 5, totalTracks: 1
[02/15 06:06:39   1108s] z: 7, totalTracks: 1
[02/15 06:06:39   1108s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:06:39   1108s] #spOpts: rpCkHalo=4 
[02/15 06:06:39   1108s] Initializing Route Infrastructure for color support ...
[02/15 06:06:39   1108s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7367.1M, EPOCH TIME: 1771157199.132031
[02/15 06:06:39   1108s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:7367.1M, EPOCH TIME: 1771157199.132586
[02/15 06:06:39   1108s] Route Infrastructure Initialized for color support successfully.
[02/15 06:06:39   1108s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7367.1M, EPOCH TIME: 1771157199.141725
[02/15 06:06:39   1108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:39   1108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:39   1108s] 
[02/15 06:06:39   1108s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:06:39   1108s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:06:39   1108s] 
[02/15 06:06:39   1108s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:06:39   1108s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.021, REAL:0.021, MEM:7367.1M, EPOCH TIME: 1771157199.162923
[02/15 06:06:39   1108s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7367.1M, EPOCH TIME: 1771157199.163029
[02/15 06:06:39   1108s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7367.1M, EPOCH TIME: 1771157199.163270
[02/15 06:06:39   1108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=7367.1MB).
[02/15 06:06:39   1108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.034, MEM:7367.1M, EPOCH TIME: 1771157199.165899
[02/15 06:06:39   1108s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[02/15 06:06:39   1108s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10733
[02/15 06:06:39   1108s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:18:29 mem=7367.1M
[02/15 06:06:39   1108s] ### Creating RouteCongInterface, started
[02/15 06:06:39   1108s] {MMLU 0 22 8728}
[02/15 06:06:39   1108s] [oiLAM] Zs 7, 11
[02/15 06:06:39   1108s] ### Creating LA Mngr. totSessionCpu=0:18:29 mem=7367.1M
[02/15 06:06:39   1108s] ### Creating LA Mngr, finished. totSessionCpu=0:18:29 mem=7367.1M
[02/15 06:06:39   1108s] ### Creating RouteCongInterface, finished
[02/15 06:06:39   1109s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:06:39   1109s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:06:39   1109s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:06:39   1109s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:06:39   1109s] AoF 920.6410um
[02/15 06:06:39   1109s] **INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
[02/15 06:06:39   1109s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 0.00% for fanout, on top of margin 0.00%
[02/15 06:06:39   1109s] [GPS-DRV] Optimizer inputs ============================= 
[02/15 06:06:39   1109s] [GPS-DRV] drvFixingStage: Small Scale
[02/15 06:06:39   1109s] [GPS-DRV] costLowerBound: 0.1
[02/15 06:06:39   1109s] [GPS-DRV] setupTNSCost  : 0.3
[02/15 06:06:39   1109s] [GPS-DRV] maxIter       : 10
[02/15 06:06:39   1109s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/15 06:06:39   1109s] [GPS-DRV] Optimizer parameters ============================= 
[02/15 06:06:39   1109s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/15 06:06:39   1109s] [GPS-DRV] maxDensity (design): 0.95
[02/15 06:06:39   1109s] [GPS-DRV] maxLocalDensity: 0.96
[02/15 06:06:39   1109s] [GPS-DRV] MaxBufDistForPlaceBlk: 177um
[02/15 06:06:39   1109s] [GPS-DRV] Dflt RT Characteristic Length 488.186um AoF 920.641um x 1
[02/15 06:06:39   1109s] [GPS-DRV] isCPECostingOn: false
[02/15 06:06:39   1109s] [GPS-DRV] MaintainWNS: 1
[02/15 06:06:39   1109s] [GPS-DRV] All active and enabled setup views
[02/15 06:06:39   1109s] [GPS-DRV]     view_tt
[02/15 06:06:39   1109s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[02/15 06:06:39   1109s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[02/15 06:06:39   1109s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[02/15 06:06:39   1109s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[02/15 06:06:39   1109s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:7495.1M, EPOCH TIME: 1771157199.904762
[02/15 06:06:39   1109s] Found 0 hard placement blockage before merging.
[02/15 06:06:39   1109s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:7495.1M, EPOCH TIME: 1771157199.905096
[02/15 06:06:39   1109s] ** INFO: Initializing Glitch Interface
[02/15 06:06:39   1109s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[02/15 06:06:39   1109s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 1.67696e-10; DynamicP: 1.11974e+07)DBU
[02/15 06:06:40   1109s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:06:40   1109s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[02/15 06:06:40   1109s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:06:40   1109s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/15 06:06:40   1109s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:06:40   1110s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 06:06:40   1110s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 56.86%|          |         |
[02/15 06:06:40   1110s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/15 06:06:40   1110s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 56.86%| 0:00:00.0|  7495.1M|
[02/15 06:06:40   1110s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/15 06:06:40   1110s] Bottom Preferred Layer:
[02/15 06:06:40   1110s] +-----------+------------+----------+
[02/15 06:06:40   1110s] |   Layer   |    CLK     |   Rule   |
[02/15 06:06:40   1110s] +-----------+------------+----------+
[02/15 06:06:40   1110s] | M3 (z=3)  |         22 | default  |
[02/15 06:06:40   1110s] +-----------+------------+----------+
[02/15 06:06:40   1110s] Via Pillar Rule:
[02/15 06:06:40   1110s]     None
[02/15 06:06:40   1110s] Finished writing unified metrics of routing constraints.
[02/15 06:06:40   1110s] 
[02/15 06:06:40   1110s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=7495.1M) ***
[02/15 06:06:40   1110s] 
[02/15 06:06:40   1110s] ** INFO: Initializing Glitch Interface
[02/15 06:06:40   1110s] Begin: glitch net info
[02/15 06:06:40   1110s] glitch slack range: number of glitch nets
[02/15 06:06:40   1110s] glitch slack < -0.32 : 0
[02/15 06:06:40   1110s] -0.32 < glitch slack < -0.28 : 0
[02/15 06:06:40   1110s] -0.28 < glitch slack < -0.24 : 0
[02/15 06:06:40   1110s] -0.24 < glitch slack < -0.2 : 0
[02/15 06:06:40   1110s] -0.2 < glitch slack < -0.16 : 0
[02/15 06:06:40   1110s] -0.16 < glitch slack < -0.12 : 0
[02/15 06:06:40   1110s] -0.12 < glitch slack < -0.08 : 0
[02/15 06:06:40   1110s] -0.08 < glitch slack < -0.04 : 0
[02/15 06:06:40   1110s] -0.04 < glitch slack : 0
[02/15 06:06:40   1110s] End: glitch net info
[02/15 06:06:40   1110s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:06:40   1110s] Total-nets :: 8344, Stn-nets :: 15, ratio :: 0.17977 %, Total-len 106502, Stn-len 2549.95
[02/15 06:06:40   1110s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10733
[02/15 06:06:40   1110s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7367.1M, EPOCH TIME: 1771157200.270932
[02/15 06:06:40   1110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[02/15 06:06:40   1110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:40   1110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:40   1110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:40   1110s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.044, REAL:0.017, MEM:7367.1M, EPOCH TIME: 1771157200.287445
[02/15 06:06:40   1110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.31
[02/15 06:06:40   1110s] *** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:03.7/0:00:03.0 (1.2), totSession cpu/real = 0:18:30.5/0:09:15.1 (2.0), mem = 7367.1M
[02/15 06:06:40   1110s] 
[02/15 06:06:40   1110s] =============================================================================================
[02/15 06:06:40   1110s]  Step TAT Report : DrvOpt #1 / optDesign #3                                     23.14-s088_1
[02/15 06:06:40   1110s] =============================================================================================
[02/15 06:06:40   1110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:06:40   1110s] ---------------------------------------------------------------------------------------------
[02/15 06:06:40   1110s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.4    4.0
[02/15 06:06:40   1110s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  28.8 % )     0:00:00.9 /  0:00:00.9    1.0
[02/15 06:06:40   1110s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:06:40   1110s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.2    2.0
[02/15 06:06:40   1110s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.0    0.9
[02/15 06:06:40   1110s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.5
[02/15 06:06:40   1110s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:06:40   1110s] [ ChannelGraphInit       ]      1   0:00:00.5  (  16.8 % )     0:00:00.5 /  0:00:00.5    1.0
[02/15 06:06:40   1110s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.5    2.4
[02/15 06:06:40   1110s] [ DrvFindVioNets         ]      2   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.3    5.7
[02/15 06:06:40   1110s] [ DrvComputeSummary      ]      2   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 06:06:40   1110s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[02/15 06:06:40   1110s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[02/15 06:06:40   1110s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.3    4.8
[02/15 06:06:40   1110s] [ MISC                   ]          0:00:01.2  (  38.8 % )     0:00:01.2 /  0:00:01.2    1.0
[02/15 06:06:40   1110s] ---------------------------------------------------------------------------------------------
[02/15 06:06:40   1110s]  DrvOpt #1 TOTAL                    0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.7    1.2
[02/15 06:06:40   1110s] ---------------------------------------------------------------------------------------------
[02/15 06:06:40   1110s] drv optimizer changes nothing and skips refinePlace
[02/15 06:06:40   1110s] End: GigaOpt DRV Optimization
[02/15 06:06:40   1110s] **optDesign ... cpu = 0:01:10, real = 0:00:54, mem = 4124.1M, totSessionCpu=0:18:30 **
[02/15 06:06:40   1110s] Begin: Collecting metrics
[02/15 06:06:40   1110s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.005 |    0.005 |           |        0 |       56.80 | 0:00:10  |        7022 |    0 |   0 |
| ccopt_pro       |           |          |           |          |             | 0:00:07  |        7381 |      |     |
| drv_eco_fixing  |     0.004 |    0.004 |         0 |        0 |       56.86 | 0:00:03  |        7367 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------- 
[02/15 06:06:40   1110s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4124.1M, current mem=4124.1M)

[02/15 06:06:40   1110s] End: Collecting metrics
[02/15 06:06:40   1110s] *info:
[02/15 06:06:40   1110s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 7367.12M).
[02/15 06:06:40   1110s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7367.1M, EPOCH TIME: 1771157200.501834
[02/15 06:06:40   1110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:40   1110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:40   1110s] 
[02/15 06:06:40   1110s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:06:40   1110s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:06:40   1110s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.022, REAL:0.022, MEM:7367.1M, EPOCH TIME: 1771157200.523847
[02/15 06:06:40   1110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2515).
[02/15 06:06:40   1110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:40   1110s] ** INFO: Initializing Glitch Interface
[02/15 06:06:40   1111s] 
OptSummary:

------------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.05min mem=7367.1M)
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.004  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.863%
Total number of glitch violations: 0
------------------------------------------------------------------

[02/15 06:06:40   1111s] **optDesign ... cpu = 0:01:10, real = 0:00:54, mem = 4122.7M, totSessionCpu=0:18:31 **
[02/15 06:06:40   1111s] ** INFO: Initializing Glitch Interface
[02/15 06:06:40   1111s] ** INFO: Initializing Glitch Interface
[02/15 06:06:40   1111s]   DRV Snapshot: (REF)
[02/15 06:06:40   1111s]          Tran DRV: 0 (0)
[02/15 06:06:40   1111s]           Cap DRV: 0 (0)
[02/15 06:06:40   1111s]        Fanout DRV: 0 (0)
[02/15 06:06:40   1111s]            Glitch: 0 (0)
[02/15 06:06:40   1111s] *** Timing NOT met, worst failing slack is 0.004
[02/15 06:06:40   1111s] *** Check timing (0:00:00.0)
[02/15 06:06:40   1111s] Deleting Lib Analyzer.
[02/15 06:06:40   1111s] Begin: GigaOpt Optimization in WNS mode
[02/15 06:06:40   1111s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
[02/15 06:06:40   1111s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:06:40   1111s] End AAE Lib Interpolated Model. (MEM=4127.558594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:06:40   1111s]  Report initialization with DMUpdate ... (1, Worst)
[02/15 06:06:40   1111s] *** WnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:18:31.4/0:09:15.7 (2.0), mem = 7367.1M
[02/15 06:06:40   1111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.32
[02/15 06:06:40   1111s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:06:40   1111s] 
[02/15 06:06:40   1111s] Creating Lib Analyzer ...
[02/15 06:06:41   1111s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 06:06:41   1111s] Total number of usable inverters from Lib Analyzer: 26 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 06:06:41   1111s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:06:41   1111s] 
[02/15 06:06:41   1111s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:06:41   1111s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:32 mem=7367.1M
[02/15 06:06:41   1112s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:32 mem=7367.1M
[02/15 06:06:41   1112s] Creating Lib Analyzer, finished. 
[02/15 06:06:41   1112s] 
[02/15 06:06:41   1112s] Active Setup views: view_tt 
[02/15 06:06:41   1112s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7367.1M, EPOCH TIME: 1771157201.764420
[02/15 06:06:41   1112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:41   1112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:41   1112s] 
[02/15 06:06:41   1112s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:06:41   1112s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:06:41   1112s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.018, REAL:0.018, MEM:7367.1M, EPOCH TIME: 1771157201.782896
[02/15 06:06:41   1112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2515).
[02/15 06:06:41   1112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:41   1112s] [oiPhyDebug] optDemand 304025425920.00, spDemand 285325701120.00.
[02/15 06:06:41   1112s] [LDM::Info] TotalInstCnt at InitDesignMc1: 10733
[02/15 06:06:41   1112s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[02/15 06:06:41   1112s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:18:32 mem=7367.1M
[02/15 06:06:41   1112s] OPERPROF: Starting DPlace-Init at level 1, MEM:7367.1M, EPOCH TIME: 1771157201.792908
[02/15 06:06:41   1112s] Processing tracks to init pin-track alignment.
[02/15 06:06:41   1112s] z: 1, totalTracks: 0
[02/15 06:06:41   1112s] z: 3, totalTracks: 1
[02/15 06:06:41   1112s] z: 5, totalTracks: 1
[02/15 06:06:41   1112s] z: 7, totalTracks: 1
[02/15 06:06:41   1112s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:06:41   1112s] #spOpts: rpCkHalo=4 
[02/15 06:06:41   1112s] Initializing Route Infrastructure for color support ...
[02/15 06:06:41   1112s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7367.1M, EPOCH TIME: 1771157201.793136
[02/15 06:06:41   1112s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.000, MEM:7367.1M, EPOCH TIME: 1771157201.793623
[02/15 06:06:41   1112s] Route Infrastructure Initialized for color support successfully.
[02/15 06:06:41   1112s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7367.1M, EPOCH TIME: 1771157201.799975
[02/15 06:06:41   1112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:41   1112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:41   1112s] 
[02/15 06:06:41   1112s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:06:41   1112s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:06:41   1112s] 
[02/15 06:06:41   1112s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:06:41   1112s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.017, REAL:0.017, MEM:7367.1M, EPOCH TIME: 1771157201.817288
[02/15 06:06:41   1112s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7367.1M, EPOCH TIME: 1771157201.817367
[02/15 06:06:41   1112s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7367.1M, EPOCH TIME: 1771157201.817633
[02/15 06:06:41   1112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=7367.1MB).
[02/15 06:06:41   1112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.028, MEM:7367.1M, EPOCH TIME: 1771157201.821250
[02/15 06:06:41   1112s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[02/15 06:06:41   1112s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 10733
[02/15 06:06:41   1112s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:18:33 mem=7367.1M
[02/15 06:06:41   1112s] ### Creating RouteCongInterface, started
[02/15 06:06:41   1112s] ### Creating RouteCongInterface, finished
[02/15 06:06:42   1112s] *info: 22 clock nets excluded
[02/15 06:06:42   1112s] *info: 204 no-driver nets excluded.
[02/15 06:06:42   1113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.90654.4
[02/15 06:06:42   1113s] PathGroup :  reg2reg  TargetSlack : 0.02 
[02/15 06:06:42   1113s] ** GigaOpt Optimizer WNS Slack 0.004 TNS Slack 0.000 Density 56.86
[02/15 06:06:42   1113s] Optimizer WNS Pass 0
[02/15 06:06:42   1113s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.037|0.000|
|reg2reg   |0.004|0.000|
|HEPG      |0.004|0.000|
|All Paths |0.004|0.000|
+----------+-----+-----+

[02/15 06:06:42   1113s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:7495.1M, EPOCH TIME: 1771157202.560457
[02/15 06:06:42   1113s] Found 0 hard placement blockage before merging.
[02/15 06:06:42   1113s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:7495.1M, EPOCH TIME: 1771157202.560683
[02/15 06:06:42   1114s] Active Path Group: reg2reg  
[02/15 06:06:42   1114s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 06:06:42   1114s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/15 06:06:42   1114s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 06:06:42   1114s] |   0.004|    0.004|   0.000|    0.000|   56.86%|   0:00:00.0| 7495.1M|   view_tt|  reg2reg| u_array_gen_row[3].gen_col[0].u_pe_u_mac_acc_reg_r |
[02/15 06:06:42   1114s] |        |         |        |         |         |            |        |          |         | eg[31]/D                                           |
[02/15 06:06:43   1116s] |   0.020|    0.021|   0.000|    0.000|   56.87%|   0:00:01.0| 7527.1M|        NA|       NA| NA                                                 |
[02/15 06:06:43   1116s] |   0.020|    0.021|   0.000|    0.000|   56.87%|   0:00:00.0| 7527.1M|   view_tt|       NA| NA                                                 |
[02/15 06:06:43   1116s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[02/15 06:06:43   1116s] 
[02/15 06:06:43   1116s] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=7527.1M) ***
[02/15 06:06:43   1116s] 
[02/15 06:06:43   1116s] *** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:01.0 mem=7527.1M) ***
[02/15 06:06:43   1116s] Deleting 0 temporary hard placement blockage(s).
[02/15 06:06:43   1116s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.037|0.000|
|reg2reg   |0.021|0.000|
|HEPG      |0.021|0.000|
|All Paths |0.021|0.000|
+----------+-----+-----+

[02/15 06:06:43   1116s] ** GigaOpt Optimizer WNS Slack 0.020 TNS Slack 0.000 Density 56.87
[02/15 06:06:43   1116s] Update Timing Windows (Threshold 0.010) ...
[02/15 06:06:43   1116s] Re Calculate Delays on 0 Nets
[02/15 06:06:43   1116s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.037|0.000|
|reg2reg   |0.021|0.000|
|HEPG      |0.021|0.000|
|All Paths |0.021|0.000|
+----------+-----+-----+

[02/15 06:06:43   1116s] Bottom Preferred Layer:
[02/15 06:06:43   1116s] +-----------+------------+----------+
[02/15 06:06:43   1116s] |   Layer   |    CLK     |   Rule   |
[02/15 06:06:43   1116s] +-----------+------------+----------+
[02/15 06:06:43   1116s] | M3 (z=3)  |         22 | default  |
[02/15 06:06:43   1116s] +-----------+------------+----------+
[02/15 06:06:43   1116s] Via Pillar Rule:
[02/15 06:06:43   1116s]     None
[02/15 06:06:43   1116s] Finished writing unified metrics of routing constraints.
[02/15 06:06:43   1116s] 
[02/15 06:06:43   1116s] *** Finish Post Route Setup Fixing (cpu=0:00:03.6 real=0:00:01.0 mem=7527.1M) ***
[02/15 06:06:43   1116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.90654.4
[02/15 06:06:43   1116s] Total-nets :: 8344, Stn-nets :: 15, ratio :: 0.17977 %, Total-len 106502, Stn-len 2549.95
[02/15 06:06:43   1116s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 10733
[02/15 06:06:43   1116s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7399.1M, EPOCH TIME: 1771157203.935573
[02/15 06:06:43   1116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[02/15 06:06:43   1116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:43   1116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:43   1116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:43   1116s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.052, REAL:0.020, MEM:7399.1M, EPOCH TIME: 1771157203.955657
[02/15 06:06:43   1116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.32
[02/15 06:06:43   1116s] *** WnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:05.3/0:00:03.1 (1.7), totSession cpu/real = 0:18:36.7/0:09:18.8 (2.0), mem = 7399.1M
[02/15 06:06:43   1116s] 
[02/15 06:06:43   1116s] =============================================================================================
[02/15 06:06:43   1116s]  Step TAT Report : WnsOpt #1 / optDesign #3                                     23.14-s088_1
[02/15 06:06:43   1116s] =============================================================================================
[02/15 06:06:43   1116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:06:43   1116s] ---------------------------------------------------------------------------------------------
[02/15 06:06:43   1116s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.4
[02/15 06:06:43   1116s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  19.3 % )     0:00:00.6 /  0:00:00.6    1.1
[02/15 06:06:43   1116s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:06:43   1116s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    2.0
[02/15 06:06:43   1116s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[02/15 06:06:43   1116s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.4
[02/15 06:06:43   1116s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:06:43   1116s] [ TransformInit          ]      1   0:00:00.5  (  14.8 % )     0:00:00.5 /  0:00:00.4    1.0
[02/15 06:06:43   1116s] [ OptimizationStep       ]      1   0:00:00.0  (   1.2 % )     0:00:00.7 /  0:00:01.5    2.2
[02/15 06:06:43   1116s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:01.4    2.3
[02/15 06:06:43   1116s] [ OptGetWeight           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:06:43   1116s] [ OptEval                ]      1   0:00:00.5  (  15.3 % )     0:00:00.5 /  0:00:01.0    2.2
[02/15 06:06:43   1116s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:06:43   1116s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.3    2.7
[02/15 06:06:43   1116s] [ IncrDelayCalc          ]      7   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.3    2.7
[02/15 06:06:43   1116s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[02/15 06:06:43   1116s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:06:43   1116s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:06:43   1116s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:06:43   1116s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[02/15 06:06:43   1116s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    3.0
[02/15 06:06:43   1116s] [ MISC                   ]          0:00:01.2  (  38.2 % )     0:00:01.2 /  0:00:02.5    2.1
[02/15 06:06:43   1116s] ---------------------------------------------------------------------------------------------
[02/15 06:06:43   1116s]  WnsOpt #1 TOTAL                    0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:05.3    1.7
[02/15 06:06:43   1116s] ---------------------------------------------------------------------------------------------
[02/15 06:06:43   1116s] **INFO: Skipping refine place as no non-legal commits were detected
[02/15 06:06:43   1116s] Begin: Collecting metrics
[02/15 06:06:43   1116s] 
	GigaOpt Setup Optimization summary:
[02/15 06:06:43   1116s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |     0.004 |    0.004 |         0 |        0 |       56.86 | 0:00:02  |        7495 |
	| wns_pass_0       |     0.021 |    0.021 |         0 |        0 |       56.87 | 0:00:01  |        7527 |
	| end_setup_fixing |     0.021 |    0.021 |         0 |        0 |       56.87 | 0:00:00  |        7527 |
	 ------------------------------------------------------------------------------------------------------- 
[02/15 06:06:43   1116s] 
[02/15 06:06:44   1116s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.005 |    0.005 |           |        0 |       56.80 | 0:00:10  |        7022 |    0 |   0 |
| ccopt_pro       |           |          |           |          |             | 0:00:07  |        7381 |      |     |
| drv_eco_fixing  |     0.004 |    0.004 |         0 |        0 |       56.86 | 0:00:03  |        7367 |    0 |   0 |
| wns_fixing      |     0.021 |    0.021 |         0 |        0 |       56.87 | 0:00:04  |        7527 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[02/15 06:06:44   1117s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4362.0M, current mem=4166.0M)

[02/15 06:06:44   1117s] End: Collecting metrics
[02/15 06:06:44   1117s] End: GigaOpt Optimization in WNS mode
[02/15 06:06:44   1117s] Skipping post route harden opt
[02/15 06:06:44   1117s] Deleting Lib Analyzer.
[02/15 06:06:44   1117s] GigaOpt: target slack met, skip TNS optimization
[02/15 06:06:44   1117s]   Timing Snapshot: (REF)
[02/15 06:06:44   1117s]      Weighted WNS: 0.000
[02/15 06:06:44   1117s]       All  PG WNS: 0.000
[02/15 06:06:44   1117s]       High PG WNS: 0.000
[02/15 06:06:44   1117s]       All  PG TNS: 0.000
[02/15 06:06:44   1117s]       High PG TNS: 0.000
[02/15 06:06:44   1117s]       Low  PG TNS: 0.000
[02/15 06:06:44   1117s]    Category Slack: { [L, 0.001] [H, 0.001] }
[02/15 06:06:44   1117s] 
[02/15 06:06:44   1117s] 
[02/15 06:06:44   1117s] Creating Lib Analyzer ...
[02/15 06:06:44   1117s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[02/15 06:06:44   1117s] Total number of usable inverters from Lib Analyzer: 26 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[02/15 06:06:44   1117s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:06:44   1117s] 
[02/15 06:06:44   1117s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:06:44   1117s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:38 mem=7399.1M
[02/15 06:06:44   1117s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:38 mem=7399.1M
[02/15 06:06:44   1117s] Creating Lib Analyzer, finished. 
[02/15 06:06:45   1117s] **INFO: flowCheckPoint #3 OptimizationPreEco
[02/15 06:06:45   1117s] Running postRoute recovery in preEcoRoute mode
[02/15 06:06:45   1117s] **optDesign ... cpu = 0:01:17, real = 0:00:59, mem = 4160.0M, totSessionCpu=0:18:38 **
[02/15 06:06:45   1117s] ** INFO: Initializing Glitch Interface
[02/15 06:06:45   1118s] ** INFO: Initializing Glitch Interface
[02/15 06:06:45   1118s]   DRV Snapshot: (TGT)
[02/15 06:06:45   1118s]          Tran DRV: 0 (0)
[02/15 06:06:45   1118s]           Cap DRV: 0 (0)
[02/15 06:06:45   1118s]        Fanout DRV: 0 (0)
[02/15 06:06:45   1118s]            Glitch: 0 (0)
[02/15 06:06:45   1118s] Checking DRV degradation...
[02/15 06:06:45   1118s] 
[02/15 06:06:45   1118s] Recovery Manager:
[02/15 06:06:45   1118s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/15 06:06:45   1118s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/15 06:06:45   1118s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/15 06:06:45   1118s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/15 06:06:45   1118s] 
[02/15 06:06:45   1118s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/15 06:06:45   1118s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=7399.12M, totSessionCpu=0:18:38).
[02/15 06:06:45   1118s] **optDesign ... cpu = 0:01:17, real = 0:00:59, mem = 4158.8M, totSessionCpu=0:18:38 **
[02/15 06:06:45   1118s] 
[02/15 06:06:45   1118s] ** INFO: Initializing Glitch Interface
[02/15 06:06:45   1118s] ** INFO: Initializing Glitch Interface
[02/15 06:06:45   1118s]   DRV Snapshot: (REF)
[02/15 06:06:45   1118s]          Tran DRV: 0 (0)
[02/15 06:06:45   1118s]           Cap DRV: 0 (0)
[02/15 06:06:45   1118s]        Fanout DRV: 0 (0)
[02/15 06:06:45   1118s]            Glitch: 0 (0)
[02/15 06:06:45   1118s] Skipping pre eco harden opt
[02/15 06:06:45   1118s] Running refinePlace -preserveRouting true -hardFence false
[02/15 06:06:45   1118s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:7399.1M, EPOCH TIME: 1771157205.232713
[02/15 06:06:45   1118s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:7399.1M, EPOCH TIME: 1771157205.232792
[02/15 06:06:45   1118s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7399.1M, EPOCH TIME: 1771157205.232868
[02/15 06:06:45   1118s] Processing tracks to init pin-track alignment.
[02/15 06:06:45   1118s] z: 1, totalTracks: 0
[02/15 06:06:45   1118s] z: 3, totalTracks: 1
[02/15 06:06:45   1118s] z: 5, totalTracks: 1
[02/15 06:06:45   1118s] z: 7, totalTracks: 1
[02/15 06:06:45   1118s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:06:45   1118s] #spOpts: rpCkHalo=4 
[02/15 06:06:45   1118s] Initializing Route Infrastructure for color support ...
[02/15 06:06:45   1118s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:7399.1M, EPOCH TIME: 1771157205.233101
[02/15 06:06:45   1118s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:7399.1M, EPOCH TIME: 1771157205.233623
[02/15 06:06:45   1118s] Route Infrastructure Initialized for color support successfully.
[02/15 06:06:45   1118s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:7399.1M, EPOCH TIME: 1771157205.244756
[02/15 06:06:45   1118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:45   1118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:45   1118s] Processing tracks to init pin-track alignment.
[02/15 06:06:45   1118s] z: 1, totalTracks: 0
[02/15 06:06:45   1118s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:06:45   1118s] z: 3, totalTracks: 1
[02/15 06:06:45   1118s] z: 5, totalTracks: 1
[02/15 06:06:45   1118s] z: 7, totalTracks: 1
[02/15 06:06:45   1118s] 
[02/15 06:06:45   1118s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:06:45   1118s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:06:45   1118s] 
[02/15 06:06:45   1118s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:06:45   1118s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.021, REAL:0.021, MEM:7399.1M, EPOCH TIME: 1771157205.265524
[02/15 06:06:45   1118s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:7399.1M, EPOCH TIME: 1771157205.265613
[02/15 06:06:45   1118s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:7399.1M, EPOCH TIME: 1771157205.265805
[02/15 06:06:45   1118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=7399.1MB).
[02/15 06:06:45   1118s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.036, REAL:0.036, MEM:7399.1M, EPOCH TIME: 1771157205.268644
[02/15 06:06:45   1118s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.036, REAL:0.036, MEM:7399.1M, EPOCH TIME: 1771157205.268710
[02/15 06:06:45   1118s] TDRefine: refinePlace mode is spiral
[02/15 06:06:45   1118s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 06:06:45   1118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.15
[02/15 06:06:45   1118s] OPERPROF:   Starting Refine-Place at level 2, MEM:7399.1M, EPOCH TIME: 1771157205.270170
[02/15 06:06:45   1118s] *** Starting refinePlace (0:18:38 mem=7399.1M) ***
[02/15 06:06:45   1118s] Total net bbox length = 9.044e+04 (4.122e+04 4.921e+04) (ext = 7.740e+03)
[02/15 06:06:45   1118s] 
[02/15 06:06:45   1118s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:06:45   1118s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:06:45   1118s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:7399.1M, EPOCH TIME: 1771157205.278271
[02/15 06:06:45   1118s] # Found 5020 legal fixed insts to color.
[02/15 06:06:45   1118s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.008, REAL:0.008, MEM:7399.1M, EPOCH TIME: 1771157205.286287
[02/15 06:06:45   1118s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:7399.1M, EPOCH TIME: 1771157205.298501
[02/15 06:06:45   1118s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:7399.1M, EPOCH TIME: 1771157205.299264
[02/15 06:06:45   1118s] Set min layer with design mode ( 2 )
[02/15 06:06:45   1118s] Set max layer with design mode ( 7 )
[02/15 06:06:45   1118s] Set min layer with design mode ( 2 )
[02/15 06:06:45   1118s] Set max layer with design mode ( 7 )
[02/15 06:06:45   1118s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:7399.1M, EPOCH TIME: 1771157205.307728
[02/15 06:06:45   1118s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:7399.1M, EPOCH TIME: 1771157205.308417
[02/15 06:06:45   1118s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:7399.1M, EPOCH TIME: 1771157205.308474
[02/15 06:06:45   1118s] Starting refinePlace ...
[02/15 06:06:45   1118s] Set min layer with design mode ( 2 )
[02/15 06:06:45   1118s] Set max layer with design mode ( 7 )
[02/15 06:06:45   1118s] One DDP V2 for no tweak run.
[02/15 06:06:45   1118s] Set min layer with design mode ( 2 )
[02/15 06:06:45   1118s] Set max layer with design mode ( 7 )
[02/15 06:06:45   1118s] DDP initSite1 nrRow 167 nrJob 167
[02/15 06:06:45   1118s] DDP markSite nrRow 167 nrJob 167
[02/15 06:06:45   1118s]   Spread Effort: high, post-route mode, useDDP on.
[02/15 06:06:45   1118s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=7399.1MB) @(0:18:38 - 0:18:39).
[02/15 06:06:45   1118s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:06:45   1118s] wireLenOptFixPriorityInst 1074 inst fixed
[02/15 06:06:45   1118s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:06:45   1118s] [CPU] RefinePlace/RTC (cpu=0:00:00.0, real=0:00:00.0, mem=7399.1MB) @(0:18:39 - 0:18:39).
[02/15 06:06:45   1118s] 
[02/15 06:06:45   1118s]  === Spiral for Logical I: (movable: 8218) ===
[02/15 06:06:45   1118s] 
[02/15 06:06:45   1118s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 06:06:45   1119s] 
[02/15 06:06:45   1119s]  Info: 0 filler has been deleted!
[02/15 06:06:45   1119s] Move report: legalization moves 19 insts, mean move: 1.69 um, max move: 4.10 um spiral
[02/15 06:06:45   1119s] 	Max move on inst (g8128): (134.52, 131.50) --> (137.55, 132.58)
[02/15 06:06:45   1119s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[02/15 06:06:45   1119s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:06:45   1119s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=7367.1MB) @(0:18:39 - 0:18:39).
[02/15 06:06:45   1119s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:06:45   1119s] Move report: Detail placement moves 19 insts, mean move: 1.69 um, max move: 4.10 um 
[02/15 06:06:45   1119s] 	Max move on inst (g8128): (134.52, 131.50) --> (137.55, 132.58)
[02/15 06:06:45   1119s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 7367.1MB
[02/15 06:06:45   1119s] Statistics of distance of Instance movement in refine placement:
[02/15 06:06:45   1119s]   maximum (X+Y) =         4.10 um
[02/15 06:06:45   1119s]   inst (g8128) with max move: (134.524, 131.5) -> (137.548, 132.58)
[02/15 06:06:45   1119s]   mean    (X+Y) =         1.69 um
[02/15 06:06:45   1119s] Summary Report:
[02/15 06:06:45   1119s] Instances move: 19 (out of 8218 movable)
[02/15 06:06:45   1119s] Instances flipped: 0
[02/15 06:06:45   1119s] Mean displacement: 1.69 um
[02/15 06:06:45   1119s] Max displacement: 4.10 um (Instance: g8128) (134.524, 131.5) -> (137.548, 132.58)
[02/15 06:06:45   1119s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI22xp5_ASAP7_75t_SL
[02/15 06:06:45   1119s] 	Violation at original loc: Overlapping with other instance
[02/15 06:06:45   1119s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 06:06:45   1119s] Total instances moved : 19
[02/15 06:06:45   1119s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.725, REAL:0.351, MEM:7367.1M, EPOCH TIME: 1771157205.659628
[02/15 06:06:45   1119s] Total net bbox length = 9.047e+04 (4.124e+04 4.923e+04) (ext = 7.739e+03)
[02/15 06:06:45   1119s] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 7367.1MB
[02/15 06:06:45   1119s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=7367.1MB) @(0:18:38 - 0:18:39).
[02/15 06:06:45   1119s] *** Finished refinePlace (0:18:39 mem=7367.1M) ***
[02/15 06:06:45   1119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.15
[02/15 06:06:45   1119s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.771, REAL:0.397, MEM:7367.1M, EPOCH TIME: 1771157205.667101
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 4.10 um
RPlace-Summary:     Max move: inst g8128 cell AOI22xp5_ASAP7_75t_SL loc (134.52, 131.50) -> (137.55, 132.58)
RPlace-Summary:     Average move dist: 1.69
RPlace-Summary:     Number of inst moved: 19
RPlace-Summary:     Number of movable inst: 8218
[02/15 06:06:45   1119s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 06:06:45   1119s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:7367.1M, EPOCH TIME: 1771157205.668461
[02/15 06:06:45   1119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[02/15 06:06:45   1119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:45   1119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:45   1119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:45   1119s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.046, REAL:0.019, MEM:7399.1M, EPOCH TIME: 1771157205.687753
[02/15 06:06:45   1119s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.856, REAL:0.455, MEM:7399.1M, EPOCH TIME: 1771157205.687861
[02/15 06:06:45   1119s] {MMLU 0 22 8728}
[02/15 06:06:45   1119s] [oiLAM] Zs 7, 11
[02/15 06:06:45   1119s] ### Creating LA Mngr. totSessionCpu=0:18:39 mem=7399.1M
[02/15 06:06:45   1119s] ### Creating LA Mngr, finished. totSessionCpu=0:18:39 mem=7399.1M
[02/15 06:06:45   1119s] Default Rule : ""
[02/15 06:06:45   1119s] Non Default Rules :
[02/15 06:06:45   1119s] Worst Slack : 0.001 ns
[02/15 06:06:45   1119s] 
[02/15 06:06:45   1119s] Start Layer Assignment ...
[02/15 06:06:45   1119s] WNS(0.001ns) Target(0.200ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[02/15 06:06:45   1119s] 
[02/15 06:06:45   1119s] Select 1 cadidates out of 8934.
[02/15 06:06:45   1119s] Total Assign Layers on 0 Nets (cpu 0:00:00.3).
[02/15 06:06:45   1119s] GigaOpt: setting up router preferences
[02/15 06:06:45   1119s] GigaOpt: 0 nets assigned router directives
[02/15 06:06:45   1119s] 
[02/15 06:06:45   1119s] Start Assign Priority Nets ...
[02/15 06:06:45   1119s] TargetSlk(0.220ns) MaxAssign(3%) minLen(50um)
[02/15 06:06:45   1119s] Existing Priority Nets 0 (0.0%)
[02/15 06:06:45   1119s] Total Assign Priority Nets 64 (0.7%)
[02/15 06:06:45   1119s] 
[02/15 06:06:45   1119s] Set Prefer Layer Routing Effort ...
[02/15 06:06:45   1119s] Total Net(8932) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[02/15 06:06:45   1119s] 
[02/15 06:06:45   1119s] {MMLU 0 22 8728}
[02/15 06:06:45   1119s] [oiLAM] Zs 7, 11
[02/15 06:06:45   1119s] ### Creating LA Mngr. totSessionCpu=0:18:40 mem=7399.1M
[02/15 06:06:45   1119s] ### Creating LA Mngr, finished. totSessionCpu=0:18:40 mem=7399.1M
[02/15 06:06:46   1119s] Default Rule : ""
[02/15 06:06:46   1119s] Non Default Rules :
[02/15 06:06:46   1119s] Worst Slack : 0.001 ns
[02/15 06:06:46   1119s] 
[02/15 06:06:46   1119s] Start Layer Assignment ...
[02/15 06:06:46   1119s] WNS(0.001ns) Target(0.200ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[02/15 06:06:46   1119s] 
[02/15 06:06:46   1119s] Select 5 cadidates out of 8934.
[02/15 06:06:47   1120s] Total Assign Layers on 1 Nets (cpu 0:00:01.1).
[02/15 06:06:47   1120s] GigaOpt: setting up router preferences
[02/15 06:06:47   1120s] GigaOpt: 1 nets assigned router directives
[02/15 06:06:47   1120s] 
[02/15 06:06:47   1120s] Start Assign Priority Nets ...
[02/15 06:06:47   1120s] TargetSlk(0.220ns) MaxAssign(3%) minLen(50um)
[02/15 06:06:47   1120s] Existing Priority Nets 0 (0.0%)
[02/15 06:06:47   1120s] Total Assign Priority Nets 133 (1.5%)
[02/15 06:06:47   1120s] Begin: Collecting metrics
[02/15 06:06:47   1120s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.005 |    0.005 |           |        0 |       56.80 | 0:00:10  |        7022 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:07  |        7381 |      |     |
| drv_eco_fixing    |     0.004 |    0.004 |         0 |        0 |       56.86 | 0:00:03  |        7367 |    0 |   0 |
| wns_fixing        |     0.021 |    0.021 |         0 |        0 |       56.87 | 0:00:04  |        7527 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:02  |        7399 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[02/15 06:06:47   1120s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4166.0M, current mem=4156.9M)

[02/15 06:06:47   1120s] End: Collecting metrics
[02/15 06:06:47   1120s] {MMLU 0 22 8728}
[02/15 06:06:47   1120s] [oiLAM] Zs 7, 11
[02/15 06:06:47   1120s] ### Creating LA Mngr. totSessionCpu=0:18:41 mem=7399.1M
[02/15 06:06:47   1120s] ### Creating LA Mngr, finished. totSessionCpu=0:18:41 mem=7399.1M
[02/15 06:06:47   1120s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7399.1M, EPOCH TIME: 1771157207.328837
[02/15 06:06:47   1120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:47   1120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:47   1120s] 
[02/15 06:06:47   1120s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:06:47   1120s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:06:47   1120s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.020, REAL:0.020, MEM:7399.1M, EPOCH TIME: 1771157207.348485
[02/15 06:06:47   1120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2515).
[02/15 06:06:47   1120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:47   1121s] ** INFO: Initializing Glitch Interface
[02/15 06:06:47   1121s] 
OptSummary:

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  0.021  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.866%
Total number of glitch violations: 0
------------------------------------------------------------------

[02/15 06:06:47   1121s] **optDesign ... cpu = 0:01:21, real = 0:01:01, mem = 4157.5M, totSessionCpu=0:18:41 **
[02/15 06:06:47   1121s] Begin: Collecting metrics
[02/15 06:06:47   1121s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.005 |    0.005 |           |        0 |       56.80 | 0:00:10  |        7022 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:07  |        7381 |      |     |
| drv_eco_fixing    |     0.004 |    0.004 |         0 |        0 |       56.86 | 0:00:03  |        7367 |    0 |   0 |
| wns_fixing        |     0.021 |    0.021 |         0 |        0 |       56.87 | 0:00:04  |        7527 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:02  |        7399 |      |     |
| pre_route_summary |     0.021 |    0.021 |           |        0 |       56.87 | 0:00:00  |        7399 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[02/15 06:06:47   1121s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4157.5M, current mem=4157.5M)

[02/15 06:06:47   1121s] End: Collecting metrics
[02/15 06:06:47   1121s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[02/15 06:06:47   1121s] ** INFO Cleaning up Glitch Interface
[02/15 06:06:47   1121s] -route_with_eco false                     # bool, default=false
[02/15 06:06:47   1121s] -route_selected_net_only false            # bool, default=false
[02/15 06:06:47   1121s] -route_with_timing_driven false           # bool, default=false
[02/15 06:06:47   1121s] -route_with_si_driven false               # bool, default=false
[02/15 06:06:47   1121s] Existing Dirty Nets : 16
[02/15 06:06:47   1121s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[02/15 06:06:47   1121s] Reset Dirty Nets : 16
[02/15 06:06:47   1121s] *** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:18:41.6/0:09:22.6 (2.0), mem = 7399.1M
[02/15 06:06:47   1121s] 
[02/15 06:06:47   1121s] globalDetailRoute
[02/15 06:06:47   1121s] 
[02/15 06:06:47   1121s] #Start globalDetailRoute on Sun Feb 15 06:06:47 2026
[02/15 06:06:47   1121s] #
[02/15 06:06:47   1121s] ### Time Record (globalDetailRoute) is installed.
[02/15 06:06:47   1121s] ### Time Record (Pre Callback) is installed.
[02/15 06:06:47   1121s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d': 8809 access done (mem: 7399.062M)
[02/15 06:06:47   1121s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:06:47   1121s] ### Time Record (Pre Callback) is uninstalled.
[02/15 06:06:47   1121s] ### Time Record (DB Import) is installed.
[02/15 06:06:47   1121s] ### Time Record (Timing Data Generation) is installed.
[02/15 06:06:47   1121s] ### Time Record (Timing Data Generation) is uninstalled.
[02/15 06:06:47   1121s] ### Net info: total nets: 8934
[02/15 06:06:47   1121s] ### Net info: dirty nets: 0
[02/15 06:06:47   1121s] ### Net info: marked as disconnected nets: 0
[02/15 06:06:47   1121s] ### Net info: fully routed nets: 8344
[02/15 06:06:47   1121s] ### Net info: trivial (< 2 pins) nets: 590
[02/15 06:06:47   1121s] ### Net info: unrouted nets: 0
[02/15 06:06:47   1121s] ### Net info: re-extraction nets: 0
[02/15 06:06:47   1121s] ### Net info: ignored nets: 0
[02/15 06:06:47   1121s] ### Net info: skip routing nets: 0
[02/15 06:06:48   1122s] ### import design signature (80): route=841313818 fixed_route=476156308 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1938594272 dirty_area=0 del_dirty_area=0 cell=746803688 placement=1686699413 pin_access=1657627866 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=476156308 sns=476156308 ppa_info=383620203
[02/15 06:06:48   1122s] ### Time Record (DB Import) is uninstalled.
[02/15 06:06:48   1122s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[02/15 06:06:48   1122s] #Skip comparing routing design signature in db-snapshot flow
[02/15 06:06:48   1122s] ### Time Record (Data Preparation) is installed.
[02/15 06:06:48   1122s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:06:48   1122s] ### Time Record (Global Routing) is installed.
[02/15 06:06:48   1122s] ### Time Record (Global Routing) is uninstalled.
[02/15 06:06:48   1122s] #Total number of trivial nets (e.g. < 2 pins) = 590 (skipped).
[02/15 06:06:48   1122s] #Total number of routable nets = 8344.
[02/15 06:06:48   1122s] #Total number of nets in the design = 8934.
[02/15 06:06:48   1122s] #78 routable nets do not have any wires.
[02/15 06:06:48   1122s] #8266 routable nets have routed wires.
[02/15 06:06:48   1122s] #78 nets will be global routed.
[02/15 06:06:48   1122s] #8 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/15 06:06:48   1122s] #16 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/15 06:06:48   1122s] #Using multithreading with 8 threads.
[02/15 06:06:48   1122s] ### Time Record (Data Preparation) is installed.
[02/15 06:06:48   1122s] #Start routing data preparation on Sun Feb 15 06:06:48 2026
[02/15 06:06:48   1122s] #
[02/15 06:06:48   1122s] ### Time Record (Cell Pin Access) is installed.
[02/15 06:06:48   1122s] #Initial pin access analysis.
[02/15 06:06:48   1122s] #Detail pin access analysis.
[02/15 06:06:48   1122s] ### Time Record (Cell Pin Access) is uninstalled.
[02/15 06:06:48   1122s] #WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
[02/15 06:06:48   1122s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/15 06:06:48   1122s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/15 06:06:48   1122s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[02/15 06:06:48   1122s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[02/15 06:06:48   1122s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[02/15 06:06:48   1122s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/15 06:06:48   1122s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/15 06:06:48   1122s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[02/15 06:06:48   1122s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[02/15 06:06:48   1122s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/15 06:06:48   1122s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[02/15 06:06:48   1122s] # Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
[02/15 06:06:48   1122s] #WARNING (NRDB-2322) There are no valid layers for shielding.
[02/15 06:06:48   1122s] #Unexpected stripe layer range. Bottom =8(M8), top =7(M7)
[02/15 06:06:48   1122s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=7(M7), bottom shield layer=7(M7)
[02/15 06:06:48   1122s] #shield_bottom_stripe_layer=7(M7), shield_top_stripe_layer=7(M7)
[02/15 06:06:48   1122s] #pin_access_rlayer=2(M2)
[02/15 06:06:48   1122s] #shield_top_dpt_rlayer=7 top_rlayer=7 top_trim_metal_rlayer=-1 rlayer_lowest=8 bottom_rlayer=2
[02/15 06:06:48   1122s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/15 06:06:48   1122s] #enable_dpt_layer_shield=F
[02/15 06:06:48   1122s] #has_line_end_grid=F
[02/15 06:06:48   1122s] #Processed 54/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(32 insts marked dirty, reset pre-exisiting dirty flag on 33 insts, 0 nets marked need extraction)
[02/15 06:06:48   1122s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4159.18 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1122s] #Regenerating Ggrids automatically.
[02/15 06:06:48   1122s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[02/15 06:06:48   1122s] #Using automatically generated G-grids.
[02/15 06:06:48   1122s] #Done routing data preparation.
[02/15 06:06:48   1122s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4172.31 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1122s] #Found 0 nets for post-route si or timing fixing.
[02/15 06:06:48   1122s] #
[02/15 06:06:48   1122s] #Finished routing data preparation on Sun Feb 15 06:06:48 2026
[02/15 06:06:48   1122s] #
[02/15 06:06:48   1122s] #Cpu time = 00:00:01
[02/15 06:06:48   1122s] #Elapsed time = 00:00:00
[02/15 06:06:48   1122s] #Increased memory = 19.10 (MB)
[02/15 06:06:48   1122s] #Total memory = 4172.31 (MB)
[02/15 06:06:48   1122s] #Peak memory = 4362.00 (MB)
[02/15 06:06:48   1122s] #
[02/15 06:06:48   1122s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:06:48   1122s] ### Time Record (Global Routing) is installed.
[02/15 06:06:48   1122s] #
[02/15 06:06:48   1122s] #Start global routing on Sun Feb 15 06:06:48 2026
[02/15 06:06:48   1122s] #
[02/15 06:06:48   1122s] #
[02/15 06:06:48   1122s] #Start global routing initialization on Sun Feb 15 06:06:48 2026
[02/15 06:06:48   1122s] #
[02/15 06:06:48   1122s] #Number of eco nets is 78
[02/15 06:06:48   1122s] #
[02/15 06:06:48   1122s] #Start global routing data preparation on Sun Feb 15 06:06:48 2026
[02/15 06:06:48   1122s] #
[02/15 06:06:48   1122s] ### build_merged_routing_blockage_rect_list starts on Sun Feb 15 06:06:48 2026 with memory = 4172.31 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1122s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.00 [8]--
[02/15 06:06:48   1122s] #Start routing resource analysis on Sun Feb 15 06:06:48 2026
[02/15 06:06:48   1122s] #
[02/15 06:06:48   1122s] ### init_is_bin_blocked starts on Sun Feb 15 06:06:48 2026 with memory = 4172.31 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1122s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --0.97 [8]--
[02/15 06:06:48   1122s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Feb 15 06:06:48 2026 with memory = 4173.11 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --5.70 [8]--
[02/15 06:06:48   1123s] ### adjust_flow_cap starts on Sun Feb 15 06:06:48 2026 with memory = 4171.80 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.46 [8]--
[02/15 06:06:48   1123s] ### adjust_flow_per_partial_route_obs starts on Sun Feb 15 06:06:48 2026 with memory = 4173.28 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.00 [8]--
[02/15 06:06:48   1123s] ### set_via_blocked starts on Sun Feb 15 06:06:48 2026 with memory = 4173.28 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.62 [8]--
[02/15 06:06:48   1123s] ### copy_flow starts on Sun Feb 15 06:06:48 2026 with memory = 4173.28 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.53 [8]--
[02/15 06:06:48   1123s] #Routing resource analysis is done on Sun Feb 15 06:06:48 2026
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] ### report_flow_cap starts on Sun Feb 15 06:06:48 2026 with memory = 4173.28 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] #  Resource Analysis:
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/15 06:06:48   1123s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/15 06:06:48   1123s] #  --------------------------------------------------------------
[02/15 06:06:48   1123s] #  M2             H         578         667        7921     0.37%
[02/15 06:06:48   1123s] #  M3             V         681         657        7921    15.38%
[02/15 06:06:48   1123s] #  M4             H         735         246        7921     0.00%
[02/15 06:06:48   1123s] #  M5             V         816          76        7921     0.00%
[02/15 06:06:48   1123s] #  M6             H         408          38        7921     6.54%
[02/15 06:06:48   1123s] #  M7             V         416          30        7921     6.54%
[02/15 06:06:48   1123s] #  --------------------------------------------------------------
[02/15 06:06:48   1123s] #  Total                   3635      25.22%       47526     4.80%
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #  23 nets (0.26%) with 1 preferred extra spacing.
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.25 [8]--
[02/15 06:06:48   1123s] ### analyze_m2_tracks starts on Sun Feb 15 06:06:48 2026 with memory = 4173.28 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.00 [8]--
[02/15 06:06:48   1123s] ### report_initial_resource starts on Sun Feb 15 06:06:48 2026 with memory = 4173.28 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.00 [8]--
[02/15 06:06:48   1123s] ### mark_pg_pins_accessibility starts on Sun Feb 15 06:06:48 2026 with memory = 4173.28 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --0.99 [8]--
[02/15 06:06:48   1123s] ### set_net_region starts on Sun Feb 15 06:06:48 2026 with memory = 4173.28 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --0.99 [8]--
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #Global routing data preparation is done on Sun Feb 15 06:06:48 2026
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4173.28 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] ### prepare_level starts on Sun Feb 15 06:06:48 2026 with memory = 4173.28 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### init level 1 starts on Sun Feb 15 06:06:48 2026 with memory = 4173.28 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --0.95 [8]--
[02/15 06:06:48   1123s] ### Level 1 hgrid = 89 X 89
[02/15 06:06:48   1123s] ### prepare_level_flow starts on Sun Feb 15 06:06:48 2026 with memory = 4173.28 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.00 [8]--
[02/15 06:06:48   1123s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --0.98 [8]--
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #Global routing initialization is done on Sun Feb 15 06:06:48 2026
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4173.28 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #start global routing iteration 1...
[02/15 06:06:48   1123s] ### init_flow_edge starts on Sun Feb 15 06:06:48 2026 with memory = 4173.28 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.46 [8]--
[02/15 06:06:48   1123s] ### routing at level 1 (topmost level) iter 0
[02/15 06:06:48   1123s] ### measure_qor starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### measure_congestion starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.00 [8]--
[02/15 06:06:48   1123s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --4.96 [8]--
[02/15 06:06:48   1123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #start global routing iteration 2...
[02/15 06:06:48   1123s] ### routing at level 1 (topmost level) iter 1
[02/15 06:06:48   1123s] ### measure_qor starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### measure_congestion starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --0.99 [8]--
[02/15 06:06:48   1123s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --3.76 [8]--
[02/15 06:06:48   1123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] ### route_end starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #Total number of trivial nets (e.g. < 2 pins) = 590 (skipped).
[02/15 06:06:48   1123s] #Total number of routable nets = 8344.
[02/15 06:06:48   1123s] #Total number of nets in the design = 8934.
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #8344 routable nets have routed wires.
[02/15 06:06:48   1123s] #8 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/15 06:06:48   1123s] #16 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #Routed nets constraints summary:
[02/15 06:06:48   1123s] #------------------------------------------------
[02/15 06:06:48   1123s] #        Rules   Pref Extra Space   Unconstrained  
[02/15 06:06:48   1123s] #------------------------------------------------
[02/15 06:06:48   1123s] #      Default                  8              70  
[02/15 06:06:48   1123s] #------------------------------------------------
[02/15 06:06:48   1123s] #        Total                  8              70  
[02/15 06:06:48   1123s] #------------------------------------------------
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #Routing constraints summary of the whole design:
[02/15 06:06:48   1123s] #-------------------------------------------------------------------------------
[02/15 06:06:48   1123s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[02/15 06:06:48   1123s] #-------------------------------------------------------------------------------
[02/15 06:06:48   1123s] #      Default                 23            1                 1            8320  
[02/15 06:06:48   1123s] #-------------------------------------------------------------------------------
[02/15 06:06:48   1123s] #        Total                 23            1                 1            8320  
[02/15 06:06:48   1123s] #-------------------------------------------------------------------------------
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] ### adjust_flow_per_partial_route_obs starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.03 [8]--
[02/15 06:06:48   1123s] ### cal_base_flow starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### init_flow_edge starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.47 [8]--
[02/15 06:06:48   1123s] ### cal_flow starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --0.99 [8]--
[02/15 06:06:48   1123s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.06 [8]--
[02/15 06:06:48   1123s] ### report_overcon starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #                 OverCon          
[02/15 06:06:48   1123s] #                  #Gcell    %Gcell
[02/15 06:06:48   1123s] #     Layer           (1)   OverCon  Flow/Cap
[02/15 06:06:48   1123s] #  ----------------------------------------------
[02/15 06:06:48   1123s] #  M2            1(0.01%)   (0.01%)     0.54  
[02/15 06:06:48   1123s] #  M3            0(0.00%)   (0.00%)     0.36  
[02/15 06:06:48   1123s] #  M4            0(0.00%)   (0.00%)     0.18  
[02/15 06:06:48   1123s] #  M5            0(0.00%)   (0.00%)     0.08  
[02/15 06:06:48   1123s] #  M6            0(0.00%)   (0.00%)     0.06  
[02/15 06:06:48   1123s] #  M7            0(0.00%)   (0.00%)     0.05  
[02/15 06:06:48   1123s] #  ----------------------------------------------
[02/15 06:06:48   1123s] #     Total      1(0.00%)   (0.00%)
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/15 06:06:48   1123s] #  Overflow after GR: 0.00% H + 0.00% V
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --0.99 [8]--
[02/15 06:06:48   1123s] ### cal_base_flow starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### init_flow_edge starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.41 [8]--
[02/15 06:06:48   1123s] ### cal_flow starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --0.99 [8]--
[02/15 06:06:48   1123s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.05 [8]--
[02/15 06:06:48   1123s] ### generate_cong_map_content starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.87 [8]--
[02/15 06:06:48   1123s] ### update starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] #Complete Global Routing.
[02/15 06:06:48   1123s] #Total number of nets with non-default rule or having extra spacing = 23
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #  Routing Statistics
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #---------------+-----------+------+
[02/15 06:06:48   1123s] #  Layer        | Length(um)|  Vias|
[02/15 06:06:48   1123s] #---------------+-----------+------+
[02/15 06:06:48   1123s] #  Active ( 0H) |          0|     0|
[02/15 06:06:48   1123s] #  M1 ( 1V)     |          0| 28065|
[02/15 06:06:48   1123s] #  M2 ( 2H)     |      27665| 34396|
[02/15 06:06:48   1123s] #  M3 ( 3V)     |      45943|  5761|
[02/15 06:06:48   1123s] #  M4 ( 4H)     |      23011|  1218|
[02/15 06:06:48   1123s] #  M5 ( 5V)     |       9901|    17|
[02/15 06:06:48   1123s] #  M6 ( 6H)     |         25|     0|
[02/15 06:06:48   1123s] #  M7 ( 7V)     |          0|     0|
[02/15 06:06:48   1123s] #  M8 ( 8H)     |          0|     0|
[02/15 06:06:48   1123s] #  M9 ( 9V)     |          0|     0|
[02/15 06:06:48   1123s] #  Pad (10H)    |          0|     0|
[02/15 06:06:48   1123s] #---------------+-----------+------+
[02/15 06:06:48   1123s] #  Total        |     106545| 69457|
[02/15 06:06:48   1123s] #---------------+-----------+------+
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] # Total half perimeter of net bounding box: 101364 um.
[02/15 06:06:48   1123s] ### update cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --2.16 [8]--
[02/15 06:06:48   1123s] ### report_overcon starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.00 [8]--
[02/15 06:06:48   1123s] ### report_overcon starts on Sun Feb 15 06:06:48 2026 with memory = 4173.71 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] #Max overcon = 1 tracks.
[02/15 06:06:48   1123s] #Total overcon = 0.00%.
[02/15 06:06:48   1123s] #Worst layer Gcell overcon rate = 0.00%.
[02/15 06:06:48   1123s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.00 [8]--
[02/15 06:06:48   1123s] ### route_end cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.32 [8]--
[02/15 06:06:48   1123s] ### global_route design signature (83): route=1762636389 net_attr=2014834948
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #Global routing statistics:
[02/15 06:06:48   1123s] #Cpu time = 00:00:01
[02/15 06:06:48   1123s] #Elapsed time = 00:00:00
[02/15 06:06:48   1123s] #Increased memory = 1.40 (MB)
[02/15 06:06:48   1123s] #Total memory = 4173.71 (MB)
[02/15 06:06:48   1123s] #Peak memory = 4362.00 (MB)
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #Finished global routing on Sun Feb 15 06:06:48 2026
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] #
[02/15 06:06:48   1123s] ### Time Record (Global Routing) is uninstalled.
[02/15 06:06:48   1123s] ### Time Record (Data Preparation) is installed.
[02/15 06:06:48   1123s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:06:48   1123s] ### track-assign external-init starts on Sun Feb 15 06:06:48 2026 with memory = 4172.91 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### Time Record (Track Assignment) is installed.
[02/15 06:06:48   1123s] ### Time Record (Data Preparation) is installed.
[02/15 06:06:48   1123s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:06:48   1123s] ### Time Record (Track Assignment) is uninstalled.
[02/15 06:06:48   1123s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.36 [8]--
[02/15 06:06:48   1123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4172.91 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### track-assign engine-init starts on Sun Feb 15 06:06:48 2026 with memory = 4172.91 (MB), peak = 4362.00 (MB)
[02/15 06:06:48   1123s] ### Time Record (Track Assignment) is installed.
[02/15 06:06:49   1123s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.10 [8]--
[02/15 06:06:49   1123s] ### track-assign core-engine starts on Sun Feb 15 06:06:49 2026 with memory = 4172.91 (MB), peak = 4362.00 (MB)
[02/15 06:06:49   1123s] #Start Track Assignment.
[02/15 06:06:49   1124s] #Done with 24 horizontal wires in 3 hboxes and 7 vertical wires in 3 hboxes.
[02/15 06:06:49   1124s] #Done with 5 horizontal wires in 3 hboxes and 1 vertical wires in 3 hboxes.
[02/15 06:06:49   1124s] #Complete Track Assignment.
[02/15 06:06:49   1124s] #Total number of nets with non-default rule or having extra spacing = 23
[02/15 06:06:49   1124s] #
[02/15 06:06:49   1124s] #  Routing Statistics
[02/15 06:06:49   1124s] #
[02/15 06:06:49   1124s] #---------------+-----------+------+
[02/15 06:06:49   1124s] #  Layer        | Length(um)|  Vias|
[02/15 06:06:49   1124s] #---------------+-----------+------+
[02/15 06:06:49   1124s] #  Active ( 0H) |          0|     0|
[02/15 06:06:49   1124s] #  M1 ( 1V)     |          0| 28065|
[02/15 06:06:49   1124s] #  M2 ( 2H)     |      27664| 34396|
[02/15 06:06:49   1124s] #  M3 ( 3V)     |      45946|  5761|
[02/15 06:06:49   1124s] #  M4 ( 4H)     |      23011|  1218|
[02/15 06:06:49   1124s] #  M5 ( 5V)     |       9901|    17|
[02/15 06:06:49   1124s] #  M6 ( 6H)     |         25|     0|
[02/15 06:06:49   1124s] #  M7 ( 7V)     |          0|     0|
[02/15 06:06:49   1124s] #  M8 ( 8H)     |          0|     0|
[02/15 06:06:49   1124s] #  M9 ( 9V)     |          0|     0|
[02/15 06:06:49   1124s] #  Pad (10H)    |          0|     0|
[02/15 06:06:49   1124s] #---------------+-----------+------+
[02/15 06:06:49   1124s] #  Total        |     106548| 69457|
[02/15 06:06:49   1124s] #---------------+-----------+------+
[02/15 06:06:49   1124s] #
[02/15 06:06:49   1124s] # Total half perimeter of net bounding box: 101364 um.
[02/15 06:06:49   1124s] ### track_assign design signature (86): route=712265137
[02/15 06:06:49   1124s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:4.1 GB, peak:4.3 GB --1.41 [8]--
[02/15 06:06:49   1124s] ### Time Record (Track Assignment) is uninstalled.
[02/15 06:06:49   1124s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4171.62 (MB), peak = 4362.00 (MB)
[02/15 06:06:49   1124s] #
[02/15 06:06:49   1124s] #number of short segments in preferred routing layers
[02/15 06:06:49   1124s] #	
[02/15 06:06:49   1124s] #	
[02/15 06:06:49   1124s] #
[02/15 06:06:49   1124s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/15 06:06:49   1124s] #Cpu time = 00:00:03
[02/15 06:06:49   1124s] #Elapsed time = 00:00:02
[02/15 06:06:49   1124s] #Increased memory = 18.62 (MB)
[02/15 06:06:49   1124s] #Total memory = 4171.82 (MB)
[02/15 06:06:49   1124s] #Peak memory = 4362.00 (MB)
[02/15 06:06:49   1124s] #Using multithreading with 8 threads.
[02/15 06:06:49   1124s] ### Time Record (Detail Routing) is installed.
[02/15 06:06:49   1124s] ### Time Record (Data Preparation) is installed.
[02/15 06:06:49   1124s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:06:49   1125s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/15 06:06:49   1125s] #
[02/15 06:06:49   1125s] #Start Detail Routing..
[02/15 06:06:49   1125s] #start initial detail routing ...
[02/15 06:06:49   1125s] ### Design has 0 dirty nets, 261 dirty-areas)
[02/15 06:06:50   1130s] # ECO: 5.33% of the total area was rechecked for DRC, and 8.89% required routing.
[02/15 06:06:50   1130s] #   number of violations = 13
[02/15 06:06:50   1130s] #
[02/15 06:06:50   1130s] #  By Layer and Type:
[02/15 06:06:50   1130s] #
[02/15 06:06:50   1130s] #---------+-------+-------+------+------+-------+
[02/15 06:06:50   1130s] #  -      | MetSpc| EOLSpc| Short| EolKO| Totals|
[02/15 06:06:50   1130s] #---------+-------+-------+------+------+-------+
[02/15 06:06:50   1130s] #  M1     |      0|      0|     0|     0|      0|
[02/15 06:06:50   1130s] #  M2     |      3|      4|     2|     4|     13|
[02/15 06:06:50   1130s] #  Totals |      3|      4|     2|     4|     13|
[02/15 06:06:50   1130s] #---------+-------+-------+------+------+-------+
[02/15 06:06:50   1130s] #
[02/15 06:06:50   1130s] #32 out of 10733 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.3%.
[02/15 06:06:50   1130s] #0.00% of the total area is being checked for drcs
[02/15 06:06:50   1130s] #0.0% of the total area was checked
[02/15 06:06:50   1130s] ### Gcell dirty-map stats: routing = 11.29%, drc-check-only = 5.66%, dirty-area = 1.41%
[02/15 06:06:50   1130s] ### Gcell ext dirty-map stats: fill = 6118[77.24%] (M1 = 5395[68.11%], M2 = 6016[75.95%], M3 = 5037[63.59%], M4 = 4782[60.37%], M5 = 2149[27.13%], M6 = 11[0.14%]), total gcell = 7921
[02/15 06:06:50   1130s] #   number of violations = 13
[02/15 06:06:50   1130s] #
[02/15 06:06:50   1130s] #  By Layer and Type:
[02/15 06:06:50   1130s] #
[02/15 06:06:50   1130s] #---------+-------+-------+------+------+-------+
[02/15 06:06:50   1130s] #  -      | MetSpc| EOLSpc| Short| EolKO| Totals|
[02/15 06:06:50   1130s] #---------+-------+-------+------+------+-------+
[02/15 06:06:50   1130s] #  M1     |      0|      0|     0|     0|      0|
[02/15 06:06:50   1130s] #  M2     |      3|      4|     2|     4|     13|
[02/15 06:06:50   1130s] #  Totals |      3|      4|     2|     4|     13|
[02/15 06:06:50   1130s] #---------+-------+-------+------+------+-------+
[02/15 06:06:50   1130s] #
[02/15 06:06:50   1130s] #cpu time = 00:00:06, elapsed time = 00:00:01, memory = 4190.24 (MB), peak = 4407.77 (MB)
[02/15 06:06:50   1130s] #start 1st optimization iteration ...
[02/15 06:06:50   1131s] ### Gcell dirty-map stats: routing = 11.29%, drc-check-only = 5.66%, dirty-area = 1.41%
[02/15 06:06:50   1131s] ### Gcell ext dirty-map stats: fill = 6118[77.24%] (M1 = 5395[68.11%], M2 = 6016[75.95%], M3 = 5037[63.59%], M4 = 4783[60.38%], M5 = 2152[27.17%], M6 = 11[0.14%]), total gcell = 7921
[02/15 06:06:50   1131s] #   number of violations = 2
[02/15 06:06:50   1131s] #
[02/15 06:06:50   1131s] #  By Layer and Type:
[02/15 06:06:50   1131s] #
[02/15 06:06:50   1131s] #---------+------+-------+
[02/15 06:06:50   1131s] #  -      | EolKO| Totals|
[02/15 06:06:50   1131s] #---------+------+-------+
[02/15 06:06:50   1131s] #  M1     |     0|      0|
[02/15 06:06:50   1131s] #  M2     |     0|      0|
[02/15 06:06:50   1131s] #  M3     |     0|      0|
[02/15 06:06:50   1131s] #  M4     |     2|      2|
[02/15 06:06:50   1131s] #  Totals |     2|      2|
[02/15 06:06:50   1131s] #---------+------+-------+
[02/15 06:06:50   1131s] #
[02/15 06:06:50   1131s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4187.97 (MB), peak = 4407.77 (MB)
[02/15 06:06:50   1131s] #start 2nd optimization iteration ...
[02/15 06:06:51   1131s] ### Gcell dirty-map stats: routing = 11.29%, drc-check-only = 5.66%, dirty-area = 1.41%
[02/15 06:06:51   1131s] ### Gcell ext dirty-map stats: fill = 6118[77.24%] (M1 = 5395[68.11%], M2 = 6016[75.95%], M3 = 5037[63.59%], M4 = 4784[60.40%], M5 = 2153[27.18%], M6 = 13[0.16%]), total gcell = 7921
[02/15 06:06:51   1131s] #   number of violations = 0
[02/15 06:06:51   1131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4187.87 (MB), peak = 4407.77 (MB)
[02/15 06:06:51   1131s] #Complete Detail Routing.
[02/15 06:06:51   1131s] #Total number of nets with non-default rule or having extra spacing = 23
[02/15 06:06:51   1131s] #
[02/15 06:06:51   1131s] #  Routing Statistics
[02/15 06:06:51   1131s] #
[02/15 06:06:51   1131s] #---------------+-----------+------+
[02/15 06:06:51   1131s] #  Layer        | Length(um)|  Vias|
[02/15 06:06:51   1131s] #---------------+-----------+------+
[02/15 06:06:51   1131s] #  Active ( 0H) |          0|     0|
[02/15 06:06:51   1131s] #  M1 ( 1V)     |          0| 28080|
[02/15 06:06:51   1131s] #  M2 ( 2H)     |      27664| 34447|
[02/15 06:06:51   1131s] #  M3 ( 3V)     |      45959|  5783|
[02/15 06:06:51   1131s] #  M4 ( 4H)     |      23029|  1226|
[02/15 06:06:51   1131s] #  M5 ( 5V)     |       9903|    19|
[02/15 06:06:51   1131s] #  M6 ( 6H)     |         27|     0|
[02/15 06:06:51   1131s] #  M7 ( 7V)     |          0|     0|
[02/15 06:06:51   1131s] #  M8 ( 8H)     |          0|     0|
[02/15 06:06:51   1131s] #  M9 ( 9V)     |          0|     0|
[02/15 06:06:51   1131s] #  Pad (10H)    |          0|     0|
[02/15 06:06:51   1131s] #---------------+-----------+------+
[02/15 06:06:51   1131s] #  Total        |     106582| 69555|
[02/15 06:06:51   1131s] #---------------+-----------+------+
[02/15 06:06:51   1131s] #
[02/15 06:06:51   1131s] # Total half perimeter of net bounding box: 101364 um.
[02/15 06:06:51   1131s] #Total number of DRC violations = 0
[02/15 06:06:51   1131s] ### Time Record (Detail Routing) is uninstalled.
[02/15 06:06:51   1131s] #Cpu time = 00:00:07
[02/15 06:06:51   1131s] #Elapsed time = 00:00:01
[02/15 06:06:51   1131s] #Increased memory = 3.64 (MB)
[02/15 06:06:51   1131s] #Total memory = 4175.47 (MB)
[02/15 06:06:51   1131s] #Peak memory = 4407.77 (MB)
[02/15 06:06:51   1131s] ### Time Record (Data Preparation) is installed.
[02/15 06:06:51   1131s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:06:51   1131s] ### Time Record (Post Route Wire Spreading) is installed.
[02/15 06:06:51   1131s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[02/15 06:06:51   1131s] #
[02/15 06:06:51   1131s] #Start Post Route wire spreading..
[02/15 06:06:51   1131s] ### Time Record (Data Preparation) is installed.
[02/15 06:06:51   1131s] ### Time Record (Data Preparation) is uninstalled.
[02/15 06:06:51   1131s] #
[02/15 06:06:51   1131s] #Start data preparation for wire spreading...
[02/15 06:06:51   1131s] #
[02/15 06:06:51   1131s] #Data preparation is done on Sun Feb 15 06:06:51 2026
[02/15 06:06:51   1131s] #
[02/15 06:06:51   1131s] ### track-assign engine-init starts on Sun Feb 15 06:06:51 2026 with memory = 4175.47 (MB), peak = 4407.77 (MB)
[02/15 06:06:51   1132s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.3 GB --1.12 [8]--
[02/15 06:06:51   1132s] #
[02/15 06:06:51   1132s] #Start Post Route Wire Spread.
[02/15 06:06:51   1132s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[02/15 06:06:51   1132s] #Complete Post Route Wire Spread.
[02/15 06:06:51   1132s] #
[02/15 06:06:51   1132s] #Total number of nets with non-default rule or having extra spacing = 23
[02/15 06:06:51   1132s] #
[02/15 06:06:51   1132s] #  Routing Statistics
[02/15 06:06:51   1132s] #
[02/15 06:06:51   1132s] #---------------+-----------+------+
[02/15 06:06:51   1132s] #  Layer        | Length(um)|  Vias|
[02/15 06:06:51   1132s] #---------------+-----------+------+
[02/15 06:06:51   1132s] #  Active ( 0H) |          0|     0|
[02/15 06:06:51   1132s] #  M1 ( 1V)     |          0| 28080|
[02/15 06:06:51   1132s] #  M2 ( 2H)     |      27664| 34447|
[02/15 06:06:51   1132s] #  M3 ( 3V)     |      45959|  5783|
[02/15 06:06:51   1132s] #  M4 ( 4H)     |      23029|  1226|
[02/15 06:06:51   1132s] #  M5 ( 5V)     |       9903|    19|
[02/15 06:06:51   1132s] #  M6 ( 6H)     |         27|     0|
[02/15 06:06:51   1132s] #  M7 ( 7V)     |          0|     0|
[02/15 06:06:51   1132s] #  M8 ( 8H)     |          0|     0|
[02/15 06:06:51   1132s] #  M9 ( 9V)     |          0|     0|
[02/15 06:06:51   1132s] #  Pad (10H)    |          0|     0|
[02/15 06:06:51   1132s] #---------------+-----------+------+
[02/15 06:06:51   1132s] #  Total        |     106582| 69555|
[02/15 06:06:51   1132s] #---------------+-----------+------+
[02/15 06:06:51   1132s] #
[02/15 06:06:51   1132s] # Total half perimeter of net bounding box: 101364 um.
[02/15 06:06:51   1132s] #   number of violations = 0
[02/15 06:06:51   1132s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4176.95 (MB), peak = 4407.77 (MB)
[02/15 06:06:51   1132s] #CELL_VIEW systolic_top,init has no DRC violation.
[02/15 06:06:51   1132s] #Total number of DRC violations = 0
[02/15 06:06:51   1132s] #Post Route wire spread is done.
[02/15 06:06:51   1132s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/15 06:06:51   1132s] #Total number of nets with non-default rule or having extra spacing = 23
[02/15 06:06:51   1132s] #
[02/15 06:06:51   1132s] #  Routing Statistics
[02/15 06:06:51   1132s] #
[02/15 06:06:51   1132s] #---------------+-----------+------+
[02/15 06:06:51   1132s] #  Layer        | Length(um)|  Vias|
[02/15 06:06:51   1132s] #---------------+-----------+------+
[02/15 06:06:51   1132s] #  Active ( 0H) |          0|     0|
[02/15 06:06:51   1132s] #  M1 ( 1V)     |          0| 28080|
[02/15 06:06:51   1132s] #  M2 ( 2H)     |      27664| 34447|
[02/15 06:06:51   1132s] #  M3 ( 3V)     |      45959|  5783|
[02/15 06:06:51   1132s] #  M4 ( 4H)     |      23029|  1226|
[02/15 06:06:51   1132s] #  M5 ( 5V)     |       9903|    19|
[02/15 06:06:51   1132s] #  M6 ( 6H)     |         27|     0|
[02/15 06:06:51   1132s] #  M7 ( 7V)     |          0|     0|
[02/15 06:06:51   1132s] #  M8 ( 8H)     |          0|     0|
[02/15 06:06:51   1132s] #  M9 ( 9V)     |          0|     0|
[02/15 06:06:51   1132s] #  Pad (10H)    |          0|     0|
[02/15 06:06:51   1132s] #---------------+-----------+------+
[02/15 06:06:51   1132s] #  Total        |     106582| 69555|
[02/15 06:06:51   1132s] #---------------+-----------+------+
[02/15 06:06:51   1132s] #
[02/15 06:06:51   1132s] # Total half perimeter of net bounding box: 101364 um.
[02/15 06:06:51   1132s] #detailRoute Statistics:
[02/15 06:06:51   1132s] #Cpu time = 00:00:08
[02/15 06:06:51   1132s] #Elapsed time = 00:00:02
[02/15 06:06:51   1132s] #Increased memory = 5.12 (MB)
[02/15 06:06:51   1132s] #Total memory = 4176.95 (MB)
[02/15 06:06:51   1132s] #Peak memory = 4407.77 (MB)
[02/15 06:06:51   1132s] ### global_detail_route design signature (100): route=1111806159 flt_obj=0 vio=1905142130 shield_wire=1
[02/15 06:06:51   1132s] ### Time Record (DB Export) is installed.
[02/15 06:06:51   1132s] ### export design design signature (101): route=1111806159 fixed_route=476156308 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=947100509 dirty_area=0 del_dirty_area=0 cell=746803688 placement=1686707861 pin_access=2049114158 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=476156308 sns=476156308 ppa_info=383620203
[02/15 06:06:51   1133s] ### Time Record (DB Export) is uninstalled.
[02/15 06:06:51   1133s] ### Time Record (Post Callback) is installed.
[02/15 06:06:51   1133s] ### Time Record (Post Callback) is uninstalled.
[02/15 06:06:51   1133s] #
[02/15 06:06:51   1133s] #globalDetailRoute statistics:
[02/15 06:06:51   1133s] #Cpu time = 00:00:12
[02/15 06:06:51   1133s] #Elapsed time = 00:00:04
[02/15 06:06:51   1133s] #Increased memory = -294.73 (MB)
[02/15 06:06:51   1133s] #Total memory = 3862.77 (MB)
[02/15 06:06:51   1133s] #Peak memory = 4407.77 (MB)
[02/15 06:06:51   1133s] #Number of warnings = 4
[02/15 06:06:51   1133s] #Total number of warnings = 62
[02/15 06:06:51   1133s] #Number of fails = 0
[02/15 06:06:51   1133s] #Total number of fails = 0
[02/15 06:06:51   1133s] #Complete globalDetailRoute on Sun Feb 15 06:06:51 2026
[02/15 06:06:51   1133s] #
[02/15 06:06:51   1133s] ### import design signature (102): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2049114158 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1588071918 timing=1 sns=1 ppa_info=1
[02/15 06:06:51   1133s] ### Time Record (globalDetailRoute) is uninstalled.
[02/15 06:06:51   1133s] #
[02/15 06:06:51   1133s] #  Scalability Statistics
[02/15 06:06:51   1133s] #
[02/15 06:06:51   1133s] #----------------------------+---------+-------------+------------+
[02/15 06:06:51   1133s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[02/15 06:06:51   1133s] #----------------------------+---------+-------------+------------+
[02/15 06:06:51   1133s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[02/15 06:06:51   1133s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[02/15 06:06:51   1133s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[02/15 06:06:51   1133s] #  DB Import                 | 00:00:01|     00:00:00|         1.0|
[02/15 06:06:51   1133s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[02/15 06:06:51   1133s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[02/15 06:06:51   1133s] #  Data Preparation          | 00:00:01|     00:00:00|         1.0|
[02/15 06:06:51   1133s] #  Global Routing            | 00:00:01|     00:00:00|         1.0|
[02/15 06:06:51   1133s] #  Track Assignment          | 00:00:01|     00:00:01|         1.0|
[02/15 06:06:51   1133s] #  Detail Routing            | 00:00:07|     00:00:01|         5.1|
[02/15 06:06:51   1133s] #  Post Route Wire Spreading | 00:00:01|     00:00:00|         1.0|
[02/15 06:06:51   1133s] #  Entire Command            | 00:00:12|     00:00:04|         2.9|
[02/15 06:06:51   1133s] #----------------------------+---------+-------------+------------+
[02/15 06:06:51   1133s] #
[02/15 06:06:51   1133s] *** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:00:11.8/0:00:04.1 (2.8), totSession cpu/real = 0:18:53.3/0:09:26.8 (2.0), mem = 7269.3M
[02/15 06:06:51   1133s] 
[02/15 06:06:51   1133s] =============================================================================================
[02/15 06:06:51   1133s]  Step TAT Report : EcoRoute #1 / optDesign #3                                   23.14-s088_1
[02/15 06:06:51   1133s] =============================================================================================
[02/15 06:06:51   1133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:06:51   1133s] ---------------------------------------------------------------------------------------------
[02/15 06:06:51   1133s] [ GlobalRoute            ]      1   0:00:00.4  (  10.2 % )     0:00:00.4 /  0:00:01.0    2.4
[02/15 06:06:51   1133s] [ DetailRoute            ]      1   0:00:01.3  (  32.6 % )     0:00:01.3 /  0:00:06.9    5.1
[02/15 06:06:51   1133s] [ MISC                   ]          0:00:02.4  (  57.2 % )     0:00:02.4 /  0:00:03.9    1.6
[02/15 06:06:51   1133s] ---------------------------------------------------------------------------------------------
[02/15 06:06:51   1133s]  EcoRoute #1 TOTAL                  0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:11.8    2.8
[02/15 06:06:51   1133s] ---------------------------------------------------------------------------------------------
[02/15 06:06:51   1133s] **optDesign ... cpu = 0:01:33, real = 0:01:05, mem = 3849.5M, totSessionCpu=0:18:53 **
[02/15 06:06:51   1133s] New Signature Flow (restoreNanoRouteOptions) ....
[02/15 06:06:51   1133s] Begin: Collecting metrics
[02/15 06:06:52   1133s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.005 |    0.005 |           |        0 |       56.80 | 0:00:10  |        7022 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:07  |        7381 |      |     |
| drv_eco_fixing    |     0.004 |    0.004 |         0 |        0 |       56.86 | 0:00:03  |        7367 |    0 |   0 |
| wns_fixing        |     0.021 |    0.021 |         0 |        0 |       56.87 | 0:00:04  |        7527 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:02  |        7399 |      |     |
| pre_route_summary |     0.021 |    0.021 |           |        0 |       56.87 | 0:00:00  |        7399 |    0 |   0 |
| eco_route         |           |          |           |          |             | 0:00:05  |        7269 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[02/15 06:06:52   1133s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4407.8M, current mem=3849.5M)

[02/15 06:06:52   1133s] End: Collecting metrics
[02/15 06:06:52   1133s] **INFO: flowCheckPoint #5 PostEcoSummary
[02/15 06:06:52   1133s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/15 06:06:52   1133s] Extraction called for design 'systolic_top' of instances=10733 and nets=8934 using extraction engine 'postRoute' at effort level 'low' .
[02/15 06:06:52   1133s] PostRoute (effortLevel low) RC Extraction called for design systolic_top.
[02/15 06:06:52   1133s] RC Extraction called in multi-corner(1) mode.
[02/15 06:06:52   1133s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/15 06:06:52   1133s] Type 'man IMPEXT-6197' for more detail.
[02/15 06:06:52   1133s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/15 06:06:52   1133s] * Layer Id             : 1 - M1
[02/15 06:06:52   1133s]       Thickness        : 0.6
[02/15 06:06:52   1133s]       Min Width        : 0.072
[02/15 06:06:52   1133s]       Layer Dielectric : 4.1
[02/15 06:06:52   1133s] * Layer Id             : 2 - M2
[02/15 06:06:52   1133s]       Thickness        : 0.6
[02/15 06:06:52   1133s]       Min Width        : 0.072
[02/15 06:06:52   1133s]       Layer Dielectric : 4.1
[02/15 06:06:52   1133s] * Layer Id             : 3 - M3
[02/15 06:06:52   1133s]       Thickness        : 0.6
[02/15 06:06:52   1133s]       Min Width        : 0.072
[02/15 06:06:52   1133s]       Layer Dielectric : 4.1
[02/15 06:06:52   1133s] * Layer Id             : 4 - M4
[02/15 06:06:52   1133s]       Thickness        : 0.6
[02/15 06:06:52   1133s]       Min Width        : 0.096
[02/15 06:06:52   1133s]       Layer Dielectric : 4.1
[02/15 06:06:52   1133s] * Layer Id             : 5 - M5
[02/15 06:06:52   1133s]       Thickness        : 0.6
[02/15 06:06:52   1133s]       Min Width        : 0.096
[02/15 06:06:52   1133s]       Layer Dielectric : 4.1
[02/15 06:06:52   1133s] * Layer Id             : 6 - M6
[02/15 06:06:52   1133s]       Thickness        : 0.6
[02/15 06:06:52   1133s]       Min Width        : 0.128
[02/15 06:06:52   1133s]       Layer Dielectric : 4.1
[02/15 06:06:52   1133s] * Layer Id             : 7 - M7
[02/15 06:06:52   1133s]       Thickness        : 0.6
[02/15 06:06:52   1133s]       Min Width        : 0.128
[02/15 06:06:52   1133s]       Layer Dielectric : 4.1
[02/15 06:06:52   1133s] * Layer Id             : 8 - M8
[02/15 06:06:52   1133s]       Thickness        : 0.6
[02/15 06:06:52   1133s]       Min Width        : 0.16
[02/15 06:06:52   1133s]       Layer Dielectric : 4.1
[02/15 06:06:52   1133s] * Layer Id             : 9 - M9
[02/15 06:06:52   1133s]       Thickness        : 0.6
[02/15 06:06:52   1133s]       Min Width        : 0.16
[02/15 06:06:52   1133s]       Layer Dielectric : 4.1
[02/15 06:06:52   1133s] * Layer Id             : 10 - M10
[02/15 06:06:52   1133s]       Thickness        : 1
[02/15 06:06:52   1133s]       Min Width        : 8
[02/15 06:06:52   1133s]       Layer Dielectric : 4.1
[02/15 06:06:52   1133s] extractDetailRC Option : -outfile /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d -maxResLength 200  -basic
[02/15 06:06:52   1133s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[02/15 06:06:52   1133s]       RC Corner Indexes            0   
[02/15 06:06:52   1133s] Capacitance Scaling Factor   : 1.00000 
[02/15 06:06:52   1133s] Coupling Cap. Scaling Factor : 1.00000 
[02/15 06:06:52   1133s] Resistance Scaling Factor    : 1.00000 
[02/15 06:06:52   1133s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 06:06:52   1133s] Clock Res. Scaling Factor    : 1.00000 
[02/15 06:06:52   1133s] Shrink Factor                : 1.00000
[02/15 06:06:52   1133s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 06:06:52   1133s] eee: pegSigSF=1.070000
[02/15 06:06:52   1133s] Initializing multi-corner resistance tables ...
[02/15 06:06:52   1133s] eee: Grid unit RC data computation started
[02/15 06:06:52   1133s] eee: Grid unit RC data computation completed
[02/15 06:06:52   1133s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:06:52   1133s] eee: l=2 avDens=0.221919 usedTrk=5392.640204 availTrk=24300.000000 sigTrk=5392.640204
[02/15 06:06:52   1133s] eee: l=3 avDens=0.199619 usedTrk=4820.795385 availTrk=24150.000000 sigTrk=4820.795385
[02/15 06:06:52   1133s] eee: l=4 avDens=0.149732 usedTrk=2459.347409 availTrk=16425.000000 sigTrk=2459.347409
[02/15 06:06:52   1133s] eee: l=5 avDens=0.081514 usedTrk=917.032591 availTrk=11250.000000 sigTrk=917.032591
[02/15 06:06:52   1133s] eee: l=6 avDens=0.009321 usedTrk=18.088148 availTrk=1940.625000 sigTrk=18.088148
[02/15 06:06:52   1133s] eee: l=7 avDens=0.010290 usedTrk=15.628148 availTrk=1518.750000 sigTrk=15.628148
[02/15 06:06:52   1133s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:06:52   1133s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:06:52   1133s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:06:52   1133s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:06:52   1133s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248612 uaWl=0.998548 uaWlH=0.297500 aWlH=0.000600 lMod=0 pMax=0.849500 pMod=81 pModAss=50 wcR=0.559600 crit=0.001072 siPrev=0 newSi=0.001600 wHLS=1.400600 viaL=0.000000 shortMod=0.005361 fModUnas=0.000268 fModAs=0.000268 pDens=0.500000 
[02/15 06:06:52   1133s] eee: NetCapCache creation started. (Current Mem: 7269.344M) 
[02/15 06:06:52   1133s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 7269.344M) 
[02/15 06:06:52   1133s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:06:52   1133s] eee: Metal Layers Info:
[02/15 06:06:52   1133s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:06:52   1133s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:06:52   1133s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:06:52   1133s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:06:52   1133s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:06:52   1133s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:06:52   1133s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:06:52   1133s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:06:52   1133s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:06:52   1133s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:06:52   1133s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:06:52   1133s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:06:52   1133s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:06:52   1133s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:06:52   1133s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:06:52   1133s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:06:52   1133s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:06:52   1133s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 7269.3M)
[02/15 06:06:52   1133s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d' for storing RC.
[02/15 06:06:52   1134s] Extracted 10.0026% (CPU Time= 0:00:00.5  MEM= 7293.3M)
[02/15 06:06:52   1134s] Extracted 20.0035% (CPU Time= 0:00:00.5  MEM= 7293.3M)
[02/15 06:06:52   1134s] Extracted 30.0026% (CPU Time= 0:00:00.6  MEM= 7293.3M)
[02/15 06:06:52   1134s] Extracted 40.0035% (CPU Time= 0:00:00.6  MEM= 7293.3M)
[02/15 06:06:52   1134s] Extracted 50.0026% (CPU Time= 0:00:00.7  MEM= 7293.3M)
[02/15 06:06:52   1134s] Extracted 60.0035% (CPU Time= 0:00:00.7  MEM= 7293.3M)
[02/15 06:06:53   1134s] Extracted 70.0026% (CPU Time= 0:00:00.8  MEM= 7293.3M)
[02/15 06:06:53   1134s] Extracted 80.0035% (CPU Time= 0:00:00.9  MEM= 7293.3M)
[02/15 06:06:53   1134s] Extracted 90.0026% (CPU Time= 0:00:01.0  MEM= 7293.3M)
[02/15 06:06:53   1134s] Extracted 100% (CPU Time= 0:00:01.2  MEM= 7293.3M)
[02/15 06:06:53   1134s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:06:53   1135s] Number of Extracted Resistors     : 132517
[02/15 06:06:53   1135s] Number of Extracted Ground Cap.   : 134477
[02/15 06:06:53   1135s] Number of Extracted Coupling Cap. : 224292
[02/15 06:06:53   1135s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d' for reading (mem: 7269.344M)
[02/15 06:06:53   1135s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/15 06:06:53   1135s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 7269.3M)
[02/15 06:06:53   1135s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb_Filter.rcdb.d' for storing RC.
[02/15 06:06:53   1135s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d': 8344 access done (mem: 7269.344M)
[02/15 06:06:53   1135s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=7269.344M)
[02/15 06:06:53   1135s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d' for reading (mem: 7269.344M)
[02/15 06:06:53   1135s] processing rcdb (/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d) for hinst (top) of cell (systolic_top);
[02/15 06:06:53   1135s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=7269.344M)
[02/15 06:06:53   1135s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d': 0 access done (mem: 7269.344M)
[02/15 06:06:53   1135s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:01.0  MEM: 7269.344M)
[02/15 06:06:53   1135s] **optDesign ... cpu = 0:01:35, real = 0:01:07, mem = 3851.6M, totSessionCpu=0:18:55 **
[02/15 06:06:53   1135s] Starting delay calculation for Setup views
[02/15 06:06:53   1135s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/15 06:06:53   1135s] AAE_INFO: resetNetProps viewIdx 0 
[02/15 06:06:53   1135s] Starting SI iteration 1 using Infinite Timing Windows
[02/15 06:06:54   1135s] #################################################################################
[02/15 06:06:54   1135s] # Design Stage: PostRoute
[02/15 06:06:54   1135s] # Design Name: systolic_top
[02/15 06:06:54   1135s] # Design Mode: 45nm
[02/15 06:06:54   1135s] # Analysis Mode: MMMC OCV 
[02/15 06:06:54   1135s] # Parasitics Mode: SPEF/RCDB 
[02/15 06:06:54   1135s] # Signoff Settings: SI On 
[02/15 06:06:54   1135s] #################################################################################
[02/15 06:06:54   1136s] Setting infinite Tws ...
[02/15 06:06:54   1136s] First Iteration Infinite Tw... 
[02/15 06:06:54   1136s] Calculate early delays in OCV mode...
[02/15 06:06:54   1136s] Calculate late delays in OCV mode...
[02/15 06:06:54   1136s] Topological Sorting (REAL = 0:00:00.0, MEM = 7221.3M, InitMEM = 7221.3M)
[02/15 06:06:54   1136s] Start delay calculation (fullDC) (8 T). (MEM=3961.59)
[02/15 06:06:54   1136s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 06:06:54   1136s] eee: pegSigSF=1.070000
[02/15 06:06:54   1136s] Initializing multi-corner resistance tables ...
[02/15 06:06:54   1136s] eee: Grid unit RC data computation started
[02/15 06:06:54   1136s] eee: Grid unit RC data computation completed
[02/15 06:06:54   1136s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:06:54   1136s] eee: l=2 avDens=0.221919 usedTrk=5392.640204 availTrk=24300.000000 sigTrk=5392.640204
[02/15 06:06:54   1136s] eee: l=3 avDens=0.199619 usedTrk=4820.795385 availTrk=24150.000000 sigTrk=4820.795385
[02/15 06:06:54   1136s] eee: l=4 avDens=0.149732 usedTrk=2459.347409 availTrk=16425.000000 sigTrk=2459.347409
[02/15 06:06:54   1136s] eee: l=5 avDens=0.081514 usedTrk=917.032591 availTrk=11250.000000 sigTrk=917.032591
[02/15 06:06:54   1136s] eee: l=6 avDens=0.009321 usedTrk=18.088148 availTrk=1940.625000 sigTrk=18.088148
[02/15 06:06:54   1136s] eee: l=7 avDens=0.010290 usedTrk=15.628148 availTrk=1518.750000 sigTrk=15.628148
[02/15 06:06:54   1136s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:06:54   1136s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:06:54   1136s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:06:54   1136s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:06:54   1136s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248612 uaWl=0.998548 uaWlH=0.297500 aWlH=0.000600 lMod=0 pMax=0.849500 pMod=81 pModAss=50 wcR=0.559600 crit=0.001072 siPrev=0 newSi=0.001600 wHLS=1.400600 viaL=0.000000 shortMod=0.005361 fModUnas=0.000268 fModAs=0.000268 pDens=0.500000 
[02/15 06:06:54   1136s] eee: NetCapCache creation started. (Current Mem: 7221.344M) 
[02/15 06:06:54   1136s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 7221.344M) 
[02/15 06:06:54   1136s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:06:54   1136s] eee: Metal Layers Info:
[02/15 06:06:54   1136s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:06:54   1136s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:06:54   1136s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:06:54   1136s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:06:54   1136s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:06:54   1136s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:06:54   1136s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:06:54   1136s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:06:54   1136s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:06:54   1136s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:06:54   1136s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:06:54   1136s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:06:54   1136s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:06:54   1136s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:06:54   1136s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:06:54   1136s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:06:54   1136s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:06:54   1136s] End AAE Lib Interpolated Model. (MEM=3973.136719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:06:54   1136s]  Report initialization with DMWrite ... (0, Worst)
[02/15 06:06:54   1136s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d' for reading (mem: 7232.953M)
[02/15 06:06:54   1136s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7233.0M)
[02/15 06:06:54   1136s] AAE_INFO: 8 threads acquired from CTE.
[02/15 06:06:56   1150s] Total number of fetched objects 8728
[02/15 06:06:56   1150s] AAE_INFO-618: Total number of nets in the design is 8934,  100.0 percent of the nets selected for SI analysis
[02/15 06:06:56   1150s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[02/15 06:06:56   1150s] End delay calculation. (MEM=4021.63 CPU=0:00:13.5 REAL=0:00:02.0)
[02/15 06:06:56   1150s] End delay calculation (fullDC). (MEM=4021.63 CPU=0:00:14.0 REAL=0:00:02.0)
[02/15 06:06:56   1150s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/.AAE_IIFnhh/.AAE_90654_039cdbe2-3503-470d-831c-b26547e686fc/waveform.data...
[02/15 06:06:56   1150s] *** CDM Built up (cpu=0:00:15.1  real=0:00:02.0  mem= 7201.0M) ***
[02/15 06:06:56   1151s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4026.0M)
[02/15 06:06:56   1151s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/15 06:06:56   1152s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4026.0M)
[02/15 06:06:56   1152s] Starting SI iteration 2
[02/15 06:06:57   1152s] Calculate early delays in OCV mode...
[02/15 06:06:57   1152s] Calculate late delays in OCV mode...
[02/15 06:06:57   1152s] Start delay calculation (fullDC) (8 T). (MEM=4112.08)
[02/15 06:06:57   1152s] End AAE Lib Interpolated Model. (MEM=4112.078125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:06:57   1152s]  Report initialization with DMUpdate ... (1, Worst)
[02/15 06:06:58   1157s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 508. 
[02/15 06:06:58   1157s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:06:58   1157s] Total number of fetched objects 8728
[02/15 06:06:58   1157s] AAE_INFO-618: Total number of nets in the design is 8934,  16.3 percent of the nets selected for SI analysis
[02/15 06:06:58   1158s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 508. 
[02/15 06:06:58   1158s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:06:58   1158s] Total number of fetched objects 8728
[02/15 06:06:58   1158s] AAE_INFO-618: Total number of nets in the design is 8934,  0.5 percent of the nets selected for SI analysis
[02/15 06:06:58   1158s] End delay calculation. (MEM=4194.49 CPU=0:00:05.7 REAL=0:00:01.0)
[02/15 06:06:58   1158s] End delay calculation. (MEM=4194.47 CPU=0:00:05.7 REAL=0:00:01.0)
[02/15 06:06:58   1158s] End delay calculation (fullDC). (MEM=4194.47 CPU=0:00:05.7 REAL=0:00:01.0)
[02/15 06:06:58   1158s] *** CDM Built up (cpu=0:00:05.7  real=0:00:01.0  mem= 6825.1M) ***
[02/15 06:06:58   1160s] *** Done Building Timing Graph (cpu=0:00:25.0 real=0:00:05.0 totSessionCpu=0:19:20 mem=6815.1M)
[02/15 06:06:58   1160s] End AAE Lib Interpolated Model. (MEM=4120.613281 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:06:58   1160s]  Report initialization with DMUpdate ... (1, Worst)
[02/15 06:06:58   1160s] ** INFO: Initializing Glitch Interface
[02/15 06:06:58   1160s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7335.1M, EPOCH TIME: 1771157218.977073
[02/15 06:06:58   1160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:58   1160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:58   1160s] 
[02/15 06:06:58   1160s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:06:58   1160s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:06:59   1160s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.026, REAL:0.026, MEM:7335.1M, EPOCH TIME: 1771157219.003022
[02/15 06:06:59   1160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2515).
[02/15 06:06:59   1160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:06:59   1160s] ** INFO: Initializing Glitch Interface
[02/15 06:06:59   1160s] 
OptSummary:

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  0.021  |  0.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.866%
Total number of glitch violations: 0
------------------------------------------------------------------

[02/15 06:06:59   1160s] **optDesign ... cpu = 0:02:00, real = 0:01:13, mem = 4103.4M, totSessionCpu=0:19:21 **
[02/15 06:06:59   1160s] Begin: Collecting metrics
[02/15 06:06:59   1161s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |     0.005 |    0.005 |           |        0 |       56.80 | 0:00:10  |        7022 |    0 |   0 |
| ccopt_pro          |           |          |           |          |             | 0:00:07  |        7381 |      |     |
| drv_eco_fixing     |     0.004 |    0.004 |         0 |        0 |       56.86 | 0:00:03  |        7367 |    0 |   0 |
| wns_fixing         |     0.021 |    0.021 |         0 |        0 |       56.87 | 0:00:04  |        7527 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:02  |        7399 |      |     |
| pre_route_summary  |     0.021 |    0.021 |           |        0 |       56.87 | 0:00:00  |        7399 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:05  |        7269 |      |     |
| post_route_summary |     0.021 |    0.021 |           |        0 |       56.87 | 0:00:06  |        7367 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[02/15 06:06:59   1161s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4103.4M, current mem=4103.4M)

[02/15 06:06:59   1161s] End: Collecting metrics
[02/15 06:06:59   1161s] Executing marking Critical Nets1
[02/15 06:06:59   1161s] ** INFO: Initializing Glitch Interface
[02/15 06:06:59   1161s] ** INFO: Initializing Glitch Cache
[02/15 06:06:59   1161s] **INFO: flowCheckPoint #6 OptimizationRecovery
[02/15 06:06:59   1161s] *** Timing Is met
[02/15 06:06:59   1161s] *** Check timing (0:00:00.0)
[02/15 06:06:59   1161s] Running postRoute recovery in postEcoRoute mode
[02/15 06:06:59   1161s] **optDesign ... cpu = 0:02:00, real = 0:01:13, mem = 4103.4M, totSessionCpu=0:19:21 **
[02/15 06:06:59   1161s] ** INFO: Initializing Glitch Interface
[02/15 06:06:59   1161s] ** INFO: Initializing Glitch Interface
[02/15 06:06:59   1161s]   Timing/DRV Snapshot: (TGT)
[02/15 06:06:59   1161s]      Weighted WNS: 0.000
[02/15 06:06:59   1161s]       All  PG WNS: 0.000
[02/15 06:06:59   1161s]       High PG WNS: 0.000
[02/15 06:06:59   1161s]       All  PG TNS: 0.000
[02/15 06:06:59   1161s]       High PG TNS: 0.000
[02/15 06:06:59   1161s]       Low  PG TNS: 0.000
[02/15 06:06:59   1161s]          Tran DRV: 0 (0)
[02/15 06:06:59   1161s]           Cap DRV: 0 (0)
[02/15 06:06:59   1161s]        Fanout DRV: 0 (0)
[02/15 06:06:59   1161s]            Glitch: 0 (0)
[02/15 06:06:59   1161s]    Category Slack: { [L, 0.001] [H, 0.001] }
[02/15 06:06:59   1161s] 
[02/15 06:06:59   1161s] Checking setup slack degradation ...
[02/15 06:06:59   1161s] 
[02/15 06:06:59   1161s] Recovery Manager:
[02/15 06:06:59   1161s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.061) - Skip
[02/15 06:06:59   1161s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.031) - Skip
[02/15 06:06:59   1161s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[02/15 06:06:59   1161s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/15 06:06:59   1161s] 
[02/15 06:06:59   1161s] Checking DRV degradation...
[02/15 06:06:59   1161s] 
[02/15 06:06:59   1161s] Recovery Manager:
[02/15 06:06:59   1161s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/15 06:06:59   1161s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/15 06:06:59   1161s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/15 06:06:59   1161s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[02/15 06:06:59   1161s] 
[02/15 06:06:59   1161s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/15 06:06:59   1161s] ** INFO Cleaning up Glitch Interface
[02/15 06:06:59   1161s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=7367.12M, totSessionCpu=0:19:22).
[02/15 06:06:59   1161s] **optDesign ... cpu = 0:02:01, real = 0:01:13, mem = 4103.4M, totSessionCpu=0:19:22 **
[02/15 06:06:59   1161s] 
[02/15 06:06:59   1161s] Latch borrow mode reset to max_borrow
[02/15 06:07:00   1163s] **INFO: flowCheckPoint #7 FinalSummary
[02/15 06:07:00   1163s] OPTC: user 20.0
[02/15 06:07:00   1163s] Reported timing to dir ./timingReports
[02/15 06:07:00   1163s] **optDesign ... cpu = 0:02:03, real = 0:01:14, mem = 4102.9M, totSessionCpu=0:19:23 **
[02/15 06:07:00   1163s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7335.1M, EPOCH TIME: 1771157220.142765
[02/15 06:07:00   1163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:00   1163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:00   1163s] 
[02/15 06:07:00   1163s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:07:00   1163s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:07:00   1163s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.026, REAL:0.026, MEM:7335.1M, EPOCH TIME: 1771157220.168631
[02/15 06:07:00   1163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2515).
[02/15 06:07:00   1163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:00   1164s] ** INFO: Initializing Glitch Interface
[02/15 06:07:01   1165s] ** INFO: Initializing Glitch Interface
[02/15 06:07:01   1165s] ** INFO: Initializing Glitch Interface
[02/15 06:07:01   1165s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_tt 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  0.021  |  0.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.866%
Total number of glitch violations: 0
------------------------------------------------------------------

[02/15 06:07:01   1165s] Begin: Collecting metrics
[02/15 06:07:01   1165s] **INFO: Starting Blocking QThread with 8 CPU
[02/15 06:07:01   1165s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/15 06:07:01   1165s] Multi-CPU acceleration using 8 CPU(s).
[02/15 06:07:02      0s] *** QThread MetricCollect [begin] (optDesign #3) : mem = 0.1M
[02/15 06:07:02      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/15 06:07:02      0s] 
[02/15 06:07:02      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4103.4M, current mem=3380.5M)
[02/15 06:07:02      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3466.0M, current mem=3395.3M)
[02/15 06:07:02      0s] *** QThread MetricCollect [finish] (optDesign #3) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 0.1M
[02/15 06:07:02      0s] 
[02/15 06:07:02      0s] =============================================================================================
[02/15 06:07:02      0s]  Step TAT Report : QThreadWorker #1 / optDesign #3                              23.14-s088_1
[02/15 06:07:02      0s] =============================================================================================
[02/15 06:07:02      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:07:02      0s] ---------------------------------------------------------------------------------------------
[02/15 06:07:02      0s] [ MISC                   ]          0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:07:02      0s] ---------------------------------------------------------------------------------------------
[02/15 06:07:02      0s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:07:02      0s] ---------------------------------------------------------------------------------------------

[02/15 06:07:02   1165s]  
_______________________________________________________________________
[02/15 06:07:02   1165s]  ---------------------------------------------------------------------------------------------------------------------- 
[02/15 06:07:02   1165s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[02/15 06:07:02   1165s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[02/15 06:07:02   1165s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[02/15 06:07:02   1165s] | initial_summary    |     0.005 |    0.005 |           |        0 |       56.80 | 0:00:10  |        7022 |    0 |   0 |
[02/15 06:07:02   1165s] | ccopt_pro          |           |          |           |          |             | 0:00:07  |        7381 |      |     |
[02/15 06:07:02   1165s] | drv_eco_fixing     |     0.004 |    0.004 |         0 |        0 |       56.86 | 0:00:03  |        7367 |    0 |   0 |
[02/15 06:07:02   1165s] | wns_fixing         |     0.021 |    0.021 |         0 |        0 |       56.87 | 0:00:04  |        7527 |      |     |
[02/15 06:07:02   1165s] | route_type_fixing  |           |          |           |          |             | 0:00:02  |        7399 |      |     |
[02/15 06:07:02   1165s] | pre_route_summary  |     0.021 |    0.021 |           |        0 |       56.87 | 0:00:00  |        7399 |    0 |   0 |
[02/15 06:07:02   1165s] | eco_route          |           |          |           |          |             | 0:00:05  |        7269 |      |     |
[02/15 06:07:02   1165s] | post_route_summary |     0.021 |    0.021 |           |        0 |       56.87 | 0:00:06  |        7367 |    0 |   0 |
[02/15 06:07:02   1165s] | final_summary      |     0.021 |    0.021 |           |        0 |       56.87 | 0:00:02  |        7367 |    0 |   0 |
[02/15 06:07:02   1165s]  ---------------------------------------------------------------------------------------------------------------------- 
[02/15 06:07:02   1166s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4106.9M, current mem=4106.9M)

[02/15 06:07:02   1166s] End: Collecting metrics
[02/15 06:07:02   1166s] **optDesign ... cpu = 0:02:05, real = 0:01:16, mem = 4106.9M, totSessionCpu=0:19:26 **
[02/15 06:07:03   1166s]  ReSet Options after AAE Based Opt flow 
[02/15 06:07:03   1166s] 
[02/15 06:07:03   1166s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:07:03   1166s] Deleting Lib Analyzer.
[02/15 06:07:03   1166s] 
[02/15 06:07:03   1166s] TimeStamp Deleting Cell Server End ...
[02/15 06:07:03   1166s] Opt: RC extraction mode changed to 'detail'
[02/15 06:07:03   1166s] *** Finished optDesign ***
[02/15 06:07:03   1166s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:07:03   1166s] UM:*                                                                   final
[02/15 06:07:03   1166s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:07:03   1166s] UM:*                                                                   opt_design_postroute
[02/15 06:07:13   1166s] Info: final physical memory for 9 CRR processes is 1014.50MB.
[02/15 06:07:15   1166s] Info: Summary of CRR changes:
[02/15 06:07:15   1166s]       - Timing transform commits:       0
[02/15 06:07:15   1166s] 
[02/15 06:07:15   1166s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:07 real=  0:01:57)
[02/15 06:07:15   1166s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:07:15   1166s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:05.4 real=0:00:06.0)
[02/15 06:07:15   1166s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:39.9 real=0:00:10.4)
[02/15 06:07:15   1166s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:07:15   1166s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:18.7 real=0:00:06.5)
[02/15 06:07:15   1166s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:04.6 real=0:00:03.6)
[02/15 06:07:15   1166s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:07.9 real=0:00:04.9)
[02/15 06:07:15   1166s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.3 real=0:00:02.0)
[02/15 06:07:15   1166s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:12.1 real=0:00:04.4)
[02/15 06:07:15   1166s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:25.9 real=0:00:05.7)
[02/15 06:07:15   1166s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:07:15   1166s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:02.0 real=0:00:00.6)
[02/15 06:07:15   1166s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:07:15   1166s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/15 06:07:15   1166s] Info: Destroy the CCOpt slew target map.
[02/15 06:07:15   1166s] 
[02/15 06:07:15   1166s] *** Summary of all messages that are not suppressed in this session:
[02/15 06:07:15   1166s] Severity  ID               Count  Summary                                  
[02/15 06:07:15   1166s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[02/15 06:07:15   1166s] WARNING   IMPEXT-3518          2  The lower process node is set (using com...
[02/15 06:07:15   1166s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[02/15 06:07:15   1166s] WARNING   NRAG-41              1  The M1 user tracks are removed and regen...
[02/15 06:07:15   1166s] WARNING   NRAG-44              2  Track pitch is too small compared with l...
[02/15 06:07:15   1166s] WARNING   NRDB-2322            1  There are no valid layers for shielding....
[02/15 06:07:15   1166s] *** Message Summary: 10 warning(s), 0 error(s)
[02/15 06:07:15   1166s] 
[02/15 06:07:15   1166s] clean pInstBBox. size 0
[02/15 06:07:15   1166s] Cell systolic_top LLGs are deleted
[02/15 06:07:15   1166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:15   1166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:15   1166s] Info: pop threads available for lower-level modules during optimization.
[02/15 06:07:15   1166s] *** optDesign #3 [finish] () : cpu/real = 0:02:05.9/0:01:29.1 (1.4), totSession cpu/real = 0:19:26.6/0:09:50.5 (2.0), mem = 7367.1M
[02/15 06:07:15   1166s] 
[02/15 06:07:15   1166s] =============================================================================================
[02/15 06:07:15   1166s]  Final TAT Report : optDesign #3                                                23.14-s088_1
[02/15 06:07:15   1166s] =============================================================================================
[02/15 06:07:15   1166s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:07:15   1166s] ---------------------------------------------------------------------------------------------
[02/15 06:07:15   1166s] [ InitOpt                ]      1   0:00:28.9  (  32.5 % )     0:00:29.4 /  0:00:03.6    0.1
[02/15 06:07:15   1166s] [ WnsOpt                 ]      1   0:00:03.1  (   3.5 % )     0:00:03.1 /  0:00:05.3    1.7
[02/15 06:07:15   1166s] [ DrvOpt                 ]      1   0:00:03.0  (   3.4 % )     0:00:03.0 /  0:00:03.7    1.2
[02/15 06:07:15   1166s] [ ViewPruning            ]     11   0:00:01.1  (   1.2 % )     0:00:01.3 /  0:00:02.8    2.1
[02/15 06:07:15   1166s] [ LayerAssignment        ]      2   0:00:01.4  (   1.6 % )     0:00:01.4 /  0:00:01.4    1.0
[02/15 06:07:15   1166s] [ BuildHoldData          ]      1   0:00:01.1  (   1.2 % )     0:00:09.8 /  0:00:38.1    3.9
[02/15 06:07:15   1166s] [ OptSummaryReport       ]      5   0:00:00.2  (   0.3 % )     0:00:02.8 /  0:00:04.4    1.6
[02/15 06:07:15   1166s] [ MetricReport           ]      9   0:00:02.9  (   3.3 % )     0:00:02.9 /  0:00:02.2    0.8
[02/15 06:07:15   1166s] [ DrvReport              ]      9   0:00:02.1  (   2.3 % )     0:00:02.1 /  0:00:03.1    1.5
[02/15 06:07:15   1166s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.9
[02/15 06:07:15   1166s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.1
[02/15 06:07:15   1166s] [ CheckPlace             ]      1   0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:00.6    1.2
[02/15 06:07:15   1166s] [ RefinePlace            ]      1   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.9    1.9
[02/15 06:07:15   1166s] [ ClockDrv               ]      1   0:00:06.0  (   6.8 % )     0:00:06.0 /  0:00:18.0    3.0
[02/15 06:07:15   1166s] [ EcoRoute               ]      1   0:00:04.1  (   4.6 % )     0:00:04.1 /  0:00:11.8    2.8
[02/15 06:07:15   1166s] [ ExtractRC              ]      2   0:00:05.8  (   6.5 % )     0:00:05.8 /  0:00:05.3    0.9
[02/15 06:07:15   1166s] [ UpdateTimingGraph      ]     13   0:00:02.9  (   3.2 % )     0:00:14.1 /  0:01:02.3    4.4
[02/15 06:07:15   1166s] [ FullDelayCalc          ]      5   0:00:08.6  (   9.7 % )     0:00:08.6 /  0:00:47.5    5.5
[02/15 06:07:15   1166s] [ TimingUpdate           ]     22   0:00:01.8  (   2.0 % )     0:00:01.8 /  0:00:09.3    5.1
[02/15 06:07:15   1166s] [ TimingReport           ]      5   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.7    1.9
[02/15 06:07:15   1166s] [ GenerateReports        ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.5    1.0
[02/15 06:07:15   1166s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:07:15   1166s] [ MISC                   ]          0:00:13.4  (  15.1 % )     0:00:13.4 /  0:00:01.4    0.1
[02/15 06:07:15   1166s] ---------------------------------------------------------------------------------------------
[02/15 06:07:15   1166s]  optDesign #3 TOTAL                 0:01:29.1  ( 100.0 % )     0:01:29.1 /  0:02:05.9    1.4
[02/15 06:07:15   1166s] ---------------------------------------------------------------------------------------------
[02/15 06:07:15   1166s] <CMD> optDesign -postRoute -hold
[02/15 06:07:15   1166s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4029.2M, totSessionCpu=0:19:27 **
[02/15 06:07:15   1166s] 
[02/15 06:07:15   1166s] Active Setup views: view_tt 
[02/15 06:07:15   1166s] *** optDesign #4 [begin] () : totSession cpu/real = 0:19:26.6/0:09:50.5 (2.0), mem = 7367.1M
[02/15 06:07:15   1166s] Info: 8 threads available for lower-level modules during optimization.
[02/15 06:07:15   1166s] GigaOpt running with 8 threads.
[02/15 06:07:15   1166s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:19:26.6/0:09:50.5 (2.0), mem = 7367.1M
[02/15 06:07:15   1166s] **INFO: User settings:
[02/15 06:07:15   1166s] setNanoRouteMode -route_detail_antenna_factor                                             1
[02/15 06:07:15   1166s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[02/15 06:07:15   1166s] setNanoRouteMode -drouteStartIteration                                                    0
[02/15 06:07:15   1166s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[02/15 06:07:15   1166s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[02/15 06:07:15   1166s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[02/15 06:07:15   1166s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[02/15 06:07:15   1166s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
[02/15 06:07:15   1166s] setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 7
[02/15 06:07:15   1166s] setNanoRouteMode -route_exp_enforce_recolor                                               {}
[02/15 06:07:15   1166s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[02/15 06:07:15   1166s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[02/15 06:07:15   1166s] setDesignMode -bottomRoutingLayer                                                         2
[02/15 06:07:15   1166s] setDesignMode -process                                                                    45
[02/15 06:07:15   1166s] setDesignMode -topRoutingLayer                                                            7
[02/15 06:07:15   1166s] setExtractRCMode -basic                                                                   true
[02/15 06:07:15   1166s] setExtractRCMode -coupled                                                                 true
[02/15 06:07:15   1166s] setExtractRCMode -coupling_c_th                                                           0.1
[02/15 06:07:15   1166s] setExtractRCMode -engine                                                                  postRoute
[02/15 06:07:15   1166s] setExtractRCMode -extended                                                                false
[02/15 06:07:15   1166s] setExtractRCMode -noCleanRCDB                                                             true
[02/15 06:07:15   1166s] setExtractRCMode -nrNetInMemory                                                           100000
[02/15 06:07:15   1166s] setExtractRCMode -relative_c_th                                                           1
[02/15 06:07:15   1166s] setExtractRCMode -total_c_th                                                              0
[02/15 06:07:15   1166s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[02/15 06:07:15   1166s] setDelayCalMode -enable_high_fanout                                                       true
[02/15 06:07:15   1166s] setDelayCalMode -enable_ideal_seq_async_pins                                              false
[02/15 06:07:15   1166s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[02/15 06:07:15   1166s] setDelayCalMode -engine                                                                   aae
[02/15 06:07:15   1166s] setDelayCalMode -ignoreNetLoad                                                            false
[02/15 06:07:15   1166s] setDelayCalMode -SIAware                                                                  true
[02/15 06:07:15   1166s] setDelayCalMode -socv_accuracy_mode                                                       low
[02/15 06:07:15   1166s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_tt }
[02/15 06:07:15   1166s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_tt}
[02/15 06:07:15   1166s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_tt}
[02/15 06:07:15   1166s] setOptMode -opt_delete_insts                                                              true
[02/15 06:07:15   1166s] setOptMode -opt_drv_margin                                                                0
[02/15 06:07:15   1166s] setOptMode -opt_drv                                                                       true
[02/15 06:07:15   1166s] setOptMode -opt_hold_target_slack                                                         0.02
[02/15 06:07:15   1166s] setOptMode -opt_resize_flip_flops                                                         true
[02/15 06:07:15   1166s] setOptMode -opt_preserve_all_sequential                                                   false
[02/15 06:07:15   1166s] setOptMode -opt_setup_target_slack                                                        0.02
[02/15 06:07:15   1166s] setSIMode -enable_delay_report                                                            true
[02/15 06:07:15   1166s] setSIMode -enable_glitch_propagation                                                      true
[02/15 06:07:15   1166s] setSIMode -enable_glitch_report                                                           true
[02/15 06:07:15   1166s] setSIMode -separate_delta_delay_on_data                                                   true
[02/15 06:07:15   1166s] setPlaceMode -place_detail_dpt_flow                                                       true
[02/15 06:07:15   1166s] setAnalysisMode -analysisType                                                             onChipVariation
[02/15 06:07:15   1166s] setAnalysisMode -checkType                                                                setup
[02/15 06:07:15   1166s] setAnalysisMode -clkSrcPath                                                               true
[02/15 06:07:15   1166s] setAnalysisMode -clockPropagation                                                         sdcControl
[02/15 06:07:15   1166s] setAnalysisMode -usefulSkew                                                               true
[02/15 06:07:15   1166s] 
[02/15 06:07:15   1166s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/15 06:07:15   1166s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/15 06:07:15   1166s] 
[02/15 06:07:15   1166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:07:15   1166s] Summary for sequential cells identification: 
[02/15 06:07:15   1166s]   Identified SBFF number: 34
[02/15 06:07:15   1166s]   Identified MBFF number: 0
[02/15 06:07:15   1166s]   Identified SB Latch number: 12
[02/15 06:07:15   1166s]   Identified MB Latch number: 0
[02/15 06:07:15   1166s]   Not identified SBFF number: 0
[02/15 06:07:15   1166s]   Not identified MBFF number: 0
[02/15 06:07:15   1166s]   Not identified SB Latch number: 0
[02/15 06:07:15   1166s]   Not identified MB Latch number: 0
[02/15 06:07:15   1166s]   Number of sequential cells which are not FFs: 20
[02/15 06:07:15   1166s]  Visiting view : view_tt
[02/15 06:07:15   1166s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:07:15   1166s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:07:15   1166s]  Visiting view : view_tt
[02/15 06:07:15   1166s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:07:15   1166s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:07:15   1166s] TLC MultiMap info (StdDelay):
[02/15 06:07:15   1166s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:07:15   1166s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:07:15   1166s]  Setting StdDelay to: 6.1ps
[02/15 06:07:15   1166s] 
[02/15 06:07:15   1166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:07:15   1166s] Need call spDPlaceInit before registerPrioInstLoc.
[02/15 06:07:15   1166s] OPERPROF: Starting DPlace-Init at level 1, MEM:7367.1M, EPOCH TIME: 1771157235.797924
[02/15 06:07:15   1166s] Processing tracks to init pin-track alignment.
[02/15 06:07:15   1166s] z: 1, totalTracks: 0
[02/15 06:07:15   1166s] z: 3, totalTracks: 1
[02/15 06:07:15   1166s] z: 5, totalTracks: 1
[02/15 06:07:15   1166s] z: 7, totalTracks: 1
[02/15 06:07:15   1166s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:07:15   1166s] #spOpts: rpCkHalo=4 
[02/15 06:07:15   1166s] Initializing Route Infrastructure for color support ...
[02/15 06:07:15   1166s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7367.1M, EPOCH TIME: 1771157235.798506
[02/15 06:07:15   1166s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.001, REAL:0.001, MEM:7367.1M, EPOCH TIME: 1771157235.799211
[02/15 06:07:15   1166s] Route Infrastructure Initialized for color support successfully.
[02/15 06:07:15   1166s] Cell systolic_top LLGs are deleted
[02/15 06:07:15   1166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:15   1166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:15   1166s] # Building systolic_top llgBox search-tree.
[02/15 06:07:15   1166s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7367.1M, EPOCH TIME: 1771157235.809185
[02/15 06:07:15   1166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:15   1166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:15   1166s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7367.1M, EPOCH TIME: 1771157235.810237
[02/15 06:07:15   1166s] Max number of tech site patterns supported in site array is 256.
[02/15 06:07:15   1166s] Core basic site is asap7sc7p5t
[02/15 06:07:15   1166s] After signature check, allow fast init is true, keep pre-filter is true.
[02/15 06:07:15   1166s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/15 06:07:15   1166s] Fast DP-INIT is on for default
[02/15 06:07:15   1167s] Keep-away cache is enable on metals: 1-10
[02/15 06:07:15   1167s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 06:07:15   1167s] Atter site array init, number of instance map data is 0.
[02/15 06:07:15   1167s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.022, REAL:0.018, MEM:7367.1M, EPOCH TIME: 1771157235.828279
[02/15 06:07:15   1167s] 
[02/15 06:07:15   1167s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:07:15   1167s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:07:15   1167s] OPERPROF:     Starting CMU at level 3, MEM:7367.1M, EPOCH TIME: 1771157235.834406
[02/15 06:07:15   1167s] OPERPROF:     Finished CMU at level 3, CPU:0.014, REAL:0.011, MEM:7367.1M, EPOCH TIME: 1771157235.845030
[02/15 06:07:15   1167s] 
[02/15 06:07:15   1167s] Bad Lib Cell Checking (CMU) is done! (0)
[02/15 06:07:15   1167s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.045, REAL:0.038, MEM:7367.1M, EPOCH TIME: 1771157235.847133
[02/15 06:07:15   1167s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7367.1M, EPOCH TIME: 1771157235.847194
[02/15 06:07:15   1167s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7367.1M, EPOCH TIME: 1771157235.847439
[02/15 06:07:15   1167s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7367.1MB).
[02/15 06:07:15   1167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.061, REAL:0.054, MEM:7367.1M, EPOCH TIME: 1771157235.851536
[02/15 06:07:15   1167s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7367.1M, EPOCH TIME: 1771157235.851612
[02/15 06:07:15   1167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2515).
[02/15 06:07:15   1167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:15   1167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:15   1167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:15   1167s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.038, REAL:0.014, MEM:7367.1M, EPOCH TIME: 1771157235.865990
[02/15 06:07:15   1167s] 
[02/15 06:07:15   1167s] Creating Lib Analyzer ...
[02/15 06:07:15   1167s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/15 06:07:15   1167s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/15 06:07:15   1167s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:07:15   1167s] 
[02/15 06:07:15   1167s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:07:16   1167s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:28 mem=7367.1M
[02/15 06:07:16   1167s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:28 mem=7367.1M
[02/15 06:07:16   1167s] Creating Lib Analyzer, finished. 
[02/15 06:07:16   1167s] **INFO: Using Advanced Metric Collection system.
[02/15 06:07:16   1167s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 4053.5M, totSessionCpu=0:19:28 **
[02/15 06:07:16   1167s] Existing Dirty Nets : 0
[02/15 06:07:16   1167s] New Signature Flow (optDesignCheckOptions) ....
[02/15 06:07:16   1167s] #Taking db snapshot
[02/15 06:07:16   1167s] #Taking db snapshot ... done
[02/15 06:07:16   1167s] OPERPROF: Starting checkPlace at level 1, MEM:7367.1M, EPOCH TIME: 1771157236.614984
[02/15 06:07:16   1167s] Processing tracks to init pin-track alignment.
[02/15 06:07:16   1167s] z: 1, totalTracks: 0
[02/15 06:07:16   1167s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:07:16   1167s] z: 3, totalTracks: 1
[02/15 06:07:16   1167s] z: 5, totalTracks: 1
[02/15 06:07:16   1167s] z: 7, totalTracks: 1
[02/15 06:07:16   1167s] #spOpts: N=45 dpt mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[02/15 06:07:16   1167s] Initializing Route Infrastructure for color support ...
[02/15 06:07:16   1167s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:7367.1M, EPOCH TIME: 1771157236.615264
[02/15 06:07:16   1167s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.000, MEM:7367.1M, EPOCH TIME: 1771157236.615747
[02/15 06:07:16   1167s] Route Infrastructure Initialized for color support successfully.
[02/15 06:07:16   1167s] Cell systolic_top LLGs are deleted
[02/15 06:07:16   1167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:16   1167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:16   1167s] # Building systolic_top llgBox search-tree.
[02/15 06:07:16   1167s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7367.1M, EPOCH TIME: 1771157236.620586
[02/15 06:07:16   1167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:16   1167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:16   1167s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7367.1M, EPOCH TIME: 1771157236.621085
[02/15 06:07:16   1167s] Max number of tech site patterns supported in site array is 256.
[02/15 06:07:16   1167s] Core basic site is asap7sc7p5t
[02/15 06:07:16   1167s] Processing tracks to init pin-track alignment.
[02/15 06:07:16   1167s] z: 1, totalTracks: 0
[02/15 06:07:16   1167s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:07:16   1167s] z: 3, totalTracks: 1
[02/15 06:07:16   1167s] z: 5, totalTracks: 1
[02/15 06:07:16   1167s] z: 7, totalTracks: 1
[02/15 06:07:16   1167s] After signature check, allow fast init is false, keep pre-filter is true.
[02/15 06:07:16   1167s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/15 06:07:16   1167s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 06:07:16   1167s] SiteArray: use 856,064 bytes
[02/15 06:07:16   1167s] SiteArray: current memory after site array memory allocation 7367.1M
[02/15 06:07:16   1167s] SiteArray: FP blocked sites are writable
[02/15 06:07:16   1167s] Keep-away cache is enable on metals: 1-10
[02/15 06:07:16   1167s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 06:07:16   1167s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:7367.1M, EPOCH TIME: 1771157236.636313
[02/15 06:07:16   1167s] Process 5338 (called=9958 computed=41) wires and vias for routing blockage analysis
[02/15 06:07:16   1167s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.008, REAL:0.004, MEM:7367.1M, EPOCH TIME: 1771157236.640367
[02/15 06:07:16   1167s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 06:07:16   1167s] Atter site array init, number of instance map data is 0.
[02/15 06:07:16   1167s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.029, REAL:0.020, MEM:7367.1M, EPOCH TIME: 1771157236.640834
[02/15 06:07:16   1167s] 
[02/15 06:07:16   1167s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:07:16   1167s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:07:16   1167s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.036, REAL:0.027, MEM:7367.1M, EPOCH TIME: 1771157236.647234
[02/15 06:07:16   1167s] Begin checking placement ... (start mem=7367.1M, init mem=7367.1M)
[02/15 06:07:16   1167s] Begin checking exclusive groups violation ...
[02/15 06:07:16   1167s] There are 0 groups to check, max #box is 0, total #box is 0
[02/15 06:07:16   1167s] Finished checking exclusive groups violations. Found 0 Vio.
[02/15 06:07:16   1167s] 
[02/15 06:07:16   1167s] Running CheckPlace using 8 threads!...
[02/15 06:07:16   1168s] 
[02/15 06:07:16   1168s] ...checkPlace MT is done!
[02/15 06:07:16   1168s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:7335.1M, EPOCH TIME: 1771157236.714388
[02/15 06:07:16   1168s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.005, REAL:0.005, MEM:7335.1M, EPOCH TIME: 1771157236.718958
[02/15 06:07:16   1168s] *info: Placed = 10733          (Fixed = 2515)
[02/15 06:07:16   1168s] *info: Unplaced = 0           
[02/15 06:07:16   1168s] Placement Density:56.86%(17833/31360)
[02/15 06:07:16   1168s] Placement Density (including fixed std cells):58.41%(19002/32529)
[02/15 06:07:16   1168s] Cell systolic_top LLGs are deleted
[02/15 06:07:16   1168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[02/15 06:07:16   1168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:16   1168s] # Resetting pin-track-align track data.
[02/15 06:07:16   1168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:16   1168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:16   1168s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=7335.1M)
[02/15 06:07:16   1168s] OPERPROF: Finished checkPlace at level 1, CPU:0.324, REAL:0.108, MEM:7335.1M, EPOCH TIME: 1771157236.723419
[02/15 06:07:16   1168s] #optDebug: { P: 45 W: 8201 FE: standard PE: none LDR: 1}
[02/15 06:07:16   1168s]  Initial DC engine is -> aae
[02/15 06:07:16   1168s]  
[02/15 06:07:16   1168s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/15 06:07:16   1168s]  
[02/15 06:07:16   1168s]  
[02/15 06:07:16   1168s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/15 06:07:16   1168s]  
[02/15 06:07:16   1168s] Reset EOS DB
[02/15 06:07:16   1168s] Ignoring AAE DB Resetting ...
[02/15 06:07:16   1168s]  Set Options for AAE Based Opt flow 
[02/15 06:07:16   1168s] *** optDesign -postRoute ***
[02/15 06:07:16   1168s] DRC Margin: user margin 0.0; extra margin 0
[02/15 06:07:16   1168s] Setup Target Slack: user slack 0.02
[02/15 06:07:16   1168s] Hold Target Slack: user slack 0.02
[02/15 06:07:16   1168s] Cell systolic_top LLGs are deleted
[02/15 06:07:16   1168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:16   1168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:16   1168s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7335.1M, EPOCH TIME: 1771157236.745587
[02/15 06:07:16   1168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:16   1168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:16   1168s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:7335.1M, EPOCH TIME: 1771157236.746229
[02/15 06:07:16   1168s] Max number of tech site patterns supported in site array is 256.
[02/15 06:07:16   1168s] Core basic site is asap7sc7p5t
[02/15 06:07:16   1168s] After signature check, allow fast init is false, keep pre-filter is true.
[02/15 06:07:16   1168s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/15 06:07:16   1168s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 06:07:16   1168s] SiteArray: use 856,064 bytes
[02/15 06:07:16   1168s] SiteArray: current memory after site array memory allocation 7367.1M
[02/15 06:07:16   1168s] SiteArray: FP blocked sites are writable
[02/15 06:07:16   1168s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:7367.1M, EPOCH TIME: 1771157236.766454
[02/15 06:07:16   1168s] Process 5338 (called=9958 computed=46) wires and vias for routing blockage analysis
[02/15 06:07:16   1168s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.016, REAL:0.007, MEM:7367.1M, EPOCH TIME: 1771157236.773744
[02/15 06:07:16   1168s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 06:07:16   1168s] Atter site array init, number of instance map data is 0.
[02/15 06:07:16   1168s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.045, REAL:0.031, MEM:7367.1M, EPOCH TIME: 1771157236.777209
[02/15 06:07:16   1168s] 
[02/15 06:07:16   1168s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:07:16   1168s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:07:16   1168s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.058, REAL:0.045, MEM:7367.1M, EPOCH TIME: 1771157236.790473
[02/15 06:07:16   1168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2515).
[02/15 06:07:16   1168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:16   1168s] 
[02/15 06:07:16   1168s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:07:16   1168s] Deleting Lib Analyzer.
[02/15 06:07:16   1168s] 
[02/15 06:07:16   1168s] TimeStamp Deleting Cell Server End ...
[02/15 06:07:16   1168s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:07:16   1168s] 
[02/15 06:07:16   1168s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:07:16   1168s] Summary for sequential cells identification: 
[02/15 06:07:16   1168s]   Identified SBFF number: 34
[02/15 06:07:16   1168s]   Identified MBFF number: 0
[02/15 06:07:16   1168s]   Identified SB Latch number: 12
[02/15 06:07:16   1168s]   Identified MB Latch number: 0
[02/15 06:07:16   1168s]   Not identified SBFF number: 0
[02/15 06:07:16   1168s]   Not identified MBFF number: 0
[02/15 06:07:16   1168s]   Not identified SB Latch number: 0
[02/15 06:07:16   1168s]   Not identified MB Latch number: 0
[02/15 06:07:16   1168s]   Number of sequential cells which are not FFs: 20
[02/15 06:07:16   1168s]  Visiting view : view_tt
[02/15 06:07:16   1168s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:07:16   1168s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:07:16   1168s]  Visiting view : view_tt
[02/15 06:07:16   1168s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:07:16   1168s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:07:16   1168s] TLC MultiMap info (StdDelay):
[02/15 06:07:16   1168s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:07:16   1168s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:07:16   1168s]  Setting StdDelay to: 6.1ps
[02/15 06:07:16   1168s] 
[02/15 06:07:16   1168s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:07:16   1168s] 
[02/15 06:07:16   1168s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:07:16   1168s] 
[02/15 06:07:16   1168s] TimeStamp Deleting Cell Server End ...
[02/15 06:07:16   1168s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.7/0:00:01.2 (1.4), totSession cpu/real = 0:19:28.3/0:09:51.7 (2.0), mem = 7367.1M
[02/15 06:07:16   1168s] 
[02/15 06:07:16   1168s] =============================================================================================
[02/15 06:07:16   1168s]  Step TAT Report : InitOpt #1 / optDesign #4                                    23.14-s088_1
[02/15 06:07:16   1168s] =============================================================================================
[02/15 06:07:16   1168s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:07:16   1168s] ---------------------------------------------------------------------------------------------
[02/15 06:07:16   1168s] [ CellServerInit         ]      2   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.1
[02/15 06:07:16   1168s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  57.1 % )     0:00:00.7 /  0:00:00.7    1.0
[02/15 06:07:16   1168s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:07:16   1168s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:07:16   1168s] [ CheckPlace             ]      1   0:00:00.1  (   9.2 % )     0:00:00.1 /  0:00:00.3    2.9
[02/15 06:07:16   1168s] [ DetailPlaceInit        ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.3
[02/15 06:07:16   1168s] [ MISC                   ]          0:00:00.3  (  24.4 % )     0:00:00.3 /  0:00:00.5    1.8
[02/15 06:07:16   1168s] ---------------------------------------------------------------------------------------------
[02/15 06:07:16   1168s]  InitOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.7    1.4
[02/15 06:07:16   1168s] ---------------------------------------------------------------------------------------------
[02/15 06:07:16   1168s] Include MVT Delays for Hold Opt
[02/15 06:07:16   1168s] ** INFO : this run is activating 'postRoute' automaton
[02/15 06:07:16   1168s] **INFO: flowCheckPoint #8 InitialSummary
[02/15 06:07:16   1168s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d': 8344 access done (mem: 7367.125M)
[02/15 06:07:16   1168s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[02/15 06:07:16   1168s] Extraction called for design 'systolic_top' of instances=10733 and nets=8934 using extraction engine 'postRoute' at effort level 'low' .
[02/15 06:07:16   1168s] PostRoute (effortLevel low) RC Extraction called for design systolic_top.
[02/15 06:07:16   1168s] RC Extraction called in multi-corner(1) mode.
[02/15 06:07:16   1168s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/15 06:07:16   1168s] Type 'man IMPEXT-6197' for more detail.
[02/15 06:07:16   1168s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/15 06:07:16   1168s] * Layer Id             : 1 - M1
[02/15 06:07:16   1168s]       Thickness        : 0.6
[02/15 06:07:16   1168s]       Min Width        : 0.072
[02/15 06:07:16   1168s]       Layer Dielectric : 4.1
[02/15 06:07:16   1168s] * Layer Id             : 2 - M2
[02/15 06:07:16   1168s]       Thickness        : 0.6
[02/15 06:07:16   1168s]       Min Width        : 0.072
[02/15 06:07:16   1168s]       Layer Dielectric : 4.1
[02/15 06:07:16   1168s] * Layer Id             : 3 - M3
[02/15 06:07:16   1168s]       Thickness        : 0.6
[02/15 06:07:16   1168s]       Min Width        : 0.072
[02/15 06:07:16   1168s]       Layer Dielectric : 4.1
[02/15 06:07:16   1168s] * Layer Id             : 4 - M4
[02/15 06:07:16   1168s]       Thickness        : 0.6
[02/15 06:07:16   1168s]       Min Width        : 0.096
[02/15 06:07:16   1168s]       Layer Dielectric : 4.1
[02/15 06:07:16   1168s] * Layer Id             : 5 - M5
[02/15 06:07:16   1168s]       Thickness        : 0.6
[02/15 06:07:16   1168s]       Min Width        : 0.096
[02/15 06:07:16   1168s]       Layer Dielectric : 4.1
[02/15 06:07:16   1168s] * Layer Id             : 6 - M6
[02/15 06:07:16   1168s]       Thickness        : 0.6
[02/15 06:07:16   1168s]       Min Width        : 0.128
[02/15 06:07:16   1168s]       Layer Dielectric : 4.1
[02/15 06:07:16   1168s] * Layer Id             : 7 - M7
[02/15 06:07:16   1168s]       Thickness        : 0.6
[02/15 06:07:16   1168s]       Min Width        : 0.128
[02/15 06:07:16   1168s]       Layer Dielectric : 4.1
[02/15 06:07:16   1168s] * Layer Id             : 8 - M8
[02/15 06:07:16   1168s]       Thickness        : 0.6
[02/15 06:07:16   1168s]       Min Width        : 0.16
[02/15 06:07:16   1168s]       Layer Dielectric : 4.1
[02/15 06:07:16   1168s] * Layer Id             : 9 - M9
[02/15 06:07:16   1168s]       Thickness        : 0.6
[02/15 06:07:16   1168s]       Min Width        : 0.16
[02/15 06:07:16   1168s]       Layer Dielectric : 4.1
[02/15 06:07:16   1168s] * Layer Id             : 10 - M10
[02/15 06:07:16   1168s]       Thickness        : 1
[02/15 06:07:16   1168s]       Min Width        : 8
[02/15 06:07:16   1168s]       Layer Dielectric : 4.1
[02/15 06:07:16   1168s] extractDetailRC Option : -outfile /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d -maxResLength 200  -basic
[02/15 06:07:16   1168s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[02/15 06:07:16   1168s]       RC Corner Indexes            0   
[02/15 06:07:16   1168s] Capacitance Scaling Factor   : 1.00000 
[02/15 06:07:16   1168s] Coupling Cap. Scaling Factor : 1.00000 
[02/15 06:07:16   1168s] Resistance Scaling Factor    : 1.00000 
[02/15 06:07:16   1168s] Clock Cap. Scaling Factor    : 1.00000 
[02/15 06:07:16   1168s] Clock Res. Scaling Factor    : 1.00000 
[02/15 06:07:16   1168s] Shrink Factor                : 1.00000
[02/15 06:07:17   1168s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:07:17   1168s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 06:07:17   1168s] eee: pegSigSF=1.070000
[02/15 06:07:17   1168s] Initializing multi-corner resistance tables ...
[02/15 06:07:17   1168s] eee: Grid unit RC data computation started
[02/15 06:07:17   1168s] eee: Grid unit RC data computation completed
[02/15 06:07:17   1168s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:07:17   1168s] eee: l=2 avDens=0.221919 usedTrk=5392.640204 availTrk=24300.000000 sigTrk=5392.640204
[02/15 06:07:17   1168s] eee: l=3 avDens=0.199619 usedTrk=4820.795385 availTrk=24150.000000 sigTrk=4820.795385
[02/15 06:07:17   1168s] eee: l=4 avDens=0.149732 usedTrk=2459.347409 availTrk=16425.000000 sigTrk=2459.347409
[02/15 06:07:17   1168s] eee: l=5 avDens=0.081514 usedTrk=917.032591 availTrk=11250.000000 sigTrk=917.032591
[02/15 06:07:17   1168s] eee: l=6 avDens=0.009321 usedTrk=18.088148 availTrk=1940.625000 sigTrk=18.088148
[02/15 06:07:17   1168s] eee: l=7 avDens=0.010290 usedTrk=15.628148 availTrk=1518.750000 sigTrk=15.628148
[02/15 06:07:17   1168s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:07:17   1168s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:07:17   1168s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:07:17   1168s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:07:17   1168s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248612 uaWl=0.998548 uaWlH=0.297500 aWlH=0.000600 lMod=0 pMax=0.849500 pMod=81 pModAss=50 wcR=0.559600 crit=0.001072 siPrev=0 newSi=0.001600 wHLS=1.400600 viaL=0.000000 shortMod=0.005361 fModUnas=0.000268 fModAs=0.000268 pDens=0.500000 
[02/15 06:07:17   1168s] eee: NetCapCache creation started. (Current Mem: 7367.125M) 
[02/15 06:07:17   1168s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 7367.125M) 
[02/15 06:07:17   1168s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:07:17   1168s] eee: Metal Layers Info:
[02/15 06:07:17   1168s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:07:17   1168s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:07:17   1168s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:07:17   1168s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:07:17   1168s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:07:17   1168s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:07:17   1168s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:07:17   1168s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:07:17   1168s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:07:17   1168s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:07:17   1168s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:07:17   1168s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:07:17   1168s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:07:17   1168s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:07:17   1168s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:07:17   1168s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:07:17   1168s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:07:17   1168s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 7367.1M)
[02/15 06:07:17   1168s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d' for storing RC.
[02/15 06:07:17   1169s] Extracted 10.0026% (CPU Time= 0:00:00.6  MEM= 7391.1M)
[02/15 06:07:17   1169s] Extracted 20.0035% (CPU Time= 0:00:00.7  MEM= 7391.1M)
[02/15 06:07:17   1169s] Extracted 30.0026% (CPU Time= 0:00:00.7  MEM= 7391.1M)
[02/15 06:07:17   1169s] Extracted 40.0035% (CPU Time= 0:00:00.7  MEM= 7391.1M)
[02/15 06:07:17   1169s] Extracted 50.0026% (CPU Time= 0:00:00.8  MEM= 7391.1M)
[02/15 06:07:17   1169s] Extracted 60.0035% (CPU Time= 0:00:00.9  MEM= 7391.1M)
[02/15 06:07:17   1169s] Extracted 70.0026% (CPU Time= 0:00:01.0  MEM= 7391.1M)
[02/15 06:07:18   1169s] Extracted 80.0035% (CPU Time= 0:00:01.0  MEM= 7391.1M)
[02/15 06:07:18   1169s] Extracted 90.0026% (CPU Time= 0:00:01.2  MEM= 7391.1M)
[02/15 06:07:18   1169s] Extracted 100% (CPU Time= 0:00:01.4  MEM= 7391.1M)
[02/15 06:07:18   1169s] eee: RC Grid memory freed = 43320 (19 X 19 X 10 X 12b)
[02/15 06:07:18   1169s] Number of Extracted Resistors     : 132517
[02/15 06:07:18   1169s] Number of Extracted Ground Cap.   : 134477
[02/15 06:07:18   1169s] Number of Extracted Coupling Cap. : 224292
[02/15 06:07:18   1169s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d' for reading (mem: 7367.125M)
[02/15 06:07:18   1169s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/15 06:07:18   1170s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 7367.1M)
[02/15 06:07:18   1170s] Creating parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb_Filter.rcdb.d' for storing RC.
[02/15 06:07:18   1170s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d': 8344 access done (mem: 7367.125M)
[02/15 06:07:18   1170s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=7367.125M)
[02/15 06:07:18   1170s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d' for reading (mem: 7367.125M)
[02/15 06:07:18   1170s] processing rcdb (/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d) for hinst (top) of cell (systolic_top);
[02/15 06:07:18   1170s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=7367.125M)
[02/15 06:07:18   1170s] Closing parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d': 0 access done (mem: 7367.125M)
[02/15 06:07:18   1170s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.9  Real Time: 0:00:02.0  MEM: 7367.125M)
[02/15 06:07:18   1170s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7237.3M, EPOCH TIME: 1771157238.764616
[02/15 06:07:18   1170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:18   1170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:18   1170s] 
[02/15 06:07:18   1170s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:07:18   1170s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:07:18   1170s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.031, REAL:0.032, MEM:7237.3M, EPOCH TIME: 1771157238.796375
[02/15 06:07:18   1170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2515).
[02/15 06:07:18   1170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:18   1170s] ** INFO: Initializing Glitch Interface
[02/15 06:07:18   1170s] ** INFO: Initializing Glitch Cache
[02/15 06:07:18   1170s] **INFO: flowCheckPoint #9 OptimizationHold
[02/15 06:07:18   1170s] GigaOpt Hold Optimizer is used
[02/15 06:07:18   1170s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 8 -nativePathGroupFlow -viewPruneEffortLevel 1
[02/15 06:07:18   1170s] Opening parasitic data file '/home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/systolic_top_90654_039cdbe2-3503-470d-831c-b26547e686fc_swgDRK.rcdb.d' for reading (mem: 7237.344M)
[02/15 06:07:18   1170s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7237.3M)
[02/15 06:07:18   1170s] eee: RC Grid memory allocated = 43320 (19 X 19 X 10 X 12b)
[02/15 06:07:18   1170s] eee: pegSigSF=1.070000
[02/15 06:07:18   1170s] Initializing multi-corner resistance tables ...
[02/15 06:07:18   1170s] eee: Grid unit RC data computation started
[02/15 06:07:18   1170s] eee: Grid unit RC data computation completed
[02/15 06:07:18   1170s] eee: l=1 avDens=0.000840 usedTrk=20.400742 availTrk=24300.000000 sigTrk=20.400742
[02/15 06:07:18   1170s] eee: l=2 avDens=0.221919 usedTrk=5392.640204 availTrk=24300.000000 sigTrk=5392.640204
[02/15 06:07:18   1170s] eee: l=3 avDens=0.199619 usedTrk=4820.795385 availTrk=24150.000000 sigTrk=4820.795385
[02/15 06:07:18   1170s] eee: l=4 avDens=0.149732 usedTrk=2459.347409 availTrk=16425.000000 sigTrk=2459.347409
[02/15 06:07:18   1170s] eee: l=5 avDens=0.081514 usedTrk=917.032591 availTrk=11250.000000 sigTrk=917.032591
[02/15 06:07:18   1170s] eee: l=6 avDens=0.009321 usedTrk=18.088148 availTrk=1940.625000 sigTrk=18.088148
[02/15 06:07:18   1170s] eee: l=7 avDens=0.010290 usedTrk=15.628148 availTrk=1518.750000 sigTrk=15.628148
[02/15 06:07:18   1170s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:07:18   1170s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:07:18   1170s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/15 06:07:18   1170s] eee: LAM-FP: thresh=1 ; dimX=1338.888889 ; dimY=1338.888889 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[02/15 06:07:18   1170s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.248612 uaWl=0.998548 uaWlH=0.297500 aWlH=0.000600 lMod=0 pMax=0.849500 pMod=81 pModAss=50 wcR=0.559600 crit=0.001072 siPrev=0 newSi=0.001600 wHLS=1.400600 viaL=0.000000 shortMod=0.005361 fModUnas=0.000268 fModAs=0.000268 pDens=0.500000 
[02/15 06:07:18   1170s] eee: NetCapCache creation started. (Current Mem: 7237.344M) 
[02/15 06:07:18   1170s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 7237.344M) 
[02/15 06:07:18   1170s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(192.800000, 192.800000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (18 X 18)
[02/15 06:07:18   1170s] eee: Metal Layers Info:
[02/15 06:07:18   1170s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:07:18   1170s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/15 06:07:18   1170s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:07:18   1170s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:07:18   1170s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | H | 0 |  1 |
[02/15 06:07:18   1170s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.000 |   1.06 | V | 0 |  1 |
[02/15 06:07:18   1170s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.000 |   0.79 | H | 0 |  1 |
[02/15 06:07:18   1170s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.000 |   0.46 | V | 0 |  1 |
[02/15 06:07:18   1170s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | H | 0 |  1 |
[02/15 06:07:18   1170s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.256 |  0.000 |   0.59 | V | 0 |  1 |
[02/15 06:07:18   1170s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | H | 0 |  1 |
[02/15 06:07:18   1170s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.320 |  0.000 |   0.47 | V | 0 |  1 |
[02/15 06:07:18   1170s] eee: |      Pad |  10 |   8.000 |   8.000 |  16.000 |  0.000 |   0.01 | H | 0 |  1 |
[02/15 06:07:18   1170s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/15 06:07:18   1170s] eee: uC/uR for corner rc_typical, min-width/min-spacing, 30 perc over/under densities.
[02/15 06:07:18   1170s] eee: +-----------------------NDR Info-----------------------+
[02/15 06:07:18   1170s] eee: NDR Count = 0, Fake NDR = 0
[02/15 06:07:18   1170s] End AAE Lib Interpolated Model. (MEM=3931.937500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:07:18   1170s]  Report initialization with DMUpdate ... (1, Worst)
[02/15 06:07:18   1170s] 
[02/15 06:07:18   1170s] Creating Lib Analyzer ...
[02/15 06:07:18   1170s] 
[02/15 06:07:18   1170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:07:18   1170s] Summary for sequential cells identification: 
[02/15 06:07:18   1170s]   Identified SBFF number: 34
[02/15 06:07:18   1170s]   Identified MBFF number: 0
[02/15 06:07:18   1170s]   Identified SB Latch number: 12
[02/15 06:07:18   1170s]   Identified MB Latch number: 0
[02/15 06:07:18   1170s]   Not identified SBFF number: 0
[02/15 06:07:18   1170s]   Not identified MBFF number: 0
[02/15 06:07:18   1170s]   Not identified SB Latch number: 0
[02/15 06:07:18   1170s]   Not identified MB Latch number: 0
[02/15 06:07:18   1170s]   Number of sequential cells which are not FFs: 20
[02/15 06:07:18   1170s]  Visiting view : view_tt
[02/15 06:07:18   1170s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:07:18   1170s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:07:18   1170s]  Visiting view : view_tt
[02/15 06:07:18   1170s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:07:18   1170s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:07:18   1170s] TLC MultiMap info (StdDelay):
[02/15 06:07:18   1170s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:07:18   1170s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:07:18   1170s]  Setting StdDelay to: 6.1ps
[02/15 06:07:18   1170s] 
[02/15 06:07:18   1170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:07:19   1170s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/15 06:07:19   1170s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/15 06:07:19   1170s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:07:19   1170s] 
[02/15 06:07:19   1170s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:07:19   1171s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:31 mem=7237.3M
[02/15 06:07:19   1171s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:31 mem=7237.3M
[02/15 06:07:19   1171s] Creating Lib Analyzer, finished. 
[02/15 06:07:19   1171s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:19:31 mem=7237.3M ***
[02/15 06:07:19   1171s] *** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:19:31.3/0:09:54.5 (2.0), mem = 7237.3M
[02/15 06:07:19   1171s] Effort level <high> specified for reg2reg path_group
[02/15 06:07:19   1172s] 
[02/15 06:07:19   1172s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:07:19   1172s] Deleting Lib Analyzer.
[02/15 06:07:19   1172s] 
[02/15 06:07:19   1172s] TimeStamp Deleting Cell Server End ...
[02/15 06:07:20   1173s] Starting delay calculation for Hold views
[02/15 06:07:20   1173s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/15 06:07:20   1173s] AAE_INFO: resetNetProps viewIdx 0 
[02/15 06:07:20   1173s] Starting SI iteration 1 using Infinite Timing Windows
[02/15 06:07:20   1173s] #################################################################################
[02/15 06:07:20   1173s] # Design Stage: PostRoute
[02/15 06:07:20   1173s] # Design Name: systolic_top
[02/15 06:07:20   1173s] # Design Mode: 45nm
[02/15 06:07:20   1173s] # Analysis Mode: MMMC OCV 
[02/15 06:07:20   1173s] # Parasitics Mode: SPEF/RCDB 
[02/15 06:07:20   1173s] # Signoff Settings: SI On 
[02/15 06:07:20   1173s] #################################################################################
[02/15 06:07:20   1173s] Setting infinite Tws ...
[02/15 06:07:20   1173s] First Iteration Infinite Tw... 
[02/15 06:07:20   1174s] Calculate late delays in OCV mode...
[02/15 06:07:20   1174s] Calculate early delays in OCV mode...
[02/15 06:07:20   1174s] Topological Sorting (REAL = 0:00:00.0, MEM = 7221.3M, InitMEM = 7221.3M)
[02/15 06:07:20   1174s] Start delay calculation (fullDC) (8 T). (MEM=3947.11)
[02/15 06:07:20   1174s] End AAE Lib Interpolated Model. (MEM=3958.652344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:07:20   1174s]  Report initialization with DMWrite ... (0, Best)
[02/15 06:07:22   1187s] Total number of fetched objects 8728
[02/15 06:07:22   1187s] AAE_INFO-618: Total number of nets in the design is 8934,  100.0 percent of the nets selected for SI analysis
[02/15 06:07:22   1188s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[02/15 06:07:22   1188s] End delay calculation. (MEM=3958.72 CPU=0:00:13.7 REAL=0:00:02.0)
[02/15 06:07:22   1188s] End delay calculation (fullDC). (MEM=3958.72 CPU=0:00:14.1 REAL=0:00:02.0)
[02/15 06:07:22   1188s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/.AAE_IIFnhh/.AAE_90654_039cdbe2-3503-470d-831c-b26547e686fc/waveform.data...
[02/15 06:07:22   1188s] *** CDM Built up (cpu=0:00:14.6  real=0:00:02.0  mem= 7201.0M) ***
[02/15 06:07:23   1189s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3959.7M)
[02/15 06:07:23   1189s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/15 06:07:23   1189s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3959.7M)
[02/15 06:07:23   1189s] 
[02/15 06:07:23   1189s] Executing IPO callback for view pruning ..
[02/15 06:07:23   1189s] Starting SI iteration 2
[02/15 06:07:23   1190s] Calculate late delays in OCV mode...
[02/15 06:07:23   1190s] Calculate early delays in OCV mode...
[02/15 06:07:23   1190s] Start delay calculation (fullDC) (8 T). (MEM=4041.15)
[02/15 06:07:23   1190s] End AAE Lib Interpolated Model. (MEM=4041.152344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:07:23   1190s]  Report initialization with DMUpdate ... (1, Worst)
[02/15 06:07:24   1191s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 508. 
[02/15 06:07:24   1191s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:07:24   1191s] Total number of fetched objects 8728
[02/15 06:07:24   1191s] AAE_INFO-618: Total number of nets in the design is 8934,  3.6 percent of the nets selected for SI analysis
[02/15 06:07:24   1191s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 508. 
[02/15 06:07:24   1191s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:07:24   1191s] Total number of fetched objects 8728
[02/15 06:07:24   1191s] AAE_INFO-618: Total number of nets in the design is 8934,  0.5 percent of the nets selected for SI analysis
[02/15 06:07:24   1191s] End delay calculation. (MEM=4101.83 CPU=0:00:01.3 REAL=0:00:01.0)
[02/15 06:07:24   1191s] End delay calculation. (MEM=4101.81 CPU=0:00:01.3 REAL=0:00:01.0)
[02/15 06:07:24   1191s] End delay calculation (fullDC). (MEM=4101.81 CPU=0:00:01.3 REAL=0:00:01.0)
[02/15 06:07:24   1191s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 6825.1M) ***
[02/15 06:07:24   1193s] *** Done Building Timing Graph (cpu=0:00:20.0 real=0:00:04.0 totSessionCpu=0:19:53 mem=6815.1M)
[02/15 06:07:24   1193s] 
[02/15 06:07:24   1193s] Active hold views:
[02/15 06:07:24   1193s]  view_tt
[02/15 06:07:24   1193s]   Dominating endpoints: 0
[02/15 06:07:24   1193s]   Dominating TNS: -0.000
[02/15 06:07:24   1193s] 
[02/15 06:07:25   1193s] Done building cte hold timing graph (fixHold) cpu=0:00:22.5 real=0:00:06.0 totSessionCpu=0:19:54 mem=6847.1M ***
[02/15 06:07:25   1194s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:23.1 real=0:00:06.0 totSessionCpu=0:19:54 mem=6847.1M ***
[02/15 06:07:25   1195s] Starting delay calculation for Setup views
[02/15 06:07:26   1196s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/15 06:07:26   1196s] AAE_INFO: resetNetProps viewIdx 0 
[02/15 06:07:26   1196s] Starting SI iteration 1 using Infinite Timing Windows
[02/15 06:07:26   1196s] #################################################################################
[02/15 06:07:26   1196s] # Design Stage: PostRoute
[02/15 06:07:26   1196s] # Design Name: systolic_top
[02/15 06:07:26   1196s] # Design Mode: 45nm
[02/15 06:07:26   1196s] # Analysis Mode: MMMC OCV 
[02/15 06:07:26   1196s] # Parasitics Mode: SPEF/RCDB 
[02/15 06:07:26   1196s] # Signoff Settings: SI On 
[02/15 06:07:26   1196s] #################################################################################
[02/15 06:07:26   1196s] Setting infinite Tws ...
[02/15 06:07:26   1196s] First Iteration Infinite Tw... 
[02/15 06:07:26   1196s] Calculate early delays in OCV mode...
[02/15 06:07:26   1196s] Calculate late delays in OCV mode...
[02/15 06:07:26   1196s] Topological Sorting (REAL = 0:00:00.0, MEM = 6701.3M, InitMEM = 6701.3M)
[02/15 06:07:26   1196s] Start delay calculation (fullDC) (8 T). (MEM=3958.25)
[02/15 06:07:26   1196s] End AAE Lib Interpolated Model. (MEM=3975.792969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:07:26   1196s]  Report initialization with DMWrite ... (0, Worst)
[02/15 06:07:28   1210s] Total number of fetched objects 8728
[02/15 06:07:28   1210s] AAE_INFO-618: Total number of nets in the design is 8934,  100.0 percent of the nets selected for SI analysis
[02/15 06:07:28   1210s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[02/15 06:07:28   1210s] End delay calculation. (MEM=3961.57 CPU=0:00:13.4 REAL=0:00:02.0)
[02/15 06:07:28   1210s] End delay calculation (fullDC). (MEM=3961.57 CPU=0:00:13.8 REAL=0:00:02.0)
[02/15 06:07:28   1210s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/.AAE_IIFnhh/.AAE_90654_039cdbe2-3503-470d-831c-b26547e686fc/waveform.data...
[02/15 06:07:28   1210s] *** CDM Built up (cpu=0:00:14.4  real=0:00:02.0  mem= 7209.0M) ***
[02/15 06:07:29   1211s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3965.5M)
[02/15 06:07:29   1211s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/15 06:07:29   1212s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3965.5M)
[02/15 06:07:29   1212s] 
[02/15 06:07:29   1212s] Executing IPO callback for view pruning ..
[02/15 06:07:29   1212s] Starting SI iteration 2
[02/15 06:07:29   1212s] Calculate early delays in OCV mode...
[02/15 06:07:29   1212s] Calculate late delays in OCV mode...
[02/15 06:07:29   1212s] Start delay calculation (fullDC) (8 T). (MEM=4046.81)
[02/15 06:07:29   1212s] End AAE Lib Interpolated Model. (MEM=4046.812500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:07:29   1212s]  Report initialization with DMUpdate ... (1, Worst)
[02/15 06:07:30   1218s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 508. 
[02/15 06:07:30   1218s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:07:30   1218s] Total number of fetched objects 8728
[02/15 06:07:30   1218s] AAE_INFO-618: Total number of nets in the design is 8934,  16.3 percent of the nets selected for SI analysis
[02/15 06:07:30   1218s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 508. 
[02/15 06:07:30   1218s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:07:30   1218s] Total number of fetched objects 8728
[02/15 06:07:30   1218s] AAE_INFO-618: Total number of nets in the design is 8934,  0.5 percent of the nets selected for SI analysis
[02/15 06:07:30   1218s] End delay calculation. (MEM=4125.67 CPU=0:00:05.9 REAL=0:00:01.0)
[02/15 06:07:30   1218s] End delay calculation. (MEM=4123.65 CPU=0:00:05.9 REAL=0:00:01.0)
[02/15 06:07:30   1218s] End delay calculation (fullDC). (MEM=4123.65 CPU=0:00:05.9 REAL=0:00:01.0)
[02/15 06:07:30   1218s] *** CDM Built up (cpu=0:00:05.9  real=0:00:01.0  mem= 6833.1M) ***
[02/15 06:07:30   1219s] 
[02/15 06:07:30   1219s] Creating Lib Analyzer ...
[02/15 06:07:30   1219s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:07:30   1219s] 
[02/15 06:07:30   1219s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:07:30   1219s] Summary for sequential cells identification: 
[02/15 06:07:30   1219s]   Identified SBFF number: 34
[02/15 06:07:30   1219s]   Identified MBFF number: 0
[02/15 06:07:30   1219s]   Identified SB Latch number: 12
[02/15 06:07:30   1219s]   Identified MB Latch number: 0
[02/15 06:07:30   1219s]   Not identified SBFF number: 0
[02/15 06:07:30   1219s]   Not identified MBFF number: 0
[02/15 06:07:30   1219s]   Not identified SB Latch number: 0
[02/15 06:07:30   1219s]   Not identified MB Latch number: 0
[02/15 06:07:30   1219s]   Number of sequential cells which are not FFs: 20
[02/15 06:07:30   1219s]  Visiting view : view_tt
[02/15 06:07:30   1219s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:07:30   1219s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:07:30   1219s]  Visiting view : view_tt
[02/15 06:07:30   1219s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:07:30   1219s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:07:30   1219s] TLC MultiMap info (StdDelay):
[02/15 06:07:30   1219s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:07:30   1219s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:07:30   1219s]  Setting StdDelay to: 6.1ps
[02/15 06:07:30   1219s] 
[02/15 06:07:30   1219s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:07:31   1220s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/15 06:07:31   1220s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/15 06:07:31   1220s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:07:31   1220s] 
[02/15 06:07:31   1220s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:07:31   1220s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:21 mem=6847.1M
[02/15 06:07:31   1220s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:21 mem=6847.1M
[02/15 06:07:31   1220s] Creating Lib Analyzer, finished. 
[02/15 06:07:32   1222s] *** Done Building Timing Graph (cpu=0:00:26.3 real=0:00:07.0 totSessionCpu=0:20:22 mem=6815.1M)
[02/15 06:07:32   1222s] Done building cte setup timing graph (fixHold) cpu=0:00:50.8 real=0:00:13.0 totSessionCpu=0:20:22 mem=6815.1M ***
[02/15 06:07:32   1222s] *info: category slack lower bound [L 0.0] default
[02/15 06:07:32   1222s] *info: category slack lower bound [H 0.0] reg2reg 
[02/15 06:07:32   1222s] --------------------------------------------------- 
[02/15 06:07:32   1222s]    Setup Violation Summary with Target Slack (0.020 ns)
[02/15 06:07:32   1222s] --------------------------------------------------- 
[02/15 06:07:32   1222s]          WNS    reg2regWNS
[02/15 06:07:32   1222s]     0.001 ns      0.001 ns
[02/15 06:07:32   1222s] --------------------------------------------------- 
[02/15 06:07:32   1222s] OPTC: m4 20.0 50.0 [ 75.0 20.0 50.0 ]
[02/15 06:07:32   1222s] OPTC: view 50.0:75.0 [ 0.0500 ]
[02/15 06:07:32   1222s] Setting latch borrow mode to budget during optimization.
[02/15 06:07:32   1224s] ** INFO: Initializing Glitch Interface
[02/15 06:07:32   1224s] ** INFO: Initializing Glitch Interface
[02/15 06:07:32   1224s]   Timing/DRV Snapshot: (REF)
[02/15 06:07:32   1224s]      Weighted WNS: 0.000
[02/15 06:07:32   1224s]       All  PG WNS: 0.000
[02/15 06:07:32   1224s]       High PG WNS: 0.000
[02/15 06:07:32   1224s]       All  PG TNS: 0.000
[02/15 06:07:32   1224s]       High PG TNS: 0.000
[02/15 06:07:32   1224s]       Low  PG TNS: 0.000
[02/15 06:07:32   1224s]          Tran DRV: 0 (0)
[02/15 06:07:32   1224s]           Cap DRV: 0 (0)
[02/15 06:07:32   1224s]        Fanout DRV: 0 (0)
[02/15 06:07:32   1224s]            Glitch: 0 (0)
[02/15 06:07:32   1224s]    Category Slack: { [L, 0.001] [H, 0.001] }
[02/15 06:07:32   1224s] 
[02/15 06:07:32   1224s] 
[02/15 06:07:32   1224s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:07:32   1224s] Deleting Lib Analyzer.
[02/15 06:07:32   1224s] 
[02/15 06:07:32   1224s] TimeStamp Deleting Cell Server End ...
[02/15 06:07:32   1224s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/15 06:07:32   1224s] 
[02/15 06:07:32   1224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:07:32   1224s] Summary for sequential cells identification: 
[02/15 06:07:32   1224s]   Identified SBFF number: 34
[02/15 06:07:32   1224s]   Identified MBFF number: 0
[02/15 06:07:32   1224s]   Identified SB Latch number: 12
[02/15 06:07:32   1224s]   Identified MB Latch number: 0
[02/15 06:07:32   1224s]   Not identified SBFF number: 0
[02/15 06:07:32   1224s]   Not identified MBFF number: 0
[02/15 06:07:32   1224s]   Not identified SB Latch number: 0
[02/15 06:07:32   1224s]   Not identified MB Latch number: 0
[02/15 06:07:32   1224s]   Number of sequential cells which are not FFs: 20
[02/15 06:07:32   1224s]  Visiting view : view_tt
[02/15 06:07:32   1224s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:07:32   1224s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:07:32   1224s]  Visiting view : view_tt
[02/15 06:07:32   1224s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:07:32   1224s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:07:32   1224s] TLC MultiMap info (StdDelay):
[02/15 06:07:32   1224s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:07:32   1224s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:07:32   1224s]  Setting StdDelay to: 6.1ps
[02/15 06:07:32   1224s] 
[02/15 06:07:32   1224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:07:32   1224s] 
[02/15 06:07:32   1224s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:07:32   1224s] 
[02/15 06:07:32   1224s] TimeStamp Deleting Cell Server End ...
[02/15 06:07:32   1224s] 
[02/15 06:07:32   1224s] Creating Lib Analyzer ...
[02/15 06:07:32   1224s] 
[02/15 06:07:32   1224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:07:32   1224s] Summary for sequential cells identification: 
[02/15 06:07:32   1224s]   Identified SBFF number: 34
[02/15 06:07:32   1224s]   Identified MBFF number: 0
[02/15 06:07:32   1224s]   Identified SB Latch number: 12
[02/15 06:07:32   1224s]   Identified MB Latch number: 0
[02/15 06:07:32   1224s]   Not identified SBFF number: 0
[02/15 06:07:32   1224s]   Not identified MBFF number: 0
[02/15 06:07:32   1224s]   Not identified SB Latch number: 0
[02/15 06:07:32   1224s]   Not identified MB Latch number: 0
[02/15 06:07:32   1224s]   Number of sequential cells which are not FFs: 20
[02/15 06:07:32   1224s]  Visiting view : view_tt
[02/15 06:07:32   1224s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:07:32   1224s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:07:32   1224s]  Visiting view : view_tt
[02/15 06:07:32   1224s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:07:32   1224s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:07:32   1224s] TLC MultiMap info (StdDelay):
[02/15 06:07:32   1224s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:07:32   1224s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:07:32   1224s]  Setting StdDelay to: 6.1ps
[02/15 06:07:32   1224s] 
[02/15 06:07:32   1224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:07:33   1224s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/15 06:07:33   1224s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/15 06:07:33   1224s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:07:33   1224s] 
[02/15 06:07:33   1224s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:07:33   1225s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:25 mem=6847.1M
[02/15 06:07:33   1225s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:26 mem=6847.1M
[02/15 06:07:33   1225s] Creating Lib Analyzer, finished. 
[02/15 06:07:33   1225s] 
[02/15 06:07:33   1225s] *Info: minBufDelay = 8.9 ps, libStdDelay = 6.1 ps, minBufSize = 14929920 (4.0)
[02/15 06:07:33   1225s] *Info: worst delay setup view: view_tt
[02/15 06:07:33   1225s] Footprint list for hold buffering (delay unit: ps)
[02/15 06:07:33   1225s] =================================================================
[02/15 06:07:33   1225s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[02/15 06:07:33   1225s] ------------------------------------------------------------------
[02/15 06:07:33   1225s] *Info:        8.9       1.00     39.47    4.0  40.36 HB1xp67_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       10.4       1.00     45.11    4.0  45.53 HB1xp67_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] *Info:       11.8       1.00     14.35    5.0  13.53 BUFx2_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       13.9       1.00     15.89    5.0  15.24 BUFx2_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] *Info:       22.6       1.00     39.99    5.0  40.91 HB2xp67_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       27.1       1.00     45.11    5.0  46.31 HB2xp67_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] *Info:       10.6       1.15      9.23    6.0   9.09 BUFx3_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       12.4       1.00     11.28    6.0  10.26 BUFx3_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] *Info:       30.2       1.00     39.99    6.0  41.64 HB3xp67_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       36.0       1.00     45.63    6.0  47.35 HB3xp67_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] *Info:       16.3       1.00      7.69    7.0   6.88 BUFx4_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       18.5       1.00      9.23    7.0   7.76 BUFx4_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] *Info:       38.4       1.20     41.01    7.0  42.49 HB4xp67_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       45.4       1.21     46.65    7.0  48.54 HB4xp67_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] *Info:       13.8       1.07      6.15    8.0   5.53 BUFx5_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       15.6       1.00      7.18    8.0   6.24 BUFx5_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] *Info:       11.3       1.11      7.18    8.0   6.82 BUFx4f_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       13.3       1.11      8.20    8.0   7.67 BUFx4f_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] *Info:       11.0       1.00      5.13   10.0   4.63 BUFx6f_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       11.8       1.08      5.64   10.0   5.20 BUFx6f_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] *Info:       15.6       1.00      4.61   12.0   3.53 BUFx8_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       17.6       1.00      5.64   12.0   3.97 BUFx8_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] *Info:       14.0       1.00      4.10   14.0   2.89 BUFx10_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       15.2       1.05      4.61   14.0   3.23 BUFx10_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] *Info:       15.7       1.00      3.59   16.0   2.49 BUFx12_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       16.8       1.04      4.10   16.0   2.78 BUFx12_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] *Info:       11.7       1.04      3.59   18.0   2.47 BUFx12f_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       13.0       1.08      4.10   18.0   2.74 BUFx12f_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] *Info:       13.0       1.05      2.56   22.0   1.97 BUFx16f_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       14.8       1.06      2.56   22.0   2.16 BUFx16f_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] *Info:       16.6       1.03      2.05   30.0   1.60 BUFx24_ASAP7_75t_SL (A,Y)
[02/15 06:07:33   1225s] *Info:       18.5       1.04      2.05   30.0   1.72 BUFx24_ASAP7_75t_L (A,Y)
[02/15 06:07:33   1225s] =================================================================
[02/15 06:07:33   1225s] 
[02/15 06:07:33   1225s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:07:33   1225s] Deleting Lib Analyzer.
[02/15 06:07:33   1225s] 
[02/15 06:07:33   1225s] TimeStamp Deleting Cell Server End ...
[02/15 06:07:33   1225s] 
[02/15 06:07:33   1225s] Creating Lib Analyzer ...
[02/15 06:07:33   1225s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/15 06:07:33   1225s] 
[02/15 06:07:33   1225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:07:33   1225s] Summary for sequential cells identification: 
[02/15 06:07:33   1225s]   Identified SBFF number: 34
[02/15 06:07:33   1225s]   Identified MBFF number: 0
[02/15 06:07:33   1225s]   Identified SB Latch number: 12
[02/15 06:07:33   1225s]   Identified MB Latch number: 0
[02/15 06:07:33   1225s]   Not identified SBFF number: 0
[02/15 06:07:33   1225s]   Not identified MBFF number: 0
[02/15 06:07:33   1225s]   Not identified SB Latch number: 0
[02/15 06:07:33   1225s]   Not identified MB Latch number: 0
[02/15 06:07:33   1225s]   Number of sequential cells which are not FFs: 20
[02/15 06:07:33   1225s]  Visiting view : view_tt
[02/15 06:07:33   1225s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:07:33   1225s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:07:33   1225s]  Visiting view : view_tt
[02/15 06:07:33   1225s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:07:33   1225s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:07:33   1225s] TLC MultiMap info (StdDelay):
[02/15 06:07:33   1225s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:07:33   1225s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:07:33   1225s]  Setting StdDelay to: 6.1ps
[02/15 06:07:33   1225s] 
[02/15 06:07:33   1225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:07:33   1225s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[02/15 06:07:33   1225s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[02/15 06:07:33   1225s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[02/15 06:07:33   1225s] 
[02/15 06:07:33   1225s] {RT rc_typical 0 2 7  {5 0} 1}
[02/15 06:07:34   1226s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:26 mem=6847.1M
[02/15 06:07:34   1226s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:26 mem=6847.1M
[02/15 06:07:34   1226s] Creating Lib Analyzer, finished. 
[02/15 06:07:34   1226s] Hold Timer stdDelay =  6.1ps
[02/15 06:07:34   1226s]  Visiting view : view_tt
[02/15 06:07:34   1226s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:07:34   1226s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:07:34   1226s] Hold Timer stdDelay =  6.1ps (view_tt)
[02/15 06:07:34   1226s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6847.1M, EPOCH TIME: 1771157254.413972
[02/15 06:07:34   1226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:34   1226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:34   1226s] 
[02/15 06:07:34   1226s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:07:34   1226s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:07:34   1226s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.017, MEM:6847.1M, EPOCH TIME: 1771157254.431249
[02/15 06:07:34   1226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2515).
[02/15 06:07:34   1226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:34   1226s] ** INFO: Initializing Glitch Interface
[02/15 06:07:34   1226s] 
OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_tt
Hold views included:
 view_tt

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  0.021  |  0.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.079  |  0.079  |  0.434  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.866%
Total number of glitch violations: 0
------------------------------------------------------------------

[02/15 06:07:34   1226s] **optDesign ... cpu = 0:01:00, real = 0:00:19, mem = 4063.8M, totSessionCpu=0:20:27 **
[02/15 06:07:34   1226s] Begin: Collecting metrics
[02/15 06:07:34   1226s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.021 | 0.021 |   0 |       56.87 | 0:00:15  |        6847 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[02/15 06:07:34   1226s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4063.8M, current mem=4063.8M)

[02/15 06:07:34   1226s] End: Collecting metrics
[02/15 06:07:34   1226s] *** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:55.5/0:00:15.0 (3.7), totSession cpu/real = 0:20:26.8/0:10:09.6 (2.0), mem = 6847.1M
[02/15 06:07:34   1226s] 
[02/15 06:07:34   1226s] =============================================================================================
[02/15 06:07:34   1226s]  Step TAT Report : BuildHoldData #1 / optDesign #4                              23.14-s088_1
[02/15 06:07:34   1226s] =============================================================================================
[02/15 06:07:34   1226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:07:34   1226s] ---------------------------------------------------------------------------------------------
[02/15 06:07:34   1226s] [ ViewPruning            ]      7   0:00:01.2  (   8.1 % )     0:00:01.4 /  0:00:02.9    2.1
[02/15 06:07:34   1226s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.3    2.2
[02/15 06:07:34   1226s] [ MetricReport           ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/15 06:07:34   1226s] [ DrvReport              ]      2   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.6    2.1
[02/15 06:07:34   1226s] [ SlackTraversorInit     ]      3   0:00:00.1  (   0.7 % )     0:00:00.2 /  0:00:00.5    2.5
[02/15 06:07:34   1226s] [ CellServerInit         ]      3   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/15 06:07:34   1226s] [ LibAnalyzerInit        ]      2   0:00:01.5  (   9.8 % )     0:00:01.5 /  0:00:01.6    1.1
[02/15 06:07:34   1226s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:07:34   1226s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/15 06:07:34   1226s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:07:34   1226s] [ HoldTimerNodeList      ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/15 06:07:34   1226s] [ UpdateTimingGraph      ]      4   0:00:02.9  (  19.4 % )     0:00:10.6 /  0:00:46.4    4.4
[02/15 06:07:34   1226s] [ FullDelayCalc          ]      4   0:00:06.1  (  40.9 % )     0:00:06.1 /  0:00:36.2    5.9
[02/15 06:07:34   1226s] [ TimingUpdate           ]      9   0:00:00.8  (   5.6 % )     0:00:00.8 /  0:00:04.5    5.4
[02/15 06:07:34   1226s] [ TimingReport           ]      2   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.4    1.2
[02/15 06:07:34   1226s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.4    3.8
[02/15 06:07:34   1226s] [ MISC                   ]          0:00:01.1  (   7.1 % )     0:00:01.1 /  0:00:03.4    3.2
[02/15 06:07:34   1226s] ---------------------------------------------------------------------------------------------
[02/15 06:07:34   1226s]  BuildHoldData #1 TOTAL             0:00:15.0  ( 100.0 % )     0:00:15.0 /  0:00:55.5    3.7
[02/15 06:07:34   1226s] ---------------------------------------------------------------------------------------------
[02/15 06:07:34   1226s] *** HoldOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:20:26.8/0:10:09.6 (2.0), mem = 6847.1M
[02/15 06:07:34   1226s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.90654.33
[02/15 06:07:34   1226s] #optDebug: Start CG creation (mem=6847.1M)
[02/15 06:07:34   1226s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:07:34   1227s] 	CornerforLayerOpt timing analysis view view_tt has been selected for calibration 
[02/15 06:07:35   1227s] ToF 281.2100um
[02/15 06:07:35   1227s] (cpu=0:00:00.6, mem=6847.1M)
[02/15 06:07:35   1227s]  ...processing cgPrt (cpu=0:00:00.6, mem=6847.1M)
[02/15 06:07:35   1227s]  ...processing cgEgp (cpu=0:00:00.6, mem=6847.1M)
[02/15 06:07:35   1227s]  ...processing cgPbk (cpu=0:00:00.6, mem=6847.1M)
[02/15 06:07:35   1227s]  ...processing cgNrb(cpu=0:00:00.6, mem=6847.1M)
[02/15 06:07:35   1227s]  ...processing cgObs (cpu=0:00:00.6, mem=6847.1M)
[02/15 06:07:35   1227s]  ...processing cgCon (cpu=0:00:00.6, mem=6847.1M)
[02/15 06:07:35   1227s]  ...processing cgPdm (cpu=0:00:00.6, mem=6847.1M)
[02/15 06:07:35   1227s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=6847.1M)
[02/15 06:07:35   1227s] 
[02/15 06:07:35   1227s] Active Setup views: view_tt 
[02/15 06:07:35   1227s] HoldSingleBuffer minRootGain=4
[02/15 06:07:35   1227s] HoldSingleBuffer minRootGain=4
[02/15 06:07:35   1227s] HoldSingleBuffer minRootGain=4
[02/15 06:07:35   1227s] HoldSingleBuffer minRootGain=4
[02/15 06:07:35   1227s] *info: Run optDesign holdfix with 8 threads.
[02/15 06:07:35   1227s] Info: 22 clock nets excluded from IPO operation.
[02/15 06:07:35   1228s] --------------------------------------------------- 
[02/15 06:07:35   1228s]    Hold Timing Summary  - Initial 
[02/15 06:07:35   1228s] --------------------------------------------------- 
[02/15 06:07:35   1228s]  Target slack:       0.0200 ns
[02/15 06:07:35   1228s]  View: view_tt 
[02/15 06:07:35   1228s]    WNS:       0.0786  >>>  WNS:       0.0586 with TargetSlack
[02/15 06:07:35   1228s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[02/15 06:07:35   1228s]    VP :            0  >>>  VP:            0  with TargetSlack
[02/15 06:07:35   1228s]    Worst hold path end point: mat_a_reg[3][1][1]/D
[02/15 06:07:35   1228s] --------------------------------------------------- 
[02/15 06:07:35   1228s] *** Hold timing is met. Hold fixing is not needed 
[02/15 06:07:35   1228s] **INFO: total 0 insts, 0 nets marked don't touch
[02/15 06:07:35   1228s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[02/15 06:07:35   1228s] **INFO: total 0 insts, 0 nets unmarked don't touch
[02/15 06:07:35   1228s]    Hold Timing Snapshot:
[02/15 06:07:35   1228s]              All PG WNS: 0.000
[02/15 06:07:35   1228s]              All PG TNS: 0.000
[02/15 06:07:35   1228s] Begin: Collecting metrics
[02/15 06:07:36   1228s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.021 | 0.021 |   0 |       56.87 | 0:00:15  |        6847 |    0 |   0 |
| hold_fixing     |           |       |     |             | 0:00:02  |        6943 |      |     |
 ----------------------------------------------------------------------------------------------- 
[02/15 06:07:36   1228s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4138.3M, current mem=4138.3M)

[02/15 06:07:36   1228s] End: Collecting metrics
[02/15 06:07:36   1228s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.90654.33
[02/15 06:07:36   1228s] *** HoldOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:20:28.2/0:10:11.0 (2.0), mem = 6847.1M
[02/15 06:07:36   1228s] 
[02/15 06:07:36   1228s] =============================================================================================
[02/15 06:07:36   1228s]  Step TAT Report : HoldOpt #1 / optDesign #4                                    23.14-s088_1
[02/15 06:07:36   1228s] =============================================================================================
[02/15 06:07:36   1228s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:07:36   1228s] ---------------------------------------------------------------------------------------------
[02/15 06:07:36   1228s] [ MetricReport           ]      1   0:00:00.2  (  13.6 % )     0:00:00.2 /  0:00:00.2    1.0
[02/15 06:07:36   1228s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:07:36   1228s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/15 06:07:36   1228s] [ ChannelGraphInit       ]      1   0:00:00.6  (  43.5 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:07:36   1228s] [ MISC                   ]          0:00:00.6  (  42.8 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:07:36   1228s] ---------------------------------------------------------------------------------------------
[02/15 06:07:36   1228s]  HoldOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[02/15 06:07:36   1228s] ---------------------------------------------------------------------------------------------
[02/15 06:07:36   1228s] Running postRoute recovery in preEcoRoute mode
[02/15 06:07:36   1228s] **optDesign ... cpu = 0:01:02, real = 0:00:21, mem = 4131.5M, totSessionCpu=0:20:28 **
[02/15 06:07:36   1228s] ** INFO: Initializing Glitch Interface
[02/15 06:07:36   1228s] ** INFO: Initializing Glitch Interface
[02/15 06:07:36   1228s]   DRV Snapshot: (TGT)
[02/15 06:07:36   1228s]          Tran DRV: 0 (0)
[02/15 06:07:36   1228s]           Cap DRV: 0 (0)
[02/15 06:07:36   1228s]        Fanout DRV: 0 (0)
[02/15 06:07:36   1228s]            Glitch: 0 (0)
[02/15 06:07:36   1228s] Checking DRV degradation...
[02/15 06:07:36   1228s] 
[02/15 06:07:36   1228s] Recovery Manager:
[02/15 06:07:36   1228s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/15 06:07:36   1228s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/15 06:07:36   1228s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/15 06:07:36   1228s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/15 06:07:36   1228s] 
[02/15 06:07:36   1228s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/15 06:07:36   1228s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=6847.12M, totSessionCpu=0:20:29).
[02/15 06:07:36   1228s] **optDesign ... cpu = 0:01:02, real = 0:00:21, mem = 4131.4M, totSessionCpu=0:20:29 **
[02/15 06:07:36   1228s] 
[02/15 06:07:36   1228s] ** INFO: Initializing Glitch Interface
[02/15 06:07:36   1228s] ** INFO: Initializing Glitch Interface
[02/15 06:07:36   1228s]   DRV Snapshot: (REF)
[02/15 06:07:36   1228s]          Tran DRV: 0 (0)
[02/15 06:07:36   1228s]           Cap DRV: 0 (0)
[02/15 06:07:36   1228s]        Fanout DRV: 0 (0)
[02/15 06:07:36   1228s]            Glitch: 0 (0)
[02/15 06:07:36   1228s] Running refinePlace -preserveRouting true -hardFence false
[02/15 06:07:36   1228s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:6847.1M, EPOCH TIME: 1771157256.495922
[02/15 06:07:36   1228s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:6847.1M, EPOCH TIME: 1771157256.496000
[02/15 06:07:36   1228s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6847.1M, EPOCH TIME: 1771157256.496078
[02/15 06:07:36   1228s] Processing tracks to init pin-track alignment.
[02/15 06:07:36   1228s] z: 1, totalTracks: 0
[02/15 06:07:36   1228s] z: 3, totalTracks: 1
[02/15 06:07:36   1228s] z: 5, totalTracks: 1
[02/15 06:07:36   1228s] z: 7, totalTracks: 1
[02/15 06:07:36   1228s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:07:36   1228s] #spOpts: rpCkHalo=4 
[02/15 06:07:36   1228s] Initializing Route Infrastructure for color support ...
[02/15 06:07:36   1228s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:6847.1M, EPOCH TIME: 1771157256.496302
[02/15 06:07:36   1228s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:6847.1M, EPOCH TIME: 1771157256.496815
[02/15 06:07:36   1228s] Route Infrastructure Initialized for color support successfully.
[02/15 06:07:36   1228s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:6847.1M, EPOCH TIME: 1771157256.504516
[02/15 06:07:36   1228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:36   1228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:36   1228s] Processing tracks to init pin-track alignment.
[02/15 06:07:36   1228s] z: 1, totalTracks: 0
[02/15 06:07:36   1228s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:07:36   1228s] z: 3, totalTracks: 1
[02/15 06:07:36   1228s] z: 5, totalTracks: 1
[02/15 06:07:36   1228s] z: 7, totalTracks: 1
[02/15 06:07:36   1228s] 
[02/15 06:07:36   1228s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:07:36   1228s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:07:36   1228s] 
[02/15 06:07:36   1228s]  Skipping Bad Lib Cell Checking (CMU) !
[02/15 06:07:36   1228s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.018, REAL:0.019, MEM:6847.1M, EPOCH TIME: 1771157256.523095
[02/15 06:07:36   1228s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:6847.1M, EPOCH TIME: 1771157256.523183
[02/15 06:07:36   1228s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:6847.1M, EPOCH TIME: 1771157256.523467
[02/15 06:07:36   1228s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6847.1MB).
[02/15 06:07:36   1228s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.030, MEM:6847.1M, EPOCH TIME: 1771157256.525922
[02/15 06:07:36   1228s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.030, REAL:0.030, MEM:6847.1M, EPOCH TIME: 1771157256.525962
[02/15 06:07:36   1228s] TDRefine: refinePlace mode is spiral
[02/15 06:07:36   1228s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[02/15 06:07:36   1228s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.90654.16
[02/15 06:07:36   1228s] OPERPROF:   Starting Refine-Place at level 2, MEM:6847.1M, EPOCH TIME: 1771157256.526983
[02/15 06:07:36   1228s] *** Starting refinePlace (0:20:29 mem=6847.1M) ***
[02/15 06:07:36   1228s] Total net bbox length = 9.047e+04 (4.124e+04 4.923e+04) (ext = 7.739e+03)
[02/15 06:07:36   1228s] 
[02/15 06:07:36   1228s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:07:36   1228s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:07:36   1228s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:6847.1M, EPOCH TIME: 1771157256.533613
[02/15 06:07:36   1228s] # Found 5020 legal fixed insts to color.
[02/15 06:07:36   1228s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.008, REAL:0.008, MEM:6847.1M, EPOCH TIME: 1771157256.541147
[02/15 06:07:36   1228s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6847.1M, EPOCH TIME: 1771157256.553740
[02/15 06:07:36   1228s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:6847.1M, EPOCH TIME: 1771157256.554495
[02/15 06:07:36   1228s] Set min layer with design mode ( 2 )
[02/15 06:07:36   1228s] Set max layer with design mode ( 7 )
[02/15 06:07:36   1228s] Set min layer with design mode ( 2 )
[02/15 06:07:36   1228s] Set max layer with design mode ( 7 )
[02/15 06:07:36   1228s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:6847.1M, EPOCH TIME: 1771157256.561233
[02/15 06:07:36   1228s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.001, REAL:0.001, MEM:6847.1M, EPOCH TIME: 1771157256.561901
[02/15 06:07:36   1228s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:6847.1M, EPOCH TIME: 1771157256.561951
[02/15 06:07:36   1228s] Starting refinePlace ...
[02/15 06:07:36   1228s] Set min layer with design mode ( 2 )
[02/15 06:07:36   1228s] Set max layer with design mode ( 7 )
[02/15 06:07:36   1228s] One DDP V2 for no tweak run.
[02/15 06:07:36   1228s] Set min layer with design mode ( 2 )
[02/15 06:07:36   1228s] Set max layer with design mode ( 7 )
[02/15 06:07:36   1229s] DDP initSite1 nrRow 167 nrJob 167
[02/15 06:07:36   1229s] DDP markSite nrRow 167 nrJob 167
[02/15 06:07:36   1229s]   Spread Effort: high, post-route mode, useDDP on.
[02/15 06:07:36   1229s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=6847.1MB) @(0:20:29 - 0:20:29).
[02/15 06:07:36   1229s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:07:36   1229s] wireLenOptFixPriorityInst 1074 inst fixed
[02/15 06:07:36   1229s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:07:36   1229s] [CPU] RefinePlace/RTC (cpu=0:00:00.0, real=0:00:00.0, mem=6847.1MB) @(0:20:29 - 0:20:29).
[02/15 06:07:36   1229s] 
[02/15 06:07:36   1229s]  === Spiral for Logical I: (movable: 8218) ===
[02/15 06:07:36   1229s] 
[02/15 06:07:36   1229s] Running Spiral MT with 8 threads  fetchWidth=64 
[02/15 06:07:36   1229s] 
[02/15 06:07:36   1229s]  Info: 0 filler has been deleted!
[02/15 06:07:36   1229s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/15 06:07:36   1229s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[02/15 06:07:36   1229s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/15 06:07:36   1229s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=6815.1MB) @(0:20:29 - 0:20:30).
[02/15 06:07:36   1229s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:07:36   1229s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/15 06:07:36   1229s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 6815.1MB
[02/15 06:07:36   1229s] Statistics of distance of Instance movement in refine placement:
[02/15 06:07:36   1229s]   maximum (X+Y) =         0.00 um
[02/15 06:07:36   1229s]   mean    (X+Y) =         0.00 um
[02/15 06:07:36   1229s] Summary Report:
[02/15 06:07:36   1229s] Instances move: 0 (out of 8218 movable)
[02/15 06:07:36   1229s] Instances flipped: 0
[02/15 06:07:36   1229s] Mean displacement: 0.00 um
[02/15 06:07:36   1229s] Max displacement: 0.00 um 
[02/15 06:07:36   1229s] Physical-only instances move: 0 (out of 0 movable physical-only)
[02/15 06:07:36   1229s] Total instances moved : 0
[02/15 06:07:36   1229s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.766, REAL:0.365, MEM:6815.1M, EPOCH TIME: 1771157256.927406
[02/15 06:07:36   1229s] Total net bbox length = 9.047e+04 (4.124e+04 4.923e+04) (ext = 7.739e+03)
[02/15 06:07:36   1229s] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 6815.1MB
[02/15 06:07:36   1229s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=6815.1MB) @(0:20:29 - 0:20:30).
[02/15 06:07:36   1229s] *** Finished refinePlace (0:20:30 mem=6815.1M) ***
[02/15 06:07:36   1229s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.90654.16
[02/15 06:07:36   1229s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.810, REAL:0.409, MEM:6815.1M, EPOCH TIME: 1771157256.936056
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[02/15 06:07:36   1229s] RPlace-Summary: Global refinePlace statistics server is deleted.
[02/15 06:07:36   1229s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:6815.1M, EPOCH TIME: 1771157256.937957
[02/15 06:07:36   1229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10733).
[02/15 06:07:36   1229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:36   1229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:36   1229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:36   1229s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.046, REAL:0.019, MEM:6847.1M, EPOCH TIME: 1771157256.956741
[02/15 06:07:36   1229s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.889, REAL:0.461, MEM:6847.1M, EPOCH TIME: 1771157256.956969
[02/15 06:07:36   1229s] Latch borrow mode reset to max_borrow
[02/15 06:07:37   1231s] **INFO: flowCheckPoint #10 FinalSummary
[02/15 06:07:37   1231s] OPTC: user 20.0
[02/15 06:07:37   1231s] Reported timing to dir ./timingReports
[02/15 06:07:37   1231s] **optDesign ... cpu = 0:01:05, real = 0:00:22, mem = 4133.8M, totSessionCpu=0:20:31 **
[02/15 06:07:37   1231s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6815.1M, EPOCH TIME: 1771157257.326416
[02/15 06:07:37   1231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:37   1231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:37   1231s] 
[02/15 06:07:37   1231s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:07:37   1231s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:07:37   1231s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.026, REAL:0.026, MEM:6815.1M, EPOCH TIME: 1771157257.352768
[02/15 06:07:37   1231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2515).
[02/15 06:07:37   1231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:37   1231s] Saving timing graph ...
[02/15 06:07:37   1232s] TG backup dir: /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/opt_timing_graph_llEqSC
[02/15 06:07:37   1232s] Disk Usage:
[02/15 06:07:37   1232s] Filesystem            1K-blocks      Used Available Use% Mounted on
[02/15 06:07:37   1232s] /dev/mapper/rhel-home 412642448 362685676  49956772  88% /home
[02/15 06:07:38   1233s] Done save timing graph
[02/15 06:07:38   1233s] Disk Usage:
[02/15 06:07:38   1233s] Filesystem            1K-blocks      Used Available Use% Mounted on
[02/15 06:07:38   1233s] /dev/mapper/rhel-home 412642448 362952956  49689492  88% /home
[02/15 06:07:38   1233s] 
[02/15 06:07:38   1233s] TimeStamp Deleting Cell Server Begin ...
[02/15 06:07:38   1233s] 
[02/15 06:07:38   1233s] TimeStamp Deleting Cell Server End ...
[02/15 06:07:38   1234s] Starting delay calculation for Hold views
[02/15 06:07:38   1234s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/15 06:07:38   1234s] AAE_INFO: resetNetProps viewIdx 0 
[02/15 06:07:38   1234s] Starting SI iteration 1 using Infinite Timing Windows
[02/15 06:07:38   1235s] #################################################################################
[02/15 06:07:38   1235s] # Design Stage: PostRoute
[02/15 06:07:38   1235s] # Design Name: systolic_top
[02/15 06:07:38   1235s] # Design Mode: 45nm
[02/15 06:07:38   1235s] # Analysis Mode: MMMC OCV 
[02/15 06:07:38   1235s] # Parasitics Mode: SPEF/RCDB 
[02/15 06:07:38   1235s] # Signoff Settings: SI On 
[02/15 06:07:38   1235s] #################################################################################
[02/15 06:07:38   1235s] Setting infinite Tws ...
[02/15 06:07:38   1235s] First Iteration Infinite Tw... 
[02/15 06:07:38   1235s] Calculate late delays in OCV mode...
[02/15 06:07:38   1235s] Calculate early delays in OCV mode...
[02/15 06:07:38   1235s] Topological Sorting (REAL = 0:00:00.0, MEM = 6669.3M, InitMEM = 6669.3M)
[02/15 06:07:38   1235s] Start delay calculation (fullDC) (8 T). (MEM=4258.89)
[02/15 06:07:38   1235s] End AAE Lib Interpolated Model. (MEM=4277.175781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:07:38   1235s]  Report initialization with DMWrite ... (0, Best)
[02/15 06:07:40   1248s] Total number of fetched objects 8728
[02/15 06:07:40   1248s] AAE_INFO-618: Total number of nets in the design is 8934,  100.0 percent of the nets selected for SI analysis
[02/15 06:07:41   1248s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[02/15 06:07:41   1248s] End delay calculation. (MEM=4248.52 CPU=0:00:12.8 REAL=0:00:02.0)
[02/15 06:07:41   1248s] End delay calculation (fullDC). (MEM=4248.52 CPU=0:00:13.2 REAL=0:00:03.0)
[02/15 06:07:41   1248s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/.AAE_IIFnhh/.AAE_90654_039cdbe2-3503-470d-831c-b26547e686fc/waveform.data...
[02/15 06:07:41   1248s] *** CDM Built up (cpu=0:00:13.8  real=0:00:03.0  mem= 7201.0M) ***
[02/15 06:07:41   1250s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4251.3M)
[02/15 06:07:41   1250s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/15 06:07:41   1250s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 4251.3M)
[02/15 06:07:41   1250s] Starting SI iteration 2
[02/15 06:07:41   1250s] Calculate late delays in OCV mode...
[02/15 06:07:41   1250s] Calculate early delays in OCV mode...
[02/15 06:07:41   1250s] Start delay calculation (fullDC) (8 T). (MEM=4102.75)
[02/15 06:07:41   1250s] End AAE Lib Interpolated Model. (MEM=4102.750000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:07:41   1250s]  Report initialization with DMUpdate ... (1, Worst)
[02/15 06:07:41   1251s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 508. 
[02/15 06:07:41   1251s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:07:41   1251s] Total number of fetched objects 8728
[02/15 06:07:41   1251s] AAE_INFO-618: Total number of nets in the design is 8934,  3.6 percent of the nets selected for SI analysis
[02/15 06:07:41   1252s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 508. 
[02/15 06:07:41   1252s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:07:41   1252s] Total number of fetched objects 8728
[02/15 06:07:41   1252s] AAE_INFO-618: Total number of nets in the design is 8934,  0.5 percent of the nets selected for SI analysis
[02/15 06:07:41   1252s] End delay calculation. (MEM=4163.32 CPU=0:00:01.2 REAL=0:00:00.0)
[02/15 06:07:41   1252s] End delay calculation. (MEM=4161.3 CPU=0:00:01.2 REAL=0:00:00.0)
[02/15 06:07:41   1252s] End delay calculation (fullDC). (MEM=4161.3 CPU=0:00:01.2 REAL=0:00:00.0)
[02/15 06:07:41   1252s] *** CDM Built up (cpu=0:00:01.2  real=0:00:00.0  mem= 6825.1M) ***
[02/15 06:07:42   1253s] *** Done Building Timing Graph (cpu=0:00:18.6 real=0:00:04.0 totSessionCpu=0:20:53 mem=6815.1M)
[02/15 06:07:42   1254s] Restoring timing graph ...
[02/15 06:07:43   1255s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[02/15 06:07:43   1255s] Done restore timing graph
[02/15 06:07:44   1256s] ** INFO: Initializing Glitch Interface
[02/15 06:07:44   1256s] ** INFO: Initializing Glitch Interface
[02/15 06:07:44   1256s] ** INFO: Initializing Glitch Interface
[02/15 06:07:45   1257s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_tt 
Hold views included:
 view_tt

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.021  |  0.021  |  0.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.079  |  0.079  |  0.434  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1193   |  1063   |   387   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.866%
Total number of glitch violations: 0
------------------------------------------------------------------

[02/15 06:07:45   1257s] *** Final Summary (holdfix) CPU=0:00:25.7, REAL=0:00:08.0, MEM=7390.1M
[02/15 06:07:45   1257s] Begin: Collecting metrics
[02/15 06:07:45   1257s] **INFO: Starting Blocking QThread with 8 CPU
[02/15 06:07:45   1257s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/15 06:07:45   1257s] Multi-CPU acceleration using 8 CPU(s).
[02/15 06:07:45      0s] *** QThread MetricCollect [begin] (optDesign #4) : mem = 0.1M
[02/15 06:07:45      0s] Multithreaded Timing Analysis is initialized with 8 threads
[02/15 06:07:45      0s] 
[02/15 06:07:45      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4138.3M, current mem=3328.7M)
[02/15 06:07:45      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3416.1M, current mem=3343.5M)
[02/15 06:07:46      0s] *** QThread MetricCollect [finish] (optDesign #4) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), mem = 0.1M
[02/15 06:07:46      0s] 
[02/15 06:07:46      0s] =============================================================================================
[02/15 06:07:46      0s]  Step TAT Report : QThreadWorker #1 / optDesign #4                              23.14-s088_1
[02/15 06:07:46      0s] =============================================================================================
[02/15 06:07:46      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:07:46      0s] ---------------------------------------------------------------------------------------------
[02/15 06:07:46      0s] [ MISC                   ]          0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/15 06:07:46      0s] ---------------------------------------------------------------------------------------------
[02/15 06:07:46      0s]  QThreadWorker #1 TOTAL             0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/15 06:07:46      0s] ---------------------------------------------------------------------------------------------

[02/15 06:07:46   1257s]  
_______________________________________________________________________
[02/15 06:07:46   1257s]  ----------------------------------------------------------------------------------------------- 
[02/15 06:07:46   1257s] | Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
[02/15 06:07:46   1257s] |                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
[02/15 06:07:46   1257s] |-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
[02/15 06:07:46   1257s] | initial_summary |     0.021 | 0.021 |   0 |       56.87 | 0:00:15  |        6847 |    0 |   0 |
[02/15 06:07:46   1257s] | hold_fixing     |           |       |     |             | 0:00:02  |        6943 |      |     |
[02/15 06:07:46   1257s] | final_summary   |     0.021 | 0.021 |   0 |       56.87 | 0:00:09  |        7390 |    0 |   0 |
[02/15 06:07:46   1257s]  ----------------------------------------------------------------------------------------------- 
[02/15 06:07:46   1257s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4531.4M, current mem=4080.4M)

[02/15 06:07:46   1257s] End: Collecting metrics
[02/15 06:07:46   1257s] **optDesign ... cpu = 0:01:31, real = 0:00:31, mem = 4080.4M, totSessionCpu=0:20:57 **
[02/15 06:07:46   1257s]  ReSet Options after AAE Based Opt flow 
[02/15 06:07:46   1257s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/15 06:07:46   1257s] *** Finished optDesign ***
[02/15 06:07:46   1257s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:07:46   1257s] UM:*                                                                   final
[02/15 06:07:46   1257s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/15 06:07:46   1257s] UM:*                                                                   opt_design_postroute_hold
[02/15 06:07:46   1257s] Info: Summary of CRR changes:
[02/15 06:07:46   1257s]       - Timing transform commits:       0
[02/15 06:07:46   1257s] 
[02/15 06:07:46   1257s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:31 real=0:00:31.1)
[02/15 06:07:46   1257s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:07:46   1257s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:02.1 real=0:00:01.9)
[02/15 06:07:46   1257s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:07:46   1257s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=  0:01:01 real=0:00:18.5)
[02/15 06:07:46   1257s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/15 06:07:46   1257s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7390.1M)
[02/15 06:07:46   1257s] Info: Destroy the CCOpt slew target map.
[02/15 06:07:46   1257s] 
[02/15 06:07:46   1257s] *** Summary of all messages that are not suppressed in this session:
[02/15 06:07:46   1257s] Severity  ID               Count  Summary                                  
[02/15 06:07:46   1257s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[02/15 06:07:46   1257s] WARNING   IMPEXT-3518          1  The lower process node is set (using com...
[02/15 06:07:46   1257s] WARNING   IMPEXT-3032          1  Because the cap table file was not provi...
[02/15 06:07:46   1257s] *** Message Summary: 3 warning(s), 0 error(s)
[02/15 06:07:46   1257s] 
[02/15 06:07:46   1257s] clean pInstBBox. size 0
[02/15 06:07:46   1257s] Cell systolic_top LLGs are deleted
[02/15 06:07:46   1257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:46   1257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:46   1257s] Info: pop threads available for lower-level modules during optimization.
[02/15 06:07:46   1257s] *** optDesign #4 [finish] () : cpu/real = 0:01:31.1/0:00:31.1 (2.9), totSession cpu/real = 0:20:57.7/0:10:21.6 (2.0), mem = 7390.1M
[02/15 06:07:46   1257s] 
[02/15 06:07:46   1257s] =============================================================================================
[02/15 06:07:46   1257s]  Final TAT Report : optDesign #4                                                23.14-s088_1
[02/15 06:07:46   1257s] =============================================================================================
[02/15 06:07:46   1257s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/15 06:07:46   1257s] ---------------------------------------------------------------------------------------------
[02/15 06:07:46   1257s] [ InitOpt                ]      1   0:00:01.1  (   3.4 % )     0:00:01.2 /  0:00:01.7    1.4
[02/15 06:07:46   1257s] [ HoldOpt                ]      1   0:00:01.2  (   3.9 % )     0:00:01.4 /  0:00:01.4    1.0
[02/15 06:07:46   1257s] [ ViewPruning            ]     11   0:00:01.2  (   3.9 % )     0:00:01.4 /  0:00:02.9    2.1
[02/15 06:07:46   1257s] [ BuildHoldData          ]      1   0:00:03.1  (   9.8 % )     0:00:15.0 /  0:00:55.5    3.7
[02/15 06:07:46   1257s] [ OptSummaryReport       ]      2   0:00:02.2  (   7.1 % )     0:00:08.2 /  0:00:26.0    3.2
[02/15 06:07:46   1257s] [ MetricReport           ]      3   0:00:01.4  (   4.6 % )     0:00:01.4 /  0:00:00.7    0.5
[02/15 06:07:46   1257s] [ DrvReport              ]      5   0:00:01.7  (   5.5 % )     0:00:01.7 /  0:00:02.0    1.2
[02/15 06:07:46   1257s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/15 06:07:46   1257s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   2.4 % )     0:00:00.7 /  0:00:00.8    1.0
[02/15 06:07:46   1257s] [ CheckPlace             ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.3    2.9
[02/15 06:07:46   1257s] [ RefinePlace            ]      1   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.9    1.9
[02/15 06:07:46   1257s] [ ExtractRC              ]      1   0:00:01.9  (   6.0 % )     0:00:01.9 /  0:00:02.0    1.1
[02/15 06:07:46   1257s] [ UpdateTimingGraph      ]      8   0:00:04.0  (  13.0 % )     0:00:14.8 /  0:01:06.5    4.5
[02/15 06:07:46   1257s] [ FullDelayCalc          ]      6   0:00:08.7  (  28.1 % )     0:00:08.7 /  0:00:51.2    5.9
[02/15 06:07:46   1257s] [ TimingUpdate           ]     15   0:00:01.5  (   4.8 % )     0:00:01.5 /  0:00:08.1    5.4
[02/15 06:07:46   1257s] [ TimingReport           ]      4   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.6    1.4
[02/15 06:07:46   1257s] [ GenerateReports        ]      2   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:07:46   1257s] [ MISC                   ]          0:00:00.6  (   2.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/15 06:07:46   1257s] ---------------------------------------------------------------------------------------------
[02/15 06:07:46   1257s]  optDesign #4 TOTAL                 0:00:31.1  ( 100.0 % )     0:00:31.1 /  0:01:31.1    2.9
[02/15 06:07:46   1257s] ---------------------------------------------------------------------------------------------
[02/15 06:07:46   1257s] <CMD> report_noise -threshold 0.2 > innovus_noise.rep
[02/15 06:07:46   1257s] Output report file name prefix is innovus_noise.rep 
[02/15 06:07:46   1257s] Info: Processing report for view view_tt ...
[02/15 06:07:46   1257s] Info: The output report file is innovus_noise.rep
[02/15 06:07:47   1258s] <CMD> report_noise -bumpy_waveform > innovus_noise_bumpy.rep
[02/15 06:07:47   1258s] Output report file name prefix is innovus_noise_bumpy.rep 
[02/15 06:07:47   1258s] Info: Processing report for view view_tt ...
[02/15 06:07:47   1258s] Info: The output report file is innovus_noise_bumpy.rep
[02/15 06:07:47   1258s] Started CTE non incremental computation...
[02/15 06:07:47   1259s] Finished CTE non incremental computation...
[02/15 06:07:48   1260s] <CMD> addFiller -cell {FILLER_ASAP7_75t_L FILLERxp5_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SL} -prefix FILLER
[02/15 06:07:48   1260s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[02/15 06:07:48   1260s] Type 'man IMPSP-5217' for more detail.
[02/15 06:07:48   1260s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[02/15 06:07:48   1260s] 
[02/15 06:07:48   1260s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:7374.1M, EPOCH TIME: 1771157268.357176
[02/15 06:07:48   1260s] INFO: No filler could be restored
[02/15 06:07:48   1260s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:7374.1M, EPOCH TIME: 1771157268.357323
[02/15 06:07:48   1260s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7374.1M, EPOCH TIME: 1771157268.357407
[02/15 06:07:48   1260s] Processing tracks to init pin-track alignment.
[02/15 06:07:48   1260s] z: 1, totalTracks: 0
[02/15 06:07:48   1260s] z: 3, totalTracks: 1
[02/15 06:07:48   1260s] z: 5, totalTracks: 1
[02/15 06:07:48   1260s] z: 7, totalTracks: 1
[02/15 06:07:48   1260s] #spOpts: N=45 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[02/15 06:07:48   1260s] #spOpts: rpCkHalo=4 
[02/15 06:07:48   1260s] Initializing Route Infrastructure for color support ...
[02/15 06:07:48   1260s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:7374.1M, EPOCH TIME: 1771157268.357637
[02/15 06:07:48   1260s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.001, REAL:0.001, MEM:7374.1M, EPOCH TIME: 1771157268.358217
[02/15 06:07:48   1260s] Route Infrastructure Initialized for color support successfully.
[02/15 06:07:48   1260s] Cell systolic_top LLGs are deleted
[02/15 06:07:48   1260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:48   1260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:48   1260s] OPERPROF:       Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 4, MEM:7374.1M, EPOCH TIME: 1771157268.364175
[02/15 06:07:48   1260s] OPERPROF:       Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 4, CPU:0.000, REAL:0.000, MEM:7374.1M, EPOCH TIME: 1771157268.364253
[02/15 06:07:48   1260s] # Building systolic_top llgBox search-tree.
[02/15 06:07:48   1260s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:7374.1M, EPOCH TIME: 1771157268.365039
[02/15 06:07:48   1260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:48   1260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:48   1260s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:7374.1M, EPOCH TIME: 1771157268.365885
[02/15 06:07:48   1260s] Max number of tech site patterns supported in site array is 256.
[02/15 06:07:48   1260s] Core basic site is asap7sc7p5t
[02/15 06:07:48   1260s] Processing tracks to init pin-track alignment.
[02/15 06:07:48   1260s] z: 1, totalTracks: 0
[02/15 06:07:48   1260s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first 3280
[02/15 06:07:48   1260s] z: 3, totalTracks: 1
[02/15 06:07:48   1260s] z: 5, totalTracks: 1
[02/15 06:07:48   1260s] z: 7, totalTracks: 1
[02/15 06:07:48   1260s] After signature check, allow fast init is false, keep pre-filter is true.
[02/15 06:07:48   1260s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/15 06:07:48   1260s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 06:07:48   1260s] SiteArray: use 856,064 bytes
[02/15 06:07:48   1260s] SiteArray: current memory after site array memory allocation 7406.1M
[02/15 06:07:48   1260s] SiteArray: FP blocked sites are writable
[02/15 06:07:48   1260s] Keep-away cache is enable on metals: 1-10
[02/15 06:07:48   1260s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[02/15 06:07:48   1260s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:7406.1M, EPOCH TIME: 1771157268.394940
[02/15 06:07:48   1260s] Process 137324 (called=9958 computed=41) wires and vias for routing blockage analysis
[02/15 06:07:48   1260s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.088, REAL:0.019, MEM:7406.1M, EPOCH TIME: 1771157268.413999
[02/15 06:07:48   1260s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 06:07:48   1260s] Atter site array init, number of instance map data is 0.
[02/15 06:07:48   1260s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.176, REAL:0.049, MEM:7406.1M, EPOCH TIME: 1771157268.415160
[02/15 06:07:48   1260s] 
[02/15 06:07:48   1260s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:07:48   1260s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:07:48   1260s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.186, REAL:0.059, MEM:7406.1M, EPOCH TIME: 1771157268.423823
[02/15 06:07:48   1260s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:7406.1M, EPOCH TIME: 1771157268.423892
[02/15 06:07:48   1260s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:7406.1M, EPOCH TIME: 1771157268.424044
[02/15 06:07:48   1260s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=7406.1MB).
[02/15 06:07:48   1260s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.195, REAL:0.068, MEM:7406.1M, EPOCH TIME: 1771157268.425587
[02/15 06:07:48   1260s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.195, REAL:0.068, MEM:7406.1M, EPOCH TIME: 1771157268.425632
[02/15 06:07:48   1260s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:7406.1M, EPOCH TIME: 1771157268.425674
[02/15 06:07:48   1260s]   Signal wire search tree: 132511 elements. (cpu=0:00:00.0, mem=0.0M)
[02/15 06:07:48   1260s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.051, REAL:0.051, MEM:7406.1M, EPOCH TIME: 1771157268.477048
[02/15 06:07:48   1260s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:7406.1M, EPOCH TIME: 1771157268.507223
[02/15 06:07:48   1260s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:7406.1M, EPOCH TIME: 1771157268.507338
[02/15 06:07:48   1260s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:7406.1M, EPOCH TIME: 1771157268.507391
[02/15 06:07:48   1260s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:7406.1M, EPOCH TIME: 1771157268.507594
[02/15 06:07:48   1260s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:7406.1M, EPOCH TIME: 1771157268.507640
[02/15 06:07:48   1260s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:7406.1M, EPOCH TIME: 1771157268.507765
[02/15 06:07:48   1260s] AddFiller init all instances time CPU:0.001, REAL:0.001
[02/15 06:07:49   1262s] AddFiller main function time CPU:1.657, REAL:1.040
[02/15 06:07:49   1262s] Filler instance commit time CPU:0.000, REAL:0.000
[02/15 06:07:49   1262s] *INFO: Adding fillers to top-module.
[02/15 06:07:49   1262s] *INFO:   Added 26594 filler insts (cell FILLER_ASAP7_75t_L / prefix FILLER).
[02/15 06:07:49   1262s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER).
[02/15 06:07:49   1262s] *INFO:   Added 4799 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER).
[02/15 06:07:49   1262s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER).
[02/15 06:07:49   1262s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:1.693, REAL:1.042, MEM:7374.1M, EPOCH TIME: 1771157269.549527
[02/15 06:07:49   1262s] *INFO: Total 31393 filler insts added - prefix FILLER (CPU: 0:00:02.0).
[02/15 06:07:49   1262s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:1.693, REAL:1.042, MEM:7374.1M, EPOCH TIME: 1771157269.549635
[02/15 06:07:49   1262s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:7374.1M, EPOCH TIME: 1771157269.549706
[02/15 06:07:49   1262s] For 31393 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.052, REAL:0.052, MEM:7374.1M, EPOCH TIME: 1771157269.602008
[02/15 06:07:49   1262s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:1.745, REAL:1.095, MEM:7374.1M, EPOCH TIME: 1771157269.602119
[02/15 06:07:49   1262s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:1.745, REAL:1.095, MEM:7374.1M, EPOCH TIME: 1771157269.602171
[02/15 06:07:49   1262s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:7374.1M, EPOCH TIME: 1771157269.602632
[02/15 06:07:49   1262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42126).
[02/15 06:07:49   1262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:49   1262s] Cell systolic_top LLGs are deleted
[02/15 06:07:49   1262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:49   1262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:07:49   1262s] OPERPROF:     Starting Placement-Cleanup-Reg-Wire-Search-Tree at level 3, MEM:7405.3M, EPOCH TIME: 1771157269.633079
[02/15 06:07:49   1262s] OPERPROF:     Finished Placement-Cleanup-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:7405.3M, EPOCH TIME: 1771157269.633340
[02/15 06:07:49   1262s] # Resetting pin-track-align track data.
[02/15 06:07:49   1262s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.080, REAL:0.032, MEM:7405.3M, EPOCH TIME: 1771157269.635077
[02/15 06:07:49   1262s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:2.102, REAL:1.278, MEM:7405.3M, EPOCH TIME: 1771157269.635146
[02/15 06:07:49   1262s] <CMD> verify_drc > innovus_verify_drc.rep
[02/15 06:07:49   1262s] #-check_same_via_cell true               # bool, default=false, user setting
[02/15 06:07:49   1262s]  *** Starting Verify DRC (MEM: 7405.3) ***
[02/15 06:07:49   1262s] 
[02/15 06:07:49   1262s]   VERIFY DRC ...... Starting Verification
[02/15 06:07:49   1262s]   VERIFY DRC ...... Initializing
[02/15 06:07:49   1262s]   VERIFY DRC ...... Deleting Existing Violations
[02/15 06:07:49   1262s]   VERIFY DRC ...... Creating Sub-Areas
[02/15 06:07:49   1262s]  VERIFY_DRC: checking all layers except Pad to Pad ...
[02/15 06:07:49   1262s]   VERIFY DRC ...... Using new threading
[02/15 06:07:49   1262s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 48.384 48.384} 1 of 16  Thread : 7
[02/15 06:07:49   1263s]  VERIFY DRC ...... Sub-Area: {0.000 96.768 48.384 145.152} 9 of 16  Thread : 2
[02/15 06:07:49   1263s]  VERIFY DRC ...... Sub-Area: {0.000 145.152 48.384 192.800} 13 of 16  Thread : 7
[02/15 06:07:49   1263s]  VERIFY DRC ...... Sub-Area: {96.768 0.000 145.152 48.384} 3 of 16  Thread : 0
[02/15 06:07:50   1263s]  VERIFY DRC ...... Sub-Area: {96.768 96.768 145.152 145.152} 11 of 16  Thread : 4
[02/15 06:07:50   1263s]  VERIFY DRC ...... Sub-Area: {145.152 0.000 192.800 48.384} 4 of 16  Thread : 0
[02/15 06:07:50   1264s]  VERIFY DRC ...... Sub-Area: {0.000 48.384 48.384 96.768} 5 of 16  Thread : 5
[02/15 06:07:50   1264s]  VERIFY DRC ...... Sub-Area: {48.384 145.152 96.768 192.800} 14 of 16  Thread : 6
[02/15 06:07:50   1264s]  VERIFY DRC ...... Sub-Area: {145.152 96.768 192.800 145.152} 12 of 16  Thread : 4
[02/15 06:07:50   1265s]  VERIFY DRC ...... Sub-Area: {48.384 0.000 96.768 48.384} 2 of 16  Thread : 5
[02/15 06:07:50   1265s]  VERIFY DRC ...... Sub-Area: {145.152 145.152 192.800 192.800} 16 of 16  Thread : 7
[02/15 06:07:50   1265s]  VERIFY DRC ...... Sub-Area: {48.384 96.768 96.768 145.152} 10 of 16  Thread : 6
[02/15 06:07:50   1265s]  VERIFY DRC ...... Sub-Area: {145.152 48.384 192.800 96.768} 8 of 16  Thread : 4
[02/15 06:07:50   1266s]  VERIFY DRC ...... Sub-Area: {96.768 145.152 145.152 192.800} 15 of 16  Thread : 3
[02/15 06:07:51   1266s]  VERIFY DRC ...... Sub-Area: {48.384 48.384 96.768 96.768} 6 of 16  Thread : 6
[02/15 06:07:51   1266s]  VERIFY DRC ...... Thread : 5 finished.
[02/15 06:07:51   1266s]  VERIFY DRC ...... Thread : 0 finished.
[02/15 06:07:51   1266s]  VERIFY DRC ...... Thread : 1 finished.
[02/15 06:07:51   1266s]  VERIFY DRC ...... Thread : 3 finished.
[02/15 06:07:51   1266s]  VERIFY DRC ...... Thread : 7 finished.
[02/15 06:07:51   1266s]  VERIFY DRC ...... Thread : 4 finished.
[02/15 06:07:51   1266s]  VERIFY DRC ...... Thread : 2 finished.
[02/15 06:07:51   1266s]  VERIFY DRC ...... Sub-Area: {96.768 48.384 145.152 96.768} 7 of 16  Thread : 6
[02/15 06:07:51   1266s]  VERIFY DRC ...... Thread : 6 finished.
[02/15 06:07:51   1266s]  VERIFY_DRC: checking layers from Pad to Pad ...
[02/15 06:07:51   1266s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[02/15 06:07:51   1266s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[02/15 06:07:51   1266s]   VERIFY DRC ...... Using new threading
[02/15 06:07:51   1266s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 192.800 192.800} 1 of 1
[02/15 06:07:51   1266s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/15 06:07:51   1266s] 
[02/15 06:07:51   1266s]   Verification Complete : 140 Viols.
[02/15 06:07:51   1266s] 
[02/15 06:07:51   1266s]  Violation Summary By Layer and Type:
[02/15 06:07:51   1266s] 
[02/15 06:07:51   1266s] 	           Rect   WidTbl   Totals
[02/15 06:07:51   1266s] 	M3           84        0       84
[02/15 06:07:51   1266s] 	M4            0       56       56
[02/15 06:07:51   1266s] 	Totals       84       56      140
[02/15 06:07:51   1266s] 
[02/15 06:07:51   1266s]  *** End Verify DRC (CPU TIME: 0:00:04.5  ELAPSED TIME: 0:00:02.0  MEM: 256.1M) ***
[02/15 06:07:51   1266s] 
[02/15 06:07:51   1266s] <CMD> verifyConnectivity -type all > innovus_verify_conn.rep
[02/15 06:07:51   1266s] VERIFY_CONNECTIVITY use new engine.
[02/15 06:07:51   1266s] 
[02/15 06:07:51   1266s] ******** Start: VERIFY CONNECTIVITY ********
[02/15 06:07:51   1266s] Start Time: Sun Feb 15 06:07:51 2026
[02/15 06:07:51   1266s] 
[02/15 06:07:51   1266s] Design Name: systolic_top
[02/15 06:07:51   1266s] Database Units: 4000
[02/15 06:07:51   1266s] Design Boundary: (0.0000, 0.0000) (192.8000, 192.8000)
[02/15 06:07:51   1266s] Error Limit = 1000; Warning Limit = 50
[02/15 06:07:51   1266s] Check all nets
[02/15 06:07:51   1266s] Use 8 pthreads
[02/15 06:07:51   1267s] Net VDD: dangling Wire.
[02/15 06:07:51   1267s] Net VSS: dangling Wire.
[02/15 06:07:51   1267s] 
[02/15 06:07:51   1267s] Begin Summary 
[02/15 06:07:51   1267s]     336 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[02/15 06:07:51   1267s]     336 total info(s) created.
[02/15 06:07:51   1267s] End Summary
[02/15 06:07:51   1267s] 
[02/15 06:07:51   1267s] End Time: Sun Feb 15 06:07:51 2026
[02/15 06:07:51   1267s] Time Elapsed: 0:00:00.0
[02/15 06:07:51   1267s] 
[02/15 06:07:51   1267s] ******** End: VERIFY CONNECTIVITY ********
[02/15 06:07:51   1267s]   Verification Complete : 336 Viols.  0 Wrngs.
[02/15 06:07:51   1267s]   (CPU Time: 0:00:00.9  MEM: 0.000M)
[02/15 06:07:51   1267s] 
[02/15 06:07:51   1267s] **WARN: (IMPVPA-120):	verifyProcessAntenna command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use verify_antena which is the replacement tool for verifyProcessAntenna.
[02/15 06:07:51   1267s] **ERROR: (IMPVPA-22):	verifyProcessAntenna failed to run because no process antenna information found for this design. Import the process antenna library data and run verifyProcessAntenna again.
Type 'man IMPVPA-22' for more detail.
[02/15 06:07:51   1267s] <CMD> report_timing -max_paths 10 -late   > innovus_timing_setup.rep
[02/15 06:07:51   1267s] <CMD> report_timing -max_paths 10 -early  > innovus_timing_hold.rep
[02/15 06:07:52   1268s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/15 06:07:52   1268s] AAE_INFO: resetNetProps viewIdx 0 
[02/15 06:07:52   1268s] Starting SI iteration 1 using Infinite Timing Windows
[02/15 06:07:52   1268s] #################################################################################
[02/15 06:07:52   1268s] # Design Stage: PostRoute
[02/15 06:07:52   1268s] # Design Name: systolic_top
[02/15 06:07:52   1268s] # Design Mode: 45nm
[02/15 06:07:52   1268s] # Analysis Mode: MMMC OCV 
[02/15 06:07:52   1268s] # Parasitics Mode: SPEF/RCDB 
[02/15 06:07:52   1268s] # Signoff Settings: SI On 
[02/15 06:07:52   1268s] #################################################################################
[02/15 06:07:52   1269s] Setting infinite Tws ...
[02/15 06:07:52   1269s] First Iteration Infinite Tw... 
[02/15 06:07:52   1269s] Calculate late delays in OCV mode...
[02/15 06:07:52   1269s] Calculate early delays in OCV mode...
[02/15 06:07:52   1269s] Topological Sorting (REAL = 0:00:00.0, MEM = 7484.5M, InitMEM = 7484.5M)
[02/15 06:07:52   1269s] Start delay calculation (fullDC) (8 T). (MEM=3978.02)
[02/15 06:07:52   1269s] End AAE Lib Interpolated Model. (MEM=3994.617188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:07:52   1269s]  Report initialization with DMWrite ... (0, Worst)
[02/15 06:07:54   1282s] Total number of fetched objects 8728
[02/15 06:07:54   1282s] AAE_INFO-618: Total number of nets in the design is 8934,  100.0 percent of the nets selected for SI analysis
[02/15 06:07:54   1283s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[02/15 06:07:54   1283s] End delay calculation. (MEM=3955.09 CPU=0:00:13.5 REAL=0:00:02.0)
[02/15 06:07:54   1283s] End delay calculation (fullDC). (MEM=3955.09 CPU=0:00:14.0 REAL=0:00:02.0)
[02/15 06:07:54   1283s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/.AAE_IIFnhh/.AAE_90654_039cdbe2-3503-470d-831c-b26547e686fc/waveform.data...
[02/15 06:07:54   1283s] *** CDM Built up (cpu=0:00:14.9  real=0:00:02.0  mem= 7464.1M) ***
[02/15 06:07:55   1284s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3958.7M)
[02/15 06:07:55   1284s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/15 06:07:55   1284s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3958.7M)
[02/15 06:07:55   1284s] Starting SI iteration 2
[02/15 06:07:55   1285s] Calculate late delays in OCV mode...
[02/15 06:07:55   1285s] Calculate early delays in OCV mode...
[02/15 06:07:55   1285s] Start delay calculation (fullDC) (8 T). (MEM=4015.12)
[02/15 06:07:55   1285s] End AAE Lib Interpolated Model. (MEM=4015.125000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:07:55   1285s]  Report initialization with DMUpdate ... (1, Worst)
[02/15 06:07:55   1285s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 508. 
[02/15 06:07:55   1285s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:07:55   1285s] Total number of fetched objects 8728
[02/15 06:07:55   1285s] AAE_INFO-618: Total number of nets in the design is 8934,  3.6 percent of the nets selected for SI analysis
[02/15 06:07:55   1286s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 508. 
[02/15 06:07:55   1286s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:07:55   1286s] Total number of fetched objects 8728
[02/15 06:07:55   1286s] AAE_INFO-618: Total number of nets in the design is 8934,  0.5 percent of the nets selected for SI analysis
[02/15 06:07:55   1286s] End delay calculation. (MEM=4086.43 CPU=0:00:01.1 REAL=0:00:00.0)
[02/15 06:07:55   1286s] End delay calculation. (MEM=4084.41 CPU=0:00:01.1 REAL=0:00:00.0)
[02/15 06:07:55   1286s] End delay calculation (fullDC). (MEM=4084.41 CPU=0:00:01.1 REAL=0:00:00.0)
[02/15 06:07:55   1286s] *** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 7088.3M) ***
[02/15 06:07:55   1286s] <CMD> report_area > innovus_area.rep
[02/15 06:07:56   1287s] <CMD> report_power > innovus_power.rep
[02/15 06:07:56   1287s] env CDS_WORKAREA is set to /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR
[02/15 06:07:56   1287s] 
[02/15 06:07:56   1287s] Power Net Detected:
[02/15 06:07:56   1287s]         Voltage	    Name
[02/15 06:07:56   1287s]              0V	    VSS
[02/15 06:07:56   1287s]            0.7V	    VDD
[02/15 06:07:56   1287s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/15 06:07:56   1287s] AAE_INFO: resetNetProps viewIdx 0 
[02/15 06:07:56   1287s] Starting SI iteration 1 using Infinite Timing Windows
[02/15 06:07:56   1287s] #################################################################################
[02/15 06:07:56   1287s] # Design Stage: PostRoute
[02/15 06:07:56   1287s] # Design Name: systolic_top
[02/15 06:07:56   1287s] # Design Mode: 45nm
[02/15 06:07:56   1287s] # Analysis Mode: MMMC OCV 
[02/15 06:07:56   1287s] # Parasitics Mode: SPEF/RCDB 
[02/15 06:07:56   1287s] # Signoff Settings: SI On 
[02/15 06:07:56   1287s] #################################################################################
[02/15 06:07:56   1288s] Setting infinite Tws ...
[02/15 06:07:56   1288s] First Iteration Infinite Tw... 
[02/15 06:07:56   1288s] Calculate early delays in OCV mode...
[02/15 06:07:56   1288s] Calculate late delays in OCV mode...
[02/15 06:07:56   1288s] Topological Sorting (REAL = 0:00:00.0, MEM = 7444.5M, InitMEM = 7444.5M)
[02/15 06:07:56   1288s] Start delay calculation (fullDC) (8 T). (MEM=3892.3)
[02/15 06:07:56   1288s] End AAE Lib Interpolated Model. (MEM=3903.839844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:07:56   1288s]  Report initialization with DMWrite ... (0, Worst)
[02/15 06:07:58   1301s] Total number of fetched objects 8728
[02/15 06:07:58   1301s] AAE_INFO-618: Total number of nets in the design is 8934,  100.0 percent of the nets selected for SI analysis
[02/15 06:07:58   1302s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[02/15 06:07:58   1302s] End delay calculation. (MEM=3926.51 CPU=0:00:13.3 REAL=0:00:02.0)
[02/15 06:07:58   1302s] End delay calculation (fullDC). (MEM=3926.51 CPU=0:00:13.7 REAL=0:00:02.0)
[02/15 06:07:58   1302s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/.AAE_IIFnhh/.AAE_90654_039cdbe2-3503-470d-831c-b26547e686fc/waveform.data...
[02/15 06:07:58   1302s] *** CDM Built up (cpu=0:00:14.7  real=0:00:02.0  mem= 7456.1M) ***
[02/15 06:07:59   1303s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3929.8M)
[02/15 06:07:59   1303s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/15 06:07:59   1303s] Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3929.8M)
[02/15 06:07:59   1303s] Starting SI iteration 2
[02/15 06:07:59   1304s] Calculate early delays in OCV mode...
[02/15 06:07:59   1304s] Calculate late delays in OCV mode...
[02/15 06:07:59   1304s] Start delay calculation (fullDC) (8 T). (MEM=4016.78)
[02/15 06:07:59   1304s] End AAE Lib Interpolated Model. (MEM=4016.781250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:07:59   1304s]  Report initialization with DMUpdate ... (1, Worst)
[02/15 06:08:00   1308s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 508. 
[02/15 06:08:00   1308s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:08:00   1308s] Total number of fetched objects 8728
[02/15 06:08:00   1308s] AAE_INFO-618: Total number of nets in the design is 8934,  16.3 percent of the nets selected for SI analysis
[02/15 06:08:00   1309s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 508. 
[02/15 06:08:00   1309s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:08:00   1309s] Total number of fetched objects 8728
[02/15 06:08:00   1309s] AAE_INFO-618: Total number of nets in the design is 8934,  0.5 percent of the nets selected for SI analysis
[02/15 06:08:00   1309s] End delay calculation. (MEM=4110.07 CPU=0:00:05.3 REAL=0:00:01.0)
[02/15 06:08:00   1309s] End delay calculation. (MEM=4110.05 CPU=0:00:05.3 REAL=0:00:01.0)
[02/15 06:08:00   1309s] End delay calculation (fullDC). (MEM=4110.05 CPU=0:00:05.3 REAL=0:00:01.0)
[02/15 06:08:00   1309s] *** CDM Built up (cpu=0:00:05.4  real=0:00:01.0  mem= 7080.3M) ***
[02/15 06:08:00   1310s] 
[02/15 06:08:00   1310s] Begin Power Analysis
[02/15 06:08:00   1310s] 
[02/15 06:08:00   1310s]              0V	    VSS
[02/15 06:08:00   1310s]            0.7V	    VDD
[02/15 06:08:00   1310s] Begin Processing Timing Library for Power Calculation
[02/15 06:08:00   1310s] 
[02/15 06:08:00   1310s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4019.48MB/8785.83MB/4313.86MB)
[02/15 06:08:00   1310s] 
[02/15 06:08:00   1310s] 
[02/15 06:08:00   1310s] 
[02/15 06:08:00   1310s] Begin Processing Power Net/Grid for Power Calculation
[02/15 06:08:00   1310s] 
[02/15 06:08:00   1310s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4019.48MB/8785.83MB/4313.86MB)
[02/15 06:08:00   1310s] 
[02/15 06:08:00   1310s] Begin Processing Timing Window Data for Power Calculation
[02/15 06:08:00   1310s] 
[02/15 06:08:00   1310s] clk(666.667MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4026.48MB/9305.86MB/4313.86MB)
[02/15 06:08:00   1310s] 
[02/15 06:08:00   1310s] Begin Processing User Attributes
[02/15 06:08:00   1310s] 
[02/15 06:08:01   1310s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4026.48MB/9305.86MB/4313.86MB)
[02/15 06:08:01   1310s] 
[02/15 06:08:01   1310s] Begin Processing Signal Activity
[02/15 06:08:01   1310s] 
[02/15 06:08:01   1310s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4027.23MB/9305.86MB/4313.86MB)
[02/15 06:08:01   1310s] 
[02/15 06:08:01   1310s] Begin Power Computation
[02/15 06:08:01   1310s] 
[02/15 06:08:01   1310s]       ----------------------------------------------------------
[02/15 06:08:01   1310s]       # of cell(s) missing both power/leakage table: 0
[02/15 06:08:01   1310s]       # of cell(s) missing power table: 1
[02/15 06:08:01   1310s]       # of cell(s) missing leakage table: 0
[02/15 06:08:01   1310s]       ----------------------------------------------------------
[02/15 06:08:01   1310s] CellName                                  Missing Table(s)
[02/15 06:08:01   1310s] TIEHIx1_ASAP7_75t_SL                      internal power, 
[02/15 06:08:01   1310s] 
[02/15 06:08:01   1310s] 
[02/15 06:08:02   1313s]       # of MSMV cell(s) missing power_level: 0
[02/15 06:08:02   1313s] Ended Power Computation: (cpu=0:00:02, real=0:00:00, mem(process/total/peak)=4055.28MB/9385.89MB/4313.86MB)
[02/15 06:08:02   1313s] 
[02/15 06:08:02   1313s] Begin Processing User Attributes
[02/15 06:08:02   1313s] 
[02/15 06:08:02   1313s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4055.28MB/9385.89MB/4313.86MB)
[02/15 06:08:02   1313s] 
[02/15 06:08:02   1313s] Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4055.28MB/9385.89MB/4313.86MB)
[02/15 06:08:02   1313s] 
[02/15 06:08:02   1313s] *



[02/15 06:08:02   1313s] Total Power
[02/15 06:08:02   1313s] -----------------------------------------------------------------------------------------
[02/15 06:08:02   1313s] Total Internal Power:        2.23759545 	   48.9406%
[02/15 06:08:02   1313s] Total Switching Power:       2.22965842 	   48.7670%
[02/15 06:08:02   1313s] Total Leakage Power:         0.10480700 	    2.2923%
[02/15 06:08:02   1313s] Total Power:                 4.57206087
[02/15 06:08:02   1313s] -----------------------------------------------------------------------------------------
[02/15 06:08:02   1313s] Processing average sequential pin duty cycle 
[02/15 06:08:02   1313s] 
[02/15 06:08:02   1313s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/15 06:08:02   1313s] Summary for sequential cells identification: 
[02/15 06:08:02   1313s]   Identified SBFF number: 34
[02/15 06:08:02   1313s]   Identified MBFF number: 0
[02/15 06:08:02   1313s]   Identified SB Latch number: 12
[02/15 06:08:02   1313s]   Identified MB Latch number: 0
[02/15 06:08:02   1313s]   Not identified SBFF number: 0
[02/15 06:08:02   1313s]   Not identified MBFF number: 0
[02/15 06:08:02   1313s]   Not identified SB Latch number: 0
[02/15 06:08:02   1313s]   Not identified MB Latch number: 0
[02/15 06:08:02   1313s]   Number of sequential cells which are not FFs: 20
[02/15 06:08:02   1313s]  Visiting view : view_tt
[02/15 06:08:02   1313s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:08:02   1313s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:08:02   1313s]  Visiting view : view_tt
[02/15 06:08:02   1313s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[02/15 06:08:02   1313s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[02/15 06:08:02   1313s] TLC MultiMap info (StdDelay):
[02/15 06:08:02   1313s]   : tc_tt + tt_libs + 1 + no RcCorner := 3.9ps
[02/15 06:08:02   1313s]   : tc_tt + tt_libs + 1 + rc_typical := 6.1ps
[02/15 06:08:02   1313s]  Setting StdDelay to: 6.1ps
[02/15 06:08:02   1313s] 
[02/15 06:08:02   1313s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/15 06:08:02   1313s] <CMD> summaryReport > innovus_summary.rep
[02/15 06:08:02   1313s] Creating directory summaryReport.
[02/15 06:08:02   1313s] Start to collect the design information.
[02/15 06:08:02   1313s] Build netlist information for Cell systolic_top.
[02/15 06:08:02   1313s] Finished collecting the design information.
[02/15 06:08:02   1313s] Generating standard cells used in the design report.
[02/15 06:08:02   1313s] Analyze library ... 
[02/15 06:08:02   1313s] Analyze netlist ... 
[02/15 06:08:02   1313s] Generate no-driven nets information report.
[02/15 06:08:02   1313s] Analyze timing ... 
[02/15 06:08:02   1313s] Analyze floorplan/placement ... 
[02/15 06:08:02   1313s] Disable fast DP-INIT: start main density report
[02/15 06:08:02   1313s] Cell systolic_top LLGs are deleted
[02/15 06:08:02   1313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:08:02   1313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:08:02   1313s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7540.5M, EPOCH TIME: 1771157282.967352
[02/15 06:08:02   1313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:08:02   1313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:08:02   1313s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:7540.5M, EPOCH TIME: 1771157282.967844
[02/15 06:08:02   1313s] Max number of tech site patterns supported in site array is 256.
[02/15 06:08:02   1313s] Core basic site is asap7sc7p5t
[02/15 06:08:02   1314s] After signature check, allow fast init is false, keep pre-filter is true.
[02/15 06:08:02   1314s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/15 06:08:02   1314s] SiteArray: non-trimmed site array dimensions = 167 x 835
[02/15 06:08:02   1314s] SiteArray: use 856,064 bytes
[02/15 06:08:02   1314s] SiteArray: current memory after site array memory allocation 7557.4M
[02/15 06:08:02   1314s] SiteArray: FP blocked sites are writable
[02/15 06:08:02   1314s] SiteArray: number of non floorplan blocked sites for llg default is 139445
[02/15 06:08:02   1314s] Atter site array init, number of instance map data is 0.
[02/15 06:08:02   1314s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.019, REAL:0.014, MEM:7557.4M, EPOCH TIME: 1771157282.982065
[02/15 06:08:02   1314s] 
[02/15 06:08:02   1314s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/15 06:08:02   1314s]  Skipping Pre_CCE_Colorizing (424+0)!
[02/15 06:08:02   1314s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.035, REAL:0.030, MEM:7557.4M, EPOCH TIME: 1771157282.997508
[02/15 06:08:03   1314s] Cell systolic_top LLGs are deleted
[02/15 06:08:03   1314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2515).
[02/15 06:08:03   1314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/15 06:08:03   1314s] Disable fast DP-INIT: end main density report
[02/15 06:08:03   1314s] Analysis Routing ...
[02/15 06:08:03   1314s] Report saved in file summaryReport/systolic_top.main.htm.ascii
[02/15 06:08:03   1314s] <CMD> set defOutLefVia 1
[02/15 06:08:03   1314s] <CMD> set defOutLefNDR 1
[02/15 06:08:03   1314s] <CMD> defOut -netlist -routing -allLayers ../outputs/systolic_top_final.def
[02/15 06:08:03   1314s] Writing DEF file '../outputs/systolic_top_final.def', current time is Sun Feb 15 06:08:03 2026 ...
[02/15 06:08:03   1314s] unitPerMicron=4000, dbgMicronPerDBU=0.000250, unitPerDBU=1.000000
[02/15 06:08:03   1314s] DEF file '../outputs/systolic_top_final.def' is written, current time is Sun Feb 15 06:08:03 2026 ...
[02/15 06:08:03   1314s] <CMD> saveNetlist ../outputs/systolic_top_final.v
[02/15 06:08:03   1314s] Writing Netlist "../outputs/systolic_top_final.v" ...
[02/15 06:08:03   1314s] <CMD> write_sdf ${OUTPUT_PATH}${DESIGN}_final.sdf
[02/15 06:08:03   1314s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[02/15 06:08:03   1314s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/15 06:08:03   1314s] AAE_INFO: resetNetProps viewIdx 0 
[02/15 06:08:03   1314s] Starting SI iteration 1 using Infinite Timing Windows
[02/15 06:08:03   1314s] Total CPU(s) requested: 8
[02/15 06:08:03   1314s] Total CPU(s) enabled with current License(s): 8
[02/15 06:08:03   1314s] Current free CPU(s): 1
[02/15 06:08:03   1314s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[02/15 06:08:03   1314s] [06:08:03.003224] periodic Lic check successful
[06:08:03.003224] Feature usage summary:
[06:08:03.016520]  Innovus_CPU_Opt  
[06:08:03.414375]   Innovus_Impl_System  

[02/15 06:08:03   1314s] Total CPU(s) now enabled: 16
[02/15 06:08:03   1314s] #################################################################################
[02/15 06:08:03   1314s] # Design Stage: PostRoute
[02/15 06:08:03   1314s] # Design Name: systolic_top
[02/15 06:08:03   1314s] # Design Mode: 45nm
[02/15 06:08:03   1314s] # Analysis Mode: MMMC OCV 
[02/15 06:08:03   1314s] # Parasitics Mode: SPEF/RCDB 
[02/15 06:08:03   1314s] # Signoff Settings: SI On 
[02/15 06:08:03   1314s] #################################################################################
[02/15 06:08:03   1315s] Setting infinite Tws ...
[02/15 06:08:03   1315s] First Iteration Infinite Tw... 
[02/15 06:08:03   1315s] Topological Sorting (REAL = 0:00:00.0, MEM = 7469.4M, InitMEM = 7469.4M)
[02/15 06:08:03   1315s] Start delay calculation (fullDC) (8 T). (MEM=3899.54)
[02/15 06:08:03   1315s] End AAE Lib Interpolated Model. (MEM=3907.722656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:08:03   1315s]  Report initialization with DMWrite ... (0, Worst)
[02/15 06:08:05   1328s] Total number of fetched objects 8728
[02/15 06:08:05   1328s] AAE_INFO-618: Total number of nets in the design is 8934,  100.0 percent of the nets selected for SI analysis
[02/15 06:08:06   1329s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[02/15 06:08:06   1329s] End delay calculation. (MEM=3941.6 CPU=0:00:13.1 REAL=0:00:03.0)
[02/15 06:08:06   1329s] End delay calculation (fullDC). (MEM=3941.6 CPU=0:00:13.5 REAL=0:00:03.0)
[02/15 06:08:06   1329s] Save waveform /home/kevinlevin/Projects/Neural_Network_Accelerator/PnR/innovus_temp_90654_039cdbe2-3503-470d-831c-b26547e686fc_raindrop_kevinlevin_r04Jfd/.AAE_IIFnhh/.AAE_90654_039cdbe2-3503-470d-831c-b26547e686fc/waveform.data...
[02/15 06:08:06   1329s] *** CDM Built up (cpu=0:00:14.5  real=0:00:03.0  mem= 7445.6M) ***
[02/15 06:08:06   1330s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3944.9M)
[02/15 06:08:06   1330s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/15 06:08:06   1330s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3944.9M)
[02/15 06:08:06   1330s] Starting SI iteration 2
[02/15 06:08:06   1330s] Start delay calculation (fullDC) (8 T). (MEM=3877.07)
[02/15 06:08:06   1330s] End AAE Lib Interpolated Model. (MEM=3877.074219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/15 06:08:06   1330s]  Report initialization with DMUpdate ... (1, Worst)
[02/15 06:08:07   1335s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 508. 
[02/15 06:08:07   1335s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:08:07   1335s] Total number of fetched objects 8728
[02/15 06:08:07   1335s] AAE_INFO-618: Total number of nets in the design is 8934,  16.4 percent of the nets selected for SI analysis
[02/15 06:08:07   1336s] Glitch Analysis: View view_tt -- Total Number of Nets Skipped = 508. 
[02/15 06:08:07   1336s] Glitch Analysis: View view_tt -- Total Number of Nets Analyzed = 8728. 
[02/15 06:08:07   1336s] Total number of fetched objects 8728
[02/15 06:08:07   1336s] AAE_INFO-618: Total number of nets in the design is 8934,  0.5 percent of the nets selected for SI analysis
[02/15 06:08:07   1336s] End delay calculation. (MEM=3979.12 CPU=0:00:05.8 REAL=0:00:01.0)
[02/15 06:08:07   1336s] End delay calculation. (MEM=3979.1 CPU=0:00:05.8 REAL=0:00:01.0)
[02/15 06:08:07   1336s] End delay calculation (fullDC). (MEM=3979.1 CPU=0:00:05.8 REAL=0:00:01.0)
[02/15 06:08:07   1336s] *** CDM Built up (cpu=0:00:05.8  real=0:00:01.0  mem= 6933.6M) ***
[02/15 06:08:08   1338s] <CMD> saveDesign ../outputs/systolic_top_innovus.dat
[02/15 06:08:08   1338s] The in-memory database contained RC information but was not saved. To save 
[02/15 06:08:08   1338s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/15 06:08:08   1338s] so it should only be saved when it is really desired.
[02/15 06:08:08   1338s] #% Begin save design ... (date=02/15 06:08:08, mem=3743.3M)
[02/15 06:08:08   1338s] % Begin Save ccopt configuration ... (date=02/15 06:08:08, mem=3743.4M)
[02/15 06:08:08   1339s] % End Save ccopt configuration ... (date=02/15 06:08:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=3744.2M, current mem=3744.2M)
[02/15 06:08:08   1339s] % Begin Save netlist data ... (date=02/15 06:08:08, mem=3744.3M)
[02/15 06:08:08   1339s] Writing Binary DB to ../outputs/systolic_top_innovus.dat.dat/vbin/systolic_top.v.bin in multi-threaded mode...
[02/15 06:08:08   1339s] % End Save netlist data ... (date=02/15 06:08:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=3746.6M, current mem=3746.6M)
[02/15 06:08:08   1339s] Saving symbol-table file in separate thread ...
[02/15 06:08:08   1339s] Saving congestion map file in separate thread ...
[02/15 06:08:08   1339s] Saving congestion map file ../outputs/systolic_top_innovus.dat.dat/systolic_top.route.congmap.gz ...
[02/15 06:08:08   1339s] % Begin Save AAE data ... (date=02/15 06:08:08, mem=3747.6M)
[02/15 06:08:08   1339s] Saving AAE Data ...
[02/15 06:08:08   1339s] % End Save AAE data ... (date=02/15 06:08:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=3747.6M, current mem=3746.9M)
[02/15 06:08:09   1339s] Saving preference file ../outputs/systolic_top_innovus.dat.dat/gui.pref.tcl ...
[02/15 06:08:09   1339s] Saving mode setting ...
[02/15 06:08:09   1339s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[02/15 06:08:09   1339s] Saving global file ...
[02/15 06:08:09   1340s] *info - save blackBox cells to lef file ../outputs/systolic_top_innovus.dat.dat/systolic_top.bbox.lef
[02/15 06:08:09   1340s] Saving Drc markers ...
[02/15 06:08:09   1340s] ... 476 markers are saved ...
[02/15 06:08:09   1340s] ... 140 geometry drc markers are saved ...
[02/15 06:08:09   1340s] ... 0 antenna drc markers are saved ...
[02/15 06:08:09   1340s] Saving special route data file in separate thread ...
[02/15 06:08:09   1340s] Saving PG file in separate thread ...
[02/15 06:08:09   1340s] Saving placement file in separate thread ...
[02/15 06:08:09   1340s] Saving route file in separate thread ...
[02/15 06:08:09   1340s] Saving property file in separate thread ...
[02/15 06:08:09   1340s] # Saving DCLS sp-data for 0 Insts.
[02/15 06:08:09   1340s] Saving PG file ../outputs/systolic_top_innovus.dat.dat/systolic_top.pg.gz, version#2, (Created by Innovus v23.14-s088_1 on Sun Feb 15 06:08:09 2026)
[02/15 06:08:09   1340s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/15 06:08:09   1340s] Saving property file ../outputs/systolic_top_innovus.dat.dat/systolic_top.prop
[02/15 06:08:09   1340s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[02/15 06:08:09   1340s] Save Adaptive View Pruning View Names to Binary file
[02/15 06:08:09   1340s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=6997.4M) ***
[02/15 06:08:09   1340s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=6997.4M) ***
[02/15 06:08:09   1340s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=6997.4M) ***
[02/15 06:08:09   1340s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[02/15 06:08:09   1340s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[02/15 06:08:09   1340s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=6981.4M) ***
[02/15 06:08:09   1340s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[02/15 06:08:09   1340s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[02/15 06:08:10   1340s] #Saving pin access data to file ../outputs/systolic_top_innovus.dat.dat/systolic_top.apa ...
[02/15 06:08:10   1340s] #
[02/15 06:08:10   1340s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[02/15 06:08:10   1340s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[02/15 06:08:10   1340s] % Begin Save power constraints data ... (date=02/15 06:08:10, mem=3761.5M)
[02/15 06:08:10   1340s] % End Save power constraints data ... (date=02/15 06:08:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=3761.5M, current mem=3761.5M)
[02/15 06:08:10   1340s] Generated self-contained design systolic_top_innovus.dat.dat
[02/15 06:08:11   1341s] #% End save design ... (date=02/15 06:08:11, total cpu=0:00:02.3, real=0:00:03.0, peak res=3764.0M, current mem=3764.0M)
[02/15 06:08:11   1341s] 
[02/15 06:08:11   1341s] *** Summary of all messages that are not suppressed in this session:
[02/15 06:08:11   1341s] Severity  ID               Count  Summary                                  
[02/15 06:08:11   1341s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/15 06:08:11   1341s] *** Message Summary: 1 warning(s), 0 error(s)
[02/15 06:08:11   1341s] 
[02/15 06:10:03   1352s] <CMD> gui_show_edge_number
[02/15 06:10:03   1352s] **WARN: (IMPSYT-3206):	No objects to show the edge number.
[02/15 06:12:19   1362s] <CMD> restoreDesign ../outputs/systolic_top_innovus.dat
[02/15 06:12:19   1362s] #% Begin load design ... (date=02/15 06:12:19, mem=3764.2M)
[02/15 06:12:19   1362s] **ERROR: (IMPSYT-7338):	The specified design session directory '/home/kevinlevin/Projects/Neural_Network_Accelerator/outputs/systolic_top_innovus.dat' could not be located as specified. Check your file system, correct the location, and try restoring the design again.
[02/15 06:12:19   1362s] 
[02/15 06:12:19   1362s] 
[02/15 06:12:19   1362s] ERROR: 
[02/15 06:12:19   1362s] 
[02/15 06:12:19   1362s] 
[02/15 06:12:19   1362s]     while executing
[02/15 06:12:19   1362s] "error $catchMsg"
[02/15 06:12:19   1362s]     (procedure "restoreDesign" line 36)
[02/15 06:12:19   1362s] 
[02/15 06:12:19   1362s] 
[02/15 06:14:39   1377s] <CMD> restoreDesign ../outputs/systolic_top_innovus.dat.dat
[02/15 06:14:39   1377s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/15 06:14:39   1377s] % Begin load design ... (date=02/15 06:14:39, mem=3767.2M)
[02/15 06:14:39   1377s] 
[02/15 06:14:39   1377s] 
[02/15 06:14:39   1377s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[02/15 06:14:39   1377s] 
[02/15 06:14:39   1377s] 
[02/15 06:14:39   1377s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[02/15 06:14:39   1377s] 
[02/15 06:14:39   1377s]     while executing
[02/15 06:14:39   1377s] "error $catchMsg"
[02/15 06:14:39   1377s]     (procedure "restoreDesign" line 36)
[02/15 06:14:39   1377s] 
[02/15 06:14:39   1377s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.

[02/15 06:15:06   1379s] 
[02/15 06:15:06   1379s] *** Memory Usage v#2 (Current mem = 6949.352M, initial mem = 839.785M) ***
[02/15 06:15:06   1379s] 
[02/15 06:15:06   1379s] *** Summary of all messages that are not suppressed in this session:
[02/15 06:15:06   1379s] Severity  ID               Count  Summary                                  
[02/15 06:15:06   1379s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[02/15 06:15:06   1379s] WARNING   IMPFP-6001           1  NO matching routing blockage found. Noth...
[02/15 06:15:06   1379s] WARNING   IMPEXT-6197         15  The Cap table file is not specified. Thi...
[02/15 06:15:06   1379s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[02/15 06:15:06   1379s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[02/15 06:15:06   1379s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[02/15 06:15:06   1379s] WARNING   IMPEXT-3518          3  The lower process node is set (using com...
[02/15 06:15:06   1379s] WARNING   IMPEXT-3032          3  Because the cap table file was not provi...
[02/15 06:15:06   1379s] WARNING   IMPSYT-3206          1  %s                                       
[02/15 06:15:06   1379s] ERROR     IMPSYT-7338          1  The specified design session directory '...
[02/15 06:15:06   1379s] ERROR     IMPVPA-22            1  verifyProcessAntenna failed to run becau...
[02/15 06:15:06   1379s] WARNING   IMPVPA-120           1  verifyProcessAntenna command is obsolete...
[02/15 06:15:06   1379s] WARNING   IMPVFG-1198          2  The number of CPUs requested %d is large...
[02/15 06:15:06   1379s] WARNING   IMPVFG-1212          1  -area values are outside the Die Area { ...
[02/15 06:15:06   1379s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/15 06:15:06   1379s] WARNING   IMPPP-528            8  ViaGen failed to add via %s.             
[02/15 06:15:06   1379s] WARNING   IMPPP-532          176  ViaGen Warning: The top layer and bottom...
[02/15 06:15:06   1379s] WARNING   IMPPP-610            8  The power planner failed to find a match...
[02/15 06:15:06   1379s] WARNING   IMPPP-4022           9  Option "-%s" is obsolete and has been re...
[02/15 06:15:06   1379s] WARNING   IMPPP-2030           4  Layer %s allows on grid right way wires ...
[02/15 06:15:06   1379s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[02/15 06:15:06   1379s] WARNING   IMPSR-4058           2  Sroute option: %s should be used in conj...
[02/15 06:15:06   1379s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[02/15 06:15:06   1379s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[02/15 06:15:06   1379s] WARNING   IMPSP-2041           5  Found %d fixed insts that could not be c...
[02/15 06:15:06   1379s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[02/15 06:15:06   1379s] WARNING   IMPOPT-7330          2  Net %s has fanout exceed delaycal_use_de...
[02/15 06:15:06   1379s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[02/15 06:15:06   1379s] WARNING   IMPTR-2106           1  There is no track defined on layer %s. T...
[02/15 06:15:06   1379s] WARNING   NRAG-41              2  The M1 user tracks are removed and regen...
[02/15 06:15:06   1379s] WARNING   NRAG-44              4  Track pitch is too small compared with l...
[02/15 06:15:06   1379s] WARNING   NRDB-2106            2  Ignoring layer %s MINIMUMCUT rule with W...
[02/15 06:15:06   1379s] WARNING   NRDB-2155            1  Layer %s doesn't have track defined in p...
[02/15 06:15:06   1379s] WARNING   NRDB-778             6  No multicut vias which meet all area rul...
[02/15 06:15:06   1379s] WARNING   NRDB-2322            2  There are no valid layers for shielding....
[02/15 06:15:06   1379s] WARNING   NRDB-411             6  spacing table for %s %s is already defin...
[02/15 06:15:06   1379s] WARNING   NRDB-2040            2  Rule %s doesn't specify any vias that sa...
[02/15 06:15:06   1379s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[02/15 06:15:06   1379s] WARNING   NRIF-82              1  When route_detail_post_route_swap_via is...
[02/15 06:15:06   1379s] ERROR     IMPIMEX-7031         1  %s more than once in the same Innovus se...
[02/15 06:15:06   1379s] WARNING   SDF-808              1  The software is currently operating in a...
[02/15 06:15:06   1379s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[02/15 06:15:06   1379s] WARNING   TECHLIB-1277         4  The %s '%s' has been defined for %s %s '...
[02/15 06:15:06   1379s] *** Message Summary: 315 warning(s), 3 error(s)
[02/15 06:15:06   1379s] 
[02/15 06:15:06   1379s] --- Ending "Innovus" (totcpu=0:23:00, real=0:17:43, mem=6949.4M) ---
