// Seed: 1428155888
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = -1;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    input uwire id_4,
    output tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri id_8,
    input wire id_9,
    id_27,
    input tri id_10,
    output tri0 void id_11,
    input wand id_12,
    input tri0 id_13,
    input tri1 id_14,
    input wand id_15,
    input tri0 id_16,
    input wire id_17,
    input uwire id_18,
    output wire id_19,
    output uwire id_20,
    output uwire id_21,
    output wor id_22,
    input tri0 id_23,
    input wor id_24,
    input uwire id_25
);
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27,
      id_27
  );
  assign id_22 = -1 ? -1 : id_12;
endmodule
