# FlashAttention-3: Fast and Accurate Attention with Asynchrony and Low-precision

## Abstract

## 

Attention, as a core layer of the ubiquitous Transformer architecture, is the bottleneck for large language models and long-context applications. FlashAttention elaborated an approach to speed up attention on GPUs through minimizing memory reads/writes. However, it has yet to take advantage of new capabilities present in recent hardware, with FlashAttention-2 achieving only 35% utilization on the H100 GPU. We develop three main techniques to speed up attention on Hopper GPUs: exploiting asynchrony of the Tensor Cores and TMA to (1) overlap overall computation and data movement via warp-specialization and (2) interleave block-wise matmul and softmax operations, and (3) block quantization and incoherent processing that leverages hardware support for FP8 low-precision. We demonstrate that our method, FlashAttention-3, achieves speedup on H100 GPUs by 1.5-2.0Ã— with FP16 reaching up to 740 TFLOPs/s (75% utilization), and with FP8 reaching close to 1.2 PFLOPs/s. We validate that FP8 FlashAttention-3 achieves 2.6Ã— lower numerical error than a baseline FP8 attention.

## Introduction

For the Transformer architecture [[59]](#b58), the attention mechanism constitutes the primary computational bottleneck, since computing the self-attention scores of queries and keys has quadratic scaling in the sequence length. Scaling attention to longer context will unlock new capabilities (modeling and reasoning over multiple long documents [[24,](#b23)[43,](#b42)[50]](#b49) and files in large codebases [[30,](#b29)[48]](#b47)), new modalities (high-resolution images [[11]](#), audio [[23]](#b22), video [[25]](#b24)), and new applications (user interaction with long history [[53]](#b52), agent workflow with long horizon [[62]](#b61)). This has generated significant interest in making attention faster in the long-context regime, including by approximation [[14,](#)[27,](#b26)[56]](#b55) and software optimization ( [[17,](#b16)[29,](#b28)[45]](#b44)), or even alternative architectures [[22,](#b21)[42,](#b41)[55]](#b54).

In this work, we build on the work of Dao et al. [[17]](#b16) on developing exact-attention algorithms that integrate knowledge of the GPU's execution model and hardware characteristics into their high-level design. In [[17]](#b16), [Dao et al.](#) introduced FlashAttention, a novel tiling strategy for parallelizing attention that eliminates intermediate reads/writes to slow global memory through fusing all of the attention operations into a single GPU kernel. Dao [[15]](#b14) restructured the algorithm as FlashAttention-2 to also parallelize over the sequence length dimension and perform the inner loop of the forward pass over blocks of the key and value matrices, thus improving the occupancy and distribution of work on the GPU. However, we observe that FlashAttention-2 nonetheless achieves poor utilization on newer GPUs relative to optimized matrix-multiplication (GEMM) kernels, such as 35% vs. 80-90% on the Hopper H100 GPU. Partially, this may be attributed to implementation-level differences, such as not using Hopper-specific instructions in place of Ampere ones when targeting the Tensor Cores. Several work such as ThunkerKitten [[52]](#b51) and cuDNN 9 [[39]](#b38) has shown that with Hopper-specific instructions and tile-based abstractions, one can speedup attention computation and simplify the implementation.

More fundamentally, FlashAttention-2's algorithm adheres to a simplified synchronous model and makes no explicit use of asynchrony and low-precision in its design. Asynchrony is a result of hardware specialization to accelerate the most important operations in a ML workload: specific hardware units performing matrix multiplication (Tensor Cores) or memory loading (Tensor Memory Accelerator -TMA), separate from the rest of the CUDA cores performing logic, integer, and floating point computation. Low precision such as FP8 in Hopper and FP4 in Blackwell, continuing the trend of FP16 (Pascal in 2017) and BF16 (Ampere in 2020), is a proven technique to get double or quadruple throughput for the same power and chip area. We review the capabilities afforded by Hopper in these directions in Â§ 2.2. The technical challenge is to redesign FlashAttention-2 to make use of these hardware features: asynchrony requires overlapping computation between matmul and softmax even though one depends on the output of the other, and low-precision requires care to minimize quantization error, especially in the case of outlier features in LLMs [[20,](#b19)[54]](#b53).

To this end, we propose FlashAttention-3, which contributes and synthesizes three new ideas to further improve performance on newer GPU architectures: 1   1. Producer-Consumer asynchrony: We define a warp-specialized software pipelining scheme that exploits the asynchronous execution of data movement and Tensor Cores by splitting producers and consumers of data into separate warps, thereby extending the algorithm's ability to hide memory and instruction issue latencies.

2. Hiding softmax under asynchronous block-wise GEMMs: We overlap the comparatively low-throughput non-GEMM operations involved in softmax, such as floating point multiply-add and exponential, with the asynchronous WGMMA instructions for GEMM. As part of this, we rework the FlashAttention-2 algorithm to circumvent certain sequential dependencies between softmax and the GEMMs. For example, in the 2-stage version of our algorithm, while softmax executes on one block of the scores matrix, WGMMA executes in the asynchronous proxy to compute the next block.

## Hardware-accelerated low-precision GEMM:

We adapt the forward pass algorithm to allow for targeting the FP8 Tensor Cores for GEMM, nearly doubling the measured TFLOPs/s. This requires bridging the different layout conformance requirements of WGMMA in terms of how blocks of FP32 accumulator and FP8 operand matrices are assumed to be laid out in memory. We use the techniques of block quantization and incoherent processing to mitigate the loss of accuracy that results from moving to FP8 precision.

To validate our method empirically, we benchmark FlashAttention-3 on the H100 SXM5 GPU over a range of parameters and show that (1) FP16 achieves 1.5-2.0Ã— speedup over FlashAttention-2 in the forward pass (reaching up to 740 TFLOPs/s) and 1.5-1.75Ã— in the backward pass, (2) FP8 achieves close to 1.2 PFLOPs/s, and (3) for large sequence length, FP16 outperforms and FP8 is competitive 2 with a state-of-the-art implementation of attention from NVIDIA's cuDNN library. We also validate that FP16 FlashAttention-3 yields the same numerical error as FlashAttention-2 and is better than the standard attention implementation as intermediate results (e.g., softmax rescaling) are kept in FP32. Moreover, FP8 FlashAttention-3 with block quantization and incoherent processing is 2.6Ã— more accurate than standard attention with per-tensor quantization in cases with outlier features.

We open-source FlashAttention-3 with a permissive license 3 and plan to integrate it with PyTorch and Hugging Face libraries to benefit the largest number of researchers and developers.

where softmax is applied row-wise and one typically sets ğ›¼ = 1/ âˆš ğ‘‘ as the scaling factor. In practice, we subtract rowmax(S) from S to prevent numerical instability with the exponential function. For multi-head attention (MHA), each head has its own set of query, key and value projections, and this computation parallelizes across multiple heads and batches to produce the full output tensor. Now let ğœ™ be a scalar loss function and let d(-) = ğœ•ğœ™/ğœ• (-) be notation for the gradient. Given the output gradient dO âˆˆ R ğ‘ Ã—ğ‘‘ , we compute dQ, dK, and dV according to the chain rule as follows:

$dV = P âŠ¤ dO âˆˆ R ğ‘ Ã—ğ‘‘ dP = dOV âŠ¤ âˆˆ R ğ‘ Ã— ğ‘ dS = dsoftmax(dP) âˆˆ R ğ‘ Ã— ğ‘ dQ = ğ›¼dSK âˆˆ R ğ‘ Ã—ğ‘‘ dK = ğ›¼dS âŠ¤ Q âˆˆ R ğ‘ Ã—ğ‘‘ ,$Here, we have that dğ‘  = (diag( ğ‘) -ğ‘ ğ‘ âŠ¤ )dğ‘ for ğ‘ = softmax(ğ‘ ) as a function of a vector ğ‘ , and we write dsoftmax(dP) for this formula applied row-wise. Finally, this computation again parallelizes across the number of heads and batches for the backward pass of MHA.

## GPU hardware characteristics and execution model

We describe the aspects of the GPU's execution model relevant for FlashAttention-3, with a focus on the NVIDIA Hopper architecture as a concrete instantiation of this model.

## Memory hierarchy:

The GPU's memories are organized as a hierarchy of data locales, with capacity inversely related to bandwidth (Table [1](#tab_0)) [4](#foot_0) . Global memory (GMEM), also known as HBM, is the off-chip DRAM accessible to all streaming multiprocessors (SMs). Data from GMEM gets transparently cached into an on-chip L2 cache. Next, each SM contains a small on-chip, programmer-managed highly banked cache called shared memory (SMEM). Lastly, there is the register file within each SM.

Thread hierarchy: The GPU's programming model is organized around logical groupings of execution units called threads. From the finest to coarsest level, the thread hierarchy is comprised of threads, warps (32 threads), warpgroups (4 contiguous warps), threadblocks (i.e., cooperative thread arrays or CTAs), threadblock clusters (in Hopper), and grids.

These two hierarchies are closely interlinked. Threads in the same CTA are co-scheduled on the same SM, and CTAs in the same cluster are co-scheduled on the same GPC. SMEM is directly addressable by all threads within a CTA, whereas each thread has at most 256 registers (RMEM) private to itself. Asynchrony and warp-specialization: GPUs are throughput processors that rely on concurrency and asynchrony to hide memory and execution latencies. For async memory copy between GMEM and SMEM, Hopper has the Tensor Memory Accelerator (TMA) as a dedicated hardware unit [[38, Â§7.29]](#). Furthermore, unlike prior architectures such as Ampere, the Tensor Core of Hopper, exposed via the warpgroup-wide WGMMA instruction [[40, Â§9.7.14]](#), is also asynchronous and can source its inputs directly from shared memory.

Hardware support for asynchrony allows for warp-specialized kernels, where the warps of a CTA are divided into producer or consumer roles that only ever issue either data movement or computation. Generically, this improves the compiler's ability to generate optimal instruction schedules [[4]](#). In addition, Hopper supports the dynamic reallocation of registers between warpgroups via setmaxnreg [40, Â§9.7.17.1], so those warps doing MMAs can obtain a larger share of RMEM than those just issuing TMA (for which only a single thread is needed).

Low-precision number formats: Modern GPUs have specialized hardware units for accelerating low-precision computation. For example, the WGMMA instruction can target the FP8 Tensor Cores on Hopper to deliver 2x the throughput per SM when compared to FP16 or BF16.

However, correctly invoking FP8 WGMMA entails understanding the layout constraints on its operands. Given a GEMM call to multiply ğ´ Ã— ğµ âŠ¤ for an ğ‘€ Ã— ğ¾-matrix ğ´ and an ğ‘ Ã— ğ¾-matrix ğµ, we say that the ğ´ or ğµ operand is mn-major if it is contiguous in the outer ğ‘€ or ğ‘ dimension, and k-major if is instead contiguous in the inner ğ¾-dimension. Then for FP16 WGMMA, both mn-major and k-major input operands are accepted for operands in SMEM, but for FP8 WGMMA, only the k-major format is supported. Moreover, in situations such as attention where one wants to fuse back-to-back GEMMs in a single kernel, clashing FP32 accumulator and FP8 operand layouts pose an obstacle to invoking dependent FP8 WGMMAs.

In the context of attention, these layout restrictions entail certain modifications to the design of an FP8 algorithm, which we describe in Â§ 3.3. 

## Standard Attention and Flash Attention

## FlashAttention-3: Algorithm

In this section, we describe the FlashAttention-3 algorithm. For simplicity, we focus on the forward pass, with the backward pass algorithm described in Appendix B.1. We first indicate how to integrate warp-specialization with a circular SMEM buffer into the base algorithm of FlashAttention-2. We then explain how to exploit asynchrony of WGMMA to define an overlapped GEMM-softmax 2-stage pipeline. Finally, we describe the modifications needed for FP8, both in terms of layout conformance and accuracy via block quantization and incoherent processing.

## Producer-Consumer asynchrony through warp-specialization and pingpong scheduling

Warp-specialization As with FlashAttention-2, the forward pass of FlashAttention-3 is embarrassingly parallel in the batch size, number of heads, and query sequence length. Thus, it will suffice to give a CTA-level view of the algorithm, which operates on a tile Q ğ‘– of the query matrix to compute the corresponding tile O ğ‘– of the output. To simplify the description, we first give the warp-specialization scheme with a circular SMEM buffer that does not have in addition the GEMM-softmax overlapping. Let ğ‘‘ be the head dimension, ğ‘ the sequence length, and fix a query block size

$ğµ ğ‘Ÿ to divide Q into ğ‘‡ ğ‘Ÿ = âŒˆ ğ‘ ğµ ğ‘Ÿ âŒ‰ blocks Q 1 , .., Q ğ‘‡ ğ‘Ÿ .$Algorithm 1 FlashAttention-3 forward pass without intra-consumer overlapping -CTA view

Require:

$Matrices Q ğ‘– âˆˆ R ğµ ğ‘Ÿ Ã—ğ‘‘ and K, V âˆˆ R ğ‘ Ã—ğ‘‘ in$HBM, key block size ğµ ğ‘ with ğ‘‡ ğ‘ = âŒˆ ğ‘ ğµ ğ‘ âŒ‰. 1: Initialize pipeline object to manage barrier synchronization with ğ‘ -stage circular SMEM buffer. 2: if in producer warpgroup then 3:

Deallocate predetermined number of registers.

## 4:

Issue load Q ğ‘– from HBM to shared memory.

## 5:

Upon completion, commit to notify consumer of the load of Q ğ‘– .

## 6:

for 0 â‰¤ ğ‘— < ğ‘‡ ğ‘ do 7:

Wait for the ( ğ‘— % ğ‘ )th stage of the buffer to be consumed.

## 8:

Issue loads of K ğ‘— , V ğ‘— from HBM to shared memory at the ( ğ‘— % ğ‘ )th stage of the buffer.

## 9:

Upon completion, commit to notify consumers of the loads of K ğ‘— , V ğ‘— . Reallocate predetermined number of registers as function of number of consumer warps.

## 13:

On-chip, initialize O ğ‘– = (0) âˆˆ R ğµ ğ‘Ÿ Ã—ğ‘‘ and â„“ ğ‘– , ğ‘š ğ‘– = (0), (-âˆ) âˆˆ R ğµ ğ‘Ÿ .

## 14:

Wait for Q ğ‘– to be loaded in shared memory.

## 15:

for 0 â‰¤ ğ‘— < ğ‘‡ ğ‘ do 16:

Wait for K ğ‘— to be loaded in shared memory.   Wait for V ğ‘— to be loaded in shared memory.

## 21:

Compute

$O ğ‘– = diag(exp(ğ‘š old ğ‘– -ğ‘š ğ‘– )) -1 O ğ‘– + P ( ğ‘— )$ğ‘– V ğ‘— (RS-GEMM). Commit and wait.

## 22:

Release the ( ğ‘— % ğ‘ )th stage of the buffer for the producer.

## 23:

end for 24:

Compute O ğ‘– = diag(â„“ ğ‘– ) -1 O ğ‘– and ğ¿ ğ‘– = ğ‘š ğ‘– + log(â„“ ğ‘– ).

## 25:

Write O ğ‘– and ğ¿ ğ‘– to HBM as the ğ‘–th block of O and ğ¿.

## 26: end if

For our implementation of Algorithm 1 on Hopper, we use setmaxnreg for (de)allocations, TMA for loads of Q ğ‘– and {K ğ‘— , V ğ‘— } 0â‰¤ ğ‘—<ğ‘‡ ğ‘ , and WGMMA to execute the GEMMs in the consumer mainloop, with the SS or RS prefix indicating whether the first operand is sourced from shared memory or register file. For interpreting the execution flow of Algorithm 1, note that issuing TMA loads does not stall on the completion of other loads due to asynchrony. Moreover, in the producer mainloop, no waits will be issued for the first ğ‘  iterations as the buffer gets filled.

Pingpong scheduling The asynchronous nature of WGMMA and TMA, along with warp-specialization, opens up the opportunity to overlap the softmax computation of one warpgroup with the GEMM of another warpgroup. To motivate this, notice that non-matmul operations have much lower throughput than matmul operations on modern hardware accelerators. As an example, the H100 SXM5 GPU has 989 TFLOPS of FP16 matmul but only 3.9 TFLOPS of special functions such as exponential [5](#foot_1) (necessary for softmax). For the attention forward pass in FP16 with head dimension 128, there are 512x more matmul FLOPS compared to exponential operations, but the exponential has 256x lower throughput, so exponential can take 50% of the cycle compared to matmul. The situation is even worse with FP8, where the matmul throughput doubles but the exponential throughput stays the same.

Since the exponential is performed by a separate hardware unit (the multi-function unit), ideally we'd want the exponential calculation to be scheduled when the Tensor Cores are performing the matmul. To do so, we use synchronization barriers (bar.sync instructions) to force the GEMMs (GEMM1 -PV of one iteration, and GEMM0 -QK âŠ¤ of the next iteration) of warpgroup 1 to be scheduled before the GEMMs of warpgroup 2. As a result, the softmax of warpgroup 1 will be scheduled while warpgroup 2 is performing its GEMMs. Then the roles swap, with warpgroup 2 doing softmax while warpgroup 1 doing GEMMs (hence, "pingpong" scheduling). This is illustrated in Fig. [1](#fig_5). Though in practice the pingpong scheduling is not as clean as depicted in the figure, we generally find this to improve performance (e.g., from 570 TFLOPS to 620-640 TFLOPS for FP16 forward with head dimension 128 and sequence length 8192). Attention variants For multi-query attention [[51]](#b50) and grouped query attention [[3]](#), we follow the approach in FlashAttention-2 and adjust the tensor indexing to avoid duplicating K and V in HBM.

## Intra-warpgroup overlapping GEMMs and softmax

Even within one warpgroup, we can overlap some instructions in the softmax with some instructions in the GEMMs. We describe one technique to do so.

In the attention algorithm, operations within the inner loop (main loop) have sequential dependencies that impede parallelization within a single iteration. For example, (local) softmax (lines 18 to 19) relies on the output S ( ğ‘— ) ğ‘– of the first GEMM, while the second GEMM takes its result P ( ğ‘— ) ğ‘– as an operand. Indeed, the wait statements in lines 17 and 21 of Algorithm 1 serialize the execution of softmax and GEMMs. However, we can break these dependencies by pipelining across iterations through additional buffers in registers. Pursuing this idea, we propose the following two-stage[foot_2](#foot_2) GEMM-softmax pipelining algorithm: Wait for K ğ‘— to be loaded in shared memory.

## 9:

Compute S next = Q ğ‘– K ğ‘‡ ğ‘— using WGMMA. Commit but do not wait.

## 10:

Wait for V ğ‘— -1 to be loaded in shared memory.

11:

Compute O ğ‘– = O ğ‘– + Pcur V ğ‘— -1 using WGMMA. Commit but do not wait.

12:

Wait for the WGMMA Q ğ‘– K ğ‘‡ ğ‘— .

13:

Compute ğ‘š ğ‘– , Pnext and â„“ ğ‘– based on S next .

## 14:

Wait for the WGMMA Pcur V ğ‘— -1 and then rescale O ğ‘–

## 15:

Release the ( ğ‘— % ğ‘ )th, resp. ( ğ‘— -1 % ğ‘ )th stage of the buffer for K, resp. V.

## 16:

Copy S next to S cur . 17: end for 18: Wait for V ğ‘‡ ğ‘ -1 to be loaded in shared memory. Algorithm 2 functions as a replacement for the consumer path of Algorithm 1 to comprise the complete FlashAttention-3 algorithm for FP16 precision. At a high-level, we use WGMMA as a metonym for asynchronous GEMM. Within the mainloop (lines 8 to 16), the second WGMMA operation of iteration ğ‘— (line 11) is overlapped with softmax operations from iteration ğ‘— + 1 (line 13).

While the pipelined structure illustrated above offers theoretical performance gains, there are several practical aspects to consider:

Compiler reordering The pseudocode represents an idealized execution order but the compiler (NVCC) often rearranges instructions for optimization. This can disrupt the carefully crafted WGMMA and non-WGMMA operation pipelining sequence, potentially leading to unexpected behavior or diminished performance gains. An analysis of the SASS code shows that the compiler generates overlapped code as expected (Section B.2).

Register pressure To maintain optimal performance, register spilling should be minimized. However, the 2-stage pipeline requires additional registers to store intermediate results and maintain context between stages. Specifically, an extra S next must be kept in registers, leading to extra register usage of size ğµ ğ‘Ÿ Ã— ğµ ğ‘ Ã— sizeof(float) per threadblock. This increased register demand may conflict with using larger block sizes (another common optimization), which is also register-hungry. In practice, trade-offs should be made based on profiling results.

## 3-stage pipelining

Extending the 2-stage algorithm described above, we propose a 3-stage variant that would further overlap the second WGMMA with softmax. While this approach offers the potential for even higher Tensor Core utilization, it requires even more registers due to an additional stage in the pipeline, making the trade-off between tile size and pipeline depth more difficult to balance. A detailed description of the 3-stage algorithm and its evaluation results can be found in Appendix B.3.

## Low-precision with FP8

Efficiency: layout transformations. Computing the forward pass of FlashAttention-3 in FP8 precision poses additional challenges not encountered for FP16 in terms of layout conformance. T0 {d0, d1} T1 {d0, d1} T0 {d4, d5} T1 {d4, d5} T2 {d0, d1} T3 {d0, d1} T2 {d4, d5} T3 {d4, d5} T0 {d2, d3} T1 {d2, d3} T0 {d6, d7} T1 {d6, d7} T2 {d2, d3} T3 {d2, d3} T2 {d6, d7} T3 {d6, d7} T0 {a0, a1} T0 {a2, a3} T1 {a0, a1} T1 {a2, a3} T2 {a0, a1} T2 {a2, a3} T3 {a0, a1} T3 {a2, a3} T0 {a4, a5} T0 {a6, a7} T1 {a4, a5} T1 {a6, a7} T2 {a4, a5} T2 {a6, a7} T3 {a4, a5} T3 {a6, a7} First, we note that the input tensors Q, K, and V are typically given as contiguous in the head dimension, while to satisfy the k-major constraint on FP8 WGMMA for the second GEMM we need V, or rather the tiles of V loaded into SMEM, to be contiguous in the sequence length dimension. Since the TMA load itself cannot change the contiguous dimension, we then need to either (1) transpose V in GMEM as a pre-processing step, or (2) do an in-kernel transpose of tiles of V after loading them into SMEM. To implement option (1), we can either (1a) fuse the transpose to the epilogue of a preceding step such as the rotary embedding, or (1b) call a standalone pre-processing transpose kernel[foot_3](#foot_3) to exchange the strides of the sequence length and head dimensions. However, (1a) is difficult to integrate into a standard library, and (1b) is too wasteful in a memory-bound situation such as inference.

Instead, for FP8 FlashAttention-3 we opt for option [(2)](#). For the in-kernel transpose, we take advantage of the LDSM (ldmatrix) and STSM (stmatrix) instructions, which involve a warp of threads collectively loading SMEM to RMEM and storing RMEM to SMEM at a granularity of 128 bytes. [8](#foot_4) The LDSM/STSM instructions are both register efficient, allowing us to execute them in the producer warpgroup, and capable of transposing layouts when doing memory copy. Moreover, after the first iteration we can arrange for the transpose of the next V tile to be executed in the shadow of the two WGMMAs that involve the preceding V and current K tile.

Second, we observe that unlike with FP16, the memory layout of the FP32 accumulator of an FP8 WGMMA is different from that assumed for its operand A when held in registers. We depict fragments of these two layouts in Fig. [3](#fig_8) and Fig. [4](#fig_9), where the entries are held in registers per thread in the listed order. By using byte permute instructions, we can then transform the first WGMMA's accumulator into a format suitable for the second WGMMA, and compatibly with the layout of the V tile produced by the in-kernel transpose. Specifically, with reference to Fig. [3](#fig_8), we change the order in sequence to {d0 d1 d4 d5 d2 d3 d6 d7}, and this register permutation is then replicated over every 8 bytes. In terms of the logical shape of the P tile, this manuever permutes its columns (e.g., columns 0189 now become the first four columns). For WGMMA to then compute the correct output tile, we can correspondingly arrange for the in-kernel transpose to write out a matching row permutation of the V tile. [9](#foot_5)Accuracy: block quantization and incoherent processing. With FP8 (e4m3) format, one only uses 3 bits to store the mantissa and 4 bits for the exponent. This results in higher numerical error than FP16/BF16. Moreover, large models typically have outlier values [[20,](#b19)[54]](#b53) that are much larger in magnitude than most other values, making quantization difficult. One typically use per-tensor scaling [[37]](#b36) by keeping one scalar per tensor (e.g., one for Q, for K, and for V). To reduce the numerical error of attention in FP8, we employ two techniques:

1. Block quantization: we keep one scalar per block, so that for each of Q, K, V we split the tensor into blocks of size ğµ ğ‘Ÿ Ã— ğ‘‘ or ğµ ğ‘ Ã— ğ‘‘ and quantize them separately. This quantization can be fused with an operation right before attention (e.g., rotary embedding) with no additional slow down (since rotary embedding is memory-bandwidth bound). As the FlashAttention-3 algorithm naturally operates on blocks, we can scale each block of S to account for this block quantization at no computation cost.

2. Incoherent processing: to even out outliers, we multiply Q and K with a random orthogonal matrix M before quantizing to FP8. Since M is orthogonal, MM âŠ¤ = ğ¼ and so (QM) (KM) âŠ¤ = QK âŠ¤ , i.e., multiplying both Q and K with M does not change the attention output. This serves to "spread out" the outliers since each entry of QM or KM is a random sum of entries of Q or K, thus reducing quantization error. In practice, we follow Chee et al. [[9]](#b8) and Tseng et al. [[58]](#b57) and choose M to be the product of random diagonal matrices of Â±1 and a Hadamard matrix, which can be multiplied in ğ‘‚ (ğ‘‘ log ğ‘‘) instead of ğ‘‚ (ğ‘‘ 2 ), and can also be fused with the rotary embedding at no extra computation cost.

We validate that these two techniques reduces numerical error by up to 2.6Ã— in Â§ 4.3.

## Empirical Validation

We use the primitives from CUTLASS [[57]](#b56) such as WGMMA and TMA abstractions to implement FlashAttention-3 and evaluate its efficiency and accuracy.

â€¢ Benchmarking attention. We measure the runtime of FlashAttention-3 across different sequence lengths and compare it to a standard implementation in PyTorch, FlashAttention-2, FlashAttention-2 in Triton (which uses H100-specific instructions), as well as a vendor's implementation of FlashAttention-2 optimized for H100 GPUs from cuDNN. We confirm that FlashAttention-3 is up to 2.0Ã— faster than FlashAttention-2 and 1.5Ã— faster than FlashAttention-2 in Triton. FlashAttention-3 reaches up to 740 TFLOPs/s, 75% of the theoretical maximum TFLOPs/s on H100 GPUs.

â€¢ Ablation study. We confirm that our algorithmic improvements with warp-specialization and GEMM-softmax pipelining contribute to the speedup of FlashAttention-3.

â€¢ Accuracy of FP8 attention. We validate that block quantization and incoherent processing reduces the numerical error of FP8 FlashAttention-3 by 2.6Ã—.

## Benchmarking Attention

We measure the runtime of different attention methods on an H100 80GB SXM5 GPU for different settings (without / with causal mask, head dimension 64 or 128) for FP16 inputs. We report the results in Fig. [5](#fig_10) and Fig. [6](#), showing that FlashAttention-3 is around 1.5-2.0Ã— faster than FlashAttention-2 in the forward pass and 1.5-1.75Ã— faster in the backward pass. Compared to a standard attention implementation, FlashAttention-3 can be up to 3-16Ã— faster. For medium and long sequences (1k and above), FlashAttention-3 even surpasses the speed of a vendor's library (cuDNN -closed source) that has been optimized for H100 GPUs.

Benchmark settings: We vary the sequence length as 512, 1k, ..., 16k, and set batch size so that the total number of tokens is 16k. We set the hidden dimension to 2048, and head dimension to be either 64, 128, or 256 (i.e., 32 heads, 16 heads, or 8 heads). To calculate the FLOPs of the forward pass, we use:

$4 â€¢ seqlen 2 â€¢ head dimension â€¢ number of heads.$With causal masking, we divide this number by 2 to account for the fact that approximately only half of the entries are calculated. To get the FLOPs of the backward pass, we multiply the forward pass FLOPs by 2.5 (since there are 2 matmuls in the forward pass and 5 matmuls in the backward pass, due to recomputation). We also measure the runtime for FP8 for the forward pass under similar settings. We report the results for headdim 256 in Fig. [7](#fig_11) and give the full results in Appendix C.2.

## Ablation Study: 2-Stage Pipelining Experiments

We ablate both the 2-stage WGMMA-softmax pipelining and warp-specialization for non-causal FP16 FlashAttention-3 with fixed parameters {batch, seqlen, nheads, hdim} = {4, 8448, 16, 128}. The result in

Table 2 confirms that our algorithmic improvements (asynchrony with warp-specialization and overlapping between GEMM and softmax) lead to significant speedup, from 570 to 661 TFLOPs. 512 1k 2k 4k 8k 16k Sequence length 200 400 600 Speed (TFLOPs/s) 52 63 67 72 73 OOM 282 306 318 321 322 324 340 382 396 400 401 403 335 373 395 408 412 413 333 392 460 476 496 497 Attention forward speed, head dim 64 (H100 80GB SXM5) Standard attention FlashAttention-2 Triton cuDNN FlashAttention-3 (a) Forward, without causal mask, head dim 64 512 1k 2k 4k 8k 16k Sequence length 200 400 600 Speed (TFLOPs/s) 16 18 18 18 18 OOM 180 229 262 284 295 299 152 291 342 363 376 363 225 288 334 363 379 388 197 265 371 420 460 473 Attention forward speed, head dim 64 (H100 80GB SXM5) Standard attention FlashAttention-2 Triton cuDNN FlashAttention-3 (b) Forward, with causal mask, head dim 64 512 1k 2k 4k 8k 16k Sequence length 200 400 600 Speed (TFLOPs/s) 74 100 119 133 139 OOM 309 350 362 368 370 370 323 372 389 389 392 395 497 574 617 609 600 595 467 565 625 638 646 648 Attention forward speed, head dim 128 (H100 80GB SXM5) Standard attention FlashAttention-2 Triton cuDNN FlashAttention-3 (c) Forward, without causal mask, head dim 128 512 1k 2k 4k 8k 16k Sequence length 200 400 600 Speed (TFLOPs/s) 26 31 34 35 35 OOM 191 260 298 319 333 335 146 273 323 353 369 378 315 410 484 518 529 539 292 423 521 579 602 616 Attention forward speed, head dim 128 (H100 80GB SXM5) Standard attention FlashAttention-2 Triton cuDNN FlashAttention-3 (d) Forward, with causal mask, head dim 128 512 1k 2k 4k 8k 16k Sequence length 200 400 600 Speed (TFLOPs/s) 275 313 321 323 324 326 470 546 580 581 580 581 482 627 707 736 746 756 Attention forward speed, head dim 256 (H100 80GB SXM5) FlashAttention-2 cuDNN FlashAttention-3 (e) Forward, without causal mask, head dim 256 512 1k 2k 4k 8k 16k Sequence length 200 400 600 Speed (TFLOPs/s) 208 251 278 293 297 298 308 391 450 483 497 509 286 427 537 612 628 642 Attention forward speed, head dim 256 (H100 80GB SXM5) FlashAttention-2 cuDNN FlashAttention-3 (f) Forward, with causal mask, head dim 256 

## Numerical Error Validation

As there has been interest in the numerical error [[21]](#b20) of FlashAttention, we compare FlashAttention-2, FlashAttention-3, and a standard implementation of attention against a reference implementation in FP64.

To simulate outlier features and activations in LLMs [20, 54], we generate the entries of Q, K, V with the following 512 1k 2k 4k 8k 16k Sequence length 200 400 600 Speed (TFLOPs/s) 68 76 88 92 95 OOM 198 238 264 279 287 291 266 348 395 417 432 433 272 363 422 453 472 474 Attention backward speed, head dim 64 (H100 80GB SXM5) Standard attention FlashAttention-2 cuDNN FlashAttention-3 (a) Backward, without causal mask, head dim 64 512 1k 2k 4k 8k 16k Sequence length 200 400 600 Speed (TFLOPs/s) 104 131 159 174 181 OOM 214 260 291 310 318 322 305 408 465 499 518 516 316 424 501 542 559 561 Attention backward speed, head dim 128 (H100 80GB SXM5) Standard attention FlashAttention-2 cuDNN FlashAttention-3 (b) Backward, without causal mask, head dim 128 Figure 6: Attention backward speed (FP16/BF16) on H100 GPU 512 1k 2k 4k 8k 16k Sequence length 400 800 1200 Speed (TFLOPs/s) 529 664 766 854 897 903 686 878 1001 1087 1122 1139 510 744 931 966 1151 1171 Attention forward speed, head dim 256 (H100 80GB SXM5)

Triton cuDNN FlashAttention-3 (a) Forward, without causal mask, head dim 256 512 1k 2k 4k 8k 16k Sequence length 400 800 1200 Speed (TFLOPs/s) 299 425 520 591 628 663 304 449 768 1015 1056 1099 329 521 703 856 960 1024 Attention forward speed, head dim 256 (H100 80GB SXM5)

Triton cuDNN FlashAttention-3 (b) Forward, with causal mask, head dim 256  N (0, 1) + N (0, 100) â€¢ Bernoulli(0.001).

That is, each entry is normally distributed with zero mean and standard deviation 1, but for 0.1% of entries we add an independent term that's normally distributed with standard deviation 10. We then measure the root mean squared error (RMSE) in

Table 3. In FP16, both FlashAttention-2 and FlashAttention-3 achieves 1.7Ã— lower RMSE compared to the standard implementation since intermediate results (softmax) are kept in FP32. The baseline attention in FP8 uses per-tensor scaling, with matmul accumulator in FP32 and intermediate softmax results kept in FP16. Thanks to block quantization and incoherent processing, FlashAttention-3 in FP8 is 2.6Ã— more accurate than this baseline. 

## Dicussion, Limitations, Conclusion

With FlashAttention-3, we have demonstrated that new programming techniques and hardware features such as asynchrony and low-precision can have a dramatic impact on the efficiency and accuracy of attention. We are able to speed up attention by 1.5-2.0Ã— times compared to FlashAttention-2, and reduce FP8 numerical error by 2.6Ã— compared to standard per-tensor quantization. Some limitations of our work that we hope to address in the future include: optimizing for LLM inference, integrating a persistent kernel design into the FP8 kernel, [10](#foot_6) and understanding the effects of low-precision attention in large-scale training. Though we have focused on Hopper GPUs in this work, we expect that the techniques developed here will apply to other hardware accelerators. We hope that a faster and more accurate primitive such as attention will unlock new applications in long-context tasks.

## B Addition Details on Algorithms

## B.1 Asynchrony Through Warp Specialization for the Backward Pass

Similar to the forward pass Â§ 3.1, we use warp specialization to handle asynchrony. Instead of just a simple producer-consumer pattern in the forward pass, we add one extra role of a dQ writer, since we need to accumulate the value of dQ produced by each thread block to the global value of dQ. This dQ accumulation introduces memory contention (many thread blocks writing to the same location) so having a separate warp to handle this (along with asynchrony) will avoid blocking the rest of the warps in the thread block to perform the next computation (matmul). We include the backward pass with warp specialization in Algorithm 3.

Algorithm 3 FlashAttention-3 backward pass with warp specialization Require: Matrices Q, K, V, O, dO âˆˆ R ğ‘ Ã—ğ‘‘ in HBM, logsumexp vector ğ¿ âˆˆ R ğ‘ in HBM, block sizes ğµ ğ‘ , ğµ ğ‘Ÿ . 1: In a preprocessing kernel, compute ğ· = rowsum(dO â€¢ O) âˆˆ R ğ‘‘ (pointwise multiply), write ğ· to HBM and divide it into ğ‘‡ ğ‘Ÿ blocks ğ· 1 , . . . , ğ· ğ‘‡ ğ‘Ÿ of size ğµ ğ‘Ÿ each. 2: Divide Q into ğ‘‡ ğ‘Ÿ = ğ‘ ğµ ğ‘Ÿ blocks Q 1 , . . . , Q ğ‘‡ ğ‘Ÿ of size ğµ ğ‘Ÿ Ã— ğ‘‘ each, and divide K, V in to ğ‘‡ ğ‘ = ğ‘ ğµ ğ‘ blocks K 1 , . . . , K ğ‘‡ ğ‘ and V 1 , . . . , V ğ‘‡ ğ‘ , of size ğµ ğ‘ Ã— ğ‘‘ each. 3: Divide dO into ğ‘‡ ğ‘Ÿ blocks dO ğ‘– , . . . , dO ğ‘‡ ğ‘Ÿ of size ğµ ğ‘Ÿ Ã— ğ‘‘ each, and divide ğ¿ into ğ‘‡ ğ‘Ÿ blocks ğ¿ ğ‘– , . . . , ğ¿ ğ‘‡ ğ‘Ÿ of size ğµ ğ‘Ÿ each. 4: Initialize pipeline object to manage barrier synchronization with ğ‘ -stage circular SMEM buffer. 5: if in producer warpgroup then 6:

Deallocate predetermined number of registers.

## 7:

Issue load K ğ‘— and V ğ‘— from HBM to shared memory.

## 8:

Upon completion, commit to notify consumer of the load of K ğ‘— and V ğ‘— . Wait for the (ğ‘– % ğ‘ )th stage of the buffer to be consumed.

![Dao et al.[17], we let standard attention denote an implementation of attention on the GPU that materializes the intermediate matrices S and P to HBM. The main idea of FlashAttention was to leverage a local version of the softmax reduction to avoid these expensive intermediate reads/writes and fuse attention into a single kernel. Local softmax corresponds to lines 18-19 of the consumer mainloop in Algorithm 1 together with the rescalings of blocks of O. The simple derivation that this procedure indeed computes O can be found in[15, Â§2.3.1].]()

![ğ‘–= Q ğ‘– K ğ‘‡ ğ‘— (SS-GEMM). Commit and wait. 18: Store ğ‘š old ğ‘– = ğ‘š ğ‘– and compute ğ‘š ğ‘– = max(ğ‘š old ğ‘– , rowmax(S ( ğ‘— ) ğ‘– )).]()

![ğ‘– = exp(S ( ğ‘— ) ğ‘– -ğ‘š ğ‘– ) and â„“ ğ‘– = exp(ğ‘š old ğ‘– -ğ‘š ğ‘– )â„“ ğ‘– + rowsum( P ( ğ‘— ) ğ‘– ).]()

![Figure 1: Pingpong scheduling for 2 warpgroups to overlap softmax and GEMMs: the softmax of one warpgroup should be scheduled when the GEMMs of another warpgroup are running. The same color denotes the same iteration.]()

![Figure 2: 2-stage WGMMA-softmax pipelining]()

![Compute O ğ‘– = O ğ‘– + Plast V ğ‘‡ ğ‘ -1 using WGMMA. Commit and wait. 20: Epilogue: Rescale O ğ‘– based on ğ‘š ğ‘– . Compute ğ¿ ğ‘– based on ğ‘š ğ‘– and â„“ ğ‘– . Write O ğ‘– and ğ¿ ğ‘– to HBM as the ğ‘–-th block of O and ğ¿.]()

![Figure 3: FP32 accumulator register WGMMA layout -rows 0 and 8, threads 0-3, entries 0-7.]()

![Figure 4: FP8 operand A register WGMMA layout -rows 0 and 8, threads 0-3, entries 0-7.]()

![Figure 5: Attention forward speed (FP16/BF16) on H100 GPU]()

![Figure 7: Attention forward speed (FP8) on H100 GPU]()

![for ğ‘– â‰¤ ğ‘‡ ğ‘Ÿ do 10:]()

![Thread-Memory hierarchy for the NVIDIA Hopper H100 SXM5 GPU.]()

![Pipelining ablation measurements]()

![Numerical error comparisons in FP16 and FP8 (e4m3).]()

Luo et al.[[34]](#b33) reports shared memory bandwidth of 128 bytes per clock cycle per SM, and we multiply that by 132 SMs and the boost clock of 1830 MHz.

The CUDA programming guide specifies that 16 operations of special functions can be performed per streaming multiprocessor (SM) per clock cycle. We multiply 16 by 132 SMs and 1830 MHz clock speed to get 3.9 TFLOPS of special functions.

Note that the number of stages of the overlapping scheme is bounded by, but need not equal, the number ğ‘  of stages in the circular SMEM buffer.

An optimized transpose kernel will achieve speed near the bandwidth of the device[[46]](#b45).

In the PTX documentation, LDSM/STSM are described as copying 8 Ã— 8 matrices with 16-bit entries[40,  Â§9.7.13.4.15-16], but we can pack 8-bit entries two at a time to use LDSM/STSM in the context of FP8 precision. However, the transpose versions of LDSM/STSM cannot split packed 8-bit entries, which necessitates certain register movements in between LDSM and STSM to actually perform a tile-wise transpose; we omit the details.

This additional freedom afforded by doing the in-kernel transpose eliminates having to use shuffle instructions to change register ownership across threads, which we previously described in[[7]](#b6).

For our benchmarks, FP16 FlashAttention-3 has a persistent kernel and load balancing strategy, while FP8 FlashAttention-3 does not. This partly explains why FP8 FlashAttention-3 does not perform as well for small sequence length and causal masking compared to the FP8 cuDNN kernels.

