Authors,Title,Year
"D Schwartz-Narbonne, G Weissenbacher, S Malik",""" Offizielle"" elektronische Version der Publikation (entsprechend ihrem Digital Object Identifier-DOI)",
"H Yang, A Gotsman, C Ferreira, M Shapiro",Cause I'm Strong Enough: Reasoning about consistency choices in distributed systems,2016
"A Gotsman, H Yang, C Ferreira, M Najafzadeh, ...",Cause I'm strong enough: Reasoning about consistency choices in distributed systems,2016
J Dunfield,1 Lλ (big-step),2018
"R Hähnle, M Huisman",24 Challenges in Deductive Software Verification.,2017
"A Bieniusa, HJ Boehm, M Herlihy, ...",3.30 Sequential consistency considered harmful,2018
V Vafeiadis,3.30 Sequential consistency considered harmful,
"B Allan, N Kosmatov, F Loulergue",A CHR-Based Solver for Weak Memory Behaviors,2016
"A Blanchard, N Kosmatov, F Loulergue",A CHR-Based Solver for Weak Memory Behaviors.,2016
"V Abikhattar, L Arditi, O Ponsini, S Shoaraee",A CP-based system for checking and generating memory consistency tests,
"JJ Carrig Jr, GGL Meyer",A Computational Model for a Class of Synchronized Distributed Memory Machines,1995
"L Hadarean, A Horn, T King",A Concurrency Problem with Exponential DPLL (T) Proofs,2015
"S Brookes, R Kavanagh",A Denotational Semantics for SPARC TSO,2019
"GAG Andrade, M Graf, N Pfeifer, ...",A Directed Test Generator for Shared-Memory Verification of Multicore Chip Designs,2020
"P Chini, P Saivasan",A Framework for Consistency Algorithms,2020
"J Alglave, A Mahboubi",A Generic Formalised Framework for Reasoning About Weak Memory Models,2011
"TP Ngo, A Bouajjani, MF Atig, ...",A Load-Buffer Semantics for Total Store Ordering,2018
"S Bijo, EB Johnsen, KI Pun, SLT Tarifa",A Maude framework for cache coherent multicore architectures,2016
"K Etessami, P Godefroid",A Model of Transactional Programming,
V Vafeiadis,A Separation Logic for a Promising Semantics,2018
M HASHIMOTO,A Survey of Security Research for Operating Systems,
"Q Jiang, J Liu, H Hu",A Thread Modularity Approach for Verification Concurrent Software Based on Abstract Interpretation,2018
"L Fajstrup, E Goubault, E Haucourt, S Mimram, ...",A Toy Language for Concurrency,2016
"P Maleehuan, Y Chiba, T Aoki",A Verification Framework for Assembly Programs Under Relaxed Memory Model Using SMT Solver,2018
"E Cohen, N Schirmer",A better reduction theorem for store buffers,2009
"S Owens, S Sarkar, P Sewell",A better x86 memory model: x86-TSO,2009
"S Owens, S Sarkar, P Sewell",A better x86 memory model: x86-TSO (extended version),2009
"G Anderson, D Pym",A calculus and logic of bunched resources and processes,2016
"K Crary, MJ Sullivan",A calculus for relaxed memory,2015
"A Blanchard, N Kosmatov, M Lemerre, ...",A case study on formal verification of the anaxagoros hypervisor paging system with frama-C,2015
"T Ehrhard, Y Jiang",A dendroidal process calculus,2015
"R Kavanagh, S Brookes",A denotational account of C11-style memory,2018
"R Kavanagh, S Brookes",A denotational semantics for SPARC TSO,2018
S Brookes,A denotational semantics for weak memory concurrency,2016
"D Lustig, S Sahasrabuddhe, O Giroux",A formal analysis of the NVIDIA PTX memory consistency model,2019
J Alglave,A formal hierarchy of weak memory models,2012
"S Bijo, EB Johnsen, KI Pun, SLT Tarifa",A formal model of data access for multicore architectures with multilevel caches,2019
"S Bijo, EB Johnsen, KI Pun, SLT Tarifa",A formal model of parallel execution on multicore architectures with multilevel caches,2017
"Z Hou, D Sanan, A Tiu, Y Liu, JS Dong",A formalisation of the SPARC TSO memory model for multi-core machine code,2019
"J Bender, J Palsberg",A formalization of Java's concurrent access modes,2019
G Gopalakrishnan,"A formalization of test model-checking, completeness results, and case studies",2000
"J Derrick, G Smith",A framework for correctness criteria on weak memory models,2015
"A Cerone, G Bernardi, A Gotsman",A framework for transactional consistency models with atomic visibility,2015
"T Abe, T Maeda",A general model checking framework for various memory consistency models,2017
"Y Yang, G Gopalakrishnan, G Lindstrom",A generic operational memory model specification framework for multithreaded program verification,2003
P Ferrara,A generic static analyzer for multithreaded Java programs,2013
PJ Keleher,A high-level abstraction of shared accesses,2000
"RJ Colvin, G Smith",A high-level operational semantics for hardware weak memory models,2018
"B Dongol, O Travkin, J Derrick, H Wehrheim",A high-level semantics for program execution under total store order memory,2013
"PA Abdulla, MF Atig, A Bouajjani, TP Ngo",A load-buffer semantics for total store ordering,2017
"SO Mutluergil, S Tasiran",A mechanized refinement proof of the Chase–Lev deque using a proof system,2019
"B Norris, B Demsky",A practical approach for model checking C/C++ 11 code,2016
"M Doko, V Vafeiadis",A program logic for C11 memory fences,2016
"J Kang, CK Hur, O Lahav, V Vafeiadis, ...",A promising semantics for relaxed-memory concurrency,2017
"J Derrick, G Smith, L Groves, B Dongol",A proof method for linearizability on TSO architectures,2017
D Dice,A race in LockSupport park () arising from weak memory models (November 2009),
D Dice,A race in locksupport park () arising from weak memory models,2009
T Ridge,A rely-guarantee proof system for x86-TSO,2010
"K Svendsen, J Pichon-Pharabod, M Doko, ...",A separation logic for a promising semantics,2018
"J Pichon-Pharabod, K Svendsen, M Doko, O Lahav, ...",A separation logic for a promising semantics,2019
J Alglave,A shared memory poetics,2010
"G Smith, K Winter, RJ Colvin",A sound and complete definition of linearizability on weak memory models,2018
"G Smith, K Winter, RJ Colvin","A sound and complete definition of linearizability on weak memory models. ArXiv e-prints, February 2018",
"P Chatterjee, G Gopalakrishnan",A specification and verification framework for developing weak shared memory consistency protocols,2002
"S Hong, M Kim",A survey of race bug detection techniques for multithreaded programmes,2015
"PG Joisha, RS Schreiber, P Banerjee, ...",A technique for the effective and automatic reuse of classical compiler optimizations on multithreaded code,2011
"VA Saraswat, R Jagadeesan, M Michael, ...",A theory of memory models,2007
"G Calin, E Derevenetc, R Majumdar, ...",A theory of partitioned global address spaces,2013
"G Boudol, G Petri",A theory of speculative computation,2010
"L Maranget, S Sarkar, P Sewell",A tutorial introduction to the ARM and POWER relaxed memory models,2012
"A Linden, P Wolper",A verification-based approach to memory fence insertion in PSO memory systems,2013
"A Linden, P Wolper",A verification-based approach to memory fence insertion in relaxed memory systems,2011
T Abe,A verifier of directed acyclic graphs for model checking with memory consistency models,2017
"L Liu, T Millstein, M Musuvathi",A volatile-by-default JVM for server applications,2017
"RJ Colvin, G Smith",A wide-spectrum language for verification of programs on weak memory models,2018
"B Simner, S Flur, C Pulte, A Armstrong, ...",ARMv8-A system semantics: instruction fetch in relaxed architectures,2020
"B Simner, S Flur, C Pulte, A Armstrong, ...",ARMv8-A system semantics: instruction fetch in relaxed architectures (extended version)⋆,
"K Vora, SC Koduru, R Gupta",ASPIRE: exploiting asynchronous parallelism in iterative algorithms using a relaxed consistency based DSM,2014
"N Bhardwaj, M Senftleben, K Schneider",Abacus: A processor family for education,2014
"R Bornat, M Dodds",Abducing memory barriers,2012
"A Gotsman, M Dodds",Abstraction for Weakly Consistent Systems,
"P Chatterjee, H Sivaraj, ...",Abstraction/Refinement and Model Checking-Shared Memory Consistency Protocol Verification Against Weak Memory Models: Refinement via Model …,2002
"N Farooqui, I Roy, Y Chen, V Talwar, R Barik, ...",Accelerating Data Analytics on Integrated GPU Platforms via Runtime Specialization,2018
"L Gao, Y Xu, R Wang, H Yang, Z Luan, ...",Accelerating in-memory transaction processing using general purpose graphics processing units,2019
"V Kahlon, A Gupta",Accelerating model checking via synchrony,2012
"L Liu, T Millstein, M Musuvathi",Accelerating sequential consistency for Java with speculative compilation,2019
"G Gopalakrishnan, J Sawaya",Achieving Formal Parallel Program Debugging by Incentivizing CS/HPC Collaborative Tool Development,2015
"T Warszawski, P Bailis",Acidrain: Concurrency-related attacks on database-backed web applications,2017
M Hillebrand,"Address Spaces and Virtual Memory: Specification, Implementation, and Correctness",2005
"G Smith, J Derrick, B Dongol",Admit your weakness: Verifying correctness on TSO architectures,2014
D Aspinall,Advances in Programming Languages,
D Beyer,Advances in automatic software verification: SV-COMP 2020,2020
BS Ang,"Aggregation of cache-updates in a multi-processor, shared-memory system",2004
A Blanchard,Aide à la vérification de programmes concurrents par transformation de code et de spécifications,2016
"M Najafzadeh, M Shapiro",Alexey Gotsman,2016
"A Cerone, A Gotsman, H Yang",Algebraic laws for weak consistency,2017
"A Cerone, A Gotsman, H Yang",Algebraic laws for weak consistency (extended version),2017
"S Schmitz, P Schnoebelen",Algorithmic Theory of WQOs,
"K Etessami, P Godefroid",An Abort-Aware Model of Transactional Programming (Position Paper),
"C Wallace, G Tremblay, JN Amaral",An Abstract State Machine specification and verification of the location consistency memory model and cache protocol,2001
"M Gorelik, D Hendler",An Assymetric Flat-combining Based Queue Algorithm,2013
"PA Melliès, L Stefanesco",An Asynchronous soundness theorem for concurrent separation logic,2018
"G Cabon, D Cachera, D Pichardie",An Extended Buffered Memory Model With Full Reorderings,2016
P Ou,An Initial Study of Two Approaches to Eliminating Out-of-Thin-Air Results,2018
"Z Hóu, D Sanan, A Tiu, Y Liu, KC Hoa, ...",An Isabelle/HOL Formalisation of the SPARC Instruction Set Architecture and the TSO Memory Model,2020
"S Zhang, M Vijayaraghavan",An Operational Framework for Specifying Memory Models using Instantaneous Instruction Execution,2017
"K Etessami, P Godefroid",An abort-aware model of transactional programming,2009
"K Etessami, P Godefroid",An abort-aware model of transactional programming,2011
"RJ Colvin, K Winter",An abstract semantics of speculative execution for reasoning about security vulnerabilities,2019
S Lau,An approach to model checking C based on an explicit semantics,2018
"A Linden, P Wolper",An automata-based symbolic approach for verifying programs on relaxed memory models,2010
"S Mador-Haim, L Maranget, S Sarkar, ...",An axiomatic memory model for POWER multiprocessors,2012
"KE Gray, G Kerneis, D Mulligan, C Pulte, ...","An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors",2015
"J Derrick, G Smith",An observational approach to defining linearizability on weak memory models,2017
"J Roemer, MD Bond",An online dynamic analysis for sound predictive data race detection,2016
"DS Fava, M Steffen, V Stolz, S Valle","An operational semantics for a weak memory model with buffered writes, message passing, and goroutines",2017
"S Bijo, EB Johnsen, KI Pun, SLT Tarifa",An operational semantics of cache coherent multicore architectures,2016
DAW Clarke,Analyses of Java programs over weak memory,2018
"PA Abdulla, MF Atig, J Cederberg",Analysis of message passing programs using SMT-solvers,2013
P Abdulla,Analyzing Concurrent Algorithms under Weak Memory Orderings,2008
R Stenhammar,Analyzing Weak Memory Models,
"DS Fava, M Steffen, V Stolz",Anything goes unless forbidden,
"G Parthasarathy, AJ Summers, P Müller",Applying and Extending the Weak-Memory Logic FSL+,2017
"DLCTM Pellauer, M Martonosi",ArMOR: Defending Against Memory Consistency Model Mismatches in Heterogeneous Architectures,
"D Lustig, C Trippel, M Pellauer, ...",ArMOR: defending against memory consistency model mismatches in heterogeneous architectures,2015
"B Mammo, J Larimer, M Morgan, D Fan, ...",Architectural trace-based functional coverage for multiprocessor verification,2012
"JR Lorch, Y Chen, M Kapritsos, B Parno, ...",Armada: low-effort verification of high-performance concurrent programs,2020
"S Zhang, M Vijayaraghavan, A Wright, M Alipour","Arvind,“",2017
"S Zhang, M Vijayaraghavan, D Lustig","Arvind,“Weak memory models with matching axiomatic and operational definitions,”",2017
"P Maleehuan, Y Chiba, T Aoki",Assembly program verification for multiprocessors with relaxed memory model using smt solver,2017
"OM Duarte, R Hametner",Asynchronous programming with futures in C on a safety-critical platform in the railway-control domain,2017
"U Acar, A Charguéraud, S Muller, M Rainey",Atomic Read-Modify-Write Operations are Unnecessary for Shared-Memory Work Stealing,2013
"D Pichardie, V Laporte, GPJ Vitek",Atomicity Refinement for Verified Compilation,2013
"P Baldan, T Padoan",Automata for true concurrency properties,2018
A Yushkovskiy,Automated Analysis of Weak Memory Models,2018
S Burckhardt,Automated Verification of Concurrent Data Types,2006
B Jonsson,Automated Verification of Concurrent Programs,2009
R Grönroos,Automated Verification of Concurrent Recursive Programs,2014
R Grönroos,Automated Verification of Highly Concurrent Algorithms,2014
"C Hawblitzel, E Petrank, S Qadeer, ...",Automated and modular refinement reasoning for concurrent programs,2015
"B Kasikci, C Zamfir, G Candea",Automated classification of data races under both strong and weak memory models,2015
"D Lustig, A Wright, A Papakonstantinou, ...",Automated synthesis of comprehensive memory model litmus test suites,2017
"O Thorsen, C Wallace",Automated verification of UPC memory consistency,2006
"C Baumann, AM Dan, Y Meshman, T Hoefler, ...",Automatic Verification of RMA Programs via Abstraction Extrapolation,2018
"J Alglave, L Maranget",Automatic Weak Memory Model Exploration,
"PA Abdulla, MF Atig, YF Chen, C Leonardsson, ...",Automatic fence insertion in integer programs via predicate abstraction,2012
"M Kuperstein, M Vechev, E Yahav",Automatic inference of memory fences,2012
"M Kuperstein, M Vechev, E Yahav",Automatic verification and synthesis for weak memory models,2015
"J Wickerson, M Batty, T Sorensen, ...",Automatically comparing memory consistency models,2017
T CHARRIER,Automatically proving concurrent programs running on weak memory,
"AJ Summers, P Müller",Automating deductive verification for weak-memory programs (extended version),2020
"P Ou, B Demsky",Automo: Automatic inference of memory order parameters for c/c++ 11,2015
B Victor,Avhandlingar,2016
"M Zhang, S Biswas, MD Bond",Avoiding consistency exceptions under strong memory models,2017
"N Gavrilenko, H Ponce-de-León, ...",BMC for Weak Memory Models,2019
"N Gavrilenko, H Ponce-de-León, F Furbach, ...",BMC for weak memory models: Relation analysis for compact SMT encodings,2019
"H Ponce-de-León, F Furbach, ...",BMC with memory models as modules,2018
"J Leroux, G Sutre",Backward Coverability with Pruning for Lossy Channel Systems,2017
"T Geffroy, J Leroux, G Sutre",Backward coverability with pruning for lossy channel systems,2017
"M Horie, H Horii, K Ogata, T Onodera",Balanced double queues for GC work-stealing on weak memory models,2018
"CG Ritson, S Owens",Benchmarking weak memory models,2016
"C Wang, Y Lv, P Wu",Bounded TSO-to-SC linearizability is decidable,2016
"S Burckhardt, R Alur, MMK Martin",Bounded model checking of concurrent data types on relaxed memory models: A case study,2006
"O Inverso, E Tomasco, B Fischer, S La Torre, ...",Bounded model checking of multi-threaded C programs via lazy sequentialization,2014
"S Dolan, KC Sivaramakrishnan, ...",Bounding data races in space and time,2018
"A Podkopaev, O Lahav, V Vafeiadis",Bridging the gap between programming languages and hardware weak memory models,2019
"S Doherty, B Dongol, H Wehrheim, ...",Brief Announcement: Generalising Concurrent Correctness to Weak Memory,2018
"B Dongol, S Doherty, H Wehrheim, ...",Brief Announcement: Generalising Concurrent Correctness to Weak Memory,2018
D Dice,Brief announcement: a partitioned ticket lock,2011
"MM Islam, A Muzahid",Bugaroo: Exposing Memory Model Bugs in Many-Core Systems,2018
P MÜLLER,Building Deductive Program Verifiers,2019
"M Dodds, M Batty, A Gotsman",C/C++ Cycles Confound Compositionality,2014
"M Dodds, M Batty, A Gotsman",C/C++ causal cycles confound compositionality,2013
"M Fernandez, P Gammie, J Andronick, G Klein, ...",CAmkES glue code semantics,2013
"D Kroening, M Tautschnig",CBMC–C bounded model checker,2014
"YA Manerkar, D Lustig, M Pellauer, ...",CCICheck: Using μhb graphs to verify the coherence-consistency interface,2015
B Norris,CDSChecker: A Model-checker for C/C++ Atomics,2013
P Ou,CDSSPEC: Testing Concurrent Data Structures Under the C/C++ 11 Memory Model,2014
"B Norris, B Demsky",CDSchecker: checking concurrent data structures written with C/C++ atomics,2013
"D Lustig, G Sethi, M Martonosi, ...",COATCheck: Verifying memory ordering at the hardware-OS interface,2016
"R Kannavara, F Xie",CRETE: A Versatile Binary-Level Concolic Testing Framework,2018
"B Chen, C Havlicek, Z Yang, K Cong, ...",CRETE: A versatile binary-level concolic testing framework,2018
"A Gidenstam, H Sundell, P Tsigas",Cache-aware lock-free queues for multiple producers/consumers and weak memory consistency,2010
Y Zhu,"Caches, Coherence and Accelerations of Transactional Memories",2011
Y Zhu,"Caches, Transactions and Memories: Models, Coherence and Consistency",2018
"L Higham, J Kawash",Can Expensive Synchronization be Avoided in Weak Memory Models?,
HJ Boehm,Can seqlocks get along with programming language memory models?,2012
"L Higham, LA Jackson, J Kawash",Capturing register and control dependence in memory consistency models with applications to the Itanium architecture,2006
"S Doherty, J Derrick",Causal Linearizability,2016
"S Doherty, J Derrick, B Dongol, H Wehrheim",Causal linearizability: Compositionality for partially ordered executions,2018
"S Castellan, P Clairambault",Causality vs. interleavings in concurrent game semantics,2016
"GAG Andrade, M Graf, ...",Chaining and Biasing: Test Generation Techniques for Shared-Memory Verification,2019
"MD Sinclair, J Alsop, SV Adve",Chasing away rats: Semantics and evaluation for relaxed atomics on heterogeneous systems,2017
"A Bouajjani, E Derevenetc, R Meyer",Checking Robustness against TSO,2012
"A Bouajjani, E Derevenetc, R Meyer",Checking and enforcing robustness against TSO,2013
"P Ou, B Demsky",Checking concurrent data structures under the C/C++ 11 memory model,2017
"C Trippel, D Lustig, M Martonosi",Checkmate: Automated synthesis of hardware exploits and security litmus tests,2018
"M Batty, K Memarian, S Owens, S Sarkar, ...",Clarifying and compiling C/C++ concurrency: from C++ 11 to POWER,2012
JP Talpin,Co Modeling and Co Synthesis of Safety Critical Multi threaded Embedded Software for Multi Core Embedded Platforms,2017
J Alglave,"Coalition, intrigue, ambush, destruction and pride: herding cats can be challenging",2017
E Cohen,Coherent causal memory,2014
"P Zeller, A Bieniusa, A Poetzsch-Heffter",Combining state-and event-based semantics to verify highly available programs,2019
"X Shen, LR Arvind",Commit-reconcile and fences (CRF): a new memory model for architects and compiler writers,1999
"V Vafeiadis, T Balabonski, S Chakraborty, ...",Common compiler optimisations are invalid in the C11 memory model and what we can do about it,2015
"V VAFEIADIS, FZ NARDELLI",CompCertTSO: A Verified Compiler for Relaxed-Memory Concurrency,
"J Ševčík, V Vafeiadis, F Zappa Nardelli, ...",CompCertTSO: A verified compiler for relaxed-memory concurrency,2013
N ten Dijke,Comparison of Verification Methods for Weak Memory Models,2014
"ES Namakonov, A Podkopaev",Compilation of OCaml memory model into Power,2019
"S Cuellar, N Giannarakis, JM Madiot, W Mansky, ...",Compiler correctness for concurrency: from comncurrent separation logic to shared memory assembly language,2020
"R Morisset, P Pawan, F Zappa Nardelli",Compiler testing via a theory of sound optimisations in the C11/C++ 11 memory model,2013
"S Conchon, D Declerck, F Zaïdi",Compiling Parameterized X86-TSO Concurrent Programs to Cubicle-,2017
"C von Praun, T Gross",Compiling multi-threaded object-oriented programs,2003
"S Amani, J Andronick, M Bortin, C Lewis, ...",Complx: A verification framework for concurrent imperative programs,2017
"S Zhang, A Wright, T Bourgeat, ...",Composable building blocks to open up processor design,2018
"A Gotsman, H Yang",Composite replicated data types,2015
H Yang,Composite replicated data types,2015
"GSLBS Cuellar, AW Appel",Compositional CompCert,
"L Birkedal, D Dreyer, P Gardner, Z Shao",Compositional Verification Methods for Next-Generation Concurrency (Dagstuhl Seminar 15191),2015
"G Stewart, L Beringer, S Cuellar, ...",Compositional compcert,2015
"A Khyzha, A Gotsman",Compositional reasoning about concurrent libraries on the axiomatic TSO memory model,2012
M Batty,Compositional relaxed concurrency,2017
L Lamport,Computation and state machines,2008
TTBC PaulJackson,Computer Aided Verification,
"G Gopalakrishnan, S Qadeer",Computer Aided Verification,
"E Brinksma, KG Larsen","Computer Aided Verification: 14th International Conference, CAV 2002 Copenhagen, Denmark, July 27-31, 2002 Proceedings",2002
"T Touili, B Cook, P Jackson","Computer Aided Verification: 22nd International Conference, CAV 2010, Edinburgh, UK, July 15-19, 2010, Proceedings",2010
"J Alglave, L Maranget","Computer Aided Verification: 23rd International Conference, CAV 2011, Snowbird, UT, USA, July 14-20, 2011",2011
"G Gopalakrishnan, S Qadeer","Computer Aided Verification: 23rd International Conference, CAV 2011, Snowbird, UT, USA, July 14-20, 2011, Proceedings",2011
"S Park, DL Dill",Computer assisted analysis of multiprocessor memory systems,1996
"MA Fetterman, GJ Hinton, DB Papworth, ...",Computer system with self-consistent ordering mechanism,1998
M Vechev,Computer-aided construction of concurrent systems,2010
M Dobiasch,Concolic testing of concurrent software in the context of weak memory models,2014
C Trippel,Concurrency and Security Verification in Heterogeneous Parallel Systems,2019
R Meyer,Concurrency theory,2012
"Q Yi, J Huang",Concurrency verification with maximal path causality,2018
"P Quoc-Sang, P Murthy",Concurrency vulnerability detection,2020
"J Alglave, P Cousot, C Urban",Concurrency with Weak Memory Models (Dagstuhl Seminar 16471),2017
N Klipphahn,Concurrent Model Checking-Systematic testing/Stateless Model Checking,
S Cuellar,Concurrent Permission Machine for modular proofs of optimizing compilers with shared memory concurrency.,2020
"CART Hoare, B Möller, G Struth, I Wehrman",Concurrent kleene algebra,2009
"S Burckhardt, A Gotsman, M Musuvathi, ...",Concurrent library correctness on the TSO memory model,2012
"T Abe, T Maeda",Concurrent program logic for relaxed memory consistency models with dependencies across loop iterations,2017
"TL Nguyen, B Fischer, S La Torre, G Parlato",Concurrent program verification with lazy sequentialization and interval analysis,2017
"CJ Bell, AW Appel, D Walker",Concurrent separation logic for pipelined parallelization,2010
"É Goubault, J Ledent, S Mimram",Concurrent specifications beyond linearizability,2018
S Castellan,Concurrent structures in game semantics,2017
"K Dorn, HM Von Stockhausen",Configurable and dynamically alterable object model,2005
"A Gotsman, S Burckhardt",Consistency models with global operation sequencing and their composition,2017
"A Gotsman, S Burckhardt",Consistency models with global operation sequencing and their composition (extended version),2017
MH Lipasti,Constraint Graph Analysis of Multithreaded Programs,
"HW Cain, MH Lipasti, R Nair",Constraint Graph Analysis of Multithreaded Programs.,2003
MJU Kusano,Constraint-Based Thread-Modular Abstract Interpretation,2018
"S Zhang, M Vijayaraghavan, A Wright, ...",Constructing a weak memory model,2018
S Zhang,Constructing and evaluating weak memory models,2019
"A Bouajjani, M Sighireanu",Constructing optimally robust concurrent programs wrt relaxed memory models and program transformations.,
"J Bataller, JM Bernabéu-Aubán",Constructive and adaptable distributed shared memory,1998
"PA Abdulla, MF Atig, A Bouajjani, TP Ngo",Context-Bounded Model Checking for POWER,2017
"PA Abdulla, MF Atig, A Bouajjani, TP Ngo",Context-bounded analysis for POWER,2017
"MF Atig, A Bouajjani, G Parlato",Context-bounded analysis of TSO systems,2014
"A Velykis, G Grov, L Freitas",Contributions to AI4FM 2015,2015
"J Manson, W Pugh",Core semantics of multithreaded Java,2001
S Chakraborty,Correct Compilation of Relaxed Memory Concurrency,2019
"A Cohen, AF Donaldson, M Huisman, ...",Correct and efficient accelerator programming (Dagstuhl Seminar 13142),2013
"NM Lê, A Pop, A Cohen, F Zappa Nardelli",Correct and efficient work-stealing for weak memory models,2013
"NM Lê, A Pop, A Cohen, FZ Nardelli",Correct and efficient work-stealing for weak memory models. PPoPP'13,2013
C Sakalis,Correctly Synchronised POSIX-threads Benchmark Applications,2015
"MMK Martin, DJ Sorin, HW Cain, ...",Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing,2001
"G Smith, K Winter, RJ Colvin",Correctness of concurrent objects under weak memory models,2018
M Steffen,"Correctness, Compositionality, Concurrency Facets of formal program analysis",2017
"PA Abdulla, MF Atig, YF Chen, C Leonardsson, ...",Counter-example guided fence insertion under TSO,2012
"YA Manerkar, C Trippel, D Lustig, M Pellauer, ...",Counterexamples and proof loophole for the C/C++ to POWER and ARMv7 trailing-sync compiler mappings,2016
"TW Huang, DL Lin, Y Lin, CX Lin",Cpp-Taskflow: A General-purpose Parallel and Heterogeneous Task Programming System at Scale,2020
"L Higham, J Kawash",Critical sections and producer/consumer queues in weak memory systems,1997
"S Conchon, D Declerck, F Zaïdi",Cubicle-: Parameterized Model Checking on Weak Memory,2018
"S Conchon, D Declerck, F Zaïdi",Cubicle-시: Parameterized Model Checking on Weak Memory,
"D Marino, A Singh, T Millstein, M Musuvathi, ...",DRFX: a simple and efficient memory model for concurrent programming languages,2010
"D Marino, A Singh, T Millstein, M Musuvathi, ...","DRFx An Understandable, High Performance, and Flexible Memory Model for Concurrent Languages",2016
"M Lewenstein, S Pettie, VV Williams, SH Hong, ...","Dagstuhl Reports, Vol. 6, Issue 11 ISSN 2192-5283",2017
"H Ponce-de-León, F Furbach, K Heljanko, ...",Dartagnan: Bounded Model Checking for Weak Memory Models (Competition Contribution),2020
LMJ Alglave,Data Race Freedom Guarantee pour un modele de mémoire faible,
W Puffitsch,"Data caching, garbage collection, and the Java memory model",2009
"J Erickson, M Musuvathi",Data race detection,2014
"K Yelick, S Chakrabarti, E Deprit, J Jones, ...",Data structures for irregular applications,1993
ML Goodstein,Dataflow Analysis-Based Dynamic Parallel Monitoring,2014
"A De, D D'Souza, R Nasre",Dataflow analysis for datarace-free programs,2011
"TJ Ham, JL Aragón, M Martonosi",DeSC: Decoupled supply-compute communication management for heterogeneous architectures,2015
"O Lahav, U Boker",Decidable verification under a causally consistent shared memory.,2020
"A Bouajjani, R Meyer, E Möhlmann",Deciding robustness against total store ordering,2011
"J Bender, M Lesani, J Palsberg",Declarative fence insertion,2015
G Friedrich,Decoupled Strong Stubborn Sets,2016
G Parthasarathy,Deductive Verification for Weak Memory Programs,2017
"R Hähnle, M Huisman",Deductive software verification: from pen-and-paper proofs to industrial tools,2019
P Wiesmann,Deductive verification of real-world C++ weak-memory programs,2019
"B Dongol, J Derrick, L Groves, G Smith",Defining correctness conditions for concurrent objects in multicore architectures,2015
"L Bocchi, H Melgratti",Deliverable no.: 5.4/2 Title of Deliverable: On the behaviour of general-purpose applications on cloud storages,2014
"P Boronat, V Cholvi",Dependences between critical sections in synchronized memory models,1998
BS Ang,Design and implementation of a multi-purpose cluster system network interface unit,1999
"S Yang, S Jeong, B Min, Y Kim, B Burgstaller, ...","Design-space evaluation for non-blocking synchronization in Ada: lock elision of protected objects, concurrent objects, and low-level atomics",2020
E Kamburjan,Detecting Deadlocks in Formal System Models with Condition Synchronization,2019
"Y Duan, X Feng, L Wang, C Zhang, ...",Detecting and eliminating potential violations of sequential consistency for concurrent C/C++ programs,2009
"SV Adve, MD Hill, BP Miller, RHB Netzer",Detecting data races on weak memory systems,1991
"DD Grove, I Posva, JH Choquette, CN Click Jr, ...",Detecting software race conditions,2010
"MM Islam, A Muzahid","Detecting, exposing, and classifying sequential consistency violations",2016
"C Flanagan, B König",Developments in automated verification techniques,2014
"T Hoare, S van Staden, B Möller, G Struth, ...",Developments in concurrent Kleene algebra,2016
"A Adir, R Emek, E Marcus, GE Shurek","Device, system and method of modeling homogeneous information",2013
B Kasikci,Dissertation Research,
I Keidar,Distributed Computing Column 43,
"P Baldan, A Corradini, ...",Domains and event structures for fusions,2017
"J Alglave, D Kroening, V Nimal, D Poetzl",Don't sit on the fence,2014
"J Alglave, D Kroening, V Nimal, D Poetzl",Don't sit on the fence: A static analysis approach to automatic fence insertion,2017
"D Kroening, J Alglave, V Nimal, D Poetzl",Don't sit on the fence: A static analysis approach to automatic fence insertion,2017
"PA Abdulla, MF Atig, B Jonsson, TP Ngo",Dynamic Partial Order Reduction Under the Release-Acquire Semantics (Tutorial),2019
TP Ngo,Dynamic Partial Order Reduction Under the Release-Acquire Semantics (Tutorial),2019
L Brutschy,Dynamic and Static Analysis for Weakly Consistent Systems,2018
"N Zhang, M Kusano, C Wang",Dynamic partial order reduction for relaxed memory models,2015
"F Liu, N Nedev, N Prisadnikov, M Vechev, ...",Dynamic synthesis for relaxed memory models,2012
"ORI LAHAV, V VAFEIADIS",E ective Stateless Model Checking for C/C++ Concurrency,
"C Mattarei, C Barrett, S Guo, B Nelson, ...",EMME: a formal tool for ECMAScript Memory Model Evaluation,2018
"H Posadas, E Villar",EU FP7-288307 PHARAON project,
"H Posadas, E Villar, F Broekaert, ...",EU FP7-288307 Pharaon Project: Parallel and Heterogeneous Architecture for Real-Time Applications,2013
"HW Cain, MH Lipasti",Edge chasing delayed consistency: pushing the limits of weak memory models,2012
"J Erickson, M Musuvathi, S Burckhardt, K Olynyk",Effective Data-Race Detection for the Kernel.,2010
"M Kokologiannakis, A Raad, V Vafeiadis",Effective lock handling in stateless model checking,2019
"L Brutschy, D Dimitrov, P Müller, M Vechev",Effective serializability for eventual consistency,2016
"M Kokologiannakis, O Lahav, K Sagonas, ...",Effective stateless model checking for C/C++ concurrency,2017
"D Kroening, L Liang, T Melham, ...",Effective verification of low-level software with nested interrupts,2015
"C Narayan, S Sharma, S Arun-Kumar",Efficient Bounded Verification for TSO,
A Sengupta,Efficient Compiler and Runtime Support for Serializability and Strong Semantics on Commodity Hardware,2017
"A Gidenstam, H Sundell, P Tsigas",Efficient Lock-Free Queues that Mind the Cache,2010
"C Narayan, S Sharma, S Arun-Kumar",Efficient Verification of Concurrent Programs Over TSO Memory Model,2016
"L Chi, S Ping, L Yi, H Qinfen",Efficient Work-Stealing with Blocking Deques,2014
"HQ Le, K So, BB Truong",Efficient firm consistency support mechanisms in an out-of-order execution superscaler multiprocessor,1997
"D Baudisch, J Brandt, ...",Efficient handling of arrays in dataflow process networks,2012
"A Singh, D Marino, S Narayanasamy, ...","Efficient processor support for DRFx, a memory model with exceptions",2011
"X Ren, M Lis",Efficient sequential consistency in gpus via relativistic cache coherence,2017
M Cao,"Efficient, Practical Dynamic Program Analyses for Concurrency Correctness",2017
"F Belletti, E Sparks, M Franklin, AM Bayen",Embarrassingly parallel time series analysis for large scale weak memory systems,2015
"E Tomasco, T Nguyen Lam, B Fischer, S La Torre, ...",Embedding weak memory models within eager sequentialization,2016
"E Tomasco, TN Lam, B Fischer, SL Torre, G Parlato","Embedding weak memory models within eager sequentialization, October 2016",
"MT Lazarescu, A Cohen, L Lavagno, A Pop, M Prieto, ...",Energy-aware parallelization toolset and flow for C code,2018
"S Satish, B McCorkendale, WE Sobel",Enforcing expected control flow in program execution,2014
"M Mazzucco, G Morgan, F Panzieri, C Sharp",Engineering distributed shared memory middleware for java,2009
TP Ngo,Ensuring The Correctness of Concurrent Programs under TSO Memory Models,2013
"L Henrio, C Kessler, L Li",Ensuring memory consistency in heterogeneous systems based on access mode declarations,2018
"D Beyer, M Huisman, V Klebanov, ...",Evaluating Software Verification Systems: Benchmarks and Competitions,2014
M de Visme,Event structures for mixed choice,2019
"I Ivanov, M Nikitchenko, U Abraham",Event-based proof of the mutual exclusion property of Peterson's algorithm,2015
G Winskel,"Events, causality and symmetry",2011
"R Jagadeesan, J Riely",Eventual consistency for crdts,2018
E Bardsley,"Everything you know is wrong: The amazing time traveling CPU, and other horrors of concurrency",2014
"O Lahav, V Vafeiadis",Explaining relaxed memory models with program transformations,2016
B Hechtman,Exploiting Parallelism in GPUs,2014
GAG Andrade,Exploiting canonical dependence chains and address biasing constraints to improve random test generation for shared-memory veridication,2017
"MH Davis Jr, U Ramachandran",Exploiting optical waveguides in general-purpose parallel computing,1993
"BA Hechtman, DJ Sorin",Exploring memory consistency for massively-threaded throughput-oriented processors,2013
"T Sorensen, AF Donaldson",Exposing errors related to weak memory in GPU applications,2016
"L Effinger-Dean, HJ Boehm, D Chakrabarti, ...",Extended sequential reasoning for data-race-free programs,2011
"A Podkopaev, O Lahav, O Melkonian, V Vafeiadis",Extending Intermediate Memory Model with SC accesses,2019
D Chiou,Extending the reach of microprocessors: column and curious caching,1999
"N Bjørner, F De Boer","FM 2015: Formal Methods: 20th International Symposium, Oslo, Norway, June 24-26, 2015, Proceedings",2015
"Y Chen, Y Lv, W Hu, T Chen, H Shen, ...",Fast complete memory consistency verification,2009
"J Giacomoni, T Moseley, M Vachharajani",FastForward for Efficient Pipeline Parallelism; CU-CS-1028-07,2007
"A Morrison, Y Afek",Fence-free work stealing on bounded TSO processors,2014
"J Alglave, L Maranget",Fences and Synchronisation Idioms in Weak Memory Models,2009
"A Jade, L Maranget",Fences in Weak Memory Models,2009
"J Alglave, L Maranget, S Sarkar, P Sewell",Fences in weak memory models,2010
"J Alglave, L Maranget, S Sarkar, P Sewell",Fences in weak memory models (extended version),2012
"J Alglave, L Maranget, S Sarkar, P Sewell","Fences in weak memory models, CAV 2010",
"PA Abdulla, MF Atig, S Kaxiras, C Leonardsson, ...",Fencing programs with self-invalidation and self-downgrade,2016
"DAW Clarke, T Miller, ...",Finding Data Races in Java programs,2016
SA Dabdoub,Finding linearization violations in lock-free concurrent data structures,2013
G Parlato,"Finding rare concurrent programming bugs:: An automatic, symbolic, randomized, and parallelizable approach",2018
"B Engel, M Völp",First Experiences on PWCS synchronized Data Structures,
CM Kampen,Formal Automated Verification of a Work-Stealing Deque,2020
"N Bjørner, F de Boer",Formal Methods,
"S Pervez, G Gopalakrishnan, RM Kirby, R Thakur, ...",Formal Methods Applied to HPC Software Design: A Case Study of Locking Based on MPI One-Sided Communication,
"K Havelund, J Peleska, B Roscoe, E de Vink",Formal Methods LNCS 10951,
"K Havelund, J Peleska, B Roscoe, E De Vink","Formal Methods: 22nd International Symposium, FM 2018, Held as Part of the Federated Logic Conference, FloC 2018, Oxford, UK, July 15-17, 2018 …",2018
"MH ter Beek, A McIver, JN Oliveira",Formal Methods–The Next 30 Years LNCS 11800,
"MH Ter Beek, A McIver, JN Oliveira","Formal Methods–The Next 30 Years: Third World Congress, FM 2019, Porto, Portugal, October 7–11, 2019, Proceedings",2019
"A Darbari, I Singleton, M Butler, J Colley","Formal Modelling, Testing and Verification of HSA Memory Models using Event-B",2016
SW Cheng Hum Yuen,Formal Models and Implementations of Distributed Shared Memory,2009
"QT Trac, M Ogawa",Formal Semantics Extraction from MIPS Instruction Manual,2019
"A Bouajjani, A Silva","Formal Techniques for Distributed Objects, Components, and Systems",2017
"A Horn, M Tautschnig, C Val, L Liang, ...",Formal co-validation of low-level hardware/software interfaces,2013
"S Pervez, G Gopalakrishnan, RM Kirby, ...",Formal methods applied to high‐performance computing software design: a case study of MPI one‐sided communication‐based locking,2010
P Bolignano,Formal models and verification of memory management in a hypervisor,2017
A Roychoudhury,Formal reasoning about hardware and software memory models,2002
V Vafeiadis,Formal reasoning about the C11 weak memory model,2015
"AV Vu, M Ogawa",Formal semantics extraction from natural language specifications for ARM,2019
P Chatterjee,Formal specification and verification of memory consistency models of shared memory multiprocessors,2002
"D Aspinall, J Ševčík",Formalising Java's data race free guarantee,2007
"RT Bauer, J Hook, B Massey, J Walpole",Formalizing Memory Management Properties of RCU,
"R Achermann, L Humbel, D Cock, T Roscoe",Formalizing memory accesses and interrupts,2017
Y Yang,Formalizing shared memory consistency models for program analysis,2005
RT Bauer,Formalizing the Correctness Criteria of RCU's Grace Period,2005
"S Chakraborty, V Vafeiadis",Formalizing the concurrency semantics of an LLVM fragment,2017
"PH Hartel, L Moreau","Formalizing the safety of Java, the Java virtual machine, and Java card",2001
"V Chennareddy, JK Deka",Formally verifying the distributed shared memory weak consistency models,2006
"AF Donaldson, J Ketema, T Sorensen, ...",Forward Progress on GPU Concurrency (Invited Talk),2017
"AF Donaldson, J Ketema, T Sorensen, J Wickerson",Forward progress on GPU concurrency,2017
AW Appel,Foundational high-level static analysis,2008
"M Zhang, A Lebeck, D Sorin",Fractal consistency: Architecting the memory system to facilitate verification,2010
"M Cimini, JG Siek",Fractional Permissions for Race-Free Mutable References in a Dataflow Intermediate Language,2016
"J Alglave, L Maranget, P Mckenney, A Parri, A Stern",Frightening Small Children and Disconcerting Grown-ups,2018
"J Alglave, L Maranget, PE McKenney, A Parri, ...",Frightening small children and disconcerting grown-ups: Concurrency in the Linux kernel,2018
"T Suzanne, A Miné",From array domains to abstract interpretation under store-buffer-based memory models,2016
"E Cohen, B Schirmer",From total store order to sequential consistency: A practical reduction theorem,2010
S La Torre,GENNARO PARLATO CURRICULUM VITAE,
"M He, V Vafeiadis, S Qin, JF Ferreira",GPS $$$$: Reasoning About Fences and Relaxed Atomics,2018
"A Turon, V Vafeiadis, D Dreyer","GPS: Navigating weak memory with ghosts, protocols, and separation",2014
"JJ Hwang, YM Lu",GPU Concurrency: Weak Behaviours and Programming Assumptions,
"J Alglave, M Batty, AF Donaldson, ...",GPU concurrency: Weak behaviours and programming assumptions,2015
"S CASTELLAN, LÉO STEFANESCO, N YOSHIDA",Game Semantics: Easy as Pi,
RB Thapa,Generating Posets Beyond N,2020
"U Fahrenberg, C Johansen, G Struth, ...",Generating Posets Beyond N,2020
"S Mador-Haim, R Alur, MMK Martin",Generating litmus tests for contrasting memory consistency models,2010
"S Mador-Haim, R Alur, MMK Martin",Generating litmus tests for contrasting memory consistency models-extended version,2010
"U Fahrenberg, C Johansen, G Struth, ...",Generating posets beyond N,2019
"RJC Pitcher, J Riely",Generative Operational Semantics for Relaxed Memory Models,
"R Jagadeesan, C Pitcher, J Riely",Generative operational semantics for relaxed memory models,2010
"MF Atig, A Bouajjani, G Parlato",Getting rid of store-buffers in TSO analysis,2011
"MF Atig, A Bouajjani, G Parlato",Getting rid of store-buffers in the analysis of weak memory models,2011
"Y Chen, T Chen, W Hu","Global clock, physical time order and pending period analysis in multiprocessor systems",2009
"MSSEI FAN, A MEBSOUT, F LE FESSANT, ...","Grant Proposal: Liquidity, development and verification frameworks",2018
J Hayman,Granularity and concurrent separation logic,2011
"UA Acar, A Charguéraud, M Rainey",Greedy Sharing: Load Balancing on Weakly Consistent Memory,
"M Kokologiannakis, V Vafeiadis",HMC: Model Checking for Hardware Memory Models,2020
"X Ren, D Lustig, E Bolotin, A Jaleel, ...",HMG: Extending Cache Coherence Protocols Across Modern Hierarchical Multi-GPU Systems,2020
"O Travkin, H Wehrheim",Handling TSO in mechanized linearizability proofs,2014
"V Bertacco, A Legay",Hardware and Software: Verification and Testing,2013
"V Bertacco, A Legay","Hardware and Software: Verification and Testing: 9th International Haifa Verification Conference, HVC 2013, Haifa, Israel, November 5-7, 2013, Proceedings",2013
"N Ramanathan, ST Fleming, J Wickerson, ...",Hardware synthesis of weakly consistent C concurrency,2017
"J Alglave, L Maranget, M Tautschnig",Herding cats,2013
"J Alglave, L Maranget, M Tautschnig","Herding cats: Modelling, simulation, testing, and data mining for weak memory",2014
M Moy,High-level models for embedded systems,2014
N Ramanathan,High-level synthesis of fine-grained weakly consistent C concurrency,2019
"P Schmid, M Besta, T Hoefler",High-performance distributed rma locks,2016
J Frömmer,Hoare calculi for parallel programs,
"A Sengupta, S Biswas, M Zhang, MD Bond, ...",Hybrid static–dynamic analysis for statically bounded region serializability,2015
"A Armstrong, C Pulte, S Flur, I Stark, N Krishnaswami, ...","ISA semantics for ARMv8-a, RISC-v, and CHERI-MIPS",2019
"GL Guthrie, H Shen, DE Williams",Implementing barriers to efficiently support cumulativity in a weakly ordered memory system,2019
"GL Guthrie, H Shen, DE Williams",Implementing barriers to efficiently support cumulativity in a weakly-ordered memory system,2018
"GL Guthrie, H Shen, DE Williams",Implementing barriers to efficiently support cumulativity in a weakly-ordered memory system,2018
"B Protopopov, R Dimitrov",Implementing high-performance multi-device (MPI) for clusters of workstations interconnected with gigabit LAN's,1996
"K Matsumoto, T Ugawa, T Abe",Improvement of a library for model checking under weakly ordered memory model with spin,2018
"GL Guthrie, WJ Starke, DE Williams",Improving processor performance for instruction sequences that include barrier instructions,2016
N Gavrilenko,Improving scalability of bounded model checking for weak memory models,2020
"H Posadas, A Nicolás, P Peñil, E Villar, ...",Improving the design flow for parallel and heterogeneous architectures running real-time applications: The PHARAON FP7 project,2014
"E Wernli, M Lungu, OM Nierstrasz",Incremental dynamic updates with first-class contexts,2013
"C Narayan, S Guha, S Arun-Kumar",Inferring Fences in a Concurrent Program Using SC proof of Correctness,2013
"N Walkinshaw, R Taylor, J Derrick",Inferring extended finite state machine models from software executions,2016
V Nimal,Inferring memory fences for Power and ARM in a fully static manner,
I WG,Institute of,
"CA Furia, K Winter",Integrated Formal Methods LNCS 11023,
"CA Furia, K Winter","Integrated Formal Methods: 14th International Conference, IFM 2018, Maynooth, Ireland, September 5-7, 2018, Proceedings",2018
"S Dalvandi, B Dongol, S Doherty",Integrating Owicki-Gries for C11-Style Memory Models into Isabelle/HOL,2020
"A Verma, PK Kalita, A Pandey, S Roy",Interactive debugging of concurrent programs under relaxed memory models,2020
"SP Song, SC Horne",Interlock acquisition for critical code section execution in a shared memory common-bus individually cached multiprocessor system,1994
J Alglave,Internship proposal for Tristan Charrier,
RNM Watson,Introduction to multithreading and multiprocessing in the freebsd smpng network stack,2005
"G Smith, J Derrick",Invariant generation for linearizability proofs,2016
"A De, A Roychoudhury, D D'Souza",Java memory model aware software verification,
J Oberhauser,Justifying the strong memory semantics of concurrent high-level programming languages for system programming,2017
NM Lê,"Kahn process networks as concurrent data structures: lock freedom, parallelism, relaxation in shared memory",2016
T Hoare,Keynote: A Vision for the Science of Computing,2008
"I Size, CM Share, SA Relaxations, A Revenue, ...",LICS-1 ICALP A-1 ICALP A-2 LICS-2,
"J Barnat, L Brim, V Havel",LTL model checking of parallel programs with under-approximated TSO memory model,2013
"T van Dijk, JC van de Pol",Lace: non-blocking split deque for work-stealing,2014
T Harris,Language constructs for transactional memory.,2009
"A Bouajjani, G Calin, E Derevenetc, R Meyer",Lazy TSO reachability,2015
"J Alsop, MS Orr, BM Beckmann, ...",Lazy release consistency for GPUs,2016
"E Tomasco, TL Nguyen, O Inverso, ...",Lazy sequentialization for TSO and PSO via shared memory abstractions,2016
"L Henrio, C Kessler, L Li",Leveraging access mode declarations in a model for memory consistency in heterogeneous systems,2020
"M Batty, M Dodds, A Gotsman",Library abstraction for C/C++ concurrency,2013
J Kawash,Limitations and capabilities of weak memory consistency systems,2000
"W Hu, Y Chen, T Chen, C Qian, ...",Linear time memory consistency verification,2011
"S Doherty, J Derrick",Linearizability and causality,2016
"G Smith, K Winter, RJ Colvin",Linearizability on hardware weak memory models,2019
"A Gotsman, H Yang",Linearizability with ownership transfer,2012
"S Mador-Haim, R Alur, ...",Litmus tests for comparing memory consistency models: How long do they need to be?,2011
"JALMS Sarkar, P Sewell",Litmus: Running Tests Against Hardware,
"J Alglave, L Maranget, S Sarkar, P Sewell",Litmus: Running Tests against Hardware,2011
"E Derevenetc, R Meyer, S Schweizer",Locality and singularity for store-atomic memory models,2017
"G Long, N Yuan, D Fan","Location Consistency model revisited: Problem, solution and prospects",2008
"KS Namjoshi, N Singhania",Loopy: Programmable and formally verified loop transformations,2016
I Zhirkov,"Low-Level Programming: C, Assembly, and Program Execution on Intel® 64 Architecture",2017
MJ Sullivan,Low-level Concurrent Programming Using the Relaxed Memory Calculus,2017
"A Blanchard, N Kosmatov, F Loulergue",MMFilter: A CHR-Based Solver for Generation of Executions under Weak Memory Models,2018
"S Blackburn, R Garner, D Frampton",MMTk: The Memory Management Toolkit,2006
"D Lee, V Bertacco",MTraceCheck: Validating non-deterministic behavior of memory consistency models in post-silicon validation,2017
"E Tomasco, TL Nguyen, O Inverso, B Fischer, ...",MU-CSeq 0.4: individual memory location unwindings,2016
"S Doherty, B Dongol, H Wehrheim, J Derrick",Making linearizability compositional for partially ordered executions,2018
"J Alglave, AF Donaldson, D Kroening, ...",Making software verification tools really work,2011
"SK Reinhardt, SS Mukherjee, JS Emer, ...",Managing external memory updates for fault detection in redundant multithreading systems using speculative memory support,2008
"J Kofron, T Vojnar",Mathematical and Engineering Methods in Computer Science,
"J Kofroň, T Vojnar","Mathematical and Engineering Methods in Computer Science: 10th International Doctoral Workshop, MEMICS 2015, Telč, Czech Republic, October 23-25 …",2016
"M Batty, S Owens, S Sarkar, P Sewell, T Weber",Mathematizing C++ concurrency,2011
"S Huang, J Huang",Maximal causality reduction for TSO and PSO,2016
A Huang,Maximally stateless model checking for concurrent bugs under relaxed memory models,2016
"M Elver, V Nagarajan",McVerSi: A test generation framework for fast memory consistency verification in simulation,2016
C Watt,Mechanising and verifying the WebAssembly specification,2018
SK Reinhardt,Mechanisms for distributed shared memory,1996
"C Trippel, D Lustig, M Martonosi",MeltdownPrime and SpectrePrime: Automatically-synthesized attacks exploiting invalidation-based coherence protocols,2018
"PA Abdulla, MF Atig, YF Chen, C Leonardsson, ...","Memorax, a Precise and Sound Tool for Automatic Fence Insertion under TSO",2013
J Mellor-Crummey,Memory Consistency Models,
G Georgopoulos,Memory Consistency Models of Modern CPUs,
"F Furbach, R Meyer, K Schneider, M Senftleben",Memory Model-aware Testing,2014
J Zhao,Memory Models and Implementations for Shared-memory Multi-threaded Programming Languages,2011
"I Lee, T Angelina",Memory abstractions for parallel programming,2012
"MA Blake, CB Ford, PK Mak, GE Strait",Memory management for a symmetric multiprocessor computer system,2006
S Burckhardt,Memory model sensitive analysis of concurrent data types,2007
MP Spertus,Memory order tester for multi-threaded programs,2015
P Sewell,"Memory, an elusive abstraction",2010
V Štill,Memory-Model-Aware Analysis of Parallel Programs,
"F Furbach, R Meyer, K Schneider, ...",Memory-model-aware testing: A unified complexity analysis,2015
"Y Yang, G Gopalakrishnan, G Lindstrom",Memory-model-sensitive data race analysis,2004
"PA Abdulla, MF Atig, S Kaxiras, C Leonardsson, ...",Mending fences with self-invalidation and self-downgrade,2016
"BSADC Larry, R Arvind",Message Passing Support on StarT-Voyager,1998
"BS Ang, D Chiou, L Rudolph",Message passing support on StarT-Voyager,1998
"TJ Runaldue, B Erimli",Method and apparatus for maintaining a time order by physical ordering in a memory,2001
"JM Frailong, P Sindhu, M Cekleov, M Powell, ...",Method and apparatus for providing total and partial store ordering for a memory in multi-processor system,1993
T Schuele,Method for checking invariants in parallel programs,2018
"S Kobayashi, A Matsunaga, I Kawabata, ...",Method for saving generated character image in a cache system including a backup cache,2000
D Chiou,Method to simulate a digital system,2013
D Chiou,Method to simulate a digital system,2014
"S Flur, S Sarkar, C Pulte, K Nienhuis, L Maranget, ...","Mixed-size concurrency: ARM, Power, C/C++ 11, and SC",2017
"B Fischer, J Geldenhuys",Model Checking Software,
"B Fischer, J Geldenhuys","Model Checking Software: 22nd International Symposium, SPIN 2015, Stellenbosch, South Africa, August 24-26, 2015, Proceedings",2015
"Z Baranová, J Barnat, K Kejstová, T Kučera, ...",Model Checking of C and C++ with DIVINE 4,2017
TP Ngo,Model Checking of Software Systems under Weak Memory Models,2019
"A Gupta, V Kahlon, S Qadeer, T Touili",Model checking concurrent programs,2018
"T Ugawa, T Abe, T Maeda",Model checking copy phases of concurrent copying garbage collection with various memory models,2017
"M Kokologiannakis, A Raad, V Vafeiadis",Model checking for weakly consistent libraries,2019
"V Štill, J Barnat",Model checking of C++ programs under the x86-TSO memory model,2018
"T Abe, T Maeda",Model checking with user-definable memory consistency models,2013
"L Maranget, IR Luc",Modele mémoire des machines ARM,
"P Bolignano, T Jensen, V Siles",Modeling and abstraction of memory management in a hypervisor,2016
"AM Dan, P Lam, T Hoefler, M Vechev",Modeling and analysis of remote memory access programming,2016
J Alglave,Modeling of architectures,2015
M Senftleben,Modelling Memory Consistency Models for Formal Verification,2019
"K Winter, G Smith, J Derrick",Modelling concurrent objects running on the TSO and ARMv8 memory models,2019
"S Flur, KE Gray, C Pulte, S Sarkar, A Sezgin, ...","Modelling the ARMv8 architecture, operationally: Concurrency and ISA",2016
"M Paviotti, S Cooksey, A Paradis, D Wright, ...",Modular Relaxed Dependencies in Weak Memory Concurrency,2020
M Moy,Modélisation à haut niveau d'abstraction pour les systèmes embarqués.(High-level Models for Embedded Systems).,2014
"A Sezgin, S Tasiran",Moving Around: Lipton's Reduction for TSO,2015
"HJ Boehm, U Goltz, H Hermanns, P Sewell",Multi-Core Memory Models and Concurrency Theory (Dagstuhl Seminar 11011),2011
SSP Schnoebelen,Multiply-Recursive Bounds with Higman's Lemma,
I Zhirkov,Multithreading,2017
"H Hojjat, J McClurg, N Foster",Network Updates for the Impatient: Eliminating Unnecessary Waits,
"A Bieniusa, HJ Boehm, M Herlihy, E Petrank",New Challenges in Parallelism (Dagstuhl Seminar 17451),2018
"N Liu, B Zang, H Chen",No barrier in the road: a comprehensive study and optimization of ARM barriers,2020
"H Mantel, M Perner, J Sauer",Noninterference under Weak Memory Models (Progress Report),2014
"H Mantel, M Perner, J Sauer",Noninterference under weak memory models,2014
"M Batty, P Sewell",Notes on the Draft C++ Memory Model,
"T Abe, T Maeda",Observation-based concurrent program logic for relaxed memory consistency models,2016
"K Winter, G Smith, J Derrick",Observational models for linearizability checking on weak memory models,2018
"MD Bond, M Kulkarni, M Cao, M Zhang, ...",Octet: Capturing and controlling cross-thread dependences efficiently,2013
"J Alglave, P Cousot",Ogre and Pythia,
"J Alglave, P Cousot",Ogre and Pythia: an invariance proof method for weak consistency models,2017
Z Snyder,On Fuzzing Concurrent Programs With C++ Atomics,2019
"A RAAD, M DOKO, L ROŽIĆ, ORI LAHAV, ...",On Library Correctness under Weak Memory Consistency,2019
R Achermann,On Memory Addressing,2020
GBG Petri,On Speculative Computation and Thread Safe Programming,2009
M Grysla,On The Verification Problem For Weak Memory Models,2011
"A Bouajjani, C Enea, M Mukund, R Roy",On Verifying TSO Robustness for Event-Driven Asynchronous Programs,2018
"B Dongol, R Jagadeesan, J Riely, ...",On abstraction and compositionality for weak-memory linearisability,2018
"C Enea, A Farzan",On atomicity in presence of non-atomic writes,2016
"A Malkis, A Banerjee",On automation in the verification of software barriers: Experience report,2014
"AV Podkopaev, L Ori, V Viktor",On compilation correctness for a subset of a promising memory model to the ARMv8. 3 memory model,2017
"M Perrin, M Petrolia, A Mostefaoui, C Jard",On composition and implementation of sequential consistency,2016
"A Raad, O Lahav, V Vafeiadis",On parallel snapshot isolation and release/acquire consistency,2018
"A Horn, D Kroening",On partial order semantics for SAT/SMT-based symbolic encodings of weak memory concurrency,2015
"C Wallace, G Tremblay, JN Amaral",On the Tamability of the Location Consistency Memory Model.,2002
"L Bocchi, H Melgratti",On the behaviour of general purpose applications on cloud storages,2015
"A Fernández, E Jiménez, V Cholvi",On the interconnection of causal memory systems,2000
"A Raad, O Lahav, V Vafeiadis",On the semantics of snapshot isolation,2019
"X Qin, JL Baer",On the use and performance of explicit communication primitives in cache-coherent multiprocessor systems,1997
"MF Atig, A Bouajjani, S Burckhardt, ...",On the verification problem for weak memory models,2010
P Abdulla,On the verification problem for weak memory models,2010
"A Jeffrey, J Riely",On thin air reads towards an event structures model of relaxed memory,2016
"J Ševčík, D Aspinall",On validity of program transformations in the Java memory model,2008
"JB Manzano, G Gan, J Ributzka, S Shrestha, ...",Opell and pm: A case study on porting shared memory programming models to accelerators architectures,2011
"J Balkind, K Lim, F Gao, J Tu, ...","OpenPiton+ Ariane: The First Open-Source, SMP Linux-booting RISC-V System Scaling From One to Many Cores",2019
D Demange,Operational Semantics,
G Georgopoulos,Operational Semantics of Memory System Implementations,2018
H MAARAND,Operational Semantics of Weak Sequential Composition,
RT Bauer,Operational Verification of a Relativistic Program,2009
"M Senftleben, K Schneider",Operational characterization of weak memory consistency models,2018
T Ridge,Operational reasoning for concurrent Caml programs and weak memory models,2007
"DS Fava, M Steffen, V Stolz",Operational semantics of a weak memory model with channel synchronization,2019
"DM Vantrease, M Lipasti",Optical tokens in many-core processors,2010
"TP Ngo, P Abdulla, B Jonsson, MF Atig",Optimal Stateless Model Checking under the Release-Acquire Semantics,2018
"PA Abdulla, MF Atig, B Jonsson, TP Ngo",Optimal stateless model checking under the release-acquire semantics,2018
"T Abe, T Maeda",Optimization of a general model checking framework for various memory consistency models,2014
"A Hobor, AW Appel, FZ Nardelli",Oracle Semantics for Concurrent Separation Logic (preliminary version),2007
"D Baudisch, J Brandt, ...",Out-of-order execution of synchronous data-flow networks,2012
"M Batty, AF Donaldson, J Wickerson",Overhauling SC atomics in C11 and OpenCL,2016
"O Lahav, V Vafeiadis",Owicki-Gries reasoning for weak memory models,2015
"D Siakavaras, K Nikas, G Goumas, N Koziris",PACT 2017,
"TCP vrstva pro verifikační nástroj DIVINE, ...",ParaDiSe–Parallel & Distributed Systems Laboratory,
"TCP vrstva pro verifikační nástroj DIVINE, ...",ParaDiSe–Parallel & Distributed Systems Laboratory,2009
"TCP vrstva pro verifikační nástroj DIVINE, ...",ParaDiSe–Parallel & Distributed Systems Laboratory,
J Mellor-Crummey,Parallel Computing Platforms,
"O Inverso, C Trubiani",Parallel and distributed bounded model checking of multi-threaded programs,2020
"D Schwartz-Narbonne, G Weissenbacher, ...",Parallel assertions for architectures with weak memory models,2012
"TL Nguyen, P Schrammel, B Fischer, ...",Parallel bug-finding in concurrent programs via reduced interleaving instances,2017
C von Praun,Parallel programming: design of an overview class,2011
"L Yin, W Dong, W Liu, J Wang",Parallel refinement for multi-threaded program verification,2019
H Löf,Parallelizing the method of conjugate gradients for shared memory architectures,2004
M Hague,Parameterised pushdown systems with non-atomic writes,2011
"S Conchon, D Declerck, F Zaïdi",Parameterized Model Checking on the TSO Weak Memory Model,2020
"R Ferreira, X Feng, Z Shao",Parameterized memory models and concurrent separation logic,2010
"R Ferreira, X Feng, Z Shao",Parameterized memory models and concurrent separation logic (extended version),2009
"S Conchon, D Declerck, F Zaïdi",Parameterized model checking modulo explicit weak memory models,2018
MJ Emmi,Parameterized software verification,2010
"M Emmi, R Majumdar, R Manevich",Parameterized verification of transactional memories,2010
"PA Abdulla, MF Atig, R Rezvan",Parameterized verification under TSO is PSPACE-complete,2019
"R Palmer, G Gopalakrishnan",Partial order reduction assisted parallel model checking,2002
"J Alglave, D Kroening, M Tautschnig",Partial orders for efficient bmc of concurrent software,2013
"J Alglave, D Kroening, M Tautschnig",Partial orders for efficient bounded model checking of concurrent software,2013
"M Kuperstein, M Vechev, E Yahav",Partial-coherence abstractions for relaxed memory models,2011
"R Morisset, F Zappa Nardelli","Partially redundant fence elimination for x86, ARM, and Power processors",2017
"S Cheng, L Higham, J Kawash",Partition Consistency: A Case Study in Modeling Systems with Weak Memory Consistency and Proving Correctness of their Implementations,2013
"S Cheng, L Higham, J Kawash",Partition Consistency: A Class of Memory Consistency Models with Implementations on Message-Passing Networks,
"S Cheng, L Higham, J Kawash",Partition consistency,2014
"R Zhang, S Biswas, V Balaji, MD Bond, ...",Peacenik: Architecture Support for Not Failing under Fail-Stop Memory Consistency,2020
"L Li, EL Gunter",Per-Location Simulation,2020
"A Raad, V VAFEIADIS",Persistence Semantics for Weak Memory,2018
"U Degenbaev, WJ Paul, N Schirmer",Pervasive theory of memory,2009
JL Carré,Phd Thesis in Computer Science Static Analysis of Embedded Multithreaded Programs,2010
"R Achermann, L Humbel, D Cock, T Roscoe",Physical addressing on real hardware in Isabelle/HOL,2018
"D Lustig, M Pellauer, ...",PipeCheck: Specifying and verifying microarchitectural enforcement of memory consistency models,2014
"YAMD Lustig, MMA Gupta",PipeProof: Automated Memory Consistency Proofs for Microarchitectural Specifications,
"YA Manerkar, D Lustig, M Martonosi, ...",Pipeproof: Automated memory consistency proofs for microarchitectural specifications,2018
"L Higham, J Kawash",Pitfalls in Memory Consistency Modelling,2016
"DDV Laporte, LZSJD Pichardie, J Vitek",Plan B: A Buffered Memory Model for Java,2013
"D Demange, V Laporte, L Zhao, ...",Plan B: A buffered memory model for Java,2013
"S Mador-Haim, R Alur, M Martin",Plug and play components for the exploration of memory consistency models,2010
"F Haziza, L Holík, R Meyer, S Wolff",Pointer race freedom,2016
"AA Patwardhan, R Upadrasta",Polyhedral Model Guided Automatic GPU Cache Exploitation Framework,
"M Taheri, A Pourdamghani, ...",Polynomial-Time Fence Insertion for Structured Programs,2019
R Meyer,Portability Analysis for Weak Memory Models,2017
"H Ponce-de-León, F Furbach, K Heljanko, ...",Portability Analysis for Weak Memory Models porthos: OneToolfor allModels,2017
"H Ponce de León, F Furbach, K Heljanko, ...",Portability analysis for axiomatic memory models,2017
"R Alur, J Esparza, JF Raskin, A Bouajjani, J Ouaknine, ...",Post-doctoral fellowship,2010
J Alglave,Poétique de la mémoire partagée,2010
S Biswas,"Practical Support for Strong, Serializability-Based Memory Consistency",2016
"PA Abdulla, MF Atig, M Lång, TP Ngo",Precise and sound automatic fence insertion procedure under PSO,2015
"KH Kim, BA Sanders, N Rungta, EG Mercer",Precondition-based Modular Verification to Guarantee Data Race Freedom in Java Programs,
"AM Dan, Y Meshman, M Vechev, E Yahav",Predicate abstraction for relaxed memory models,2013
F Loulergue,Preface to the special issue on Formal Approaches to Parallel and Distributed Systems 2018,2020
"M Cao, J Roemer, A Sengupta, MD Bond",Prescient memory: exposing weak memory model behavior by looking into the future,2016
"M Kuperstein, E Yahav, M Vechev",Preserving correctness under relaxed memory models,2012
"S Cooksey, S Harris, M Batty, R Grigore, ...",Pridemm: A solver for relaxed memory models,2018
"C Eidt, K Frei, KS Gatlin, V Grover, P Lucido",Prism: A Principle-Based Sequential Memory Model for Microsoft Native Code Platforms,2006
"PL Grover, B Smith",Prism: A Principle-Based Sequential Memory Model for Microsoft Native Code Platforms,
"A Kristensen, C Low",Problem-oriented object memory: customizing consistency,1995
"R Laleau, D Méry, S Nakajima, ...",Proceedings Joint Workshop on Handling IMPlicit and EXplicit knowledge in formal system development (IMPEX) and Formal and Model-Driven Techniques for …,2018
"GL Guthrie, WJ Starke, DE Williams",Processor performance improvement for instruction sequences that include barrier instructions,2015
AM Dan,Program Analysis for Weak Memory Models,2018
"Y Zhang, X Feng",Program Logic for Local Reasoning in TSO,
"Y Chen, L Li, T Chen, L Li, L Wang, ...",Program regularization in memory consistency verification,2012
J Sevcik,Program transformations in weak memory models,2009
V Vafeiadis,Program verification under weak memory consistency using separation logic,2017
H Seidl,Programming Languages and Systems,2012
H Yang,Programming Languages and Systems,2011
H Seidl,"Programming Languages and Systems: 21st European Symposium on Programming, ESOP 2012, Held as Part of the European Joint Conferences on Theory …",2012
H Yang,"Programming Languages and Systems: 9th Asian Symposium, APLAS 2011, Kenting, Taiwan, December 5-7, 2011. Proceedings",2011
"JH Rutgers, MJG Bekooij, GJM Smit",Programming a multicore architecture without coherency and atomic operations,2014
"C Varela, G Agha",Programming dynamically reconfigurable open systems with SALSA,2001
D Heck,Programming with Threads: Synchronization and Communication,
"SH Lee, M Cho, A Podkopaev, S Chakraborty, CK Hur, ...",Promising 2.0: global optimizations in relaxed memory concurrency.,2020
"A Podkopaev, O Lahav, V Vafeiadis",Promising Compilation to ARMv8 POP,
"A Podkopaev, O Lahav, ...",Promising compilation to ARMv8 POP,2017
"AV Podkopaev, O Lahav, V Vafeiadis",Promising compilation to ARMv8. 3,2017
"C Pulte, J Pichon-Pharabod, J Kang, SH Lee, ...",Promising-ARM/RISC-V: a simpler and faster operational concurrency model,2019
V Robert,Proof-assistant-based verification of programs,
"S Joshi, D Kroening",Property-driven fence insertion using reorder bounded model checking,2015
"E Kamburjan, R Hähnle",Prototyping formal system models with active objects,2018
"R Achermann, T Roscoe",Provable Correct Memory Management,2017
"NP Lopes, D Menendez, S Nagarakatte, ...",Provably correct peephole optimizations with alive,2015
J Bender,"Prove Once, Run E ciently Anywhere: Tools for Lock-free Concurrent Algorithms",
JM Bender,"Prove Once, Run Efficiently Anywhere: Tools for Lock-free Concurrent Algorithms",2019
"A Armstrong, B Dongol, S Doherty",Proving opacity via linearizability: a sound and complete method,2017
"A Gotsman, B Cook, M Parkinson, V Vafeiadis",Proving that non-blocking algorithms don't block,2009
"R Jagadeesan, G Petri, C Pitcher, J Riely",Quarantining weakness,2013
"M Xu, MD Hill, R Bodik",Race recording for multithreaded deterministic replay using multiprocessor hardware,2006
"H Sivaraj, G Gopalakrishnan",Random walk based heuristic algorithms for distributed memory model checking,2003
"YA Manerkar, D Lustig, M Martonosi","RealityCheck: Bringing Modularity, Hierarchy, and Abstraction to Automated Microarchitectural Memory Consistency Verification",2020
"R Meyer, S Wolff",Reasoning About Weak Semantics via Strong Semantics,2018
"A Gotsman, H Yang, C Ferreira, M Najafzadeh, ...",Reasoning about Consistency Choices in Distributed Systems,
"M He, V Vafeiadis, S Qin, JF Ferreira",Reasoning about Fences and Relaxed Atomics (Technical Report),
W Mansky,Reasoning about Memory for Program Correctness Research Statement,
"A Bouajjani, C Enea, SO Mutluergil, ...",Reasoning about TSO programs using reduction and abstraction,2018
"M He, V Vafeiadis, S Qin, ...",Reasoning about fences and relaxed atomics,2016
S Owens,Reasoning about the implementation of concurrency abstractions on x86-TSO,2010
"B Dongol, J Derrick, G Smith",Reasoning algebraically about refinement on TSO architectures,2014
"E Moiseenko, A Podkopaev, O Lahav, ...",Reconciling Event Structures with Modern Multiprocessors,2019
"P Bohannon, D Lieuwen, ...",Recovering scalable spin locks,1996
"H Hiroshi, H Michihiro",Reducing Memory Fences in a Copying Garbage Collector of Java for Weak Memory Models,2018
"T Abe, T Ugawa, T Maeda, K Matsumoto",Reducing state explosion for software model checking with relaxed memory consistency models,2016
"R Martins, S Joshi, V Manquinho, I Lynce","Reflections on"" Incremental Cardinality Constraints for MaxSAT""",2019
"W Czerwiński, S Lasota, R Meyer, S Muskalla, ...",Regular separability of well structured transition systems,2017
"T Suzanne, A Miné",Relational thread-modular abstract interpretation under relaxed memory models,2018
A Miné,Relational thread-modular static value analysis by abstract interpretation,2014
J Triplett,Relativistic causal ordering a memory model for scalable concurrent data structures,2012
V HAVEL,Relaxed Memory Models in DiVinE,2012
"G Boudol, G Petri, B Serpette",Relaxed operational semantics of concurrent programming languages,2012
"V Vafeiadis, C Narayan",Relaxed separation logic: A program logic for C11 concurrency,2013
"J Ŝevčik, V Vafeiadis, F Zappa Nardelli, ...",Relaxed-memory concurrency and verified compilation,2011
"P Gammie, AL Hosking, K Engelhardt",Relaxing safely: verified on-the-fly garbage collection for x86-TSO,2015
"N Coughlin, G Smith",Rely/Guarantee Reasoning for Noninterference in Non-Blocking Algorithms,2020
"J Wickerson, M Batty, BM Beckmann, ...","Remote-scope promotion: clarified, rectified, and verified",2015
"T Abe, T Ugawa, T Maeda",Reordering control approaches to state explosion in model checking with memory consistency models,2017
"C Watt, C Pulte, A Podkopaev, G Barbier, ...",Repairing and mechanising the JavaScript relaxed memory model,2020
"O Lahav, V Vafeiadis, J Kang, CK Hur, ...",Repairing sequential consistency in C/C++ 11,2017
TP Ngo,Replacing Store Buffers by Load Buffers in TSO,2018
"PA Abdulla, MF Atig, A Bouajjani, TP Ngo",Replacing store buffers by load buffers in TSO,2018
"S Burckhardt, A Gotsman, H Yang, M Zawirski","Replicated data types: specification, verification, optimality",2014
"M Andrić, R De Nicola, AL Lafuente",Replicating Data for Better Performances in X10,2016
B Toninho,Report on POPL 2017,2017
"X Yuan, C Wu, Z Wang, J Li, PC Yew, J Huang, X Feng, ...",Reproducing Concurrency Bugs Using Local Clocks,
TF Şerbănuţă,Rewriting semantics and analysis of concurrency features for a C-like language,2014
"Y Yang, G Gopalakrishnan, G Lindstrom",Rigorous concurrency analysis of multithreaded programs,2003
"E Derevenetc, R Meyer",Robustness against Power is PSpace-complete,2014
"O Lahav, R Margalit",Robustness against release/acquire semantics,2019
"SM Beillahi, A Bouajjani, C Enea",Robustness against transactional causal consistency,2019
"B Demsky, P Lam",SATCheck: SAT-directed stateless model checking for SC and TSO,2015
"D Chavarría-Miranda, J Manzano, ...",SCaLeM: a framework for characterizing and analyzing execution models,2014
"A Hilton, A Roth",SMT-Directory: Efficient Load-Load Ordering for SMT,2010
"O Travkin, A Mütze, H Wehrheim",SPIN as a linearizability checker under weak memory models,2013
E Yahav,SYNTHESIS OF SYNCHRONIZATION,
"I Kuru, CS Gordon",Safe Deferred Memory Reclamation with Types,2019
"B Gomes, W Löwe, JW Quittek, B Weissman",Safe Sharing OF Objects IN A High-Performance Parallel Language,
L Liu,Safe and Efficient Concurrency for Modern Programming Languages,2020
J Ševčík,Safe optimisations for shared-memory concurrent programs,2011
"J Kim, V Sjöberg, R Gu, Z Shao",Safety and liveness of MCS lock—layer by layer,2017
"B Gomes, W Löwe, JW Quittek, ...","Sather 2: A Language Design for Safe, High-Performance Computing",1997
"A Drebes, A Pop, K Heydemann, A Cohen, ...",Scalable task parallelism for NUMA: A uniform abstraction for coordinated scheduling and memory management,2016
"M Horie, K Ogata, M Takeuchi, H Horii",Scaling up parallel GC work-stealing in many-core environments,2019
"N Ramanathan, J Wickerson, ...",Scheduling Weakly Consistent C Concurrency for Reconfigurable Hardware,2017
"L Yin, W Dong, W Liu, J Wang",Scheduling constraint based abstraction refinement for weak memory models,2018
"J Yang, Q He",Scheduling parallel computations by work stealing: A survey,2018
"UA Acar, A Charguéraud, M Rainey",Scheduling parallel programs by work stealing with private deques,2013
"JA Vaughan, T Millstein",Secure information flow for concurrent programs under total store order,2012
H Nemati,Secure system virtualization: End-to-end verification of memory isolation,2020
"J Manson, W Pugh",Semantics of multithreaded Java,2001
"W Pugh, J Manson",Semantics of multithreaded java,2000
"M Abadi, A Birrell, T Harris, M Isard",Semantics of transactional memory and automatic mutual exclusion,2008
"K Nagar, P Mukherjee, S Jagannathan","Semantics, Specification, and Bounded Verification of Concurrent Libraries in Replicated Systems",2020
"E Tomasco, T Nguyen Lam, B Fischer, S La Torre, ...",Separating computation from communication: a design approach for concurrent program verification,2016
E Tomasco,Separating computation from communication:: a design approach for concurrent bug finding,2017
V Vafeiadis,Separation logic for weak memory models,2015
"SV Adve, HJ Boehm",Sequential Consistency,
R Gerth,Sequential consistency and the lazy caching algorithm,1999
"PG Joisha, RS Schreiber, P Banerjee, H Boehm, ...",Sequential-code optimization of parallel code based on identifying siloed program references,2014
"A Yeolekar, K Madhukar, D Bhutada, ...",Sequentialization using timestamps,2017
"L Brutschy, D Dimitrov, P Müller, M Vechev","Serializability for eventual consistency: criterion, analysis, and applications",2017
S Valle,Shared Variables in Go A Semantic Analysis of the Go Memory Model,2016
"P Chatterjee, H Sivaraj, G Gopalakrishnan",Shared memory consistency protocol verification against weak memory models: Refinement via model-checking,2002
"A Gotsman, M Musuvathi, H Yang",Show no weakness: sequentially consistent specifications of TSO libraries,2012
M Janota,"Simon Cooksey1, Sarah Harris1, Mark Batty1, Radu Grigore1, and",
DL Marino,Simplified semantics and debugging of concurrent programs via targeted race detection,2011
"C Pulte, S Flur, W Deacon, J French, S Sarkar, ...",Simplifying ARM concurrency: multicopy-atomic axiomatic and operational models for ARMv8,2017
D Chiou,Simulation method,2010
"A Cimatti, M Sirjani",Software Engineering and Formal Methods LNCS 10469,
"A Cimatti, M Sirjani","Software Engineering and Formal Methods: 15th International Conference, SEFM 2017, Trento, Italy, September 4–8, 2017, Proceedings",2017
A Rezine,Software Model Checking in the Multicore Era,2018
SD Stoller,"Software Model Checking: Where It Is, and Where It's Headed",2005
"Y Xu, R Wang, N Goswami, T Li, L Gao, ...",Software transactional memory for GPU architectures,2014
"J Alglave, D Kroening, V Nimal, ...",Software verification for weak memory via program transformation,2013
M Lång,Sound and Complete Reachability Analysis under PSO,2013
"J Burnim, K Sen, C Stergiou",Sound and complete monitoring of sequential consistency for relaxed memory models,2011
"J Alglave, D Kroening, J Lugton, V Nimal, ...",Soundness of data flow analyses for weak memory models,2011
"JBAKJ Li, AKETX Wang",Specifying and Checking File System Crash-Consistency Models,2016
"J Bornholt, A Kaufmann, J Li, A Krishnamurthy, ...",Specifying and checking file system crash-consistency models,2016
"S Mador-Haim, R Alur, MMK Martin",Specifying relaxed memory models for state exploration tools,2009
DJ Lustig,"Specifying, Verifying, and Translating Between Memory Consistency Models",2015
"J Alglave, L Maranget",Stability in Weak Memory Models With Proofs,
"J Alglave, L Maranget",Stability in weak memory models,2011
"J Alglave, L Maranget",Stability in weak memory models. CAV'11,
"R Kuchumov, A Sokolov, V Korkhov",Staccato: cache-aware work-stealing task scheduler for shared-memory systems,2018
"R Kuchumov, A Sokolov, ...",Staccato: shared-memory work-stealing task scheduler with cache-aware memory management,2019
"D Gnad, P Dubbert, AL Lafuente, ...",Star-Topology Decoupling in SPIN,2018
B Jonsson,State-space exploration for concurrent algorithms under weak memory orderings: (preliminary version),2009
"I Jaju, BP Rao",Stateless Model Checking for the C/C++ 11 Memory Model,
"PA Abdulla, MF Atig, B Jonsson, ...",Stateless model checking for POWER,2016
"PA Abdulla, S Aronis, MF Atig, B Jonsson, ...",Stateless model checking for TSO and PSO,2017
"M Kokologiannakis, K Sagonas",Stateless model checking of the Linux kernel's hierarchical read-copy-update (tree RCU),2017
"M Kokologiannakis, K Sagonas",Stateless model checking of the Linux kernel's read–copy update (RCU),2019
F Ranzato,Static Analysis LNCS 10422,
A Miné,Static Analysis of Concurrent Programs,2013
F Ranzato,"Static Analysis: 24th International Symposium, SAS 2017, New York, NY, USA, August 30–September 1, 2017, Proceedings",2017
İ Kuru,Static Methods for Checking Correctness of Programs on Relaxed Memory Systems,2015
"L Brutschy, D Dimitrov, P Müller, M Vechev",Static Serializability Analysis for Causal Consistency (extended version),2018
VPJ Nimal,Static analyses over weak memory,2014
J Alglave,Static analyses over weak memory,2014
E Goubault,"Static analysis by abstract interpretation of numerical programs and systems, and FLUCTUAT",2013
A Miné,Static analysis of embedded real-time concurrent software with dynamic priorities,2017
"E Beckschulze, S Biallas, S Kowalewski",Static analysis of lockless microcontroller C programs,2012
A Miné,Static analysis of run-time errors in embedded critical parallel C programs,2011
A Miné,Static analysis of run-time errors in embedded real-time parallel C programs,2012
P Ferrara,Static analysis via abstract interpretation of multithreaded programs,2009
"S Joosten, M Huisman",Static code verification through process models,2018
"L Brutschy, D Dimitrov, P Müller, M Vechev",Static serializability analysis for causal consistency,2018
"P Lutsyk, J Oberhauser, WJ Paul",Store Buffers,2020
"G Chen, E Cohen, M Kovalev",Store buffer reduction with MMUs,2014
"G Chen, E Cohen, M Kovalev",Store buffer reduction with MMUs: Complete paper-and-pencil proof,2013
"JO Kaiser, HH Dang, D Dreyer, O Lahav, ...",Strong logic for weak memory: Reasoning about release-acquire consistency in Iris,2017
"JO Kaiser, HH Dang, D Dreyer, O Lahav, ...",Strong logic for weak memory: Reasoning about release-acquire consistency in iris (artifact),2017
S Castellan,Structures concurrentes en sémantique des jeux,2017
G Petri,Studying operational models of relaxed concurrency,2013
P Karandikar,"Subwords: automata, embedding problems, and verification",2015
"J Jahić, T Kuhn, M Jung, N Wehn",Supervised testing of concurrent software in embedded systems,2017
KC Wong,Supporting a weak ordering memory model for a virtual physical address space that spans multiple nodes,2010
"LC Cordeiro, EB de Lima Filho, ...",Survey on automated symbolic verification and its application for synthesising cyber-physical systems,2020
"S Sarkar, K Memarian, S Owens, M Batty, ...",Synchronising c/c++ and power,2012
"J McClurg, H Hojjat, P Černý",Synchronization synthesis for network programs,2017
M Vechev,Synthesis for Concurrency,
"J Bornholt, E Torlak",Synthesizing Memory Models from Litmus Tests,2016
"J Bornholt, E Torlak",Synthesizing memory models from framework sketches and litmus tests,2017
"C Manovit, SG Hangal, RE Cypher",System and method for efficient verification of memory consistency model compliance,2010
"G Kestor, OS Unsal, A Cristal, S Tasiran",T-Rex: a dynamic race detection tool for C/C++ transactional memory applications,2014
"A Cortesi, M Olliaro",TASE 2018,
"R Giorgi, RM Badia, F Bodin, A Cohen, ...",TERAFLUX: Harnessing dataflow in next generation teradevices,2014
"H Löf, Z Radović, E Hagersten",THROOM–Supporting POSIX Multithreaded Binaries on a Cluster,2003
"H Wehrheim, O Travkin",TSO to SC via symbolic execution,2015
"C Wang, Y Lv, P Wu",TSO-to-TSO linearizability is undecidable,2018
"P da Rocha Pinto, T Dinsdale-Young, ...",TaDA: A logic for time and data abstraction,2014
"M Doko, V Vafeiadis",Tackling real-life relaxed concurrency with FSL++,2017
"A Miné, L Mauborgne, X Rival, J Feret, P Cousot, ...",Taking static analysis to the next level: proving the absence of run-time errors and data races with Astrée,2016
"S Zhang, M Vijayaraghavan",Taming Weak Memory Models,2016
"O Lahav, N Giannarakis, V Vafeiadis",Taming release-acquire consistency,2016
"J Toman, D Grossman",Taming the static analysis beast,2017
"EB Johnsen, KI Pun, SLT Tarifa",Technical Report: A Formal Model of Parallel Execution on Multicore Architectures with Multilevel Caches Shiji Bijo,
"S Bijo, KI Pun, SLT Tarifa",Technical Report: Modelling Data Access Patterns with Atomic Sections for Multicore Architectures,2017
AA Sane,"Techniques for developing correct, fast, and robust implementations of distributed protocols",1998
"JR Baumgartner, ML Case, RL Kanzelman, ...",Techniques for employing retiming and transient simplification on netlists that include memory arrays,2013
"GL Guthrie, H Shen, WJ Starke, DE Williams",Techniques for implementing barriers to efficiently support cumulativity in a weakly-ordered memory system,2016
"GL Guthrie, H Shen, WJ Starke, DE Williams",Techniques for implementing barriers to efficiently support cumulativity in a weakly-ordered memory system,2017
"GL Guthrie, H Shen, WJ Starke, ...",Techniques for implementing barriers to efficiently support cumulativity in a weakly-ordered memory system,2018
"D Lee, V Bertacco",Test Generation and Lightweight Checking for Multi-core Memory Consistency,2019
TR Sorensen,Testing and Exposing Weak Graphics Processing Unit Memory Models,2014
"J Burnim, K Sen, C Stergiou",Testing concurrent programs on relaxed memory models,2011
TP Ngo,The Benefits of Duality in Verifying Concurrent Programs under TSO,
N Evans,The Challenges of Formally Proving HPC Systems Software.,2018
D DEMANGE,The Impostor Phenomenon,2019
W Pugh,The Java memory model is fatally flawed,2000
"M Huisman, G Petri",The Java memory model: a formal explanation,2007
"C Wallace, G Tremblay, JN Amaral",The Location Consistency memory model and cache protocol: Specification and verification,2001
A Malko,The Role of Structural Information in the Resolution of Long-distance Dependencies,2018
"M Solinas, RM Badia, F Bodin, A Cohen, ...",The TERAFLUX project: Exploiting the dataflow paradigm in next generation teradevices,2013
"PA Abdulla, MF Atig, A Bouajjani, ...",The benefits of duality in verifying concurrent programs under TSO,2016
"PA Abdulla, MF Atig, TP Ngo",The best of both worlds: Trading efficiency and optimality in fence insertion for TSO,2015
M von Tessin,The clustered multikernel: an approach to formal verification of multiprocessor operating-system kernels.,2013
"C Disselkoen, R Jagadeesan, ...",The code that never ran: Modeling attacks on speculative evaluation,2019
"V D'Silva, M Payer, D Song",The correctness-security gap in compiler optimization,2015
"D Leijen, W Schulte, S Burckhardt",The design of a task parallel library,2009
HM Windisch,The distributed programming language INSEL-concepts and implementation,1996
M Might,The illustrated guide to a Ph. D,2010
"A Jaffe, T Moscibroda, L Effinger-Dean, L Ceze, ...",The impact of memory models on software reliability in multiprocessors,2011
"R Palmer, G Gopalakrishnan",The parallel PV model checker,2002
"S Schmitz, P Schnoebelen",The power of well-structured systems,2013
PJ Keleher,The relative importance of concurrent writers and weak consistency models,1996
"J Alglave, A Fox, S Ishtiaq, MO Myreen, ...",The semantics of Power and ARM multiprocessor machine code,2009
"N Chong, T Sorensen, J Wickerson","The semantics of transactions and weak memory in x86, Power, ARM, and C++",2018
"S Sarkar, P Sewell, FZ Nardelli, S Owens, ...",The semantics of x86-CC multiprocessor machine code,2009
"G Narayanaswamy, S Joshi, D Kroening",The virtues of conflict: analysing modern concurrency,2016
M Frigo,The weakest reasonable memory model,1998
KSJ Brandt,Theorem Proving in Higher Order Logics,2007
"A Sampaio, F Wang, Sampaio",Theoretical Aspects of Computing-ICTAC 2016,2016
"B Fischer, T Uustalu",Theoretical Aspects of Computing–ICTAC 2018,2018
"B Fischer, T Uustalu","Theoretical Aspects of Computing–ICTAC 2018: 15th International Colloquium, Stellenbosch, South Africa, October 16–19, 2018, Proceedings",2018
"C Verbrugge, A Kielstra, Y Zhang",There is nothing wrong with out-of-thin-air: Compiler optimization and memory models,2011
C Leonardsson,Thread-Modular Model Checking of Concurrent Programs under TSO using Code Rewriting,2010
"M Kusano, C Wang",Thread-modular static analysis for relaxed memory models,2017
JM Machado,Threads and Memory Model for C+,2012
"PA Abdulla, MF Atig, J Cederberg",Timed lossy channel systems,2012
"K Hammond, C Brown, S Sarkar",Timing Properties and Correctness for Structured Parallel Programs on x86-64 Multicores,2015
"R O'Callahan, K Huey, D O'Dell, T Coatta",To Catch a Failure: The Record-and-Replay Approach to Debugging,2020
C Staff,To catch a failure: the record-and-replay approach to debugging,2020
"PA Abdulla, KRM Leino",Tools for software verification,2013
"D Beyer, M Huisman",Tools for the construction and analysis of systems,2020
"A Drebes, K Heydemann, N Drach, A Pop, ...",Topology-aware and dependence-aware scheduling and memory allocation for task-parallel languages,2014
TM Merrifield,Towards High Performance Determinism for Multithreaded Programs,2018
"M He, S Qin, J Ferreira",Towards a Program Logic for C11 Release-Sequences,2018
"Y Zhao, X Wang, H Zhu",Towards a pomset semantics for a shared-variable parallel language,2010
RT Bauer,Towards an Operational Semantics of Memory Barriers in Shared Memory Multiprocessors,2006
"H Jiang, H Liang, S Xiao, J Zha, X Feng",Towards certified separate compilation for concurrent programs,2019
"M Dalvandi, B Dongol",Towards deductive verification of C11 programs with Event-B and ProB,2019
E Sifakis,Towards efficient and secure shared memory applications,2013
"MR Groz, MK Havelund, MG Muller, MA Bouajjani, ...",Towards efficient and secure shared memory applications,2013
"T Sorensen, G Gopalakrishnan, V Grover",Towards shared memory consistency models for GPUs,2013
SB Schmaltz,Towards the pervasive formal verification of multi-core operating systems and hypervisors implemented in C,2012
"T Shpeisman, AR Adl-Tabatabai, R Geva, Y Ni, ...",Towards transactional memory semantics for c++,2009
"X Qiu, M Dubois",Towards virtually-addressed memory hierarchies,2001
"H Attiya, D Hendler, P Woelfel",Trading fences with rmrs and separating memory models,2015
"A Cerone, A Gotsman, H Yang",Transaction chopping for parallel snapshot isolation,2015
"T Harris, J Larus, R Rajwar",Transactional memory,2010
"D BRIJESH, R JAGADEESAN, J RIELY",Transactions in Relaxed Memory Architectures,2018
"B Dongol, R Jagadeesan, J Riely",Transactions in relaxed memory architectures,2017
M Naylor,Treating Stress With VR,2020
"S Kaxiras, D Klaftenegger, M Norgren, A Ros, ...",Turning centralized coherence and distributed critical-section execution on their head: A new approach for scalable distributed shared memory,2015
"J Avigad, R Harper","Type Theory, Computation and Interactive Theorem Proving",2015
"MGRJC Pitcher, J Riely",Types for Relaxed Memory Models,2012
"M Goto, R Jagadeesan, C Ptcher, J Riely",Types for relaxed memory models,2012
"Y Yang, G Gopalakrishnan, ...",UMM: an operational memory model specification framework with integrated model checking capability,2005
P Abdulla,UPMARC Seminars,2018
"S Sarkar, P Sewell, J Alglave, L Maranget, ...",Understanding POWER multiprocessors,2011
W Hassanein,Understanding and improving JVM GC work stealing at the data center scale,2016
"S Burckhardt, A Gotsman, H Yang",Understanding eventual consistency,2013
K Schneider,Using Synchronous Models for the Design of Parallel Embedded Systems,
"AE Condon, MD Hill, M Plakal, ...",Using lamport clocks to reason about relaxed memory models,1999
"A Schuster, L Shalev",Using remote access histories for thread scheduling in distributed shared memory systems,1998
"E Tomasco, TL Nguyen, B Fischer, S La Torre, ...",Using shared memory abstractions to design eager sequentializations for weak memory models,2017
"K Jiang, B Jonsson","Using spin to model check concurrent algorithms, using a translation from c to promela",2009
"M Senftleben, K Schneider",Using temporal logics for specifying weak memory consistency models,2018
"E Cohen, M Dahlweid, M Hillebrand, ...",VCC: A practical system for verifying concurrent C,2009
"S Chakraborty, V Vafeiadis",Validating optimizations of concurrent C/C++ programs,2016
"G Smith, N Coughlin, T Murray",Value-Dependent Information-Flow Security on Weak Memory Models,2019
"S Liu, Y Jiang",Value-passing CCS for trees: a theory for concurrent systems,2016
P Cousot,"Verification by abstract interpretation, soundness and abstract induction",2015
"RP Ghughal, GC Gopalakrishnan",Verification methods for weaker shared memory consistency models,2000
R Grönroos,Verification of Cache Coherence Protocols,2011
Z Cai,Verification of Concurrent Data Structures with TLA,2018
A Bouajjani,"Verification of Concurrent Programs: Decidability, Complexity, Reductions",
D Kröning,Verification of Concurrent Software.,2016
C Leonardsson,Verification of Software under Relaxed Memory,2016
"CJ Banks, M Elver, R Hoffmann, ...",Verification of a lazy cache coherence protocol against a weak memory model,2017
"É André, L Fribourg, JM Mota, R Soulat",Verification of an industrial asynchronous leader election algorithm using abstractions and parametric model checking,2019
"A Bouajjani, G Parlato",Verification of concurrent programs for relaxed memory models.,
V Kahlon,Verification of concurrent programs having parameterized qualities,2010
"O Travkin, H Wehrheim",Verification of concurrent programs on weak memory models,2016
"C Manovit, SG Hangal",Verification of memory consistency and transactional memory,2010
"PA Abdulla, J Arora, MF Atig, S Krishna",Verification of programs under the release-acquire semantics,2019
"S Polyakov, A Schuster",Verification of the Java causality requirements,2005
"L Liang, PE McKenney, D Kroening, ...",Verification of tree-based hierarchical read-copy update in the Linux kernel,2018
"A Cristal, BK Ozkan, E Cohen, G Kestor, I Kuru, ...",Verification tools for transactional programs,2015
O Lahav,Verification under causally consistent shared memory,2019
JG Stewart,Verified Separate Compilation for C,2015
J Woodcock,Verified Software Grand Challenge.,2006
"L Beringer, G Stewart, R Dockins, AW Appel",Verified compilation for shared-memory C,2014
AW Appel,Verified software toolchain,2011
P Gardner,Verified trustworthy software systems,2017
"S Doherty, B Dongol, H Wehrheim, ...",Verifying C11 programs operationally,2019
O Travkin,Verifying Concurrent Programs Under Weak Memory Models: Verifikation Nebenläufiger Programme Unter Schwachen Speichermodellen,2017
H Wehrheim,Verifying Correctness of Persistent Concurrent Data Structures,2019
J Lepiller,Verifying Software Fault Isolation,2019
"S Krishna, M Emmi, C Enea, ...",Verifying Visibility-Based Weak Consistency,2020
"E Tomasco, O Inverso, B Fischer, S La Torre, ...",Verifying concurrent programs by memory unwinding,2015
O Travkin,Verifying concurrent programs under weak memory models.,2017
"D Lustig, M Pellauer, M Martonosi",Verifying correct microarchitectural enforcement of memory consistency models,2015
"J Derrick, S Doherty, B Dongol, G Schellhorn, ...",Verifying correctness of persistent concurrent data structures,2019
"S Burckhardt, M Musuvathi, V Singh",Verifying local transformations of concurrent programs,2010
"S Burckhardt, M Musuvathi, V Singh",Verifying local transformations on relaxed memory models,2010
"I Kuru, BK Ozkan, SO Mutluergil, ...",Verifying programs under snapshot isolation and similar relaxed consistency models,2014
"J Tassarotti, D Dreyer, V Vafeiadis",Verifying read-copy-update in a logic for weak memory,2015
"R Sison, T Murray",Verifying that a compiler preserves concurrent value-dependent information-flow security,2019
"PA Abdulla, F Haziza, L Holík",View Abstraction–A Tutorial,2015
"K Matsumoto, T Ugawa",Visualization of Counterexamples of Memory Model-aware Model Checking Using SPIN,2019
"J Wang, L Tang, Y Xuan, RL Damata",Visualized code review,2017
MF Atig,Vérification de Programmes Concurrents: Décidabilité Et Complexité,2010
"L Higham, J Kawash, N Verwaal",WEAK MEMORY CONSISTENCY MODELS PART ONE: DEFINITIONS AND COMPARISONS,1998
S Zhang,WMM: a Resilient Weak Memory Model,2016
"A De, A Roychoudhury, D D'Souza",WOMM: a weak operational memory model,2010
"L Higham, J Kawash, N Verwaal",Weak Memory Consistency Models,
"V Štill, P Ročkai, J Barnat",Weak Memory Models as LLVM-to-LLVM Transformations,2015
"S Zhang, M Vijayaraghavan, D Lustig",Weak Memory Models with Matching Axiomatic and Operational Definitions,2017
SZMV Arvind,Weak Memory Models: Balancing Definitional Simplicity and Implementation Flexibility,
"A RAAD, J WICKERSON, V VAFEIADIS",Weak Persistency Semantics from the Ground Up,2019
"L Higham, J Kawash, N Verwaal",Weak memory consistency models part II: Process coordination problems,1998
"K Winter, G Smith",Weak memory model of SeqLock in NuSMV,
S Castellan,Weak memory models using event structures,2016
"S Zhang, M Vijayaraghavan",Weak memory models: Balancing definitional simplicity and implementation flexibility,2017
S Tissen,Weak memory semantics,
"J Berdine, EA Emerson, DS Fussell",Weak-Memory Local Reasoning,
IA Wehrman,Weak-memory local reasoning,2012
"G Smith, L Groves",Weakening Correctness and Linearizability for Concurrent Objects on Multicore Processors,2019
"C WATT, A ROSSBERG, J PICHON-PHARABOD",Weakening WebAssembly (Extended Draft),2019
J Alglave,Weakness is a virtue,2013
"J Goubault-Larrecq, M Seisenberger, ...",Well quasi-orders in computer science (dagstuhl seminar 16031),2016
"ORI LAHAV, UDI BOKER",What's Decidable about Causally Consistent Memory Models?,
"MF Atig, A Bouajjani, S Burckhardt, ...",What's Decidable about Weak Memory Models?,2012
"TC Lee, MA Boéchat",When the ARM weakly consistent memory model meets speculation: is it necessary?,2012
"L BAJCZI, A VÖRÖS, V MOLNÁR",Will My Program Break on This Faulty Processor?,2019
"L Bajczi, A Vörös, V Molnár",Will My Program Break on This Faulty Processor? Formal Analysis of Hardware Fault Activations in Concurrent Embedded Software,2019
"S Che, M Orr, J Gallmeier",Work stealing in a shared virtual-memory heterogeneous environment: A case study with betweenness centrality,2017
"S Pervez, G Gopalakrishnan, RM Kirby, R Thakur",and William Gropp4,2009
CF Grammar,automated theorem proving 472,2013
"P Sewell, S Sarkar, S Owens, FZ Nardelli, ...",x86-TSO: a rigorous and usable programmer's model for x86 multiprocessors,2010
"S Aga, A Singh, S Narayanasamy",zfence: Data-less coherence for efficient fences,2015
Μ Κοκολογιαννάκης,Συστηματικός έλεγχος ορθότητας του read-copy-update υπό ακολουθιακά συνεπή και ασθενή μοντέλα μνήμης,2017
"ЕС Намаконов, АВ Подкопаев",Компиляция модели памяти OCaml в Power,2019
"АВ Подкопаев, Л Ори, В Вафеядис",О корректности компиляции подмножествa обещающей модели памяти в аксиоматическую модель ARMv8. 3,2017
"АВ Подкопаев, О Лахав, В Вафеядис",Обещающая компиляция в ARMv8. 3,2017
D Declerck,… paramétrés sur des modèles mémoires faibles.(Verification via Model Checking of Parameterized Concurrent Programs on Weak Memory Models).,2018
"大野純, 平木敬",値予測用投機実行回路によるキャッシュコヒーレンシ機構の高速化,2013
"A Gotsman, H Yang, C Ferreira, M Najafzadeh, ...",Cause I'm strong enough: Reasoning about consistency choices in distributed systems,2016
"C Flanagan, S Graf, M Parthasarathy, ...",09361 Abstracts Collection--Design and Validation of Concurrent Systems,2010
"R Hähnle, M Huisman",24 Challenges in Deductive Software Verification.,2017
R Bedbur,5. Oktober 2011,2011
"K Asanovic, V Arvind, S Devadas, JC Hoe","6.823 Computer System Architecture, Spring 2002",2002
"A Blanchard, N Kosmatov, F Loulergue",A CHR-Based Solver for Weak Memory Behaviors.,2016
"M Teragni, G Zabala, S Blanco",A Cloud Powered Relaxed Heterogeneous Distributed Shared Memory System,2018
"S Brookes, R Kavanagh",A Denotational Semantics for SPARC TSO,2019
"B Van Assche, EH D'Hollander",A Framework for the Investigation of Shared Memory Systems1,2000
"J Alglave, A Mahboubi",A Generic Formalised Framework for Reasoning About Weak Memory Models,2011
"M Lobosco, C Amorim, O Loques",A Java environment for high-performance computing,2001
"S Bijo, EB Johnsen, KI Pun, SLT Tarifa",A Maude framework for cache coherent multicore architectures,2016
"RN Zuckery, JL Baer",A Performance Study of Memory Consistency Models3,1992
"V Nagarajan, DJ Sorin, MD Hill, ...",A Primer on Memory Consistency and Cache Coherence,2020
"G Li, G Gopalakrishnan, K Slind",A SAT-BASED BOUNDED MODEL CHECKER FOR CONCURRENT ASSEMBLY PROGRAMS,
"J Pichon-Pharabod, F Sieczkowski, L Birkedal, ...",A Separation Logic for Fictional Sequential Consistency,2019
V Vafeiadis,A Separation Logic for a Promising Semantics,2018
T Matsumoto,A Study on Memory-Based Communications and Synchronization in Distributed-Memory Systems,1994
G Cong,A Study on the Impact of Memory Consistency Models on Parallel Algorithms for Shared-Memory Multiprocessors,2005
"A Shukla, A Biere, L Pulina, ...",A Survey on Applications of Quantified Boolean Formulas,2019
"LM Inria, S Sarkar, P Sewell",A Tutorial Introduction to the ARM and POWER Relaxed Memory Models,2012
"P Maleehuan, Y Chiba, T Aoki",A Verification Framework for Assembly Programs Under Relaxed Memory Model Using SMT Solver,2018
"S Owens, S Sarkar, P Sewell",A better x86 memory model: x86-TSO,2009
"S Owens, S Sarkar, P Sewell",A better x86 memory model: x86-TSO (extended version),2009
"K Crary, MJ Sullivan",A calculus for relaxed memory,2015
"D Marino, A Singh, T Millstein, M Musuvathi, ...",A case for an SC-preserving compiler,2011
"A Blanchard, N Kosmatov, M Lemerre, ...",A case study on formal verification of the anaxagoros hypervisor paging system with frama-C,2015
"Y Yi, T Park, HY Yeom",A causal logging scheme for lazy release consistent distributed shared memory systems,1998
"S Karlsson, M Brorsson",A comparative characterization of communication patterns in applications using MPI and shared memory on an IBM SP2,1998
"SV Adve, AL Cox, S Dwarkadas, ...",A comparison of entry consistency and lazy release consistency implementations,1996
"J Pichon-Pharabod, P Sewell",A concurrency semantics for relaxed atomics that permits optimisation and avoids thin-air executions,2016
"W Mansky, E Gunter",A cross-language framework for verifying compiler optimizations,2014
"R Kavanagh, S Brookes",A denotational semantics for SPARC TSO,2018
S Brookes,A denotational semantics for weak memory concurrency,2016
"B Wilkinson, T Pai, M Miraj",A distributed shared memory programming course,2001
J Alglave,A formal hierarchy of weak memory models,2012
"S Bijo, EB Johnsen, KI Pun, SLT Tarifa",A formal model of data access for multicore architectures with multilevel caches,2019
"S Bijo, EB Johnsen, KI Pun, SLT Tarifa",A formal model of parallel execution on multicore architectures with multilevel caches,2017
"Z Hou, D Sanan, A Tiu, Y Liu, JS Dong",A formalisation of the SPARC TSO memory model for multi-core machine code,2019
"J Derrick, G Smith",A framework for correctness criteria on weak memory models,2015
"T Abe, T Maeda",A general model checking framework for various memory consistency models,2017
"Y Yang, G Gopalakrishnan, G Lindstrom",A generic operational memory model specification framework for multithreaded program verification,2003
"RJ Colvin, G Smith",A high-level operational semantics for hardware weak memory models,2018
"B Dongol, O Travkin, J Derrick, H Wehrheim",A high-level semantics for program execution under total store order memory,2013
"K Matsumoto, T Ugawa, T Abe",A library of memory access instructions under relaxed memory models for SPIN,2016
"PA Abdulla, MF Atig, A Bouajjani, TP Ngo",A load-buffer semantics for total store ordering,2017
M Takesue,A model of pipelined mutual exclusion on cache-coherent multiprocessors,2003
"F Pong, M Dubois",A new approach for the verification of cache coherence protocols,1995
"M Lobosco, A Silva, O Loques, ...",A new distributed JVM for cluster computing,2003
"CC Wu, C Chen",A new relaxed memory consistency model for shared-memory multiprocessors with parallel-multithreaded processing elements,1998
JYA Pichon-Pharabod,A no-thin-air memory model for programming languages,2018
"A Boukerche, ACMA de Melo, ...",A performance evaluation of a local DNA sequence alignment algorithm on a cluster of workstations,2004
"RN Zucker, JL Baer",A performance study of memory consistency models,1992
"P Pirkelbauer, R Milewicz, JF Gonzalez",A portable lock-free bounded queue,2016
"B Norris, B Demsky",A practical approach for model checking C/C++ 11 code,2016
TL Harris,A pragmatic implementation of non-blocking linked-lists,2001
"DJ Sorin, MD Hill, DA Wood",A primer on memory consistency and cache coherence,2011
"J Kang, CK Hur, O Lahav, V Vafeiadis, ...",A promising semantics for relaxed-memory concurrency,2017
"J Derrick, G Smith, L Groves, B Dongol",A proof method for linearizability on TSO architectures,2017
T Ridge,A rely-guarantee proof system for x86-TSO,2010
"K Svendsen, J Pichon-Pharabod, M Doko, ...",A separation logic for a promising semantics,2018
"J Pichon-Pharabod, K Svendsen, M Doko, O Lahav, ...",A separation logic for a promising semantics,2019
"F Sieczkowski, K Svendsen, L Birkedal, ...",A separation logic for fictional sequential consistency,2015
J Oberhauser,A simpler reduction theorem for x86-TSO,2015
"P Chatterjee, G Gopalakrishnan",A specification and verification framework for developing weak shared memory consistency protocols,2002
"MD Hill, AE Condon, M Plakal, DJ Sorin",A system-level specification framework for I/O architectures,1999
"VA Saraswat, R Jagadeesan, M Michael, ...",A theory of memory models,2007
"G Calin, E Derevenetc, R Majumdar, ...",A theory of partitioned global address spaces,2013
"G Boudol, G Petri",A theory of speculative computation,2010
"J Bhadra, E Trofimova, LJ Giordano, ...",A trace-driven validation methodology for multi-processor SoCs,2006
"L Maranget, S Sarkar, P Sewell",A tutorial introduction to the ARM and POWER relaxed memory models,2012
"L Maranget, S Sarkar, P Sewell",A tutorial introduction to the ARM and POWER relaxed memory models (version 120),2012
"L Maranget, S Sarkar, P Sewell","A tutorial introduction to the ARM and POWER relaxed memory models, 2012",2015
"L Maranget, S Sarkar, P Sewell",A tutorial introduction to the ARM and POWER relaxed memory models. October 2012,
"V Awhad, C Wallace",A unified formal specification and analysis of the new Java memory models,2003
"WC Kwon, LS Pehy",A universal ordered NoC design platform for shared-memory MPSoC,2015
"A Linden, P Wolper",A verification-based approach to memory fence insertion in PSO memory systems,2013
"A Linden, P Wolper",A verification-based approach to memory fence insertion in relaxed memory systems,2011
"B Simner, S Flur, C Pulte, A Armstrong, ...",ARMv8-A system semantics: instruction fetch in relaxed architectures,2020
"B Simner, S Flur, C Pulte, A Armstrong, ...",ARMv8-A system semantics: instruction fetch in relaxed architectures (extended version)⋆,
"K Vora, SC Koduru, R Gupta",ASPIRE: exploiting asynchronous parallelism in iterative algorithms using a relaxed consistency based DSM,2014
"R Bornat, M Dodds",Abducing memory barriers,2012
DR Hower,Acoherent shared memory,2012
"C Lin, V Nagarajan, R Gupta",Address-aware fences,2013
"C Flanagan, SN Freund",Adversarial memory for detecting destructive races,2010
PW O'Hearn,"Algebra, logic, locality, concurrency",2011
"M Zhang, S Biswas, MD Bond",All That Glitters Is Not Gold: Improving Availability and Practicality of Exception-Based Memory Models,2016
B Selfridge,An ACL2 Mechanization of an Axiomatic Framework for Weak Memory,2014
"M Botincan, P Glavan, D Runje",An ASM-based Approach to Modeling Memory Models,
"C Wallace, G Tremblay, JN Amaral",An Abstract State Machine specification and verification of the location consistency memory model and cache protocol,2001
"PA Melliès, L Stefanesco",An Asynchronous soundness theorem for concurrent separation logic,2018
G Cong,An Evaluation of Parallel Algorithms on Current Memory Consistency Models,2006
WY Chen,An Evaluation of the Cost of Sequential Consistency for Titanium,2002
"G Cabon, D Cachera, D Pichardie",An Extended Buffered Memory Model With Full Reorderings,2016
J Prasad,An Immediate Need for A Complete and Precise Memory Model in the wake of Multicore Processing,2012
BA Gandhi,An Implementation of Distributed Shared Memory on Network Of Workstations,1997
P Ou,An Initial Study of Two Approaches to Eliminating Out-of-Thin-Air Results,2018
"Z Hóu, D Sanan, A Tiu, Y Liu, KC Hoa, ...",An Isabelle/HOL Formalisation of the SPARC Instruction Set Architecture and the TSO Memory Model,2020
"S Zhang, M Vijayaraghavan",An Operational Framework for Specifying Memory Models using Instantaneous Instruction Execution,2017
"S Joshi, S Prasad",An Operational Model for Multiprocessors with Caches,2010
"A Linden, P Wolper",An automata-based symbolic approach for verifying programs on relaxed memory models,2010
"W Mansky, D Garbuzov, S Zdancewic",An axiomatic specification for sequential memory models,2015
"AL Cox, S Dwarkadas, P Keleher, ...",An evaluation of software distributed shared memory for next-generation processors and networks,1993
"P Keleher, AL Cox, S Dwarkadas, ...",An evaluation of software-based release consistent protocols,1995
"MD Marino, GL de Campos, LM Sato",An evaluation of the speedup of Nautilus DSM system,1999
"A Shriraman, MF Spear, H Hossain, ...",An integrated hardware-software approach to flexible transactional memory,2007
"J Derrick, G Smith",An observational approach to defining linearizability on weak memory models,2017
"Y Zhang, X Feng",An operational approach to happens-before memory model,2013
"Y Zhang, X Feng",An operational happens-before memory model,2016
"Y Zhang, X Feng",An operational happens-before memory model (extended version),
"K Nienhuis, K Memarian, P Sewell",An operational semantics for C/C++ 11 concurrency,2016
"S Bijo, EB Johnsen, KI Pun, SLT Tarifa",An operational semantics of cache coherent multicore architectures,2016
DAW Clarke,Analyses of Java programs over weak memory,2018
"Y Yang, G Gopalakrishnan, ...",Analyzing the CRF Java memory model,2001
"DS Fava, M Steffen, V Stolz",Anything goes unless forbidden,
VY Trifanov,Applying synchronization contracts approach for dynamic detection of data races in industrial applications,2018
"V Vojdani, K Apinis, S Saan",Approaches to Thread-Modular Static Analysis,
"DLCTM Pellauer, M Martonosi",ArMOR: Defending Against Memory Consistency Model Mismatches in Heterogeneous Architectures,
"D Lustig, C Trippel, M Pellauer, ...",ArMOR: defending against memory consistency model mismatches in heterogeneous architectures,2015
"U Ramachandran, G Shah, ...",Architectural mechanisms for explicit communication in shared memory multiprocessors,1995
A Naeem,Architecture Support and Scalability Analysis of Memory Consistency Models in Network-on-Chip based Systems,2013
"K Gharachorloo, M Sharma, S Steely, ...",Architecture and design of AlphaServer GS320,2000
"A Naeem, A Jantsch, Z Lu",Architecture support and comparison of three memory consistency models in NoC based systems,2012
"KV Manjunath, R Govindarajan",Array Bloating: A Novel Method to Reduce False Sharing E ects in DVSMs,
"P Maleehuan, Y Chiba, T Aoki",Assembly program verification for multiprocessors with relaxed memory model using smt solver,2017
"BA Sanders, KH Kim",Assertional reasoning about data races in relaxed memory models,2008
"D Dice, H Huang, M Yang",Asymmetric dekker synchronization,2001
"Y Duan, N Honarmand, J Torrellas",Asymmetric memory fences: Optimizing both performance and implementability,2015
J Thomas,Asynchronous validity resolution in sequentially consistent shared virtual memory,2001
"B Lucia, J Devietti, L Ceze, K Strauss",Atom-Aid: Detecting and surviving atomicity violations,2009
"B Lucia, J Devietti, K Strauss, ...",Atom-aid: Detecting and surviving atomicity violations,2008
"D Gope, MH Lipasti",Atomic SC for simple in-order processors,2014
"S Jagannathan, V Laporte, G Petri, ...",Atomicity refinement for verified compilation,2014
C Leonardsson,"August 2, 2012",2012
A Yushkovskiy,Automated Analysis of Weak Memory Models,2018
"F Cassez, JF Raskin",Automated Technology for Verification and Analysis,
"F Cassez, JF Raskin","Automated Technology for Verification and Analysis: 12th International Symposium, ATVA 2014, Sydney, Australia, November 3-7, 2014, Proceedings",2014
S Burckhardt,Automated Verification of Concurrent Data Types,2006
"B Kasikci, C Zamfir, G Candea",Automated classification of data races under both strong and weak memory models,2015
"C Baumann, AM Dan, Y Meshman, T Hoefler, ...",Automatic Verification of RMA Programs via Abstraction Extrapolation,2018
"PA Abdulla, MF Atig, YF Chen, C Leonardsson, ...",Automatic fence insertion in integer programs via predicate abstraction,2012
"M Kuperstein, M Vechev, E Yahav",Automatic inference of memory fences,2012
"M Kuperstein, M Vechev, E Yahav",Automatic verification and synthesis for weak memory models,2015
"AJ Summers, P Müller",Automating deductive verification for weak-memory programs (extended version),2020
"P Ou, B Demsky",Automo: Automatic inference of memory order parameters for c/c++ 11,2015
"T Ta, X Zhang, A Gutierrez, ...",Autonomous Data-Race-Free GPU Testing,2019
"M Zhang, S Biswas, MD Bond",Avoiding consistency exceptions under strong memory models,2017
"N Gavrilenko, H Ponce-de-León, F Furbach, ...",BMC for weak memory models: Relation analysis for compact SMT encodings,2019
"H Ponce-de-León, F Furbach, ...",BMC with memory models as modules,2018
"C Wang, Y Lv, P Wu",Bounded TSO-to-SC linearizability is decidable,2016
"S Burckhardt, R Alur, MMK Martin",Bounded model checking of concurrent data types on relaxed memory models: A case study,2006
"S Dolan, KC Sivaramakrishnan, ...",Bounding data races in space and time,2018
"DF Bacon, X Shen",Braids and fibers: Language constructs with architectural support for adaptive responses to memory latencies,2006
M Lesani,Brief announcement: Fence insertion for straight-line programs is in P,2017
"R Jagadeesan, G Petri, J Riely","Brookes is relaxed, almost!",2012
"MM Islam, A Muzahid",Bugaroo: Exposing Memory Model Bugs in Many-Core Systems,2018
W Ahn,BulkCompiler: High-Performance Sequential Consistency through Cooperative Compiler Consistency through Cooperative Compiler and Hardware Support,
"W Ahn, S Qi, M Nicolaides, J Torrellas, JW Lee, ...",BulkCompiler: High-performance sequential consistency through cooperative compiler and hardware support,2009
"ML Goodstein, E Vlachos, S Chen, ...",Butterfly analysis: Adapting dataflow analysis to dynamic parallel monitoring,2010
"H Barendregt, M Gehrke, H Geuvers, G Manzonetto, ...",CALMOC: Categorical and Algebraic Models of Computation,
P Ou,CDSSPEC: Testing Concurrent Data Structures Under the C/C++ 11 Memory Model,2014
"B Norris, B Demsky",CDSchecker: checking concurrent data structures written with C/C++ atomics,2013
"J Huang, C Zhang, J Dolby",CLAP: recording local executions to reproduce concurrency failures,2013
N Dave,CSAIL,2004
"X Shen, LR Arvind",CSAIL,1999
N Dave,CSAIL Massachusetts Institute of Technology,2004
"BP Biswal, A Singh, B Singh",Cache coherency controller verification IP using SystemVerilog Assertions (SVA) and Universal Verification Methodologies (UVM),2017
Y Zhu,"Caches, Transactions and Memories: Models, Coherence and Consistency",2018
"MP Ferguson, D Buettner",Caching Puts and Gets in a PGAS language runtime,2015
"Y Abd Alrahman, M Andric, A Beggiato, ...",Can We Efficiently Check Concurrent Programs Under Relaxed Memory Models in Maude?,2014
"H Maarand, T Uustalu",Certified Foata normalization for generalized traces,2018
"H Maarand, T Uustalu",Certified normalization of generalized traces,2019
"MM Islam, A Muzahid",Characterizing real world bugs causing sequential consistency violations,2013
"S Burckhardt, R Alur, MMK Martin",CheckFence: checking consistency of concurrent data types on relaxed memory models,2007
"A Bouajjani, E Derevenetc, R Meyer",Checking Robustness against TSO,2012
"A Bouajjani, E Derevenetc, R Meyer",Checking and enforcing robustness against TSO,2013
J Dubrovin,Checking bounded reachability in asynchronous systems by symbolic event tracing,2010
"P Ou, B Demsky",Checking concurrent data structures under the C/C++ 11 memory model,2017
"SM Beillahi, A Bouajjani, C Enea",Checking robustness against snapshot isolation,2019
"C Dern, R Simha",Checking transactional memory implementations,2012
"M Batty, K Memarian, S Owens, S Sarkar, ...",Clarifying and compiling C/C++ concurrency: from C++ 11 to POWER,2012
"D Leijen, S Burckhardt, BP Wood, M Fahndrich",Cloud Types for Eventual Consistency,2012
"A Meixner, DJ Sorin",Clouseau: Probabilistic dynamic verification of multithreaded memory systems,2004
"C DISSELKOEN, R JAGADEESAN, A JEFFREY, ...",Code that never ran,2018
"P Godefroid, K Sen",Combining model checking and testing,2018
"X Shen, LR Arvind",Commit-reconcile and fences (CRF): a new memory model for architects and compiler writers,1999
"V VAFEIADIS, FZ NARDELLI",CompCertTSO: A Verified Compiler for Relaxed-Memory Concurrency,
"J Ševčík, V Vafeiadis, F Zappa Nardelli, ...",CompCertTSO: A verified compiler for relaxed-memory concurrency,2013
"K Gharachorloo, L Kontothanassis, DJ Scales, M Scott, ...",Comparative Evaluation of Fine-and Coarse-Grain Approaches for Software Distributed Shared Memory,1999
"S Dwarkadas, K Gharachorloo, ...",Comparative evaluation of fine-and coarse-grain approaches for software distributed shared memory,1999
"IJ Hayes, A Burns, B Dongol, CB Jones",Comparing models of nondeterministic expression evaluation,2011
"RCF Melo, MET Walter, ACMA Melo, R Batista, ...",Comparing two long biological sequences using a dsm system,2003
N ten Dijke,Comparison of Verification Methods for Weak Memory Models,2014
"H Jiang, V Chaudhary",Compile/run-time support for thread migration,2001
"S Cuellar, N Giannarakis, JM Madiot, W Mansky, ...",Compiler correctness for concurrency: from comncurrent separation logic to shared memory assembly language,2020
"S Dwarkadas, A Cox, H Lu, W Zwaenepoel",Compiler-Directed Selective Update Mechanisms for Software Distributed Shared Memory,1995
"S Conchon, D Declerck, F Zaïdi",Compiling Parameterized X86-TSO Concurrent Programs to Cubicle-,2017
"L Birkedal, D Dreyer, P Gardner, Z Shao",Compositional Verification Methods for Next-Generation Concurrency (Dagstuhl Seminar 15191),2015
M Batty,Compositional relaxed concurrency,2017
"M Dodds, M Batty, A Gotsman",Compositional verification of compiler optimisations on relaxed memory,2018
"M Dodds, M Batty, A Gotsman",Compositional verification of relaxed-memory program transformations,2016
"M Frigo, V Luchangco",Computation-centric memory models,1998
"D Hutchison, T Kanade, J Kittler, JM Kleinberg, ...",Computer Aided Verification,2008
AGS Malik,Computer Aided Verification,2008
TBRB Jones,Computer Aided Verification,2002
"T Ball, RB Jones","Computer Aided Verification: 18th International Conference, CAV 2006, Seattle, WA, USA, August 17-20, 2006, Proceedings",2006
"A Gupta, S Malik","Computer Aided Verification: 20th International Conference, CAV 2008 Princeton, NJ, USA, July 7-14, 2008, Proceedings",2008
"A Bouajjani, O Maler","Computer Aided Verification: 21st International Conference, CAV 2009, Grenoble, France, June 26-July 2, 2009, Proceedings",2009
O Maler,Computer aided verification,1996
"S Park, DL Dill",Computer assisted analysis of multiprocessor memory systems,1996
"DF Bacon, X Shen","Computer program instruction architecture, system and process using partial ordering for adaptive response to memory latencies",2009
"DF Bacon, X Shen","Computer program instruction architecture, system and process using partial ordering for adaptive response to memory latencies",2009
"RB Batista, ALAC Correa, ...",Computing binary space partition trees using a scope consistent DSM system in a cluster of workstations,2003
M Dobiasch,Concolic testing of concurrent software in the context of weak memory models,2014
"Q Yi, J Huang",Concurrency verification with maximal path causality,2018
"J Alglave, P Cousot, C Urban",Concurrency with Weak Memory Models (Dagstuhl Seminar 16471),2017
S Cuellar,Concurrent Permission Machine for modular proofs of optimizing compilers with shared memory concurrency.,2020
"E Börger, KD Schewe",Concurrent abstract state machines,2016
"T Abe, T Maeda",Concurrent program logic for relaxed memory consistency models with dependencies across loop iterations,2017
"TL Nguyen, B Fischer, S La Torre, G Parlato",Concurrent program verification with lazy sequentialization and interval analysis,2017
"BLLCK Strauss, S Qadeer, H Boehm",Conflict Exceptions: Providing Simple Parallel Language Semantics with Precise Hardware Exceptions,2009
"B Lucia, L Ceze, K Strauss, S Qadeer, ...",Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races,2010
"DS Dhaliwal, PS Sandhu, SN Panda",Consistency Model and Synchronization Primitives in SDSMS,2009
MH Lipasti,Constraint Graph Analysis of Multithreaded Programs,
"HW Cain, MH Lipasti, R Nair",Constraint Graph Analysis of Multithreaded Programs.,2003
"A Bouajjani, M Sighireanu",Constructing optimally robust concurrent programs wrt relaxed memory models and program transformations.,
"PA Abdulla, MF Atig, A Bouajjani, TP Ngo",Context-bounded analysis for POWER,2017
"MF Atig, A Bouajjani, G Parlato",Context-bounded analysis of TSO systems,2014
"B Dongol, L Groves",Contextual trace refinement for concurrent objects: Safety and progress,2016
"A Velykis, G Grov, L Freitas",Contributions to AI4FM 2015,2015
"T Bergan, O Anderson, J Devietti, L Ceze, ...",CoreDet: a compiler and runtime system for deterministic multithreaded execution,2010
S Chakraborty,Correct Compilation of Relaxed Memory Concurrency,2019
"NM Lê, A Guatto, A Cohen, A Pop",Correct and efficient bounded FIFO queues,2013
"NM Lê, A Pop, A Cohen, F Zappa Nardelli",Correct and efficient work-stealing for weak memory models,2013
C Sakalis,Correctly Synchronised POSIX-threads Benchmark Applications,2015
"MMK Martin, DJ Sorin, HW Cain, ...",Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing,2001
"M Hemmatpour, R Ferrero, F Gandino, ...",Cost Evaluation of Synchronization Algorithms for Multicore Architectures,2019
"PA Abdulla, MF Atig, YF Chen, C Leonardsson, ...",Counter-example guided fence insertion under TSO,2012
"L Petrucci, C Seceleanu, A Cavalcanti",Critical Systems: Formal Methods and Automated Verification,
"L Petrucci, C Seceleanu, A Cavalcanti",Critical Systems: Formal Methods and Automated Verification: Joint 22nd International Workshop on Formal Methods for Industrial Critical Systems and 17th …,2017
RJJ Riely,DRAFT1/22,
"D Marino, A Singh, T Millstein, M Musuvathi, ...","DRFx An Understandable, High Performance, and Flexible Memory Model for Concurrent Languages",2016
"C Amza, AL Cox, S Dwarkadas, P Keleher, H Lu, ...",DSM OVERVIEW,
"B Gopal, P Kumar",DSM framework with processor consistency and Write-update coherence protocol: implementation,2009
W Puffitsch,"Data caching, garbage collection, and the Java memory model",2009
"B Kasikci, C Zamfir, G Candea",Data races vs. data race bugs: telling the difference with portend,2012
ML Goodstein,Dataflow Analysis-Based Dynamic Parallel Monitoring,2014
"A De, D D'Souza, R Nasre",Dataflow analysis for datarace-free programs,2011
"J Huang, C Zhang",Debugging concurrent software: Advances and challenges,2016
"O Lahav, U Boker",Decidable verification under a causally consistent shared memory.,2020
"A Bouajjani, R Meyer, E Möhlmann",Deciding robustness against total store ordering,2011
"J Bender, M Lesani, J Palsberg",Declarative fence insertion,2015
G Friedrich,Decoupled Strong Stubborn Sets,2016
"B Dongol, J Derrick, L Groves, G Smith",Defining correctness conditions for concurrent objects in multicore architectures,2015
ACMA de Melo,Defining uniform and hybrid memory consistency models on a unified framework,1999
"A Kolli, J Rosen, S Diestelhorst, A Saidi, ...",Delegated persist ordering,2016
"L Bocchi, H Melgratti",Deliverable no.: 5.4/2 Title of Deliverable: On the behaviour of general-purpose applications on cloud storages,2014
"C Williams, PF Reynolds, BR de Supinski",Delta coherence protocols,2000
A Gefﬂaut,Design and Evaluation of a Software-Controlled COMA,
BH Yu,Design and Implementation of an Efficient and Scalable Software Distributed Shared Memory System,2012
V Roostaie,Design and analysis of a coherent memory sub-system for FPGA-based embedded systems,2011
"DJ Scales, K Gharachorloo",Design and performance of the Shasta distributed shared memory protocol,1997
X Shen,Design and verification of adaptive cache coherence protocols,2000
"S Yang, S Jeong, B Min, Y Kim, B Burgstaller, ...","Design-space evaluation for non-blocking synchronization in Ada: lock elision of protected objects, concurrent objects, and low-level atomics",2020
N Dave,Designing a reorder buffer in Bluespec,2004
SV Adve,Designing memory consistency models for shared-memory multiprocessors,1993
MM Islam,Detecting Memory Model Bugs in Multi-Core and Many-Core Systems,2017
"Y Duan, X Feng, L Wang, C Zhang, ...",Detecting and eliminating potential violations of sequential consistency for concurrent C/C++ programs,2009
HW Cain,Detecting and exploiting causal relationships in hardware shared-memory multiprocessors,2004
"MM Islam, A Muzahid","Detecting, exposing, and classifying sequential consistency violations",2016
"T Hoare, S van Staden, B Möller, G Struth, ...",Developments in concurrent Kleene algebra,2016
"FS Zakkak, P Pratikakis","DiSquawk: 512 cores, 512 memories, 1 JVM",2016
I Keidar,Distributed Computing Column 43,
I Keidar,Distributed computing column 46: synthesizing distributed and concurrent programs,2012
O Ostrovsky,Don't Sit on the Fence,2018
"J Alglave, D Kroening, V Nimal, D Poetzl",Don't sit on the fence,2014
"J Alglave, D Kroening, V Nimal, D Poetzl",Don't sit on the fence: A static analysis approach to automatic fence insertion,2017
"K Wang, Y Lin, SM Blackburn, M Norrish, ...",Draining the swamp: Micro virtual machines as solid foundation for language development,2015
"PA Abdulla, MF Atig, B Jonsson, TP Ngo",Dynamic Partial Order Reduction Under the Release-Acquire Semantics (Tutorial),2019
TP Ngo,Dynamic Partial Order Reduction Under the Release-Acquire Semantics (Tutorial),2019
"N Zhang, M Kusano, C Wang",Dynamic partial order reduction for relaxed memory models,2015
"C Lidbury, AF Donaldson",Dynamic race detection for C++ 11,2017
"M Abadi, A Birrell, T Harris, J Hsieh, M Isard",Dynamic separation for transactional memory,2008
"F Liu, N Nedev, N Prisadnikov, M Vechev, ...",Dynamic synthesis for relaxed memory models,2012
"A Meixner, DJ Sorin",Dynamic verification of memory consistency in cache-coherent multithreaded computer architectures,2008
"A Meixner, DJ Sorin",Dynamic verification of sequential consistency,2005
"C Mattarei, C Barrett, S Guo, B Nelson, ...",EMME: a formal tool for ECMAScript Memory Model Evaluation,2018
"M Luo, K Seager, KS Murthy, CJ Archer, S Sur, ...",Early evaluation of scalable fabric interface for PGAS programming models,2014
"HW Cain, MH Lipasti",Edge chasing delayed consistency: pushing the limits of weak memory models,2012
S Aronis,Effective Techniques for Stateless Model Checking,2018
"A Dan, Y Meshman, M Vechev, E Yahav",Effective abstractions for verification under relaxed memory models,2017
"AM Dan, Y Meshman, MT Vechev, E Yahav","Effective abstractions for verification under relaxed memory models. VMCAI 2015, LNCS 8931, 449–466",2015
"S Burckhardt, M Musuvathi",Effective program verification for relaxed memory models,2008
"C Narayan, S Sharma, S Arun-Kumar",Efficient Bounded Verification for TSO,
"MD Sinclair, J Alsop, SV Adve",Efficient GPU synchronization without scopes: Saying no to complex consistency models,2015
"C Narayan, S Sharma, S Arun-Kumar",Efficient Verification of Concurrent Programs Over TSO Memory Model,2016
"P Metzler, H Saissi, P Bokor, R Hesse, ...",Efficient Verification of Program Fragments: Eager POR,2016
"C Manovit, S Hangal",Efficient algorithms for verifying memory consistency,2005
MD Sinclair,Efficient coherence and consistency for specialized memory hierarchies,2017
"CS Park, K Sen, P Hargrove, C Iancu",Efficient data race detection for distributed memory parallel programs,2011
"K Lu, X Zhou, T Bergan, X Wang",Efficient deterministic multithreading without global barriers,2014
"D Baudisch, J Brandt, ...",Efficient handling of arrays in dataflow process networks,2012
R Barik,Efficient optimization of memory accesses in parallel programs,2010
"C Lin, V Nagarajan, R Gupta",Efficient sequential consistency using conditional fences,2012
"C Lin, V Nagarajan, R Gupta, B Rajaram",Efficient sequential consistency via conflict ordering,2012
M Cao,"Efficient, Practical Dynamic Program Analyses for Concurrency Correctness",2017
B Rajaram,"Efficient, scalable, and fair read-modify-writes",2015
"Y Lv, L Sun, X Ye, D Fan, P Wu",Efficiently and completely verifying synchronized consistency models,2014
"A Singh, S Aga, S Narayanasamy",Efficiently enforcing strong memory ordering in GPUs,2015
"FM Sleiman, TF Wenisch",Efficiently scaling out-of-order cores for simultaneous multithreading,2016
"N Ventroux, T Sassolas",Electronic system level parallel simulation method with detection of conflicts of access to a shared memory,2019
"T Selker, L Koved",Elements of visual language,1988
"E Tomasco, T Nguyen Lam, B Fischer, S La Torre, ...",Embedding weak memory models within eager sequentialization,2016
"S Dwarkadas, P Keleher, AL Cox, W Zwaenepoel",Emerging Network Technology,
"A Singh, S Narayanasamy, D Marino, ...",End-to-end sequential consistency,2012
"CL Bates, L Helgeson, JK King, MA Schlicht",Enhancing weak consistency,2017
TP Ngo,Ensuring The Correctness of Concurrent Programs under TSO Memory Models,2013
AJ McPherson,Ensuring performance and correctness for legacy parallel programs,2015
"C Chen, W Chen, V Sreedhar, R Barik, V Sarkar, G Gao",Establishing causality as a desideratum for memory models and transformations of parallel programs,2010
"CL Wong, Z Sura, X Fang, K Lee, SP Midkiff, ...",Evaluating the impact of thread escape analysis on a memory consistency model-aware compiler,2005
"S Dwarkadas, P Keleher, AL Cox, W Zwaenepoel",Evaluation of Release Consistent,
S Dwarkadas,"Evaluation of Release Consistent Software Distributed Shared Memory on Emerging Network Technology Sandhya Dwarkadas, Pete Keleher, Alan L. Cox …",
"S Dwarkadas, P Keleher, AL Cox, ...",Evaluation of release consistent software distributed shared memory on emerging network technology,1993
"PG de Massas, F Pétrot",Evaluation of the implementation cost of cache coherence protocols using omniscient actions,2010
"S Burckhardt, D Leijen, M Fähndrich, ...",Eventually consistent transactions,2012
"M Vechev, E Yahav, G Yorsh",Experience with model checking linearizability,2009
"O Lahav, V Vafeiadis",Explaining relaxed memory models with program transformations,2016
K Vora,Exploiting asynchrony for performance and fault tolerance in distributed graph processing,2017
"J Dubrovin, T Junttila, K Heljanko",Exploiting step semantics for efficient bounded model checking of asynchronous systems,2012
"S Potluri, D Rossetti, D Becker, D Poole, ...",Exploring OpenSHMEM model to program GPU-based extreme-scale systems,2014
"T Sorensen, AF Donaldson",Exposing errors related to weak memory in GPU applications,2016
C Noël,Extensible software transactional memory,2010
"D Harmanci, V Gramoli, P Felber, C Fetzer",Extensible transactional memory testbed,2010
"Y Meshman, E Yahav",Extrapolation and Synthesis for Relaxed Memory Models,2017
"Z Zhang, S Sarukkai, K Keeton, DA Patterson, ...",FIRST WORKSHOP ON COMPUTER ARCHITECTURE EVALUATION USING COMMERCIAL WORKLOADS,
"M Agrawal, TA Henzinger, V Singh",FOIL: Checking Invariants in Concurrent Programs under Relaxed Memory Models,
"W Hasselbring, NC Ehmke","Fachtagung des GI-Fachbereichs Softwaretechnik 25. Februar–28. Februar 2014 in Kiel, Deutschland",2014
"DA Averill, AD Drumm, CT Phan, ...","Fairness, Performance, and Livelock Assessment Using a Loop Manager With Comparative Parallel Looping",2009
S Huang,Fast and Effective Approaches for Verifying and Debugging Concurrent Programs,2019
"A Ros, S Kaxiras",Fast&furious: A tool for detecting covert racing,2015
"J Giacomoni, T Moseley, ...",Fastforward for efficient pipeline parallelism,2007
"AJ McPherson, V Nagarajan, S Sarkar, ...",Fence placement for legacy data-race-free programs via synchronization read detection,2015
"C Lin, V Nagarajan, R Gupta",Fence scoping,2014
"Y Hong, Y Zheng, H Guan, B Zang, ...",Fence-Free Synchronization with Dynamically Serialized Synchronization Variables,2016
"J Alglave, L Maranget",Fences and Synchronisation Idioms in Weak Memory Models,2009
"J Alglave, L Maranget, S Sarkar, P Sewell",Fences in weak memory models,2010
"J Alglave, L Maranget, S Sarkar, P Sewell",Fences in weak memory models (extended version),2012
"PA Abdulla, MF Atig, S Kaxiras, C Leonardsson, ...",Fencing programs with self-invalidation and self-downgrade,2016
"DAW Clarke, T Miller, ...",Finding Data Races in Java programs,2016
"A Darbari, I Singleton, M Butler, J Colley","Formal Modelling, Testing and Verification of HSA Memory Models using Event-B",2016
"F Pong, M Dubois",Formal automatic verification of cache coherence in multiprocessors with relaxed memory models,2000
"RP Nalumasu, G Gopalakrishnan",Formal design and verification methods for shared memory systems,1999
A Roychoudhury,Formal reasoning about hardware and software memory models,2002
P Chatterjee,Formal specification and verification of memory consistency models of shared memory multiprocessors,2002
U Degenbaev,Formal specification of the x86 instruction set architecture,2012
"E Albert, A Banerjee, S Drossopoulou, ...",Formal techniques for Java-Like programs,2008
"F Pong, M Dubois",Formal verification of delayed consistency protocols,1996
"D Aspinall, J Ševčík",Formalising Java's data race free guarantee,2007
V Singh,Formalizing and verifying transactional memories,2010
Y Yang,Formalizing shared memory consistency models for program analysis,2005
"Y Yang, G Gopalakrishnan, ...",Formalizing the Java memory model for multithreaded program correctness and optimization,2002
"S Chakraborty, V Vafeiadis",Formalizing the concurrency semantics of an LLVM fragment,2017
"J Mellor-Crummey, K Murthy",Foundations of the C++ Concurrency Memory Model,
"B Dongol, J Derrick, IJ Hayes",Fractional permissions and non-deterministic evaluators in interval temporal logic,2013
"J Alglave, L Maranget, PE McKenney, A Parri, ...",Frightening small children and disconcerting grown-ups: Concurrency in the Linux kernel,2018
"T Suzanne, A Miné",From array domains to abstract interpretation under store-buffer-based memory models,2016
"E Cohen, B Schirmer",From total store order to sequential consistency: A practical reduction theorem,2010
"HH Su, D Bonachea, A Leko, H Sherburne, ...",GASP! A standardized performance analysis tool interface for global address space programming models,2006
"JY Liou, X Wang, S Forrest, CJ Wu",GEVO: GPU Code Optimization using EvolutionaryComputation,2020
"M He, V Vafeiadis, S Qin, JF Ferreira",GPS $$$$: Reasoning About Fences and Relaxed Atomics,2018
"S Potluri, A Goswami, D Rossetti, ...",GPU-centric communication on NVIDIA GPU clusters with InfiniBand: A case study with OpenSHMEM,2017
N GPUs,GPUs are fueling HPC advances!,
"S Mador-Haim, R Alur, MMK Martin",Generating litmus tests for contrasting memory consistency models,2010
"S Mador-Haim, R Alur, MMK Martin",Generating litmus tests for contrasting memory consistency models-extended version,2010
"H Maarand, T Uustalu",Generating representative executions,2017
"RJC Pitcher, J Riely",Generative Operational Semantics for Relaxed Memory Models,
"R Jagadeesan, C Pitcher, J Riely",Generative operational semantics for relaxed memory models,2010
"MF Atig, A Bouajjani, G Parlato",Getting rid of store-buffers in TSO analysis,2011
"C Sakalis, M Alipour, A Ros, A Jimborean, ...",Ghost loads: what is the cost of invisible speculation?,2019
"G Lee, B Quattlebaum, S Cho, ...",Global bus design of a bus-based COMA multiprocessor DICE,1996
R Cox,Go's Memory Model,
J Hayman,Granularity and concurrent separation logic,2011
"CC Wu, C Chen",Grouping memory consistency model for parallel-multithreaded shared-memory multiprocessor systems,1999
"M Kokologiannakis, V Vafeiadis",HMC: Model Checking for Hardware Memory Models,2020
"X Ren, D Lustig, E Bolotin, A Jaleel, ...",HMG: Extending Cache Coherence Protocols Across Modern Hierarchical Multi-GPU Systems,2020
"O Travkin, H Wehrheim",Handling TSO in mechanized linearizability proofs,2014
JBLCS Jhon,Hardware Support for Release Consistency with Queue-based Synchronization,1997
J Bobba,Hardware support for efficient transactional and supervised memory systems,2010
"SK Reinhardt, RW Pfile, ...",Hardware support for flexible distributed shared memory,1998
"JB Lee, CS Jhon",Hardware support for release consistency with queue-based synchronization,1997
"N Ramanathan, ST Fleming, J Wickerson, ...",Hardware synthesis of weakly consistent C concurrency,2017
"S Mandyam, BW O'krafka, R Raghavan, ...",Hardware verification tool for multiprocessors,2001
"MM Islam, R Akram, A Muzahid",Hardware-Based Sequential Consistency Violation Detection Made Simpler,2016
A David,Hiding Relaxed Memory Consistency with a Compiler,
"J Lee, DA Padua",Hiding relaxed memory consistency with compilers,2000
J Lee,Hiding the Java Memory Model with Compilers,
"M Chabbi, M Fagan, J Mellor-Crummey",High performance locks for multi-level NUMA systems,2015
"KF Moore, D Grossman",High-level small-step operational semantics for transactions,2008
"T Merrifield, J Devietti, J Eriksson",High-performance determinism with total store order consistency,2015
JH Kelm,Hybrid coherence for scalable multicore architectures,2011
"JH Choi, KH Park",Hybrid full map directory scheme for distributed shared memory multiprocessors,1997
"A Sengupta, S Biswas, M Zhang, MD Bond, ...",Hybrid static–dynamic analysis for statically bounded region serializability,2015
"A Armstrong, C Pulte, S Flur, I Stark, N Krishnaswami, ...","ISA semantics for ARMv8-a, RISC-v, and CHERI-MIPS",2019
S Kaxiras,Identification and optimization of sharing patterns for scalable shared-memory multiprocessors,1998
"T Mitra, A Roychoudhury, Q Shen",Impact of Java memory model on out-of-order multiprocessors,2004
"T Mitra, A Roychoudhury, Q Shen",Impact of Java memory model on out-of-order multiprocessors,2004
S QINGHUA,Impact of Java memory model on out-of-order multiprocessors,2004
"H Grahn, P Stenström, M Dubois",Implementation and evaluation of update-based cache protocols under relaxed memory consistency models,1995
P Simonsson,Implementation of a Distributed Shared Memory using MPI,2004
"MF Spear, M Silverman, L Dalessandro, ...",Implementing and exploiting inevitability in software transactional memory,2008
C Lin,Imposing minimal memory ordering on multiprocessors,2013
"C Blundell, MMK Martin, T Wenisch",Improved Sequence-based Speculation Techniques for Implementing Memory Consistency,2008
"K Matsumoto, T Ugawa, T Abe",Improvement of a library for model checking under weakly ordered memory model with spin,2018
I Singh,Improving GPU programming models through hardware cache coherence,2013
"RH Saavedra, D Park",Improving the effectiveness of software prefetching with adaptive executions,1996
"JB Lee, CS Jhon",Improving the execution efficiency of barrier synchronization in software DSM through static analysis,2000
BT Gold,Increasing processor dependability in distributed shared-memory servers,2009
"C Narayan, S Guha, S Arun-Kumar",Inferring Fences in a Concurrent Program Using SC proof of Correctness,2013
V Nimal,Inferring memory fences for Power and ARM in a fully static manner,
S Antipolis-Méditerranée,Informatique Diffuse et Sécurisée,
I WG,Institute of,
"S Dalvandi, B Dongol, S Doherty",Integrating Owicki-Gries for C11-Style Memory Models into Isabelle/HOL,2020
"A Boukerche, ACMA De Melo",Integrating coordinated checkpointing and recovery mechanisms into DSM synchronization barriers,2007
"A Boukerche, J Koch, ACMA de Melo",Integrating coordinated checkpointing and recovery mechanisms into DSM synchronization barriers,2005
"A Verma, PK Kalita, A Pandey, S Roy",Interactive debugging of concurrent programs under relaxed memory models,2020
"D Gratzer, A Bizjak, R Krebbers, L Birkedal",Iron: Managing obligations in higher-order concurrent separation logic,2017
"C Gniady, B Falsafi, TN Vijaykumar",Is sc+ ilp= rc?,1999
A Mycroft,Isolation types and multi-core architectures,2011
"FS Zakkak, P Pratikakis",JDMM: a java memory model for non-cache-coherent memory architectures,2014
"KH Kim, T Yavuz-Kahveci, BA Sanders",JRF-E: using model checking to give advice on eliminating memory model-related bugs,2012
AGSPA Schuster,Java Consistency: A Real-Life Exercise in Non-Operational Specification?,
"TH Lee, GH Kwon",Java Memory Model Simulation using SMT Solver,2009
"A De, A Roychoudhury, D D'Souza",Java memory model aware software validation,2008
"A De, A Roychoudhury, D D'Souza",Java memory model aware software verification,
"D Aspinall, J Sevcik","Java memory model examples: Good, bad and ugly",2007
"H Jin, T Yavuz-Kahveci, BA Sanders",Java memory model-aware model checking,2012
"CD Cavanna, TS Abdelrahman, A Bilas, ...",Jupiter/SVM: a JVM-based Single System Image for Clusters of Workstations,2004
"D Marinov, J Meseguer, M Parthasarathy",K: A Rewriting Approach to Concurrent Programming Language Design and Semantics,
NM Lê,"Kahn process networks as concurrent data structures: lock freedom, parallelism, relaxation in shared memory",2016
P Fotouhi,LC-Sim: a simulation framework for evaluating location consistency based cache protocols,2017
"J Barnat, L Brim, V Havel",LTL model checking of parallel programs with under-approximated TSO memory model,2013
"Y Zhangy, W Zhu, F Chen, Z Hu, GR Gao",Lamport Order Revisit: A Study on How to E ciently Achieve Sequential Consistency on a Modern Multiprocessor-on-a-chip Architecture,2004
N Alam,Language independent modelling of parallelism,2014
"A Bouajjani, G Calin, E Derevenetc, R Meyer",Lazy TSO reachability,2015
B Lampson,Lazy and Speculative Execution,2006
BW Lampson,Lazy and speculative execution in computer systems,2008
"T Merrifield, S Roghanchi, J Devietti, ...",Lazy determinism for faster deterministic multithreading,2019
"BH Yu, P Werstein, M Purvis, S Cranefield",Lazy home-based protocol: Combining homeless and home-based distributed shared memory protocols,2005
"E Tomasco, TL Nguyen, O Inverso, ...",Lazy sequentialization for TSO and PSO via shared memory abstractions,2016
"A Sengupta, M Cao, MD Bond, ...",Legato: end-to-end bounded region serializability using commodity hardware transactional memory,2017
R Natarajan,Leveraging Hardware Support For Transactional Execution To Address Correctness And Performance Challenges In Software,2015
A Pop,"Leveraging streaming for deterministic parallelization: an integrated language, compiler and runtime approach",2011
"R Natarajan, A Zhai",Leveraging transactional execution for memory consistency model emulation,2015
"M Batty, M Dodds, A Gotsman",Library abstraction for C/C++ concurrency,2013
"H Eberle, L Dennison",Light-weight protocols for wire-speed ordering,2018
"M Costa, P Guedes, M Sequeira, N Neves, ...",Lightweight logging for lazy release consistent distributed shared memory,1996
"S Burckhardt, C Dern, M Musuvathi, R Tan",Line-up: a complete and automatic linearizability checker,2010
"W Hu, Y Chen, T Chen, C Qian, ...",Linear time memory consistency verification,2011
"S Mador-Haim, R Alur, ...",Litmus tests for comparing memory consistency models: How long do they need to be?,2011
"ACMA Melo, MEMT Walter, RCF Melo, ...",Local DNA sequence alignment in a cluster of workstations: algorithms and tools,2004
"V Štill, J Barnat",Local Nontermination Detection for Parallel C++ Programs,2019
"E Derevenetc, R Meyer, S Schweizer",Locality and singularity for store-atomic memory models,2017
"AF Farahani, N Jayasena",Locality-aware and sharing-aware cache coherence for collections of processors,2018
"GR Gao, V Sarkar",Location consistency-a new memory model and cache consistency protocol,2000
"CC Wu, DL Pean, C Chen",Look-ahead memory consistency model,1998
R Elhorst,Lowering C11 atomics for ARM in LLVM,2014
"D Lee, V Bertacco",MTraceCheck: Validating non-deterministic behavior of memory consistency models in post-silicon validation,2017
"X Yuan, D Williams-King, J Yang, ...",Making lock-free data structures verifiable with artificial transactions,2016
"C Yang, K Murthy, ...",Managing asynchronous operations in Coarray Fortran 2.0,2013
"M Batty, S Owens, S Sarkar, P Sewell, T Weber",Mathematizing C++ concurrency,2011
"TF Șerbănuță, F Chen, G Rosu",Maximal Causal Models for Sequentially Consistent Systems,2011
"S Huang, J Huang",Maximal causality reduction for TSO and PSO,2016
A Huang,Maximally stateless model checking for concurrent bugs under relaxed memory models,2016
C Leonardsson,"May 8, 2018",2018
"K Watanabe, S Nishimura",May&must-equivalence of shared variable parallel programs in game semantics,2012
"M Elver, V Nagarajan",McVerSi: A test generation framework for fast memory consistency verification in simulation,2016
X Shen,Mechanisms and methods of using self-reconciled data to reduce cache coherence overhead in multiprocessor systems,2008
"E Torlak, M Vaziri, J Dolby",MemSAT: checking axiomatic specifications of memory models,2010
"PA Abdulla, MF Atig, YF Chen, C Leonardsson, ...","Memorax, a Precise and Sound Tool for Automatic Fence Insertion under TSO",2013
J Mellor-Crummey,Memory Consistency Models,
"A Sharma, D Basora, A Sharma",Memory Consistency Models,2013
S Adve,Memory Consistency Models,
G Georgopoulos,Memory Consistency Models of Modern CPUs,
R Šebek,Memory Consistency and Cache Coherency in Network-on-Chip Based Multi-Core Systems,2012
V Singh,Memory Model Relaxations to Boost TM Performance,
HW Relaxed,Memory Model Sensitive Bytecode Verification,
"LI Kontothanassis, ML Scott",Memory Models,1994
NB Panchal,Memory Models in Current Programming Languages,
L Ego,Memory Synchronization Techniques,
M Streaming,Memory System Research,
"S Somogyi, TF Wenisch, N Hardavellas, J Kim, ...",Memory coherence activity prediction in commercial workloads,2004
R Ferreira,Memory consistency and program verification,2010
K Gharachorloo,Memory consistency models for shared-memory multiprocessors,1996
"S Burckhardt, M Musuvathi",Memory model safety of programs,2008
S Burckhardt,Memory model sensitive analysis of concurrent data types,2007
"TQ Huynh, A Roychoudhury",Memory model sensitive bytecode verification,2007
C Narayan,Memory model specific verification of safety properties of concurrent programs,2017
"A Arvind, JW Maessen",Memory model= instruction reordering+ store atomicity,2006
"M Pöter, JL Träff",Memory models for C/C++ programmers,2018
P Sewell,"Memory, an elusive abstraction",2010
V Štill,Memory-Model-Aware Analysis of Parallel Programs,
"F Furbach, R Meyer, K Schneider, ...",Memory-model-aware testing: A unified complexity analysis,2015
"PA Abdulla, MF Atig, S Kaxiras, C Leonardsson, ...",Mending fences with self-invalidation and self-downgrade,2016
L Maranget,Mixed size memory model for the x86 processor,
"S Flur, S Sarkar, C Pulte, K Nienhuis, L Maranget, ...","Mixed-size concurrency: ARM, Power, C/C++ 11, and SC",2017
B Boigelot,MoVES Newsletter,2011
P Parízek,Model Checking Programs,
M Weber,Model Checking Software,2010
"J van der Pol, M Weber","Model Checking Software: 17th International SPIN Workshop, Enschede, the Netherlands, September 27-29, 2010, Proceedings",2010
"T Ugawa, R Jones",Model Checking Transactional Sapphire,2018
"Z Baranová, J Barnat, K Kejstová, T Kučera, ...",Model Checking of C and C++ with DIVINE 4,2017
FI Berg,Model checking LLVM IR using LTSmin: using relaxed memory model semantics,2013
"J Pang, W Fokkink, R Hofman, ...",Model checking a cache coherence protocol for a Java DSM implementation,2003
"A Gupta, V Kahlon, S Qadeer, T Touili",Model checking concurrent programs,2018
"T Ugawa, T Abe, T Maeda",Model checking copy phases of concurrent copying garbage collection with various memory models,2017
"M Kokologiannakis, A Raad, V Vafeiadis",Model checking for weakly consistent libraries,2019
"V Štill, J Barnat",Model checking of C++ programs under the x86-TSO memory model,2018
"R Guerraoui, TA Henzinger, B Jobstmann, ...",Model checking transactional memories,2008
"J O'Leary, B Saha, MR Tuttle",Model checking transactional memory with Spin,2009
"T Abe, T Maeda",Model checking with user-definable memory consistency models,2013
"AM Dan, P Lam, T Hoefler, M Vechev",Modeling and analysis of remote memory access programming,2016
"C Wang, Y Wu",Modeling and performance evaluation of TSO-preserving binary optimization,2011
"M Ganai, A Gupta",Modeling and verification of concurrent systems using SMT-based BMC,2011
M Senftleben,Modelling Memory Consistency Models for Formal Verification,2019
"S Flur, KE Gray, C Pulte, S Sarkar, A Sezgin, ...","Modelling the ARMv8 architecture, operationally: Concurrency and ISA",2016
"M Vijayaraghavan, A Chlipala, N Dave",Modular deductive verification of multiprocessor hardware designs,2015
"L Effinger-Dean, D Grossman",Modular metatheory for memory consistency models,2011
"B Dongol, R Jagadeesan, J Riely",Modular transactions: bounding mixed races in space and time,2019
"A Sezgin, S Tasiran",Moving Around: Lipton's Reduction for TSO,2015
"HJ Boehm, U Goltz, H Hermanns, P Sewell",Multi-Core Memory Models and Concurrency Theory (Dagstuhl Seminar 11011),2011
"M Desnoyers, PE McKenney, ...",Multi-core systems modeling for formal verification of parallel algorithms,2013
"EE Bilir, RM Dickson, Y Hu, M Plakal, ...",Multicast snooping: a new coherence method using a multicast address network,1999
"A Boukerche, ACMA Melo, JG Koch, ...",Multiple coherence and coordinated checkpointing protocols for DSM systems,2005
P Jakubik,Multiprocessor Safety and Java,
"PN Loewenstein, S Chaudhry, R Cypher, ...",Multiprocessor memory model verification,2006
MD Hill,Multiprocessors should support simple memory consistency models,1998
M Hill,Multiprocessors should support simple memory consistency models,1997
"M Batty, K Memarian, K Nienhuis, J Pichon, P Sewell",N4136–C Concurrency Challenges Draft 2014-10-13,2014
"JC Blanchette, T Weber, M Batty, S Owens, ...",Nitpicking C++ concurrency,2011
"N Liu, B Zang, H Chen",No barrier in the road: a comprehensive study and optimization of ARM barriers,2020
"S Xiao, H Jiang, H Liang, X Feng",Non-Preemptive Semantics for Data-Race-Free Programs,2018
"S Kaxiras, TE Carlson, M Alipour, A Ros",Non-Speculative Load Reordering in TSO,
"S Kaxiras, TE Carlson, M Alipour, A Ros",Non-speculative load reordering in total store ordering,2018
"H Mantel, M Perner, J Sauer",Noninterference under Weak Memory Models (Progress Report),2014
"H Mantel, M Perner, J Sauer",Noninterference under weak memory models,2014
"T Abe, T Maeda",Observation-based concurrent program logic for relaxed memory consistency models,2016
"K Winter, G Smith, J Derrick",Observational models for linearizability checking on weak memory models,2018
C Leonardsson,"October 22, 2012",2012
"D Lee, M Said, S Narayanasamy, Z Yang, ...",Offline symbolic analysis for multi-processor execution replay,2009
"D Lee, M Said, S Narayanasamy, ...",Offline symbolic analysis to infer total store order,2011
"J Alglave, P Cousot",Ogre and Pythia: an invariance proof method for weak consistency models,2017
S Chakraborty,On Architecture to Architecture Mapping for Concurrency,2020
Z Snyder,On Fuzzing Concurrent Programs With C++ Atomics,2019
GBG Petri,On Speculative Computation and Thread Safe Programming,2009
M Grysla,On The Verification Problem For Weak Memory Models,2011
"A Bouajjani, C Enea, M Mukund, R Roy",On Verifying TSO Robustness for Event-Driven Asynchronous Programs,2018
"B Dongol, R Jagadeesan, J Riely, ...",On abstraction and compositionality for weak-memory linearisability,2018
"C Enea, A Farzan",On atomicity in presence of non-atomic writes,2016
"AV Podkopaev, L Ori, V Viktor",On compilation correctness for a subset of a promising memory model to the ARMv8. 3 memory model,2017
"N Sinha, C Wang",On interference abstractions,2011
"ML Scott, L Dalessandro",On the Orthogonality of Speculation and Atomicity,2010
"C Wallace, G Tremblay, JN Amaral",On the Tamability of the Location Consistency Memory Model.,2002
"L Bocchi, H Melgratti",On the behaviour of general purpose applications on cloud storages,2015
"P Kuznetsov, S Ravi",On the cost of concurrency in transactional memory,2011
"GR Gao, V Sarkar",On the importance of an end-to-end view of memory consistency in future computer systems,1997
"P Fraigniaud, S Rajsbaum, C Travers",On the number of opinions needed for fault-tolerant run-time monitoring in distributed systems,2014
E Vlachos,On the road to a defense,
A Linden,On the verification of programs on relaxed memory models,2013
"MF Atig, A Bouajjani, S Burckhardt, ...",On the verification problem for weak memory models,2010
"A Jeffrey, J Riely",On thin air reads towards an event structures model of relaxed memory,2016
G Georgopoulos,Operational Semantics of Memory System Implementations,2018
H MAARAND,Operational Semantics of Weak Sequential Composition,
"DS Fava, M Steffen, V Stolz, S Valle",Operational Semantics of a Weak Memory Model,
"DS Fava, V Stolz, S Valle",Operational Semantics of a Weak Memory Model inspired by Go,2017
"H Maarand, T Uustalu",Operational Semantics with Semicommutations,
"A Podkopaev, I Sergey, A Nanevski",Operational aspects of C/C++ concurrency,2016
T Ridge,Operational reasoning for concurrent Caml programs and weak memory models,2007
"DS Fava, M Steffen, V Stolz",Operational semantics of a weak memory model with channel synchronization,2019
G Petri,Operational semantics of relaxed memory models,2010
"S Aronis, B Jonsson, M Lång, K Sagonas",Optimal dynamic partial order reduction with observers,2018
"M Factor, A Schuster, K Shagin, T Zamir",Optimistic concurrency for clusters via speculative locking,2009
"T Abe, T Maeda",Optimization of a general model checking framework for various memory consistency models,2014
SH Hung,Optimizing parallel applications,1998
J Bornholt,Optimizing the Automated Programming Stack,2019
"K Keutzer, T Mattson",Our Pattern Language (OPL): A design pattern language for engineering (parallel) software,2009
"HJ Boehm, B Demsky",Outlawing ghosts: Avoiding out-of-thin-air results,2014
"J Chung, C Wang, Y Wu",Overlapping atomic regions in a processor,2017
"O Lahav, V Vafeiadis",Owicki-Gries reasoning for weak memory models,2015
F Liu,"PUBLICATIONS (Citations: 415, H-index: 12) ISCA'15 Feng Liu, Heejin Ahn, Stephen R. Beard, Taewook Oh, and David I. August,“Symbiote: Dynamic …",2009
"X Qian, B Sahelices, D Qian",Pacifier: Record and replay for relaxed-consistency multiprocessors with distributed directory protocol,2014
"J Burnim, T Elmas, CS Park, K Sen",Par Lab Progress on Correctness Tools for Parallel Programs,
"G Malhotra, R Kalayappan, S Goel, ...",ParTejas: A parallel simulator for multicore processors,2017
"TCP vrstva pro verifikační nástroj DIVINE, ...",ParaDiSe–Parallel & Distributed Systems Laboratory,
"TCP vrstva pro verifikační nástroj DIVINE, ...",ParaDiSe–Parallel & Distributed Systems Laboratory,2009
"TCP vrstva pro verifikační nástroj DIVINE, ...",ParaDiSe–Parallel & Distributed Systems Laboratory,
"R Kumar, D Marinov, D Padua, M Parthasarathy, ...",Parallel Computing Research at Illinois The UPCRC Agenda,2008
"A McLaughlin, D Merrill, M Garland, ...",Parallel Methods for Verifying the Consistency of Weakly-Ordered Architectures,2015
"D Schwartz-Narbonne, G Weissenbacher, ...",Parallel assertions for architectures with weak memory models,2012
C Dubs,Parallel computing focussing on multiprocessing with shared memory; problems when developing parallel programs with respect to different memory …,2012
"RCF Melo, MET Walter, ACMA de Melo, ...",Parallel dna sequence alignment using a dsm system in a cluster of workstations,2003
M Drocco,"Parallel programming with global asynchronous memory: Models, C++ APIs and implementations",2017
"R Ferreira, X Feng, Z Shao",Parameterized memory models and concurrent separation logic,2010
"R Ferreira, X Feng, Z Shao",Parameterized memory models and concurrent separation logic (extended version),2009
"M Emmi, R Majumdar, R Manevich",Parameterized verification of transactional memories,2010
"J Alglave, D Kroening, M Tautschnig",Partial orders for efficient bmc of concurrent software,2013
"J Alglave, D Kroening, M Tautschnig",Partial orders for efficient bounded model checking of concurrent software,2013
"M Kuperstein, M Vechev, E Yahav",Partial-coherence abstractions for relaxed memory models,2011
"R Morisset, F Zappa Nardelli","Partially redundant fence elimination for x86, ARM, and Power processors",2017
"S Cheng, L Higham, J Kawash",Partition Consistency: A Case Study in Modeling Systems with Weak Memory Consistency and Proving Correctness of their Implementations,2013
"S Cheng, L Higham, J Kawash",Partition consistency,2014
"Y Meshman, N Rinetzky, E Yahav",Pattern-based synthesis of synchronization for the C++ memory model,2015
"P Gupta, G Verma",Performance Analysis of Shared Memory Model in a Multiprocessor Environment,
W Shi,Performance Optimization of Software Distributed Shared Memory Systems,2004
"YK Chong, K Hwang",Performance analysis of four memory consistency models for multithreaded multiprocessors,1995
"RH Saavedra, WH Mao, K Hwang",Performance and optimization of data prefetching strategies in scalable multiprocessors,1994
"F Dahlgren, M Dubois, ...",Performance evaluation and cost analysis of cache protocol extensions for shared-memory multiprocessors,1998
"R Chandra, K Gharachorloo, V Soundararajan, ...",Performance evaluation of hybrid hardware and software distributed shared memory protocols,1994
"XIE Lei, A Roychoudhury, T Mitra",Performance impact of multithreaded Java semantics on multiprocessor memory consistency models,2003
"A Mukkara, N Beckmann, D Sanchez",Phi: Architectural support for synchronization-and bandwidth-efficient commutative scatter updates,2019
"D Lustig, M Pellauer, ...",PipeCheck: Specifying and verifying microarchitectural enforcement of memory consistency models,2014
"DDV Laporte, LZSJD Pichardie, J Vitek",Plan B: A Buffered Memory Model for Java,2013
"D Demange, V Laporte, L Zhao, ...",Plan B: A buffered memory model for Java,2013
"S Mador-Haim, R Alur, M Martin",Plug and play components for the exploration of memory consistency models,2010
"M Taheri, A Pourdamghani, ...",Polynomial-Time Fence Insertion for Structured Programs,2019
R Meyer,Portability Analysis for Weak Memory Models,2017
"H Ponce-de-León, F Furbach, K Heljanko, ...",Portability Analysis for Weak Memory Models porthos: OneToolfor allModels,2017
"H Ponce de León, F Furbach, K Heljanko, ...",Portability analysis for axiomatic memory models,2017
"AW Appel, L Beringer, A Chlipala, ...",Position paper: the science of deep specification,2017
"M Flatt, HF Guo","Practical Aspects of Declarative Languages: 16th International Symposium, PADL 2014, San Diego, CA, USA, January 19-20, 2014, Proceedings",2013
E Yahav,Practical Program Analysis and Synthesis,
E Yahav,Practical Software Synthesis.,2014
"J Huang, AK Rajagopalan",Precise and maximal race detection from incomplete traces,2016
"PA Abdulla, MF Atig, M Lång, TP Ngo",Precise and sound automatic fence insertion procedure under PSO,2015
"K Kim, T Yavuz-Kahveci, BA Sanders",Precise data race detection in a relaxed memory model using model checking,2009
"KH Kim, BA Sanders, N Rungta, EG Mercer",Precondition-based Modular Verification to Guarantee Data Race Freedom in Java Programs,
"AM Dan, Y Meshman, M Vechev, E Yahav",Predicate abstraction for relaxed memory models,2013
"E Sifakis, L Mounier",Predictive Taint Analysis for Extended Testing of Parallel Executions,2013
"B Finkbeiner, G Pu, L Zhang",Preface for the special issue for ATVA 2015,2018
"MD Hill, AE Condon, M Plakal, DJ Sorin",Preliminary Draft of SPAA'99 Submission A System-Level Specification Framework for I/O Architectures,
"M Cao, J Roemer, A Sengupta, MD Bond",Prescient memory: exposing weak memory model behavior by looking into the future,2016
"M Kuperstein, E Yahav, M Vechev",Preserving correctness under relaxed memory models,2012
"S Cooksey, S Harris, M Batty, R Grigore, ...",Pridemm: A solver for relaxed memory models,2018
"C Eidt, K Frei, KS Gatlin, V Grover, P Lucido",Prism: A Principle-Based Sequential Memory Model for Microsoft Native Code Platforms,2006
"PL Grover, B Smith",Prism: A Principle-Based Sequential Memory Model for Microsoft Native Code Platforms,
"L Effinger-Dean, A Jaffe",Probabilistic Analysis of Data Races and Relaxed Memory Models CSE 548 Project Report,2008
"A Kristensen, C Low",Problem-oriented object memory: customizing consistency,1995
"D Peled, S Schewe",Proceedings First Workshop on Synthesis,2012
"S Karlsson, M Brorsson",Producer-push-a protocol enhancement to page-based software distributed shared memory systems,1999
AM Dan,Program Analysis for Weak Memory Models,2018
S Prasad,Program Execution on Reconfigurable Multicore Architectures,2016
"Y Zhang, X Feng",Program Logic for Local Reasoning in TSO,
"Y Chen, L Li, T Chen, L Li, L Wang, ...",Program regularization in memory consistency verification,2012
J Sevcik,Program transformations in weak memory models,2009
AD Gordon,Programming Languages and Systems,2010
S Ryu,"Programming Languages and Systems: 16th Asian Symposium, APLAS 2018, Wellington, New Zealand, December 2–6, 2018, Proceedings",2018
"M Felleisen, P Gardner","Programming Languages and Systems: 22nd European Symposium on Programming, ESOP 2013, Held as Part of the European Joint Conferences on …",2013
"K Gharachorloo, SV Adve, A Gupta, ...",Programming for different memory consistency models,1992
P de Kahn Synchrone,Project-Team PARKAS,
"A Podkopaev, O Lahav, V Vafeiadis",Promising Compilation to ARMv8 POP,
"A Podkopaev, O Lahav, ...",Promising compilation to ARMv8 POP,2017
"C Pulte, J Pichon-Pharabod, J Kang, SH Lee, ...",Promising-ARM/RISC-V: a simpler and faster operational concurrency model,2019
"J Stoy, X Shen",Proofs of correctness of cache-coherence protocols,2001
"S Joshi, D Kroening",Property-driven fence insertion using reorder bounded model checking,2015
"E Kamburjan, R Hähnle",Prototyping formal system models with active objects,2018
"A Bieniusa, P Thiemann",Proving isolation properties for software transactional memory,2011
"G Li, G Gopalakrishnan, RM Kirby, D Quinlan",Pug: A symbolic verifier of gpu programs,
"G Gopalakrishnan, Y Yang, H Sivaraj",QB or not QB: An efficient execution verification tool for memory orderings,2004
R Singh,Quantitative Synthesis for Concurrent Programs⋆,
TA Henzinger,Quantitative reactive modeling and verification,2013
"R Jagadeesan, G Petri, C Pitcher, J Riely",Quarantining Weakness,
"R Jagadeesan, G Petri, C Pitcher, J Riely",Quarantining weakness,2013
"P Metzler, H Saissi, P Bokor, ...",Quick verification of concurrent programs by iteratively relaxed scheduling,2017
"JDJNT Bergan, LCD Grossman",RCDC: A Relaxed Consistency Deterministic Computer,2011
"J Devietti, J Nelson, T Bergan, L Ceze, ...",RCDC: a relaxed consistency deterministic computer,2011
A Muzahid,RESEARCH STATEMENT: MAKING PARALLEL PROGRAMMING EASIER,2011
V Vafeiadis,RGSep action inference,2010
"YAMD Lustig, MMM Pellauer",RTLCheck: Verifying the Memory Consistency of RTL Designs,2017
"YA Manerkar, D Lustig, M Martonosi, ...",RTLCheck: Verifying the memory consistency of RTL designs,2017
P Panangaden,Radhakrishnan Jagadeesan,1987
"R Meyer, S Wolff",Reasoning About Weak Semantics via Strong Semantics,2018
"M He, V Vafeiadis, S Qin, JF Ferreira",Reasoning about Fences and Relaxed Atomics (Technical Report),
W Mansky,Reasoning about Memory for Program Correctness Research Statement,
"A Bouajjani, C Enea, SO Mutluergil, ...",Reasoning about TSO programs using reduction and abstraction,2018
"M He, V Vafeiadis, S Qin, ...",Reasoning about fences and relaxed atomics,2016
S Owens,Reasoning about the implementation of concurrency abstractions on x86-TSO,2010
"B Dongol, J Derrick, G Smith",Reasoning algebraically about refinement on TSO architectures,2014
FZ Nardelli,Reasoning between Programming Languages and Architectures,2014
N Honarmand,Record and deterministic replay of parallel programs on multiprocessors,2015
"JB Lee, CS Jhon",Reducing coherence overhead of barrier synchronization in software DSMs,1998
"MF Spear, MM Michael, ML Scott, ...",Reducing memory ordering overheads in software transactional memory,2009
"M Lobosco, O Loques, CL de Amorim",Reducing memory sharing overheads in distributed JVMs,2005
"S Ha, C Jhon",Reducing multithreaded frame cache miss ratio by prefetching and working frame set scheduling,1996
"A Armstrong, B Dongol, S Doherty",Reducing opacity to linearizability: a sound and complete method,2016
"J Nilsson, F Dahlgren",Reducing ownership overhead for Load-Store sequences in cache-coherent multiprocessors,2000
"T Abe, T Ugawa, T Maeda, K Matsumoto",Reducing state explosion for software model checking with relaxed memory consistency models,2016
MD Hill,Reflections and Research Advice Upon Receiving the 2019 Eckert-Mauchly Award,2019
"T Suzanne, A Miné",Relational thread-modular abstract interpretation under relaxed memory models,2018
"N Honarmand, J Torrellas",RelaxReplay: record and replay for relaxed-consistency multiprocessors,2014
"AE Condon, D Mark",Relaxed Memory Models,
V HAVEL,Relaxed Memory Models in DiVinE,2012
RN Zucker,Relaxed consistency and synchronization in parallel processors,1992
"FZ Nardelli, P Sewell, J Sevcik, S Sarkar, ...",Relaxed memory models must be rigorous,2009
"G Boudol, G Petri",Relaxed memory models: an operational approach,2009
GBG Petri,Relaxed memory models: an operational approach,2009
"G Boudol, G Petri, B Serpette",Relaxed operational semantics of concurrent programming languages,2012
"V Vafeiadis, C Narayan",Relaxed separation logic: A program logic for C11 concurrency,2013
"J Ŝevčik, V Vafeiadis, F Zappa Nardelli, ...",Relaxed-memory concurrency and verified compilation,2011
"V Vafeiadis, C Jones",Rely/Guarantee-thinking and Separation Logic,2011
"T Abe, T Ugawa, T Maeda",Reordering control approaches to state explosion in model checking with memory consistency models,2017
"C Watt, C Pulte, A Podkopaev, G Barbier, ...",Repairing and mechanising the JavaScript relaxed memory model,2020
"O Lahav, V Vafeiadis, J Kang, CK Hur, ...",Repairing sequential consistency in C/C++ 11,2017
TP Ngo,Replacing Store Buffers by Load Buffers in TSO,2018
"PA Abdulla, MF Atig, A Bouajjani, TP Ngo",Replacing store buffers by load buffers in TSO,2018
"LP Miret, FDM Escoí",Replica divergence in data-centric consistency models,2016
"S Burckhardt, A Gotsman, H Yang, M Zawirski","Replicated data types: specification, verification, optimality",2014
V Sawant,Report-3: Programmer-Centric Memory Consistency Models,
"C Pereira, H Patil, B Calder",Reproducible simulation of multi-threaded workloads for architecture design exploration,2008
"S Flur, S Sarkar, C Pulte, K Nienhuis, L Maranget, ...","Research data supporting “Mixed-size Concurrency: ARM, POWER, C/C++ 11, and SC”",2016
"E Vlachos, S Fytraki, PB Gibbons, MA Kozuch, B Falsafi",Resolve: Enabling Accurate Parallel Monitoring under Relaxed Memory Models,2014
"T Karthik, MK Sudha",Review on Cache-Coherent Algorithms with Multithreaded Computer Architectures,
S Escobar,"Rewriting Logic and Its Applications: 10th International Workshop, WRLA 2014, Held as a Satellite Event of ETAPS, Grenoble, France, April 5-6, 2014 …",2014
S Escobar,Rewriting Logic and its Applications,
TF Şerbănuţă,Rewriting semantics and analysis of concurrency features for a C-like language,2014
"MF Spear, MM Michael, C Von Praun",RingSTM: scalable transactions with a single atomic instruction,2008
"E Derevenetc, R Meyer",Robustness against Power is PSpace-complete,2014
E Derevenetc,Robustness against relaxed memory models,2015
"A Bouajjani, E Derevenetc, R Meyer",Robustness against relaxed memory models,2014
"SM Beillahi, A Bouajjani, C Enea",Robustness against transactional causal consistency,2019
"YC Hu, W Yu, AL Cox, DS Wallach, ...",Run-time support for distributed sharing in typed languages,2000
"K Chen, S Malik, P Patra",Runtime validation of memory ordering using constraint graph checking,2008
"K Chen, S Malik, P Patra",Runtime validation of transactional memory systems,2008
V Singh,Runtime verification for software transactional memories,2010
"HH Dang, JH Jourdan, JO Kaiser, ...",RustBelt meets relaxed memory,2019
"B Demsky, P Lam",SATCheck: SAT-directed stateless model checking for SC and TSO,2015
"Y Duan, D Koufaty, J Torrellas",SCsafe: Logging sequential consistency violations continuously and precisely,2016
"O Travkin, A Mütze, H Wehrheim",SPIN as a linearizability checker under weak memory models,2013
"X Qian, K Sen, P Hargrove, C Iancu",SReplay: Deterministic sub-group replay for one-sided communication,2016
"P Metzler, H Saissi, P Bokor, N Suri",Safe Execution of Concurrent Programs by Enforcement of Scheduling Constraints,2018
L Liu,Safe and Efficient Concurrency for Modern Programming Languages,2020
"J Bobba, M Lupon, MD Hill, ...",Safe and efficient supervised memory systems,2011
J Ševčík,Safe optimisations for shared-memory concurrent programs,2011
"M Luc, S Inria","Sarkar, and P",2012
"M Vollmer, RG Scott, M Musuvathi, RR Newton",Sc-haskell: Sequential consistency in languages that minimize mutable shared heap,2017
"A Naeem, A Jantsch, Z Lu",Scalability analysis of memory consistency models in NoC-based distributed shared memory SoCs,2013
"G Li, G Gopalakrishnan",Scalable SMT-based verification of GPU kernel functions,2010
"S Novakovic, A Daglis, E Bugnion, B Falsafi, ...",Scale-out NUMA,2014
"S Novakovic, A Daglis, BR Grot, E Bugnion, ...",Scale-out non-uniform memory access,2017
"CS Park, K Sen, C Iancu",Scaling data race detection for partitioned global address space programs,2013
"N Ramanathan, J Wickerson, ...",Scheduling Weakly Consistent C Concurrency for Reconfigurable Hardware,2017
"L Yin, W Dong, W Liu, J Wang",Scheduling constraint based abstraction refinement for weak memory models,2018
B Keegan,School of Computer Science Research Colloquium Fall 2010,
"C Gniady, B Falsafi, TN Vijaykumar","School of Electrical & Computer Engineering Purdue University 1285 EE Building West Lafayette, IN 47907",
S Wasly,Scratchpad Memory Management For Multicore Real-Time Embedded Systems,2018
"JA Vaughan, T Millstein",Secure information flow for concurrent programs under total store order,2012
"AC Lai, B Falsafi","Selective, accurate, and timely self-invalidation using last-touch prediction",2000
"M Abadi, A Birrell, T Harris, M Isard",Semantics of transactional memory and automatic mutual exclusion,2008
"M Abadi, A Birrell, T Harris, M Isard",Semantics of transactional memory and automatic mutual exclusion,2011
"E Tomasco, T Nguyen Lam, B Fischer, S La Torre, ...",Separating computation from communication: a design approach for concurrent program verification,2016
"SV Adve, HJ Boehm",Sequential Consistency,
"Y Zhang, W Zhu, F Chen, Z Hu, ...",Sequential Consistency Revisit: The Sufficient Condition and Method to Reason the Consistency Model of a Multiprocessor-on-a-Chip Architecture.,2005
"A Yeolekar, K Madhukar, D Bhutada, ...",Sequentialization using timestamps,2017
J Cleary,"Shared Memory Concurrency and Fast, Biased Locks",
A Naeem,Shared Memory Consistency Models Evaluation in NoC based Multicore Systems,2012
"SV Adve, K Gharachorloo",Shared Memory Consistency Models: A Tutorial,1995
S Karlsson,Shared Memory and OpenMP on Clusters,2004
Κ Καραντάσης,Shared memory abstraction: new approach under high concurrency conditions,2011
"K Kavi, HS Kim, B Lee, AR Hurson",Shared memory and distributed shared memory systems: A survey,2000
"L Kontothanassis, R Stets, G Hunt, ...",Shared memory computing on clusters with symmetric multiprocessors and system area networks,2005
"SV Adve, K Gharachorloo",Shared memory consistency models,1995
"SV Adve, K Gharachorloo",Shared memory consistency models: A tutorial,1996
"P Chatterjee, H Sivaraj, G Gopalakrishnan",Shared memory consistency protocol verification against weak memory models: Refinement via model-checking,2002
"S Nürnberger, G Drescher, R Rotta, J Nolte, ...",Shared memory in the many-core age,2014
"DJ Scales, K Gharachorloo, CA Thekkath","Shasta: A low overhead, software-only approach for supporting fine-grain shared memory",1996
L Yen,Signatures in transactional memory systems,2009
M Janota,"Simon Cooksey1, Sarah Harris1, Mark Batty1, Radu Grigore1, and",
"C Pulte, S Flur, W Deacon, J French, S Sarkar, ...",Simplifying ARM concurrency: multicopy-atomic axiomatic and operational models for ARMv8,2017
"A Solar-Lezama, CG Jones, R Bodik",Sketching concurrent data structures,2008
"V Iosevich, A Schuster",Software Distributed Shared Memory: a VIA‐based implementation and comparison of sequential consistency with home‐based lazy release consistency,2005
"W Hasselbring, NC Ehmke",Software Engineering 2014: Fachtagung des GI-Fachbereichs Softwaretechnik,2014
S Mannarswamy,Software Transactional Memory,2017
X Fang,Software support for ordering memory operations in parallel systems,2012
"R Guerraoui, TA Henzinger, V Singh",Software transactional memory on relaxed memory models,2009
"J Alglave, D Kroening, V Nimal, ...",Software verification for weak memory via program transformation,2013
"C Baier, C Tinelli",Some advances in tools and algorithms for the construction and analysis of systems,2017
M Lång,Sound and Complete Reachability Analysis under PSO,2013
"J Burnim, K Sen, C Stergiou",Sound and complete monitoring of sequential consistency for relaxed memory models,2011
"J Burnim, K Sen, C Stergiou",Sound and complete monitoring of sequential consistency for relaxed memory models. TACAS'11,
"J Alglave, D Kroening, J Lugton, V Nimal, ...",Soundness of data flow analyses for weak memory models,2011
"PA Abdulla, S Aronis, B Jonsson, ...",Source sets: a foundation for optimal dynamic partial order reduction,2017
J Goodman,Source snooping cache coherence protocols,2009
"C Baier, C Tinelli",Special issue of the 21st International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS 2015),2017
"ACJ Fox, MJC Gordon, MO Myreen",Specification and verification of ARM hardware and software,2010
"Y Yang, G Gopalakrishnan, G Lindstrom",Specifying Java thread semantics using a uniform memory model,2002
"A Guptal, JL Hennessyl, MD Hill",Specifying System Requirements for Memory Consistency Models,1993
"JBAKJ Li, AKETX Wang",Specifying and Checking File System Crash-Consistency Models,2016
"J Bornholt, A Kaufmann, J Li, A Krishnamurthy, ...",Specifying and checking file system crash-consistency models,2016
"W Mansky, D Griffith, EL Gunter",Specifying and executing optimizations for parallel programs,2014
"DJ Sorin, M Plakal, AE Condon, MD Hill, ...",Specifying and verifying a broadcast and a multicast snooping cache coherence protocol,2002
W Mansky,Specifying and verifying program transformations with PTRANS,2014
"S Mador-Haim, R Alur, MMK Martin",Specifying relaxed memory models for state exploration tools,2009
"K Gharachorloo, SV Adve, A Gupta, JL Hennessy, ...",Specifying system requirements for memory consistency models,1993
"ACJ Fox, MJC Gordon, MO Myreen",Speciﬁcation and Veriﬁcation of ARM Hardware and Software,2010
"J Alglave, L Maranget",Stability in Weak Memory Models With Proofs,
"J Alglave, L Maranget",Stability in weak memory models,2011
"N Sinha, C Wang",Staged concurrent program analysis,2010
"D Gnad, P Dubbert, AL Lafuente, ...",Star-Topology Decoupling in SPIN,2018
B Jonsson,State-space exploration for concurrent algorithms under weak memory orderings: (preliminary version),2009
"I Jaju, BP Rao",Stateless Model Checking for the C/C++ 11 Memory Model,
"PA Abdulla, MF Atig, B Jonsson, ...",Stateless model checking for POWER,2016
"PA Abdulla, S Aronis, MF Atig, B Jonsson, ...",Stateless model checking for TSO and PSO,2017
"F Logozzo, M Fähndrich",Static Analysis LNCS 7935,
"F Logozzo, M Fähndrich","Static Analysis: 20th International Symposium, SAS 2013, Seattle, WA, USA, June 20-22, 2012, Proceedings",2013
JW Maessen,Store Atomicity for Transactional Memory,2007
"A Antonov, P Kustarev",Strategies of Computational Process Synthesis—a System-Level Model of HW/SW (Micro) Architectural Mechanisms,2020
A Cohen,Streaming Task Parallelism,2015
"D Marino, A Singh, T Millstein, M Musuvathi, ...",Strengthening Language-Level Memory Models with Compiler-Directed Interference Checks,
"L Dalessandro, ML Scott",Strong isolation is a weak idea,2009
"JO Kaiser, HH Dang, D Dreyer, O Lahav, ...",Strong logic for weak memory: Reasoning about release-acquire consistency in Iris,2017
G Petri,Studying operational models of relaxed concurrency,2013
P Karandikar,"Subwords: automata, embedding problems, and verification",2015
"B Rajaram, V Nagarajan, AJ McPherson, ...","Supercop: a general, correct, and performance-efficient supervised memory system",2012
H Venkataraman,Supporting Sequential Consistency through Ordered Network in Many-Core Systems,2017
"F Yu, SC Yang, F Wang, GC Chen, ...",Symbolic consistency checking of OpenMp parallel programs,2012
"C Wang, S Kundu, M Ganai, A Gupta",Symbolic predictive analysis for concurrent programs,2009
"C Wang, S Kundu, R Limaye, M Ganai, ...",Symbolic predictive analysis for concurrent programs,2011
P Fong,Symbolic state model: A new approach for the verification of cache coherence protocols.,1997
"S Sarkar, K Memarian, S Owens, M Batty, ...",Synchronising c/c++ and power,2012
M Vechev,Synthesis for Concurrency,
"M Kuperstein, M Vechev, E Yahav",Synthesis of memory barriers,2014
"Y Meshman, A Dan, M Vechev, E Yahav",Synthesis of memory fences via refinement propagation,2014
"J Bornholt, E Torlak",Synthesizing Memory Models from Litmus Tests,2016
"J Bornholt, E Torlak",Synthesizing memory models from framework sketches and litmus tests,2017
"J Dolby, E Torlak, M Vaziri",System and method for debugging memory consistency models,2011
"C Manovit, SG Hangal, RE Cypher",System and method for efficient verification of memory consistency model compliance,2010
"DS Nussbaum, MS Moir",System and method for supporting phased transactional memory modes,2011
A Kasuya,System and method for thread creation and memory management in an object-oriented programming environment,2007
"M Walker, C Runciman",Systematic testing for distributed systems,2016
"Y Yao, W Chen, T Mitra, Y Xiang",TC-Release++: An Efficient Timestamp-Based Coherence Protocol for Many-Core Architectures,2017
M Kovalev,TLB virtualization in the context of hypervisor verification,2013
"C DeLozier, A Eizenberg, S Hu, G Pokam, ...",TMI: thread memory isolation for false sharing repair,2017
"H Wehrheim, O Travkin",TSO to SC via symbolic execution,2015
"C Wang, Y Wu, J Chung",TSO-Atomicity: Efficient TSO Enforcement for Aggressive Program Optimization,
"C Wang, Y Lv, P Wu",TSO-to-TSO linearizability is undecidable,2018
"C Wang, Y Wu",TSO_ATOMICITY: efficient hardware primitive for TSO-preserving region optimizations,2013
"S Hangal, D Vahia, C Manovit, JYJ Lu, ...",TSOtool: A program for verifying memory systems using the memory consistency model,2004
C Jones,Tackling concurrency by reasoning explicitly about inference,2010
"S Zhang, M Vijayaraghavan",Taming Weak Memory Models,2016
"O Lahav, N Giannarakis, V Vafeiadis",Taming release-acquire consistency,2016
JLM Valero,Task Superscalar: Using Processors as Functional Units,
"S Bijo, KI Pun, SLT Tarifa",Technical Report: Modelling Data Access Patterns with Atomic Sections for Multicore Architectures,2017
"S Burckhardt, M Musuvathi",Technique for finding relaxed memory model vulnerabilities,2013
"JB Carter, JK Bennett, W Zwaenepoel",Techniques for reducing consistency-related communication in distributed shared-memory systems,1995
"SR Sarangi, R Kalayappan, P Kallurkar, ...",Tejas: A java based versatile micro-architectural simulator,2015
S Somogyi,Temporal Streaming of Distributed Shared Memory,
"J Burnim, K Sen, C Stergiou",Testing concurrent programs on relaxed memory models,2011
"C Manovit, OA Olukotun",Testing memory consistency of shared-memory multiprocessors,2006
"A Adir, S Asaf",Testing the compliance of a design with the synchronization requirements of a memory model,2013
"M Goodstein, E Vlachos, S Chen, P Gibbons, M Kozuch, ...",The Butterfly Model: Theoretical Foundations,2009
"J Manson, W Pugh, SV Adve",The Java memory model,2005
"C Wallace, G Tremblay, JN Amaral",The Location Consistency memory model and cache protocol: Specification and verification,2001
W Mansky,The PTRANS Specification Language,2014
"S de Putter, A Wijs, D Zhang","The SLCO framework for verified, model-driven construction of component software",2018
C Pulte,The Semantics of Multicopy Atomic ARMv8 and RISC-V,2019
"HC Hsiao, CT King",The Thread-Based Protocol Engines for CC-NUMA Multiprocessors,
"PA Abdulla, MF Atig, A Bouajjani, ...",The benefits of duality in verifying concurrent programs under TSO,2016
"PA Abdulla, MF Atig, TP Ngo",The best of both worlds: Trading efficiency and optimality in fence insertion for TSO,2015
"C Disselkoen, R Jagadeesan, ...",The code that never ran: Modeling attacks on speculative evaluation,2019
"RH Saavedra, W Mao, D Park, ...","The combined effectiveness of unimodular transformations, tiling, and software prefetching",1996
"V D'Silva, M Payer, D Song",The correctness-security gap in compiler optimization,2015
"A Jaffe, T Moscibroda, L Effinger-Dean, L Ceze, ...",The impact of memory models on software reliability in multiprocessors,2011
"V Gramoli, R Guerraoui, M Letia",The many faces of transactional software composition,2010
"M Batty, K Memarian, K Nienhuis, ...",The problem of programming language concurrency semantics,2015
"AK Karna, Y Chen, H Yu, H Zhong, J Zhao",The role of model checking in software engineering,2018
"J Alglave, A Fox, S Ishtiaq, MO Myreen, ...",The semantics of Power and ARM multiprocessor machine code,2009
"S Sarkar, P Sewell, FZ Nardelli, S Owens, ...",The semantics of x86-CC multiprocessor machine code,2009
"X Qiu, M Dubois",The synonym lookaside buffer: A solution to the synonym problem in virtual caches,2008
"HC Hsiao, CT King",The thread-based protocol engines for CC-NUMA multiprocessors,2000
"G Narayanaswamy, S Joshi, D Kroening",The virtues of conflict: analysing modern concurrency,2016
L Jensen,Theoretical Comparison of Partial Order Reduction: Java Pathfinder vs. Moonwalker,2017
CL Wong,Thread escape analysis for a memory consistency-aware compiler,2005
C Leonardsson,Thread-Modular Model Checking of Concurrent Programs under TSO using Code Rewriting,2010
"M Kusano, C Wang",Thread-modular static analysis for relaxed memory models,2017
P Abdulla,Thursday Afternoon Program Verification Seminars (TAPVES),2007
"K Hammond, C Brown, S Sarkar",Timing Properties and Correctness for Structured Parallel Programs on x86-64 Multicores,2015
"BT Gold, B Falsafi, JC Hoe",Tolerating Processor Failures in a Distributed Shared-Memory Multiprocessor,2006
"X Qiu, M Dubois",Tolerating late memory traps in dynamically scheduled processors,2004
"PA Abdulla, KRM Leino",Tools and Algorithms for the Construction and Analysis of Systems,2011
"PA Abdulla, KRM Leino","Tools and Algorithms for the Construction and Analysis of Systems: 17th International Conference, TACAS 2011, Held as Part of the Joint European …",2011
"ML Scott, L Lu",Toward a formal semantic framework for deterministic parallel programming,2011
"L Lu, ML Scott",Toward a formal semantic framework for deterministic parallel programming,2011
"D Abts, DJ Lilja, S Scott",Toward complexity-effective verification: a case study of the cray SV2 cache coherence protocol,2000
R Samanta,Towards Algorithmic Synthesis of Synchronization for Shared-Memory Concurrent Programs,2012
"J Barnat, L Brim, P Ročkai",Towards LTL model checking of unmodified thread-based C & C++ programs,2012
"M He, S Qin, J Ferreira",Towards a Program Logic for C11 Release-Sequences,2018
"H Jiang, H Liang, S Xiao, J Zha, X Feng",Towards certified separate compilation for concurrent programs,2019
"M Dalvandi, B Dongol",Towards deductive verification of C11 programs with Event-B and ProB,2019
E Sifakis,Towards efficient and secure shared memory applications,2013
"MR Groz, MK Havelund, MG Muller, MA Bouajjani, ...",Towards efficient and secure shared memory applications,2013
"S Doherty, L Groves, V Luchangco, M Moir",Towards formally specifying and verifying transactional memory,2009
"S Doherty, L Groves, V Luchangco, M Moir",Towards formally specifying and verifying transactional memory,2013
"U Ramachandran, H Venkateswaran",Towards realizing scalable high performance parallel systems,1994
"DJ Scales, K Gharachorloo",Towards transparent and efficient software distributed shared memory,1997
"C Wang, R Limaye, M Ganai, A Gupta",Trace-based symbolic analysis for atomicity violations,2010
"Z Yang, K Sakallah",Trace-driven verification of multithreaded programs,2010
"GA Pokam, CL Pereira, AR Adl-Tabatabai",Tracing mechanism for recording shared memory interleavings on multi-core processors,2017
"N Hossain, C Trippel, M Martonosi",TransForm: Formally Specifying Transistency Models and Synthesizing Enhanced Litmus Tests,
M Lesani,Transaction Protocol Verification with Labeled Synchronization Logic,2019
B Blum,Transactional memory concurrency verification with Landslide,2018
"D BRIJESH, R JAGADEESAN, J RIELY",Transactions in Relaxed Memory Architectures,2018
"B Dongol, R Jagadeesan, J Riely",Transactions in relaxed memory architectures,2017
"R Guerraoui, TA Henzinger, M Kapalka, ...",Transactions in the Jungle,2010
"C Amza, AL Cox, S Dwarkadas, P Keleher, H Lu, ...",Treadmarks: Shared memory computing on networks of workstations,1996
"T Maeda, A Yonezawa",Typed Assembly Language for Implementing OS Kernels in SMP/Multi-Core Environments with Interrupts.,2010
"MGRJC Pitcher, J Riely",Types for Relaxed Memory Models,2012
"M Goto, R Jagadeesan, C Ptcher, J Riely",Types for relaxed memory models,2012
"M Goto, R Jagadeesan, C Pitcher, J Riely",Types for relaxed memory models using correspondence assertions,
"Y Yang, G Gopalakrishnan, ...",UMM: an operational memory model specification framework with integrated model checking capability,2005
P Abdulla,UPMARC Seminars,2018
R Grönroos,"UPMARC Summer School on Multicore Computing, June 21-24, 2010",2010
"S Sarkar, P Sewell, J Alglave, L Maranget, ...",Understanding POWER multiprocessors,2011
PJ Keleher,Update protocols and cluster-based shared memory,1999
"RB Batista, DN Silva, ACMA de Melo, ...",Using a dsm application to locally align dna sequences,2004
"J Derrick, G Smith, L Groves, B Dongol",Using coarse-grained abstractions to verify linearizability on TSO architectures,2014
"M Biberstein, E Farchi, S Ur",Using code motion and write and read delays to increase the probability of bug detection in concurrent systems,2010
N Anssari,Using hybrid shared and distributed caching for mixed-coherency GPU workloads,2013
"AE Condon, MD Hill, M Plakal, ...",Using lamport clocks to reason about relaxed memory models,1999
DJ Sorin,Using lightweight checkpoint/recovery to improve the availability and designability of shared memory multiprocessors,2002
"A Schuster, L Shalev",Using remote access histories for thread scheduling in distributed shared memory systems,1998
"E Tomasco, TL Nguyen, B Fischer, S La Torre, ...",Using shared memory abstractions to design eager sequentializations for weak memory models,2017
"M Senftleben, K Schneider",Using temporal logics for specifying weak memory consistency models,2018
T Arons,Using timestamping and history variables to verify sequential consistency,2001
"N Jarymowycz, P Kearns",Valid Debugging for Distributed Shared Memory.,2002
"J Bhadra, E Trofimova, ...",Validating power architecture™ technology-based MPSoCs through executable specifications,2008
"S Liu, Y Jiang",Value-passing CCS for trees: a theory for concurrent systems,2016
"HW Cain, MH Lipasti","Vector Clocks, Constraint Graphs, and the Verification of Memory Consistency Models",
GI Calin,Verification Techniques for TSO-Relaxed Programs,2016
A Bouajjani,"Verification of Concurrent Programs: Decidability, Complexity, Reductions",
"R Ghughal, A Mokkedem, R Nalumasu, ...","Verification of Runway-PA8000 memory model using\Test model-checking"" technique",
"R Guerraoui, TA Henzinger, V Singh",Verification of STM on relaxed memory models,2011
C Leonardsson,Verification of Software under Relaxed Memory,2016
"CJ Banks, M Elver, R Hoffmann, ...",Verification of a lazy cache coherence protocol against a weak memory model,2017
"O Shacham, M Wachs, A Solomatnikov, ...",Verification of chip multiprocessor memory systems using a relaxed scoreboard,2008
"A Bouajjani, G Parlato",Verification of concurrent programs for relaxed memory models.,
"O Travkin, H Wehrheim",Verification of concurrent programs on weak memory models,2016
"C Manovit, SG Hangal",Verification of memory consistency and transactional memory,2010
"F Pong, M Dubois",Verification techniques for cache coherence protocols,1997
O Lahav,Verification under causally consistent shared memory,2019
"DDSA Lal, KG Larsen","Verification, Model Checking, and Abstract Interpretation LNCS 8931",
"D D'Souza, A Lal, KG Larsen","Verification, Model Checking, and Abstract Interpretation: 16th International Conference, VMCAI 2015, Mumbai, India, January 12-14, 2015, Proceedings",2014
"S Jagannathan, J Vitek",Verified compilation of Concurrent Managed Languages,2017
AW Appel,Verified software toolchain,2011
"S Doherty, B Dongol, H Wehrheim, ...",Verifying C11 programs operationally,2019
A Linden,Verifying Programs on Relaxed Memory Models with a Focus on x86-TSO,2011
N Evans,Verifying Qthreads: Is Model Checking Viable for User Level Tasking Runtimes?,2018
A Gupta,Verifying concurrent programs,
O Travkin,Verifying concurrent programs under weak memory models.,2017
"V Vafeiadis, FZ Nardelli",Verifying fence elimination optimisations,2011
"S Burckhardt, M Musuvathi, V Singh",Verifying local transformations of concurrent programs,2010
"S Burckhardt, M Musuvathi, V Singh",Verifying local transformations on relaxed memory models,2010
"W Mansky, EL Gunter",Verifying optimizations for concurrent programs,2014
"TA Henzinger, S Qadeer, SK Rajamani",Verifying sequential consistency on shared-memory multiprocessor systems,1999
"C Pereira, G Pokam, K Danne, R Devarajan, ...",Virtues and obstacles of hardware-assisted multi-processor execution replay,2010
S Biswas,Viser: providing serializability in hardware with simplified cache coherence,2015
"AC Melo, SC Chagas",Visual-MCM: Visualising execution histories on multiple memory consistency models,1999
"K Matsumoto, T Ugawa",Visualization of Counterexamples of Memory Model-aware Model Checking Using SPIN,2019
"X Qian, J Torrellas, B Sahelices, D Qian",Volition: scalable and precise sequential consistency violation detection,2013
"A Muzahid, S Qi, J Torrellas",Vulcan: Hardware support for detecting sequential consistency violations dynamically,2012
S Zhang,WMM: a Resilient Weak Memory Model,2016
"A De, A Roychoudhury, D D'Souza",WOMM: a weak operational memory model,2010
S Memory,WRL Research Report 96/2,
SM Protocol,WRL Research Report 97/2,
"V Štill, P Ročkai, J Barnat",Weak Memory Models as LLVM-to-LLVM Transformations,2015
"S Zhang, M Vijayaraghavan, D Lustig",Weak Memory Models with Matching Axiomatic and Operational Definitions,2017
SZMV Arvind,Weak Memory Models: Balancing Definitional Simplicity and Implementation Flexibility,
S Castellan,Weak memory models using event structures,2016
"S Zhang, M Vijayaraghavan",Weak memory models: Balancing definitional simplicity and implementation flexibility,2017
"C WATT, A ROSSBERG, J PICHON-PHARABOD",Weakening WebAssembly (Extended Draft),2019
J Alglave,Weakness is a virtue,2013
"Y Duan, A Muzahid, J Torrellas",WeeFence: toward making fences free in TSO,2013
J Yi,What is a Memory Model?,2008
"ORI LAHAV, UDI BOKER",What's Decidable about Causally Consistent Memory Models?,
"MF Atig, A Bouajjani, S Burckhardt, ...",What's Decidable about Weak Memory Models?,2012
"TC Lee, MA Boéchat",When the ARM weakly consistent memory model meets speculation: is it necessary?,2012
"L BAJCZI, A VÖRÖS, V MOLNÁR",Will My Program Break on This Faulty Processor?,2019
"L Bajczi, A Vörös, V Molnár",Will My Program Break on This Faulty Processor? Formal Analysis of Hardware Fault Activations in Concurrent Embedded Software,2019
G Lindstrom,"Yue Yang, Ganesh Gopalakrishnan, and",2002
"M Felleisen, P Gardner",and Systems,
CF Grammar,automated theorem proving 472,2013
"D Mark, AEC Hill, M Plakal, DJ Sorin",for I/O Architectures,1921
"C Amza, AL Cox, S Dwarkadass, P Keleher, H Lu, ...",lYeadMarks: Shared emorw,
"S Dwarkadas, P Keleher, H Lu, R Rajamony, W Yu, ...",omputing on,
"P Sewell, S Sarkar, S Owens, FZ Nardelli, ...",x86-TSO: a rigorous and usable programmer's model for x86 multiprocessors,2010
"S Aga, A Singh, S Narayanasamy",zfence: Data-less coherence for efficient fences,2015
ΙΠ Σαχίνογλου,Τεχνικές περιορισμού στην αναγωγή σε δυναμικές σχέσεις μερικής διάταξης,2018
ВЮ Трифанов,Вопросы индустриального применения синхронизационных контрактов при динамическом поиске гонок в Java-программах,2018
"АВ Подкопаев, Л Ори, В Вафеядис",О корректности компиляции подмножествa обещающей модели памяти в аксиоматическую модель ARMv8. 3,2017
"АВ Подкопаев, О Лахав, В Вафеядис",Обещающая компиляция в ARMv8. 3,2017
"KC Sivaramakrishnan, L Ziarek, ...",℞CML: A Prescription for Safely Relaxing Synchrony,2014
松元稿如,メモリモデルを考慮したメモリアクセスを提供する SPIN 用ライブラリ,2017
이재범,공유메모리 다중 프로세서 시스템에서 약화된 메모리 모델의 효율적 지원,1999
M Müller-Olm,10. Conclusion,2006
M Philippsen,11 DATA PARALLELISM IN JAVA,2012
"V Abikhattar, L Arditi, O Ponsini, S Shoaraee",A CP-based system for checking and generating memory consistency tests,
MGY Wiseman,A Common Framework for Inter-Process Communication on a Cluster,
"E Speziale, M Tartara",A Lightweight Approach to Compiling and Scheduling Highly Dynamic Parallel Programs,
"RY Hwang, ZZ Zeng",A New Synchronization Scheme for Memory Consistency Model,2000
"CBM Rinard, C Boyapati",A Parameterized Type System for Race-Free Java Programs,2001
"V Nagarajan, DJ Sorin, MD Hill, ...",A Primer on Memory Consistency and Cache Coherence,2020
"C Chen, JB Manzano, G Gan, GR Gao, V Sarkar",A Study of Different Instantiations of the OpenMP Memory Model and Their Software Cache Implementations,2009
"G Anderson, D Pym",A calculus and logic of bunched resources and processes,2016
"M Geva, Y Wiseman",A common framework for inter-process communication on a cluster,2004
"SP Marti, JS Borras, PL Rodriguez, ...",A complexity-effective out-of-order retirement microarchitecture,2009
H Shing,A conflict-free memory design for multiprocessors,1992
"A Ros, A Jimborean",A dual-consistency cache coherence protocol,2015
J Alglave,A formal hierarchy of weak memory models,2012
"Y Xing, BY Huang, A Gupta, S Malik",A formal instruction-level GPU model for scalable verification,2018
A Sivasubramaniam,A framework for evaluating architectural issues of parallel systems,1995
N Piggin,A lockless page cache in linux,2006
"U Ramachandran, ...",A measurement‐based study of hardware support for object invocation,1989
"C Boyapati, M Rinard",A parameterized type system for race-free Java programs,2001
"P Pirkelbauer, R Milewicz, JF Gonzalez",A portable lock-free bounded queue,2016
"S Frenz, R Lottiaux, M Schoettner, C Morin, ...",A practical comparison of cluster operating systems implementing sequential and transactional consistency,2005
RL Kennell,A practical method for authentication of remote computer systems,2008
"DJ Sorin, MD Hill, DA Wood",A primer on memory consistency and cache coherence,2011
"G Gao, JN Amaral, A Marquez, K Theobald",A refinement of the HTMT program execution model,1998
"J Wang, L Jiang, J Ke, X Liang, N Jing",A sharing-aware L1. 5D cache for data reuse in GPGPUs,2019
"P Permandla, M Roberson, C Boyapati",A type system for preventing data races and deadlocks in the java virtual machine language: 1,2007
"N Bhardwaj, M Senftleben, K Schneider",Abacus: A processor family for education,2014
"H Dogan, F Hijaz, M Ahmad, B Kahne, ...",Accelerating graph and machine learning workloads using a shared memory multicore architecture with auxiliary support for in-hardware explicit messaging,2017
"Y Zhang, G Xiao, T Baba",Accelerating sequential programs on commodity multi-core processors,2014
"AM Mainwaring, DE Culler",Active Message applications programming interface and communication subsystem organization,1996
D Page,Advanced Processor Design,2009
H Sarbazi-Azad,Advances in GPU research and practice,2016
V Luchangco,Against lock-based semantics for transactional memory,2008
"G Cabon, D Cachera, D Pichardie",An Extended Buffered Memory Model With Full Reorderings,2016
WG Simoneau,"An FPGA-based platform for testing and analysis of microprocessor architectural techniques: Design, implementation, and use",2011
"J Lee, J Kim, J Kim, S Seo, J Lee",An OpenCL framework for homogeneous manycores with no hardware cache coherence,2011
"S Atzeni, G Gopalakrishnan",An Operational Semantic Basis for OpenMP Race Analysis,2017
"K Lu, X Zhou, XP Wang, T Bergan, C Chen",An efficient and flexible deterministic framework for multithreaded programs,2015
"I Cerrato, G Marchetto, F Risso, R Sisto, ...",An efficient data exchange algorithm for chained network functions,2014
"I Cerrato, G Marchetto, F Risso, R Sisto, ...",An efficient data exchange mechanism for chained network functions,2018
"S Manoochehri, B Goodarzi, ...",An efficient transaction-based GPU implementation of minimum spanning forest algorithm,2017
JC Connelly,An experimental comparison of scheduling policies on coarse-grain multiprocessors,1995
A SUSUNGI,Analyse et compila on de langages de programma on parallèle,2018
A Susungi,Analyse et compilation de langages de programmation parallèle,2018
A Susungi,Analysis and Compilation of Parallel Programming Languages,2018
"J Schaeffer, D Novillo, R Unrau",Analysis and Optimization of Explicitly Parallel Programs,1998
"D Novillo, RC Unrau, J Schaeffer",Analysis and optimization of explicitly parallel programs,2000
V Sarkar,Analysis and optimization of explicity parallel programs using the parallel program graph representation,1997
M Rinard,Analysis of multithreaded programs,2001
A Aggarwal,Analysis of the Hemingway multiple-writer implementation of release consistency for software distributed shared-memory systems.,1999
"V Sarkar, GR Gao",Analyzable atomic sections: Integrating fine-grained synchronization and weak consistency models for scalable parallelism,2004
"V Vojdani, K Apinis, S Saan",Approaches to Thread-Modular Static Analysis,
"B Grayson, C Chase",Architectural Support for Relaxed Memory Consistency Models Technical Report TR-PDS-1998-007,1998
"A Bhattacharjee, D Lustig",Architectural and operating system support for virtual memory,2017
JA Brown,Architectural support for efficient on-chip parallel execution,2010
CK YUEN,Architecture Inclusive Parallel Programming,2001
A Naeem,Architecture Support and Scalability Analysis of Memory Consistency Models in Network-on-Chip based Systems,2013
"M Berekovic, U Brinkschulte, W Fornaciari, C Silvano",Architecture of Computing Systems-ARCS 2011,2011
"M Berekovic, R Buchty, H Hamann, D Koch, T Pionteck","Architecture of Computing Systems–ARCS 2018: 31st International Conference, Braunschweig, Germany, April 9–12, 2018, Proceedings",2018
"A Naeem, A Jantsch, Z Lu",Architecture support and comparison of three memory consistency models in NoC based systems,2012
"RK Arimilli, RS Blackmore, C Kim, B Sinharoy, ...",Asynchronous memory move across physical nodes with dual-sided communication,2012
"PE McKenney, D Sarma, M Soni",Atomic renaming and moving of data files while permitting lock-free look-ups,2008
"PE McKenney, D Sarma, M Soni",Atomic renaming and moving of data files while permitting lock-free look-ups,2011
"Y Zhang, J Manzano",Atomic section: Concept and implementation,2005
"PE McKenney, OY Krieger, D Sarma, M Soni",Atomically moving list elements between lists using read-copy update,2011
"P McKenney, O Krieger, D Sarma, ...",Atomically moving list elements between lists using read-copy update,2006
"P Kumar, D Kumar",Automated Verification of Memory Consistencies of DSM System on Unified Framework,2012
"B Kasikci, C Zamfir, G Candea",Automated classification of data races under both strong and weak memory models,2015
F Jubair,Automatic translation of non-repetitive OpenMP to MPI,2014
AJ Collins,Automatically Optimising Parallel Skeletons,2011
"J Wang, K Zhang, X Tang, B Hua",B-queue: efficient and practical queuing for fast core-to-core communication,2013
"G Milman, A Kogan, Y Lev, V Luchangco, ...",BQ: A lock-free queue with batching,2018
"C Ball, M Bull",Barrier synchronisation in java,2003
"C Ding, C Zhang, X Shen, R Huang, C Tice, K Kelsey",Behavior-oriented parallelization,2006
"CG Ritson, S Owens",Benchmarking weak memory models,2016
"L Higham, J Kawash",Bounds for mutual exclusion with only processor consistency,2000
"A Podkopaev, O Lahav, V Vafeiadis",Bridging the gap between programming languages and hardware weak memory models,2019
"J Kawash, L Higham",Brief Announcement: Memory Consistency and Process Coordination for SPARC v8 Multiprocessors,2000
"M Pöter, JL Träff","Brief Announcement: Stamp-it, a More Thread-efficient, Concurrent Memory Reclamation Scheme in the C++ Memory Model",2018
A Polze,Building Blocks for Achieving Quality of Service with Commercial Off-the-Shelf (COTS) Middleware,1999
"JB Manzano, Y Zhang, GR Gao",CAPSL Technical Memo 61,2005
"M Zheng, MS Rogers, Z Luo, MB Dwyer, ...",CIVL: formal verification of parallel programs,2015
"SF Siegel, M Zheng, Z Luo, TK Zirkel, ...",CIVL: the concurrency intermediate verification language,2015
S Ramesh,CONSISTENCY MODELS IN DISTRIBUTED SHARED MEMORY SYSTEMS,
P Bazavan,CORBA technologies for railway site reservation and passenger information,2007
"RK Arimilli, RS Blackmore, C Kim, B Sinharoy, ...",Cache management during asynchronous memory move operations,2012
"A Gidenstam, H Sundell, P Tsigas",Cache-aware lock-free queues for multiple producers/consumers and weak memory consistency,2010
"MP Ferguson, D Buettner",Caching Puts and Gets in a PGAS language runtime,2015
"L Higham, J Kawash",Can Expensive Synchronization be Avoided in Weak Memory Models?,
"A El-Hokayem, Y Falcone",Can We Monitor All Multithreaded Programs?,2018
"L Higham, J Kawash",Can out-of-order instruction execution in multiprocessors be made sequentially consistent?,2005
"L Higham, LA Jackson, J Kawash",Capturing register and control dependence in memory consistency models with applications to the Itanium architecture,2006
G Gao,Center for Programming Models for Scalable Parallel Computing: Future Programming Models,2008
A Mohan,Certification of a Garbage Collector for a Purely Functional Language,
KH Randall,Cilk: Efficient multithreaded computing,1998
"R Haecki, L Humbel, R Achermann, D Cock, ...","CleanQ: a lightweight, uniform, formally specified interface for intra-machine data transfer",2019
J Mellor-Crummey,Coarray Fortran 2.0: A Productive Language for Scalable Scientific Computing,
KM Kelsey,Coarse-grained speculative parallelism and optimization,2011
P Keleher,Coherence as an Abstract Type,1998
"M LeBeane, K Hamidouche, B Benton, ...",ComP-net: command processor networking for efficient intra-kernel communications on GPUs,2018
"GT Byrd, BA Delagi, MJ Flynn",Communication mechanisms in shared memory multiprocessors,1998
TE Hart,Comparative performance of memory reclamation strategies for lock-free and concurrently-readable data structures,2005
A Ali,Comparative study of parallel programming models for multicore computing,2013
N ten Dijke,Comparison of Verification Methods for Weak Memory Models,2014
"J Ferrante, D Grunwald, ...",Compile-time analysis and optimization of explicitly parallel programs,1997
"H Tang, K Shen, T Yang",Compile/run-time support for threaded MPI execution on multiprogrammed shared memory machines,1999
A Basumallik,Compiling shared-memory applications for distributed-memory systems,2007
"RK Arimilli, RS Blackmore, C Kim, B Sinharoy, ...",Completion of asynchronous memory move in the presence of a barrier operation,2011
"L Birkedal, D Dreyer, P Gardner, Z Shao",Compositional Verification Methods for Next-Generation Concurrency (Dagstuhl Seminar 15191),2015
"J Whaley, M Rinard",Compositional pointer and escape analysis for Java programs,1999
"R Majumdar, V Kunčak",Computer Aided Verification,2017
"J Ferrante, D Grunwald, H Srinivasan",Computing communication sets for control parallel programs,1994
"L Brunie, O Reymann",Concepts and functionalities of the DOSMOS-trace monitoring tool,1996
"H Shah, RK Shyamasundar, ...",Concurrent SSA for general barrier-synchronized parallel programs,2009
"I Walulya, Y Nikolakopoulos, M Papatriantafilou, ...",Concurrent data structures in architectures with limited shared memory support,2014
"S Herhut, C Joslin, SB Scholz, R Poss, ...",Concurrent non-deferred reference counting on the microgrid: first experiences,2010
"W Zhang, C Sun, J Lim, S Lu, T Reps",Conmem: Detecting crash-triggering concurrency bugs through an effect-oriented approach,2013
M Takahashi,Consistency control device merging updated memory blocks,2001
M Takahashi,Consistency control device merging updated memory blocks,2005
J Kawash,Consistency models for internet caching,2004
"X Tang, A Pattnaik, H Jiang, O Kayiran, ...",Controlled kernel launch for dynamic parallelism in GPUs,2017
"NM Lê, A Guatto, A Cohen, A Pop",Correct and efficient bounded FIFO queues,2013
"L Higham, J Kawash",Critical sections and producer/consumer queues in weak memory systems,1997
"P Martin, M Moir, G Steele",DCAS-based concurrent deques supporting bulk allocation,2002
"DB Davis, J Featherston, HN Vo, M Fukuda, ...",Data Provenance for Agent-Based Models in a Distributed Memory,2018
DB Davis,Data Provenance for Multi-Agent Models in a Distributed Memory,2017
"A Polze, J Richling",Data Replication and Weak Memory Consistency,1998
"A Polze, J Richling",Data Replication and Weak Memory Consistency: Predictable CORBA Interactions with Composite Objects,1998
J Kloosterman,Data Resource Management in Throughput Processors,2018
"D Grunwald, H Srinivasan",Data flow equations for explicitly parallel programs,1993
M Philippsen,Data parallelism in Java,1998
ML Goodstein,Dataflow Analysis-Based Dynamic Parallel Monitoring,2014
BP Wood,Datalog for Offline Dynamic Program Analysis,
MA El-Zawawy,Dead code elimination based pointer analysis for multithreaded programs,2012
J Engblom,Debugging real-time multiprocessor systems,2007
F Piessens,Defending against transient execution attacks,2019
"P Kumar, K Kumar",Defining Hybrid Distributed Shared Memory Consistency Models on Unified Framework,
"P Kumar, K Kumar",Defining Uniform Distributed Shared Memory Consistency Models on Unified Framework,2012
"RK Arimilli, JS Dodson, DE Williams, ...",Demand based sync bus operation,2001
"RK Arimilli, JS Dodson, DE Williams, ...",Demand based sync bus operation,2000
A Gefﬂaut,Design and Evaluation of a Software-Controlled COMA,
BH Yu,Design and Implementation of an Efficient and Scalable Software Distributed Shared Memory System,2012
M Yoon,Development and analysis of weak memory consistency models to accelerate shared-memory multiprocessor systems.,2000
S Kavvadias,Direct Communication and Synchronization Mechanisms in Chip Multiprocessors,2010
H Sinha,Distributed Parallel Computing in Mermera: Mixing Noncoherent Shared Memories,1996
"A Heddaya, H Sinha",Distributed parallel computing in mermera: Mixing noncoherent shared memories,1996
"M Geva, Y Wiseman",Distributed shared memory integration,2007
"J Nelson, R Palmieri",Don't Forget About Synchronization! A Case Study of K-Means on GPU,2019
"J Nelson, P Miller, R Palmieri",Don't forget about synchronization! Guidelines for using locks on graphics processing units,2020
PPR Milewicz,Draft: Lock-free Ringbuffer Designs,
A Sethia,Dynamic Hardware Resource Management for Efficient Throughput Processing.,2015
"VW Freeh, GR Andrews",Dynamically controlling false sharing in distributed shared memory,1996
"ORI LAHAV, V VAFEIADIS",E ective Stateless Model Checking for C/C++ Concurrency,
"JJK Park, Y Park, S Mahlke",ELF: maximizing memory-level parallelism for GPUs with coordinated warp and fetch scheduling,2015
"M Weber, A Bieniusa, A Poetzsch-Heffter",EPTL-A temporal logic for weakly consistent systems,2017
D Petrović,Efficient Communication and Synchronization on Manycore Processors,2015
"A Gidenstam, H Sundell, P Tsigas",Efficient Lock-Free Queues that Mind the Cache,2010
"H Paz, E Petrank",Efficient Memory Management for Servers,2006
"J Walpole, PE McKenney",Efficient Support of Consistent Cyclic Search with Read-Copy-Update and Parallel Updates,2011
S Manoochehri,Efficient Transactional-Memory-based Implementation of Morph Algorithms on GPU,2017
H Sundell,Efficient and practical non-blocking data structures,2004
"CH Ho, SJ Kim, K Sankaralingam",Efficient execution of memory access phases using dataflow specialization,2015
"PE McKenney, J Walpole",Efficient support of consistent cyclic search with read-copy update and parallel updates,2011
PE McKenney,Efficient support of consistent cyclic search with read-copy-update,2008
PE McKenney,Efficient support of consistent cyclic search with read-copy-update,2010
JJK Park,Enabling Efficient Resource Utilization on Multitasking Throughput Processors.,2016
AP Holey,Enhancing GPU programmability and correctness through transactional execution,2015
L Albertsson,Entropy injection,2007
C Miranda,"Erbium: Reconciling languages, runtimes, compilation and optimizations for streaming applications",2013
"M Klemm, JC Beyler, RT Lampert, M Philippsen, ...",Esodyp+: prefetching in the Jackal software DSM,2007
"I Gartley, M Pirvu, V Sundaresan, ...",Experiences in designing a robust and scalable interpreter profiling framework,2013
"O Lahav, V Vafeiadis",Explaining relaxed memory models with program transformations,2016
"E Gidron, I Keidar",Exploiting Locality and NUMA in Scalable Concurrent Libraries,2012
"X Zhou, K Lu, X Wang, X Li",Exploiting parallelism in deterministic shared memory multiprocessing,2012
Y Dotsenko,"Expressiveness, programmability and portable high performance of global address space languages",2007
"A Podkopaev, O Lahav, O Melkonian, V Vafeiadis",Extending Intermediate Memory Model with SC accesses,2019
"T Kooburat, MJ Hwang",Extending Task-based Programming Model beyond Shared Memory Systems,
"J Giacomoni, T Moseley, M Vachharajani",FastForward for efficient pipeline parallelism: a cache-optimized concurrent lock-free queue,2008
"J Alglave, L Maranget, S Sarkar, P Sewell",Fences in weak memory models,2010
"J Alglave, L Maranget, S Sarkar, P Sewell",Fences in weak memory models (extended version),2012
"S Ghemawat, KH Randall, DJ Scales",Field analysis: Getting useful and low-cost interprocedural information,2000
"F Zheng, H Zou, G Eisenhauer, ...",FlexIO: I/O middleware for location-flexible scientific data analytics,2013
"A Darbari, I Singleton, M Butler, J Colley","Formal Modelling, Testing and Verification of HSA Memory Models using Event-B",2016
SW Cheng Hum Yuen,Formal Models and Implementations of Distributed Shared Memory,2009
"A Donaldson, G Gopalakrishnan, N Chong, ...",Formal analysis techniques for reliable GPU programming: Current solutions and call to action,2016
V Vafeiadis,Formal reasoning about the C11 weak memory model,2015
P Chatterjee,Formal specification and verification of memory consistency models of shared memory multiprocessors,2002
"D Aspinall, J Ševčík",Formalising Java's data race free guarantee,2007
J Mellor-Crummey,From HPF to Coarray Fortran 2.0,
"RK Arimilli, RS Blackmore, C Kim, B Sinharoy, ...",Fully asynchronous memory mover,2012
"S Clebsch, S Drossopoulou",Fully concurrent garbage collection of actors on many-core machines,2013
SK Chandrasekaran,Functional programming abstractions for weakly consistent systems,2014
S Krishnamoorthy Chandrasekaran,Functional programming abstractions for weakly consistent systems,2014
SA Edwards,Functioning hardware from functional programs,2013
J Bär,GPU Remote Memory Access Programming,2015
"T Blaß, M Philippsen",GPU-accelerated fixpoint algorithms for faster compiler analyses,2019
"M Silberstein, B Ford, I Keidar, E Witchel",GPUfs: Integrating a file system with GPUs,2014
"M Silberstein, B Ford, I Keidar, E Witchel",GPUfs: integrating a file system with GPUs,2013
"Y Chen, T Chen, W Hu","Global clock, physical time order and pending period analysis in multiprocessor systems",2009
"M Ahmad, O Khan",Gpu concurrency choices in graph analytics,2016
"S Chakraborty, V Vafeiadis",Grounding thin-air reads with event structures,2019
"K Barkaoui, L Bernardinello, A Mokhov",Guest Editorial for Special Issue Application of Concurrency to System Design,2015
"RK Arimilli, RS Blackmore, C Kim, B Sinharoy, ...",Handling of address conflicts during asynchronous memory move operations,2011
H Zeffer,Hardware–Software Tradeoffs in Shared-Memory Implementations,2005
M Kirman,High Performance Sequential Execution In Fine-Grain Multicore Processors Via Core Aggregation,2010
"F Tordini, M Aldinucci, T Massimo",High-level lock-less programming for multicore,2012
A Polze,How to partition a workstation,1996
"P Graham, K Barker, R Peters",Implementing Persistent Object Systems in Distributed Shared Virtual Memory,
"HJ Boehm, AJ Demers, C Uhler",Implementing multiple locks using Lamport's mutual exclusion algorithm,1993
"L Higham, J Kawash",Implementing sequentially consistent programs on processor consistent platforms,2008
W Zhang,Improving concurrent software reliability via an effect-oriented approach,2013
H Eric,Improving load balancing during the marking phase of garbage collection,2012
M Philippsen,"In: HiGH PErForMAnCE CoMPUtinG SYstEMs AnD APPLiCAtions, CHAP-tEr 11, PAGEs 85-99, JonAtHAn SCHAEFFEr, EDitor, KLUwEr ACADEMiC …",
"A Basumallik, R Eigenmann",Incorporation of OpenMP memory consistency into conventional dataflow analysis,2008
PE McKenney,Instructions for ordering execution in pipelined processes,2008
PE McKenney,Instructions for ordering execution in pipelined processes,2010
"CA Furia, K Winter",Integrated Formal Methods LNCS 11023,
"CA Furia, K Winter","Integrated Formal Methods: 14th International Conference, IFM 2018, Maynooth, Ireland, September 5-7, 2018, Proceedings",2018
"AJ Nebro, E Pimentel, JM Troya",Integrating an entry consistency memory model and concurrent object-oriented programming,1997
T Sorensen,Inter-workgroup barrier synchronisation on graphics processing units,2018
JL Träff,Introduction to Parallel Computing,
X Tang,Irregularity-aware Computation and Data Management in Manycore Systems,2019
"A Sethia, S Mahlke",Issue control for multithreaded processing,2018
"R Bhattacharya, ...",Issues in multiprocessor memory consistency protocol design and verification,2002
"A Georges, M Christiaens, M Ronsse, ...",JaRec: a portable record/replay environment for multi‐threaded Java applications,2004
"L Higham, J Kawash",Java: Memory consistency and process coordination,1998
"M Papatriantafilou, P Tsigas",LOCK-FREE CONCURRENT DATA STRUCTURES,2017
"RK Arimilli, RS Blackmore, C Kim, B Sinharoy, ...",Launching multiple concurrent memory moves via a fully asynchronoous memory mover,2011
"BH Yu, P Werstein, M Purvis, S Cranefield",Lazy home-based protocol: Combining homeless and home-based distributed shared memory protocols,2005
R Natarajan,Leveraging Hardware Support For Transactional Execution To Address Correctness And Performance Challenges In Software,2015
"D Petrović, T Ropars, A Schiper",Leveraging hardware message passing for efficient thread synchronization,2014
"D Petrović, T Ropars, A Schiper",Leveraging hardware message passing for efficient thread synchronization,2016
"R Natarajan, A Zhai",Leveraging transactional execution for memory consistency model emulation,2015
"F Pétrot, P Gomez",Lightweight implementation of the posix threads api for an on-chip mips multiprocessor with vci interconnect,2003
"A Holey, A Zhai",Lightweight software transactions on GPUs,2014
J Kawash,Limitations and capabilities of weak memory consistency systems,2000
"G Long, N Yuan, D Fan","Location Consistency model revisited: Problem, solution and prospects",2008
P Grote,Lock-based Data Structures on GPUs with Independent Thread Scheduling,2020
"D Cederman, A Gidenstam, P Ha, H Sundell, ...",Lock-free concurrent data structures,2013
"D Cederman, A Gidenstam, P Ha, ...",Lock-free concurrent data structures,2017
S Atzeni,Low Overhead Data Race Detection Techniques for Large OpenMP Applications,2017
"JJ Gebis, DA Patterson",Low-complexity vector microprocessor extensions,2008
"W Jia, KA Shaw, M Martonosi",MRPB: Memory request prioritization for massively parallel processors,2014
SK Dublish,Managing the memory hierarchy in GPUs,2018
"A Sethia, DA Jamshidi, S Mahlke",Mascar: Speeding up GPU warps by reducing memory pitstops,2015
"GL Guthrie, RK Arimilli, JS Dodson, ...",Mechanism for folding storage barrier operations in a multiprocessor system,2004
"RK Arimilli, RS Blackmore, C Kim, B Sinharoy, ...",Mechanisms for communicating with an asynchronous memory mover to perform AMM operations,2012
CH Ho,Mechanisms towards energy-efficient dynamic hardware specialization,2014
"L Higham, J Kawash",Memory Consistency Models of Bus-Based Multiprocessors,1996
"A Moga, A Gefflaut, M Dubois",Memory Organizations in Hybrid DSM: A Performance Comparison,1997
"SM Mueller, WJ Paul",Memory System Design,2000
"A Jantsch, X Chen, A Naeem, Y Zhang, ...",Memory architecture and management in an NoC platform,2012
"L Higham, J Kawash",Memory consistency and process coordination for SPARC multiprocessors,2000
"J Kawash, L Higham",Memory consistency and process coordination for SPARC v8 multiprocessors,1999
"J Kawash, L Higham",Memory consistency and process coordination for SPARC v8 multiprocessors (brief announcement),2000
A Sterling,Memory consistency conditions for self-assembly programming,2009
D Mosberger,Memory consistency models,1993
"J Kawash, L Higham",Memory consistency models of bus-based multiprocessors,1996
M Springer,Memory-Efficient Object-Oriented Programming on GPUs,2019
"F Furbach, R Meyer, K Schneider, ...",Memory-model-aware testing: A unified complexity analysis,2015
"BR Konigsburg, AE Okpisz, TA Petersen, ...",Method and system for speculatively processing a load instruction before completion of a preceding synchronization instruction,2002
"RK Arimilli, RS Blackmore, C Kim, B Sinharoy, ...",Method for enabling direct prefetching of data during asychronous memory move operation,2011
"JL Hennessy, MA Horowitz",Microsupercomputers: Design and Implementation,1990
F Zheng,Middleware for online scientific data analytics at extreme scale,2014
"DAM Choy, HVLAK Singh",Mixed Consistency: A Model for Parallel Programming,1994
"DAMCH Va, LAK Singhl",Mixed Consistency: A Model for Parallel Programming,1994
"D Agrawal, M Choy, H Va Leong, ...",Mixed consistency: a model for parallel programming,1994
"S Flur, S Sarkar, C Pulte, K Nienhuis, L Maranget, ...","Mixed-size concurrency: ARM, Power, C/C++ 11, and SC",2017
"M Kokologiannakis, A Raad, V Vafeiadis",Model checking for weakly consistent libraries,2019
"AM Dan, P Lam, T Hoefler, M Vechev",Modeling and analysis of remote memory access programming,2016
"A Atalar, A Gidenstam, ...",Modeling energy consumption of lock-free queue implementations,2015
M Senftleben,Modelling Memory Consistency Models for Formal Verification,2019
"C Kessler, J Keller",Models for parallel computing: Review and perspectives,2007
"GL Guthrie, RK Arimilli, JS Dodson, ...",Multi-level multiprocessor speculation mechanism,2004
"W Kim, M Voss",Multicore desktop programming with intel threading building blocks,2010
MJ Carlton,"Multiple-bus, scalable, shared-memory multiprocessors",1995
"GL Guthrie, RK Arimilli, JS Dodson, ...",Multiprocessor speculation mechanism for efficiently managing multiple barrier operations,2003
"GL Guthrie, RK Arimilli, JS Dodson, ...",Multiprocessor speculation mechanism via a barrier speculation flag,2004
"GL Guthrie, RK Arimilli, JS Dodson, ...",Multiprocessor speculation mechanism with imprecise recycling of storage operations,2003
MD Hill,Multiprocessors should support simple memory consistency models,1998
M Hill,Multiprocessors should support simple memory consistency models,1997
"SL Scott, GJ Faanes, B Stephenson, ...",Multistream processing memory-and barrier-synchronization method and apparatus,2008
"S Kavadias, M Katevenis, ...",Network Interface Design for Explicit Communication in Chip Multiprocessors,2010
"A Polze, M Malek",Network computing with SONiC,1998
R Pereira,New design and implementation of the manager-client pairing framework in Manifold,2013
"SV Tambat, S Vajapeyam",Non-strict cache coherence: Exploiting data-race tolerance in emerging applications,2000
"GJ Hinton, SE Raasch, S Hily, JG Holm, ...",Obtaining data for redundant multithreading (RMT) execution,2015
I Walulya,On Design and Applications of Practical Concurrent Data Structures,2018
"A RAAD, M DOKO, L ROŽIĆ, ORI LAHAV, ...",On Library Correctness under Weak Memory Consistency,2019
"A Raad, M Doko, L Rožić, O Lahav, ...",On library correctness under weak memory consistency: Specifying and verifying concurrent libraries under declarative consistency models,2019
"M Kandemir, A Choudhary, ...",On reducing false sharing while improving locality on shared memory multiprocessors,1999
"R Vitenberg, R Friedman",On the locality of consistency conditions,2003
"BB Brandenburg, JM Calandrino, ...",On the scalability of real-time scheduling algorithms on multicore platforms: A case study,2008
"C Baumann, O Schwarz, M Dam",On the verification of system-level information flow properties for virtualized execution platforms,2019
"EK Kolodner, E Petrank",On-the-fly garbage collector,2001
"EK Kolodner, E Petrank",On-the-fly garbage collector,2002
"PE Hadjidoukas, ED Polychronopoulos, ...",OpenMP runtime support for clusters of multiprocessors,2003
G Georgopoulos,Operational Semantics of Memory System Implementations,2018
"M Senftleben, K Schneider",Operational characterization of weak memory consistency models,2018
T Ridge,Operational reasoning for concurrent Caml programs and weak memory models,2007
"A Bhagyanath, K Schneider",Optimal compilation for exposed datapath architectures with buffered processing units by SAT solvers,2016
"JB Manzano, Y Zhang, GR Gao","P3I: the Delaware programmability, productivity and proficiency inquiry",2005
"S Benkner, S Pllana, JL Traff, P Tsigas, U Dolinsky, ...",PEPPHER: Efficient and productive usage of hybrid computing systems,2011
MC Model,Paper not supplied,
"C Ding, X Shen, R Huang","Parallel programming using possible parallel regions and its language profiling compiler, run-time system and debugging support",2013
M Rinard,Parallel synchronization-free approximate data structure construction,2013
M Rinard,Parallel synchronization-free approximate data structure construction (full version),
"GR Gao, T Sterling, R Stevens, ...",Parallex: A study of a new parallel computation model,2007
"S Cheng, L Higham, J Kawash",Partition Consistency: A Case Study in Modeling Systems with Weak Memory Consistency and Proving Correctness of their Implementations,2013
"S Cheng, L Higham, J Kawash",Partition consistency,2014
H Pourmeidani,Performance Evaluation of Blocking and Non-Blocking Concurrent Queues on GPUs,2019
"A Bestavros, S Braoudakis, E Panagos",Performance Evaluation of Two-Shadow Speculative Concurrency Control,1993
XZZXL Sun,Performance Predictions on Implicit Communication Systems,
"X Zhang, Z Xu, L Sun",Performance predictions on implicit communication systems,1994
"O Itzhak, I Keidar, A Kolodny, UC Weiser",Performance scalability and dynamic behavior of Parsec benchmarks on many-core processors,2014
"RK Arimilli, RS Blackmore, C Kim, B Sinharoy, ...",Performing an asynchronous memory move (AMM) via execution of AMM store instruction within the instruction set architecture,2011
"A RAAD, ORI LAHAV, V VAFEIADIS",Persistent Owicki-Gries Reasoning,2019
"L Higham, J Kawash",Pitfalls in Memory Consistency Modelling,2016
JM DTU,Platform and MPSoC Analysis,
AD Sălcianu,Pointer analysis and its applications for Java programs,2001
"R Rugina, MC Rinard",Pointer analysis for structured parallel programs,2003
AD Robison,Policy-Based Design for Safe Destruction in Concurrent Containers,2013
"AW Appel, L Beringer, A Chlipala, ...",Position paper: the science of deep specification,2017
"BW Mammo, V Bertacco, A DeOrio, ...",Post-silicon validation of multiprocessor memory consistency,2015
"PE McKenney, TE Hart, J Walpole",Practical Concerns for Scalable Synchronization,2005
B Blum,Practical Concurrency Testing,2018
S Biswas,"Practical Support for Strong, Serializability-Based Memory Consistency",2016
V Luchangco,Precedence-based memory models,1997
PN Computing,Predictable Network Computing,
"H Karl, A Polze, M Werner",Predictable Network Computing,
"A Polze, M Werner, G Fohler",Predictable network computing,1997
"V Lodin, M Olovsson",Prestanda-och beteendeanalys av parallella köer med iterator.,2014
"T Masuzawa, M Mosbah",Principles of Distributed Systems,2010
"C Lu, T Masuzawa, M Mosbah","Principles of Distributed Systems: 14th International Conference, OPODIS 2010, Tozeur, Tunisia, December 14-17, 2010. Proceedings",2010
MA El-Zawawy,Probabilistic pointer analysis for multithreaded programs,2011
"J Esparza, E Tronci","Proceedings Sixth International Symposium on Games, Automata, Logics and Formal Verification",2015
J Kawash,Process coordination issues in systems with weak memory consistency,
"U Verner, A Schuster, M Silberstein",Processing data streams with hard real-time constraints on heterogeneous systems,2011
"I Ostrovsky, SH Toub",Producer-consumer data transfer using piecewise circular queue,2014
AM Dan,Program Analysis for Weak Memory Models,2018
"H Tang, K Shen, T Yang",Program transformation and runtime support for threaded MPI execution on shared-memory machines,2000
V Vafeiadis,Program verification under weak memory consistency using separation logic,2017
"PJ Joseph, S Vajapeyam",Program-level control of network delay for parallel asynchronous iterative applications,1996
"L Higham, J Kawash, A Pareek",Programmer-Centric Memory Consistency Modeling,2013
J Kawash,Programming Critical Sections on SPARC,
"NN Dang, P Tsigas",Progress guarantees when composing lock-free objects,2011
"S Joshi, D Kroening",Property-driven fence insertion using reorder bounded model checking,2015
"TJ Bohizic, MH Decker, VS Gyuris",Providing memory consistency in an emulated processing environment,2011
M Desnoyers,Proving the correctness of nonblocking data structures,2013
"JA Brown, R Kumar, D Tullsen",Proximity-aware directory-based coherence for multi-core processor architectures,2007
"PE McKenney, S Boyd-Wickizer, J Walpole",RCU usage in the Linux kernel: one decade later,2013
"M Xu, MD Hill, R Bodik",Race recording for multithreaded deterministic replay using multiprocessor hardware,2006
"PE McKenney, JD Slingwine",Read-copy update: Using execution history to solve concurrency problems,1998
"C Von Praun, JD Choi",Reader-initiated shared memory synchronization,2008
"A Naeem, X Chen, Z Lu, ...",Realization and performance comparison of sequential and weak memory consistency models in network-on-chip based multi-core systems,2011
"A Naeem, A Jantsch, X Chen, ...",Realization and scalability of release and protected release consistency models in NoC based systems,2011
"E Moiseenko, A Podkopaev, O Lahav, ...",Reconciling Event Structures with Modern Multiprocessors,2019
"P Bohannon, D Lieuwen, A Silberschatz, ...",Recoverable user-level mutual exclusion,1995
"M Kandemir, A Choudhary, ...",Reducing false sharing and improving spatial locality in a unified compilation framework,2003
"SL Scott, GJ Faanes, B Stephenson, ...",Relaxed memory consistency model,2012
"P Gammie, AL Hosking, K Engelhardt",Relaxing safely: verified on-the-fly garbage collection for x86-TSO,2015
"T Abe, T Ugawa, T Maeda",Reordering control approaches to state explosion in model checking with memory consistency models,2017
"G Gopalakrishnan, PD Hovland, C Iancu, ...","Report of the HPC Correctness Summit, Jan 25--26, 2017, Washington, DC",2017
"G Gopalakrishnan, PD Hovland, C Iancu, ...","Report of the HPC Correctness Summit, January 25-26, 2017, Washington, DC",2017
L Higham,Report on DISC'00,2001
"RK Arimilli, RS Blackmore, RN Kalla, C Kim, ...",Reporting of partially performed memory move,2013
H Karl,Responsive Execution of Parallel Programs in Distributed Computing Environments,1999
"N Koval, V Aksenov",Restricted memory-friendly lock-free bounded queues,2020
"S Biswas, R Zhang, MD Bond, ...",Rethinking Support for Region Conflict Exceptions,2019
"D Buono, G Mencagli",Run-time mechanisms for fine-grained parallelism on network processors: The tilepro64 experience,2014
P Carpenter,Running stream-like programs on heterogeneous multi-core systems,2011
"E Gidron, I Keidar, D Perelman, Y Perez",SALSA: scalable and low synchronization NUMA-aware algorithm for producer-consumer pools,2012
M VAN STEEN,SERGUEI MANKOVSKII,2009
CR Jesshope,SVP and µTC-A dynamic model of concurrency and its implementation as a compiler target,2007
C Boyapati,Safejava: a unified type system for safe programming,2003
"B Gomes, W Löwe, JW Quittek, ...","Sather 2: A Language Design for Safe, High-Performance Computing",1997
"A Naeem, A Jantsch, Z Lu",Scalability analysis of memory consistency models in NoC-based distributed shared memory SoCs,2013
"A Naeem, A Jantsch, Z Lu",Scalability analysis of release and sequential consistency models in NoC based multicore systems,2012
"A Naeem, X Chen, Z Lu, A Jantsch",Scalability of relaxed consistency models in NoC based multicore architectures,2010
"A Naeem, X Chen, Z Lu, ...",Scalability of weak consistency in NoC based multicore architectures,2010
SK Lam,Scaling CUDA for Distributed Heterogeneous Processors,2012
"HR Chuang, R Lyerly, S Lankes, ...",Scaling Shared Memory Multiprocessing Applications in Non-cache-coherent Domains,2020
"O Shacham, M Sagiv, A Schuster",Scaling model checking of dataraces using dynamic information,2007
"K Paraskevas, A Attwood, M Luján, ...",Scaling the capacity of memory systems; evolution and key approaches,2019
"K Nagar, P Mukherjee, S Jagannathan","Semantics, Specification, and Bounded Verification of Concurrent Libraries in Replicated Systems",2020
"AW Appel, S Blazy",Separation Logic for Small-Step cminor,2007
AWAS Blazy,Separation Logic for Small-step Cminor (extended version),
AWAS Blazy,Separation logic for small-step Cminor,2007
"AW Appel, S Blazy",Separation logic for small-step Cminor (extended version),2007
A Naeem,Shared Memory Consistency Models Evaluation in NoC based Multicore Systems,2012
"C Pulte, S Flur, W Deacon, J French, S Sarkar, ...",Simplifying ARM concurrency: multicopy-atomic axiomatic and operational models for ARMv8,2017
"A Ernstsson, J Ahlqvist, S Zouzoula, ...",SkePU 3: Portable High-Level Programming of Heterogeneous Systems and HPC Clusters,2020
"C Ding, X Shen, K Kelsey, C Tice, R Huang, ...",Software behavior oriented parallelization,2007
PE McKenney,Software implementation of synchronous memory barriers,2006
VW Freeh,Software support for distributed and parallel computing,1996
"J Burnim, K Sen, C Stergiou",Sound and complete monitoring of sequential consistency for relaxed memory models,2011
"J Alglave, D Kroening, J Lugton, V Nimal, ...",Soundness of data flow analyses for weak memory models,2011
"RK Arimilli, RS Blackmore, C Kim, B Sinharoy, ...",Specialized memory move barrier operations,2011
"M Senftleben, K Schneider",Specifying Weak Memory Consistency with Temporal Logic.,2016
"L Higham, L Jackson, J Kawash",Specifying memory consistency of write buffer multiprocessors,2007
"A Roychoudhury, T Mitra",Specifying multithreaded Java semantics for program verification,2002
"RK Arimilli, JS Dodson, GL Guthrie, ...",Speculative execution of instructions and processes before completion of preceding barrier operations,2005
"B McCloskey, DF Bacon, ...",Staccato: A parallel and concurrent real-time compacting garbage collector for multiprocessors,2008
"M Pöter, JL Träff","Stamp-it: A more Thread-efficient, Concurrent Memory Reclamation Scheme in the C++ Memory Model",2018
A Miné,Static Analysis of Concurrent Programs,2013
VPJ Nimal,Static analyses over weak memory,2014
J Alglave,Static analyses over weak memory,2014
A Miné,Static analysis of run-time errors in embedded critical parallel C programs,2011
A Miné,Static analysis of run-time errors in embedded real-time parallel C programs,2012
"P Lutsyk, J Oberhauser, WJ Paul",Store Buffers,2020
"J Gummaraju, J Coburn, Y Turner, ...",Streamware: programming general-purpose multicore processors using streams,2008
CK Yuen,Strong and weak memory consistencies,2001
S Lametti,Structured Parallel Programming and Cache Coherence in Multicore Architectures,2015
"B Jacobs, F Piessens",Subsystems: provably safe exception handling (status report),2008
"C Blundell, EC Lewis, ...",Subtleties of transactional memory atomicity semantics,2006
"MS Moir, D Dice, PN Loewenstein",Supporting targeted stores in a shared-memory multiprocessor system,2015
"GL Guthrie, RK Arimilli, JS Dodson, ...",System and method for asynchronously overlapping storage barrier operations with old and new storage operations,2003
"GL Guthrie, RK Arimilli, JS Dodson, ...",System and method for enabling weak consistent storage advantage to a firmly consistent storage architecture,2005
"GL Guthrie, RK Arimilli, JS Dodson, ...",System and method for providing multiprocessor speculation within a speculative branch path,2004
D Dice,Systems and Methods for Performing Concurrency Restriction and Throttling over Contended Locks,2020
"N Sinha, C Wang",Systems and methods for concurrency analysis,2013
D Dice,Systems and methods for performing concurrency restriction and throttling over contended locks,2019
"C Wang, Y Wu, J Chung",TSO-Atomicity: Efficient TSO Enforcement for Aggressive Program Optimization,
"M Doko, V Vafeiadis",Tackling real-life relaxed concurrency with FSL++,2017
W Xiong,Taming implicit synchronizations in concurrent programs,2013
"W Zheng, B Wang, Y Wu",Task partition comparison between multi-core system and GPU,2010
"B Graysony, C Chase",Techniques for Low-Overhead and No-Overhead Communication Using Commodity Superscalar Processors,1997
"B Grayson, C Chase",Techniques for Low-Overhead and No-Overhead Communication Using Commodity Superscalar Processors Technical Report TR-PDS-1998-015,1998
BCC Kasikci,"Techniques for detection, root cause diagnosis, and classification of in-production concurrency bugs",2015
"RK Arimilli, RS Blackmore, RN Kalla, C Kim, ...",Termination of in-flight asynchronous memory move,2011
"D Lee, V Bertacco",Test Generation and Lightweight Checking for Multi-core Memory Consistency,2019
TR Sorensen,Testing and Exposing Weak Graphics Processing Unit Memory Models,2014
"B Grayson, C Chase","The Challenges of Low-Overhead Message-Passing Communication Using Commodity Superscalar Processors,""",1997
S Zuckerman,"The Cilk Multithreading System: Programming Model, Execution Model, and Runtime System",
"B Grayson, L John, C Chase",The Effects of Memory-Access Ordering on Multiple-Issue Uniprocessor,
BGLJC Chase,The Effects of Memory-Access Ordering on Multiple-Issue Uniprocessor Performance,
"B Grayson, L John, C Chase",The Effects of Memory-Access Ordering on Multiple-Issue Uniprocessor Performance Technical Report TR-PDS-1998-008,
"M Huisman, G Petri",The Java memory model: a formal explanation,2007
"A Dahlin, J Ersfolk, G Yang, H Habli, ...",The canals language and its compiler,2009
"R Spliet, R Mullins",The case for limited-preemptive scheduling in GPUs for real-time systems,2018
"B Grayson, L John, C Chase",The effects of memory-access ordering on multiple-issue uniprocessor performance,1999
S Warnakulasuriya,The use of multithreaded processors in DASH,
"M Adda, S Niar",Thread Synchronisation and Scheduling in a pipelined Multithread Processor,2000
A ATALAR,Throughput and energy efficiency of lock-free data structures: Execution Models and Analyses,2018
"L Higham, J Kawash",Tight bounds for critical sections in processor consistent platforms,2006
"P Qu, J Yan, GR Gao",Toward a Parallel Turing Machine Model,2016
H Zeffer,Towards Low-Complexity Scalable Shared-Memory Architectures,2006
NMR Carvalho,Towards a Generic and Dependable Software Transactional Memory,2010
"MA Hicks, MW van Tol, ...",Towards scalable I/O on a many-core architecture,2010
"M Schindewolf, A Cohen, W Karl, A Marongiu, L Benini",Towards transactional memory support for gcc,2009
GJ Nutt,Trace Extrapolation for Parallel Programs,
"EK Kolodner, E Lewis, E Petrank",Trace termination for on-the-fly garbage collection for weakly-consistent computer architecture,2005
"ML Goodstein, PB Gibbons, MA Kozuch, ...",Tracking and reducing uncertainty in dataflow analysis-based dynamic parallel monitoring,2015
LW Baugh,Transactional programmability and performance,2008
"D Lustig, G Sethi, A Bhattacharjee, M Martonosi",Transistency models: Memory ordering at the hardware-OS interface,2017
"G Diamos, A Kerr, M Kesavan",Translating GPU binaries to tiered SIMD architectures with Ocelot,2009
"D Cederman, B Chatterjee, P Tsigas",Understanding the performance of concurrent data structures on graphics processors,2012
PE McKenney,Using Counter-Flip Acknowledge And Memory-Barrier Shoot-Down To Simplify Implementation of Read-Copy Update In Realtime Systems,2008
"G Assa, H Meir, G Golan-Gueta, I Keidar, ...",Using Nesting to Push the Limits of Transactional Data Structure Libraries,2020
"A Arcangeli, M Cao, PE McKenney, ...",Using Read-Copy-Update Techniques for System V IPC in the Linux 2.5 Kernel.,2003
"PE McKenney, JD Slingwine",Using Thread History to Implement Low-Overhead Solutions to Concurrency Problems,
"L Baugh, N Neelakantam, ...","Using hardware memory protection to build a high-performance, strongly-atomic hybrid transactional memory",2008
"M Senftleben, K Schneider",Using temporal logics for specifying weak memory consistency models,2018
AN Pears,Using the DiST Simulator to teach parallel computing concepts,1995
"F Pong, M Dubois",Verification techniques for cache coherence protocols,1997
O Lahav,Verification under causally consistent shared memory,2019
H Wehrheim,Verifying Correctness of Persistent Concurrent Data Structures,2019
"W Damm, A Pnueli",Verifying Out-of-Order,2016
"S Krishna, M Emmi, C Enea, ...",Verifying Visibility-Based Weak Consistency,2020
"A Gotsman, N Rinetzky, H Yang",Verifying concurrent memory reclamation algorithms with grace,2013
"J Derrick, S Doherty, B Dongol, G Schellhorn, ...",Verifying correctness of persistent concurrent data structures,2019
"B Wachter, D Kroening, ...",Verifying multi-threaded software with Impact,2013
"W Damm, A Pnueli",Verifying out-of-order executions,1997
"R Sison, T Murray",Verifying that a compiler preserves concurrent value-dependent information-flow security,2019
CAR Hoare,Viewpoint retrospective: An axiomatic basis for computer programming,2009
"L Higham, J Kawash, N Verwaal",WEAK MEMORY CONSISTENCY MODELS PART ONE: DEFINITIONS AND COMPARISONS,1998
"J Kloosterman, J Beaumont, M Wollman, ...",WarpPool: Sharing requests with inter-warp coalescing for throughput processors,2015
"L Higham, J Kawash, N Verwaal",Weak Memory Consistency Models,
"L Higham, J Kawash, N Verwaal",Weak memory consistency models part II: Process coordination problems,1998
"L Higham, J Kawash, N Verwaal",Weak memory consistency models. Part I: Definitions and comparisons,1998
"G Smith, L Groves",Weakening Correctness and Linearizability for Concurrent Objects on Multicore Processors,2019
SF Siegel,What's Wrong With On-the-fly Partial Order,1992
SF Siegel,What's wrong with on-the-fly partial order reduction,2019
"L BAJCZI, A VÖRÖS, V MOLNÁR",Will My Program Break on This Faulty Processor?,2019
"L Bajczi, A Vörös, V Molnár",Will My Program Break on This Faulty Processor? Formal Analysis of Hardware Fault Activations in Concurrent Embedded Software,2019
"C Connelly, CS Ellis",Workload characterization and locality management for coarse grain multiprocessors,1994
ZKF Eckert,"ii Eckert, Zulah Karen Fields (Ph. D., Computer Science) Trace Extrapolation for Parallel Programs on Shared Memory Multiprocessors Thesis directed by …",1995
"P Sewell, S Sarkar, S Owens, FZ Nardelli, ...",x86-TSO: a rigorous and usable programmer's model for x86 multiprocessors,2010
P Godard,Échanges non bloquants de données ordonnées entre producteurs multiples et consommateur unique,2019
Μ Κοκολογιαννάκης,Συστηματικός έλεγχος ορθότητας του read-copy-update υπό ακολουθιακά συνεπή και ασθενή μοντέλα μνήμης,2017
"K Lu, X Zhou, XP Wang, T Bergan, C Chen",一个面向多线程程序的高效并且灵活的确定性软件框架,2015
"中村秀一, 数藤義明, 福井俊之, 濱口一正, ...",分散共有メモリ型計算機クラスタにおける遅延キャッシュ・コヒーレンシ・プロトコルの性能評価,1996