--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml dk_16led_6ct.twx dk_16led_6ct.ncd -o dk_16led_6ct.twr
dk_16led_6ct.pcf -ucf KIT_XC3S500E_PQ208 .ucf

Design file:              dk_16led_6ct.ncd
Physical constraint file: dk_16led_6ct.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ckht
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn0        |    4.071(F)|    0.557(F)|ckht_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock ckht to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |   12.629(F)|ckht_BUFGP        |   0.000|
led<1>      |   12.422(F)|ckht_BUFGP        |   0.000|
led<2>      |   12.345(F)|ckht_BUFGP        |   0.000|
led<3>      |   12.558(F)|ckht_BUFGP        |   0.000|
led<4>      |   12.894(F)|ckht_BUFGP        |   0.000|
led<5>      |   13.438(F)|ckht_BUFGP        |   0.000|
led<6>      |   12.848(F)|ckht_BUFGP        |   0.000|
led<7>      |   12.375(F)|ckht_BUFGP        |   0.000|
led<8>      |   12.268(F)|ckht_BUFGP        |   0.000|
led<9>      |   12.430(F)|ckht_BUFGP        |   0.000|
led<10>     |   12.015(F)|ckht_BUFGP        |   0.000|
led<11>     |   12.180(F)|ckht_BUFGP        |   0.000|
led<12>     |   13.063(F)|ckht_BUFGP        |   0.000|
led<13>     |   13.022(F)|ckht_BUFGP        |   0.000|
led<14>     |   13.291(F)|ckht_BUFGP        |   0.000|
led<15>     |   13.230(F)|ckht_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock ckht
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckht           |         |         |         |    5.432|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn0           |led<0>         |   10.657|
btn0           |led<1>         |   10.012|
btn0           |led<2>         |   10.477|
btn0           |led<3>         |   10.690|
btn0           |led<4>         |   11.026|
btn0           |led<5>         |   11.075|
btn0           |led<6>         |   10.604|
btn0           |led<7>         |   10.988|
btn0           |led<8>         |   10.886|
btn0           |led<9>         |   11.048|
btn0           |led<10>        |   10.633|
btn0           |led<11>        |   10.700|
btn0           |led<12>        |   11.330|
btn0           |led<13>        |   11.640|
btn0           |led<14>        |   11.902|
btn0           |led<15>        |   11.641|
---------------+---------------+---------+


Analysis completed Mon Mar 20 01:43:16 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 349 MB



