// Seed: 3479856910
module module_0;
  logic id_1;
  ;
  logic [7:0]
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18;
  assign id_18[1 : 1] = id_5;
  assign id_7 = id_9;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output wor id_2,
    output supply1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri id_6,
    output uwire id_7,
    input tri id_8
    , id_17,
    input wire id_9,
    input tri0 id_10
    , id_18,
    output wor id_11,
    input tri1 id_12,
    input tri id_13,
    output tri0 id_14,
    input wand id_15
);
  wire id_19;
  module_0 modCall_1 ();
endmodule
