
// Copyright 2015 The Rust Project Developers. See the COPYRIGHT
// file at the top-level directory of this distribution and at
// http://rust-lang.org/COPYRIGHT.
//
// Licensed under the Apache License, Version 2.0 <LICENSE-APACHE or
// http://www.apache.org/licenses/LICENSE-2.0> or the MIT license
// <LICENSE-MIT or http://opensource.org/licenses/MIT>, at your
// option. This file may not be copied, modified, or distributed
// except according to those terms.

// DO NOT EDIT: autogenerated by etc/platform-intrinsics/generator.py
// ignore-tidy-linelength

#![allow(unused_imports)]

use {{Intrinsic, Type}};
use IntrinsicDef::Named;

// The default inlining settings trigger a pathological behaviour in
// LLVM, which causes makes compilation very slow. See #28273.
#[inline(never)]
pub fn find(name: &str) -> Option<Intrinsic> {{

    if !name.starts_with(""aarch64_v"") { return None }
    Some(match &name[""aarch64_v"".len()..] {
        """"hadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}hadd.{0.llvm_name}"")
        }
        """"hadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}hadd.{0.llvm_name}"")
        }
        """"hadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}hadd.{0.llvm_name}"")
        }
        """"hadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}hadd.{0.llvm_name}"")
        }
        """"hadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}hadd.{0.llvm_name}"")
        }
        """"hadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}hadd.{0.llvm_name}"")
        }
        """"hadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}hadd.{0.llvm_name}"")
        }
        """"hadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}hadd.{0.llvm_name}"")
        }
        """"hadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}hadd.{0.llvm_name}"")
        }
        """"hadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}hadd.{0.llvm_name}"")
        }
        """"hadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}hadd.{0.llvm_name}"")
        }
        """"hadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}hadd.{0.llvm_name}"")
        }
        """"rhadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}rhadd.{0.llvm_name}"")
        }
        """"rhadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}rhadd.{0.llvm_name}"")
        }
        """"rhadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}rhadd.{0.llvm_name}"")
        }
        """"rhadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}rhadd.{0.llvm_name}"")
        }
        """"rhadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}rhadd.{0.llvm_name}"")
        }
        """"rhadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}rhadd.{0.llvm_name}"")
        }
        """"rhadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}rhadd.{0.llvm_name}"")
        }
        """"rhadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}rhadd.{0.llvm_name}"")
        }
        """"rhadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}rhadd.{0.llvm_name}"")
        }
        """"rhadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}rhadd.{0.llvm_name}"")
        }
        """"rhadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}rhadd.{0.llvm_name}"")
        }
        """"rhadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}rhadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::U64x2]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"qadd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}qadd.{0.llvm_name}"")
        }
        """"uqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::U8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."suqadd.{0.llvm_name}"")
        }
        """"uqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::U16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."suqadd.{0.llvm_name}"")
        }
        """"uqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::U32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."suqadd.{0.llvm_name}"")
        }
        """"uqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::U64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."suqadd.{0.llvm_name}"")
        }
        """"uqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."suqadd.{0.llvm_name}"")
        }
        """"uqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."suqadd.{0.llvm_name}"")
        }
        """"uqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."suqadd.{0.llvm_name}"")
        }
        """"uqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."suqadd.{0.llvm_name}"")
        }
        """"sqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::I8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."usqadd.{0.llvm_name}"")
        }
        """"sqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::I16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."usqadd.{0.llvm_name}"")
        }
        """"sqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::I32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."usqadd.{0.llvm_name}"")
        }
        """"sqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::I64x2]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.aarch64.neon."usqadd.{0.llvm_name}"")
        }
        """"sqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."usqadd.{0.llvm_name}"")
        }
        """"sqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."usqadd.{0.llvm_name}"")
        }
        """"sqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."usqadd.{0.llvm_name}"")
        }
        """"sqadd_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.aarch64.neon."usqadd.{0.llvm_name}"")
        }
        """"raddhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x16,&::I16x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."raddhn.{0.llvm_name}"")
        }
        """"raddhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x16,&::U16x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."raddhn.{0.llvm_name}"")
        }
        """"raddhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x8,&::I32x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."raddhn.{0.llvm_name}"")
        }
        """"raddhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x8,&::U32x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."raddhn.{0.llvm_name}"")
        }
        """"raddhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x4,&::I64x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."raddhn.{0.llvm_name}"")
        }
        """"raddhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x4,&::U64x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."raddhn.{0.llvm_name}"")
        }
        """"raddhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."raddhn.{0.llvm_name}"")
        }
        """"raddhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."raddhn.{0.llvm_name}"")
        }
        """"raddhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."raddhn.{0.llvm_name}"")
        }
        """"raddhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."raddhn.{0.llvm_name}"")
        }
        """"raddhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."raddhn.{0.llvm_name}"")
        }
        """"raddhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."raddhn.{0.llvm_name}"")
        }
        """"fmulx{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."fmulx.{0.llvm_name}"")
        }
        """"fmulx{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."fmulx.{0.llvm_name}"")
        }
        """"fmulx{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."fmulx.{0.llvm_name}"")
        }
        """"fmulx{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."fmulx.{0.llvm_name}"")
        }
        """"fma{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."!llvm.fma.{0.llvm_name}"")
        }
        """"fma{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."!llvm.fma.{0.llvm_name}"")
        }
        """"fma{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."!llvm.fma.{0.llvm_name}"")
        }
        """"fma{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."!llvm.fma.{0.llvm_name}"")
        }
        """"qdmulh{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."sqdmulh.{0.llvm_name}"")
        }
        """"qdmulh{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."sqdmulh.{0.llvm_name}"")
        }
        """"qdmulh{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."sqdmulh.{0.llvm_name}"")
        }
        """"qdmulh{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."sqdmulh.{0.llvm_name}"")
        }
        """"qrdmulh{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."sqrdmulh.{0.llvm_name}"")
        }
        """"qrdmulh{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."sqrdmulh.{0.llvm_name}"")
        }
        """"qrdmulh{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."sqrdmulh.{0.llvm_name}"")
        }
        """"qrdmulh{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."sqrdmulh.{0.llvm_name}"")
        }
        """"mull_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x8,&::I8x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}mull.{0.llvm_name}"")
        }
        """"mull_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x8,&::U8x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}mull.{0.llvm_name}"")
        }
        """"mull_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x4,&::I16x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}mull.{0.llvm_name}"")
        }
        """"mull_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x4,&::U16x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}mull.{0.llvm_name}"")
        }
        """"mull_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x2,&::I32x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}mull.{0.llvm_name}"")
        }
        """"mull_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x2,&::U32x2]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}mull.{0.llvm_name}"")
        }
        """"mull_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}mull.{0.llvm_name}"")
        }
        """"mull_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}mull.{0.llvm_name}"")
        }
        """"mull_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}mull.{0.llvm_name}"")
        }
        """"mull_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}mull.{0.llvm_name}"")
        }
        """"mull_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}mull.{0.llvm_name}"")
        }
        """"mull_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}mull.{0.llvm_name}"")
        }
        """"qdmull{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x8,&::I8x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."sqdmull.{0.llvm_name}"")
        }
        """"qdmull{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x4,&::I16x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."sqdmull.{0.llvm_name}"")
        }
        """"qdmull{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."sqdmull.{0.llvm_name}"")
        }
        """"qdmull{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."sqdmull.{0.llvm_name}"")
        }
        """"hsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}hsub.{0.llvm_name}"")
        }
        """"hsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}hsub.{0.llvm_name}"")
        }
        """"hsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}hsub.{0.llvm_name}"")
        }
        """"hsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}hsub.{0.llvm_name}"")
        }
        """"hsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}hsub.{0.llvm_name}"")
        }
        """"hsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}hsub.{0.llvm_name}"")
        }
        """"hsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}hsub.{0.llvm_name}"")
        }
        """"hsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}hsub.{0.llvm_name}"")
        }
        """"hsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}hsub.{0.llvm_name}"")
        }
        """"hsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}hsub.{0.llvm_name}"")
        }
        """"hsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}hsub.{0.llvm_name}"")
        }
        """"hsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}hsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::U64x2]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"qsub{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}qsub.{0.llvm_name}"")
        }
        """"rsubhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x16,&::I16x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."rsubhn.{0.llvm_name}"")
        }
        """"rsubhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x16,&::U16x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."rsubhn.{0.llvm_name}"")
        }
        """"rsubhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x8,&::I32x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."rsubhn.{0.llvm_name}"")
        }
        """"rsubhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x8,&::U32x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."rsubhn.{0.llvm_name}"")
        }
        """"rsubhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x4,&::I64x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."rsubhn.{0.llvm_name}"")
        }
        """"rsubhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x4,&::U64x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."rsubhn.{0.llvm_name}"")
        }
        """"rsubhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."rsubhn.{0.llvm_name}"")
        }
        """"rsubhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."rsubhn.{0.llvm_name}"")
        }
        """"rsubhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."rsubhn.{0.llvm_name}"")
        }
        """"rsubhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."rsubhn.{0.llvm_name}"")
        }
        """"rsubhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."rsubhn.{0.llvm_name}"")
        }
        """"rsubhn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."rsubhn.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"abd{0.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}abd.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"max{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}max.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"min{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}min.{0.llvm_name}"")
        }
        """"maxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnm.{0.llvm_name}"")
        }
        """"maxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnm.{0.llvm_name}"")
        }
        """"maxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnm.{0.llvm_name}"")
        }
        """"maxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnm.{0.llvm_name}"")
        }
        """"minnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}minnm.{0.llvm_name}"")
        }
        """"minnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}minnm.{0.llvm_name}"")
        }
        """"minnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}minnm.{0.llvm_name}"")
        }
        """"minnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}minnm.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::I8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::I16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::I32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::I64x2]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"shl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}shl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::I8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::I16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::I32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::I64x2]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"qshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::I8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::I16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::I32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::I64x2]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"rshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}rshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::I8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::I16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::I32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::I64x2]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qrshl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshl.{0.llvm_name}"")
        }
        """"qshrun_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x16,&::U32]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."sqshrun.{0.llvm_name}"")
        }
        """"qshrun_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x8,&::U32]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."sqshrun.{0.llvm_name}"")
        }
        """"qshrun_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x4,&::U32]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."sqshrun.{0.llvm_name}"")
        }
        """"qshrun_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."sqshrun.{0.llvm_name}"")
        }
        """"qshrun_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."sqshrun.{0.llvm_name}"")
        }
        """"qshrun_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."sqshrun.{0.llvm_name}"")
        }
        """"qrshrun_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x16,&::U32]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."sqrshrun.{0.llvm_name}"")
        }
        """"qrshrun_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x8,&::U32]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."sqrshrun.{0.llvm_name}"")
        }
        """"qrshrun_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x4,&::U32]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."sqrshrun.{0.llvm_name}"")
        }
        """"qrshrun_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."sqrshrun.{0.llvm_name}"")
        }
        """"qrshrun_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."sqrshrun.{0.llvm_name}"")
        }
        """"qrshrun_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."sqrshrun.{0.llvm_name}"")
        }
        """"qshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x16,&::U32]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshrn.{0.llvm_name}"")
        }
        """"qshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x16,&::U32]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshrn.{0.llvm_name}"")
        }
        """"qshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x8,&::U32]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshrn.{0.llvm_name}"")
        }
        """"qshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x8,&::U32]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshrn.{0.llvm_name}"")
        }
        """"qshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x4,&::U32]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshrn.{0.llvm_name}"")
        }
        """"qshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x4,&::U32]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshrn.{0.llvm_name}"")
        }
        """"qshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshrn.{0.llvm_name}"")
        }
        """"qshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshrn.{0.llvm_name}"")
        }
        """"qshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshrn.{0.llvm_name}"")
        }
        """"qshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshrn.{0.llvm_name}"")
        }
        """"qshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshrn.{0.llvm_name}"")
        }
        """"qshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qshrn.{0.llvm_name}"")
        }
        """"rshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x16,&::U32]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."rshrn.{0.llvm_name}"")
        }
        """"rshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x16,&::U32]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."rshrn.{0.llvm_name}"")
        }
        """"rshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x8,&::U32]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."rshrn.{0.llvm_name}"")
        }
        """"rshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x8,&::U32]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."rshrn.{0.llvm_name}"")
        }
        """"rshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x4,&::U32]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."rshrn.{0.llvm_name}"")
        }
        """"rshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x4,&::U32]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."rshrn.{0.llvm_name}"")
        }
        """"rshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."rshrn.{0.llvm_name}"")
        }
        """"rshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."rshrn.{0.llvm_name}"")
        }
        """"rshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."rshrn.{0.llvm_name}"")
        }
        """"rshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."rshrn.{0.llvm_name}"")
        }
        """"rshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."rshrn.{0.llvm_name}"")
        }
        """"rshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."rshrn.{0.llvm_name}"")
        }
        """"qrshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x16,&::U32]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshrn.{0.llvm_name}"")
        }
        """"qrshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x16,&::U32]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshrn.{0.llvm_name}"")
        }
        """"qrshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x8,&::U32]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshrn.{0.llvm_name}"")
        }
        """"qrshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x8,&::U32]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshrn.{0.llvm_name}"")
        }
        """"qrshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x4,&::U32]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshrn.{0.llvm_name}"")
        }
        """"qrshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x4,&::U32]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshrn.{0.llvm_name}"")
        }
        """"qrshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshrn.{0.llvm_name}"")
        }
        """"qrshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshrn.{0.llvm_name}"")
        }
        """"qrshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshrn.{0.llvm_name}"")
        }
        """"qrshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshrn.{0.llvm_name}"")
        }
        """"qrshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshrn.{0.llvm_name}"")
        }
        """"qrshrn_n_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qrshrn.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::U64x2]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sri{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.aarch64.neon."vsri.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::U64x2]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"sli{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.aarch64.neon."vsli.{0.llvm_name}"")
        }
        """"vqmovn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}qxtn.{0.llvm_name}"")
        }
        """"vqmovn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U16x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}qxtn.{0.llvm_name}"")
        }
        """"vqmovn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qxtn.{0.llvm_name}"")
        }
        """"vqmovn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qxtn.{0.llvm_name}"")
        }
        """"vqmovn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qxtn.{0.llvm_name}"")
        }
        """"vqmovn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U64x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qxtn.{0.llvm_name}"")
        }
        """"vqmovn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qxtn.{0.llvm_name}"")
        }
        """"vqmovn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}qxtn.{0.llvm_name}"")
        }
        """"vqmovn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qxtn.{0.llvm_name}"")
        }
        """"vqmovn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}qxtn.{0.llvm_name}"")
        }
        """"vqmovn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qxtn.{0.llvm_name}"")
        }
        """"vqmovn_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}qxtn.{0.llvm_name}"")
        }
        """"abs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."abs.{0.llvm_name}"")
        }
        """"abs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."abs.{0.llvm_name}"")
        }
        """"abs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."abs.{0.llvm_name}"")
        }
        """"abs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."abs.{0.llvm_name}"")
        }
        """"abs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."abs.{0.llvm_name}"")
        }
        """"abs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."abs.{0.llvm_name}"")
        }
        """"abs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."abs.{0.llvm_name}"")
        }
        """"abs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."abs.{0.llvm_name}"")
        }
        """"abs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."!llvm.fabs.{0.llvm_name}"")
        }
        """"abs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."!llvm.fabs.{0.llvm_name}"")
        }
        """"abs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."!llvm.fabs.{0.llvm_name}"")
        }
        """"abs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."!llvm.fabs.{0.llvm_name}"")
        }
        """"qabs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."sqabs.{0.llvm_name}"")
        }
        """"qabs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."sqabs.{0.llvm_name}"")
        }
        """"qabs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."sqabs.{0.llvm_name}"")
        }
        """"qabs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."sqabs.{0.llvm_name}"")
        }
        """"qabs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."sqabs.{0.llvm_name}"")
        }
        """"qabs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."sqabs.{0.llvm_name}"")
        }
        """"qabs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."sqabs.{0.llvm_name}"")
        }
        """"qabs{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."sqabs.{0.llvm_name}"")
        }
        """"qneg{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."sqneg.{0.llvm_name}"")
        }
        """"qneg{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."sqneg.{0.llvm_name}"")
        }
        """"qneg{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."sqneg.{0.llvm_name}"")
        }
        """"qneg{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."sqneg.{0.llvm_name}"")
        }
        """"qneg{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."sqneg.{0.llvm_name}"")
        }
        """"qneg{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."sqneg.{0.llvm_name}"")
        }
        """"qneg{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."sqneg.{0.llvm_name}"")
        }
        """"qneg{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."sqneg.{0.llvm_name}"")
        }
        """"clz{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."!llvm.ctlz.{0.llvm_name}"")
        }
        """"clz{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."!llvm.ctlz.{0.llvm_name}"")
        }
        """"clz{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."!llvm.ctlz.{0.llvm_name}"")
        }
        """"clz{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."!llvm.ctlz.{0.llvm_name}"")
        }
        """"clz{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."!llvm.ctlz.{0.llvm_name}"")
        }
        """"clz{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."!llvm.ctlz.{0.llvm_name}"")
        }
        """"clz{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."!llvm.ctlz.{0.llvm_name}"")
        }
        """"clz{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."!llvm.ctlz.{0.llvm_name}"")
        }
        """"clz{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."!llvm.ctlz.{0.llvm_name}"")
        }
        """"clz{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."!llvm.ctlz.{0.llvm_name}"")
        }
        """"clz{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."!llvm.ctlz.{0.llvm_name}"")
        }
        """"clz{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."!llvm.ctlz.{0.llvm_name}"")
        }
        """"cls{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."cls.{0.llvm_name}"")
        }
        """"cls{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."cls.{0.llvm_name}"")
        }
        """"cls{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."cls.{0.llvm_name}"")
        }
        """"cls{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."cls.{0.llvm_name}"")
        }
        """"cls{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."cls.{0.llvm_name}"")
        }
        """"cls{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."cls.{0.llvm_name}"")
        }
        """"cls{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."cls.{0.llvm_name}"")
        }
        """"cls{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."cls.{0.llvm_name}"")
        }
        """"cls{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."cls.{0.llvm_name}"")
        }
        """"cls{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."cls.{0.llvm_name}"")
        }
        """"cls{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."cls.{0.llvm_name}"")
        }
        """"cls{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."cls.{0.llvm_name}"")
        }
        """"cnt{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."!llvm.ctpop.{0.llvm_name}"")
        }
        """"cnt{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."!llvm.ctpop.{0.llvm_name}"")
        }
        """"cnt{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."!llvm.ctpop.{0.llvm_name}"")
        }
        """"cnt{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."!llvm.ctpop.{0.llvm_name}"")
        }
        """"recpe{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}recpe.{0.llvm_name}"")
        }
        """"recpe{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}recpe.{0.llvm_name}"")
        }
        """"recpe{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}recpe.{0.llvm_name}"")
        }
        """"recpe{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}recpe.{0.llvm_name}"")
        }
        """"recpe{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}recpe.{0.llvm_name}"")
        }
        """"recpe{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}recpe.{0.llvm_name}"")
        }
        """"recps{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."frecps.{0.llvm_name}"")
        }
        """"recps{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."frecps.{0.llvm_name}"")
        }
        """"recps{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."frecps.{0.llvm_name}"")
        }
        """"recps{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."frecps.{0.llvm_name}"")
        }
        """"sqrt{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."!llvm.sqrt.{0.llvm_name}"")
        }
        """"sqrt{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."!llvm.sqrt.{0.llvm_name}"")
        }
        """"sqrt{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."!llvm.sqrt.{0.llvm_name}"")
        }
        """"sqrt{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."!llvm.sqrt.{0.llvm_name}"")
        }
        """"rsqrte{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}rsqrte.{0.llvm_name}"")
        }
        """"rsqrte{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}rsqrte.{0.llvm_name}"")
        }
        """"rsqrte{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}rsqrte.{0.llvm_name}"")
        }
        """"rsqrte{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}rsqrte.{0.llvm_name}"")
        }
        """"rsqrte{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}rsqrte.{0.llvm_name}"")
        }
        """"rsqrte{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}rsqrte.{0.llvm_name}"")
        }
        """"rsqrts{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."frsqrts.{0.llvm_name}"")
        }
        """"rsqrts{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."frsqrts.{0.llvm_name}"")
        }
        """"rsqrts{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."frsqrts.{0.llvm_name}"")
        }
        """"rsqrts{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."frsqrts.{0.llvm_name}"")
        }
        """"rbit{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."rbit.{0.llvm_name}"")
        }
        """"rbit{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."rbit.{0.llvm_name}"")
        }
        """"rbit{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."rbit.{0.llvm_name}"")
        }
        """"rbit{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."rbit.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::U64x2]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"padd{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."addp.{0.llvm_name}"")
        }
        """"paddl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlp.{0.llvm_name}.{1.llvm_name}"")
        }
        """"paddl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U8x16]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlp.{0.llvm_name}.{1.llvm_name}"")
        }
        """"paddl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlp.{0.llvm_name}.{1.llvm_name}"")
        }
        """"paddl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U16x8]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlp.{0.llvm_name}.{1.llvm_name}"")
        }
        """"paddl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlp.{0.llvm_name}.{1.llvm_name}"")
        }
        """"paddl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x4]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlp.{0.llvm_name}.{1.llvm_name}"")
        }
        """"paddl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlp.{0.llvm_name}.{1.llvm_name}"")
        }
        """"paddl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlp.{0.llvm_name}.{1.llvm_name}"")
        }
        """"paddl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlp.{0.llvm_name}.{1.llvm_name}"")
        }
        """"paddl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlp.{0.llvm_name}.{1.llvm_name}"")
        }
        """"paddl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlp.{0.llvm_name}.{1.llvm_name}"")
        }
        """"paddl{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlp.{0.llvm_name}.{1.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::U64x2]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmax{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::U64x2]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmin{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}minp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::I8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I16x8,&::I16x8]; &INPUTS },
            output: &&::I16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U16x8,&::U16x8]; &INPUTS },
            output: &&::U16x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I32x4,&::I32x4]; &INPUTS },
            output: &&::I32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U32x4,&::U32x4]; &INPUTS },
            output: &&::U32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I64x2,&::I64x2]; &INPUTS },
            output: &&::I64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U64x2,&::U64x2]; &INPUTS },
            output: &&::U64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pmaxnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmp.{0.llvm_name}"")
        }
        """"pminnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F32x4,&::F32x4]; &INPUTS },
            output: &&::F32x4,
            definition: Named(""llvm.aarch64.neon."{0.kind}minnmp.{0.llvm_name}"")
        }
        """"pminnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}minnmp.{0.llvm_name}"")
        }
        """"pminnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::F64x2,&::F64x2]; &INPUTS },
            output: &&::F64x2,
            definition: Named(""llvm.aarch64.neon."{0.kind}minnmp.{0.llvm_name}"")
        }
        """"pminnm{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64x1,
            definition: Named(""llvm.aarch64.neon."{0.kind}minnmp.{0.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I8,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U8x16]; &INPUTS },
            output: &&::U8,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &&::I16,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U16x8]; &INPUTS },
            output: &&::U16,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x4]; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::F32,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I64x2]; &INPUTS },
            output: &&::I64,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U64x2]; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::F64,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64,
            definition: Named(""llvm.aarch64.neon."{0.kind}addv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addlv{1.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I16,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addlv{1.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U8x16]; &INPUTS },
            output: &&::U16,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addlv{1.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addlv{1.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U16x8]; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addlv{1.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &&::I64,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addlv{1.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x4]; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addlv{1.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addlv{1.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addlv{1.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addlv{1.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addlv{1.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I64,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"addlv{1.width}_{1.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U64,
            definition: Named(""llvm.aarch64.neon."{0.kind}addlv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I8,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U8x16]; &INPUTS },
            output: &&::U8,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &&::I16,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U16x8]; &INPUTS },
            output: &&::U16,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x4]; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::F32,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::F64,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I8x16]; &INPUTS },
            output: &&::I8,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U8x16]; &INPUTS },
            output: &&::U8,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I16x8]; &INPUTS },
            output: &&::I16,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U16x8]; &INPUTS },
            output: &&::U16,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::I32x4]; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::U32x4]; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::F32,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I16,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U16,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I32,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U32,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::F64,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64,
            definition: Named(""llvm.aarch64.neon."{0.kind}minv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxnmv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::F32,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxnmv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxnmv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::F64,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"maxnmv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64,
            definition: Named(""llvm.aarch64.neon."{0.kind}maxnmv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minnmv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F32x4]; &INPUTS },
            output: &&::F32,
            definition: Named(""llvm.aarch64.neon."{0.kind}minnmv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minnmv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F32,
            definition: Named(""llvm.aarch64.neon."{0.kind}minnmv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minnmv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 1] = [&::F64x2]; &INPUTS },
            output: &&::F64,
            definition: Named(""llvm.aarch64.neon."{0.kind}minnmv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"minnmv{1.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::F64,
            definition: Named(""llvm.aarch64.neon."{0.kind}minnmv.{0.llvm_name}.{1.llvm_name}"")
        }
        """"qtbl1{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::I8x16,&::U8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."tbl1.{0.llvm_name}"")
        }
        """"qtbl1{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 2] = [&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."tbl1.{0.llvm_name}"")
        }
        """"qtbl1{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."tbl1.{0.llvm_name}"")
        }
        """"qtbl1{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."tbl1.{0.llvm_name}"")
        }
        """"qtbx1{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::I8x16,&::I8x16,&::U8x16]; &INPUTS },
            output: &&::I8x16,
            definition: Named(""llvm.aarch64.neon."tbx1.{0.llvm_name}"")
        }
        """"qtbx1{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 3] = [&::U8x16,&::U8x16,&::U8x16]; &INPUTS },
            output: &&::U8x16,
            definition: Named(""llvm.aarch64.neon."tbx1.{0.llvm_name}"")
        }
        """"qtbx1{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."tbx1.{0.llvm_name}"")
        }
        """"qtbx1{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."tbx1.{0.llvm_name}"")
        }
        """"qtbl2{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."tbl2.{0.llvm_name}"")
        }
        """"qtbl2{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."tbl2.{0.llvm_name}"")
        }
        """"qtbx2{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."tbx2.{0.llvm_name}"")
        }
        """"qtbx2{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."tbx2.{0.llvm_name}"")
        }
        """"qtbl3{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."tbl3.{0.llvm_name}"")
        }
        """"qtbl3{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."tbl3.{0.llvm_name}"")
        }
        """"qtbx3{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."tbx3.{0.llvm_name}"")
        }
        """"qtbx3{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."tbx3.{0.llvm_name}"")
        }
        """"qtbl4{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."tbl4.{0.llvm_name}"")
        }
        """"qtbl4{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."tbl4.{0.llvm_name}"")
        }
        """"qtbx4{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::I8x8,
            definition: Named(""llvm.aarch64.neon."tbx4.{0.llvm_name}"")
        }
        """"qtbx4{0.width}_{0.data_type}"" => Intrinsic {
            inputs: { static INPUTS: [&'static Type; 0] = []; &INPUTS },
            output: &&::U8x8,
            definition: Named(""llvm.aarch64.neon."tbx4.{0.llvm_name}"")
        }

        _ => return None,
    })
}
