	component nios_interrupt is
		port (
			clk_clk         : in std_logic                    := 'X';             -- clk
			reset_reset_n   : in std_logic                    := 'X';             -- reset_n
			pioa_ext_export : in std_logic_vector(7 downto 0) := (others => 'X'); -- export
			piob_ext_export : in std_logic_vector(7 downto 0) := (others => 'X')  -- export
		);
	end component nios_interrupt;

