--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/g/e/germainm/6.111/Final_Project/bodydrums/final_submission/final_submission.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -1.740(F)|    2.012(F)|ac97_bit_clock_BUFGP|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button0      |    2.139(R)|   -0.224(R)|clock_27mhz_IBUFG |   0.000|
button1      |    3.197(R)|   -0.753(R)|clock_27mhz_IBUFG |   0.000|
button2      |    2.280(R)|   -0.598(R)|clock_27mhz_IBUFG |   0.000|
button3      |    6.162(R)|   -3.354(R)|clock_27mhz_IBUFG |   0.000|
button_down  |    1.853(R)|   -0.020(R)|clock_27mhz_IBUFG |   0.000|
button_enter |    2.748(R)|   -0.873(R)|clock_27mhz_IBUFG |   0.000|
button_left  |    2.156(R)|   -0.674(R)|clock_27mhz_IBUFG |   0.000|
button_right |    1.504(R)|   -0.039(R)|clock_27mhz_IBUFG |   0.000|
button_up    |    2.680(R)|   -0.745(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<0> |    3.265(R)|   -2.993(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<1> |    2.873(R)|   -2.601(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<2> |    3.189(R)|   -2.917(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<3> |    2.848(R)|   -2.576(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<4> |    2.826(R)|   -2.554(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<5> |    3.399(R)|   -3.127(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<6> |    1.969(R)|   -1.697(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<7> |    2.574(R)|   -2.302(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<8> |    2.654(R)|   -2.382(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<9> |    3.162(R)|   -2.890(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<10>|    5.504(R)|   -5.232(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<11>|    2.991(R)|   -2.719(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<12>|    3.228(R)|   -2.956(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<13>|    2.878(R)|   -2.606(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<14>|    3.364(R)|   -3.092(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<15>|    2.611(R)|   -2.339(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<16>|    2.572(R)|   -2.300(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<17>|    2.698(R)|   -2.426(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<18>|    2.268(R)|   -1.996(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<19>|    2.340(R)|   -2.068(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<20>|    2.917(R)|   -2.645(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<21>|    2.498(R)|   -2.226(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<22>|    3.088(R)|   -2.816(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<23>|    1.940(R)|   -1.668(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<24>|    3.218(R)|   -2.946(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<25>|    2.941(R)|   -2.669(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<26>|    2.462(R)|   -2.190(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<27>|    2.969(R)|   -2.697(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<28>|    2.974(R)|   -2.702(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<29>|    3.339(R)|   -3.067(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<30>|    2.742(R)|   -2.470(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<31>|    3.290(R)|   -3.018(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<32>|    3.169(R)|   -2.897(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<33>|    3.270(R)|   -2.998(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<34>|    3.067(R)|   -2.795(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<35>|    1.829(R)|   -1.557(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<0> |    1.006(R)|   -0.734(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<1> |    1.276(R)|   -1.004(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<2> |    1.437(R)|   -1.165(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<3> |    0.581(R)|   -0.309(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<4> |    1.266(R)|   -0.994(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<5> |    1.755(R)|   -1.483(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<6> |    2.027(R)|   -1.755(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<7> |    1.025(R)|   -0.753(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<8> |    2.290(R)|   -2.018(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<9> |    2.037(R)|   -1.765(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<10>|    1.936(R)|   -1.664(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<11>|    1.110(R)|   -0.838(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<12>|    1.599(R)|   -1.327(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<13>|    2.193(R)|   -1.921(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<14>|    1.138(R)|   -0.866(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<15>|    0.907(R)|   -0.635(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<16>|    0.749(R)|   -0.477(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<17>|    3.020(R)|   -2.748(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<18>|    2.009(R)|   -1.737(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<19>|    1.671(R)|   -1.399(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<20>|    1.028(R)|   -0.756(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<21>|    2.107(R)|   -1.835(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<22>|    2.199(R)|   -1.927(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<23>|    1.940(R)|   -1.668(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<24>|    1.166(R)|   -0.894(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<25>|    1.354(R)|   -1.082(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<26>|    1.589(R)|   -1.317(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<27>|    1.643(R)|   -1.371(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<28>|    1.398(R)|   -1.126(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<29>|    1.354(R)|   -1.082(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<30>|    0.926(R)|   -0.654(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<31>|    1.526(R)|   -1.254(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<32>|    0.903(R)|   -0.631(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<33>|    1.091(R)|   -0.819(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<34>|    2.172(R)|   -1.900(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<35>|    0.949(R)|   -0.677(R)|clock_27mhz_IBUFG |   0.000|
switch<0>    |    4.636(R)|   -3.408(R)|clock_27mhz_IBUFG |   0.000|
switch<1>    |    5.755(R)|   -1.975(R)|clock_27mhz_IBUFG |   0.000|
switch<2>    |    4.499(R)|   -1.341(R)|clock_27mhz_IBUFG |   0.000|
switch<3>    |    4.515(R)|   -1.544(R)|clock_27mhz_IBUFG |   0.000|
switch<4>    |    3.986(R)|   -0.680(R)|clock_27mhz_IBUFG |   0.000|
switch<5>    |    4.751(R)|   -1.348(R)|clock_27mhz_IBUFG |   0.000|
switch<6>    |    4.429(R)|   -1.454(R)|clock_27mhz_IBUFG |   0.000|
switch<7>    |    3.900(R)|   -1.638(R)|clock_27mhz_IBUFG |   0.000|
-------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
--------------+------------+--------------------+--------+
              | clk (edge) |                    | Clock  |
Destination   |   to PAD   |Internal Clock(s)   | Phase  |
--------------+------------+--------------------+--------+
ac97_sdata_out|   12.100(R)|ac97_bit_clock_BUFGP|   0.000|
ac97_synch    |   12.250(R)|ac97_bit_clock_BUFGP|   0.000|
--------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
audio_reset_b   |   10.739(R)|clock_27mhz_IBUFG |   0.000|
disp_clock      |    9.585(R)|clock_27mhz_IBUFG |   0.000|
led<0>          |   13.163(R)|clock_27mhz_IBUFG |   0.000|
led<1>          |   12.068(R)|clock_27mhz_IBUFG |   0.000|
led<2>          |   12.074(R)|clock_27mhz_IBUFG |   0.000|
led<3>          |   11.802(R)|clock_27mhz_IBUFG |   0.000|
led<4>          |   11.358(R)|clock_27mhz_IBUFG |   0.000|
led<6>          |   11.260(R)|clock_27mhz_IBUFG |   0.000|
led<7>          |   14.882(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<0> |   11.585(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<1> |   10.709(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<2> |   11.731(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<3> |   10.619(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<4> |   11.539(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<5> |   11.323(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<6> |   10.447(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<7> |   10.983(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<8> |   11.786(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<9> |   11.830(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<10>|   10.949(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<11>|   11.006(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<12>|   11.017(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<13>|   10.258(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<14>|   11.106(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<15>|   12.315(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<16>|   16.957(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<17>|   10.571(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<18>|   12.117(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<0>    |   11.957(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<1>    |   11.588(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<2>    |   12.120(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<3>    |   12.425(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<4>    |   12.141(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<5>    |   11.180(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<6>    |   12.053(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<7>    |   11.186(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<8>    |   11.753(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<9>    |   12.632(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<10>   |   12.235(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<11>   |   12.924(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<12>   |   12.728(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<13>   |   12.547(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<14>   |   12.861(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<15>   |   13.203(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<16>   |   11.736(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<17>   |   12.076(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<18>   |   12.389(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<19>   |   12.447(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<20>   |   12.393(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<21>   |   13.832(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<22>   |   14.728(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<23>   |   13.840(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<24>   |   14.732(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<25>   |   15.010(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<26>   |   12.833(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<27>   |   13.788(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<28>   |   13.520(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<29>   |   14.988(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<30>   |   13.533(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<31>   |   14.980(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<32>   |   14.713(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<33>   |   14.700(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<34>   |   15.006(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<35>   |   13.182(R)|clock_27mhz_IBUFG |   0.000|
ram0_we_b       |   11.340(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<0> |   12.930(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<1> |   11.657(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<2> |   12.340(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<3> |   11.756(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<4> |   12.228(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<5> |   12.491(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<6> |   11.739(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<7> |   12.575(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<8> |   12.496(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<9> |   16.062(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<10>|   11.404(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<11>|   11.219(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<12>|   12.017(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<13>|   10.199(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<14>|   12.051(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<15>|   12.529(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<16>|   12.513(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<17>|    9.861(R)|clock_27mhz_IBUFG |   0.000|
ram1_address<18>|   16.082(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<0>    |   11.038(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<1>    |   10.933(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<2>    |   10.528(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<3>    |   10.400(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<4>    |   10.370(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<5>    |   10.285(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<6>    |    9.792(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<7>    |    9.657(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<8>    |   11.132(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<9>    |   11.208(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<10>   |   10.846(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<11>   |   10.359(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<12>   |   11.467(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<13>   |    9.277(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<14>   |   10.398(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<15>   |   10.726(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<16>   |   10.714(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<17>   |   11.941(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<18>   |   11.067(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<19>   |   11.047(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<20>   |   10.752(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<21>   |   11.472(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<22>   |   11.157(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<23>   |   11.460(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<24>   |   11.171(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<25>   |   11.756(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<26>   |   10.396(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<27>   |   10.320(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<28>   |   11.134(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<29>   |   10.439(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<30>   |   11.723(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<31>   |   10.812(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<32>   |   10.777(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<33>   |   10.794(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<34>   |   11.764(R)|clock_27mhz_IBUFG |   0.000|
ram1_data<35>   |   11.470(R)|clock_27mhz_IBUFG |   0.000|
ram1_we_b       |    9.979(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b |   12.757(R)|clock_65mhz       |   0.000|
vga_out_green<0>|   12.450(R)|clock_65mhz       |   0.000|
vga_out_green<1>|   13.999(R)|clock_65mhz       |   0.000|
vga_out_green<2>|   12.634(R)|clock_65mhz       |   0.000|
vga_out_green<3>|   12.411(R)|clock_65mhz       |   0.000|
vga_out_green<4>|   13.711(R)|clock_65mhz       |   0.000|
vga_out_green<5>|   13.234(R)|clock_65mhz       |   0.000|
vga_out_green<6>|   13.292(R)|clock_65mhz       |   0.000|
vga_out_green<7>|   12.867(R)|clock_65mhz       |   0.000|
vga_out_hsync   |   12.846(R)|clock_65mhz       |   0.000|
vga_out_red<0>  |   16.515(R)|clock_65mhz       |   0.000|
vga_out_red<1>  |   15.445(R)|clock_65mhz       |   0.000|
vga_out_red<2>  |   17.230(R)|clock_65mhz       |   0.000|
vga_out_red<3>  |   14.414(R)|clock_65mhz       |   0.000|
vga_out_red<4>  |   14.641(R)|clock_65mhz       |   0.000|
vga_out_red<5>  |   15.031(R)|clock_65mhz       |   0.000|
vga_out_red<6>  |   15.361(R)|clock_65mhz       |   0.000|
vga_out_red<7>  |   14.180(R)|clock_65mhz       |   0.000|
vga_out_vsync   |   11.767(R)|clock_65mhz       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.541|         |    7.660|    3.430|
clock_27mhz    |    4.293|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    4.282|    3.434|         |         |
clock_27mhz    |   17.382|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |ram0_clk           |    8.430|
clock_27mhz    |ram1_clk           |   12.746|
clock_27mhz    |vga_out_pixel_clock|   11.447|
---------------+-------------------+---------+


Analysis completed Mon Dec  7 18:15:54 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 757 MB



