
///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 10:06:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'E:\vicharak\effinity_projects\sha_uart_v1/idh.sv' (VERI-1328) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:1)
[EFX-0012 VERI-INFO] analyzing included file 'E:\vicharak\effinity_projects\sha_uart_v1/uart_rx.sv' (VERI-1328) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:1)
[EFX-0012 VERI-INFO] back to file 'E:\vicharak\effinity_projects\sha_uart_v1\idh.sv' (VERI-2320) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:1)
[EFX-0012 VERI-INFO] back to file 'E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv' (VERI-2320) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:1)
[EFX-0012 VERI-INFO] analyzing included file 'E:\vicharak\effinity_projects\sha_uart_v1/odh.sv' (VERI-1328) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:2)
[EFX-0012 VERI-INFO] analyzing included file 'E:\vicharak\effinity_projects\sha_uart_v1/sha_256.sv' (VERI-1328) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:23)
[EFX-0012 VERI-INFO] back to file 'E:\vicharak\effinity_projects\sha_uart_v1\odh.sv' (VERI-2320) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:23)
[EFX-0012 VERI-INFO] analyzing included file 'E:\vicharak\effinity_projects\sha_uart_v1/uart_tx.sv' (VERI-1328) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:24)
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] back to file 'E:\vicharak\effinity_projects\sha_uart_v1\odh.sv' (VERI-2320) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:24)
[EFX-0012 VERI-INFO] back to file 'E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv' (VERI-2320) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:2)
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0010 VERI-ERROR] overwriting previous definition of module 'uart_tx' (VERI-1206) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:119)
[EFX-0012 VERI-INFO] previous definition of design element 'uart_tx' is here (VERI-2142) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:119)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 10:08:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:54)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:151)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 9s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 60 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1389 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 7963, ed: 24640, lv: 7, pw: 24353.34
[EFX-0000 INFO] ... LUT mapping end (Real time : 46s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3439 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	7964
[EFX-0000 INFO] EFX_FF          : 	3439
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 10:23:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:54)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:151)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 60 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1389 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 7963, ed: 24640, lv: 7, pw: 24353.34
[EFX-0000 INFO] ... LUT mapping end (Real time : 42s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3439 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	7964
[EFX-0000 INFO] EFX_FF          : 	3439
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 10:49:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:54)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:151)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 60 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2024 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 7935, ed: 24467, lv: 7, pw: 24295.91
[EFX-0000 INFO] ... LUT mapping end (Real time : 43s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3439 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	7936
[EFX-0000 INFO] EFX_FF          : 	3439
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 11:04:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:54)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:151)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 60 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1515 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8476, ed: 25603, lv: 7, pw: 24492.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 41s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	8477
[EFX-0000 INFO] EFX_FF          : 	3423
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 11:21:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:54)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:151)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 60 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1515 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 11:22:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:54)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:151)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 60 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1515 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8476, ed: 25603, lv: 7, pw: 24492.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 41s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	8477
[EFX-0000 INFO] EFX_FF          : 	3423
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 11:42:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:54)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:151)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 60 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2024 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 11:45:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:54)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:151)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 60 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1878 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 7899, ed: 24565, lv: 7, pw: 24157.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 40s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3439 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	7900
[EFX-0000 INFO] EFX_FF          : 	3439
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 12:01:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:54)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:151)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 60 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2094 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 7924, ed: 24383, lv: 7, pw: 24173.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 43s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3442 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	7925
[EFX-0000 INFO] EFX_FF          : 	3442
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 12:27:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:54)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:151)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 60 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1434 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 7973, ed: 24599, lv: 7, pw: 24314.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 41s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3442 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	7972
[EFX-0000 INFO] EFX_FF          : 	3442
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 12:37:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:54)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:151)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 60 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2094 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 7924, ed: 24383, lv: 7, pw: 24173.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 48s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3442 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	7925
[EFX-0000 INFO] EFX_FF          : 	3442
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 12:41:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:54)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:151)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 60 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1920 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 7957, ed: 24437, lv: 7, pw: 24231.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 42s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	7957
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 12:56:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:54)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:151)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 8s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 60 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1393 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8493, ed: 25741, lv: 7, pw: 24534.51
[EFX-0000 INFO] ... LUT mapping end (Real time : 45s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	8494
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 13:52:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:54)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:151)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_11' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:87)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 8s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 60 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1379 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8506, ed: 25825, lv: 7, pw: 24595.74
[EFX-0000 INFO] ... LUT mapping end (Real time : 41s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	8507
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 14:03:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:54)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:151)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_11' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:87)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 8s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 76 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2146 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8517, ed: 25524, lv: 7, pw: 24462.54
[EFX-0000 INFO] ... LUT mapping end (Real time : 44s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	8518
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 14:20:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:56)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1004' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_11' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:87)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 86 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1698 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8874, ed: 27862, lv: 6, pw: 25235.54
[EFX-0000 INFO] ... LUT mapping end (Real time : 41s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	8874
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 14:34:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:56)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1006' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:158)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_13' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:90)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 841 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8558, ed: 25994, lv: 7, pw: 24681.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 42s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	8559
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 14:53:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:56)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1005' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:159)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_13' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:90)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 8s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 827 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8528, ed: 26062, lv: 7, pw: 24740.50
[EFX-0000 INFO] ... LUT mapping end (Real time : 43s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	8528
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 15:03:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:56)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:154)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_12' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:90)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 100 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 811 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8501, ed: 26026, lv: 7, pw: 24662.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 40s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	8502
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 30, 2024 15:10:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:56)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:154)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 86 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 810 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8516, ed: 25926, lv: 7, pw: 24670.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 42s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	8517
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 09:20:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:56)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:154)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_11' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:90)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 8s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 76 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 823 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8489, ed: 25963, lv: 7, pw: 24582.65
[EFX-0000 INFO] ... LUT mapping end (Real time : 41s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	8490
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 09:39:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:56)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1002' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:154)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_13' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:90)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 8s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 96 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 832 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8477, ed: 25945, lv: 7, pw: 24635.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 42s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	8478
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 09:53:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0010 VERI-ERROR] 'idh' is not declared (VERI-1128) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:45)
[EFX-0010 VERI-ERROR] module 'input_data_handler' is ignored due to previous errors (VERI-1072) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:95)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 09:54:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:58)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1003' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:155)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_13' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:90)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 8s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1122 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 846 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8519, ed: 26113, lv: 7, pw: 24678.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 41s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	5088
[EFX-0000 INFO] EFX_LUT4        : 	8520
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 10:08:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0010 VERI-ERROR] cannot assign a packed type to an unpacked type (VERI-1349) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:107)
[EFX-0010 VERI-ERROR] cannot assign a packed type to an unpacked type (VERI-1349) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:116)
[EFX-0010 VERI-ERROR] module 'sha_256_fsm_v1' is ignored due to previous errors (VERI-1072) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:257)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 10:15:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:58)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:56)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:57)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1011' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:172)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 9s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 833 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8961, ed: 27251, lv: 7, pw: 24459.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 50s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	4832
[EFX-0000 INFO] EFX_LUT4        : 	8962
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 10:26:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:58)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:56)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:57)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1011' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:180)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 8s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 701 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 9079, ed: 27482, lv: 7, pw: 24536.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 43s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	4832
[EFX-0000 INFO] EFX_LUT4        : 	9080
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 10:36:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:58)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:56)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:57)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1011' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:180)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 8s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 840 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8950, ed: 27212, lv: 7, pw: 24498.76
[EFX-0000 INFO] ... LUT mapping end (Real time : 41s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3441 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	4832
[EFX-0000 INFO] EFX_LUT4        : 	8951
[EFX-0000 INFO] EFX_FF          : 	3441
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 10:47:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:58)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:56)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:57)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1011' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:180)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 8s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 841 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8967, ed: 27289, lv: 7, pw: 24532.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 41s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3441 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	4832
[EFX-0000 INFO] EFX_LUT4        : 	8968
[EFX-0000 INFO] EFX_FF          : 	3441
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 11:01:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:58)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:56)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:57)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1011' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:180)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 8s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 841 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8967, ed: 27289, lv: 7, pw: 24532.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 44s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3441 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	4832
[EFX-0000 INFO] EFX_LUT4        : 	8968
[EFX-0000 INFO] EFX_FF          : 	3441
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 11:12:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:58)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:56)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:57)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1011' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:180)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 8s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 701 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 9079, ed: 27482, lv: 7, pw: 24536.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 42s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	4832
[EFX-0000 INFO] EFX_LUT4        : 	9080
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 11:27:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:58)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:56)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:57)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1011' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:180)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 7s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 701 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 9079, ed: 27482, lv: 7, pw: 24536.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 42s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	4832
[EFX-0000 INFO] EFX_LUT4        : 	9080
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 02, 2024 17:42:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:2)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_uart_v1\uart_rx.sv:21)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\idh.sv:58)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_v1' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:32)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:55)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:56)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:57)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_uart_v1\uart_tx.sv:81)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0031 INFO] 'select_1011' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:180)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_uart_v1\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_v1" end (Real time : 8s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_uart_v1\sha_256.sv:19) because read port is not synchronous.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3467 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 701 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 9079, ed: 27482, lv: 7, pw: 24536.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 58s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3440 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	4832
[EFX-0000 INFO] EFX_LUT4        : 	9080
[EFX-0000 INFO] EFX_FF          : 	3440
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
