
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv jtag_pkg.sv top_pkg.sv tlul_pkg.sv entropy_src_pkg.sv edn_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv keymgr_reg_pkg.sv keymgr_pkg.sv sha3_pkg.sv kmac_pkg.sv lc_ctrl_pkg.sv lc_ctrl_state_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv rom_ctrl_pkg.sv ast_pkg.sv flash_phy_pkg.sv keymgr.sv keymgr_cfg_en.sv keymgr_ctrl.sv keymgr_input_checks.sv keymgr_kmac_if.sv keymgr_reg_top.sv keymgr_reseed_ctrl.sv keymgr_sideload_key.sv keymgr_sideload_key_ctrl.sv prim_alert_sender.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_msb_extend.sv prim_mubi4_sender.sv prim_mubi4_sync.sv prim_sec_anchor_buf.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_ext.sv prim_subreg_shadow.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2842.504 ; gain = 2.020 ; free physical = 263020 ; free virtual = 419705
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr" "*.svh"]] 
# }
# synth_design -top keymgr \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top keymgr -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22089
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:30]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2842.652 ; gain = 0.000 ; free physical = 263518 ; free virtual = 420200
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'keymgr' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_mubi4_sync.sv:13]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000010 
	Parameter AsyncOn bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_mubi4_sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_sec_anchor_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sec_anchor_buf.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_buf.sv:16]
	Parameter Width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_buf.sv:16]
WARNING: [Synth 8-689] width (32) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sec_anchor_buf.sv:16]
WARNING: [Synth 8-689] width (32) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sec_anchor_buf.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'prim_sec_anchor_buf' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sec_anchor_buf.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_sec_anchor_buf__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sec_anchor_buf.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_buf.sv:16]
	Parameter Width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sec_anchor_buf__parameterized0' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sec_anchor_buf.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_sec_anchor_buf__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sec_anchor_buf.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000100100000000 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_buf.sv:16]
	Parameter Width bound to: 2304 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_buf.sv:16]
WARNING: [Synth 8-689] width (2304) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sec_anchor_buf.sv:16]
WARNING: [Synth 8-689] width (2304) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sec_anchor_buf.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'prim_sec_anchor_buf__parameterized1' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sec_anchor_buf.sv:6]
INFO: [Synth 8-6157] synthesizing module 'keymgr_reg_top' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000001000 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (14#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 3'b001 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SWACCESS bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_arb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_shadow.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized0' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_arb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow__parameterized0' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_shadow.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow__parameterized1' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_shadow.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'sb00000000000000000000000000010000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 16'b0000000100000000 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000010000 
	Parameter SWACCESS bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized1' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_arb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000010000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 16'b1111111011111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000010000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 16'b0000000100000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow__parameterized2' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_shadow.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized9' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized9' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized2' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_arb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized10' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized10' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow__parameterized3' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_shadow.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized11' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 32'b11111111111111111111111111111110 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized11' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized12' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized12' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow__parameterized4' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg_shadow.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized13' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b110 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized13' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized14' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized14' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized15' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b011 
	Parameter RESVAL bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized15' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized16' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized16' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_reg_top.sv:2643]
WARNING: [Synth 8-6014] Unused sequential element rst_done_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_reg_top.sv:2918]
WARNING: [Synth 8-6014] Unused sequential element shadow_rst_done_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_reg_top.sv:2926]
INFO: [Synth 8-6155] done synthesizing module 'keymgr_reg_top' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_lc_sync.sv:12]
	Parameter NumCopies bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (20#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (22#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop_2sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_lc_sync' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_lc_sync.sv:12]
INFO: [Synth 8-6157] synthesizing module 'keymgr_reseed_ctrl' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_reseed_ctrl.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_count' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:36]
	Parameter Width bound to: 32'sb00000000000000000000000000010000 
	Parameter OutSelDnCnt bound to: 1'b0 
	Parameter CntStyle bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_buf.sv:16]
	Parameter Width bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized3' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_buf.sv:16]
WARNING: [Synth 8-689] width (16) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:98]
WARNING: [Synth 8-689] width (16) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:99]
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000010000 
	Parameter ResetValue bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000010000 
	Parameter ResetValue bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (24#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
WARNING: [Synth 8-689] width (16) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:98]
WARNING: [Synth 8-689] width (16) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'prim_count' (25#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:36]
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (25#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (25#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (25#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (26#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sync_reqack.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'keymgr_reseed_ctrl' (27#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_reseed_ctrl.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_lfsr.sv:28]
	Parameter StatePermEn bound to: 1 - type: integer 
	Parameter StatePerm bound to: 32'sb00010110110001000001001001010010 
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter DefaultSeed bound to: 64'b0010001011010011001001100010010101011011110100100100001100100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (28#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'keymgr_ctrl' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_ctrl.sv:9]
	Parameter KmacEnMasking bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1101100001 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1101100001 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1101100001 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized2' (28#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized0' (28#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop' (29#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_ctrl.sv:307]
INFO: [Synth 8-6157] synthesizing module 'prim_count__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:36]
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
	Parameter OutSelDnCnt bound to: 1'b0 
	Parameter CntStyle bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_buf.sv:16]
	Parameter Width bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized4' (29#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_buf.sv:16]
WARNING: [Synth 8-689] width (3) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:98]
WARNING: [Synth 8-689] width (3) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:99]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
	Parameter ResetValue bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized3' (29#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized1' (29#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
WARNING: [Synth 8-689] width (3) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:98]
WARNING: [Synth 8-689] width (3) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'prim_count__parameterized0' (29#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:36]
INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sender' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_mubi4_sender.sv:14]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
	Parameter ResetValue bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized2' (29#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sender' (30#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_mubi4_sender.sv:14]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_ctrl.sv:429]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_ctrl.sv:620]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_ctrl.sv:676]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_ctrl.sv:676]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1001110111 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1001110111 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1001110111 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized4' (30#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized3' (30#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized0' (30#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_ctrl.sv:877]
WARNING: [Synth 8-5856] 3D RAM key_state_q_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM key_state_d_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'keymgr_ctrl' (31#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_ctrl.sv:9]
INFO: [Synth 8-6157] synthesizing module 'keymgr_cfg_en' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_cfg_en.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'keymgr_cfg_en' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_cfg_en.sv:9]
INFO: [Synth 8-6157] synthesizing module 'keymgr_cfg_en__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_cfg_en.sv:9]
	Parameter NonInitClr bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'keymgr_cfg_en__parameterized0' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_cfg_en.sv:9]
INFO: [Synth 8-6157] synthesizing module 'keymgr_input_checks' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_input_checks.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_msb_extend' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_msb_extend.sv:8]
	Parameter InWidth bound to: 32'sb00000000000000000000000100000000 
	Parameter OutWidth bound to: 32'sb00000000000000000000000100000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_msb_extend' (33#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_msb_extend.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_msb_extend__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_msb_extend.sv:8]
	Parameter InWidth bound to: 32'sb00000000000000000000000010000000 
	Parameter OutWidth bound to: 32'sb00000000000000000000000100000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_msb_extend__parameterized0' (33#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_msb_extend.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'keymgr_input_checks' (34#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_input_checks.sv:10]
INFO: [Synth 8-6157] synthesizing module 'keymgr_kmac_if' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_kmac_if.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_count__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:36]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter OutSelDnCnt bound to: 1'b1 
	Parameter CntStyle bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_buf.sv:16]
	Parameter Width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized5' (34#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_buf.sv:16]
WARNING: [Synth 8-689] width (5) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:98]
WARNING: [Synth 8-689] width (5) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:99]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b00000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized5' (34#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized4' (34#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_count__parameterized1' (34#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_count.sv:36]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1110100010 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized6' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1110100010 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized6' (34#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized5' (34#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_kmac_if.sv:184]
INFO: [Synth 8-6155] done synthesizing module 'keymgr_kmac_if' (35#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_kmac_if.sv:9]
INFO: [Synth 8-6157] synthesizing module 'keymgr_sideload_key_ctrl' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_sideload_key_ctrl.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized6' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b0011111011 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized7' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b0011111011 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized7' (35#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized6' (35#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop.sv:16]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_sideload_key_ctrl.sv:102]
INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_mubi4_sync.sv:13]
	Parameter NumCopies bound to: 32'sb00000000000000000000000000000011 
	Parameter AsyncOn bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync__parameterized0' (35#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_mubi4_sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'keymgr_sideload_key' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_sideload_key.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'keymgr_sideload_key' (36#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_sideload_key.sv:8]
INFO: [Synth 8-6157] synthesizing module 'keymgr_sideload_key__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_sideload_key.sv:8]
	Parameter Width bound to: 32'sb00000000000000000000000110000000 
INFO: [Synth 8-6155] done synthesizing module 'keymgr_sideload_key__parameterized0' (36#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_sideload_key.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'keymgr_sideload_key_ctrl' (37#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/keymgr_sideload_key_ctrl.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (38#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_intr_hw.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop_2sync.sv:9]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized8' (38#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized1' (38#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (38#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (39#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_alert_sender.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (40#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_alert_sender.sv:32]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter IsFatal bound to: 0 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/prim_alert_sender.sv:135]
WARNING: [Synth 8-7129] Port clk_i in module prim_mubi4_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module prim_mubi4_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[valid] in module keymgr_input_checks is either unconnected or has no load
WARNING: [Synth 8-7129] Port edn_i[edn_fips] in module keymgr_reseed_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized10 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2842.652 ; gain = 0.000 ; free physical = 263468 ; free virtual = 420147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2842.652 ; gain = 0.000 ; free physical = 262090 ; free virtual = 418771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2850.508 ; gain = 7.855 ; free physical = 262065 ; free virtual = 418746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
INFO: [Synth 8-802] inferred FSM for state register 'op_state_q_reg' in module 'keymgr_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'gen_async.state_q_reg' in module 'prim_diff_decode'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  StIdle |                               00 |                               00
                   StAdv |                               01 |                               01
                StAdvAck |                               10 |                               10
                  StWait |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'op_state_q_reg' using encoding 'sequential' in module 'keymgr_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IsStd |                               00 |                               00
                IsSkewed |                               01 |                               01
                  SigInt |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_async.state_q_reg' using encoding 'sequential' in module 'prim_diff_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2850.516 ; gain = 7.863 ; free physical = 261929 ; free virtual = 418623
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'gen_sw_assigns[0].u_mubi_buf' (prim_mubi4_sync) to 'gen_sw_assigns[1].u_mubi_buf'
INFO: [Synth 8-223] decloning instance 'gen_sw_assigns[0].u_mubi_buf' (prim_mubi4_sync) to 'gen_sw_assigns[2].u_mubi_buf'
INFO: [Synth 8-223] decloning instance 'gen_sw_assigns[0].u_mubi_buf' (prim_mubi4_sync) to 'gen_sw_assigns[3].u_mubi_buf'
INFO: [Synth 8-223] decloning instance 'gen_sw_assigns[0].u_mubi_buf' (prim_mubi4_sync) to 'gen_sw_assigns[4].u_mubi_buf'
INFO: [Synth 8-223] decloning instance 'gen_sw_assigns[0].u_mubi_buf' (prim_mubi4_sync) to 'gen_sw_assigns[5].u_mubi_buf'
INFO: [Synth 8-223] decloning instance 'gen_sw_assigns[0].u_mubi_buf' (prim_mubi4_sync) to 'gen_sw_assigns[6].u_mubi_buf'
INFO: [Synth 8-223] decloning instance 'gen_sw_assigns[0].u_mubi_buf' (prim_mubi4_sync) to 'gen_sw_assigns[7].u_mubi_buf'
INFO: [Synth 8-223] decloning instance 'gen_sw_assigns[0].u_mubi_buf/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'gen_sw_assigns[0].u_mubi_buf/gen_buffs[1].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'gen_sw_assigns[0].u_mubi_buf/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'gen_sw_assigns[0].u_mubi_buf/gen_buffs[1].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'gen_sw_assigns[0].u_mubi_buf/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'gen_sw_assigns[0].u_mubi_buf/gen_buffs[1].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'gen_sw_assigns[0].u_mubi_buf/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'gen_sw_assigns[0].u_mubi_buf/gen_buffs[1].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_lc_keymgr_en_sync/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_lc_keymgr_en_sync/gen_buffs[1].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_lc_keymgr_en_sync/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_lc_keymgr_en_sync/gen_buffs[2].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_lc_keymgr_en_sync/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_lc_keymgr_en_sync/gen_buffs[1].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_lc_keymgr_en_sync/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_lc_keymgr_en_sync/gen_buffs[2].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_lc_keymgr_en_sync/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_lc_keymgr_en_sync/gen_buffs[1].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_lc_keymgr_en_sync/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_lc_keymgr_en_sync/gen_buffs[2].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_lc_keymgr_en_sync/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_lc_keymgr_en_sync/gen_buffs[1].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_lc_keymgr_en_sync/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_lc_keymgr_en_sync/gen_buffs[2].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_sideload_ctrl/u_mubi_buf/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_sideload_ctrl/u_mubi_buf/gen_buffs[1].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_sideload_ctrl/u_mubi_buf/gen_buffs[0].gen_bits[0].u_prim_buf' (prim_buf) to 'u_sideload_ctrl/u_mubi_buf/gen_buffs[2].gen_bits[0].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_sideload_ctrl/u_mubi_buf/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_sideload_ctrl/u_mubi_buf/gen_buffs[1].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_sideload_ctrl/u_mubi_buf/gen_buffs[0].gen_bits[1].u_prim_buf' (prim_buf) to 'u_sideload_ctrl/u_mubi_buf/gen_buffs[2].gen_bits[1].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_sideload_ctrl/u_mubi_buf/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_sideload_ctrl/u_mubi_buf/gen_buffs[1].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_sideload_ctrl/u_mubi_buf/gen_buffs[0].gen_bits[2].u_prim_buf' (prim_buf) to 'u_sideload_ctrl/u_mubi_buf/gen_buffs[2].gen_bits[2].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_sideload_ctrl/u_mubi_buf/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_sideload_ctrl/u_mubi_buf/gen_buffs[1].gen_bits[3].u_prim_buf'
INFO: [Synth 8-223] decloning instance 'u_sideload_ctrl/u_mubi_buf/gen_buffs[0].gen_bits[3].u_prim_buf' (prim_buf) to 'u_sideload_ctrl/u_mubi_buf/gen_buffs[2].gen_bits[3].u_prim_buf'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   3 Input     64 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 107   
+---XORs : 
	               64 Bit    Wide XORs := 14    
	               39 Bit    Wide XORs := 14    
	                7 Bit    Wide XORs := 2     
+---Registers : 
	              384 Bit    Registers := 2     
	              256 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 85    
	               16 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 179   
+---Muxes : 
	   4 Input 1408 Bit        Muxes := 1     
	   2 Input  800 Bit        Muxes := 1     
	   2 Input  384 Bit        Muxes := 6     
	   2 Input  256 Bit        Muxes := 14    
	   4 Input  256 Bit        Muxes := 2     
	   3 Input  256 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 65    
	   5 Input   32 Bit        Muxes := 32    
	   2 Input   16 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 31    
	   4 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	  12 Input   10 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   9 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 14    
	   3 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 64    
	   5 Input    1 Bit        Muxes := 22    
	   6 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 10    
	  12 Input    1 Bit        Muxes := 9     
	   9 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 20    
	   8 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:15:05 ; elapsed = 00:15:15 . Memory (MB): peak = 2850.516 ; gain = 7.863 ; free physical = 264690 ; free virtual = 421883
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:15:05 ; elapsed = 00:15:16 . Memory (MB): peak = 2850.516 ; gain = 7.863 ; free physical = 264582 ; free virtual = 421775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (u_ctrl/FSM_sequential_op_state_q_reg[1]) is unused and will be removed from module keymgr.
WARNING: [Synth 8-3332] Sequential element (u_ctrl/FSM_sequential_op_state_q_reg[0]) is unused and will be removed from module keymgr.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:15:06 ; elapsed = 00:15:16 . Memory (MB): peak = 2850.516 ; gain = 7.863 ; free physical = 266172 ; free virtual = 423364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:15:10 ; elapsed = 00:15:21 . Memory (MB): peak = 2850.516 ; gain = 7.863 ; free physical = 266190 ; free virtual = 423386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:15:10 ; elapsed = 00:15:21 . Memory (MB): peak = 2850.516 ; gain = 7.863 ; free physical = 266187 ; free virtual = 423383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:15:10 ; elapsed = 00:15:21 . Memory (MB): peak = 2850.516 ; gain = 7.863 ; free physical = 266218 ; free virtual = 423414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:15:10 ; elapsed = 00:15:21 . Memory (MB): peak = 2850.516 ; gain = 7.863 ; free physical = 266259 ; free virtual = 423455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:15:10 ; elapsed = 00:15:21 . Memory (MB): peak = 2850.516 ; gain = 7.863 ; free physical = 266248 ; free virtual = 423445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:15:10 ; elapsed = 00:15:21 . Memory (MB): peak = 2850.516 ; gain = 7.863 ; free physical = 266242 ; free virtual = 423439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     4|
|3     |LUT2  |     9|
|4     |LUT3  |    11|
|5     |LUT4  |    33|
|6     |LUT5  |    18|
|7     |LUT6  |    91|
|8     |MUXF7 |     1|
|9     |FDCE  |    88|
|10    |FDPE  |    20|
|11    |IBUF  |   115|
|12    |OBUF  |  1941|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------------------------+------+
|      |Instance                             |Module                                     |Cells |
+------+-------------------------------------+-------------------------------------------+------+
|1     |top                                  |                                           |  2332|
|2     |  u_cfgen                            |keymgr_cfg_en                              |     3|
|3     |  u_ctrl                             |keymgr_ctrl                                |     1|
|4     |  u_fault_alert                      |prim_alert_sender                          |    46|
|5     |    i_decode_ack                     |prim_diff_decode_12                        |    16|
|6     |      \gen_async.i_sync_n            |prim_flop_2sync__parameterized1_22         |     4|
|7     |        \gen_generic.u_impl_generic  |prim_generic_flop_2sync__parameterized1_27 |     4|
|8     |          u_sync_1                   |prim_generic_flop__parameterized8_28       |     1|
|9     |          u_sync_2                   |prim_generic_flop__parameterized8_29       |     3|
|10    |      \gen_async.i_sync_p            |prim_flop_2sync__parameterized0_23         |     7|
|11    |        \gen_generic.u_impl_generic  |prim_generic_flop_2sync__parameterized0_24 |     7|
|12    |          u_sync_1                   |prim_generic_flop__parameterized1_25       |     1|
|13    |          u_sync_2                   |prim_generic_flop__parameterized1_26       |     6|
|14    |    i_decode_ping                    |prim_diff_decode_13                        |    23|
|15    |      \gen_async.i_sync_n            |prim_flop_2sync__parameterized1_14         |     3|
|16    |        \gen_generic.u_impl_generic  |prim_generic_flop_2sync__parameterized1_19 |     3|
|17    |          u_sync_1                   |prim_generic_flop__parameterized8_20       |     1|
|18    |          u_sync_2                   |prim_generic_flop__parameterized8_21       |     2|
|19    |      \gen_async.i_sync_p            |prim_flop_2sync__parameterized0_15         |    16|
|20    |        \gen_generic.u_impl_generic  |prim_generic_flop_2sync__parameterized0_16 |    16|
|21    |          u_sync_1                   |prim_generic_flop__parameterized1_17       |     1|
|22    |          u_sync_2                   |prim_generic_flop__parameterized1_18       |    15|
|23    |  u_lc_keymgr_en_sync                |prim_lc_sync                               |    10|
|24    |    u_prim_flop_2sync                |prim_flop_2sync                            |    10|
|25    |      \gen_generic.u_impl_generic    |prim_generic_flop_2sync                    |    10|
|26    |        u_sync_1                     |prim_generic_flop                          |     4|
|27    |        u_sync_2                     |prim_generic_flop_11                       |     6|
|28    |  u_op_err_alert                     |prim_alert_sender__parameterized0          |    41|
|29    |    i_decode_ack                     |prim_diff_decode                           |    16|
|30    |      \gen_async.i_sync_n            |prim_flop_2sync__parameterized1_3          |     4|
|31    |        \gen_generic.u_impl_generic  |prim_generic_flop_2sync__parameterized1_8  |     4|
|32    |          u_sync_1                   |prim_generic_flop__parameterized8_9        |     1|
|33    |          u_sync_2                   |prim_generic_flop__parameterized8_10       |     3|
|34    |      \gen_async.i_sync_p            |prim_flop_2sync__parameterized0_4          |     7|
|35    |        \gen_generic.u_impl_generic  |prim_generic_flop_2sync__parameterized0_5  |     7|
|36    |          u_sync_1                   |prim_generic_flop__parameterized1_6        |     1|
|37    |          u_sync_2                   |prim_generic_flop__parameterized1_7        |     6|
|38    |    i_decode_ping                    |prim_diff_decode_0                         |    19|
|39    |      \gen_async.i_sync_n            |prim_flop_2sync__parameterized1            |     3|
|40    |        \gen_generic.u_impl_generic  |prim_generic_flop_2sync__parameterized1    |     3|
|41    |          u_sync_1                   |prim_generic_flop__parameterized8          |     1|
|42    |          u_sync_2                   |prim_generic_flop__parameterized8_2        |     2|
|43    |      \gen_async.i_sync_p            |prim_flop_2sync__parameterized0            |    12|
|44    |        \gen_generic.u_impl_generic  |prim_generic_flop_2sync__parameterized0    |    12|
|45    |          u_sync_1                   |prim_generic_flop__parameterized1          |     1|
|46    |          u_sync_2                   |prim_generic_flop__parameterized1_1        |    11|
|47    |  u_reg                              |keymgr_reg_top                             |   171|
|48    |    u_fault_status_regfile_intg      |prim_subreg__parameterized16               |     4|
|49    |    u_intr_state                     |prim_subreg                                |     4|
|50    |    u_reg_if                         |tlul_adapter_reg                           |   160|
|51    |  u_sw_binding_regwen                |keymgr_cfg_en__parameterized0              |     2|
+------+-------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:15:10 ; elapsed = 00:15:21 . Memory (MB): peak = 2850.516 ; gain = 7.863 ; free physical = 266258 ; free virtual = 423454
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2820 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:15:10 ; elapsed = 00:15:21 . Memory (MB): peak = 2850.516 ; gain = 7.863 ; free physical = 266262 ; free virtual = 423458
Synthesis Optimization Complete : Time (s): cpu = 00:15:10 ; elapsed = 00:15:21 . Memory (MB): peak = 2850.516 ; gain = 7.863 ; free physical = 266257 ; free virtual = 423454
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2871.613 ; gain = 0.000 ; free physical = 266176 ; free virtual = 423374
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'keymgr' is not ideal for floorplanning, since the cellview 'keymgr' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.613 ; gain = 0.000 ; free physical = 266526 ; free virtual = 423722
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d0a49bde
INFO: [Common 17-83] Releasing license: Synthesis
274 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:15:25 ; elapsed = 00:15:27 . Memory (MB): peak = 2871.613 ; gain = 29.109 ; free physical = 266761 ; free virtual = 423956
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/util_temp_keymgr_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/timing_temp_keymgr_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3008.289 ; gain = 136.676 ; free physical = 265711 ; free virtual = 422911
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/power_temp_keymgr_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/keymgr/power_temp_keymgr_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 3132.465 ; gain = 124.176 ; free physical = 266682 ; free virtual = 423895
INFO: [Common 17-206] Exiting Vivado at Tue May 24 03:00:55 2022...
real 981.92
user 981.53
sys 14.88
