
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 327.949 ; gain = 98.477
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11388 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 435.320 ; gain = 95.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:4]
INFO: [Synth 8-6157] synthesizing module 'decode' [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:1]
	Parameter R_type bound to: 7'b0110011 
	Parameter I_type bound to: 7'b0010011 
	Parameter S_type bound to: 7'b0100011 
	Parameter Load bound to: 7'b0000011 
	Parameter SB bound to: 7'b1100011 
	Parameter U bound to: 7'b0110111 
	Parameter auipc bound to: 7'b0010111 
	Parameter jal bound to: 7'b1101111 
	Parameter jalr bound to: 7'b1100111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:44]
INFO: [Synth 8-6155] done synthesizing module 'decode' (1#1) [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:1]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register' (2#1) [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'led' does not match port width (1) of module 'register' [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:60]
WARNING: [Synth 8-350] instance 'reg_inst' of module 'register' requires 11 connections, but only 10 given [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:50]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (3#1) [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imem' [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v:24]
WARNING: [Synth 8-567] referenced signal 'memory' should be on the sensitivity list [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Imem' (4#1) [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v:24]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v:31]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v:42]
WARNING: [Synth 8-567] referenced signal 'mask' should be on the sensitivity list [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v:38]
WARNING: [Synth 8-567] referenced signal 'd_memory' should be on the sensitivity list [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v:91]
WARNING: [Synth 8-6014] Unused sequential element address_hld_reg was removed.  [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v:90]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (6#1) [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'branch' [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v:31]
INFO: [Synth 8-6155] done synthesizing module 'branch' (7#1) [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:4]
WARNING: [Synth 8-3331] design branch has unconnected port branch_en
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[31]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[30]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[29]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[28]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[27]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[26]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[25]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[24]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[23]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[22]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[21]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[20]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[19]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[18]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[17]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[16]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[15]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[14]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[1]
WARNING: [Synth 8-3331] design Imem has unconnected port pc_in[0]
WARNING: [Synth 8-3331] design Imem has unconnected port clk
WARNING: [Synth 8-3331] design register has unconnected port rd_en
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:13:06 ; elapsed = 00:13:26 . Memory (MB): peak = 4130.828 ; gain = 3790.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:13:45 ; elapsed = 00:14:14 . Memory (MB): peak = 4130.828 ; gain = 3790.582
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "aluop1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_wrt_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_rd_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "imm_d" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "imm_sb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v:31]
