{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "701b66ce_d8004295",
        "filename": "/COMMIT_MSG",
        "patchSetId": 1
      },
      "lineNbr": 9,
      "author": {
        "id": 1000263
      },
      "writtenOn": "2021-11-26T13:31:49Z",
      "side": 1,
      "message": "which is a four chip variant with 4 cores on each chip.",
      "range": {
        "startLine": 9,
        "startChar": 49,
        "endLine": 9,
        "endChar": 50
      },
      "revId": "91730ad85f86464ec0230890f939642287871cee",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "df398a80_191e9f04",
        "filename": "/COMMIT_MSG",
        "patchSetId": 1
      },
      "lineNbr": 11,
      "author": {
        "id": 1000263
      },
      "writtenOn": "2021-11-26T13:31:49Z",
      "side": 1,
      "message": "multi-chip",
      "range": {
        "startLine": 11,
        "startChar": 58,
        "endLine": 11,
        "endChar": 67
      },
      "revId": "91730ad85f86464ec0230890f939642287871cee",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "7d64be26_d9a9c697",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 1000263
      },
      "writtenOn": "2021-11-26T13:31:49Z",
      "side": 1,
      "message": "Few minor comments.",
      "revId": "91730ad85f86464ec0230890f939642287871cee",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "bc3a307d_acc4e02c",
        "filename": "plat/arm/board/rdn2/rdn2_plat.c",
        "patchSetId": 1
      },
      "lineNbr": 115,
      "author": {
        "id": 1000263
      },
      "writtenOn": "2021-11-26T13:31:49Z",
      "side": 1,
      "message": "for",
      "range": {
        "startLine": 115,
        "startChar": 40,
        "endLine": 115,
        "endChar": 42
      },
      "revId": "91730ad85f86464ec0230890f939642287871cee",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "99a71740_fdef521b",
        "filename": "plat/arm/board/rdn2/rdn2_plat.c",
        "patchSetId": 1
      },
      "lineNbr": 115,
      "author": {
        "id": 1000263
      },
      "writtenOn": "2021-11-26T13:31:49Z",
      "side": 1,
      "message": "Cfg2",
      "range": {
        "startLine": 115,
        "startChar": 49,
        "endLine": 115,
        "endChar": 51
      },
      "revId": "91730ad85f86464ec0230890f939642287871cee",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "0681e293_2dffdcef",
        "filename": "plat/arm/board/rdn2/rdn2_plat.c",
        "patchSetId": 1
      },
      "lineNbr": 115,
      "author": {
        "id": 1000263
      },
      "writtenOn": "2021-11-26T13:31:49Z",
      "side": 1,
      "message": "Should this be rather:\n\"Enabling multi-chip support for RD-N2 variant\\n\" ?",
      "range": {
        "startLine": 115,
        "startChar": 8,
        "endLine": 115,
        "endChar": 51
      },
      "revId": "91730ad85f86464ec0230890f939642287871cee",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}