/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] celloutsig_0_0z;
  wire [17:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [22:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  reg [2:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [13:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_1z[3] & celloutsig_1_0z[11]);
  assign celloutsig_1_17z = ~(celloutsig_1_15z[7] & in_data[126]);
  assign celloutsig_0_5z = ~((celloutsig_0_0z[1] | celloutsig_0_4z[3]) & (celloutsig_0_0z[1] | in_data[82]));
  assign celloutsig_1_5z = celloutsig_1_0z[11:5] + celloutsig_1_0z[20:14];
  assign celloutsig_0_1z = { celloutsig_0_0z[4:1], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[16:0] };
  assign celloutsig_1_10z = { in_data[129:124], celloutsig_1_5z } / { 1'h1, in_data[130:124], celloutsig_1_1z };
  assign celloutsig_0_3z = in_data[91:82] / { 1'h1, celloutsig_0_1z[8:0] };
  assign celloutsig_1_6z = celloutsig_1_0z[20:10] / { 1'h1, celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_0z[22:19] === { celloutsig_1_11z[0], celloutsig_1_11z };
  assign celloutsig_0_4z = in_data[76] ? celloutsig_0_2z[4:1] : celloutsig_0_3z[8:5];
  assign celloutsig_1_4z = celloutsig_1_1z[0] ? { celloutsig_1_1z[2:1], 1'h1, celloutsig_1_1z[4:1], 3'h7 } : in_data[186:177];
  assign celloutsig_1_1z = - in_data[130:126];
  assign celloutsig_1_14z = - { in_data[155], celloutsig_1_11z };
  assign celloutsig_0_6z = in_data[34] & celloutsig_0_0z[4];
  assign celloutsig_1_0z = in_data[135:113] - in_data[175:153];
  assign celloutsig_1_15z = celloutsig_1_10z[9:1] - { in_data[163:159], celloutsig_1_14z };
  assign celloutsig_0_2z = celloutsig_0_1z[5:1] - celloutsig_0_0z[6:2];
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_7z } - { celloutsig_1_0z[21:12], celloutsig_1_1z, celloutsig_1_17z };
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 7'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_0z = in_data[11:5];
  always_latch
    if (!clkin_data[96]) celloutsig_1_9z = 14'h0000;
    else if (clkin_data[32]) celloutsig_1_9z = { celloutsig_1_0z[3:2], celloutsig_1_6z, celloutsig_1_1z[0] };
  always_latch
    if (clkin_data[96]) celloutsig_1_11z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_11z = in_data[155:153];
  assign { out_data[143:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
