// Seed: 3243448172
module module_0;
  assign id_1 = (-1);
  wire id_2;
  wire id_3, id_4 = id_3;
  wire id_5 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_1 = ($display(1'b0 + id_2));
  assign id_3 = -1;
  always id_3 = id_2;
  initial
    @(id_2) begin : LABEL_0
      if (-1'b0) @(posedge 1) id_3 = id_1;
      else;
      if (id_1);
      deassign id_3;
      if (id_1) begin : LABEL_0
        begin : LABEL_0
          begin : LABEL_0
            if (1) if (-1 & -1) id_3 <= "";
          end
        end
      end
    end
  reg id_4 = 1'b0 ? id_4 <-> id_4 : (id_2);
  reg id_5 = id_4;
  module_0 modCall_1 ();
endmodule
