{
  "DESIGN_NAME": "i2c_master_controller",
  "VERILOG_FILES": "i2c_master.sv",

  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 20.0,

  "FP_CORE_UTIL": 45,
  "FP_ASPECT_RATIO": 1.0,
  "FP_CORE_MARGIN": 10,

  "PL_TARGET_DENSITY": 0.50,
  "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,

  "CLOCK_TREE_SYNTH": 1,

  "ROUTING_CORES": 4
}