#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Feb  5 01:53:31 2024
# Process ID: 22212
# Current directory: D:/HWEProjectALLFiles/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log pmod_design_with_uart_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pmod_design_with_uart_wrapper.tcl -notrace
# Log file: D:/HWEProjectALLFiles/project_1/project_1.runs/impl_1/pmod_design_with_uart_wrapper.vdi
# Journal file: D:/HWEProjectALLFiles/project_1/project_1.runs/impl_1\vivado.jou
# Running On: Moataz, OS: Windows, CPU Frequency: 1690 MHz, CPU Physical cores: 4, Host memory: 16889 MB
#-----------------------------------------------------------
source pmod_design_with_uart_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 467.797 ; gain = 201.801
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/HWEProjectALLFiles/Libraries/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:user:axi_i2s_adi:1.2'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/axi_i2s_adi_1.2' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/axi_i2s_adi_1.2
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:axi_ps2:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/axi_ps2_1.0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/axi_ps2_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:clock_forwarder:1.1'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/clock_forwarder' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/clock_forwarder
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:dvi2rgb:2.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/dvi2rgb' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/dvi2rgb
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:hls_contrast_stretch:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/hls_contrast_stretch_1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/hls_contrast_stretch_1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:hls_gamma_correction:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/hls_gamma_correction_1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/hls_gamma_correction_1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:hls_saturation_enhance:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/hls_saturation_enhance_1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/hls_saturation_enhance_1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:MotorFeedback:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/MotorFeedback_1.0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/MotorFeedback_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodACL2:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodACL2_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodACL2_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodACL:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodACL_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodACL_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodAD1:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodAD1_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodAD1_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodAD2:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodAD2_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodAD2_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodAD5:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodAD5_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodAD5_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodALS:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodALS_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodALS_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodAMP2:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodAMP2_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodAMP2_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodAQS:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodAQS_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodAQS_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodBLE:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodBLE_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodBLE_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodBT2:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodBT2_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodBT2_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodCAN:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodCAN_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodCAN_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodCLS:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodCLS_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodCLS_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodCMPS2:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodCMPS2_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodCMPS2_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodCOLOR:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodCOLOR_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodCOLOR_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodDA1:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodDA1_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodDA1_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodDHB1:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodDHB1_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodDHB1_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodDPG1:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodDPG1_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodDPG1_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodENC:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodENC_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodENC_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:user:PmodESP32:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodESP32_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodESP32_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodGPIO:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodGPIO_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodGPIO_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodGPS:1.1'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodGPS_v1_1' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodGPS_v1_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodGYRO:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodGYRO_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodGYRO_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodHYGRO:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodHYGRO_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodHYGRO_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodJSTK2:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodJSTK2_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodJSTK2_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodJSTK:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodJSTK_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodJSTK_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodKYPD:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodKYPD_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodKYPD_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodMAXSONAR:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodMAXSONAR_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodMAXSONAR_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodMTDS:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodMTDS_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodMTDS_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodNAV:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodNAV_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodNAV_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodOLEDrgb:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/pmodOLEDrgb_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/pmodOLEDrgb_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodOLED:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodOLED_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodOLED_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodPIR:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodPIR_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodPIR_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodR2R:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodR2R_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodR2R_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodRTCC:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodRTCC_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodRTCC_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodSD:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodSD_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodSD_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodSF3:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodSF3_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodSF3_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodTC1:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodTC1_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodTC1_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodTMP3:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodTMP3_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodTMP3_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodWIFI:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/PmodWIFI_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/PmodWIFI_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:pmod_bridge:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/Pmod_Bridge_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:pmod_bridge:1.1'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_1' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Pmods/Pmod_Bridge_v1_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PWM:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/PWM_1.0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/PWM_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PWM:2.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/PWM_2.0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/PWM_2.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PWM_Analyzer:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/PWM_Analyzer_1.0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/PWM_Analyzer_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dpvid:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/rgb2dpvid_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/rgb2dpvid_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.4'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/rgb2dvi' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/rgb2dvi
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2vga:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/rgb2vga_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/rgb2vga_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:Sync:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/Sync_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/Sync_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:usb2device:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/usb2device_v1_0' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/usb2device_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:video:video_scaler:1.0'. The one found in IP location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/ip/video_scaler' will take precedence over the same IP in location d:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/ip/video_scaler
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:pmod:1.0'. The one found in location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/if/pmod_v1_0/pmod.xml' will take precedence over the same Interface in location 'd:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/if/pmod_v1_0/pmod.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'd:/HWEProjectALLFiles/Libraries/vivado-library-master/if/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'd:/HWEProjectALLFiles/Libraries/vivado-library-zmod-v1-2019.1-2/if/tmds_v1_0/tmds.xml'
Command: link_design -top pmod_design_with_uart_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodCLS_0_3/pmod_design_with_uart_PmodCLS_0_3.dcp' for cell 'pmod_design_with_uart_i/PmodCLS_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodHYGRO_0_1/pmod_design_with_uart_PmodHYGRO_0_1.dcp' for cell 'pmod_design_with_uart_i/PmodHYGRO_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodPIR_0_0/pmod_design_with_uart_PmodPIR_0_0.dcp' for cell 'pmod_design_with_uart_i/PmodPIR_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodTMP3_0_0/pmod_design_with_uart_PmodTMP3_0_0.dcp' for cell 'pmod_design_with_uart_i/PmodTMP3_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_axi_gpio_0_1/pmod_design_with_uart_axi_gpio_0_1.dcp' for cell 'pmod_design_with_uart_i/axi_SEVENSEG_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_axi_gpio_0_2/pmod_design_with_uart_axi_gpio_0_2.dcp' for cell 'pmod_design_with_uart_i/axi_Switches_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_axi_uartlite_0_0/pmod_design_with_uart_axi_uartlite_0_0.dcp' for cell 'pmod_design_with_uart_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_clk_wiz_1_0/pmod_design_with_uart_clk_wiz_1_0.dcp' for cell 'pmod_design_with_uart_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_mdm_1_0/pmod_design_with_uart_mdm_1_0.dcp' for cell 'pmod_design_with_uart_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_microblaze_0_0/pmod_design_with_uart_microblaze_0_0.dcp' for cell 'pmod_design_with_uart_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_microblaze_0_axi_intc_0/pmod_design_with_uart_microblaze_0_axi_intc_0.dcp' for cell 'pmod_design_with_uart_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_rst_clk_wiz_1_100M_0/pmod_design_with_uart_rst_clk_wiz_1_100M_0.dcp' for cell 'pmod_design_with_uart_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_xbar_0/pmod_design_with_uart_xbar_0.dcp' for cell 'pmod_design_with_uart_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_dlmb_bram_if_cntlr_0/pmod_design_with_uart_dlmb_bram_if_cntlr_0.dcp' for cell 'pmod_design_with_uart_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_dlmb_v10_0/pmod_design_with_uart_dlmb_v10_0.dcp' for cell 'pmod_design_with_uart_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_ilmb_bram_if_cntlr_0/pmod_design_with_uart_ilmb_bram_if_cntlr_0.dcp' for cell 'pmod_design_with_uart_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_ilmb_v10_0/pmod_design_with_uart_ilmb_v10_0.dcp' for cell 'pmod_design_with_uart_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_lmb_bram_0/pmod_design_with_uart_lmb_bram_0.dcp' for cell 'pmod_design_with_uart_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1035.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 436 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_clk_wiz_1_0/pmod_design_with_uart_clk_wiz_1_0_board.xdc] for cell 'pmod_design_with_uart_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_clk_wiz_1_0/pmod_design_with_uart_clk_wiz_1_0_board.xdc] for cell 'pmod_design_with_uart_i/clk_wiz_1/inst'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_clk_wiz_1_0/pmod_design_with_uart_clk_wiz_1_0.xdc] for cell 'pmod_design_with_uart_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_clk_wiz_1_0/pmod_design_with_uart_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_clk_wiz_1_0/pmod_design_with_uart_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1761.336 ; gain = 585.836
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_clk_wiz_1_0/pmod_design_with_uart_clk_wiz_1_0.xdc] for cell 'pmod_design_with_uart_i/clk_wiz_1/inst'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_microblaze_0_0/pmod_design_with_uart_microblaze_0_0.xdc] for cell 'pmod_design_with_uart_i/microblaze_0/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_microblaze_0_0/pmod_design_with_uart_microblaze_0_0.xdc] for cell 'pmod_design_with_uart_i/microblaze_0/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_microblaze_0_axi_intc_0/pmod_design_with_uart_microblaze_0_axi_intc_0.xdc] for cell 'pmod_design_with_uart_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_microblaze_0_axi_intc_0/pmod_design_with_uart_microblaze_0_axi_intc_0.xdc] for cell 'pmod_design_with_uart_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_rst_clk_wiz_1_100M_0/pmod_design_with_uart_rst_clk_wiz_1_100M_0_board.xdc] for cell 'pmod_design_with_uart_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_rst_clk_wiz_1_100M_0/pmod_design_with_uart_rst_clk_wiz_1_100M_0_board.xdc] for cell 'pmod_design_with_uart_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_rst_clk_wiz_1_100M_0/pmod_design_with_uart_rst_clk_wiz_1_100M_0.xdc] for cell 'pmod_design_with_uart_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_rst_clk_wiz_1_100M_0/pmod_design_with_uart_rst_clk_wiz_1_100M_0.xdc] for cell 'pmod_design_with_uart_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_axi_uartlite_0_0/pmod_design_with_uart_axi_uartlite_0_0_board.xdc] for cell 'pmod_design_with_uart_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_axi_uartlite_0_0/pmod_design_with_uart_axi_uartlite_0_0_board.xdc] for cell 'pmod_design_with_uart_i/axi_uartlite_0/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_axi_uartlite_0_0/pmod_design_with_uart_axi_uartlite_0_0.xdc] for cell 'pmod_design_with_uart_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_axi_uartlite_0_0/pmod_design_with_uart_axi_uartlite_0_0.xdc] for cell 'pmod_design_with_uart_i/axi_uartlite_0/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_axi_gpio_0_1/pmod_design_with_uart_axi_gpio_0_1_board.xdc] for cell 'pmod_design_with_uart_i/axi_SEVENSEG_0/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_axi_gpio_0_1/pmod_design_with_uart_axi_gpio_0_1_board.xdc] for cell 'pmod_design_with_uart_i/axi_SEVENSEG_0/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_axi_gpio_0_1/pmod_design_with_uart_axi_gpio_0_1.xdc] for cell 'pmod_design_with_uart_i/axi_SEVENSEG_0/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_axi_gpio_0_1/pmod_design_with_uart_axi_gpio_0_1.xdc] for cell 'pmod_design_with_uart_i/axi_SEVENSEG_0/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodTMP3_0_0/src/PmodTMP3_pmod_bridge_0_0/PmodTMP3_pmod_bridge_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodTMP3_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodTMP3_0_0/src/PmodTMP3_pmod_bridge_0_0/PmodTMP3_pmod_bridge_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodTMP3_0/inst/pmod_bridge_0/inst'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodTMP3_0_0/src/PmodTMP3_axi_iic_0_0/PmodTMP3_axi_iic_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodTMP3_0/inst/axi_iic_0/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodTMP3_0_0/src/PmodTMP3_axi_iic_0_0/PmodTMP3_axi_iic_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodTMP3_0/inst/axi_iic_0/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodTMP3_0_0/pmod_design_with_uart_PmodTMP3_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodTMP3_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodTMP3_0_0/pmod_design_with_uart_PmodTMP3_0_0_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodTMP3_0_0/pmod_design_with_uart_PmodTMP3_0_0_board.xdc:4]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodTMP3_0_0/pmod_design_with_uart_PmodTMP3_0_0_board.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodTMP3_0_0/pmod_design_with_uart_PmodTMP3_0_0_board.xdc:8]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodTMP3_0_0/pmod_design_with_uart_PmodTMP3_0_0_board.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodTMP3_0_0/pmod_design_with_uart_PmodTMP3_0_0_board.xdc:10]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodTMP3_0_0/pmod_design_with_uart_PmodTMP3_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodTMP3_0/inst'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodHYGRO_0_1/src/PmodHYGRO_pmod_bridge_0_0/PmodHYGRO_pmod_bridge_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodHYGRO_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodHYGRO_0_1/src/PmodHYGRO_pmod_bridge_0_0/PmodHYGRO_pmod_bridge_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodHYGRO_0/inst/pmod_bridge_0/inst'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodHYGRO_0_1/src/PmodHYGRO_axi_timer_0_0/PmodHYGRO_axi_timer_0_0.xdc] for cell 'pmod_design_with_uart_i/PmodHYGRO_0/inst/axi_timer_0/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodHYGRO_0_1/src/PmodHYGRO_axi_timer_0_0/PmodHYGRO_axi_timer_0_0.xdc] for cell 'pmod_design_with_uart_i/PmodHYGRO_0/inst/axi_timer_0/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodHYGRO_0_1/src/PmodHYGRO_axi_iic_0_0/PmodHYGRO_axi_iic_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodHYGRO_0/inst/axi_iic_0/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodHYGRO_0_1/src/PmodHYGRO_axi_iic_0_0/PmodHYGRO_axi_iic_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodHYGRO_0/inst/axi_iic_0/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodHYGRO_0_1/pmod_design_with_uart_PmodHYGRO_0_1_board.xdc] for cell 'pmod_design_with_uart_i/PmodHYGRO_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodHYGRO_0_1/pmod_design_with_uart_PmodHYGRO_0_1_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodHYGRO_0_1/pmod_design_with_uart_PmodHYGRO_0_1_board.xdc:4]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodHYGRO_0_1/pmod_design_with_uart_PmodHYGRO_0_1_board.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodHYGRO_0_1/pmod_design_with_uart_PmodHYGRO_0_1_board.xdc:10]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodHYGRO_0_1/pmod_design_with_uart_PmodHYGRO_0_1_board.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodHYGRO_0_1/pmod_design_with_uart_PmodHYGRO_0_1_board.xdc:12]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodHYGRO_0_1/pmod_design_with_uart_PmodHYGRO_0_1_board.xdc] for cell 'pmod_design_with_uart_i/PmodHYGRO_0/inst'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_axi_gpio_0_2/pmod_design_with_uart_axi_gpio_0_2_board.xdc] for cell 'pmod_design_with_uart_i/axi_Switches_0/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_axi_gpio_0_2/pmod_design_with_uart_axi_gpio_0_2_board.xdc] for cell 'pmod_design_with_uart_i/axi_Switches_0/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_axi_gpio_0_2/pmod_design_with_uart_axi_gpio_0_2.xdc] for cell 'pmod_design_with_uart_i/axi_Switches_0/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_axi_gpio_0_2/pmod_design_with_uart_axi_gpio_0_2.xdc] for cell 'pmod_design_with_uart_i/axi_Switches_0/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodCLS_0_3/src/PmodCLS_axi_quad_spi_0_0/PmodCLS_axi_quad_spi_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodCLS_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodCLS_0_3/src/PmodCLS_axi_quad_spi_0_0/PmodCLS_axi_quad_spi_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodCLS_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodCLS_0_3/src/PmodCLS_axi_quad_spi_0_0/PmodCLS_axi_quad_spi_0_0.xdc] for cell 'pmod_design_with_uart_i/PmodCLS_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodCLS_0_3/src/PmodCLS_axi_quad_spi_0_0/PmodCLS_axi_quad_spi_0_0.xdc] for cell 'pmod_design_with_uart_i/PmodCLS_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodCLS_0_3/src/PmodCLS_pmod_bridge_0_0/PmodCLS_pmod_bridge_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodCLS_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodCLS_0_3/src/PmodCLS_pmod_bridge_0_0/PmodCLS_pmod_bridge_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodCLS_0/inst/pmod_bridge_0/inst'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodCLS_0_3/pmod_design_with_uart_PmodCLS_0_3_board.xdc] for cell 'pmod_design_with_uart_i/PmodCLS_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodCLS_0_3/pmod_design_with_uart_PmodCLS_0_3_board.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodCLS_0_3/pmod_design_with_uart_PmodCLS_0_3_board.xdc:8]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodCLS_0_3/pmod_design_with_uart_PmodCLS_0_3_board.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodCLS_0_3/pmod_design_with_uart_PmodCLS_0_3_board.xdc:10]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodCLS_0_3/pmod_design_with_uart_PmodCLS_0_3_board.xdc] for cell 'pmod_design_with_uart_i/PmodCLS_0/inst'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodPIR_0_0/src/PmodPIR_axi_gpio_0_0/PmodPIR_axi_gpio_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodPIR_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodPIR_0_0/src/PmodPIR_axi_gpio_0_0/PmodPIR_axi_gpio_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodPIR_0/inst/axi_gpio_0/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodPIR_0_0/src/PmodPIR_axi_gpio_0_0/PmodPIR_axi_gpio_0_0.xdc] for cell 'pmod_design_with_uart_i/PmodPIR_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodPIR_0_0/src/PmodPIR_axi_gpio_0_0/PmodPIR_axi_gpio_0_0.xdc] for cell 'pmod_design_with_uart_i/PmodPIR_0/inst/axi_gpio_0/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodPIR_0_0/src/PmodPIR_pmod_bridge_0_0/PmodPIR_pmod_bridge_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodPIR_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodPIR_0_0/src/PmodPIR_pmod_bridge_0_0/PmodPIR_pmod_bridge_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodPIR_0/inst/pmod_bridge_0/inst'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodPIR_0_0/pmod_design_with_uart_PmodPIR_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodPIR_0/inst'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodPIR_0_0/pmod_design_with_uart_PmodPIR_0_0_board.xdc] for cell 'pmod_design_with_uart_i/PmodPIR_0/inst'
Parsing XDC File [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/HWEProjectALLFiles/project_1/project_1.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_mdm_1_0/pmod_design_with_uart_mdm_1_0.xdc] for cell 'pmod_design_with_uart_i/mdm_1/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_mdm_1_0/pmod_design_with_uart_mdm_1_0.xdc] for cell 'pmod_design_with_uart_i/mdm_1/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_microblaze_0_axi_intc_0/pmod_design_with_uart_microblaze_0_axi_intc_0_clocks.xdc] for cell 'pmod_design_with_uart_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_microblaze_0_axi_intc_0/pmod_design_with_uart_microblaze_0_axi_intc_0_clocks.xdc] for cell 'pmod_design_with_uart_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodCLS_0_3/src/PmodCLS_axi_quad_spi_0_0/PmodCLS_axi_quad_spi_0_0_clocks.xdc] for cell 'pmod_design_with_uart_i/PmodCLS_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_PmodCLS_0_3/src/PmodCLS_axi_quad_spi_0_0/PmodCLS_axi_quad_spi_0_0_clocks.xdc] for cell 'pmod_design_with_uart_i/PmodCLS_0/inst/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pmod_design_with_uart_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pmod_design_with_uart_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pmod_design_with_uart_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pmod_design_with_uart_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pmod_design_with_uart_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pmod_design_with_uart_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pmod_design_with_uart_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pmod_design_with_uart_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'pmod_design_with_uart_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/HWEProjectALLFiles/project_1/project_1.gen/sources_1/bd/pmod_design_with_uart/ip/pmod_design_with_uart_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1761.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 166 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

33 Infos, 84 Warnings, 32 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1761.336 ; gain = 1205.410
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1761.336 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d0618020

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.598 . Memory (MB): peak = 1761.336 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 21 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 28eb982e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.558 . Memory (MB): peak = 2065.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 200 cells and removed 300 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a570ecb0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.633 . Memory (MB): peak = 2065.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 77 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f4c306d1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.989 . Memory (MB): peak = 2065.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 231 cells
INFO: [Opt 31-1021] In phase Sweep, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG pmod_design_with_uart_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net pmod_design_with_uart_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 24701ec85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2065.457 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2145a2bfc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2065.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24ca887a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2065.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             200  |             300  |                                             27  |
|  Constant propagation         |              22  |              77  |                                              2  |
|  Sweep                        |              16  |             231  |                                              6  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2065.457 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1defe5f87

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2065.457 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1defe5f87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 2210.844 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1defe5f87

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2210.844 ; gain = 145.387

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1defe5f87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2210.844 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2210.844 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1defe5f87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2210.844 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 84 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2210.844 ; gain = 449.508
INFO: [runtcl-4] Executing : report_drc -file pmod_design_with_uart_wrapper_drc_opted.rpt -pb pmod_design_with_uart_wrapper_drc_opted.pb -rpx pmod_design_with_uart_wrapper_drc_opted.rpx
Command: report_drc -file pmod_design_with_uart_wrapper_drc_opted.rpt -pb pmod_design_with_uart_wrapper_drc_opted.pb -rpx pmod_design_with_uart_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/HWEProjectALLFiles/project_1/project_1.runs/impl_1/pmod_design_with_uart_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2210.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/HWEProjectALLFiles/project_1/project_1.runs/impl_1/pmod_design_with_uart_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2210.844 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2210.844 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18412b89a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2210.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11f75a3cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a5d9cfdd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a5d9cfdd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2210.844 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a5d9cfdd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a1454e91

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1cc61c6b4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1cc61c6b4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ad23755c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 280 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 107 nets or LUTs. Breaked 0 LUT, combined 107 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2210.844 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            107  |                   107  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            107  |                   107  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 11f2cee52

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2210.844 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 14c568585

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2210.844 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14c568585

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15fa2f1eb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d487f126

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ca9b601e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e865645c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11c9e747d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 111d7b78e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 177117433

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2210.844 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 177117433

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c218d3d7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.165 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 119f4f0cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.717 . Memory (MB): peak = 2210.844 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 119f4f0cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.857 . Memory (MB): peak = 2210.844 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: c218d3d7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.165. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17c0d26f8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2210.844 ; gain = 0.000

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2210.844 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 17c0d26f8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17c0d26f8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17c0d26f8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2210.844 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 17c0d26f8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2210.844 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2210.844 ; gain = 0.000

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2210.844 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c8575b97

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2210.844 ; gain = 0.000
Ending Placer Task | Checksum: 10b537e7e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2210.844 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 84 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 2210.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file pmod_design_with_uart_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 2210.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file pmod_design_with_uart_wrapper_utilization_placed.rpt -pb pmod_design_with_uart_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pmod_design_with_uart_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2210.844 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2210.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/HWEProjectALLFiles/project_1/project_1.runs/impl_1/pmod_design_with_uart_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2210.844 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2210.844 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 84 Warnings, 32 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2210.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/HWEProjectALLFiles/project_1/project_1.runs/impl_1/pmod_design_with_uart_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2210.844 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 94de51a9 ConstDB: 0 ShapeSum: 76752cd5 RouteDB: 0
Post Restoration Checksum: NetGraph: 9afb875c | NumContArr: 5389e658 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1078fc361

Time (s): cpu = 00:01:02 ; elapsed = 00:01:00 . Memory (MB): peak = 2318.688 ; gain = 107.844

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1078fc361

Time (s): cpu = 00:01:02 ; elapsed = 00:01:00 . Memory (MB): peak = 2318.688 ; gain = 107.844

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1078fc361

Time (s): cpu = 00:01:02 ; elapsed = 00:01:00 . Memory (MB): peak = 2318.688 ; gain = 107.844
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b64c62c5

Time (s): cpu = 00:01:11 ; elapsed = 00:01:06 . Memory (MB): peak = 2329.754 ; gain = 118.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.346  | TNS=0.000  | WHS=-0.152 | THS=-91.419|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00365583 %
  Global Horizontal Routing Utilization  = 0.00383632 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5743
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5743
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 280e95aaa

Time (s): cpu = 00:01:16 ; elapsed = 00:01:09 . Memory (MB): peak = 2329.754 ; gain = 118.910

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 280e95aaa

Time (s): cpu = 00:01:16 ; elapsed = 00:01:09 . Memory (MB): peak = 2329.754 ; gain = 118.910
Phase 3 Initial Routing | Checksum: 1788a40cf

Time (s): cpu = 00:01:43 ; elapsed = 00:01:24 . Memory (MB): peak = 2367.973 ; gain = 157.129

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 620
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.285  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16b051f11

Time (s): cpu = 00:02:03 ; elapsed = 00:01:39 . Memory (MB): peak = 2367.973 ; gain = 157.129

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.285  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19519b7e2

Time (s): cpu = 00:02:04 ; elapsed = 00:01:40 . Memory (MB): peak = 2367.973 ; gain = 157.129
Phase 4 Rip-up And Reroute | Checksum: 19519b7e2

Time (s): cpu = 00:02:04 ; elapsed = 00:01:40 . Memory (MB): peak = 2367.973 ; gain = 157.129

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 139b08663

Time (s): cpu = 00:02:05 ; elapsed = 00:01:41 . Memory (MB): peak = 2367.973 ; gain = 157.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.293  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 139b08663

Time (s): cpu = 00:02:05 ; elapsed = 00:01:41 . Memory (MB): peak = 2367.973 ; gain = 157.129

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 139b08663

Time (s): cpu = 00:02:05 ; elapsed = 00:01:41 . Memory (MB): peak = 2367.973 ; gain = 157.129
Phase 5 Delay and Skew Optimization | Checksum: 139b08663

Time (s): cpu = 00:02:05 ; elapsed = 00:01:41 . Memory (MB): peak = 2367.973 ; gain = 157.129

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 111832334

Time (s): cpu = 00:02:07 ; elapsed = 00:01:42 . Memory (MB): peak = 2367.973 ; gain = 157.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.293  | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: dd157e59

Time (s): cpu = 00:02:07 ; elapsed = 00:01:42 . Memory (MB): peak = 2367.973 ; gain = 157.129
Phase 6 Post Hold Fix | Checksum: dd157e59

Time (s): cpu = 00:02:07 ; elapsed = 00:01:42 . Memory (MB): peak = 2367.973 ; gain = 157.129

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.17535 %
  Global Horizontal Routing Utilization  = 1.5255 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e1e42c76

Time (s): cpu = 00:02:07 ; elapsed = 00:01:42 . Memory (MB): peak = 2367.973 ; gain = 157.129

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e1e42c76

Time (s): cpu = 00:02:07 ; elapsed = 00:01:42 . Memory (MB): peak = 2367.973 ; gain = 157.129

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 787a970d

Time (s): cpu = 00:02:08 ; elapsed = 00:01:43 . Memory (MB): peak = 2367.973 ; gain = 157.129

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.293  | TNS=0.000  | WHS=0.062  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 787a970d

Time (s): cpu = 00:02:10 ; elapsed = 00:01:44 . Memory (MB): peak = 2367.973 ; gain = 157.129
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 13ea95bce

Time (s): cpu = 00:02:10 ; elapsed = 00:01:44 . Memory (MB): peak = 2367.973 ; gain = 157.129

Time (s): cpu = 00:02:10 ; elapsed = 00:01:44 . Memory (MB): peak = 2367.973 ; gain = 157.129

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 84 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:15 ; elapsed = 00:01:47 . Memory (MB): peak = 2367.973 ; gain = 157.129
INFO: [runtcl-4] Executing : report_drc -file pmod_design_with_uart_wrapper_drc_routed.rpt -pb pmod_design_with_uart_wrapper_drc_routed.pb -rpx pmod_design_with_uart_wrapper_drc_routed.rpx
Command: report_drc -file pmod_design_with_uart_wrapper_drc_routed.rpt -pb pmod_design_with_uart_wrapper_drc_routed.pb -rpx pmod_design_with_uart_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/HWEProjectALLFiles/project_1/project_1.runs/impl_1/pmod_design_with_uart_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pmod_design_with_uart_wrapper_methodology_drc_routed.rpt -pb pmod_design_with_uart_wrapper_methodology_drc_routed.pb -rpx pmod_design_with_uart_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pmod_design_with_uart_wrapper_methodology_drc_routed.rpt -pb pmod_design_with_uart_wrapper_methodology_drc_routed.pb -rpx pmod_design_with_uart_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/HWEProjectALLFiles/project_1/project_1.runs/impl_1/pmod_design_with_uart_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2380.371 ; gain = 12.398
INFO: [runtcl-4] Executing : report_power -file pmod_design_with_uart_wrapper_power_routed.rpt -pb pmod_design_with_uart_wrapper_power_summary_routed.pb -rpx pmod_design_with_uart_wrapper_power_routed.rpx
Command: report_power -file pmod_design_with_uart_wrapper_power_routed.rpt -pb pmod_design_with_uart_wrapper_power_summary_routed.pb -rpx pmod_design_with_uart_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
132 Infos, 85 Warnings, 32 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2380.512 ; gain = 0.141
INFO: [runtcl-4] Executing : report_route_status -file pmod_design_with_uart_wrapper_route_status.rpt -pb pmod_design_with_uart_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file pmod_design_with_uart_wrapper_timing_summary_routed.rpt -pb pmod_design_with_uart_wrapper_timing_summary_routed.pb -rpx pmod_design_with_uart_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file pmod_design_with_uart_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file pmod_design_with_uart_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pmod_design_with_uart_wrapper_bus_skew_routed.rpt -pb pmod_design_with_uart_wrapper_bus_skew_routed.pb -rpx pmod_design_with_uart_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2400.613 ; gain = 20.102
INFO: [Common 17-1381] The checkpoint 'D:/HWEProjectALLFiles/project_1/project_1.runs/impl_1/pmod_design_with_uart_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2400.613 ; gain = 20.102
INFO: [Common 17-206] Exiting Vivado at Mon Feb  5 01:57:51 2024...
