Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar  9 21:05:19 2018
| Host         : AKUL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mode_8num_8bit_control_sets_placed.rpt
| Design       : mode_8num_8bit
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             138 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              86 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------+----------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal  |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------+----------------------+------------------+----------------+
|  Clk_IBUF_BUFG | n2[7]_i_1_n_0   | cnt2[7]_i_1_n_0      |                2 |              7 |
|  Clk_IBUF_BUFG | n2[7]_i_1_n_0   | cnt1[7]_i_1_n_0      |                2 |              7 |
|  Clk_IBUF_BUFG | ram1_1_reg[0]0  | ram1_1[0][7]_i_1_n_0 |                3 |              8 |
|  Clk_IBUF_BUFG | ram1_1_reg[5]0  | ram1_1[5][7]_i_1_n_0 |                4 |              8 |
|  Clk_IBUF_BUFG | ram1_1_reg[9]0  |                      |                5 |              8 |
|  Clk_IBUF_BUFG | ram1_1_reg[2]0  | ram1_1[2][7]_i_1_n_0 |                1 |              8 |
|  Clk_IBUF_BUFG | ram1_1_reg[15]0 |                      |                1 |              8 |
|  Clk_IBUF_BUFG | ram1_1_reg[8]0  | ram1_1[8][7]_i_1_n_0 |                2 |              8 |
|  Clk_IBUF_BUFG | we_IBUF         |                      |                4 |              8 |
|  Clk_IBUF_BUFG | ram1_1_reg[14]0 |                      |                2 |              8 |
|  Clk_IBUF_BUFG | ram1_1_reg[10]0 |                      |                1 |              8 |
|  Clk_IBUF_BUFG | ram1_1_reg[1]0  | ram1_1[1][7]_i_1_n_0 |                1 |              8 |
|  Clk_IBUF_BUFG | ram1_1_reg[6]0  | ram1_1[6][7]_i_1_n_0 |                2 |              8 |
|  Clk_IBUF_BUFG | ram1_1_reg[12]0 |                      |                2 |              8 |
|  Clk_IBUF_BUFG | ram1_1_reg[4]0  | ram1_1[4][7]_i_1_n_0 |                1 |              8 |
|  Clk_IBUF_BUFG | ram1_1_reg[3]0  | ram1_1[3][7]_i_1_n_0 |                2 |              8 |
|  Clk_IBUF_BUFG | ram1_1_reg[13]0 |                      |                2 |              8 |
|  Clk_IBUF_BUFG | ram1_1_reg[7]0  | ram1_1[7][7]_i_1_n_0 |                2 |              8 |
|  Clk_IBUF_BUFG | ram1_1_reg[11]0 |                      |                1 |              8 |
|  Clk_IBUF_BUFG | n2[7]_i_1_n_0   |                      |               16 |             74 |
+----------------+-----------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 7      |                     2 |
| 8      |                    17 |
| 16+    |                     1 |
+--------+-----------------------+


