# Maintainer: Felix Yan <felixonmars@archlinux.org>
# Contributor: Marcin (CTRL) Wieczorek <marcin@marcin.co>
# Contributor: Jeffrey Tolar <tolar.jeffrey at gmail dot com>

pkgname=verilator
pkgver=4.030
pkgrel=1
pkgdesc='The fastest free Verilog HDL simulator'
url='https://www.veripool.org/projects/verilator/wiki/Intro'
arch=('x86_64')
license=('LGPL')
depends=('gcc-libs')
makedepends=('gcc')
source=("https://www.veripool.org/ftp/verilator-$pkgver.tgz")
sha512sums=('5e1ab57a8ed51b04f6c97798c13f2f3ae24aa1ec2a2b8c9ae98099b16b2f7e9b21171412391832239464d3ad71f8f89b685a20eaa77c005b386a1db6eae02da7')

build() {
  cd verilator-$pkgver

  ./configure --prefix=/usr
  make
}

package() {
  cd verilator-$pkgver

  make install DESTDIR="$pkgdir"
}
