Analysis & Synthesis report for DE2_Default
Sun Dec 18 19:31:28 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Dec 18 19:31:28 2016               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE2_Default                                     ;
; Top-level Entity Name              ; top_level                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; top_level          ; DE2_Default        ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 18 19:31:27 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Default -c DE2_Default
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file hdlcoderfftdit/twiddletable.vhd
    Info (12022): Found design unit 1: TwiddleTable-rtl
    Info (12023): Found entity 1: TwiddleTable
Info (12021): Found 1 design units, including 0 entities, in source file hdlcoderfftdit/hdlfftdut_pkg.vhd
    Info (12022): Found design unit 1: HDLFFTDUT_pkg
Info (12021): Found 2 design units, including 1 entities, in source file hdlcoderfftdit/hdlfftdut.vhd
    Info (12022): Found design unit 1: HDLFFTDUT-rtl
    Info (12023): Found entity 1: HDLFFTDUT
Info (12021): Found 2 design units, including 1 entities, in source file hdlcoderfftdit/hdl_fft.vhd
    Info (12022): Found design unit 1: HDL_FFT-rtl
    Info (12023): Found entity 1: HDL_FFT
Info (12021): Found 2 design units, including 1 entities, in source file hdlcoderfftdit/fftlogic.vhd
    Info (12022): Found design unit 1: FFTLogic-rtl
    Info (12023): Found entity 1: FFTLogic
Info (12021): Found 2 design units, including 1 entities, in source file hdlcoderfftdit/dualportram0.vhd
    Info (12022): Found design unit 1: DualPortRam0-rtl
    Info (12023): Found entity 1: DualPortRam0
Info (12021): Found 2 design units, including 1 entities, in source file hdlcoderfftdit/dualportram.vhd
    Info (12022): Found design unit 1: DualPortRam-rtl
    Info (12023): Found entity 1: DualPortRam
Info (12021): Found 2 design units, including 1 entities, in source file hdlcoderfftdit/butterfly.vhd
    Info (12022): Found design unit 1: Butterfly-rtl
    Info (12023): Found entity 1: Butterfly
Info (12021): Found 1 design units, including 1 entities, in source file src/color_map.v
    Info (12023): Found entity 1: color_map
Info (12021): Found 1 design units, including 1 entities, in source file src/screen_test.v
    Info (12023): Found entity 1: screen_test
Info (12021): Found 1 design units, including 1 entities, in source file src/show_square.v
    Info (12023): Found entity 1: show_square
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file de2_default.v
    Info (12023): Found entity 1: DE2_Default
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL
Info (12021): Found 1 design units, including 1 entities, in source file video_generator.bdf
    Info (12023): Found entity 1: video_generator
Info (12021): Found 1 design units, including 1 entities, in source file mult10.v
    Info (12023): Found entity 1: mult10
Info (12021): Found 1 design units, including 1 entities, in source file add10.v
    Info (12023): Found entity 1: add10
Info (12021): Found 1 design units, including 1 entities, in source file sub10.v
    Info (12023): Found entity 1: sub10
Info (12021): Found 1 design units, including 1 entities, in source file compar_eq.v
    Info (12023): Found entity 1: compare_eq
Info (12021): Found 1 design units, including 1 entities, in source file compare_lt.v
    Info (12023): Found entity 1: compare_lt
Info (12021): Found 1 design units, including 1 entities, in source file const_4.v
    Info (12023): Found entity 1: const4
Info (12021): Found 1 design units, including 1 entities, in source file 2mux1_4.v
    Info (12023): Found entity 1: mux1_2_4
Info (12021): Found 1 design units, including 1 entities, in source file top_level.bdf
    Info (12023): Found entity 1: top_level
Info (12021): Found 3 design units, including 1 entities, in source file graph_display.vhd
    Info (12022): Found design unit 1: graph_data_parameters
    Info (12022): Found design unit 2: graph_display-arch
    Info (12023): Found entity 1: graph_display
Info (12021): Found 2 design units, including 1 entities, in source file switch_to_array.vhd
    Info (12022): Found design unit 1: switch_to_array-arch
    Info (12023): Found entity 1: switch_to_array
Error (10839): Verilog HDL error at DE2_Default.v(177): declaring multiple packed array dimensions is a SystemVerilog feature File: C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v Line: 177
Info (144001): Generated suppressed messages file C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings
    Error: Peak virtual memory: 523 megabytes
    Error: Processing ended: Sun Dec 18 19:31:29 2016
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.map.smsg.


