INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fpga/DSED_G1/P3/lab3_2_1/lab3_2_1.srcs/sources_1/new/lab3_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fpga/DSED_G1/P3/lab3_2_1/lab3_2_1.srcs/sim_1/new/lab3_2_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3_2_1_tb
