# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../memory/memory.srcs/sim_1/new/memoryTB.vhd" \

# Do not sort compile order
nosort
