#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jan 25 14:05:58 2025
# Process ID: 5260
# Current directory: C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13804 C:\Users\dolub\Desktop\fpga\Proje_dosyalari\project_14\project_14.xpr
# Log file: C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/vivado.log
# Journal file: C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
update_files -from_files C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc -to_files C:/Users/dolub/Desktop/master.xdc -filesets [get_filesets *]
set_property target_constrs_file C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc [current_fileset -constrset]
synth_design -rtl -name rtl_1
close_design
create_ip -name fir_compiler -vendor xilinx.com -library ip -version 7.2 -module_name fir_compiler_0 -dir c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip
set_property -dict [list CONFIG.Sample_Frequency {0.1} CONFIG.Clock_Frequency {100.0} CONFIG.Quantization {Quantize_Only} CONFIG.Coefficient_Width {20} CONFIG.BestPrecision {false} CONFIG.Output_Rounding_Mode {Truncate_LSBs} CONFIG.Output_Width {24} CONFIG.Coefficient_Fractional_Bits {12} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {16} CONFIG.Output_Rounding_Mode {Truncate_LSBs} CONFIG.Output_Width {24} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate}] [get_ips fir_compiler_0]
generate_target {instantiation_template} [get_files c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
launch_runs -jobs 8 fir_compiler_0_synth_1
export_simulation -of_objects [get_files c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
refresh_design
update_compile_order -fileset sources_1
refresh_design
close_design
synth_design -rtl -name rtl_1
