-o C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/compile -lc C:/Users/user/Documents/Verilog/PipelineProcessorDesign/library.cfg -fl C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/projlib.cfg -pli "C:/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/alu/ALU.v C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/data_memory/DataMemoryTestbench.v C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/data_memory/DataMemory.v C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/instruction_memory/InstructionMemory.v C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/register_file/RegisterFile.v C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/control_unit/ControlUnit.v C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/integration/parameter.v C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/integration/ClockGenerator.v C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/integration/PipelineProcessor.v C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/stages/IFStage.v C:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/utilities/PC.v 