// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TageBranchPredictorBank_boom(
  input          clock,
                 reset,
                 io_f0_valid,
  input  [39:0]  io_f0_pc,
  input  [63:0]  io_f1_ghist,
  input          io_resp_in_0_f1_0_taken,
                 io_resp_in_0_f1_0_is_br,
                 io_resp_in_0_f1_0_is_jal,
                 io_resp_in_0_f1_0_predicted_pc_valid,
  input  [39:0]  io_resp_in_0_f1_0_predicted_pc_bits,
  input          io_resp_in_0_f1_1_taken,
                 io_resp_in_0_f1_1_is_br,
                 io_resp_in_0_f1_1_is_jal,
                 io_resp_in_0_f1_1_predicted_pc_valid,
  input  [39:0]  io_resp_in_0_f1_1_predicted_pc_bits,
  input          io_resp_in_0_f1_2_taken,
                 io_resp_in_0_f1_2_is_br,
                 io_resp_in_0_f1_2_is_jal,
                 io_resp_in_0_f1_2_predicted_pc_valid,
  input  [39:0]  io_resp_in_0_f1_2_predicted_pc_bits,
  input          io_resp_in_0_f1_3_taken,
                 io_resp_in_0_f1_3_is_br,
                 io_resp_in_0_f1_3_is_jal,
                 io_resp_in_0_f1_3_predicted_pc_valid,
  input  [39:0]  io_resp_in_0_f1_3_predicted_pc_bits,
  input          io_resp_in_0_f2_0_taken,
                 io_resp_in_0_f2_0_is_br,
                 io_resp_in_0_f2_0_is_jal,
                 io_resp_in_0_f2_0_predicted_pc_valid,
  input  [39:0]  io_resp_in_0_f2_0_predicted_pc_bits,
  input          io_resp_in_0_f2_1_taken,
                 io_resp_in_0_f2_1_is_br,
                 io_resp_in_0_f2_1_is_jal,
                 io_resp_in_0_f2_1_predicted_pc_valid,
  input  [39:0]  io_resp_in_0_f2_1_predicted_pc_bits,
  input          io_resp_in_0_f2_2_taken,
                 io_resp_in_0_f2_2_is_br,
                 io_resp_in_0_f2_2_is_jal,
                 io_resp_in_0_f2_2_predicted_pc_valid,
  input  [39:0]  io_resp_in_0_f2_2_predicted_pc_bits,
  input          io_resp_in_0_f2_3_taken,
                 io_resp_in_0_f2_3_is_br,
                 io_resp_in_0_f2_3_is_jal,
                 io_resp_in_0_f2_3_predicted_pc_valid,
  input  [39:0]  io_resp_in_0_f2_3_predicted_pc_bits,
  input          io_resp_in_0_f3_0_taken,
                 io_resp_in_0_f3_0_is_br,
                 io_resp_in_0_f3_0_is_jal,
                 io_resp_in_0_f3_0_predicted_pc_valid,
  input  [39:0]  io_resp_in_0_f3_0_predicted_pc_bits,
  input          io_resp_in_0_f3_1_taken,
                 io_resp_in_0_f3_1_is_br,
                 io_resp_in_0_f3_1_is_jal,
                 io_resp_in_0_f3_1_predicted_pc_valid,
  input  [39:0]  io_resp_in_0_f3_1_predicted_pc_bits,
  input          io_resp_in_0_f3_2_taken,
                 io_resp_in_0_f3_2_is_br,
                 io_resp_in_0_f3_2_is_jal,
                 io_resp_in_0_f3_2_predicted_pc_valid,
  input  [39:0]  io_resp_in_0_f3_2_predicted_pc_bits,
  input          io_resp_in_0_f3_3_taken,
                 io_resp_in_0_f3_3_is_br,
                 io_resp_in_0_f3_3_is_jal,
                 io_resp_in_0_f3_3_predicted_pc_valid,
  input  [39:0]  io_resp_in_0_f3_3_predicted_pc_bits,
  input          io_update_valid,
                 io_update_bits_is_mispredict_update,
                 io_update_bits_is_repair_update,
  input  [3:0]   io_update_bits_btb_mispredicts,
  input  [39:0]  io_update_bits_pc,
  input  [3:0]   io_update_bits_br_mask,
  input          io_update_bits_cfi_idx_valid,
  input  [1:0]   io_update_bits_cfi_idx_bits,
  input          io_update_bits_cfi_taken,
                 io_update_bits_cfi_mispredicted,
  input  [63:0]  io_update_bits_ghist,
  input  [119:0] io_update_bits_meta,
  output         io_resp_f1_0_taken,
                 io_resp_f1_0_is_br,
                 io_resp_f1_0_is_jal,
                 io_resp_f1_0_predicted_pc_valid,
  output [39:0]  io_resp_f1_0_predicted_pc_bits,
  output         io_resp_f1_1_taken,
                 io_resp_f1_1_is_br,
                 io_resp_f1_1_is_jal,
                 io_resp_f1_1_predicted_pc_valid,
  output [39:0]  io_resp_f1_1_predicted_pc_bits,
  output         io_resp_f1_2_taken,
                 io_resp_f1_2_is_br,
                 io_resp_f1_2_is_jal,
                 io_resp_f1_2_predicted_pc_valid,
  output [39:0]  io_resp_f1_2_predicted_pc_bits,
  output         io_resp_f1_3_taken,
                 io_resp_f1_3_is_br,
                 io_resp_f1_3_is_jal,
                 io_resp_f1_3_predicted_pc_valid,
  output [39:0]  io_resp_f1_3_predicted_pc_bits,
  output         io_resp_f2_0_taken,
                 io_resp_f2_0_is_br,
                 io_resp_f2_0_is_jal,
                 io_resp_f2_0_predicted_pc_valid,
  output [39:0]  io_resp_f2_0_predicted_pc_bits,
  output         io_resp_f2_1_taken,
                 io_resp_f2_1_is_br,
                 io_resp_f2_1_is_jal,
                 io_resp_f2_1_predicted_pc_valid,
  output [39:0]  io_resp_f2_1_predicted_pc_bits,
  output         io_resp_f2_2_taken,
                 io_resp_f2_2_is_br,
                 io_resp_f2_2_is_jal,
                 io_resp_f2_2_predicted_pc_valid,
  output [39:0]  io_resp_f2_2_predicted_pc_bits,
  output         io_resp_f2_3_taken,
                 io_resp_f2_3_is_br,
                 io_resp_f2_3_is_jal,
                 io_resp_f2_3_predicted_pc_valid,
  output [39:0]  io_resp_f2_3_predicted_pc_bits,
  output         io_resp_f3_0_taken,
                 io_resp_f3_0_is_br,
                 io_resp_f3_0_is_jal,
                 io_resp_f3_0_predicted_pc_valid,
  output [39:0]  io_resp_f3_0_predicted_pc_bits,
  output         io_resp_f3_1_taken,
                 io_resp_f3_1_is_br,
                 io_resp_f3_1_is_jal,
                 io_resp_f3_1_predicted_pc_valid,
  output [39:0]  io_resp_f3_1_predicted_pc_bits,
  output         io_resp_f3_2_taken,
                 io_resp_f3_2_is_br,
                 io_resp_f3_2_is_jal,
                 io_resp_f3_2_predicted_pc_valid,
  output [39:0]  io_resp_f3_2_predicted_pc_bits,
  output         io_resp_f3_3_taken,
                 io_resp_f3_3_is_br,
                 io_resp_f3_3_is_jal,
                 io_resp_f3_3_predicted_pc_valid,
  output [39:0]  io_resp_f3_3_predicted_pc_bits,
  output [119:0] io_f3_meta
);

  wire            _alloc_lfsr_prng_3_io_out_0;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_3_io_out_1;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_3_io_out_2;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_3_io_out_3;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_3_io_out_4;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_3_io_out_5;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_2_io_out_0;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_2_io_out_1;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_2_io_out_2;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_2_io_out_3;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_2_io_out_4;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_2_io_out_5;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_1_io_out_0;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_1_io_out_1;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_1_io_out_2;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_1_io_out_3;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_1_io_out_4;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_1_io_out_5;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_io_out_0;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_io_out_1;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_io_out_2;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_io_out_3;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_io_out_4;	// @[PRNG.scala:91:22]
  wire            _alloc_lfsr_prng_io_out_5;	// @[PRNG.scala:91:22]
  wire            _tables_5_io_f3_resp_0_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_5_io_f3_resp_0_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_5_io_f3_resp_0_bits_u;	// @[tage.scala:224:21]
  wire            _tables_5_io_f3_resp_1_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_5_io_f3_resp_1_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_5_io_f3_resp_1_bits_u;	// @[tage.scala:224:21]
  wire            _tables_5_io_f3_resp_2_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_5_io_f3_resp_2_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_5_io_f3_resp_2_bits_u;	// @[tage.scala:224:21]
  wire            _tables_5_io_f3_resp_3_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_5_io_f3_resp_3_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_5_io_f3_resp_3_bits_u;	// @[tage.scala:224:21]
  wire            _tables_4_io_f3_resp_0_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_4_io_f3_resp_0_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_4_io_f3_resp_0_bits_u;	// @[tage.scala:224:21]
  wire            _tables_4_io_f3_resp_1_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_4_io_f3_resp_1_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_4_io_f3_resp_1_bits_u;	// @[tage.scala:224:21]
  wire            _tables_4_io_f3_resp_2_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_4_io_f3_resp_2_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_4_io_f3_resp_2_bits_u;	// @[tage.scala:224:21]
  wire            _tables_4_io_f3_resp_3_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_4_io_f3_resp_3_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_4_io_f3_resp_3_bits_u;	// @[tage.scala:224:21]
  wire            _tables_3_io_f3_resp_0_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_3_io_f3_resp_0_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_3_io_f3_resp_0_bits_u;	// @[tage.scala:224:21]
  wire            _tables_3_io_f3_resp_1_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_3_io_f3_resp_1_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_3_io_f3_resp_1_bits_u;	// @[tage.scala:224:21]
  wire            _tables_3_io_f3_resp_2_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_3_io_f3_resp_2_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_3_io_f3_resp_2_bits_u;	// @[tage.scala:224:21]
  wire            _tables_3_io_f3_resp_3_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_3_io_f3_resp_3_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_3_io_f3_resp_3_bits_u;	// @[tage.scala:224:21]
  wire            _tables_2_io_f3_resp_0_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_2_io_f3_resp_0_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_2_io_f3_resp_0_bits_u;	// @[tage.scala:224:21]
  wire            _tables_2_io_f3_resp_1_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_2_io_f3_resp_1_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_2_io_f3_resp_1_bits_u;	// @[tage.scala:224:21]
  wire            _tables_2_io_f3_resp_2_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_2_io_f3_resp_2_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_2_io_f3_resp_2_bits_u;	// @[tage.scala:224:21]
  wire            _tables_2_io_f3_resp_3_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_2_io_f3_resp_3_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_2_io_f3_resp_3_bits_u;	// @[tage.scala:224:21]
  wire            _tables_1_io_f3_resp_0_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_1_io_f3_resp_0_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_1_io_f3_resp_0_bits_u;	// @[tage.scala:224:21]
  wire            _tables_1_io_f3_resp_1_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_1_io_f3_resp_1_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_1_io_f3_resp_1_bits_u;	// @[tage.scala:224:21]
  wire            _tables_1_io_f3_resp_2_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_1_io_f3_resp_2_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_1_io_f3_resp_2_bits_u;	// @[tage.scala:224:21]
  wire            _tables_1_io_f3_resp_3_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_1_io_f3_resp_3_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_1_io_f3_resp_3_bits_u;	// @[tage.scala:224:21]
  wire            _tables_0_io_f3_resp_0_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_0_io_f3_resp_0_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_0_io_f3_resp_0_bits_u;	// @[tage.scala:224:21]
  wire            _tables_0_io_f3_resp_1_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_0_io_f3_resp_1_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_0_io_f3_resp_1_bits_u;	// @[tage.scala:224:21]
  wire            _tables_0_io_f3_resp_2_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_0_io_f3_resp_2_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_0_io_f3_resp_2_bits_u;	// @[tage.scala:224:21]
  wire            _tables_0_io_f3_resp_3_valid;	// @[tage.scala:224:21]
  wire [2:0]      _tables_0_io_f3_resp_3_bits_ctr;	// @[tage.scala:224:21]
  wire [1:0]      _tables_0_io_f3_resp_3_bits_u;	// @[tage.scala:224:21]
  reg             s1_update_valid;	// @[predictor.scala:184:30]
  reg             s1_update_bits_is_mispredict_update;	// @[predictor.scala:184:30]
  reg             s1_update_bits_is_repair_update;	// @[predictor.scala:184:30]
  reg  [3:0]      s1_update_bits_btb_mispredicts;	// @[predictor.scala:184:30]
  reg  [39:0]     s1_update_bits_pc;	// @[predictor.scala:184:30]
  reg  [3:0]      s1_update_bits_br_mask;	// @[predictor.scala:184:30]
  reg             s1_update_bits_cfi_idx_valid;	// @[predictor.scala:184:30]
  reg  [1:0]      s1_update_bits_cfi_idx_bits;	// @[predictor.scala:184:30]
  reg             s1_update_bits_cfi_taken;	// @[predictor.scala:184:30]
  reg             s1_update_bits_cfi_mispredicted;	// @[predictor.scala:184:30]
  reg  [63:0]     s1_update_bits_ghist;	// @[predictor.scala:184:30]
  reg  [119:0]    s1_update_bits_meta;	// @[predictor.scala:184:30]
  reg             t_io_f1_req_valid_REG;	// @[tage.scala:225:35]
  reg  [39:0]     t_io_f1_req_pc_REG;	// @[tage.scala:226:35]
  reg             t_io_f1_req_valid_REG_1;	// @[tage.scala:225:35]
  reg  [39:0]     t_io_f1_req_pc_REG_1;	// @[tage.scala:226:35]
  reg             t_io_f1_req_valid_REG_2;	// @[tage.scala:225:35]
  reg  [39:0]     t_io_f1_req_pc_REG_2;	// @[tage.scala:226:35]
  reg             t_io_f1_req_valid_REG_3;	// @[tage.scala:225:35]
  reg  [39:0]     t_io_f1_req_pc_REG_3;	// @[tage.scala:226:35]
  reg             t_io_f1_req_valid_REG_4;	// @[tage.scala:225:35]
  reg  [39:0]     t_io_f1_req_pc_REG_4;	// @[tage.scala:226:35]
  reg             t_io_f1_req_valid_REG_5;	// @[tage.scala:225:35]
  reg  [39:0]     t_io_f1_req_pc_REG_5;	// @[tage.scala:226:35]
  wire            _T_4 = _tables_0_io_f3_resp_0_valid ? _tables_0_io_f3_resp_0_bits_ctr[2] : io_resp_in_0_f3_0_taken;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_8 = _tables_1_io_f3_resp_0_valid ? _tables_1_io_f3_resp_0_bits_ctr[2] : _T_4;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_12 = _tables_2_io_f3_resp_0_valid ? _tables_2_io_f3_resp_0_bits_ctr[2] : _T_8;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_16 = _tables_3_io_f3_resp_0_valid ? _tables_3_io_f3_resp_0_bits_ctr[2] : _T_12;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_20 = _tables_4_io_f3_resp_0_valid ? _tables_4_io_f3_resp_0_bits_ctr[2] : _T_16;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _io_resp_f3_0_taken_output = _tables_5_io_f3_resp_0_valid ? (_tables_5_io_f3_resp_0_bits_ctr == 3'h3 | _tables_5_io_f3_resp_0_bits_ctr == 3'h4 ? _T_20 : _tables_5_io_f3_resp_0_bits_ctr[2]) : _tables_4_io_f3_resp_0_valid ? (_tables_4_io_f3_resp_0_bits_ctr == 3'h3 | _tables_4_io_f3_resp_0_bits_ctr == 3'h4 ? _T_16 : _tables_4_io_f3_resp_0_bits_ctr[2]) : _tables_3_io_f3_resp_0_valid ? (_tables_3_io_f3_resp_0_bits_ctr == 3'h3 | _tables_3_io_f3_resp_0_bits_ctr == 3'h4 ? _T_12 : _tables_3_io_f3_resp_0_bits_ctr[2]) : _tables_2_io_f3_resp_0_valid ? (_tables_2_io_f3_resp_0_bits_ctr == 3'h3 | _tables_2_io_f3_resp_0_bits_ctr == 3'h4 ? _T_8 : _tables_2_io_f3_resp_0_bits_ctr[2]) : _tables_1_io_f3_resp_0_valid ? (_tables_1_io_f3_resp_0_bits_ctr == 3'h3 | _tables_1_io_f3_resp_0_bits_ctr == 3'h4 ? _T_4 : _tables_1_io_f3_resp_0_bits_ctr[2]) : ~_tables_0_io_f3_resp_0_valid | _tables_0_io_f3_resp_0_bits_ctr == 3'h3 | _tables_0_io_f3_resp_0_bits_ctr == 3'h4 ? io_resp_in_0_f3_0_taken : _tables_0_io_f3_resp_0_bits_ctr[2];	// @[tage.scala:224:21, :259:25, :264:18, :265:{29,35,40,48,55,76}, :271:21, :303:37]
  wire            f3_meta_provider_0_valid = _tables_0_io_f3_resp_0_valid | _tables_1_io_f3_resp_0_valid | _tables_2_io_f3_resp_0_valid | _tables_3_io_f3_resp_0_valid | _tables_4_io_f3_resp_0_valid | _tables_5_io_f3_resp_0_valid;	// @[tage.scala:224:21, :269:27]
  wire [2:0]      f3_meta_provider_0_bits = _tables_5_io_f3_resp_0_valid ? 3'h5 : _tables_4_io_f3_resp_0_valid ? 3'h4 : {1'h0, _tables_3_io_f3_resp_0_valid ? 2'h3 : _tables_2_io_f3_resp_0_valid ? 2'h2 : {1'h0, _tables_1_io_f3_resp_0_valid}};	// @[predictor.scala:160:14, tage.scala:224:21, :265:{40,55}, :270:21]
  wire [7:0][2:0] _GEN = {{_tables_0_io_f3_resp_0_bits_ctr}, {_tables_0_io_f3_resp_0_bits_ctr}, {_tables_5_io_f3_resp_0_bits_ctr}, {_tables_4_io_f3_resp_0_bits_ctr}, {_tables_3_io_f3_resp_0_bits_ctr}, {_tables_2_io_f3_resp_0_bits_ctr}, {_tables_1_io_f3_resp_0_bits_ctr}, {_tables_0_io_f3_resp_0_bits_ctr}};	// @[tage.scala:224:21, :276:31]
  wire [7:0][1:0] _GEN_0 = {{_tables_0_io_f3_resp_0_bits_u}, {_tables_0_io_f3_resp_0_bits_u}, {_tables_5_io_f3_resp_0_bits_u}, {_tables_4_io_f3_resp_0_bits_u}, {_tables_3_io_f3_resp_0_bits_u}, {_tables_2_io_f3_resp_0_bits_u}, {_tables_1_io_f3_resp_0_bits_u}, {_tables_0_io_f3_resp_0_bits_u}};	// @[tage.scala:224:21, :276:31]
  wire [7:0]      _allocatable_slots_T_20 = 8'h1 << f3_meta_provider_0_bits;	// @[OneHot.scala:57:35, tage.scala:270:21]
  wire [5:0]      _GEN_1 = _allocatable_slots_T_20[6:1] | _allocatable_slots_T_20[7:2];	// @[OneHot.scala:57:35, tage.scala:270:21, util.scala:373:{29,45}]
  wire [4:0]      _GEN_2 = _GEN_1[4:0] | _allocatable_slots_T_20[7:3];	// @[OneHot.scala:57:35, tage.scala:265:40, util.scala:373:{29,45}]
  wire [3:0]      _GEN_3 = _GEN_2[3:0] | _allocatable_slots_T_20[7:4];	// @[OneHot.scala:57:35, tage.scala:265:55, util.scala:373:{29,45}]
  wire [2:0]      _GEN_4 = _GEN_3[2:0] | _allocatable_slots_T_20[7:5];	// @[OneHot.scala:57:35, tage.scala:270:21, util.scala:373:{29,45}]
  wire [1:0]      _GEN_5 = _GEN_4[1:0] | _allocatable_slots_T_20[7:6];	// @[OneHot.scala:57:35, util.scala:373:{29,45}]
  wire [7:0]      allocatable_slots = {2'h0, ~_tables_5_io_f3_resp_0_valid & _tables_5_io_f3_resp_0_bits_u == 2'h0, ~_tables_4_io_f3_resp_0_valid & _tables_4_io_f3_resp_0_bits_u == 2'h0, ~_tables_3_io_f3_resp_0_valid & _tables_3_io_f3_resp_0_bits_u == 2'h0, ~_tables_2_io_f3_resp_0_valid & _tables_2_io_f3_resp_0_bits_u == 2'h0, ~_tables_1_io_f3_resp_0_valid & _tables_1_io_f3_resp_0_bits_u == 2'h0, ~_tables_0_io_f3_resp_0_valid & _tables_0_io_f3_resp_0_bits_u == 2'h0} & ~((_allocatable_slots_T_20 | {1'h0, &f3_meta_provider_0_bits, _GEN_1[5], _GEN_2[4], _GEN_3[3], _GEN_4[2], _GEN_5[1], _GEN_5[0] | (&f3_meta_provider_0_bits)}) & {2'h0, {6{f3_meta_provider_0_valid}}});	// @[Bitwise.scala:77:12, OneHot.scala:57:35, predictor.scala:160:14, tage.scala:224:21, :269:27, :270:21, :282:{33,45,60,77}, :283:{7,39}, :321:43, util.scala:373:{29,45}]
  wire [5:0]      _GEN_6 = allocatable_slots[5:0] & {_alloc_lfsr_prng_io_out_5, _alloc_lfsr_prng_io_out_4, _alloc_lfsr_prng_io_out_3, _alloc_lfsr_prng_io_out_2, _alloc_lfsr_prng_io_out_1, _alloc_lfsr_prng_io_out_0};	// @[PRNG.scala:91:22, tage.scala:282:77, :288:58]
  wire [2:0]      masked_entry = _GEN_6[0] ? 3'h0 : _GEN_6[1] ? 3'h1 : _GEN_6[2] ? 3'h2 : _GEN_6[3] ? 3'h3 : _GEN_6[4] ? 3'h4 : {1'h1, ~(_GEN_6[5]), 1'h1};	// @[Mux.scala:47:70, OneHot.scala:47:45, :57:35, tage.scala:265:55, :288:58, :303:37]
  wire [7:0]      _alloc_entry_T = allocatable_slots >> masked_entry;	// @[Mux.scala:47:70, tage.scala:282:77, :289:44]
  wire            _T_35 = _tables_0_io_f3_resp_1_valid ? _tables_0_io_f3_resp_1_bits_ctr[2] : io_resp_in_0_f3_1_taken;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_39 = _tables_1_io_f3_resp_1_valid ? _tables_1_io_f3_resp_1_bits_ctr[2] : _T_35;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_43 = _tables_2_io_f3_resp_1_valid ? _tables_2_io_f3_resp_1_bits_ctr[2] : _T_39;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_47 = _tables_3_io_f3_resp_1_valid ? _tables_3_io_f3_resp_1_bits_ctr[2] : _T_43;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_51 = _tables_4_io_f3_resp_1_valid ? _tables_4_io_f3_resp_1_bits_ctr[2] : _T_47;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _io_resp_f3_1_taken_output = _tables_5_io_f3_resp_1_valid ? (_tables_5_io_f3_resp_1_bits_ctr == 3'h3 | _tables_5_io_f3_resp_1_bits_ctr == 3'h4 ? _T_51 : _tables_5_io_f3_resp_1_bits_ctr[2]) : _tables_4_io_f3_resp_1_valid ? (_tables_4_io_f3_resp_1_bits_ctr == 3'h3 | _tables_4_io_f3_resp_1_bits_ctr == 3'h4 ? _T_47 : _tables_4_io_f3_resp_1_bits_ctr[2]) : _tables_3_io_f3_resp_1_valid ? (_tables_3_io_f3_resp_1_bits_ctr == 3'h3 | _tables_3_io_f3_resp_1_bits_ctr == 3'h4 ? _T_43 : _tables_3_io_f3_resp_1_bits_ctr[2]) : _tables_2_io_f3_resp_1_valid ? (_tables_2_io_f3_resp_1_bits_ctr == 3'h3 | _tables_2_io_f3_resp_1_bits_ctr == 3'h4 ? _T_39 : _tables_2_io_f3_resp_1_bits_ctr[2]) : _tables_1_io_f3_resp_1_valid ? (_tables_1_io_f3_resp_1_bits_ctr == 3'h3 | _tables_1_io_f3_resp_1_bits_ctr == 3'h4 ? _T_35 : _tables_1_io_f3_resp_1_bits_ctr[2]) : ~_tables_0_io_f3_resp_1_valid | _tables_0_io_f3_resp_1_bits_ctr == 3'h3 | _tables_0_io_f3_resp_1_bits_ctr == 3'h4 ? io_resp_in_0_f3_1_taken : _tables_0_io_f3_resp_1_bits_ctr[2];	// @[tage.scala:224:21, :259:25, :264:18, :265:{29,35,40,48,55,76}, :271:21, :303:37]
  wire            f3_meta_provider_1_valid = _tables_0_io_f3_resp_1_valid | _tables_1_io_f3_resp_1_valid | _tables_2_io_f3_resp_1_valid | _tables_3_io_f3_resp_1_valid | _tables_4_io_f3_resp_1_valid | _tables_5_io_f3_resp_1_valid;	// @[tage.scala:224:21, :269:27]
  wire [2:0]      f3_meta_provider_1_bits = _tables_5_io_f3_resp_1_valid ? 3'h5 : _tables_4_io_f3_resp_1_valid ? 3'h4 : {1'h0, _tables_3_io_f3_resp_1_valid ? 2'h3 : _tables_2_io_f3_resp_1_valid ? 2'h2 : {1'h0, _tables_1_io_f3_resp_1_valid}};	// @[predictor.scala:160:14, tage.scala:224:21, :265:{40,55}, :270:21]
  wire [7:0][2:0] _GEN_7 = {{_tables_0_io_f3_resp_1_bits_ctr}, {_tables_0_io_f3_resp_1_bits_ctr}, {_tables_5_io_f3_resp_1_bits_ctr}, {_tables_4_io_f3_resp_1_bits_ctr}, {_tables_3_io_f3_resp_1_bits_ctr}, {_tables_2_io_f3_resp_1_bits_ctr}, {_tables_1_io_f3_resp_1_bits_ctr}, {_tables_0_io_f3_resp_1_bits_ctr}};	// @[tage.scala:224:21, :276:31]
  wire [7:0][1:0] _GEN_8 = {{_tables_0_io_f3_resp_1_bits_u}, {_tables_0_io_f3_resp_1_bits_u}, {_tables_5_io_f3_resp_1_bits_u}, {_tables_4_io_f3_resp_1_bits_u}, {_tables_3_io_f3_resp_1_bits_u}, {_tables_2_io_f3_resp_1_bits_u}, {_tables_1_io_f3_resp_1_bits_u}, {_tables_0_io_f3_resp_1_bits_u}};	// @[tage.scala:224:21, :276:31]
  wire [7:0]      _allocatable_slots_T_59 = 8'h1 << f3_meta_provider_1_bits;	// @[OneHot.scala:57:35, tage.scala:270:21]
  wire [5:0]      _GEN_9 = _allocatable_slots_T_59[6:1] | _allocatable_slots_T_59[7:2];	// @[OneHot.scala:57:35, tage.scala:270:21, util.scala:373:{29,45}]
  wire [4:0]      _GEN_10 = _GEN_9[4:0] | _allocatable_slots_T_59[7:3];	// @[OneHot.scala:57:35, tage.scala:265:40, util.scala:373:{29,45}]
  wire [3:0]      _GEN_11 = _GEN_10[3:0] | _allocatable_slots_T_59[7:4];	// @[OneHot.scala:57:35, tage.scala:265:55, util.scala:373:{29,45}]
  wire [2:0]      _GEN_12 = _GEN_11[2:0] | _allocatable_slots_T_59[7:5];	// @[OneHot.scala:57:35, tage.scala:270:21, util.scala:373:{29,45}]
  wire [1:0]      _GEN_13 = _GEN_12[1:0] | _allocatable_slots_T_59[7:6];	// @[OneHot.scala:57:35, util.scala:373:{29,45}]
  wire [7:0]      allocatable_slots_1 = {2'h0, ~_tables_5_io_f3_resp_1_valid & _tables_5_io_f3_resp_1_bits_u == 2'h0, ~_tables_4_io_f3_resp_1_valid & _tables_4_io_f3_resp_1_bits_u == 2'h0, ~_tables_3_io_f3_resp_1_valid & _tables_3_io_f3_resp_1_bits_u == 2'h0, ~_tables_2_io_f3_resp_1_valid & _tables_2_io_f3_resp_1_bits_u == 2'h0, ~_tables_1_io_f3_resp_1_valid & _tables_1_io_f3_resp_1_bits_u == 2'h0, ~_tables_0_io_f3_resp_1_valid & _tables_0_io_f3_resp_1_bits_u == 2'h0} & ~((_allocatable_slots_T_59 | {1'h0, &f3_meta_provider_1_bits, _GEN_9[5], _GEN_10[4], _GEN_11[3], _GEN_12[2], _GEN_13[1], _GEN_13[0] | (&f3_meta_provider_1_bits)}) & {2'h0, {6{f3_meta_provider_1_valid}}});	// @[Bitwise.scala:77:12, OneHot.scala:57:35, predictor.scala:160:14, tage.scala:224:21, :269:27, :270:21, :282:{33,45,60,77}, :283:{7,39}, :321:43, util.scala:373:{29,45}]
  wire [5:0]      _GEN_14 = allocatable_slots_1[5:0] & {_alloc_lfsr_prng_1_io_out_5, _alloc_lfsr_prng_1_io_out_4, _alloc_lfsr_prng_1_io_out_3, _alloc_lfsr_prng_1_io_out_2, _alloc_lfsr_prng_1_io_out_1, _alloc_lfsr_prng_1_io_out_0};	// @[PRNG.scala:91:22, tage.scala:282:77, :288:58]
  wire [2:0]      masked_entry_1 = _GEN_14[0] ? 3'h0 : _GEN_14[1] ? 3'h1 : _GEN_14[2] ? 3'h2 : _GEN_14[3] ? 3'h3 : _GEN_14[4] ? 3'h4 : {1'h1, ~(_GEN_14[5]), 1'h1};	// @[Mux.scala:47:70, OneHot.scala:47:45, :57:35, tage.scala:265:55, :288:58, :303:37]
  wire [7:0]      _alloc_entry_T_2 = allocatable_slots_1 >> masked_entry_1;	// @[Mux.scala:47:70, tage.scala:282:77, :289:44]
  wire            _T_66 = _tables_0_io_f3_resp_2_valid ? _tables_0_io_f3_resp_2_bits_ctr[2] : io_resp_in_0_f3_2_taken;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_70 = _tables_1_io_f3_resp_2_valid ? _tables_1_io_f3_resp_2_bits_ctr[2] : _T_66;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_74 = _tables_2_io_f3_resp_2_valid ? _tables_2_io_f3_resp_2_bits_ctr[2] : _T_70;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_78 = _tables_3_io_f3_resp_2_valid ? _tables_3_io_f3_resp_2_bits_ctr[2] : _T_74;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_82 = _tables_4_io_f3_resp_2_valid ? _tables_4_io_f3_resp_2_bits_ctr[2] : _T_78;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _io_resp_f3_2_taken_output = _tables_5_io_f3_resp_2_valid ? (_tables_5_io_f3_resp_2_bits_ctr == 3'h3 | _tables_5_io_f3_resp_2_bits_ctr == 3'h4 ? _T_82 : _tables_5_io_f3_resp_2_bits_ctr[2]) : _tables_4_io_f3_resp_2_valid ? (_tables_4_io_f3_resp_2_bits_ctr == 3'h3 | _tables_4_io_f3_resp_2_bits_ctr == 3'h4 ? _T_78 : _tables_4_io_f3_resp_2_bits_ctr[2]) : _tables_3_io_f3_resp_2_valid ? (_tables_3_io_f3_resp_2_bits_ctr == 3'h3 | _tables_3_io_f3_resp_2_bits_ctr == 3'h4 ? _T_74 : _tables_3_io_f3_resp_2_bits_ctr[2]) : _tables_2_io_f3_resp_2_valid ? (_tables_2_io_f3_resp_2_bits_ctr == 3'h3 | _tables_2_io_f3_resp_2_bits_ctr == 3'h4 ? _T_70 : _tables_2_io_f3_resp_2_bits_ctr[2]) : _tables_1_io_f3_resp_2_valid ? (_tables_1_io_f3_resp_2_bits_ctr == 3'h3 | _tables_1_io_f3_resp_2_bits_ctr == 3'h4 ? _T_66 : _tables_1_io_f3_resp_2_bits_ctr[2]) : ~_tables_0_io_f3_resp_2_valid | _tables_0_io_f3_resp_2_bits_ctr == 3'h3 | _tables_0_io_f3_resp_2_bits_ctr == 3'h4 ? io_resp_in_0_f3_2_taken : _tables_0_io_f3_resp_2_bits_ctr[2];	// @[tage.scala:224:21, :259:25, :264:18, :265:{29,35,40,48,55,76}, :271:21, :303:37]
  wire            f3_meta_provider_2_valid = _tables_0_io_f3_resp_2_valid | _tables_1_io_f3_resp_2_valid | _tables_2_io_f3_resp_2_valid | _tables_3_io_f3_resp_2_valid | _tables_4_io_f3_resp_2_valid | _tables_5_io_f3_resp_2_valid;	// @[tage.scala:224:21, :269:27]
  wire [2:0]      f3_meta_provider_2_bits = _tables_5_io_f3_resp_2_valid ? 3'h5 : _tables_4_io_f3_resp_2_valid ? 3'h4 : {1'h0, _tables_3_io_f3_resp_2_valid ? 2'h3 : _tables_2_io_f3_resp_2_valid ? 2'h2 : {1'h0, _tables_1_io_f3_resp_2_valid}};	// @[predictor.scala:160:14, tage.scala:224:21, :265:{40,55}, :270:21]
  wire [7:0][2:0] _GEN_15 = {{_tables_0_io_f3_resp_2_bits_ctr}, {_tables_0_io_f3_resp_2_bits_ctr}, {_tables_5_io_f3_resp_2_bits_ctr}, {_tables_4_io_f3_resp_2_bits_ctr}, {_tables_3_io_f3_resp_2_bits_ctr}, {_tables_2_io_f3_resp_2_bits_ctr}, {_tables_1_io_f3_resp_2_bits_ctr}, {_tables_0_io_f3_resp_2_bits_ctr}};	// @[tage.scala:224:21, :276:31]
  wire [7:0][1:0] _GEN_16 = {{_tables_0_io_f3_resp_2_bits_u}, {_tables_0_io_f3_resp_2_bits_u}, {_tables_5_io_f3_resp_2_bits_u}, {_tables_4_io_f3_resp_2_bits_u}, {_tables_3_io_f3_resp_2_bits_u}, {_tables_2_io_f3_resp_2_bits_u}, {_tables_1_io_f3_resp_2_bits_u}, {_tables_0_io_f3_resp_2_bits_u}};	// @[tage.scala:224:21, :276:31]
  wire [7:0]      _allocatable_slots_T_98 = 8'h1 << f3_meta_provider_2_bits;	// @[OneHot.scala:57:35, tage.scala:270:21]
  wire [5:0]      _GEN_17 = _allocatable_slots_T_98[6:1] | _allocatable_slots_T_98[7:2];	// @[OneHot.scala:57:35, tage.scala:270:21, util.scala:373:{29,45}]
  wire [4:0]      _GEN_18 = _GEN_17[4:0] | _allocatable_slots_T_98[7:3];	// @[OneHot.scala:57:35, tage.scala:265:40, util.scala:373:{29,45}]
  wire [3:0]      _GEN_19 = _GEN_18[3:0] | _allocatable_slots_T_98[7:4];	// @[OneHot.scala:57:35, tage.scala:265:55, util.scala:373:{29,45}]
  wire [2:0]      _GEN_20 = _GEN_19[2:0] | _allocatable_slots_T_98[7:5];	// @[OneHot.scala:57:35, tage.scala:270:21, util.scala:373:{29,45}]
  wire [1:0]      _GEN_21 = _GEN_20[1:0] | _allocatable_slots_T_98[7:6];	// @[OneHot.scala:57:35, util.scala:373:{29,45}]
  wire [7:0]      allocatable_slots_2 = {2'h0, ~_tables_5_io_f3_resp_2_valid & _tables_5_io_f3_resp_2_bits_u == 2'h0, ~_tables_4_io_f3_resp_2_valid & _tables_4_io_f3_resp_2_bits_u == 2'h0, ~_tables_3_io_f3_resp_2_valid & _tables_3_io_f3_resp_2_bits_u == 2'h0, ~_tables_2_io_f3_resp_2_valid & _tables_2_io_f3_resp_2_bits_u == 2'h0, ~_tables_1_io_f3_resp_2_valid & _tables_1_io_f3_resp_2_bits_u == 2'h0, ~_tables_0_io_f3_resp_2_valid & _tables_0_io_f3_resp_2_bits_u == 2'h0} & ~((_allocatable_slots_T_98 | {1'h0, &f3_meta_provider_2_bits, _GEN_17[5], _GEN_18[4], _GEN_19[3], _GEN_20[2], _GEN_21[1], _GEN_21[0] | (&f3_meta_provider_2_bits)}) & {2'h0, {6{f3_meta_provider_2_valid}}});	// @[Bitwise.scala:77:12, OneHot.scala:57:35, predictor.scala:160:14, tage.scala:224:21, :269:27, :270:21, :282:{33,45,60,77}, :283:{7,39}, :321:43, util.scala:373:{29,45}]
  wire [5:0]      _GEN_22 = allocatable_slots_2[5:0] & {_alloc_lfsr_prng_2_io_out_5, _alloc_lfsr_prng_2_io_out_4, _alloc_lfsr_prng_2_io_out_3, _alloc_lfsr_prng_2_io_out_2, _alloc_lfsr_prng_2_io_out_1, _alloc_lfsr_prng_2_io_out_0};	// @[PRNG.scala:91:22, tage.scala:282:77, :288:58]
  wire [2:0]      masked_entry_2 = _GEN_22[0] ? 3'h0 : _GEN_22[1] ? 3'h1 : _GEN_22[2] ? 3'h2 : _GEN_22[3] ? 3'h3 : _GEN_22[4] ? 3'h4 : {1'h1, ~(_GEN_22[5]), 1'h1};	// @[Mux.scala:47:70, OneHot.scala:47:45, :57:35, tage.scala:265:55, :288:58, :303:37]
  wire [7:0]      _alloc_entry_T_4 = allocatable_slots_2 >> masked_entry_2;	// @[Mux.scala:47:70, tage.scala:282:77, :289:44]
  wire            _T_97 = _tables_0_io_f3_resp_3_valid ? _tables_0_io_f3_resp_3_bits_ctr[2] : io_resp_in_0_f3_3_taken;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_101 = _tables_1_io_f3_resp_3_valid ? _tables_1_io_f3_resp_3_bits_ctr[2] : _T_97;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_105 = _tables_2_io_f3_resp_3_valid ? _tables_2_io_f3_resp_3_bits_ctr[2] : _T_101;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_109 = _tables_3_io_f3_resp_3_valid ? _tables_3_io_f3_resp_3_bits_ctr[2] : _T_105;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _T_113 = _tables_4_io_f3_resp_3_valid ? _tables_4_io_f3_resp_3_bits_ctr[2] : _T_109;	// @[tage.scala:224:21, :271:{21,50}]
  wire            _io_resp_f3_3_taken_output = _tables_5_io_f3_resp_3_valid ? (_tables_5_io_f3_resp_3_bits_ctr == 3'h3 | _tables_5_io_f3_resp_3_bits_ctr == 3'h4 ? _T_113 : _tables_5_io_f3_resp_3_bits_ctr[2]) : _tables_4_io_f3_resp_3_valid ? (_tables_4_io_f3_resp_3_bits_ctr == 3'h3 | _tables_4_io_f3_resp_3_bits_ctr == 3'h4 ? _T_109 : _tables_4_io_f3_resp_3_bits_ctr[2]) : _tables_3_io_f3_resp_3_valid ? (_tables_3_io_f3_resp_3_bits_ctr == 3'h3 | _tables_3_io_f3_resp_3_bits_ctr == 3'h4 ? _T_105 : _tables_3_io_f3_resp_3_bits_ctr[2]) : _tables_2_io_f3_resp_3_valid ? (_tables_2_io_f3_resp_3_bits_ctr == 3'h3 | _tables_2_io_f3_resp_3_bits_ctr == 3'h4 ? _T_101 : _tables_2_io_f3_resp_3_bits_ctr[2]) : _tables_1_io_f3_resp_3_valid ? (_tables_1_io_f3_resp_3_bits_ctr == 3'h3 | _tables_1_io_f3_resp_3_bits_ctr == 3'h4 ? _T_97 : _tables_1_io_f3_resp_3_bits_ctr[2]) : ~_tables_0_io_f3_resp_3_valid | _tables_0_io_f3_resp_3_bits_ctr == 3'h3 | _tables_0_io_f3_resp_3_bits_ctr == 3'h4 ? io_resp_in_0_f3_3_taken : _tables_0_io_f3_resp_3_bits_ctr[2];	// @[tage.scala:224:21, :259:25, :264:18, :265:{29,35,40,48,55,76}, :271:21, :303:37]
  wire            f3_meta_provider_3_valid = _tables_0_io_f3_resp_3_valid | _tables_1_io_f3_resp_3_valid | _tables_2_io_f3_resp_3_valid | _tables_3_io_f3_resp_3_valid | _tables_4_io_f3_resp_3_valid | _tables_5_io_f3_resp_3_valid;	// @[tage.scala:224:21, :269:27]
  wire [2:0]      f3_meta_provider_3_bits = _tables_5_io_f3_resp_3_valid ? 3'h5 : _tables_4_io_f3_resp_3_valid ? 3'h4 : {1'h0, _tables_3_io_f3_resp_3_valid ? 2'h3 : _tables_2_io_f3_resp_3_valid ? 2'h2 : {1'h0, _tables_1_io_f3_resp_3_valid}};	// @[predictor.scala:160:14, tage.scala:224:21, :265:{40,55}, :270:21]
  wire [7:0][2:0] _GEN_23 = {{_tables_0_io_f3_resp_3_bits_ctr}, {_tables_0_io_f3_resp_3_bits_ctr}, {_tables_5_io_f3_resp_3_bits_ctr}, {_tables_4_io_f3_resp_3_bits_ctr}, {_tables_3_io_f3_resp_3_bits_ctr}, {_tables_2_io_f3_resp_3_bits_ctr}, {_tables_1_io_f3_resp_3_bits_ctr}, {_tables_0_io_f3_resp_3_bits_ctr}};	// @[tage.scala:224:21, :276:31]
  wire [7:0][1:0] _GEN_24 = {{_tables_0_io_f3_resp_3_bits_u}, {_tables_0_io_f3_resp_3_bits_u}, {_tables_5_io_f3_resp_3_bits_u}, {_tables_4_io_f3_resp_3_bits_u}, {_tables_3_io_f3_resp_3_bits_u}, {_tables_2_io_f3_resp_3_bits_u}, {_tables_1_io_f3_resp_3_bits_u}, {_tables_0_io_f3_resp_3_bits_u}};	// @[tage.scala:224:21, :276:31]
  wire [7:0]      _allocatable_slots_T_137 = 8'h1 << f3_meta_provider_3_bits;	// @[OneHot.scala:57:35, tage.scala:270:21]
  wire [5:0]      _GEN_25 = _allocatable_slots_T_137[6:1] | _allocatable_slots_T_137[7:2];	// @[OneHot.scala:57:35, tage.scala:270:21, util.scala:373:{29,45}]
  wire [4:0]      _GEN_26 = _GEN_25[4:0] | _allocatable_slots_T_137[7:3];	// @[OneHot.scala:57:35, tage.scala:265:40, util.scala:373:{29,45}]
  wire [3:0]      _GEN_27 = _GEN_26[3:0] | _allocatable_slots_T_137[7:4];	// @[OneHot.scala:57:35, tage.scala:265:55, util.scala:373:{29,45}]
  wire [2:0]      _GEN_28 = _GEN_27[2:0] | _allocatable_slots_T_137[7:5];	// @[OneHot.scala:57:35, tage.scala:270:21, util.scala:373:{29,45}]
  wire [1:0]      _GEN_29 = _GEN_28[1:0] | _allocatable_slots_T_137[7:6];	// @[OneHot.scala:57:35, util.scala:373:{29,45}]
  wire [7:0]      allocatable_slots_3 = {2'h0, ~_tables_5_io_f3_resp_3_valid & _tables_5_io_f3_resp_3_bits_u == 2'h0, ~_tables_4_io_f3_resp_3_valid & _tables_4_io_f3_resp_3_bits_u == 2'h0, ~_tables_3_io_f3_resp_3_valid & _tables_3_io_f3_resp_3_bits_u == 2'h0, ~_tables_2_io_f3_resp_3_valid & _tables_2_io_f3_resp_3_bits_u == 2'h0, ~_tables_1_io_f3_resp_3_valid & _tables_1_io_f3_resp_3_bits_u == 2'h0, ~_tables_0_io_f3_resp_3_valid & _tables_0_io_f3_resp_3_bits_u == 2'h0} & ~((_allocatable_slots_T_137 | {1'h0, &f3_meta_provider_3_bits, _GEN_25[5], _GEN_26[4], _GEN_27[3], _GEN_28[2], _GEN_29[1], _GEN_29[0] | (&f3_meta_provider_3_bits)}) & {2'h0, {6{f3_meta_provider_3_valid}}});	// @[Bitwise.scala:77:12, OneHot.scala:57:35, predictor.scala:160:14, tage.scala:224:21, :269:27, :270:21, :282:{33,45,60,77}, :283:{7,39}, :321:43, util.scala:373:{29,45}]
  wire [5:0]      _GEN_30 = allocatable_slots_3[5:0] & {_alloc_lfsr_prng_3_io_out_5, _alloc_lfsr_prng_3_io_out_4, _alloc_lfsr_prng_3_io_out_3, _alloc_lfsr_prng_3_io_out_2, _alloc_lfsr_prng_3_io_out_1, _alloc_lfsr_prng_3_io_out_0};	// @[PRNG.scala:91:22, tage.scala:282:77, :288:58]
  wire [2:0]      masked_entry_3 = _GEN_30[0] ? 3'h0 : _GEN_30[1] ? 3'h1 : _GEN_30[2] ? 3'h2 : _GEN_30[3] ? 3'h3 : _GEN_30[4] ? 3'h4 : {1'h1, ~(_GEN_30[5]), 1'h1};	// @[Mux.scala:47:70, OneHot.scala:47:45, :57:35, tage.scala:265:55, :288:58, :303:37]
  wire [7:0]      _alloc_entry_T_6 = allocatable_slots_3 >> masked_entry_3;	// @[Mux.scala:47:70, tage.scala:282:77, :289:44]
  reg             t_io_update_mask_0_REG;	// @[tage.scala:345:48]
  reg             t_io_update_taken_0_REG;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_0_REG;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_0_REG;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_0_REG;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_0_REG;	// @[tage.scala:351:47]
  reg             t_io_update_mask_1_REG;	// @[tage.scala:345:48]
  reg             t_io_update_taken_1_REG;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_1_REG;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_1_REG;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_1_REG;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_1_REG;	// @[tage.scala:351:47]
  reg             t_io_update_mask_2_REG;	// @[tage.scala:345:48]
  reg             t_io_update_taken_2_REG;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_2_REG;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_2_REG;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_2_REG;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_2_REG;	// @[tage.scala:351:47]
  reg             t_io_update_mask_3_REG;	// @[tage.scala:345:48]
  reg             t_io_update_taken_3_REG;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_3_REG;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_3_REG;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_3_REG;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_3_REG;	// @[tage.scala:351:47]
  reg  [39:0]     t_io_update_pc_REG;	// @[tage.scala:353:41]
  reg  [63:0]     t_io_update_hist_REG;	// @[tage.scala:354:41]
  reg             t_io_update_mask_0_REG_1;	// @[tage.scala:345:48]
  reg             t_io_update_taken_0_REG_1;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_0_REG_1;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_0_REG_1;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_0_REG_1;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_0_REG_1;	// @[tage.scala:351:47]
  reg             t_io_update_mask_1_REG_1;	// @[tage.scala:345:48]
  reg             t_io_update_taken_1_REG_1;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_1_REG_1;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_1_REG_1;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_1_REG_1;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_1_REG_1;	// @[tage.scala:351:47]
  reg             t_io_update_mask_2_REG_1;	// @[tage.scala:345:48]
  reg             t_io_update_taken_2_REG_1;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_2_REG_1;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_2_REG_1;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_2_REG_1;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_2_REG_1;	// @[tage.scala:351:47]
  reg             t_io_update_mask_3_REG_1;	// @[tage.scala:345:48]
  reg             t_io_update_taken_3_REG_1;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_3_REG_1;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_3_REG_1;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_3_REG_1;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_3_REG_1;	// @[tage.scala:351:47]
  reg  [39:0]     t_io_update_pc_REG_1;	// @[tage.scala:353:41]
  reg  [63:0]     t_io_update_hist_REG_1;	// @[tage.scala:354:41]
  reg             t_io_update_mask_0_REG_2;	// @[tage.scala:345:48]
  reg             t_io_update_taken_0_REG_2;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_0_REG_2;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_0_REG_2;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_0_REG_2;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_0_REG_2;	// @[tage.scala:351:47]
  reg             t_io_update_mask_1_REG_2;	// @[tage.scala:345:48]
  reg             t_io_update_taken_1_REG_2;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_1_REG_2;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_1_REG_2;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_1_REG_2;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_1_REG_2;	// @[tage.scala:351:47]
  reg             t_io_update_mask_2_REG_2;	// @[tage.scala:345:48]
  reg             t_io_update_taken_2_REG_2;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_2_REG_2;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_2_REG_2;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_2_REG_2;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_2_REG_2;	// @[tage.scala:351:47]
  reg             t_io_update_mask_3_REG_2;	// @[tage.scala:345:48]
  reg             t_io_update_taken_3_REG_2;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_3_REG_2;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_3_REG_2;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_3_REG_2;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_3_REG_2;	// @[tage.scala:351:47]
  reg  [39:0]     t_io_update_pc_REG_2;	// @[tage.scala:353:41]
  reg  [63:0]     t_io_update_hist_REG_2;	// @[tage.scala:354:41]
  reg             t_io_update_mask_0_REG_3;	// @[tage.scala:345:48]
  reg             t_io_update_taken_0_REG_3;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_0_REG_3;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_0_REG_3;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_0_REG_3;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_0_REG_3;	// @[tage.scala:351:47]
  reg             t_io_update_mask_1_REG_3;	// @[tage.scala:345:48]
  reg             t_io_update_taken_1_REG_3;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_1_REG_3;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_1_REG_3;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_1_REG_3;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_1_REG_3;	// @[tage.scala:351:47]
  reg             t_io_update_mask_2_REG_3;	// @[tage.scala:345:48]
  reg             t_io_update_taken_2_REG_3;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_2_REG_3;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_2_REG_3;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_2_REG_3;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_2_REG_3;	// @[tage.scala:351:47]
  reg             t_io_update_mask_3_REG_3;	// @[tage.scala:345:48]
  reg             t_io_update_taken_3_REG_3;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_3_REG_3;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_3_REG_3;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_3_REG_3;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_3_REG_3;	// @[tage.scala:351:47]
  reg  [39:0]     t_io_update_pc_REG_3;	// @[tage.scala:353:41]
  reg  [63:0]     t_io_update_hist_REG_3;	// @[tage.scala:354:41]
  reg             t_io_update_mask_0_REG_4;	// @[tage.scala:345:48]
  reg             t_io_update_taken_0_REG_4;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_0_REG_4;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_0_REG_4;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_0_REG_4;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_0_REG_4;	// @[tage.scala:351:47]
  reg             t_io_update_mask_1_REG_4;	// @[tage.scala:345:48]
  reg             t_io_update_taken_1_REG_4;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_1_REG_4;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_1_REG_4;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_1_REG_4;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_1_REG_4;	// @[tage.scala:351:47]
  reg             t_io_update_mask_2_REG_4;	// @[tage.scala:345:48]
  reg             t_io_update_taken_2_REG_4;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_2_REG_4;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_2_REG_4;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_2_REG_4;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_2_REG_4;	// @[tage.scala:351:47]
  reg             t_io_update_mask_3_REG_4;	// @[tage.scala:345:48]
  reg             t_io_update_taken_3_REG_4;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_3_REG_4;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_3_REG_4;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_3_REG_4;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_3_REG_4;	// @[tage.scala:351:47]
  reg  [39:0]     t_io_update_pc_REG_4;	// @[tage.scala:353:41]
  reg  [63:0]     t_io_update_hist_REG_4;	// @[tage.scala:354:41]
  reg             t_io_update_mask_0_REG_5;	// @[tage.scala:345:48]
  reg             t_io_update_taken_0_REG_5;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_0_REG_5;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_0_REG_5;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_0_REG_5;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_0_REG_5;	// @[tage.scala:351:47]
  reg             t_io_update_mask_1_REG_5;	// @[tage.scala:345:48]
  reg             t_io_update_taken_1_REG_5;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_1_REG_5;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_1_REG_5;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_1_REG_5;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_1_REG_5;	// @[tage.scala:351:47]
  reg             t_io_update_mask_2_REG_5;	// @[tage.scala:345:48]
  reg             t_io_update_taken_2_REG_5;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_2_REG_5;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_2_REG_5;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_2_REG_5;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_2_REG_5;	// @[tage.scala:351:47]
  reg             t_io_update_mask_3_REG_5;	// @[tage.scala:345:48]
  reg             t_io_update_taken_3_REG_5;	// @[tage.scala:346:48]
  reg             t_io_update_alloc_3_REG_5;	// @[tage.scala:347:48]
  reg  [2:0]      t_io_update_old_ctr_3_REG_5;	// @[tage.scala:348:48]
  reg             t_io_update_u_mask_3_REG_5;	// @[tage.scala:350:47]
  reg  [1:0]      t_io_update_u_3_REG_5;	// @[tage.scala:351:47]
  reg  [39:0]     t_io_update_pc_REG_5;	// @[tage.scala:353:41]
  reg  [63:0]     t_io_update_hist_REG_5;	// @[tage.scala:354:41]
  wire [3:0]      s1_update_mispredict_mask = 4'h1 << s1_update_bits_cfi_idx_bits & {4{s1_update_bits_cfi_mispredicted}};	// @[Bitwise.scala:77:12, OneHot.scala:57:35, predictor.scala:184:30, tage.scala:237:73]
  wire            _T_125 = s1_update_bits_is_mispredict_update | s1_update_bits_is_repair_update;	// @[predictor.scala:96:49, :184:30]
  wire            _GEN_31 = s1_update_bits_br_mask[0] & s1_update_valid & ~(_T_125 | (|s1_update_bits_btb_mispredicts)) & s1_update_bits_meta[43];	// @[predictor.scala:94:50, :96:{26,49,69}, :184:30, tage.scala:236:52, :240:33, :299:{33,92}, :300:47, :303:37]
  wire            _GEN_32 = _GEN_31 & s1_update_bits_meta[42:40] == 3'h0;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_33 = _GEN_31 & s1_update_bits_meta[42:40] == 3'h1;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_34 = _GEN_31 & s1_update_bits_meta[42:40] == 3'h2;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_35 = _GEN_31 & s1_update_bits_meta[42:40] == 3'h3;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_36 = _GEN_31 & s1_update_bits_meta[42:40] == 3'h4;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :265:55, :299:92, :300:47, :303:37]
  wire            _GEN_37 = _GEN_31 & s1_update_bits_meta[42:40] == 3'h5;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :270:21, :299:92, :300:47, :303:37]
  wire            _new_u_T_2 = s1_update_bits_meta[29:28] == 2'h0;	// @[predictor.scala:184:30, tage.scala:218:27, :236:52, :321:43]
  wire [1:0]      _new_u_T_4 = s1_update_bits_meta[29:28] - 2'h1;	// @[predictor.scala:184:30, tage.scala:218:43, :236:52]
  wire [1:0]      _new_u_T_8 = s1_update_bits_meta[29:28] + 2'h1;	// @[predictor.scala:184:30, tage.scala:219:43, :236:52, :321:43]
  wire            _GEN_38 = s1_update_bits_br_mask[1] & s1_update_valid & ~(_T_125 | (|s1_update_bits_btb_mispredicts)) & s1_update_bits_meta[47];	// @[predictor.scala:94:50, :96:{26,49,69}, :184:30, tage.scala:236:52, :240:33, :299:{33,92}, :300:47, :303:37]
  wire            _GEN_39 = _GEN_38 & s1_update_bits_meta[46:44] == 3'h0;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_40 = _GEN_38 & s1_update_bits_meta[46:44] == 3'h1;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_41 = _GEN_38 & s1_update_bits_meta[46:44] == 3'h2;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_42 = _GEN_38 & s1_update_bits_meta[46:44] == 3'h3;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_43 = _GEN_38 & s1_update_bits_meta[46:44] == 3'h4;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :265:55, :299:92, :300:47, :303:37]
  wire            _GEN_44 = _GEN_38 & s1_update_bits_meta[46:44] == 3'h5;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :270:21, :299:92, :300:47, :303:37]
  wire            _new_u_T_13 = s1_update_bits_meta[31:30] == 2'h0;	// @[predictor.scala:184:30, tage.scala:218:27, :236:52, :321:43]
  wire [1:0]      _new_u_T_15 = s1_update_bits_meta[31:30] - 2'h1;	// @[predictor.scala:184:30, tage.scala:218:43, :236:52]
  wire [1:0]      _new_u_T_19 = s1_update_bits_meta[31:30] + 2'h1;	// @[predictor.scala:184:30, tage.scala:219:43, :236:52, :321:43]
  wire            _GEN_45 = s1_update_bits_br_mask[2] & s1_update_valid & ~(_T_125 | (|s1_update_bits_btb_mispredicts)) & s1_update_bits_meta[51];	// @[predictor.scala:94:50, :96:{26,49,69}, :184:30, tage.scala:236:52, :240:33, :299:{33,92}, :300:47, :303:37]
  wire            _GEN_46 = _GEN_45 & s1_update_bits_meta[50:48] == 3'h0;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_47 = _GEN_45 & s1_update_bits_meta[50:48] == 3'h1;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_48 = _GEN_45 & s1_update_bits_meta[50:48] == 3'h2;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_49 = _GEN_45 & s1_update_bits_meta[50:48] == 3'h3;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_50 = _GEN_45 & s1_update_bits_meta[50:48] == 3'h4;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :265:55, :299:92, :300:47, :303:37]
  wire            _GEN_51 = _GEN_45 & s1_update_bits_meta[50:48] == 3'h5;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :270:21, :299:92, :300:47, :303:37]
  wire            _new_u_T_24 = s1_update_bits_meta[33:32] == 2'h0;	// @[predictor.scala:184:30, tage.scala:218:27, :236:52, :321:43]
  wire [1:0]      _new_u_T_26 = s1_update_bits_meta[33:32] - 2'h1;	// @[predictor.scala:184:30, tage.scala:218:43, :236:52]
  wire [1:0]      _new_u_T_30 = s1_update_bits_meta[33:32] + 2'h1;	// @[predictor.scala:184:30, tage.scala:219:43, :236:52, :321:43]
  wire            _GEN_52 = s1_update_bits_br_mask[3] & s1_update_valid & ~(_T_125 | (|s1_update_bits_btb_mispredicts)) & s1_update_bits_meta[55];	// @[predictor.scala:94:50, :96:{26,49,69}, :184:30, tage.scala:236:52, :240:33, :299:{33,92}, :300:47, :303:37]
  wire            _GEN_53 = _GEN_52 & s1_update_bits_meta[54:52] == 3'h0;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_54 = _GEN_52 & s1_update_bits_meta[54:52] == 3'h1;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_55 = _GEN_52 & s1_update_bits_meta[54:52] == 3'h2;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_56 = _GEN_52 & s1_update_bits_meta[54:52] == 3'h3;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :299:92, :300:47, :303:37]
  wire            _GEN_57 = _GEN_52 & s1_update_bits_meta[54:52] == 3'h4;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :265:55, :299:92, :300:47, :303:37]
  wire            _GEN_58 = _GEN_52 & s1_update_bits_meta[54:52] == 3'h5;	// @[predictor.scala:184:30, tage.scala:236:52, :240:33, :270:21, :299:92, :300:47, :303:37]
  wire            _new_u_T_35 = s1_update_bits_meta[35:34] == 2'h0;	// @[predictor.scala:184:30, tage.scala:218:27, :236:52, :321:43]
  wire [1:0]      _new_u_T_37 = s1_update_bits_meta[35:34] - 2'h1;	// @[predictor.scala:184:30, tage.scala:218:43, :236:52]
  wire [1:0]      _new_u_T_41 = s1_update_bits_meta[35:34] + 2'h1;	// @[predictor.scala:184:30, tage.scala:219:43, :236:52, :321:43]
  wire            _T_131 = s1_update_valid & ~(_T_125 | (|s1_update_bits_btb_mispredicts)) & s1_update_bits_cfi_mispredicted & s1_update_bits_cfi_idx_valid;	// @[predictor.scala:94:50, :96:{26,49,69}, :184:30, tage.scala:317:95]
  wire [3:0]      _GEN_59 = {{s1_update_bits_meta[15]}, {s1_update_bits_meta[11]}, {s1_update_bits_meta[7]}, {s1_update_bits_meta[3]}};	// @[predictor.scala:184:30, tage.scala:236:52, :320:27]
  wire            _GEN_60 = _GEN_59[s1_update_bits_cfi_idx_bits];	// @[predictor.scala:184:30, tage.scala:320:27]
  wire [3:0][2:0] _GEN_61 = {{s1_update_bits_meta[14:12]}, {s1_update_bits_meta[10:8]}, {s1_update_bits_meta[6:4]}, {s1_update_bits_meta[2:0]}};	// @[predictor.scala:184:30, tage.scala:236:52, :320:27]
  wire [2:0]      _GEN_62 = _GEN_61[s1_update_bits_cfi_idx_bits];	// @[predictor.scala:184:30, tage.scala:320:27]
  wire            _GEN_63 = _GEN_62 == 3'h0;	// @[tage.scala:303:37, :320:27, :321:43]
  wire            _GEN_64 = _GEN_63 & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :321:43]
  wire            _GEN_65 = _T_131 & _GEN_60 & _GEN_64;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_66 = s1_update_bits_cfi_idx_bits == 2'h1;	// @[predictor.scala:184:30, tage.scala:321:43]
  wire            _GEN_67 = _GEN_63 & _GEN_66;	// @[tage.scala:299:92, :321:43]
  wire            _GEN_68 = _T_131 & _GEN_60 & _GEN_67;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_69 = s1_update_bits_cfi_idx_bits == 2'h2;	// @[predictor.scala:184:30, tage.scala:270:21, :321:43]
  wire            _GEN_70 = _GEN_63 & _GEN_69;	// @[tage.scala:299:92, :321:43]
  wire            _GEN_71 = _T_131 & _GEN_60 & _GEN_70;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_72 = _GEN_63 & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :321:43]
  wire            _GEN_73 = _T_131 & _GEN_60 & _GEN_72;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_74 = _GEN_62 == 3'h1;	// @[tage.scala:303:37, :320:27, :321:43]
  wire            _GEN_75 = _GEN_74 & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :321:43]
  wire            _GEN_76 = _T_131 & _GEN_60 & _GEN_75;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_77 = _GEN_74 & _GEN_66;	// @[tage.scala:299:92, :321:43]
  wire            _GEN_78 = _T_131 & _GEN_60 & _GEN_77;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_79 = _GEN_74 & _GEN_69;	// @[tage.scala:299:92, :321:43]
  wire            _GEN_80 = _T_131 & _GEN_60 & _GEN_79;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_81 = _GEN_74 & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :321:43]
  wire            _GEN_82 = _T_131 & _GEN_60 & _GEN_81;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_83 = _GEN_62 == 3'h2;	// @[tage.scala:303:37, :320:27, :321:43]
  wire            _GEN_84 = _GEN_83 & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :321:43]
  wire            _GEN_85 = _T_131 & _GEN_60 & _GEN_84;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_86 = _GEN_83 & _GEN_66;	// @[tage.scala:299:92, :321:43]
  wire            _GEN_87 = _T_131 & _GEN_60 & _GEN_86;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_88 = _GEN_83 & _GEN_69;	// @[tage.scala:299:92, :321:43]
  wire            _GEN_89 = _T_131 & _GEN_60 & _GEN_88;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_90 = _GEN_83 & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :321:43]
  wire            _GEN_91 = _T_131 & _GEN_60 & _GEN_90;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_92 = _GEN_62 == 3'h3;	// @[tage.scala:303:37, :320:27, :321:43]
  wire            _GEN_93 = _GEN_92 & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :321:43]
  wire            _GEN_94 = _T_131 & _GEN_60 & _GEN_93;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_95 = _GEN_92 & _GEN_66;	// @[tage.scala:299:92, :321:43]
  wire            _GEN_96 = _T_131 & _GEN_60 & _GEN_95;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_97 = _GEN_92 & _GEN_69;	// @[tage.scala:299:92, :321:43]
  wire            _GEN_98 = _T_131 & _GEN_60 & _GEN_97;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_99 = _GEN_92 & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :321:43]
  wire            _GEN_100 = _T_131 & _GEN_60 & _GEN_99;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_101 = _GEN_62 == 3'h4;	// @[tage.scala:265:55, :320:27, :321:43]
  wire            _GEN_102 = _GEN_101 & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :321:43]
  wire            _GEN_103 = _T_131 & _GEN_60 & _GEN_102;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_104 = _GEN_101 & _GEN_66;	// @[tage.scala:299:92, :321:43]
  wire            _GEN_105 = _T_131 & _GEN_60 & _GEN_104;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_106 = _GEN_101 & _GEN_69;	// @[tage.scala:299:92, :321:43]
  wire            _GEN_107 = _T_131 & _GEN_60 & _GEN_106;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_108 = _GEN_101 & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :321:43]
  wire            _GEN_109 = _T_131 & _GEN_60 & _GEN_108;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_110 = _GEN_62 == 3'h5;	// @[tage.scala:270:21, :320:27, :321:43]
  wire            _GEN_111 = _GEN_110 & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :321:43]
  wire            _GEN_112 = _T_131 & _GEN_60 & _GEN_111;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_113 = _GEN_110 & _GEN_66;	// @[tage.scala:299:92, :321:43]
  wire            _GEN_114 = _T_131 & _GEN_60 & _GEN_113;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_115 = _GEN_110 & _GEN_69;	// @[tage.scala:299:92, :321:43]
  wire            _GEN_116 = _T_131 & _GEN_60 & _GEN_115;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_117 = _GEN_110 & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :321:43]
  wire            _GEN_118 = _T_131 & _GEN_60 & _GEN_117;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43]
  wire            _GEN_119 = s1_update_bits_cfi_idx_valid & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:{58,67}]
  wire            _GEN_120 = s1_update_bits_cfi_idx_valid & s1_update_bits_cfi_idx_bits == 2'h1;	// @[predictor.scala:184:30, tage.scala:297:{58,67}, :321:43]
  wire            _GEN_121 = s1_update_bits_cfi_idx_valid & s1_update_bits_cfi_idx_bits == 2'h2;	// @[predictor.scala:184:30, tage.scala:270:21, :297:{58,67}]
  wire            _GEN_122 = s1_update_bits_cfi_idx_valid & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:{58,67}]
  wire            _GEN_123 = _T_131 & _GEN_60 & _GEN_63;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :323:43]
  wire            _GEN_124 = _T_131 & _GEN_60 & _GEN_74;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :323:43]
  wire            _GEN_125 = _T_131 & _GEN_60 & _GEN_83;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :323:43]
  wire            _GEN_126 = _T_131 & _GEN_60 & _GEN_92;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :323:43]
  wire            _GEN_127 = _T_131 & _GEN_60 & _GEN_101;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :323:43]
  wire            _GEN_128 = _T_131 & _GEN_60 & _GEN_110;	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :323:43]
  wire [3:0][2:0] _GEN_129 = {{s1_update_bits_meta[54:52]}, {s1_update_bits_meta[50:48]}, {s1_update_bits_meta[46:44]}, {s1_update_bits_meta[42:40]}};	// @[OneHot.scala:57:35, predictor.scala:184:30, tage.scala:236:52]
  wire [2:0]      _GEN_130 = _GEN_129[s1_update_bits_cfi_idx_bits];	// @[OneHot.scala:57:35, predictor.scala:184:30]
  wire [7:0]      _decr_mask_T_1 = 8'h1 << _GEN_130;	// @[OneHot.scala:57:35]
  wire [5:0]      _GEN_131 = _decr_mask_T_1[6:1] | _decr_mask_T_1[7:2];	// @[OneHot.scala:57:35, tage.scala:270:21, util.scala:373:{29,45}]
  wire [4:0]      _GEN_132 = _GEN_131[4:0] | _decr_mask_T_1[7:3];	// @[OneHot.scala:57:35, tage.scala:265:40, util.scala:373:{29,45}]
  wire [3:0]      _GEN_133 = _GEN_132[3:0] | _decr_mask_T_1[7:4];	// @[OneHot.scala:57:35, tage.scala:265:55, util.scala:373:{29,45}]
  wire [2:0]      _GEN_134 = _GEN_133[2:0] | _decr_mask_T_1[7:5];	// @[OneHot.scala:57:35, tage.scala:270:21, util.scala:373:{29,45}]
  wire [1:0]      _GEN_135 = _GEN_134[1:0] | _decr_mask_T_1[7:6];	// @[OneHot.scala:57:35, util.scala:373:{29,45}]
  wire [3:0]      _GEN_136 = {{s1_update_bits_meta[55]}, {s1_update_bits_meta[51]}, {s1_update_bits_meta[47]}, {s1_update_bits_meta[43]}};	// @[OneHot.scala:57:35, predictor.scala:184:30, tage.scala:236:52]
  wire [5:0]      _GEN_137 = _GEN_136[s1_update_bits_cfi_idx_bits] ? ~(_decr_mask_T_1[5:0] | {_GEN_131[5], _GEN_132[4], _GEN_133[3], _GEN_134[2], _GEN_135[1], _GEN_135[0] | (&_GEN_130)}) : 6'h0;	// @[Bitwise.scala:77:12, OneHot.scala:57:35, predictor.scala:184:30, tage.scala:330:{26,43}, util.scala:373:{29,45}]
  wire            _GEN_138 = _GEN_137[0] & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_139 = _GEN_137[0] & _GEN_66;	// @[tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_140 = _GEN_137[0] & _GEN_69;	// @[tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_141 = _GEN_137[0] & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_142 = _GEN_137[1] & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_143 = _GEN_137[1] & _GEN_66;	// @[tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_144 = _GEN_137[1] & _GEN_69;	// @[tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_145 = _GEN_137[1] & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_146 = _GEN_137[2] & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_147 = _GEN_137[2] & _GEN_66;	// @[tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_148 = _GEN_137[2] & _GEN_69;	// @[tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_149 = _GEN_137[2] & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_150 = _GEN_137[3] & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_151 = _GEN_137[3] & _GEN_66;	// @[tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_152 = _GEN_137[3] & _GEN_69;	// @[tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_153 = _GEN_137[3] & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_154 = _GEN_137[4] & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_155 = _GEN_137[4] & _GEN_66;	// @[tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_156 = _GEN_137[4] & _GEN_69;	// @[tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_157 = _GEN_137[4] & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_158 = _GEN_137[5] & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_159 = _GEN_137[5] & _GEN_66;	// @[tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_160 = _GEN_137[5] & _GEN_69;	// @[tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  wire            _GEN_161 = _GEN_137[5] & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :321:43, :330:26, :333:{24,29}, :334:36]
  always @(posedge clock) begin
    s1_update_valid <= io_update_valid;	// @[predictor.scala:184:30]
    s1_update_bits_is_mispredict_update <= io_update_bits_is_mispredict_update;	// @[predictor.scala:184:30]
    s1_update_bits_is_repair_update <= io_update_bits_is_repair_update;	// @[predictor.scala:184:30]
    s1_update_bits_btb_mispredicts <= io_update_bits_btb_mispredicts;	// @[predictor.scala:184:30]
    s1_update_bits_pc <= io_update_bits_pc;	// @[predictor.scala:184:30]
    s1_update_bits_br_mask <= io_update_bits_br_mask;	// @[predictor.scala:184:30]
    s1_update_bits_cfi_idx_valid <= io_update_bits_cfi_idx_valid;	// @[predictor.scala:184:30]
    s1_update_bits_cfi_idx_bits <= io_update_bits_cfi_idx_bits;	// @[predictor.scala:184:30]
    s1_update_bits_cfi_taken <= io_update_bits_cfi_taken;	// @[predictor.scala:184:30]
    s1_update_bits_cfi_mispredicted <= io_update_bits_cfi_mispredicted;	// @[predictor.scala:184:30]
    s1_update_bits_ghist <= io_update_bits_ghist;	// @[predictor.scala:184:30]
    s1_update_bits_meta <= io_update_bits_meta;	// @[predictor.scala:184:30]
    t_io_f1_req_valid_REG <= io_f0_valid;	// @[tage.scala:225:35]
    t_io_f1_req_pc_REG <= io_f0_pc;	// @[tage.scala:226:35]
    t_io_f1_req_valid_REG_1 <= io_f0_valid;	// @[tage.scala:225:35]
    t_io_f1_req_pc_REG_1 <= io_f0_pc;	// @[tage.scala:226:35]
    t_io_f1_req_valid_REG_2 <= io_f0_valid;	// @[tage.scala:225:35]
    t_io_f1_req_pc_REG_2 <= io_f0_pc;	// @[tage.scala:226:35]
    t_io_f1_req_valid_REG_3 <= io_f0_valid;	// @[tage.scala:225:35]
    t_io_f1_req_pc_REG_3 <= io_f0_pc;	// @[tage.scala:226:35]
    t_io_f1_req_valid_REG_4 <= io_f0_valid;	// @[tage.scala:225:35]
    t_io_f1_req_pc_REG_4 <= io_f0_pc;	// @[tage.scala:226:35]
    t_io_f1_req_valid_REG_5 <= io_f0_valid;	// @[tage.scala:225:35]
    t_io_f1_req_pc_REG_5 <= io_f0_pc;	// @[tage.scala:226:35]
    t_io_update_mask_0_REG <= _GEN_65 | _GEN_32;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_0_REG <= (_GEN_65 | _GEN_119) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_0_REG <= _GEN_123 & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_0_REG <= s1_update_bits_meta[18:16];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131) begin	// @[tage.scala:317:95]
      if (_GEN_60) begin	// @[tage.scala:320:27]
        t_io_update_u_mask_0_REG <= _GEN_64 | _GEN_32;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_1_REG <= _GEN_67 | _GEN_39;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_2_REG <= _GEN_70 | _GEN_46;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_3_REG <= _GEN_72 | _GEN_53;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_0_REG_1 <= _GEN_75 | _GEN_33;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_1_REG_1 <= _GEN_77 | _GEN_40;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_2_REG_1 <= _GEN_79 | _GEN_47;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_3_REG_1 <= _GEN_81 | _GEN_54;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_0_REG_2 <= _GEN_84 | _GEN_34;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_1_REG_2 <= _GEN_86 | _GEN_41;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_2_REG_2 <= _GEN_88 | _GEN_48;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_3_REG_2 <= _GEN_90 | _GEN_55;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_0_REG_3 <= _GEN_93 | _GEN_35;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_1_REG_3 <= _GEN_95 | _GEN_42;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_2_REG_3 <= _GEN_97 | _GEN_49;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_3_REG_3 <= _GEN_99 | _GEN_56;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_0_REG_4 <= _GEN_102 | _GEN_36;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_1_REG_4 <= _GEN_104 | _GEN_43;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_2_REG_4 <= _GEN_106 | _GEN_50;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_3_REG_4 <= _GEN_108 | _GEN_57;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_0_REG_5 <= _GEN_111 | _GEN_37;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_1_REG_5 <= _GEN_113 | _GEN_44;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_2_REG_5 <= _GEN_115 | _GEN_51;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
        t_io_update_u_mask_3_REG_5 <= _GEN_117 | _GEN_58;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :321:43, :325:44, :350:47]
      end
      else begin	// @[tage.scala:320:27]
        t_io_update_u_mask_0_REG <= _GEN_138 | _GEN_32;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_1_REG <= _GEN_139 | _GEN_39;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_2_REG <= _GEN_140 | _GEN_46;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_3_REG <= _GEN_141 | _GEN_53;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_0_REG_1 <= _GEN_142 | _GEN_33;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_1_REG_1 <= _GEN_143 | _GEN_40;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_2_REG_1 <= _GEN_144 | _GEN_47;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_3_REG_1 <= _GEN_145 | _GEN_54;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_0_REG_2 <= _GEN_146 | _GEN_34;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_1_REG_2 <= _GEN_147 | _GEN_41;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_2_REG_2 <= _GEN_148 | _GEN_48;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_3_REG_2 <= _GEN_149 | _GEN_55;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_0_REG_3 <= _GEN_150 | _GEN_35;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_1_REG_3 <= _GEN_151 | _GEN_42;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_2_REG_3 <= _GEN_152 | _GEN_49;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_3_REG_3 <= _GEN_153 | _GEN_56;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_0_REG_4 <= _GEN_154 | _GEN_36;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_1_REG_4 <= _GEN_155 | _GEN_43;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_2_REG_4 <= _GEN_156 | _GEN_50;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_3_REG_4 <= _GEN_157 | _GEN_57;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_0_REG_5 <= _GEN_158 | _GEN_37;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_1_REG_5 <= _GEN_159 | _GEN_44;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_2_REG_5 <= _GEN_160 | _GEN_51;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
        t_io_update_u_mask_3_REG_5 <= _GEN_161 | _GEN_58;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :333:29, :334:36, :350:47]
      end
    end
    else begin	// @[tage.scala:317:95]
      t_io_update_u_mask_0_REG <= _GEN_32;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_1_REG <= _GEN_39;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_2_REG <= _GEN_46;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_3_REG <= _GEN_53;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_0_REG_1 <= _GEN_33;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_1_REG_1 <= _GEN_40;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_2_REG_1 <= _GEN_47;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_3_REG_1 <= _GEN_54;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_0_REG_2 <= _GEN_34;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_1_REG_2 <= _GEN_41;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_2_REG_2 <= _GEN_48;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_3_REG_2 <= _GEN_55;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_0_REG_3 <= _GEN_35;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_1_REG_3 <= _GEN_42;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_2_REG_3 <= _GEN_49;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_3_REG_3 <= _GEN_56;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_0_REG_4 <= _GEN_36;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_1_REG_4 <= _GEN_43;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_2_REG_4 <= _GEN_50;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_3_REG_4 <= _GEN_57;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_0_REG_5 <= _GEN_37;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_1_REG_5 <= _GEN_44;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_2_REG_5 <= _GEN_51;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
      t_io_update_u_mask_3_REG_5 <= _GEN_58;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :350:47]
    end
    if (_T_131 & (_GEN_60 ? _GEN_64 : _GEN_138))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_0_REG <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[36]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[0]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_2)	// @[tage.scala:218:27]
          t_io_update_u_0_REG <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_0_REG <= _new_u_T_4;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[29:28]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_0_REG <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_0_REG <= _new_u_T_8;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_0_REG <= s1_update_bits_meta[29:28];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_1_REG <= _GEN_68 | _GEN_39;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_1_REG <= (_GEN_68 | _GEN_120) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_1_REG <= _GEN_123 & _GEN_66;	// @[tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_1_REG <= s1_update_bits_meta[21:19];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_67 : _GEN_139))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_1_REG <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[37]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[1]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_13)	// @[tage.scala:218:27]
          t_io_update_u_1_REG <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_1_REG <= _new_u_T_15;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[31:30]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_1_REG <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_1_REG <= _new_u_T_19;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_1_REG <= s1_update_bits_meta[31:30];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_2_REG <= _GEN_71 | _GEN_46;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_2_REG <= (_GEN_71 | _GEN_121) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_2_REG <= _GEN_123 & _GEN_69;	// @[tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_2_REG <= s1_update_bits_meta[24:22];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_70 : _GEN_140))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_2_REG <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[38]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[2]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_24)	// @[tage.scala:218:27]
          t_io_update_u_2_REG <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_2_REG <= _new_u_T_26;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[33:32]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_2_REG <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_2_REG <= _new_u_T_30;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_2_REG <= s1_update_bits_meta[33:32];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_3_REG <= _GEN_73 | _GEN_53;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_3_REG <= (_GEN_73 | _GEN_122) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_3_REG <= _GEN_123 & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_3_REG <= s1_update_bits_meta[27:25];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_72 : _GEN_141))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_3_REG <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[39]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[3]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_35)	// @[tage.scala:218:27]
          t_io_update_u_3_REG <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_3_REG <= _new_u_T_37;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[35:34]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_3_REG <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_3_REG <= _new_u_T_41;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_3_REG <= s1_update_bits_meta[35:34];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_pc_REG <= s1_update_bits_pc;	// @[predictor.scala:184:30, tage.scala:353:41]
    t_io_update_hist_REG <= s1_update_bits_ghist;	// @[predictor.scala:184:30, tage.scala:354:41]
    t_io_update_mask_0_REG_1 <= _GEN_76 | _GEN_33;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_0_REG_1 <= (_GEN_76 | _GEN_119) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_0_REG_1 <= _GEN_124 & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_0_REG_1 <= s1_update_bits_meta[18:16];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_75 : _GEN_142))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_0_REG_1 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[36]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[0]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_2)	// @[tage.scala:218:27]
          t_io_update_u_0_REG_1 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_0_REG_1 <= _new_u_T_4;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[29:28]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_0_REG_1 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_0_REG_1 <= _new_u_T_8;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_0_REG_1 <= s1_update_bits_meta[29:28];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_1_REG_1 <= _GEN_78 | _GEN_40;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_1_REG_1 <= (_GEN_78 | _GEN_120) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_1_REG_1 <= _GEN_124 & _GEN_66;	// @[tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_1_REG_1 <= s1_update_bits_meta[21:19];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_77 : _GEN_143))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_1_REG_1 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[37]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[1]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_13)	// @[tage.scala:218:27]
          t_io_update_u_1_REG_1 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_1_REG_1 <= _new_u_T_15;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[31:30]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_1_REG_1 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_1_REG_1 <= _new_u_T_19;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_1_REG_1 <= s1_update_bits_meta[31:30];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_2_REG_1 <= _GEN_80 | _GEN_47;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_2_REG_1 <= (_GEN_80 | _GEN_121) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_2_REG_1 <= _GEN_124 & _GEN_69;	// @[tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_2_REG_1 <= s1_update_bits_meta[24:22];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_79 : _GEN_144))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_2_REG_1 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[38]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[2]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_24)	// @[tage.scala:218:27]
          t_io_update_u_2_REG_1 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_2_REG_1 <= _new_u_T_26;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[33:32]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_2_REG_1 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_2_REG_1 <= _new_u_T_30;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_2_REG_1 <= s1_update_bits_meta[33:32];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_3_REG_1 <= _GEN_82 | _GEN_54;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_3_REG_1 <= (_GEN_82 | _GEN_122) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_3_REG_1 <= _GEN_124 & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_3_REG_1 <= s1_update_bits_meta[27:25];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_81 : _GEN_145))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_3_REG_1 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[39]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[3]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_35)	// @[tage.scala:218:27]
          t_io_update_u_3_REG_1 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_3_REG_1 <= _new_u_T_37;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[35:34]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_3_REG_1 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_3_REG_1 <= _new_u_T_41;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_3_REG_1 <= s1_update_bits_meta[35:34];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_pc_REG_1 <= s1_update_bits_pc;	// @[predictor.scala:184:30, tage.scala:353:41]
    t_io_update_hist_REG_1 <= s1_update_bits_ghist;	// @[predictor.scala:184:30, tage.scala:354:41]
    t_io_update_mask_0_REG_2 <= _GEN_85 | _GEN_34;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_0_REG_2 <= (_GEN_85 | _GEN_119) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_0_REG_2 <= _GEN_125 & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_0_REG_2 <= s1_update_bits_meta[18:16];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_84 : _GEN_146))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_0_REG_2 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[36]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[0]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_2)	// @[tage.scala:218:27]
          t_io_update_u_0_REG_2 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_0_REG_2 <= _new_u_T_4;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[29:28]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_0_REG_2 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_0_REG_2 <= _new_u_T_8;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_0_REG_2 <= s1_update_bits_meta[29:28];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_1_REG_2 <= _GEN_87 | _GEN_41;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_1_REG_2 <= (_GEN_87 | _GEN_120) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_1_REG_2 <= _GEN_125 & _GEN_66;	// @[tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_1_REG_2 <= s1_update_bits_meta[21:19];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_86 : _GEN_147))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_1_REG_2 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[37]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[1]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_13)	// @[tage.scala:218:27]
          t_io_update_u_1_REG_2 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_1_REG_2 <= _new_u_T_15;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[31:30]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_1_REG_2 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_1_REG_2 <= _new_u_T_19;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_1_REG_2 <= s1_update_bits_meta[31:30];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_2_REG_2 <= _GEN_89 | _GEN_48;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_2_REG_2 <= (_GEN_89 | _GEN_121) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_2_REG_2 <= _GEN_125 & _GEN_69;	// @[tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_2_REG_2 <= s1_update_bits_meta[24:22];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_88 : _GEN_148))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_2_REG_2 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[38]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[2]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_24)	// @[tage.scala:218:27]
          t_io_update_u_2_REG_2 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_2_REG_2 <= _new_u_T_26;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[33:32]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_2_REG_2 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_2_REG_2 <= _new_u_T_30;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_2_REG_2 <= s1_update_bits_meta[33:32];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_3_REG_2 <= _GEN_91 | _GEN_55;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_3_REG_2 <= (_GEN_91 | _GEN_122) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_3_REG_2 <= _GEN_125 & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_3_REG_2 <= s1_update_bits_meta[27:25];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_90 : _GEN_149))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_3_REG_2 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[39]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[3]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_35)	// @[tage.scala:218:27]
          t_io_update_u_3_REG_2 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_3_REG_2 <= _new_u_T_37;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[35:34]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_3_REG_2 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_3_REG_2 <= _new_u_T_41;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_3_REG_2 <= s1_update_bits_meta[35:34];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_pc_REG_2 <= s1_update_bits_pc;	// @[predictor.scala:184:30, tage.scala:353:41]
    t_io_update_hist_REG_2 <= s1_update_bits_ghist;	// @[predictor.scala:184:30, tage.scala:354:41]
    t_io_update_mask_0_REG_3 <= _GEN_94 | _GEN_35;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_0_REG_3 <= (_GEN_94 | _GEN_119) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_0_REG_3 <= _GEN_126 & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_0_REG_3 <= s1_update_bits_meta[18:16];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_93 : _GEN_150))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_0_REG_3 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[36]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[0]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_2)	// @[tage.scala:218:27]
          t_io_update_u_0_REG_3 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_0_REG_3 <= _new_u_T_4;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[29:28]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_0_REG_3 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_0_REG_3 <= _new_u_T_8;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_0_REG_3 <= s1_update_bits_meta[29:28];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_1_REG_3 <= _GEN_96 | _GEN_42;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_1_REG_3 <= (_GEN_96 | _GEN_120) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_1_REG_3 <= _GEN_126 & _GEN_66;	// @[tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_1_REG_3 <= s1_update_bits_meta[21:19];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_95 : _GEN_151))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_1_REG_3 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[37]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[1]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_13)	// @[tage.scala:218:27]
          t_io_update_u_1_REG_3 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_1_REG_3 <= _new_u_T_15;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[31:30]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_1_REG_3 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_1_REG_3 <= _new_u_T_19;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_1_REG_3 <= s1_update_bits_meta[31:30];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_2_REG_3 <= _GEN_98 | _GEN_49;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_2_REG_3 <= (_GEN_98 | _GEN_121) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_2_REG_3 <= _GEN_126 & _GEN_69;	// @[tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_2_REG_3 <= s1_update_bits_meta[24:22];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_97 : _GEN_152))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_2_REG_3 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[38]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[2]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_24)	// @[tage.scala:218:27]
          t_io_update_u_2_REG_3 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_2_REG_3 <= _new_u_T_26;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[33:32]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_2_REG_3 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_2_REG_3 <= _new_u_T_30;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_2_REG_3 <= s1_update_bits_meta[33:32];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_3_REG_3 <= _GEN_100 | _GEN_56;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_3_REG_3 <= (_GEN_100 | _GEN_122) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_3_REG_3 <= _GEN_126 & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_3_REG_3 <= s1_update_bits_meta[27:25];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_99 : _GEN_153))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_3_REG_3 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[39]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[3]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_35)	// @[tage.scala:218:27]
          t_io_update_u_3_REG_3 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_3_REG_3 <= _new_u_T_37;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[35:34]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_3_REG_3 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_3_REG_3 <= _new_u_T_41;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_3_REG_3 <= s1_update_bits_meta[35:34];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_pc_REG_3 <= s1_update_bits_pc;	// @[predictor.scala:184:30, tage.scala:353:41]
    t_io_update_hist_REG_3 <= s1_update_bits_ghist;	// @[predictor.scala:184:30, tage.scala:354:41]
    t_io_update_mask_0_REG_4 <= _GEN_103 | _GEN_36;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_0_REG_4 <= (_GEN_103 | _GEN_119) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_0_REG_4 <= _GEN_127 & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_0_REG_4 <= s1_update_bits_meta[18:16];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_102 : _GEN_154))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_0_REG_4 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[36]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[0]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_2)	// @[tage.scala:218:27]
          t_io_update_u_0_REG_4 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_0_REG_4 <= _new_u_T_4;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[29:28]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_0_REG_4 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_0_REG_4 <= _new_u_T_8;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_0_REG_4 <= s1_update_bits_meta[29:28];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_1_REG_4 <= _GEN_105 | _GEN_43;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_1_REG_4 <= (_GEN_105 | _GEN_120) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_1_REG_4 <= _GEN_127 & _GEN_66;	// @[tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_1_REG_4 <= s1_update_bits_meta[21:19];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_104 : _GEN_155))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_1_REG_4 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[37]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[1]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_13)	// @[tage.scala:218:27]
          t_io_update_u_1_REG_4 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_1_REG_4 <= _new_u_T_15;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[31:30]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_1_REG_4 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_1_REG_4 <= _new_u_T_19;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_1_REG_4 <= s1_update_bits_meta[31:30];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_2_REG_4 <= _GEN_107 | _GEN_50;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_2_REG_4 <= (_GEN_107 | _GEN_121) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_2_REG_4 <= _GEN_127 & _GEN_69;	// @[tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_2_REG_4 <= s1_update_bits_meta[24:22];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_106 : _GEN_156))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_2_REG_4 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[38]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[2]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_24)	// @[tage.scala:218:27]
          t_io_update_u_2_REG_4 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_2_REG_4 <= _new_u_T_26;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[33:32]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_2_REG_4 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_2_REG_4 <= _new_u_T_30;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_2_REG_4 <= s1_update_bits_meta[33:32];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_3_REG_4 <= _GEN_109 | _GEN_57;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_3_REG_4 <= (_GEN_109 | _GEN_122) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_3_REG_4 <= _GEN_127 & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_3_REG_4 <= s1_update_bits_meta[27:25];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_108 : _GEN_157))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_3_REG_4 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[39]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[3]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_35)	// @[tage.scala:218:27]
          t_io_update_u_3_REG_4 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_3_REG_4 <= _new_u_T_37;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[35:34]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_3_REG_4 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_3_REG_4 <= _new_u_T_41;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_3_REG_4 <= s1_update_bits_meta[35:34];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_pc_REG_4 <= s1_update_bits_pc;	// @[predictor.scala:184:30, tage.scala:353:41]
    t_io_update_hist_REG_4 <= s1_update_bits_ghist;	// @[predictor.scala:184:30, tage.scala:354:41]
    t_io_update_mask_0_REG_5 <= _GEN_112 | _GEN_37;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_0_REG_5 <= (_GEN_112 | _GEN_119) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_0_REG_5 <= _GEN_128 & ~(|s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:297:58, :299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_0_REG_5 <= s1_update_bits_meta[18:16];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_111 : _GEN_158))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_0_REG_5 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[36]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[0]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_2)	// @[tage.scala:218:27]
          t_io_update_u_0_REG_5 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_0_REG_5 <= _new_u_T_4;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[29:28]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_0_REG_5 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_0_REG_5 <= _new_u_T_8;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_0_REG_5 <= s1_update_bits_meta[29:28];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_1_REG_5 <= _GEN_114 | _GEN_44;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_1_REG_5 <= (_GEN_114 | _GEN_120) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_1_REG_5 <= _GEN_128 & _GEN_66;	// @[tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_1_REG_5 <= s1_update_bits_meta[21:19];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_113 : _GEN_159))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_1_REG_5 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[37]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[1]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_13)	// @[tage.scala:218:27]
          t_io_update_u_1_REG_5 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_1_REG_5 <= _new_u_T_15;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[31:30]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_1_REG_5 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_1_REG_5 <= _new_u_T_19;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_1_REG_5 <= s1_update_bits_meta[31:30];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_2_REG_5 <= _GEN_116 | _GEN_51;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_2_REG_5 <= (_GEN_116 | _GEN_121) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_2_REG_5 <= _GEN_128 & _GEN_69;	// @[tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_2_REG_5 <= s1_update_bits_meta[24:22];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_115 : _GEN_160))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_2_REG_5 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[38]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[2]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_24)	// @[tage.scala:218:27]
          t_io_update_u_2_REG_5 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_2_REG_5 <= _new_u_T_26;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[33:32]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_2_REG_5 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_2_REG_5 <= _new_u_T_30;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_2_REG_5 <= s1_update_bits_meta[33:32];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_mask_3_REG_5 <= _GEN_118 | _GEN_58;	// @[tage.scala:240:33, :299:92, :300:47, :303:37, :317:128, :320:27, :321:43, :345:48]
    t_io_update_taken_3_REG_5 <= (_GEN_118 | _GEN_122) & s1_update_bits_cfi_taken;	// @[predictor.scala:184:30, tage.scala:297:67, :299:92, :317:128, :320:27, :321:43, :322:43, :346:48]
    t_io_update_alloc_3_REG_5 <= _GEN_128 & (&s1_update_bits_cfi_idx_bits);	// @[predictor.scala:184:30, tage.scala:299:92, :317:128, :320:27, :321:43, :323:43, :347:48]
    t_io_update_old_ctr_3_REG_5 <= s1_update_bits_meta[27:25];	// @[predictor.scala:184:30, tage.scala:236:52, :348:48]
    if (_T_131 & (_GEN_60 ? _GEN_117 : _GEN_161))	// @[tage.scala:299:92, :317:{95,128}, :320:27, :321:43, :326:44, :333:29, :334:36, :335:36]
      t_io_update_u_3_REG_5 <= 2'h0;	// @[tage.scala:321:43, :351:47]
    else if (s1_update_bits_meta[39]) begin	// @[predictor.scala:184:30, tage.scala:236:52]
      if (s1_update_mispredict_mask[3]) begin	// @[tage.scala:237:73, :308:52]
        if (_new_u_T_35)	// @[tage.scala:218:27]
          t_io_update_u_3_REG_5 <= 2'h0;	// @[tage.scala:321:43, :351:47]
        else	// @[tage.scala:218:27]
          t_io_update_u_3_REG_5 <= _new_u_T_37;	// @[tage.scala:218:43, :351:47]
      end
      else if (&(s1_update_bits_meta[35:34]))	// @[predictor.scala:184:30, tage.scala:219:27, :236:52]
        t_io_update_u_3_REG_5 <= 2'h3;	// @[tage.scala:265:40, :351:47]
      else	// @[tage.scala:219:27]
        t_io_update_u_3_REG_5 <= _new_u_T_41;	// @[tage.scala:219:43, :351:47]
    end
    else	// @[tage.scala:236:52]
      t_io_update_u_3_REG_5 <= s1_update_bits_meta[35:34];	// @[predictor.scala:184:30, tage.scala:236:52, :351:47]
    t_io_update_pc_REG_5 <= s1_update_bits_pc;	// @[predictor.scala:184:30, tage.scala:353:41]
    t_io_update_hist_REG_5 <= s1_update_bits_ghist;	// @[predictor.scala:184:30, tage.scala:354:41]
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        s1_update_valid = _RANDOM_5[6];	// @[predictor.scala:184:30]
        s1_update_bits_is_mispredict_update = _RANDOM_5[7];	// @[predictor.scala:184:30]
        s1_update_bits_is_repair_update = _RANDOM_5[8];	// @[predictor.scala:184:30]
        s1_update_bits_btb_mispredicts = _RANDOM_5[12:9];	// @[predictor.scala:184:30]
        s1_update_bits_pc = {_RANDOM_5[31:13], _RANDOM_6[20:0]};	// @[predictor.scala:184:30]
        s1_update_bits_br_mask = _RANDOM_6[24:21];	// @[predictor.scala:184:30]
        s1_update_bits_cfi_idx_valid = _RANDOM_6[25];	// @[predictor.scala:184:30]
        s1_update_bits_cfi_idx_bits = _RANDOM_6[27:26];	// @[predictor.scala:184:30]
        s1_update_bits_cfi_taken = _RANDOM_6[28];	// @[predictor.scala:184:30]
        s1_update_bits_cfi_mispredicted = _RANDOM_6[29];	// @[predictor.scala:184:30]
        s1_update_bits_ghist = {_RANDOM_7[31:1], _RANDOM_8, _RANDOM_9[0]};	// @[predictor.scala:184:30]
        s1_update_bits_meta = {_RANDOM_10[31:10], _RANDOM_11, _RANDOM_12, _RANDOM_13, _RANDOM_14[1:0]};	// @[predictor.scala:184:30]
        t_io_f1_req_valid_REG = _RANDOM_15[8];	// @[tage.scala:225:35]
        t_io_f1_req_pc_REG = {_RANDOM_15[31:9], _RANDOM_16[16:0]};	// @[tage.scala:225:35, :226:35]
        t_io_f1_req_valid_REG_1 = _RANDOM_16[17];	// @[tage.scala:225:35, :226:35]
        t_io_f1_req_pc_REG_1 = {_RANDOM_16[31:18], _RANDOM_17[25:0]};	// @[tage.scala:226:35]
        t_io_f1_req_valid_REG_2 = _RANDOM_17[26];	// @[tage.scala:225:35, :226:35]
        t_io_f1_req_pc_REG_2 = {_RANDOM_17[31:27], _RANDOM_18, _RANDOM_19[2:0]};	// @[tage.scala:226:35]
        t_io_f1_req_valid_REG_3 = _RANDOM_19[3];	// @[tage.scala:225:35, :226:35]
        t_io_f1_req_pc_REG_3 = {_RANDOM_19[31:4], _RANDOM_20[11:0]};	// @[tage.scala:226:35]
        t_io_f1_req_valid_REG_4 = _RANDOM_20[12];	// @[tage.scala:225:35, :226:35]
        t_io_f1_req_pc_REG_4 = {_RANDOM_20[31:13], _RANDOM_21[20:0]};	// @[tage.scala:226:35]
        t_io_f1_req_valid_REG_5 = _RANDOM_21[21];	// @[tage.scala:225:35, :226:35]
        t_io_f1_req_pc_REG_5 = {_RANDOM_21[31:22], _RANDOM_22[29:0]};	// @[tage.scala:226:35]
        t_io_update_mask_0_REG = _RANDOM_22[30];	// @[tage.scala:226:35, :345:48]
        t_io_update_taken_0_REG = _RANDOM_22[31];	// @[tage.scala:226:35, :346:48]
        t_io_update_alloc_0_REG = _RANDOM_23[0];	// @[tage.scala:347:48]
        t_io_update_old_ctr_0_REG = _RANDOM_23[3:1];	// @[tage.scala:347:48, :348:48]
        t_io_update_u_mask_0_REG = _RANDOM_23[4];	// @[tage.scala:347:48, :350:47]
        t_io_update_u_0_REG = _RANDOM_23[6:5];	// @[tage.scala:347:48, :351:47]
        t_io_update_mask_1_REG = _RANDOM_23[7];	// @[tage.scala:345:48, :347:48]
        t_io_update_taken_1_REG = _RANDOM_23[8];	// @[tage.scala:346:48, :347:48]
        t_io_update_alloc_1_REG = _RANDOM_23[9];	// @[tage.scala:347:48]
        t_io_update_old_ctr_1_REG = _RANDOM_23[12:10];	// @[tage.scala:347:48, :348:48]
        t_io_update_u_mask_1_REG = _RANDOM_23[13];	// @[tage.scala:347:48, :350:47]
        t_io_update_u_1_REG = _RANDOM_23[15:14];	// @[tage.scala:347:48, :351:47]
        t_io_update_mask_2_REG = _RANDOM_23[16];	// @[tage.scala:345:48, :347:48]
        t_io_update_taken_2_REG = _RANDOM_23[17];	// @[tage.scala:346:48, :347:48]
        t_io_update_alloc_2_REG = _RANDOM_23[18];	// @[tage.scala:347:48]
        t_io_update_old_ctr_2_REG = _RANDOM_23[21:19];	// @[tage.scala:347:48, :348:48]
        t_io_update_u_mask_2_REG = _RANDOM_23[22];	// @[tage.scala:347:48, :350:47]
        t_io_update_u_2_REG = _RANDOM_23[24:23];	// @[tage.scala:347:48, :351:47]
        t_io_update_mask_3_REG = _RANDOM_23[25];	// @[tage.scala:345:48, :347:48]
        t_io_update_taken_3_REG = _RANDOM_23[26];	// @[tage.scala:346:48, :347:48]
        t_io_update_alloc_3_REG = _RANDOM_23[27];	// @[tage.scala:347:48]
        t_io_update_old_ctr_3_REG = _RANDOM_23[30:28];	// @[tage.scala:347:48, :348:48]
        t_io_update_u_mask_3_REG = _RANDOM_23[31];	// @[tage.scala:347:48, :350:47]
        t_io_update_u_3_REG = _RANDOM_24[1:0];	// @[tage.scala:351:47]
        t_io_update_pc_REG = {_RANDOM_24[31:2], _RANDOM_25[9:0]};	// @[tage.scala:351:47, :353:41]
        t_io_update_hist_REG = {_RANDOM_25[31:10], _RANDOM_26, _RANDOM_27[9:0]};	// @[tage.scala:353:41, :354:41]
        t_io_update_mask_0_REG_1 = _RANDOM_27[10];	// @[tage.scala:345:48, :354:41]
        t_io_update_taken_0_REG_1 = _RANDOM_27[11];	// @[tage.scala:346:48, :354:41]
        t_io_update_alloc_0_REG_1 = _RANDOM_27[12];	// @[tage.scala:347:48, :354:41]
        t_io_update_old_ctr_0_REG_1 = _RANDOM_27[15:13];	// @[tage.scala:348:48, :354:41]
        t_io_update_u_mask_0_REG_1 = _RANDOM_27[16];	// @[tage.scala:350:47, :354:41]
        t_io_update_u_0_REG_1 = _RANDOM_27[18:17];	// @[tage.scala:351:47, :354:41]
        t_io_update_mask_1_REG_1 = _RANDOM_27[19];	// @[tage.scala:345:48, :354:41]
        t_io_update_taken_1_REG_1 = _RANDOM_27[20];	// @[tage.scala:346:48, :354:41]
        t_io_update_alloc_1_REG_1 = _RANDOM_27[21];	// @[tage.scala:347:48, :354:41]
        t_io_update_old_ctr_1_REG_1 = _RANDOM_27[24:22];	// @[tage.scala:348:48, :354:41]
        t_io_update_u_mask_1_REG_1 = _RANDOM_27[25];	// @[tage.scala:350:47, :354:41]
        t_io_update_u_1_REG_1 = _RANDOM_27[27:26];	// @[tage.scala:351:47, :354:41]
        t_io_update_mask_2_REG_1 = _RANDOM_27[28];	// @[tage.scala:345:48, :354:41]
        t_io_update_taken_2_REG_1 = _RANDOM_27[29];	// @[tage.scala:346:48, :354:41]
        t_io_update_alloc_2_REG_1 = _RANDOM_27[30];	// @[tage.scala:347:48, :354:41]
        t_io_update_old_ctr_2_REG_1 = {_RANDOM_27[31], _RANDOM_28[1:0]};	// @[tage.scala:348:48, :354:41]
        t_io_update_u_mask_2_REG_1 = _RANDOM_28[2];	// @[tage.scala:348:48, :350:47]
        t_io_update_u_2_REG_1 = _RANDOM_28[4:3];	// @[tage.scala:348:48, :351:47]
        t_io_update_mask_3_REG_1 = _RANDOM_28[5];	// @[tage.scala:345:48, :348:48]
        t_io_update_taken_3_REG_1 = _RANDOM_28[6];	// @[tage.scala:346:48, :348:48]
        t_io_update_alloc_3_REG_1 = _RANDOM_28[7];	// @[tage.scala:347:48, :348:48]
        t_io_update_old_ctr_3_REG_1 = _RANDOM_28[10:8];	// @[tage.scala:348:48]
        t_io_update_u_mask_3_REG_1 = _RANDOM_28[11];	// @[tage.scala:348:48, :350:47]
        t_io_update_u_3_REG_1 = _RANDOM_28[13:12];	// @[tage.scala:348:48, :351:47]
        t_io_update_pc_REG_1 = {_RANDOM_28[31:14], _RANDOM_29[21:0]};	// @[tage.scala:348:48, :353:41]
        t_io_update_hist_REG_1 = {_RANDOM_29[31:22], _RANDOM_30, _RANDOM_31[21:0]};	// @[tage.scala:353:41, :354:41]
        t_io_update_mask_0_REG_2 = _RANDOM_31[22];	// @[tage.scala:345:48, :354:41]
        t_io_update_taken_0_REG_2 = _RANDOM_31[23];	// @[tage.scala:346:48, :354:41]
        t_io_update_alloc_0_REG_2 = _RANDOM_31[24];	// @[tage.scala:347:48, :354:41]
        t_io_update_old_ctr_0_REG_2 = _RANDOM_31[27:25];	// @[tage.scala:348:48, :354:41]
        t_io_update_u_mask_0_REG_2 = _RANDOM_31[28];	// @[tage.scala:350:47, :354:41]
        t_io_update_u_0_REG_2 = _RANDOM_31[30:29];	// @[tage.scala:351:47, :354:41]
        t_io_update_mask_1_REG_2 = _RANDOM_31[31];	// @[tage.scala:345:48, :354:41]
        t_io_update_taken_1_REG_2 = _RANDOM_32[0];	// @[tage.scala:346:48]
        t_io_update_alloc_1_REG_2 = _RANDOM_32[1];	// @[tage.scala:346:48, :347:48]
        t_io_update_old_ctr_1_REG_2 = _RANDOM_32[4:2];	// @[tage.scala:346:48, :348:48]
        t_io_update_u_mask_1_REG_2 = _RANDOM_32[5];	// @[tage.scala:346:48, :350:47]
        t_io_update_u_1_REG_2 = _RANDOM_32[7:6];	// @[tage.scala:346:48, :351:47]
        t_io_update_mask_2_REG_2 = _RANDOM_32[8];	// @[tage.scala:345:48, :346:48]
        t_io_update_taken_2_REG_2 = _RANDOM_32[9];	// @[tage.scala:346:48]
        t_io_update_alloc_2_REG_2 = _RANDOM_32[10];	// @[tage.scala:346:48, :347:48]
        t_io_update_old_ctr_2_REG_2 = _RANDOM_32[13:11];	// @[tage.scala:346:48, :348:48]
        t_io_update_u_mask_2_REG_2 = _RANDOM_32[14];	// @[tage.scala:346:48, :350:47]
        t_io_update_u_2_REG_2 = _RANDOM_32[16:15];	// @[tage.scala:346:48, :351:47]
        t_io_update_mask_3_REG_2 = _RANDOM_32[17];	// @[tage.scala:345:48, :346:48]
        t_io_update_taken_3_REG_2 = _RANDOM_32[18];	// @[tage.scala:346:48]
        t_io_update_alloc_3_REG_2 = _RANDOM_32[19];	// @[tage.scala:346:48, :347:48]
        t_io_update_old_ctr_3_REG_2 = _RANDOM_32[22:20];	// @[tage.scala:346:48, :348:48]
        t_io_update_u_mask_3_REG_2 = _RANDOM_32[23];	// @[tage.scala:346:48, :350:47]
        t_io_update_u_3_REG_2 = _RANDOM_32[25:24];	// @[tage.scala:346:48, :351:47]
        t_io_update_pc_REG_2 = {_RANDOM_32[31:26], _RANDOM_33, _RANDOM_34[1:0]};	// @[tage.scala:346:48, :353:41]
        t_io_update_hist_REG_2 = {_RANDOM_34[31:2], _RANDOM_35, _RANDOM_36[1:0]};	// @[tage.scala:353:41, :354:41]
        t_io_update_mask_0_REG_3 = _RANDOM_36[2];	// @[tage.scala:345:48, :354:41]
        t_io_update_taken_0_REG_3 = _RANDOM_36[3];	// @[tage.scala:346:48, :354:41]
        t_io_update_alloc_0_REG_3 = _RANDOM_36[4];	// @[tage.scala:347:48, :354:41]
        t_io_update_old_ctr_0_REG_3 = _RANDOM_36[7:5];	// @[tage.scala:348:48, :354:41]
        t_io_update_u_mask_0_REG_3 = _RANDOM_36[8];	// @[tage.scala:350:47, :354:41]
        t_io_update_u_0_REG_3 = _RANDOM_36[10:9];	// @[tage.scala:351:47, :354:41]
        t_io_update_mask_1_REG_3 = _RANDOM_36[11];	// @[tage.scala:345:48, :354:41]
        t_io_update_taken_1_REG_3 = _RANDOM_36[12];	// @[tage.scala:346:48, :354:41]
        t_io_update_alloc_1_REG_3 = _RANDOM_36[13];	// @[tage.scala:347:48, :354:41]
        t_io_update_old_ctr_1_REG_3 = _RANDOM_36[16:14];	// @[tage.scala:348:48, :354:41]
        t_io_update_u_mask_1_REG_3 = _RANDOM_36[17];	// @[tage.scala:350:47, :354:41]
        t_io_update_u_1_REG_3 = _RANDOM_36[19:18];	// @[tage.scala:351:47, :354:41]
        t_io_update_mask_2_REG_3 = _RANDOM_36[20];	// @[tage.scala:345:48, :354:41]
        t_io_update_taken_2_REG_3 = _RANDOM_36[21];	// @[tage.scala:346:48, :354:41]
        t_io_update_alloc_2_REG_3 = _RANDOM_36[22];	// @[tage.scala:347:48, :354:41]
        t_io_update_old_ctr_2_REG_3 = _RANDOM_36[25:23];	// @[tage.scala:348:48, :354:41]
        t_io_update_u_mask_2_REG_3 = _RANDOM_36[26];	// @[tage.scala:350:47, :354:41]
        t_io_update_u_2_REG_3 = _RANDOM_36[28:27];	// @[tage.scala:351:47, :354:41]
        t_io_update_mask_3_REG_3 = _RANDOM_36[29];	// @[tage.scala:345:48, :354:41]
        t_io_update_taken_3_REG_3 = _RANDOM_36[30];	// @[tage.scala:346:48, :354:41]
        t_io_update_alloc_3_REG_3 = _RANDOM_36[31];	// @[tage.scala:347:48, :354:41]
        t_io_update_old_ctr_3_REG_3 = _RANDOM_37[2:0];	// @[tage.scala:348:48]
        t_io_update_u_mask_3_REG_3 = _RANDOM_37[3];	// @[tage.scala:348:48, :350:47]
        t_io_update_u_3_REG_3 = _RANDOM_37[5:4];	// @[tage.scala:348:48, :351:47]
        t_io_update_pc_REG_3 = {_RANDOM_37[31:6], _RANDOM_38[13:0]};	// @[tage.scala:348:48, :353:41]
        t_io_update_hist_REG_3 = {_RANDOM_38[31:14], _RANDOM_39, _RANDOM_40[13:0]};	// @[tage.scala:353:41, :354:41]
        t_io_update_mask_0_REG_4 = _RANDOM_40[14];	// @[tage.scala:345:48, :354:41]
        t_io_update_taken_0_REG_4 = _RANDOM_40[15];	// @[tage.scala:346:48, :354:41]
        t_io_update_alloc_0_REG_4 = _RANDOM_40[16];	// @[tage.scala:347:48, :354:41]
        t_io_update_old_ctr_0_REG_4 = _RANDOM_40[19:17];	// @[tage.scala:348:48, :354:41]
        t_io_update_u_mask_0_REG_4 = _RANDOM_40[20];	// @[tage.scala:350:47, :354:41]
        t_io_update_u_0_REG_4 = _RANDOM_40[22:21];	// @[tage.scala:351:47, :354:41]
        t_io_update_mask_1_REG_4 = _RANDOM_40[23];	// @[tage.scala:345:48, :354:41]
        t_io_update_taken_1_REG_4 = _RANDOM_40[24];	// @[tage.scala:346:48, :354:41]
        t_io_update_alloc_1_REG_4 = _RANDOM_40[25];	// @[tage.scala:347:48, :354:41]
        t_io_update_old_ctr_1_REG_4 = _RANDOM_40[28:26];	// @[tage.scala:348:48, :354:41]
        t_io_update_u_mask_1_REG_4 = _RANDOM_40[29];	// @[tage.scala:350:47, :354:41]
        t_io_update_u_1_REG_4 = _RANDOM_40[31:30];	// @[tage.scala:351:47, :354:41]
        t_io_update_mask_2_REG_4 = _RANDOM_41[0];	// @[tage.scala:345:48]
        t_io_update_taken_2_REG_4 = _RANDOM_41[1];	// @[tage.scala:345:48, :346:48]
        t_io_update_alloc_2_REG_4 = _RANDOM_41[2];	// @[tage.scala:345:48, :347:48]
        t_io_update_old_ctr_2_REG_4 = _RANDOM_41[5:3];	// @[tage.scala:345:48, :348:48]
        t_io_update_u_mask_2_REG_4 = _RANDOM_41[6];	// @[tage.scala:345:48, :350:47]
        t_io_update_u_2_REG_4 = _RANDOM_41[8:7];	// @[tage.scala:345:48, :351:47]
        t_io_update_mask_3_REG_4 = _RANDOM_41[9];	// @[tage.scala:345:48]
        t_io_update_taken_3_REG_4 = _RANDOM_41[10];	// @[tage.scala:345:48, :346:48]
        t_io_update_alloc_3_REG_4 = _RANDOM_41[11];	// @[tage.scala:345:48, :347:48]
        t_io_update_old_ctr_3_REG_4 = _RANDOM_41[14:12];	// @[tage.scala:345:48, :348:48]
        t_io_update_u_mask_3_REG_4 = _RANDOM_41[15];	// @[tage.scala:345:48, :350:47]
        t_io_update_u_3_REG_4 = _RANDOM_41[17:16];	// @[tage.scala:345:48, :351:47]
        t_io_update_pc_REG_4 = {_RANDOM_41[31:18], _RANDOM_42[25:0]};	// @[tage.scala:345:48, :353:41]
        t_io_update_hist_REG_4 = {_RANDOM_42[31:26], _RANDOM_43, _RANDOM_44[25:0]};	// @[tage.scala:353:41, :354:41]
        t_io_update_mask_0_REG_5 = _RANDOM_44[26];	// @[tage.scala:345:48, :354:41]
        t_io_update_taken_0_REG_5 = _RANDOM_44[27];	// @[tage.scala:346:48, :354:41]
        t_io_update_alloc_0_REG_5 = _RANDOM_44[28];	// @[tage.scala:347:48, :354:41]
        t_io_update_old_ctr_0_REG_5 = _RANDOM_44[31:29];	// @[tage.scala:348:48, :354:41]
        t_io_update_u_mask_0_REG_5 = _RANDOM_45[0];	// @[tage.scala:350:47]
        t_io_update_u_0_REG_5 = _RANDOM_45[2:1];	// @[tage.scala:350:47, :351:47]
        t_io_update_mask_1_REG_5 = _RANDOM_45[3];	// @[tage.scala:345:48, :350:47]
        t_io_update_taken_1_REG_5 = _RANDOM_45[4];	// @[tage.scala:346:48, :350:47]
        t_io_update_alloc_1_REG_5 = _RANDOM_45[5];	// @[tage.scala:347:48, :350:47]
        t_io_update_old_ctr_1_REG_5 = _RANDOM_45[8:6];	// @[tage.scala:348:48, :350:47]
        t_io_update_u_mask_1_REG_5 = _RANDOM_45[9];	// @[tage.scala:350:47]
        t_io_update_u_1_REG_5 = _RANDOM_45[11:10];	// @[tage.scala:350:47, :351:47]
        t_io_update_mask_2_REG_5 = _RANDOM_45[12];	// @[tage.scala:345:48, :350:47]
        t_io_update_taken_2_REG_5 = _RANDOM_45[13];	// @[tage.scala:346:48, :350:47]
        t_io_update_alloc_2_REG_5 = _RANDOM_45[14];	// @[tage.scala:347:48, :350:47]
        t_io_update_old_ctr_2_REG_5 = _RANDOM_45[17:15];	// @[tage.scala:348:48, :350:47]
        t_io_update_u_mask_2_REG_5 = _RANDOM_45[18];	// @[tage.scala:350:47]
        t_io_update_u_2_REG_5 = _RANDOM_45[20:19];	// @[tage.scala:350:47, :351:47]
        t_io_update_mask_3_REG_5 = _RANDOM_45[21];	// @[tage.scala:345:48, :350:47]
        t_io_update_taken_3_REG_5 = _RANDOM_45[22];	// @[tage.scala:346:48, :350:47]
        t_io_update_alloc_3_REG_5 = _RANDOM_45[23];	// @[tage.scala:347:48, :350:47]
        t_io_update_old_ctr_3_REG_5 = _RANDOM_45[26:24];	// @[tage.scala:348:48, :350:47]
        t_io_update_u_mask_3_REG_5 = _RANDOM_45[27];	// @[tage.scala:350:47]
        t_io_update_u_3_REG_5 = _RANDOM_45[29:28];	// @[tage.scala:350:47, :351:47]
        t_io_update_pc_REG_5 = {_RANDOM_45[31:30], _RANDOM_46, _RANDOM_47[5:0]};	// @[tage.scala:350:47, :353:41]
        t_io_update_hist_REG_5 = {_RANDOM_47[31:6], _RANDOM_48, _RANDOM_49[5:0]};	// @[tage.scala:353:41, :354:41]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  TageTable_boom tables_0 (	// @[tage.scala:224:21]
    .clock                 (clock),
    .reset                 (reset),
    .io_f1_req_valid       (t_io_f1_req_valid_REG),	// @[tage.scala:225:35]
    .io_f1_req_pc          (t_io_f1_req_pc_REG),	// @[tage.scala:226:35]
    .io_f1_req_ghist       (io_f1_ghist),
    .io_update_mask_0      (t_io_update_mask_0_REG),	// @[tage.scala:345:48]
    .io_update_mask_1      (t_io_update_mask_1_REG),	// @[tage.scala:345:48]
    .io_update_mask_2      (t_io_update_mask_2_REG),	// @[tage.scala:345:48]
    .io_update_mask_3      (t_io_update_mask_3_REG),	// @[tage.scala:345:48]
    .io_update_taken_0     (t_io_update_taken_0_REG),	// @[tage.scala:346:48]
    .io_update_taken_1     (t_io_update_taken_1_REG),	// @[tage.scala:346:48]
    .io_update_taken_2     (t_io_update_taken_2_REG),	// @[tage.scala:346:48]
    .io_update_taken_3     (t_io_update_taken_3_REG),	// @[tage.scala:346:48]
    .io_update_alloc_0     (t_io_update_alloc_0_REG),	// @[tage.scala:347:48]
    .io_update_alloc_1     (t_io_update_alloc_1_REG),	// @[tage.scala:347:48]
    .io_update_alloc_2     (t_io_update_alloc_2_REG),	// @[tage.scala:347:48]
    .io_update_alloc_3     (t_io_update_alloc_3_REG),	// @[tage.scala:347:48]
    .io_update_old_ctr_0   (t_io_update_old_ctr_0_REG),	// @[tage.scala:348:48]
    .io_update_old_ctr_1   (t_io_update_old_ctr_1_REG),	// @[tage.scala:348:48]
    .io_update_old_ctr_2   (t_io_update_old_ctr_2_REG),	// @[tage.scala:348:48]
    .io_update_old_ctr_3   (t_io_update_old_ctr_3_REG),	// @[tage.scala:348:48]
    .io_update_pc          (t_io_update_pc_REG),	// @[tage.scala:353:41]
    .io_update_hist        (t_io_update_hist_REG),	// @[tage.scala:354:41]
    .io_update_u_mask_0    (t_io_update_u_mask_0_REG),	// @[tage.scala:350:47]
    .io_update_u_mask_1    (t_io_update_u_mask_1_REG),	// @[tage.scala:350:47]
    .io_update_u_mask_2    (t_io_update_u_mask_2_REG),	// @[tage.scala:350:47]
    .io_update_u_mask_3    (t_io_update_u_mask_3_REG),	// @[tage.scala:350:47]
    .io_update_u_0         (t_io_update_u_0_REG),	// @[tage.scala:351:47]
    .io_update_u_1         (t_io_update_u_1_REG),	// @[tage.scala:351:47]
    .io_update_u_2         (t_io_update_u_2_REG),	// @[tage.scala:351:47]
    .io_update_u_3         (t_io_update_u_3_REG),	// @[tage.scala:351:47]
    .io_f3_resp_0_valid    (_tables_0_io_f3_resp_0_valid),
    .io_f3_resp_0_bits_ctr (_tables_0_io_f3_resp_0_bits_ctr),
    .io_f3_resp_0_bits_u   (_tables_0_io_f3_resp_0_bits_u),
    .io_f3_resp_1_valid    (_tables_0_io_f3_resp_1_valid),
    .io_f3_resp_1_bits_ctr (_tables_0_io_f3_resp_1_bits_ctr),
    .io_f3_resp_1_bits_u   (_tables_0_io_f3_resp_1_bits_u),
    .io_f3_resp_2_valid    (_tables_0_io_f3_resp_2_valid),
    .io_f3_resp_2_bits_ctr (_tables_0_io_f3_resp_2_bits_ctr),
    .io_f3_resp_2_bits_u   (_tables_0_io_f3_resp_2_bits_u),
    .io_f3_resp_3_valid    (_tables_0_io_f3_resp_3_valid),
    .io_f3_resp_3_bits_ctr (_tables_0_io_f3_resp_3_bits_ctr),
    .io_f3_resp_3_bits_u   (_tables_0_io_f3_resp_3_bits_u)
  );
  TageTable_1_boom tables_1 (	// @[tage.scala:224:21]
    .clock                 (clock),
    .reset                 (reset),
    .io_f1_req_valid       (t_io_f1_req_valid_REG_1),	// @[tage.scala:225:35]
    .io_f1_req_pc          (t_io_f1_req_pc_REG_1),	// @[tage.scala:226:35]
    .io_f1_req_ghist       (io_f1_ghist),
    .io_update_mask_0      (t_io_update_mask_0_REG_1),	// @[tage.scala:345:48]
    .io_update_mask_1      (t_io_update_mask_1_REG_1),	// @[tage.scala:345:48]
    .io_update_mask_2      (t_io_update_mask_2_REG_1),	// @[tage.scala:345:48]
    .io_update_mask_3      (t_io_update_mask_3_REG_1),	// @[tage.scala:345:48]
    .io_update_taken_0     (t_io_update_taken_0_REG_1),	// @[tage.scala:346:48]
    .io_update_taken_1     (t_io_update_taken_1_REG_1),	// @[tage.scala:346:48]
    .io_update_taken_2     (t_io_update_taken_2_REG_1),	// @[tage.scala:346:48]
    .io_update_taken_3     (t_io_update_taken_3_REG_1),	// @[tage.scala:346:48]
    .io_update_alloc_0     (t_io_update_alloc_0_REG_1),	// @[tage.scala:347:48]
    .io_update_alloc_1     (t_io_update_alloc_1_REG_1),	// @[tage.scala:347:48]
    .io_update_alloc_2     (t_io_update_alloc_2_REG_1),	// @[tage.scala:347:48]
    .io_update_alloc_3     (t_io_update_alloc_3_REG_1),	// @[tage.scala:347:48]
    .io_update_old_ctr_0   (t_io_update_old_ctr_0_REG_1),	// @[tage.scala:348:48]
    .io_update_old_ctr_1   (t_io_update_old_ctr_1_REG_1),	// @[tage.scala:348:48]
    .io_update_old_ctr_2   (t_io_update_old_ctr_2_REG_1),	// @[tage.scala:348:48]
    .io_update_old_ctr_3   (t_io_update_old_ctr_3_REG_1),	// @[tage.scala:348:48]
    .io_update_pc          (t_io_update_pc_REG_1),	// @[tage.scala:353:41]
    .io_update_hist        (t_io_update_hist_REG_1),	// @[tage.scala:354:41]
    .io_update_u_mask_0    (t_io_update_u_mask_0_REG_1),	// @[tage.scala:350:47]
    .io_update_u_mask_1    (t_io_update_u_mask_1_REG_1),	// @[tage.scala:350:47]
    .io_update_u_mask_2    (t_io_update_u_mask_2_REG_1),	// @[tage.scala:350:47]
    .io_update_u_mask_3    (t_io_update_u_mask_3_REG_1),	// @[tage.scala:350:47]
    .io_update_u_0         (t_io_update_u_0_REG_1),	// @[tage.scala:351:47]
    .io_update_u_1         (t_io_update_u_1_REG_1),	// @[tage.scala:351:47]
    .io_update_u_2         (t_io_update_u_2_REG_1),	// @[tage.scala:351:47]
    .io_update_u_3         (t_io_update_u_3_REG_1),	// @[tage.scala:351:47]
    .io_f3_resp_0_valid    (_tables_1_io_f3_resp_0_valid),
    .io_f3_resp_0_bits_ctr (_tables_1_io_f3_resp_0_bits_ctr),
    .io_f3_resp_0_bits_u   (_tables_1_io_f3_resp_0_bits_u),
    .io_f3_resp_1_valid    (_tables_1_io_f3_resp_1_valid),
    .io_f3_resp_1_bits_ctr (_tables_1_io_f3_resp_1_bits_ctr),
    .io_f3_resp_1_bits_u   (_tables_1_io_f3_resp_1_bits_u),
    .io_f3_resp_2_valid    (_tables_1_io_f3_resp_2_valid),
    .io_f3_resp_2_bits_ctr (_tables_1_io_f3_resp_2_bits_ctr),
    .io_f3_resp_2_bits_u   (_tables_1_io_f3_resp_2_bits_u),
    .io_f3_resp_3_valid    (_tables_1_io_f3_resp_3_valid),
    .io_f3_resp_3_bits_ctr (_tables_1_io_f3_resp_3_bits_ctr),
    .io_f3_resp_3_bits_u   (_tables_1_io_f3_resp_3_bits_u)
  );
  TageTable_2_boom tables_2 (	// @[tage.scala:224:21]
    .clock                 (clock),
    .reset                 (reset),
    .io_f1_req_valid       (t_io_f1_req_valid_REG_2),	// @[tage.scala:225:35]
    .io_f1_req_pc          (t_io_f1_req_pc_REG_2),	// @[tage.scala:226:35]
    .io_f1_req_ghist       (io_f1_ghist),
    .io_update_mask_0      (t_io_update_mask_0_REG_2),	// @[tage.scala:345:48]
    .io_update_mask_1      (t_io_update_mask_1_REG_2),	// @[tage.scala:345:48]
    .io_update_mask_2      (t_io_update_mask_2_REG_2),	// @[tage.scala:345:48]
    .io_update_mask_3      (t_io_update_mask_3_REG_2),	// @[tage.scala:345:48]
    .io_update_taken_0     (t_io_update_taken_0_REG_2),	// @[tage.scala:346:48]
    .io_update_taken_1     (t_io_update_taken_1_REG_2),	// @[tage.scala:346:48]
    .io_update_taken_2     (t_io_update_taken_2_REG_2),	// @[tage.scala:346:48]
    .io_update_taken_3     (t_io_update_taken_3_REG_2),	// @[tage.scala:346:48]
    .io_update_alloc_0     (t_io_update_alloc_0_REG_2),	// @[tage.scala:347:48]
    .io_update_alloc_1     (t_io_update_alloc_1_REG_2),	// @[tage.scala:347:48]
    .io_update_alloc_2     (t_io_update_alloc_2_REG_2),	// @[tage.scala:347:48]
    .io_update_alloc_3     (t_io_update_alloc_3_REG_2),	// @[tage.scala:347:48]
    .io_update_old_ctr_0   (t_io_update_old_ctr_0_REG_2),	// @[tage.scala:348:48]
    .io_update_old_ctr_1   (t_io_update_old_ctr_1_REG_2),	// @[tage.scala:348:48]
    .io_update_old_ctr_2   (t_io_update_old_ctr_2_REG_2),	// @[tage.scala:348:48]
    .io_update_old_ctr_3   (t_io_update_old_ctr_3_REG_2),	// @[tage.scala:348:48]
    .io_update_pc          (t_io_update_pc_REG_2),	// @[tage.scala:353:41]
    .io_update_hist        (t_io_update_hist_REG_2),	// @[tage.scala:354:41]
    .io_update_u_mask_0    (t_io_update_u_mask_0_REG_2),	// @[tage.scala:350:47]
    .io_update_u_mask_1    (t_io_update_u_mask_1_REG_2),	// @[tage.scala:350:47]
    .io_update_u_mask_2    (t_io_update_u_mask_2_REG_2),	// @[tage.scala:350:47]
    .io_update_u_mask_3    (t_io_update_u_mask_3_REG_2),	// @[tage.scala:350:47]
    .io_update_u_0         (t_io_update_u_0_REG_2),	// @[tage.scala:351:47]
    .io_update_u_1         (t_io_update_u_1_REG_2),	// @[tage.scala:351:47]
    .io_update_u_2         (t_io_update_u_2_REG_2),	// @[tage.scala:351:47]
    .io_update_u_3         (t_io_update_u_3_REG_2),	// @[tage.scala:351:47]
    .io_f3_resp_0_valid    (_tables_2_io_f3_resp_0_valid),
    .io_f3_resp_0_bits_ctr (_tables_2_io_f3_resp_0_bits_ctr),
    .io_f3_resp_0_bits_u   (_tables_2_io_f3_resp_0_bits_u),
    .io_f3_resp_1_valid    (_tables_2_io_f3_resp_1_valid),
    .io_f3_resp_1_bits_ctr (_tables_2_io_f3_resp_1_bits_ctr),
    .io_f3_resp_1_bits_u   (_tables_2_io_f3_resp_1_bits_u),
    .io_f3_resp_2_valid    (_tables_2_io_f3_resp_2_valid),
    .io_f3_resp_2_bits_ctr (_tables_2_io_f3_resp_2_bits_ctr),
    .io_f3_resp_2_bits_u   (_tables_2_io_f3_resp_2_bits_u),
    .io_f3_resp_3_valid    (_tables_2_io_f3_resp_3_valid),
    .io_f3_resp_3_bits_ctr (_tables_2_io_f3_resp_3_bits_ctr),
    .io_f3_resp_3_bits_u   (_tables_2_io_f3_resp_3_bits_u)
  );
  TageTable_3_boom tables_3 (	// @[tage.scala:224:21]
    .clock                 (clock),
    .reset                 (reset),
    .io_f1_req_valid       (t_io_f1_req_valid_REG_3),	// @[tage.scala:225:35]
    .io_f1_req_pc          (t_io_f1_req_pc_REG_3),	// @[tage.scala:226:35]
    .io_f1_req_ghist       (io_f1_ghist),
    .io_update_mask_0      (t_io_update_mask_0_REG_3),	// @[tage.scala:345:48]
    .io_update_mask_1      (t_io_update_mask_1_REG_3),	// @[tage.scala:345:48]
    .io_update_mask_2      (t_io_update_mask_2_REG_3),	// @[tage.scala:345:48]
    .io_update_mask_3      (t_io_update_mask_3_REG_3),	// @[tage.scala:345:48]
    .io_update_taken_0     (t_io_update_taken_0_REG_3),	// @[tage.scala:346:48]
    .io_update_taken_1     (t_io_update_taken_1_REG_3),	// @[tage.scala:346:48]
    .io_update_taken_2     (t_io_update_taken_2_REG_3),	// @[tage.scala:346:48]
    .io_update_taken_3     (t_io_update_taken_3_REG_3),	// @[tage.scala:346:48]
    .io_update_alloc_0     (t_io_update_alloc_0_REG_3),	// @[tage.scala:347:48]
    .io_update_alloc_1     (t_io_update_alloc_1_REG_3),	// @[tage.scala:347:48]
    .io_update_alloc_2     (t_io_update_alloc_2_REG_3),	// @[tage.scala:347:48]
    .io_update_alloc_3     (t_io_update_alloc_3_REG_3),	// @[tage.scala:347:48]
    .io_update_old_ctr_0   (t_io_update_old_ctr_0_REG_3),	// @[tage.scala:348:48]
    .io_update_old_ctr_1   (t_io_update_old_ctr_1_REG_3),	// @[tage.scala:348:48]
    .io_update_old_ctr_2   (t_io_update_old_ctr_2_REG_3),	// @[tage.scala:348:48]
    .io_update_old_ctr_3   (t_io_update_old_ctr_3_REG_3),	// @[tage.scala:348:48]
    .io_update_pc          (t_io_update_pc_REG_3),	// @[tage.scala:353:41]
    .io_update_hist        (t_io_update_hist_REG_3),	// @[tage.scala:354:41]
    .io_update_u_mask_0    (t_io_update_u_mask_0_REG_3),	// @[tage.scala:350:47]
    .io_update_u_mask_1    (t_io_update_u_mask_1_REG_3),	// @[tage.scala:350:47]
    .io_update_u_mask_2    (t_io_update_u_mask_2_REG_3),	// @[tage.scala:350:47]
    .io_update_u_mask_3    (t_io_update_u_mask_3_REG_3),	// @[tage.scala:350:47]
    .io_update_u_0         (t_io_update_u_0_REG_3),	// @[tage.scala:351:47]
    .io_update_u_1         (t_io_update_u_1_REG_3),	// @[tage.scala:351:47]
    .io_update_u_2         (t_io_update_u_2_REG_3),	// @[tage.scala:351:47]
    .io_update_u_3         (t_io_update_u_3_REG_3),	// @[tage.scala:351:47]
    .io_f3_resp_0_valid    (_tables_3_io_f3_resp_0_valid),
    .io_f3_resp_0_bits_ctr (_tables_3_io_f3_resp_0_bits_ctr),
    .io_f3_resp_0_bits_u   (_tables_3_io_f3_resp_0_bits_u),
    .io_f3_resp_1_valid    (_tables_3_io_f3_resp_1_valid),
    .io_f3_resp_1_bits_ctr (_tables_3_io_f3_resp_1_bits_ctr),
    .io_f3_resp_1_bits_u   (_tables_3_io_f3_resp_1_bits_u),
    .io_f3_resp_2_valid    (_tables_3_io_f3_resp_2_valid),
    .io_f3_resp_2_bits_ctr (_tables_3_io_f3_resp_2_bits_ctr),
    .io_f3_resp_2_bits_u   (_tables_3_io_f3_resp_2_bits_u),
    .io_f3_resp_3_valid    (_tables_3_io_f3_resp_3_valid),
    .io_f3_resp_3_bits_ctr (_tables_3_io_f3_resp_3_bits_ctr),
    .io_f3_resp_3_bits_u   (_tables_3_io_f3_resp_3_bits_u)
  );
  TageTable_4_boom tables_4 (	// @[tage.scala:224:21]
    .clock                 (clock),
    .reset                 (reset),
    .io_f1_req_valid       (t_io_f1_req_valid_REG_4),	// @[tage.scala:225:35]
    .io_f1_req_pc          (t_io_f1_req_pc_REG_4),	// @[tage.scala:226:35]
    .io_f1_req_ghist       (io_f1_ghist),
    .io_update_mask_0      (t_io_update_mask_0_REG_4),	// @[tage.scala:345:48]
    .io_update_mask_1      (t_io_update_mask_1_REG_4),	// @[tage.scala:345:48]
    .io_update_mask_2      (t_io_update_mask_2_REG_4),	// @[tage.scala:345:48]
    .io_update_mask_3      (t_io_update_mask_3_REG_4),	// @[tage.scala:345:48]
    .io_update_taken_0     (t_io_update_taken_0_REG_4),	// @[tage.scala:346:48]
    .io_update_taken_1     (t_io_update_taken_1_REG_4),	// @[tage.scala:346:48]
    .io_update_taken_2     (t_io_update_taken_2_REG_4),	// @[tage.scala:346:48]
    .io_update_taken_3     (t_io_update_taken_3_REG_4),	// @[tage.scala:346:48]
    .io_update_alloc_0     (t_io_update_alloc_0_REG_4),	// @[tage.scala:347:48]
    .io_update_alloc_1     (t_io_update_alloc_1_REG_4),	// @[tage.scala:347:48]
    .io_update_alloc_2     (t_io_update_alloc_2_REG_4),	// @[tage.scala:347:48]
    .io_update_alloc_3     (t_io_update_alloc_3_REG_4),	// @[tage.scala:347:48]
    .io_update_old_ctr_0   (t_io_update_old_ctr_0_REG_4),	// @[tage.scala:348:48]
    .io_update_old_ctr_1   (t_io_update_old_ctr_1_REG_4),	// @[tage.scala:348:48]
    .io_update_old_ctr_2   (t_io_update_old_ctr_2_REG_4),	// @[tage.scala:348:48]
    .io_update_old_ctr_3   (t_io_update_old_ctr_3_REG_4),	// @[tage.scala:348:48]
    .io_update_pc          (t_io_update_pc_REG_4),	// @[tage.scala:353:41]
    .io_update_hist        (t_io_update_hist_REG_4),	// @[tage.scala:354:41]
    .io_update_u_mask_0    (t_io_update_u_mask_0_REG_4),	// @[tage.scala:350:47]
    .io_update_u_mask_1    (t_io_update_u_mask_1_REG_4),	// @[tage.scala:350:47]
    .io_update_u_mask_2    (t_io_update_u_mask_2_REG_4),	// @[tage.scala:350:47]
    .io_update_u_mask_3    (t_io_update_u_mask_3_REG_4),	// @[tage.scala:350:47]
    .io_update_u_0         (t_io_update_u_0_REG_4),	// @[tage.scala:351:47]
    .io_update_u_1         (t_io_update_u_1_REG_4),	// @[tage.scala:351:47]
    .io_update_u_2         (t_io_update_u_2_REG_4),	// @[tage.scala:351:47]
    .io_update_u_3         (t_io_update_u_3_REG_4),	// @[tage.scala:351:47]
    .io_f3_resp_0_valid    (_tables_4_io_f3_resp_0_valid),
    .io_f3_resp_0_bits_ctr (_tables_4_io_f3_resp_0_bits_ctr),
    .io_f3_resp_0_bits_u   (_tables_4_io_f3_resp_0_bits_u),
    .io_f3_resp_1_valid    (_tables_4_io_f3_resp_1_valid),
    .io_f3_resp_1_bits_ctr (_tables_4_io_f3_resp_1_bits_ctr),
    .io_f3_resp_1_bits_u   (_tables_4_io_f3_resp_1_bits_u),
    .io_f3_resp_2_valid    (_tables_4_io_f3_resp_2_valid),
    .io_f3_resp_2_bits_ctr (_tables_4_io_f3_resp_2_bits_ctr),
    .io_f3_resp_2_bits_u   (_tables_4_io_f3_resp_2_bits_u),
    .io_f3_resp_3_valid    (_tables_4_io_f3_resp_3_valid),
    .io_f3_resp_3_bits_ctr (_tables_4_io_f3_resp_3_bits_ctr),
    .io_f3_resp_3_bits_u   (_tables_4_io_f3_resp_3_bits_u)
  );
  TageTable_5_boom tables_5 (	// @[tage.scala:224:21]
    .clock                 (clock),
    .reset                 (reset),
    .io_f1_req_valid       (t_io_f1_req_valid_REG_5),	// @[tage.scala:225:35]
    .io_f1_req_pc          (t_io_f1_req_pc_REG_5),	// @[tage.scala:226:35]
    .io_f1_req_ghist       (io_f1_ghist),
    .io_update_mask_0      (t_io_update_mask_0_REG_5),	// @[tage.scala:345:48]
    .io_update_mask_1      (t_io_update_mask_1_REG_5),	// @[tage.scala:345:48]
    .io_update_mask_2      (t_io_update_mask_2_REG_5),	// @[tage.scala:345:48]
    .io_update_mask_3      (t_io_update_mask_3_REG_5),	// @[tage.scala:345:48]
    .io_update_taken_0     (t_io_update_taken_0_REG_5),	// @[tage.scala:346:48]
    .io_update_taken_1     (t_io_update_taken_1_REG_5),	// @[tage.scala:346:48]
    .io_update_taken_2     (t_io_update_taken_2_REG_5),	// @[tage.scala:346:48]
    .io_update_taken_3     (t_io_update_taken_3_REG_5),	// @[tage.scala:346:48]
    .io_update_alloc_0     (t_io_update_alloc_0_REG_5),	// @[tage.scala:347:48]
    .io_update_alloc_1     (t_io_update_alloc_1_REG_5),	// @[tage.scala:347:48]
    .io_update_alloc_2     (t_io_update_alloc_2_REG_5),	// @[tage.scala:347:48]
    .io_update_alloc_3     (t_io_update_alloc_3_REG_5),	// @[tage.scala:347:48]
    .io_update_old_ctr_0   (t_io_update_old_ctr_0_REG_5),	// @[tage.scala:348:48]
    .io_update_old_ctr_1   (t_io_update_old_ctr_1_REG_5),	// @[tage.scala:348:48]
    .io_update_old_ctr_2   (t_io_update_old_ctr_2_REG_5),	// @[tage.scala:348:48]
    .io_update_old_ctr_3   (t_io_update_old_ctr_3_REG_5),	// @[tage.scala:348:48]
    .io_update_pc          (t_io_update_pc_REG_5),	// @[tage.scala:353:41]
    .io_update_hist        (t_io_update_hist_REG_5),	// @[tage.scala:354:41]
    .io_update_u_mask_0    (t_io_update_u_mask_0_REG_5),	// @[tage.scala:350:47]
    .io_update_u_mask_1    (t_io_update_u_mask_1_REG_5),	// @[tage.scala:350:47]
    .io_update_u_mask_2    (t_io_update_u_mask_2_REG_5),	// @[tage.scala:350:47]
    .io_update_u_mask_3    (t_io_update_u_mask_3_REG_5),	// @[tage.scala:350:47]
    .io_update_u_0         (t_io_update_u_0_REG_5),	// @[tage.scala:351:47]
    .io_update_u_1         (t_io_update_u_1_REG_5),	// @[tage.scala:351:47]
    .io_update_u_2         (t_io_update_u_2_REG_5),	// @[tage.scala:351:47]
    .io_update_u_3         (t_io_update_u_3_REG_5),	// @[tage.scala:351:47]
    .io_f3_resp_0_valid    (_tables_5_io_f3_resp_0_valid),
    .io_f3_resp_0_bits_ctr (_tables_5_io_f3_resp_0_bits_ctr),
    .io_f3_resp_0_bits_u   (_tables_5_io_f3_resp_0_bits_u),
    .io_f3_resp_1_valid    (_tables_5_io_f3_resp_1_valid),
    .io_f3_resp_1_bits_ctr (_tables_5_io_f3_resp_1_bits_ctr),
    .io_f3_resp_1_bits_u   (_tables_5_io_f3_resp_1_bits_u),
    .io_f3_resp_2_valid    (_tables_5_io_f3_resp_2_valid),
    .io_f3_resp_2_bits_ctr (_tables_5_io_f3_resp_2_bits_ctr),
    .io_f3_resp_2_bits_u   (_tables_5_io_f3_resp_2_bits_u),
    .io_f3_resp_3_valid    (_tables_5_io_f3_resp_3_valid),
    .io_f3_resp_3_bits_ctr (_tables_5_io_f3_resp_3_bits_ctr),
    .io_f3_resp_3_bits_u   (_tables_5_io_f3_resp_3_bits_u)
  );
  MaxPeriodFibonacciLFSR_3_boom alloc_lfsr_prng (	// @[PRNG.scala:91:22]
    .clock    (clock),
    .reset    (reset),
    .io_out_0 (_alloc_lfsr_prng_io_out_0),
    .io_out_1 (_alloc_lfsr_prng_io_out_1),
    .io_out_2 (_alloc_lfsr_prng_io_out_2),
    .io_out_3 (_alloc_lfsr_prng_io_out_3),
    .io_out_4 (_alloc_lfsr_prng_io_out_4),
    .io_out_5 (_alloc_lfsr_prng_io_out_5)
  );
  MaxPeriodFibonacciLFSR_3_boom alloc_lfsr_prng_1 (	// @[PRNG.scala:91:22]
    .clock    (clock),
    .reset    (reset),
    .io_out_0 (_alloc_lfsr_prng_1_io_out_0),
    .io_out_1 (_alloc_lfsr_prng_1_io_out_1),
    .io_out_2 (_alloc_lfsr_prng_1_io_out_2),
    .io_out_3 (_alloc_lfsr_prng_1_io_out_3),
    .io_out_4 (_alloc_lfsr_prng_1_io_out_4),
    .io_out_5 (_alloc_lfsr_prng_1_io_out_5)
  );
  MaxPeriodFibonacciLFSR_3_boom alloc_lfsr_prng_2 (	// @[PRNG.scala:91:22]
    .clock    (clock),
    .reset    (reset),
    .io_out_0 (_alloc_lfsr_prng_2_io_out_0),
    .io_out_1 (_alloc_lfsr_prng_2_io_out_1),
    .io_out_2 (_alloc_lfsr_prng_2_io_out_2),
    .io_out_3 (_alloc_lfsr_prng_2_io_out_3),
    .io_out_4 (_alloc_lfsr_prng_2_io_out_4),
    .io_out_5 (_alloc_lfsr_prng_2_io_out_5)
  );
  MaxPeriodFibonacciLFSR_3_boom alloc_lfsr_prng_3 (	// @[PRNG.scala:91:22]
    .clock    (clock),
    .reset    (reset),
    .io_out_0 (_alloc_lfsr_prng_3_io_out_0),
    .io_out_1 (_alloc_lfsr_prng_3_io_out_1),
    .io_out_2 (_alloc_lfsr_prng_3_io_out_2),
    .io_out_3 (_alloc_lfsr_prng_3_io_out_3),
    .io_out_4 (_alloc_lfsr_prng_3_io_out_4),
    .io_out_5 (_alloc_lfsr_prng_3_io_out_5)
  );
  assign io_resp_f1_0_taken = io_resp_in_0_f1_0_taken;
  assign io_resp_f1_0_is_br = io_resp_in_0_f1_0_is_br;
  assign io_resp_f1_0_is_jal = io_resp_in_0_f1_0_is_jal;
  assign io_resp_f1_0_predicted_pc_valid = io_resp_in_0_f1_0_predicted_pc_valid;
  assign io_resp_f1_0_predicted_pc_bits = io_resp_in_0_f1_0_predicted_pc_bits;
  assign io_resp_f1_1_taken = io_resp_in_0_f1_1_taken;
  assign io_resp_f1_1_is_br = io_resp_in_0_f1_1_is_br;
  assign io_resp_f1_1_is_jal = io_resp_in_0_f1_1_is_jal;
  assign io_resp_f1_1_predicted_pc_valid = io_resp_in_0_f1_1_predicted_pc_valid;
  assign io_resp_f1_1_predicted_pc_bits = io_resp_in_0_f1_1_predicted_pc_bits;
  assign io_resp_f1_2_taken = io_resp_in_0_f1_2_taken;
  assign io_resp_f1_2_is_br = io_resp_in_0_f1_2_is_br;
  assign io_resp_f1_2_is_jal = io_resp_in_0_f1_2_is_jal;
  assign io_resp_f1_2_predicted_pc_valid = io_resp_in_0_f1_2_predicted_pc_valid;
  assign io_resp_f1_2_predicted_pc_bits = io_resp_in_0_f1_2_predicted_pc_bits;
  assign io_resp_f1_3_taken = io_resp_in_0_f1_3_taken;
  assign io_resp_f1_3_is_br = io_resp_in_0_f1_3_is_br;
  assign io_resp_f1_3_is_jal = io_resp_in_0_f1_3_is_jal;
  assign io_resp_f1_3_predicted_pc_valid = io_resp_in_0_f1_3_predicted_pc_valid;
  assign io_resp_f1_3_predicted_pc_bits = io_resp_in_0_f1_3_predicted_pc_bits;
  assign io_resp_f2_0_taken = io_resp_in_0_f2_0_taken;
  assign io_resp_f2_0_is_br = io_resp_in_0_f2_0_is_br;
  assign io_resp_f2_0_is_jal = io_resp_in_0_f2_0_is_jal;
  assign io_resp_f2_0_predicted_pc_valid = io_resp_in_0_f2_0_predicted_pc_valid;
  assign io_resp_f2_0_predicted_pc_bits = io_resp_in_0_f2_0_predicted_pc_bits;
  assign io_resp_f2_1_taken = io_resp_in_0_f2_1_taken;
  assign io_resp_f2_1_is_br = io_resp_in_0_f2_1_is_br;
  assign io_resp_f2_1_is_jal = io_resp_in_0_f2_1_is_jal;
  assign io_resp_f2_1_predicted_pc_valid = io_resp_in_0_f2_1_predicted_pc_valid;
  assign io_resp_f2_1_predicted_pc_bits = io_resp_in_0_f2_1_predicted_pc_bits;
  assign io_resp_f2_2_taken = io_resp_in_0_f2_2_taken;
  assign io_resp_f2_2_is_br = io_resp_in_0_f2_2_is_br;
  assign io_resp_f2_2_is_jal = io_resp_in_0_f2_2_is_jal;
  assign io_resp_f2_2_predicted_pc_valid = io_resp_in_0_f2_2_predicted_pc_valid;
  assign io_resp_f2_2_predicted_pc_bits = io_resp_in_0_f2_2_predicted_pc_bits;
  assign io_resp_f2_3_taken = io_resp_in_0_f2_3_taken;
  assign io_resp_f2_3_is_br = io_resp_in_0_f2_3_is_br;
  assign io_resp_f2_3_is_jal = io_resp_in_0_f2_3_is_jal;
  assign io_resp_f2_3_predicted_pc_valid = io_resp_in_0_f2_3_predicted_pc_valid;
  assign io_resp_f2_3_predicted_pc_bits = io_resp_in_0_f2_3_predicted_pc_bits;
  assign io_resp_f3_0_taken = _io_resp_f3_0_taken_output;	// @[tage.scala:264:18, :265:29]
  assign io_resp_f3_0_is_br = io_resp_in_0_f3_0_is_br;
  assign io_resp_f3_0_is_jal = io_resp_in_0_f3_0_is_jal;
  assign io_resp_f3_0_predicted_pc_valid = io_resp_in_0_f3_0_predicted_pc_valid;
  assign io_resp_f3_0_predicted_pc_bits = io_resp_in_0_f3_0_predicted_pc_bits;
  assign io_resp_f3_1_taken = _io_resp_f3_1_taken_output;	// @[tage.scala:264:18, :265:29]
  assign io_resp_f3_1_is_br = io_resp_in_0_f3_1_is_br;
  assign io_resp_f3_1_is_jal = io_resp_in_0_f3_1_is_jal;
  assign io_resp_f3_1_predicted_pc_valid = io_resp_in_0_f3_1_predicted_pc_valid;
  assign io_resp_f3_1_predicted_pc_bits = io_resp_in_0_f3_1_predicted_pc_bits;
  assign io_resp_f3_2_taken = _io_resp_f3_2_taken_output;	// @[tage.scala:264:18, :265:29]
  assign io_resp_f3_2_is_br = io_resp_in_0_f3_2_is_br;
  assign io_resp_f3_2_is_jal = io_resp_in_0_f3_2_is_jal;
  assign io_resp_f3_2_predicted_pc_valid = io_resp_in_0_f3_2_predicted_pc_valid;
  assign io_resp_f3_2_predicted_pc_bits = io_resp_in_0_f3_2_predicted_pc_bits;
  assign io_resp_f3_3_taken = _io_resp_f3_3_taken_output;	// @[tage.scala:264:18, :265:29]
  assign io_resp_f3_3_is_br = io_resp_in_0_f3_3_is_br;
  assign io_resp_f3_3_is_jal = io_resp_in_0_f3_3_is_jal;
  assign io_resp_f3_3_predicted_pc_valid = io_resp_in_0_f3_3_predicted_pc_valid;
  assign io_resp_f3_3_predicted_pc_bits = io_resp_in_0_f3_3_predicted_pc_bits;
  assign io_f3_meta =
    {64'h0,
     f3_meta_provider_3_valid,
     f3_meta_provider_3_bits,
     f3_meta_provider_2_valid,
     f3_meta_provider_2_bits,
     f3_meta_provider_1_valid,
     f3_meta_provider_1_bits,
     f3_meta_provider_0_valid,
     f3_meta_provider_0_bits,
     (_tables_5_io_f3_resp_3_valid ? _T_113 : _tables_4_io_f3_resp_3_valid ? _T_109 : _tables_3_io_f3_resp_3_valid ? _T_105 : _tables_2_io_f3_resp_3_valid ? _T_101 : _tables_1_io_f3_resp_3_valid & _tables_0_io_f3_resp_3_valid ? _tables_0_io_f3_resp_3_bits_ctr[2] : io_resp_in_0_f3_3_taken) != _io_resp_f3_3_taken_output,
     (_tables_5_io_f3_resp_2_valid ? _T_82 : _tables_4_io_f3_resp_2_valid ? _T_78 : _tables_3_io_f3_resp_2_valid ? _T_74 : _tables_2_io_f3_resp_2_valid ? _T_70 : _tables_1_io_f3_resp_2_valid & _tables_0_io_f3_resp_2_valid ? _tables_0_io_f3_resp_2_bits_ctr[2] : io_resp_in_0_f3_2_taken) != _io_resp_f3_2_taken_output,
     (_tables_5_io_f3_resp_1_valid ? _T_51 : _tables_4_io_f3_resp_1_valid ? _T_47 : _tables_3_io_f3_resp_1_valid ? _T_43 : _tables_2_io_f3_resp_1_valid ? _T_39 : _tables_1_io_f3_resp_1_valid & _tables_0_io_f3_resp_1_valid ? _tables_0_io_f3_resp_1_bits_ctr[2] : io_resp_in_0_f3_1_taken) != _io_resp_f3_1_taken_output,
     (_tables_5_io_f3_resp_0_valid ? _T_20 : _tables_4_io_f3_resp_0_valid ? _T_16 : _tables_3_io_f3_resp_0_valid ? _T_12 : _tables_2_io_f3_resp_0_valid ? _T_8 : _tables_1_io_f3_resp_0_valid & _tables_0_io_f3_resp_0_valid ? _tables_0_io_f3_resp_0_bits_ctr[2] : io_resp_in_0_f3_0_taken) != _io_resp_f3_0_taken_output,
     _GEN_24[f3_meta_provider_3_bits],
     _GEN_16[f3_meta_provider_2_bits],
     _GEN_8[f3_meta_provider_1_bits],
     _GEN_0[f3_meta_provider_0_bits],
     _GEN_23[f3_meta_provider_3_bits],
     _GEN_15[f3_meta_provider_2_bits],
     _GEN_7[f3_meta_provider_1_bits],
     _GEN[f3_meta_provider_0_bits],
     |(allocatable_slots_3[5:0]),
     _alloc_entry_T_6[0] ? masked_entry_3 : allocatable_slots_3[0] ? 3'h0 : allocatable_slots_3[1] ? 3'h1 : allocatable_slots_3[2] ? 3'h2 : allocatable_slots_3[3] ? 3'h3 : allocatable_slots_3[4] ? 3'h4 : {1'h1, ~(allocatable_slots_3[5]), 1'h1},
     |(allocatable_slots_2[5:0]),
     _alloc_entry_T_4[0] ? masked_entry_2 : allocatable_slots_2[0] ? 3'h0 : allocatable_slots_2[1] ? 3'h1 : allocatable_slots_2[2] ? 3'h2 : allocatable_slots_2[3] ? 3'h3 : allocatable_slots_2[4] ? 3'h4 : {1'h1, ~(allocatable_slots_2[5]), 1'h1},
     |(allocatable_slots_1[5:0]),
     _alloc_entry_T_2[0] ? masked_entry_1 : allocatable_slots_1[0] ? 3'h0 : allocatable_slots_1[1] ? 3'h1 : allocatable_slots_1[2] ? 3'h2 : allocatable_slots_1[3] ? 3'h3 : allocatable_slots_1[4] ? 3'h4 : {1'h1, ~(allocatable_slots_1[5]), 1'h1},
     |(allocatable_slots[5:0]),
     _alloc_entry_T[0] ? masked_entry : allocatable_slots[0] ? 3'h0 : allocatable_slots[1] ? 3'h1 : allocatable_slots[2] ? 3'h2 : allocatable_slots[3] ? 3'h3 : allocatable_slots[4] ? 3'h4 : {1'h1, ~(allocatable_slots[5]), 1'h1}};	// @[Mux.scala:47:70, OneHot.scala:47:45, :57:35, tage.scala:224:21, :264:18, :265:{29,55}, :266:29, :269:27, :270:21, :271:{21,50}, :275:48, :276:31, :282:77, :289:{26,44}, :293:52, :303:37, :359:14]
endmodule

