Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: TOP_HEXCOUNTER.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP_HEXCOUNTER.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP_HEXCOUNTER"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : TOP_HEXCOUNTER
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/maxwell/GitHub/TrabajoSED/HexCounter/Prescaler.vhd" in Library work.
Architecture behavioral of Entity prescaler is up to date.
Compiling vhdl file "/home/maxwell/GitHub/TrabajoSED/HexCounter/Sychronizer.vhd" in Library work.
Architecture behavioral of Entity sychronizer is up to date.
Compiling vhdl file "/home/maxwell/GitHub/TrabajoSED/HexCounter/Debouncer.vhd" in Library work.
Architecture behavioral of Entity debouncer is up to date.
Compiling vhdl file "/home/maxwell/GitHub/TrabajoSED/HexCounter/StateMachine.vhd" in Library work.
Architecture behavioral of Entity statemachine is up to date.
Compiling vhdl file "/home/maxwell/GitHub/TrabajoSED/HexCounter/Count_StateMachine.vhd" in Library work.
Architecture behavioral of Entity count_statemachine is up to date.
Compiling vhdl file "/home/maxwell/GitHub/TrabajoSED/HexCounter/Demux.vhd" in Library work.
Architecture behavioral of Entity demux is up to date.
Compiling vhdl file "/home/maxwell/GitHub/TrabajoSED/HexCounter/HexCounter.vhd" in Library work.
Architecture behavioral of Entity hexcounter is up to date.
Compiling vhdl file "/home/maxwell/GitHub/TrabajoSED/HexCounter/HexDecoder.vhd" in Library work.
Architecture dataflow of Entity hexdecoder is up to date.
Compiling vhdl file "/home/maxwell/GitHub/TrabajoSED/HexCounter/Mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "/home/maxwell/GitHub/TrabajoSED/HexCounter/Top_HexCounter.vhd" in Library work.
Entity <top_hexcounter> compiled.
Entity <top_hexcounter> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP_HEXCOUNTER> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <PRESCALER> in library <work> (architecture <behavioral>) with generics.
	FREC_IN = 50000000
	FREC_OUT = 100

Analyzing hierarchy for entity <Sychronizer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DEBOUNCER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <STATEMACHINE> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNT_STATEMACHINE> in library <work> (architecture <behavioral>) with generics.
	FREC_IN = 50000000
	FREC_OUT = 1

Analyzing hierarchy for entity <DEMUX> in library <work> (architecture <behavioral>) with generics.
	WIDTH = 4

Analyzing hierarchy for entity <HEXCOUNTER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <HEXDECODER> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <MUX> in library <work> (architecture <behavioral>) with generics.
	WIDTH = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP_HEXCOUNTER> in library <work> (Architecture <structural>).
Entity <TOP_HEXCOUNTER> analyzed. Unit <TOP_HEXCOUNTER> generated.

Analyzing generic Entity <PRESCALER> in library <work> (Architecture <behavioral>).
	FREC_IN = 50000000
	FREC_OUT = 100
Entity <PRESCALER> analyzed. Unit <PRESCALER> generated.

Analyzing Entity <Sychronizer> in library <work> (Architecture <behavioral>).
    Set user-defined property "ASYNC_REG =  TRUE" for signal <sreg>.
Entity <Sychronizer> analyzed. Unit <Sychronizer> generated.

Analyzing Entity <DEBOUNCER> in library <work> (Architecture <behavioral>).
Entity <DEBOUNCER> analyzed. Unit <DEBOUNCER> generated.

Analyzing Entity <STATEMACHINE> in library <work> (Architecture <behavioral>).
Entity <STATEMACHINE> analyzed. Unit <STATEMACHINE> generated.

Analyzing generic Entity <COUNT_STATEMACHINE> in library <work> (Architecture <behavioral>).
	FREC_IN = 50000000
	FREC_OUT = 1
Entity <COUNT_STATEMACHINE> analyzed. Unit <COUNT_STATEMACHINE> generated.

Analyzing generic Entity <DEMUX> in library <work> (Architecture <behavioral>).
	WIDTH = 4
Entity <DEMUX> analyzed. Unit <DEMUX> generated.

Analyzing Entity <HEXCOUNTER> in library <work> (Architecture <behavioral>).
Entity <HEXCOUNTER> analyzed. Unit <HEXCOUNTER> generated.

Analyzing Entity <HEXDECODER> in library <work> (Architecture <dataflow>).
Entity <HEXDECODER> analyzed. Unit <HEXDECODER> generated.

Analyzing generic Entity <MUX> in library <work> (Architecture <behavioral>).
	WIDTH = 8
Entity <MUX> analyzed. Unit <MUX> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PRESCALER>.
    Related source file is "/home/maxwell/GitHub/TrabajoSED/HexCounter/Prescaler.vhd".
    Found 1-bit register for signal <CLK_OUT_i>.
    Found 18-bit up counter for signal <count>.
    Found 18-bit comparator less for signal <count$cmp_lt0000> created at line 60.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PRESCALER> synthesized.


Synthesizing Unit <Sychronizer>.
    Related source file is "/home/maxwell/GitHub/TrabajoSED/HexCounter/Sychronizer.vhd".
    Found 1-bit register for signal <SIGNAL_OUT>.
    Found 2-bit register for signal <sreg>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Sychronizer> synthesized.


Synthesizing Unit <DEBOUNCER>.
    Related source file is "/home/maxwell/GitHub/TrabajoSED/HexCounter/Debouncer.vhd".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <DEBOUNCER> synthesized.


Synthesizing Unit <STATEMACHINE>.
    Related source file is "/home/maxwell/GitHub/TrabajoSED/HexCounter/StateMachine.vhd".
    Using one-hot encoding for signal <EST_ACTUAL>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <EST_ACTUAL> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <EST_ACTUAL> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
WARNING:Xst:737 - Found 9-bit latch for signal <EST_SIGUIENTE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 9-bit register for signal <EST_ACTUAL>.
Unit <STATEMACHINE> synthesized.


Synthesizing Unit <COUNT_STATEMACHINE>.
    Related source file is "/home/maxwell/GitHub/TrabajoSED/HexCounter/Count_StateMachine.vhd".
    Found 1-bit register for signal <FINISHED>.
    Found 26-bit register for signal <count>.
    Found 26-bit adder for signal <count$addsub0000> created at line 63.
    Found 26-bit comparator less for signal <FINISHED$cmp_lt0000> created at line 61.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <COUNT_STATEMACHINE> synthesized.


Synthesizing Unit <DEMUX>.
    Related source file is "/home/maxwell/GitHub/TrabajoSED/HexCounter/Demux.vhd".
Unit <DEMUX> synthesized.


Synthesizing Unit <HEXCOUNTER>.
    Related source file is "/home/maxwell/GitHub/TrabajoSED/HexCounter/HexCounter.vhd".
    Found 4-bit up counter for signal <COUNT_i>.
    Summary:
	inferred   1 Counter(s).
Unit <HEXCOUNTER> synthesized.


Synthesizing Unit <HEXDECODER>.
    Related source file is "/home/maxwell/GitHub/TrabajoSED/HexCounter/HexDecoder.vhd".
Unit <HEXDECODER> synthesized.


Synthesizing Unit <MUX>.
    Related source file is "/home/maxwell/GitHub/TrabajoSED/HexCounter/Mux.vhd".
Unit <MUX> synthesized.


Synthesizing Unit <TOP_HEXCOUNTER>.
    Related source file is "/home/maxwell/GitHub/TrabajoSED/HexCounter/Top_HexCounter.vhd".
WARNING:Xst:1780 - Signal <SCALED_CLK> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <TOP_HEXCOUNTER> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Counters                                             : 3
 18-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 19
 1-bit register                                        : 14
 2-bit register                                        : 3
 26-bit register                                       : 1
 9-bit register                                        : 1
# Latches                                              : 1
 9-bit latch                                           : 1
# Comparators                                          : 2
 18-bit comparator less                                : 1
 26-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Counters                                             : 3
 18-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 55
 Flip-Flops                                            : 55
# Latches                                              : 1
 9-bit latch                                           : 1
# Comparators                                          : 2
 18-bit comparator less                                : 1
 26-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP_HEXCOUNTER> ...

Optimizing unit <COUNT_STATEMACHINE> ...

Optimizing unit <STATEMACHINE> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP_HEXCOUNTER, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP_HEXCOUNTER.ngr
Top Level Output File Name         : TOP_HEXCOUNTER
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 267
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 30
#      LUT2                        : 23
#      LUT3                        : 44
#      LUT3_D                      : 1
#      LUT4                        : 47
#      MUXCY                       : 61
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 90
#      FD                          : 9
#      FDC                         : 53
#      FDCE                        : 8
#      FDE                         : 1
#      FDP                         : 1
#      FDR                         : 9
#      LD_1                        : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 8
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       82  out of   1920     4%  
 Number of Slice Flip Flops:             90  out of   3840     2%  
 Number of 4 input LUTs:                153  out of   3840     3%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    173    12%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+-------------------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)                     | Load  |
---------------------------------------------------------------------------------+-------------------------------------------+-------+
CLK                                                                              | BUFGP                                     | 81    |
Inst_STATEMACHINE/EST_SIGUIENTE_or0000(Inst_STATEMACHINE/EST_SIGUIENTE_or00001:O)| NONE(*)(Inst_STATEMACHINE/EST_SIGUIENTE_8)| 9     |
---------------------------------------------------------------------------------+-------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 62    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.501ns (Maximum Frequency: 133.315MHz)
   Minimum input arrival time before clock: 4.464ns
   Maximum output required time after clock: 11.455ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.501ns (frequency: 133.315MHz)
  Total number of paths / destination ports: 4760 / 78
-------------------------------------------------------------------------
Delay:               7.501ns (Levels of Logic = 27)
  Source:            DISPLAY_PRESCALER/count_0 (FF)
  Destination:       DISPLAY_PRESCALER/count_17 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: DISPLAY_PRESCALER/count_0 to DISPLAY_PRESCALER/count_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  DISPLAY_PRESCALER/count_0 (DISPLAY_PRESCALER/count_0)
     LUT4:I0->O            1   0.479   0.000  DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_lut<0> (DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_cy<0> (DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_cy<1> (DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_cy<2> (DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_cy<3> (DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_cy<4> (DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_cy<5> (DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_cy<5>)
     MUXCY:CI->O          20   0.265   1.313  DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_cy<6> (DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_cy<6>)
     INV:I->O              1   0.479   0.681  DISPLAY_PRESCALER/Mcompar_count_cmp_lt0000_cy<6>_inv_INV_0 (DISPLAY_PRESCALER/count_cmp_lt0000)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<0> (DISPLAY_PRESCALER/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<1> (DISPLAY_PRESCALER/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<2> (DISPLAY_PRESCALER/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<3> (DISPLAY_PRESCALER/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<4> (DISPLAY_PRESCALER/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<5> (DISPLAY_PRESCALER/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<6> (DISPLAY_PRESCALER/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<7> (DISPLAY_PRESCALER/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<8> (DISPLAY_PRESCALER/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<9> (DISPLAY_PRESCALER/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<10> (DISPLAY_PRESCALER/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<11> (DISPLAY_PRESCALER/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<12> (DISPLAY_PRESCALER/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<13> (DISPLAY_PRESCALER/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<14> (DISPLAY_PRESCALER/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<15> (DISPLAY_PRESCALER/Mcount_count_cy<15>)
     MUXCY:CI->O           0   0.056   0.000  DISPLAY_PRESCALER/Mcount_count_cy<16> (DISPLAY_PRESCALER/Mcount_count_cy<16>)
     XORCY:CI->O           1   0.786   0.000  DISPLAY_PRESCALER/Mcount_count_xor<17> (DISPLAY_PRESCALER/Mcount_count17)
     FDC:D                     0.176          DISPLAY_PRESCALER/count_17
    ----------------------------------------
    Total                      7.501ns (4.467ns logic, 3.035ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 22 / 21
-------------------------------------------------------------------------
Offset:              4.464ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       DISPLAY_PRESCALER/CLK_OUT_i (FF)
  Destination Clock: CLK rising

  Data Path: RESET to DISPLAY_PRESCALER/CLK_OUT_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   0.715   2.065  RESET_IBUF (DISPLAY_PRESCALER_not0000_inv)
     LUT2:I0->O            1   0.479   0.681  DISPLAY_PRESCALER/CLK_OUT_i_and00001 (DISPLAY_PRESCALER/CLK_OUT_i_and0000)
     FDE:CE                    0.524          DISPLAY_PRESCALER/CLK_OUT_i
    ----------------------------------------
    Total                      4.464ns (1.718ns logic, 2.746ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 121 / 9
-------------------------------------------------------------------------
Offset:              11.455ns (Levels of Logic = 4)
  Source:            Inst_STATEMACHINE/EST_ACTUAL_1 (FF)
  Destination:       DIG_OUT<7> (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_STATEMACHINE/EST_ACTUAL_1 to DIG_OUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             33   0.626   1.750  Inst_STATEMACHINE/EST_ACTUAL_1 (Inst_STATEMACHINE/EST_ACTUAL_1)
     LUT4:I1->O            1   0.479   0.851  Inst_STATEMACHINE/DECODER_EN9 (Inst_STATEMACHINE/DECODER_EN9)
     LUT2:I1->O            7   0.479   1.201  Inst_STATEMACHINE/DECODER_EN10 (DECODER_EN)
     LUT4:I0->O            1   0.479   0.681  DISPLAY_MUX/SIGNAL_OUT<5>103 (DIG_OUT_5_OBUF)
     OBUF:I->O                 4.909          DIG_OUT_5_OBUF (DIG_OUT<5>)
    ----------------------------------------
    Total                     11.455ns (6.972ns logic, 4.483ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 7.62 secs
 
--> 


Total memory usage is 524244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

