<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cpu_cache_params.h source code [halide/build-apps/ruy/ruy/cpu_cache_params.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ruy::CpuCacheParams "/>
<link rel="stylesheet" href="../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'halide/build-apps/ruy/ruy/cpu_cache_params.h'; var root_path = '../../../..'; var data_path = '../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>halide</a>/<a href='../..'>build-apps</a>/<a href='..'>ruy</a>/<a href='./'>ruy</a>/<a href='cpu_cache_params.h.html'>cpu_cache_params.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* Copyright 2020 The TensorFlow Authors. All Rights Reserved.</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Licensed under the Apache License, Version 2.0 (the "License");</i></td></tr>
<tr><th id="4">4</th><td><i>you may not use this file except in compliance with the License.</i></td></tr>
<tr><th id="5">5</th><td><i>You may obtain a copy of the License at</i></td></tr>
<tr><th id="6">6</th><td><i></i></td></tr>
<tr><th id="7">7</th><td><i>    <a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a></i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i>Unless required by applicable law or agreed to in writing, software</i></td></tr>
<tr><th id="10">10</th><td><i>distributed under the License is distributed on an "AS IS" BASIS,</i></td></tr>
<tr><th id="11">11</th><td><i>WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</i></td></tr>
<tr><th id="12">12</th><td><i>See the License for the specific language governing permissions and</i></td></tr>
<tr><th id="13">13</th><td><i>limitations under the License.</i></td></tr>
<tr><th id="14">14</th><td><i>==============================================================================*/</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="16">ifndef</span> <span class="macro" data-ref="_M/RUY_RUY_CPU_CACHE_PARAMS_H_">RUY_RUY_CPU_CACHE_PARAMS_H_</span></u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/RUY_RUY_CPU_CACHE_PARAMS_H_" data-ref="_M/RUY_RUY_CPU_CACHE_PARAMS_H_">RUY_RUY_CPU_CACHE_PARAMS_H_</dfn></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><b>namespace</b> <span class="namespace">ruy</span> {</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><i>// Holds some information about a CPU's data caches.</i></td></tr>
<tr><th id="22">22</th><td><i>//</i></td></tr>
<tr><th id="23">23</th><td><i>// Meaning of 'local': a 'local' cache means a cache that is used by only one</i></td></tr>
<tr><th id="24">24</th><td><i>// CPU core, not shared with other cores. It might still be used by multiple</i></td></tr>
<tr><th id="25">25</th><td><i>// 'processors' in case of SMT as in Intel HyperThreading. CPUs often have</i></td></tr>
<tr><th id="26">26</th><td><i>// multiple levels of local cache, e.g. L1 and L2. We typically return the</i></td></tr>
<tr><th id="27">27</th><td><i>// larger one, the assumption being that even the larger one has substantially</i></td></tr>
<tr><th id="28">28</th><td><i>// lower latency than any higher (non-local) cache, however as noted below (*)</i></td></tr>
<tr><th id="29">29</th><td><i>// the implementation may choose to ignore a cache level.</i></td></tr>
<tr><th id="30">30</th><td><i>//</i></td></tr>
<tr><th id="31">31</th><td><i>// Meaning of 'last level': this refers to some higher cache level, typically</i></td></tr>
<tr><th id="32">32</th><td><i>// shared among multiple CPU cores, so we considered using the terminology</i></td></tr>
<tr><th id="33">33</th><td><i>// 'shared' instead of 'last_level'. However that created some confusion of its</i></td></tr>
<tr><th id="34">34</th><td><i>// own, as the meaning of 'shared' varies between CPUs, with some CPUs not</i></td></tr>
<tr><th id="35">35</th><td><i>// having any level of cache shared among all cores. That is why we stick with</i></td></tr>
<tr><th id="36">36</th><td><i>// the 'last_level' terminology, however with the following caveats:</i></td></tr>
<tr><th id="37">37</th><td><i>//   1. As noted below (*) the implementation may choose to ignore a cache</i></td></tr>
<tr><th id="38">38</th><td><i>// level, which could cause the 'last level' cache according to ruy not to be</i></td></tr>
<tr><th id="39">39</th><td><i>// the actual last level.</i></td></tr>
<tr><th id="40">40</th><td><i>//   2. On some systems-on-chip there is a 'last level' cache outside of the</i></td></tr>
<tr><th id="41">41</th><td><i>// last level cache in the CPU complex. Ruy is not currently doing anything</i></td></tr>
<tr><th id="42">42</th><td><i>// specific regarding such caches.</i></td></tr>
<tr><th id="43">43</th><td><i>//   3. We haven't figured out how to amend our terminology to be meaningful</i></td></tr>
<tr><th id="44">44</th><td><i>// on NUMA architectures. NUMA hasn't been part of ruy's scope so far.</i></td></tr>
<tr><th id="45">45</th><td><i>//</i></td></tr>
<tr><th id="46">46</th><td><i>// (*) Note on ignoring certain cache levels:</i></td></tr>
<tr><th id="47">47</th><td><i>// The implementation may choose to ignore a cache if it's suspected not to</i></td></tr>
<tr><th id="48">48</th><td><i>// have compelling performance. This is true about all cache levels, but more</i></td></tr>
<tr><th id="49">49</th><td><i>// likely regarding the 'last level' cache. For example, a L4 cache may be</i></td></tr>
<tr><th id="50">50</th><td><i>// ignored if we believe that it's not the right latency/size compromise for us,</i></td></tr>
<tr><th id="51">51</th><td><i>// so on such a CPU, the L3 cache may be used as the 'last level' cache instead.</i></td></tr>
<tr><th id="52">52</th><td><i>//</i></td></tr>
<tr><th id="53">53</th><td><i>// (**) Note on CPUs with heterogeneous cores:</i></td></tr>
<tr><th id="54">54</th><td><i>// Some CPUs have multiple cores with different local caches. For example, some</i></td></tr>
<tr><th id="55">55</th><td><i>// ARM big.LITTLE CPUs have some CPU cores with L1=32k and L2=128k, and some</i></td></tr>
<tr><th id="56">56</th><td><i>// other CPU cores with L1=64k and L2=256k or even 512k. On such CPUs, the</i></td></tr>
<tr><th id="57">57</th><td><i>// fields in this struct refer to the minimum value over all cores. In other</i></td></tr>
<tr><th id="58">58</th><td><i>// words, we use conservative values that do not risk over-estimating local</i></td></tr>
<tr><th id="59">59</th><td><i>// cache sizes in case of a migration of our threads to smaller cores.</i></td></tr>
<tr><th id="60">60</th><td><i>//</i></td></tr>
<tr><th id="61">61</th><td><i>// Example:</i></td></tr>
<tr><th id="62">62</th><td><i>// On a Qualcomm S855 SoC, there are 8 CPU cores. Each core has L1 and L2 data</i></td></tr>
<tr><th id="63">63</th><td><i>// caches local to it:</i></td></tr>
<tr><th id="64">64</th><td><i>// - 4 cores have L1=32k, L2=128k.</i></td></tr>
<tr><th id="65">65</th><td><i>// - 3 cores have L1=64k, L2=256k.</i></td></tr>
<tr><th id="66">66</th><td><i>// - 1 core has   L1=64k, L2=512k.</i></td></tr>
<tr><th id="67">67</th><td><i>// All 8 cores share a L3 cache of size 2M, and there is beyond that a SoC-level</i></td></tr>
<tr><th id="68">68</th><td><i>// cache of size 3M.</i></td></tr>
<tr><th id="69">69</th><td><i>// On such a system, we should have:</i></td></tr>
<tr><th id="70">70</th><td><i>// - local_level_cache_size=128k, the smallest L2 size.</i></td></tr>
<tr><th id="71">71</th><td><i>// - last_level_cache_size=2M, the L3 cache size, ignoring the SoC-level cache.</i></td></tr>
<tr><th id="72">72</th><td><b>struct</b> <dfn class="type def" id="ruy::CpuCacheParams" title='ruy::CpuCacheParams' data-ref="ruy::CpuCacheParams" data-ref-filename="ruy..CpuCacheParams">CpuCacheParams</dfn> final {</td></tr>
<tr><th id="73">73</th><td>  <i>// Minimum value (see (**)), over all cores, of the size in bytes of its local</i></td></tr>
<tr><th id="74">74</th><td><i>  // cache (see "Meaning of 'local'").</i></td></tr>
<tr><th id="75">75</th><td>  <em>int</em> <dfn class="decl field" id="ruy::CpuCacheParams::local_cache_size" title='ruy::CpuCacheParams::local_cache_size' data-ref="ruy::CpuCacheParams::local_cache_size" data-ref-filename="ruy..CpuCacheParams..local_cache_size">local_cache_size</dfn> = <var>0</var>;</td></tr>
<tr><th id="76">76</th><td>  <i>// Minimum value (see (**)), over all cores, of the size in bytes of its last</i></td></tr>
<tr><th id="77">77</th><td><i>  // level cache (see "Meaning of 'last level'").</i></td></tr>
<tr><th id="78">78</th><td>  <em>int</em> <dfn class="decl field" id="ruy::CpuCacheParams::last_level_cache_size" title='ruy::CpuCacheParams::last_level_cache_size' data-ref="ruy::CpuCacheParams::last_level_cache_size" data-ref-filename="ruy..CpuCacheParams..last_level_cache_size">last_level_cache_size</dfn> = <var>0</var>;</td></tr>
<tr><th id="79">79</th><td>};</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>}  <i>// namespace ruy</i></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#<span data-ppcond="16">endif</span>  // RUY_RUY_CPU_CACHE_PARAMS_H_</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../_deps/tflite-src/tensorflow/lite/kernels/activations.cc.html'>halide/build-apps/_deps/tflite-src/tensorflow/lite/kernels/activations.cc</a><br/>Generated on <em>2021-Aug-05</em> from project halide revision <em>v12.0.1</em>