INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sources_1/new/gen_clock_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_counter_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/DigitalSystem/Homework3-DigitalClock/Homework3-DigitalClock.srcs/sim_1/new/alarm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm_tb
