# RISC_V_base
A single cycle non-pipelined risc-v processor,designed using system verilog.
