//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29373293
// Cuda compilation tools, release 11.2, V11.2.67
// Based on NVVM 7.0.1
//

.version 7.2
.target sm_52
.address_size 64

	// .globl	double2float_f
.extern .shared .align 1 .b8 memory[];

.visible .entry double2float_f(
	.param .u64 double2float_f_param_0,
	.param .u64 double2float_f_param_1,
	.param .u32 double2float_f_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [double2float_f_param_0];
	ld.param.u64 	%rd2, [double2float_f_param_1];
	ld.param.u32 	%r2, [double2float_f_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	LBB0_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r1, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd1, [%rd5];
	cvt.rn.f32.f64 	%f1, %fd1;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f1;

LBB0_2:
	ret;

}
	// .globl	float2double_f
.visible .entry float2double_f(
	.param .u64 float2double_f_param_0,
	.param .u64 float2double_f_param_1,
	.param .u32 float2double_f_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [float2double_f_param_0];
	ld.param.u64 	%rd2, [float2double_f_param_1];
	ld.param.u32 	%r2, [float2double_f_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	LBB1_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f1, [%rd5];
	cvt.f64.f32 	%fd1, %f1;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r1, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd1;

LBB1_2:
	ret;

}
	// .globl	reduce_sum_d
.visible .entry reduce_sum_d(
	.param .u64 reduce_sum_d_param_0,
	.param .u64 reduce_sum_d_param_1,
	.param .u32 reduce_sum_d_param_2
)
{
	.reg .pred 	%p<19>;
	.reg .b32 	%r<16>;
	.reg .f64 	%fd<59>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [reduce_sum_d_param_0];
	ld.param.u32 	%r10, [reduce_sum_d_param_2];
	cvta.to.global.u64 	%rd1, %rd2;
	mov.u32 	%r1, %ntid.x;
	shl.b32 	%r2, %r1, 1;
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r15, %r2, %r11, %r3;
	setp.ge.u32 	%p1, %r15, %r10;
	mov.f64 	%fd43, 0d0000000000000000;
	@%p1 bra 	LBB2_5;

	mov.u32 	%r12, %nctaid.x;
	mul.lo.s32 	%r5, %r2, %r12;
	mov.f64 	%fd43, 0d0000000000000000;

LBB2_2:
	mul.wide.u32 	%rd3, %r15, 8;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.f64 	%fd30, [%rd4];
	add.f64 	%fd43, %fd43, %fd30;
	add.s32 	%r7, %r15, %r1;
	setp.ge.u32 	%p2, %r7, %r10;
	@%p2 bra 	LBB2_4;

	mul.wide.u32 	%rd5, %r7, 8;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.nc.f64 	%fd31, [%rd6];
	add.f64 	%fd43, %fd43, %fd31;

LBB2_4:
	add.s32 	%r15, %r15, %r5;
	setp.lt.u32 	%p3, %r15, %r10;
	@%p3 bra 	LBB2_2;

LBB2_5:
	shl.b32 	%r13, %r3, 3;
	mov.u32 	%r14, memory;
	add.s32 	%r9, %r14, %r13;
	st.shared.f64 	[%r9], %fd43;
	bar.sync 	0;
	setp.lt.u32 	%p4, %r1, 1024;
	@%p4 bra 	LBB2_9;

	setp.gt.u32 	%p5, %r3, 511;
	@%p5 bra 	LBB2_8;

	ld.shared.f64 	%fd32, [%r9+4096];
	add.f64 	%fd43, %fd43, %fd32;
	st.shared.f64 	[%r9], %fd43;

LBB2_8:
	bar.sync 	0;

LBB2_9:
	setp.lt.u32 	%p6, %r1, 512;
	@%p6 bra 	LBB2_13;

	setp.gt.u32 	%p7, %r3, 255;
	@%p7 bra 	LBB2_12;

	ld.shared.f64 	%fd33, [%r9+2048];
	add.f64 	%fd43, %fd43, %fd33;
	st.shared.f64 	[%r9], %fd43;

LBB2_12:
	bar.sync 	0;

LBB2_13:
	setp.lt.u32 	%p8, %r1, 256;
	@%p8 bra 	LBB2_17;

	setp.gt.u32 	%p9, %r3, 127;
	@%p9 bra 	LBB2_16;

	ld.shared.f64 	%fd34, [%r9+1024];
	add.f64 	%fd43, %fd43, %fd34;
	st.shared.f64 	[%r9], %fd43;

LBB2_16:
	bar.sync 	0;

LBB2_17:
	setp.lt.u32 	%p10, %r1, 128;
	@%p10 bra 	LBB2_21;

	setp.gt.u32 	%p11, %r3, 63;
	@%p11 bra 	LBB2_20;

	ld.shared.f64 	%fd35, [%r9+512];
	add.f64 	%fd43, %fd43, %fd35;
	st.shared.f64 	[%r9], %fd43;

LBB2_20:
	bar.sync 	0;

LBB2_21:
	setp.gt.u32 	%p12, %r3, 31;
	@%p12 bra 	LBB2_34;

	setp.lt.u32 	%p13, %r1, 64;
	@%p13 bra 	LBB2_24;

	ld.volatile.shared.f64 	%fd36, [%r9+256];
	add.f64 	%fd43, %fd43, %fd36;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB2_24:
	setp.lt.u32 	%p14, %r1, 32;
	@%p14 bra 	LBB2_26;

	ld.volatile.shared.f64 	%fd37, [%r9+128];
	add.f64 	%fd43, %fd43, %fd37;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB2_26:
	setp.lt.u32 	%p15, %r1, 16;
	@%p15 bra 	LBB2_28;

	ld.volatile.shared.f64 	%fd38, [%r9+64];
	add.f64 	%fd43, %fd43, %fd38;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB2_28:
	setp.lt.u32 	%p16, %r1, 8;
	@%p16 bra 	LBB2_30;

	ld.volatile.shared.f64 	%fd39, [%r9+32];
	add.f64 	%fd43, %fd43, %fd39;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB2_30:
	setp.lt.u32 	%p17, %r1, 4;
	@%p17 bra 	LBB2_32;

	ld.volatile.shared.f64 	%fd40, [%r9+16];
	add.f64 	%fd43, %fd43, %fd40;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB2_32:
	setp.lt.u32 	%p18, %r1, 2;
	@%p18 bra 	LBB2_34;

	ld.volatile.shared.f64 	%fd41, [%r9+8];
	add.f64 	%fd42, %fd43, %fd41;
	st.volatile.shared.f64 	[%r9], %fd42;

LBB2_34:
	ret;

}
	// .globl	reduce_sum_f
.visible .entry reduce_sum_f(
	.param .u64 reduce_sum_f_param_0,
	.param .u64 reduce_sum_f_param_1,
	.param .u32 reduce_sum_f_param_2
)
{
	.reg .pred 	%p<19>;
	.reg .f32 	%f<59>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [reduce_sum_f_param_0];
	ld.param.u32 	%r10, [reduce_sum_f_param_2];
	cvta.to.global.u64 	%rd1, %rd2;
	mov.u32 	%r1, %ntid.x;
	shl.b32 	%r2, %r1, 1;
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r15, %r2, %r11, %r3;
	setp.ge.u32 	%p1, %r15, %r10;
	mov.f32 	%f43, 0f00000000;
	@%p1 bra 	LBB3_5;

	mov.u32 	%r12, %nctaid.x;
	mul.lo.s32 	%r5, %r2, %r12;
	mov.f32 	%f43, 0f00000000;

LBB3_2:
	mul.wide.u32 	%rd3, %r15, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.f32 	%f30, [%rd4];
	add.f32 	%f43, %f43, %f30;
	add.s32 	%r7, %r15, %r1;
	setp.ge.u32 	%p2, %r7, %r10;
	@%p2 bra 	LBB3_4;

	mul.wide.u32 	%rd5, %r7, 4;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.nc.f32 	%f31, [%rd6];
	add.f32 	%f43, %f43, %f31;

LBB3_4:
	add.s32 	%r15, %r15, %r5;
	setp.lt.u32 	%p3, %r15, %r10;
	@%p3 bra 	LBB3_2;

LBB3_5:
	shl.b32 	%r13, %r3, 2;
	mov.u32 	%r14, memory;
	add.s32 	%r9, %r14, %r13;
	st.shared.f32 	[%r9], %f43;
	bar.sync 	0;
	setp.lt.u32 	%p4, %r1, 1024;
	@%p4 bra 	LBB3_9;

	setp.gt.u32 	%p5, %r3, 511;
	@%p5 bra 	LBB3_8;

	ld.shared.f32 	%f32, [%r9+2048];
	add.f32 	%f43, %f43, %f32;
	st.shared.f32 	[%r9], %f43;

LBB3_8:
	bar.sync 	0;

LBB3_9:
	setp.lt.u32 	%p6, %r1, 512;
	@%p6 bra 	LBB3_13;

	setp.gt.u32 	%p7, %r3, 255;
	@%p7 bra 	LBB3_12;

	ld.shared.f32 	%f33, [%r9+1024];
	add.f32 	%f43, %f43, %f33;
	st.shared.f32 	[%r9], %f43;

LBB3_12:
	bar.sync 	0;

LBB3_13:
	setp.lt.u32 	%p8, %r1, 256;
	@%p8 bra 	LBB3_17;

	setp.gt.u32 	%p9, %r3, 127;
	@%p9 bra 	LBB3_16;

	ld.shared.f32 	%f34, [%r9+512];
	add.f32 	%f43, %f43, %f34;
	st.shared.f32 	[%r9], %f43;

LBB3_16:
	bar.sync 	0;

LBB3_17:
	setp.lt.u32 	%p10, %r1, 128;
	@%p10 bra 	LBB3_21;

	setp.gt.u32 	%p11, %r3, 63;
	@%p11 bra 	LBB3_20;

	ld.shared.f32 	%f35, [%r9+256];
	add.f32 	%f43, %f43, %f35;
	st.shared.f32 	[%r9], %f43;

LBB3_20:
	bar.sync 	0;

LBB3_21:
	setp.gt.u32 	%p12, %r3, 31;
	@%p12 bra 	LBB3_34;

	setp.lt.u32 	%p13, %r1, 64;
	@%p13 bra 	LBB3_24;

	ld.volatile.shared.f32 	%f36, [%r9+128];
	add.f32 	%f43, %f43, %f36;
	st.volatile.shared.f32 	[%r9], %f43;

LBB3_24:
	setp.lt.u32 	%p14, %r1, 32;
	@%p14 bra 	LBB3_26;

	ld.volatile.shared.f32 	%f37, [%r9+64];
	add.f32 	%f43, %f43, %f37;
	st.volatile.shared.f32 	[%r9], %f43;

LBB3_26:
	setp.lt.u32 	%p15, %r1, 16;
	@%p15 bra 	LBB3_28;

	ld.volatile.shared.f32 	%f38, [%r9+32];
	add.f32 	%f43, %f43, %f38;
	st.volatile.shared.f32 	[%r9], %f43;

LBB3_28:
	setp.lt.u32 	%p16, %r1, 8;
	@%p16 bra 	LBB3_30;

	ld.volatile.shared.f32 	%f39, [%r9+16];
	add.f32 	%f43, %f43, %f39;
	st.volatile.shared.f32 	[%r9], %f43;

LBB3_30:
	setp.lt.u32 	%p17, %r1, 4;
	@%p17 bra 	LBB3_32;

	ld.volatile.shared.f32 	%f40, [%r9+8];
	add.f32 	%f43, %f43, %f40;
	st.volatile.shared.f32 	[%r9], %f43;

LBB3_32:
	setp.lt.u32 	%p18, %r1, 2;
	@%p18 bra 	LBB3_34;

	ld.volatile.shared.f32 	%f41, [%r9+4];
	add.f32 	%f42, %f43, %f41;
	st.volatile.shared.f32 	[%r9], %f42;

LBB3_34:
	ret;

}
	// .globl	reduce_row_sum_d
.visible .entry reduce_row_sum_d(
	.param .u64 reduce_row_sum_d_param_0,
	.param .u64 reduce_row_sum_d_param_1,
	.param .u32 reduce_row_sum_d_param_2,
	.param .u32 reduce_row_sum_d_param_3
)
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<73>;
	.reg .f64 	%fd<56>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [reduce_row_sum_d_param_0];
	ld.param.u64 	%rd2, [reduce_row_sum_d_param_1];
	ld.param.u32 	%r5, [reduce_row_sum_d_param_2];
	ld.param.u32 	%r4, [reduce_row_sum_d_param_3];
	mov.u32 	%r6, %ctaid.x;
	setp.ge.u32 	%p1, %r6, %r5;
	@%p1 bra 	LBB4_35;

	mov.u32 	%r7, %tid.x;
	setp.ge.u32 	%p2, %r7, %r4;
	mov.f64 	%fd42, 0d0000000000000000;
	@%p2 bra 	LBB4_4;

	mov.f64 	%fd42, 0d0000000000000000;
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r72, %r7;

LBB4_3:
	mad.lo.s32 	%r9, %r6, %r4, %r72;
	mul.wide.u32 	%rd4, %r9, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd28, [%rd5];
	add.f64 	%fd42, %fd42, %fd28;
	add.s32 	%r72, %r72, %r10;
	setp.lt.u32 	%p3, %r72, %r4;
	@%p3 bra 	LBB4_3;

LBB4_4:
	shl.b32 	%r12, %r7, 3;
	mov.u32 	%r13, memory;
	add.s32 	%r14, %r13, %r12;
	st.shared.f64 	[%r14], %fd42;
	bar.sync 	0;
	mov.u32 	%r15, %ntid.x;
	setp.lt.u32 	%p4, %r15, 1024;
	@%p4 bra 	LBB4_8;

	setp.gt.u32 	%p5, %r7, 511;
	@%p5 bra 	LBB4_7;

	ld.shared.f64 	%fd29, [%r14+4096];
	add.f64 	%fd42, %fd42, %fd29;
	st.shared.f64 	[%r14], %fd42;

LBB4_7:
	bar.sync 	0;

LBB4_8:
	setp.lt.u32 	%p6, %r15, 512;
	@%p6 bra 	LBB4_12;

	setp.gt.u32 	%p7, %r7, 255;
	@%p7 bra 	LBB4_11;

	ld.shared.f64 	%fd30, [%r14+2048];
	add.f64 	%fd42, %fd42, %fd30;
	st.shared.f64 	[%r14], %fd42;

LBB4_11:
	bar.sync 	0;

LBB4_12:
	setp.lt.u32 	%p8, %r15, 256;
	@%p8 bra 	LBB4_16;

	setp.gt.u32 	%p9, %r7, 127;
	@%p9 bra 	LBB4_15;

	ld.shared.f64 	%fd31, [%r14+1024];
	add.f64 	%fd42, %fd42, %fd31;
	st.shared.f64 	[%r14], %fd42;

LBB4_15:
	bar.sync 	0;

LBB4_16:
	setp.lt.u32 	%p10, %r15, 128;
	@%p10 bra 	LBB4_20;

	setp.gt.u32 	%p11, %r7, 63;
	@%p11 bra 	LBB4_19;

	ld.shared.f64 	%fd32, [%r14+512];
	add.f64 	%fd42, %fd42, %fd32;
	st.shared.f64 	[%r14], %fd42;

LBB4_19:
	bar.sync 	0;

LBB4_20:
	setp.gt.u32 	%p12, %r7, 31;
	@%p12 bra 	LBB4_33;

	setp.lt.u32 	%p13, %r15, 64;
	@%p13 bra 	LBB4_23;

	ld.volatile.shared.f64 	%fd33, [%r14+256];
	add.f64 	%fd42, %fd42, %fd33;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB4_23:
	setp.lt.u32 	%p14, %r15, 32;
	@%p14 bra 	LBB4_25;

	ld.volatile.shared.f64 	%fd34, [%r14+128];
	add.f64 	%fd42, %fd42, %fd34;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB4_25:
	setp.lt.u32 	%p15, %r15, 16;
	@%p15 bra 	LBB4_27;

	ld.volatile.shared.f64 	%fd35, [%r14+64];
	add.f64 	%fd42, %fd42, %fd35;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB4_27:
	setp.lt.u32 	%p16, %r15, 8;
	@%p16 bra 	LBB4_29;

	ld.volatile.shared.f64 	%fd36, [%r14+32];
	add.f64 	%fd42, %fd42, %fd36;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB4_29:
	setp.lt.u32 	%p17, %r15, 4;
	@%p17 bra 	LBB4_31;

	ld.volatile.shared.f64 	%fd37, [%r14+16];
	add.f64 	%fd42, %fd42, %fd37;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB4_31:
	setp.lt.u32 	%p18, %r15, 2;
	@%p18 bra 	LBB4_33;

	ld.volatile.shared.f64 	%fd38, [%r14+8];
	add.f64 	%fd39, %fd42, %fd38;
	st.volatile.shared.f64 	[%r14], %fd39;

LBB4_33:
	setp.ne.s32 	%p19, %r7, 0;
	@%p19 bra 	LBB4_35;

	ld.shared.f64 	%fd40, [memory];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r6, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd40;

LBB4_35:
	ret;

}
	// .globl	reduce_row_sum_f
.visible .entry reduce_row_sum_f(
	.param .u64 reduce_row_sum_f_param_0,
	.param .u64 reduce_row_sum_f_param_1,
	.param .u32 reduce_row_sum_f_param_2,
	.param .u32 reduce_row_sum_f_param_3
)
{
	.reg .pred 	%p<20>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<73>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [reduce_row_sum_f_param_0];
	ld.param.u64 	%rd2, [reduce_row_sum_f_param_1];
	ld.param.u32 	%r5, [reduce_row_sum_f_param_2];
	ld.param.u32 	%r4, [reduce_row_sum_f_param_3];
	mov.u32 	%r6, %ctaid.x;
	setp.ge.u32 	%p1, %r6, %r5;
	@%p1 bra 	LBB5_35;

	mov.u32 	%r7, %tid.x;
	setp.ge.u32 	%p2, %r7, %r4;
	mov.f32 	%f42, 0f00000000;
	@%p2 bra 	LBB5_4;

	mov.f32 	%f42, 0f00000000;
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r72, %r7;

LBB5_3:
	mad.lo.s32 	%r9, %r6, %r4, %r72;
	mul.wide.u32 	%rd4, %r9, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f28, [%rd5];
	add.f32 	%f42, %f42, %f28;
	add.s32 	%r72, %r72, %r10;
	setp.lt.u32 	%p3, %r72, %r4;
	@%p3 bra 	LBB5_3;

LBB5_4:
	shl.b32 	%r12, %r7, 2;
	mov.u32 	%r13, memory;
	add.s32 	%r14, %r13, %r12;
	st.shared.f32 	[%r14], %f42;
	bar.sync 	0;
	mov.u32 	%r15, %ntid.x;
	setp.lt.u32 	%p4, %r15, 1024;
	@%p4 bra 	LBB5_8;

	setp.gt.u32 	%p5, %r7, 511;
	@%p5 bra 	LBB5_7;

	ld.shared.f32 	%f29, [%r14+2048];
	add.f32 	%f42, %f42, %f29;
	st.shared.f32 	[%r14], %f42;

LBB5_7:
	bar.sync 	0;

LBB5_8:
	setp.lt.u32 	%p6, %r15, 512;
	@%p6 bra 	LBB5_12;

	setp.gt.u32 	%p7, %r7, 255;
	@%p7 bra 	LBB5_11;

	ld.shared.f32 	%f30, [%r14+1024];
	add.f32 	%f42, %f42, %f30;
	st.shared.f32 	[%r14], %f42;

LBB5_11:
	bar.sync 	0;

LBB5_12:
	setp.lt.u32 	%p8, %r15, 256;
	@%p8 bra 	LBB5_16;

	setp.gt.u32 	%p9, %r7, 127;
	@%p9 bra 	LBB5_15;

	ld.shared.f32 	%f31, [%r14+512];
	add.f32 	%f42, %f42, %f31;
	st.shared.f32 	[%r14], %f42;

LBB5_15:
	bar.sync 	0;

LBB5_16:
	setp.lt.u32 	%p10, %r15, 128;
	@%p10 bra 	LBB5_20;

	setp.gt.u32 	%p11, %r7, 63;
	@%p11 bra 	LBB5_19;

	ld.shared.f32 	%f32, [%r14+256];
	add.f32 	%f42, %f42, %f32;
	st.shared.f32 	[%r14], %f42;

LBB5_19:
	bar.sync 	0;

LBB5_20:
	setp.gt.u32 	%p12, %r7, 31;
	@%p12 bra 	LBB5_33;

	setp.lt.u32 	%p13, %r15, 64;
	@%p13 bra 	LBB5_23;

	ld.volatile.shared.f32 	%f33, [%r14+128];
	add.f32 	%f42, %f42, %f33;
	st.volatile.shared.f32 	[%r14], %f42;

LBB5_23:
	setp.lt.u32 	%p14, %r15, 32;
	@%p14 bra 	LBB5_25;

	ld.volatile.shared.f32 	%f34, [%r14+64];
	add.f32 	%f42, %f42, %f34;
	st.volatile.shared.f32 	[%r14], %f42;

LBB5_25:
	setp.lt.u32 	%p15, %r15, 16;
	@%p15 bra 	LBB5_27;

	ld.volatile.shared.f32 	%f35, [%r14+32];
	add.f32 	%f42, %f42, %f35;
	st.volatile.shared.f32 	[%r14], %f42;

LBB5_27:
	setp.lt.u32 	%p16, %r15, 8;
	@%p16 bra 	LBB5_29;

	ld.volatile.shared.f32 	%f36, [%r14+16];
	add.f32 	%f42, %f42, %f36;
	st.volatile.shared.f32 	[%r14], %f42;

LBB5_29:
	setp.lt.u32 	%p17, %r15, 4;
	@%p17 bra 	LBB5_31;

	ld.volatile.shared.f32 	%f37, [%r14+8];
	add.f32 	%f42, %f42, %f37;
	st.volatile.shared.f32 	[%r14], %f42;

LBB5_31:
	setp.lt.u32 	%p18, %r15, 2;
	@%p18 bra 	LBB5_33;

	ld.volatile.shared.f32 	%f38, [%r14+4];
	add.f32 	%f39, %f42, %f38;
	st.volatile.shared.f32 	[%r14], %f39;

LBB5_33:
	setp.ne.s32 	%p19, %r7, 0;
	@%p19 bra 	LBB5_35;

	ld.shared.f32 	%f40, [memory];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f40;

LBB5_35:
	ret;

}
	// .globl	reduce_col_sum_d
.visible .entry reduce_col_sum_d(
	.param .u64 reduce_col_sum_d_param_0,
	.param .u64 reduce_col_sum_d_param_1,
	.param .u32 reduce_col_sum_d_param_2,
	.param .u32 reduce_col_sum_d_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<11>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [reduce_col_sum_d_param_0];
	ld.param.u64 	%rd3, [reduce_col_sum_d_param_1];
	ld.param.u32 	%r5, [reduce_col_sum_d_param_2];
	ld.param.u32 	%r6, [reduce_col_sum_d_param_3];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r8, %r7, %r9;
	setp.ge.u32 	%p1, %r1, %r6;
	@%p1 bra 	LBB6_5;

	mul.lo.s32 	%r2, %r6, %r5;
	setp.ge.u32 	%p2, %r1, %r2;
	mov.f64 	%fd8, 0d0000000000000000;
	@%p2 bra 	LBB6_4;

	cvta.to.global.u64 	%rd1, %rd2;
	mov.f64 	%fd8, 0d0000000000000000;
	mov.u32 	%r10, %r1;

LBB6_3:
	mul.wide.u32 	%rd4, %r10, 8;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.f64 	%fd6, [%rd5];
	add.f64 	%fd8, %fd8, %fd6;
	add.s32 	%r10, %r10, %r6;
	setp.lt.u32 	%p3, %r10, %r2;
	@%p3 bra 	LBB6_3;

LBB6_4:
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.u32 	%rd7, %r1, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd8;

LBB6_5:
	ret;

}
	// .globl	reduce_col_sum_f
.visible .entry reduce_col_sum_f(
	.param .u64 reduce_col_sum_f_param_0,
	.param .u64 reduce_col_sum_f_param_1,
	.param .u32 reduce_col_sum_f_param_2,
	.param .u32 reduce_col_sum_f_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [reduce_col_sum_f_param_0];
	ld.param.u64 	%rd3, [reduce_col_sum_f_param_1];
	ld.param.u32 	%r5, [reduce_col_sum_f_param_2];
	ld.param.u32 	%r6, [reduce_col_sum_f_param_3];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r8, %r7, %r9;
	setp.ge.u32 	%p1, %r1, %r6;
	@%p1 bra 	LBB7_5;

	mul.lo.s32 	%r2, %r6, %r5;
	setp.ge.u32 	%p2, %r1, %r2;
	mov.f32 	%f8, 0f00000000;
	@%p2 bra 	LBB7_4;

	cvta.to.global.u64 	%rd1, %rd2;
	mov.f32 	%f8, 0f00000000;
	mov.u32 	%r10, %r1;

LBB7_3:
	mul.wide.u32 	%rd4, %r10, 4;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.f32 	%f6, [%rd5];
	add.f32 	%f8, %f8, %f6;
	add.s32 	%r10, %r10, %r6;
	setp.lt.u32 	%p3, %r10, %r2;
	@%p3 bra 	LBB7_3;

LBB7_4:
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f8;

LBB7_5:
	ret;

}
	// .globl	reduce_max_d
.visible .entry reduce_max_d(
	.param .u64 reduce_max_d_param_0,
	.param .u64 reduce_max_d_param_1,
	.param .u32 reduce_max_d_param_2
)
{
	.reg .pred 	%p<19>;
	.reg .b32 	%r<16>;
	.reg .f64 	%fd<59>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [reduce_max_d_param_0];
	ld.param.u32 	%r10, [reduce_max_d_param_2];
	cvta.to.global.u64 	%rd1, %rd2;
	mov.u32 	%r1, %ntid.x;
	shl.b32 	%r2, %r1, 1;
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r15, %r2, %r11, %r3;
	setp.ge.u32 	%p1, %r15, %r10;
	mov.f64 	%fd43, 0dC341C37937E08000;
	@%p1 bra 	LBB8_5;

	mov.u32 	%r12, %nctaid.x;
	mul.lo.s32 	%r5, %r2, %r12;
	mov.f64 	%fd43, 0dC341C37937E08000;

LBB8_2:
	mul.wide.u32 	%rd3, %r15, 8;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.f64 	%fd30, [%rd4];
	max.f64 	%fd43, %fd43, %fd30;
	add.s32 	%r7, %r15, %r1;
	setp.ge.u32 	%p2, %r7, %r10;
	@%p2 bra 	LBB8_4;

	mul.wide.u32 	%rd5, %r7, 8;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.nc.f64 	%fd31, [%rd6];
	max.f64 	%fd43, %fd43, %fd31;

LBB8_4:
	add.s32 	%r15, %r15, %r5;
	setp.lt.u32 	%p3, %r15, %r10;
	@%p3 bra 	LBB8_2;

LBB8_5:
	shl.b32 	%r13, %r3, 3;
	mov.u32 	%r14, memory;
	add.s32 	%r9, %r14, %r13;
	st.shared.f64 	[%r9], %fd43;
	bar.sync 	0;
	setp.lt.u32 	%p4, %r1, 1024;
	@%p4 bra 	LBB8_9;

	setp.gt.u32 	%p5, %r3, 511;
	@%p5 bra 	LBB8_8;

	ld.shared.f64 	%fd32, [%r9+4096];
	max.f64 	%fd43, %fd43, %fd32;
	st.shared.f64 	[%r9], %fd43;

LBB8_8:
	bar.sync 	0;

LBB8_9:
	setp.lt.u32 	%p6, %r1, 512;
	@%p6 bra 	LBB8_13;

	setp.gt.u32 	%p7, %r3, 255;
	@%p7 bra 	LBB8_12;

	ld.shared.f64 	%fd33, [%r9+2048];
	max.f64 	%fd43, %fd43, %fd33;
	st.shared.f64 	[%r9], %fd43;

LBB8_12:
	bar.sync 	0;

LBB8_13:
	setp.lt.u32 	%p8, %r1, 256;
	@%p8 bra 	LBB8_17;

	setp.gt.u32 	%p9, %r3, 127;
	@%p9 bra 	LBB8_16;

	ld.shared.f64 	%fd34, [%r9+1024];
	max.f64 	%fd43, %fd43, %fd34;
	st.shared.f64 	[%r9], %fd43;

LBB8_16:
	bar.sync 	0;

LBB8_17:
	setp.lt.u32 	%p10, %r1, 128;
	@%p10 bra 	LBB8_21;

	setp.gt.u32 	%p11, %r3, 63;
	@%p11 bra 	LBB8_20;

	ld.shared.f64 	%fd35, [%r9+512];
	max.f64 	%fd43, %fd43, %fd35;
	st.shared.f64 	[%r9], %fd43;

LBB8_20:
	bar.sync 	0;

LBB8_21:
	setp.gt.u32 	%p12, %r3, 31;
	@%p12 bra 	LBB8_34;

	setp.lt.u32 	%p13, %r1, 64;
	@%p13 bra 	LBB8_24;

	ld.volatile.shared.f64 	%fd36, [%r9+256];
	max.f64 	%fd43, %fd43, %fd36;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB8_24:
	setp.lt.u32 	%p14, %r1, 32;
	@%p14 bra 	LBB8_26;

	ld.volatile.shared.f64 	%fd37, [%r9+128];
	max.f64 	%fd43, %fd43, %fd37;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB8_26:
	setp.lt.u32 	%p15, %r1, 16;
	@%p15 bra 	LBB8_28;

	ld.volatile.shared.f64 	%fd38, [%r9+64];
	max.f64 	%fd43, %fd43, %fd38;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB8_28:
	setp.lt.u32 	%p16, %r1, 8;
	@%p16 bra 	LBB8_30;

	ld.volatile.shared.f64 	%fd39, [%r9+32];
	max.f64 	%fd43, %fd43, %fd39;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB8_30:
	setp.lt.u32 	%p17, %r1, 4;
	@%p17 bra 	LBB8_32;

	ld.volatile.shared.f64 	%fd40, [%r9+16];
	max.f64 	%fd43, %fd43, %fd40;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB8_32:
	setp.lt.u32 	%p18, %r1, 2;
	@%p18 bra 	LBB8_34;

	ld.volatile.shared.f64 	%fd41, [%r9+8];
	max.f64 	%fd42, %fd43, %fd41;
	st.volatile.shared.f64 	[%r9], %fd42;

LBB8_34:
	ret;

}
	// .globl	reduce_max_f
.visible .entry reduce_max_f(
	.param .u64 reduce_max_f_param_0,
	.param .u64 reduce_max_f_param_1,
	.param .u32 reduce_max_f_param_2
)
{
	.reg .pred 	%p<19>;
	.reg .f32 	%f<59>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [reduce_max_f_param_0];
	ld.param.u32 	%r10, [reduce_max_f_param_2];
	cvta.to.global.u64 	%rd1, %rd2;
	mov.u32 	%r1, %ntid.x;
	shl.b32 	%r2, %r1, 1;
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r15, %r2, %r11, %r3;
	setp.ge.u32 	%p1, %r15, %r10;
	mov.f32 	%f43, 0fDA0E1BCA;
	@%p1 bra 	LBB9_5;

	mov.u32 	%r12, %nctaid.x;
	mul.lo.s32 	%r5, %r2, %r12;
	mov.f32 	%f43, 0fDA0E1BCA;

LBB9_2:
	mul.wide.u32 	%rd3, %r15, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.f32 	%f30, [%rd4];
	max.f32 	%f43, %f43, %f30;
	add.s32 	%r7, %r15, %r1;
	setp.ge.u32 	%p2, %r7, %r10;
	@%p2 bra 	LBB9_4;

	mul.wide.u32 	%rd5, %r7, 4;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.nc.f32 	%f31, [%rd6];
	max.f32 	%f43, %f43, %f31;

LBB9_4:
	add.s32 	%r15, %r15, %r5;
	setp.lt.u32 	%p3, %r15, %r10;
	@%p3 bra 	LBB9_2;

LBB9_5:
	shl.b32 	%r13, %r3, 2;
	mov.u32 	%r14, memory;
	add.s32 	%r9, %r14, %r13;
	st.shared.f32 	[%r9], %f43;
	bar.sync 	0;
	setp.lt.u32 	%p4, %r1, 1024;
	@%p4 bra 	LBB9_9;

	setp.gt.u32 	%p5, %r3, 511;
	@%p5 bra 	LBB9_8;

	ld.shared.f32 	%f32, [%r9+2048];
	max.f32 	%f43, %f43, %f32;
	st.shared.f32 	[%r9], %f43;

LBB9_8:
	bar.sync 	0;

LBB9_9:
	setp.lt.u32 	%p6, %r1, 512;
	@%p6 bra 	LBB9_13;

	setp.gt.u32 	%p7, %r3, 255;
	@%p7 bra 	LBB9_12;

	ld.shared.f32 	%f33, [%r9+1024];
	max.f32 	%f43, %f43, %f33;
	st.shared.f32 	[%r9], %f43;

LBB9_12:
	bar.sync 	0;

LBB9_13:
	setp.lt.u32 	%p8, %r1, 256;
	@%p8 bra 	LBB9_17;

	setp.gt.u32 	%p9, %r3, 127;
	@%p9 bra 	LBB9_16;

	ld.shared.f32 	%f34, [%r9+512];
	max.f32 	%f43, %f43, %f34;
	st.shared.f32 	[%r9], %f43;

LBB9_16:
	bar.sync 	0;

LBB9_17:
	setp.lt.u32 	%p10, %r1, 128;
	@%p10 bra 	LBB9_21;

	setp.gt.u32 	%p11, %r3, 63;
	@%p11 bra 	LBB9_20;

	ld.shared.f32 	%f35, [%r9+256];
	max.f32 	%f43, %f43, %f35;
	st.shared.f32 	[%r9], %f43;

LBB9_20:
	bar.sync 	0;

LBB9_21:
	setp.gt.u32 	%p12, %r3, 31;
	@%p12 bra 	LBB9_34;

	setp.lt.u32 	%p13, %r1, 64;
	@%p13 bra 	LBB9_24;

	ld.volatile.shared.f32 	%f36, [%r9+128];
	max.f32 	%f43, %f43, %f36;
	st.volatile.shared.f32 	[%r9], %f43;

LBB9_24:
	setp.lt.u32 	%p14, %r1, 32;
	@%p14 bra 	LBB9_26;

	ld.volatile.shared.f32 	%f37, [%r9+64];
	max.f32 	%f43, %f43, %f37;
	st.volatile.shared.f32 	[%r9], %f43;

LBB9_26:
	setp.lt.u32 	%p15, %r1, 16;
	@%p15 bra 	LBB9_28;

	ld.volatile.shared.f32 	%f38, [%r9+32];
	max.f32 	%f43, %f43, %f38;
	st.volatile.shared.f32 	[%r9], %f43;

LBB9_28:
	setp.lt.u32 	%p16, %r1, 8;
	@%p16 bra 	LBB9_30;

	ld.volatile.shared.f32 	%f39, [%r9+16];
	max.f32 	%f43, %f43, %f39;
	st.volatile.shared.f32 	[%r9], %f43;

LBB9_30:
	setp.lt.u32 	%p17, %r1, 4;
	@%p17 bra 	LBB9_32;

	ld.volatile.shared.f32 	%f40, [%r9+8];
	max.f32 	%f43, %f43, %f40;
	st.volatile.shared.f32 	[%r9], %f43;

LBB9_32:
	setp.lt.u32 	%p18, %r1, 2;
	@%p18 bra 	LBB9_34;

	ld.volatile.shared.f32 	%f41, [%r9+4];
	max.f32 	%f42, %f43, %f41;
	st.volatile.shared.f32 	[%r9], %f42;

LBB9_34:
	ret;

}
	// .globl	reduce_row_max_d
.visible .entry reduce_row_max_d(
	.param .u64 reduce_row_max_d_param_0,
	.param .u64 reduce_row_max_d_param_1,
	.param .u32 reduce_row_max_d_param_2,
	.param .u32 reduce_row_max_d_param_3
)
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<73>;
	.reg .f64 	%fd<56>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [reduce_row_max_d_param_0];
	ld.param.u64 	%rd2, [reduce_row_max_d_param_1];
	ld.param.u32 	%r5, [reduce_row_max_d_param_2];
	ld.param.u32 	%r4, [reduce_row_max_d_param_3];
	mov.u32 	%r6, %ctaid.x;
	setp.ge.u32 	%p1, %r6, %r5;
	@%p1 bra 	LBB10_35;

	mov.u32 	%r7, %tid.x;
	setp.ge.u32 	%p2, %r7, %r4;
	mov.f64 	%fd42, 0dC341C37937E08000;
	@%p2 bra 	LBB10_4;

	mov.f64 	%fd42, 0dC341C37937E08000;
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r72, %r7;

LBB10_3:
	mad.lo.s32 	%r9, %r6, %r4, %r72;
	mul.wide.u32 	%rd4, %r9, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd28, [%rd5];
	max.f64 	%fd42, %fd42, %fd28;
	add.s32 	%r72, %r72, %r10;
	setp.lt.u32 	%p3, %r72, %r4;
	@%p3 bra 	LBB10_3;

LBB10_4:
	shl.b32 	%r12, %r7, 3;
	mov.u32 	%r13, memory;
	add.s32 	%r14, %r13, %r12;
	st.shared.f64 	[%r14], %fd42;
	bar.sync 	0;
	mov.u32 	%r15, %ntid.x;
	setp.lt.u32 	%p4, %r15, 1024;
	@%p4 bra 	LBB10_8;

	setp.gt.u32 	%p5, %r7, 511;
	@%p5 bra 	LBB10_7;

	ld.shared.f64 	%fd29, [%r14+4096];
	max.f64 	%fd42, %fd42, %fd29;
	st.shared.f64 	[%r14], %fd42;

LBB10_7:
	bar.sync 	0;

LBB10_8:
	setp.lt.u32 	%p6, %r15, 512;
	@%p6 bra 	LBB10_12;

	setp.gt.u32 	%p7, %r7, 255;
	@%p7 bra 	LBB10_11;

	ld.shared.f64 	%fd30, [%r14+2048];
	max.f64 	%fd42, %fd42, %fd30;
	st.shared.f64 	[%r14], %fd42;

LBB10_11:
	bar.sync 	0;

LBB10_12:
	setp.lt.u32 	%p8, %r15, 256;
	@%p8 bra 	LBB10_16;

	setp.gt.u32 	%p9, %r7, 127;
	@%p9 bra 	LBB10_15;

	ld.shared.f64 	%fd31, [%r14+1024];
	max.f64 	%fd42, %fd42, %fd31;
	st.shared.f64 	[%r14], %fd42;

LBB10_15:
	bar.sync 	0;

LBB10_16:
	setp.lt.u32 	%p10, %r15, 128;
	@%p10 bra 	LBB10_20;

	setp.gt.u32 	%p11, %r7, 63;
	@%p11 bra 	LBB10_19;

	ld.shared.f64 	%fd32, [%r14+512];
	max.f64 	%fd42, %fd42, %fd32;
	st.shared.f64 	[%r14], %fd42;

LBB10_19:
	bar.sync 	0;

LBB10_20:
	setp.gt.u32 	%p12, %r7, 31;
	@%p12 bra 	LBB10_33;

	setp.lt.u32 	%p13, %r15, 64;
	@%p13 bra 	LBB10_23;

	ld.volatile.shared.f64 	%fd33, [%r14+256];
	max.f64 	%fd42, %fd42, %fd33;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB10_23:
	setp.lt.u32 	%p14, %r15, 32;
	@%p14 bra 	LBB10_25;

	ld.volatile.shared.f64 	%fd34, [%r14+128];
	max.f64 	%fd42, %fd42, %fd34;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB10_25:
	setp.lt.u32 	%p15, %r15, 16;
	@%p15 bra 	LBB10_27;

	ld.volatile.shared.f64 	%fd35, [%r14+64];
	max.f64 	%fd42, %fd42, %fd35;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB10_27:
	setp.lt.u32 	%p16, %r15, 8;
	@%p16 bra 	LBB10_29;

	ld.volatile.shared.f64 	%fd36, [%r14+32];
	max.f64 	%fd42, %fd42, %fd36;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB10_29:
	setp.lt.u32 	%p17, %r15, 4;
	@%p17 bra 	LBB10_31;

	ld.volatile.shared.f64 	%fd37, [%r14+16];
	max.f64 	%fd42, %fd42, %fd37;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB10_31:
	setp.lt.u32 	%p18, %r15, 2;
	@%p18 bra 	LBB10_33;

	ld.volatile.shared.f64 	%fd38, [%r14+8];
	max.f64 	%fd39, %fd42, %fd38;
	st.volatile.shared.f64 	[%r14], %fd39;

LBB10_33:
	setp.ne.s32 	%p19, %r7, 0;
	@%p19 bra 	LBB10_35;

	ld.shared.f64 	%fd40, [memory];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r6, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd40;

LBB10_35:
	ret;

}
	// .globl	reduce_row_max_f
.visible .entry reduce_row_max_f(
	.param .u64 reduce_row_max_f_param_0,
	.param .u64 reduce_row_max_f_param_1,
	.param .u32 reduce_row_max_f_param_2,
	.param .u32 reduce_row_max_f_param_3
)
{
	.reg .pred 	%p<20>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<73>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [reduce_row_max_f_param_0];
	ld.param.u64 	%rd2, [reduce_row_max_f_param_1];
	ld.param.u32 	%r5, [reduce_row_max_f_param_2];
	ld.param.u32 	%r4, [reduce_row_max_f_param_3];
	mov.u32 	%r6, %ctaid.x;
	setp.ge.u32 	%p1, %r6, %r5;
	@%p1 bra 	LBB11_35;

	mov.u32 	%r7, %tid.x;
	setp.ge.u32 	%p2, %r7, %r4;
	mov.f32 	%f42, 0fDA0E1BCA;
	@%p2 bra 	LBB11_4;

	mov.f32 	%f42, 0fDA0E1BCA;
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r72, %r7;

LBB11_3:
	mad.lo.s32 	%r9, %r6, %r4, %r72;
	mul.wide.u32 	%rd4, %r9, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f28, [%rd5];
	max.f32 	%f42, %f42, %f28;
	add.s32 	%r72, %r72, %r10;
	setp.lt.u32 	%p3, %r72, %r4;
	@%p3 bra 	LBB11_3;

LBB11_4:
	shl.b32 	%r12, %r7, 2;
	mov.u32 	%r13, memory;
	add.s32 	%r14, %r13, %r12;
	st.shared.f32 	[%r14], %f42;
	bar.sync 	0;
	mov.u32 	%r15, %ntid.x;
	setp.lt.u32 	%p4, %r15, 1024;
	@%p4 bra 	LBB11_8;

	setp.gt.u32 	%p5, %r7, 511;
	@%p5 bra 	LBB11_7;

	ld.shared.f32 	%f29, [%r14+2048];
	max.f32 	%f42, %f42, %f29;
	st.shared.f32 	[%r14], %f42;

LBB11_7:
	bar.sync 	0;

LBB11_8:
	setp.lt.u32 	%p6, %r15, 512;
	@%p6 bra 	LBB11_12;

	setp.gt.u32 	%p7, %r7, 255;
	@%p7 bra 	LBB11_11;

	ld.shared.f32 	%f30, [%r14+1024];
	max.f32 	%f42, %f42, %f30;
	st.shared.f32 	[%r14], %f42;

LBB11_11:
	bar.sync 	0;

LBB11_12:
	setp.lt.u32 	%p8, %r15, 256;
	@%p8 bra 	LBB11_16;

	setp.gt.u32 	%p9, %r7, 127;
	@%p9 bra 	LBB11_15;

	ld.shared.f32 	%f31, [%r14+512];
	max.f32 	%f42, %f42, %f31;
	st.shared.f32 	[%r14], %f42;

LBB11_15:
	bar.sync 	0;

LBB11_16:
	setp.lt.u32 	%p10, %r15, 128;
	@%p10 bra 	LBB11_20;

	setp.gt.u32 	%p11, %r7, 63;
	@%p11 bra 	LBB11_19;

	ld.shared.f32 	%f32, [%r14+256];
	max.f32 	%f42, %f42, %f32;
	st.shared.f32 	[%r14], %f42;

LBB11_19:
	bar.sync 	0;

LBB11_20:
	setp.gt.u32 	%p12, %r7, 31;
	@%p12 bra 	LBB11_33;

	setp.lt.u32 	%p13, %r15, 64;
	@%p13 bra 	LBB11_23;

	ld.volatile.shared.f32 	%f33, [%r14+128];
	max.f32 	%f42, %f42, %f33;
	st.volatile.shared.f32 	[%r14], %f42;

LBB11_23:
	setp.lt.u32 	%p14, %r15, 32;
	@%p14 bra 	LBB11_25;

	ld.volatile.shared.f32 	%f34, [%r14+64];
	max.f32 	%f42, %f42, %f34;
	st.volatile.shared.f32 	[%r14], %f42;

LBB11_25:
	setp.lt.u32 	%p15, %r15, 16;
	@%p15 bra 	LBB11_27;

	ld.volatile.shared.f32 	%f35, [%r14+32];
	max.f32 	%f42, %f42, %f35;
	st.volatile.shared.f32 	[%r14], %f42;

LBB11_27:
	setp.lt.u32 	%p16, %r15, 8;
	@%p16 bra 	LBB11_29;

	ld.volatile.shared.f32 	%f36, [%r14+16];
	max.f32 	%f42, %f42, %f36;
	st.volatile.shared.f32 	[%r14], %f42;

LBB11_29:
	setp.lt.u32 	%p17, %r15, 4;
	@%p17 bra 	LBB11_31;

	ld.volatile.shared.f32 	%f37, [%r14+8];
	max.f32 	%f42, %f42, %f37;
	st.volatile.shared.f32 	[%r14], %f42;

LBB11_31:
	setp.lt.u32 	%p18, %r15, 2;
	@%p18 bra 	LBB11_33;

	ld.volatile.shared.f32 	%f38, [%r14+4];
	max.f32 	%f39, %f42, %f38;
	st.volatile.shared.f32 	[%r14], %f39;

LBB11_33:
	setp.ne.s32 	%p19, %r7, 0;
	@%p19 bra 	LBB11_35;

	ld.shared.f32 	%f40, [memory];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f40;

LBB11_35:
	ret;

}
	// .globl	reduce_col_max_d
.visible .entry reduce_col_max_d(
	.param .u64 reduce_col_max_d_param_0,
	.param .u64 reduce_col_max_d_param_1,
	.param .u32 reduce_col_max_d_param_2,
	.param .u32 reduce_col_max_d_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<11>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [reduce_col_max_d_param_0];
	ld.param.u64 	%rd3, [reduce_col_max_d_param_1];
	ld.param.u32 	%r5, [reduce_col_max_d_param_2];
	ld.param.u32 	%r6, [reduce_col_max_d_param_3];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r8, %r7, %r9;
	setp.ge.u32 	%p1, %r1, %r6;
	@%p1 bra 	LBB12_5;

	mul.lo.s32 	%r2, %r6, %r5;
	setp.ge.u32 	%p2, %r1, %r2;
	mov.f64 	%fd8, 0dC341C37937E08000;
	@%p2 bra 	LBB12_4;

	cvta.to.global.u64 	%rd1, %rd2;
	mov.f64 	%fd8, 0dC341C37937E08000;
	mov.u32 	%r10, %r1;

LBB12_3:
	mul.wide.u32 	%rd4, %r10, 8;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.f64 	%fd6, [%rd5];
	max.f64 	%fd8, %fd8, %fd6;
	add.s32 	%r10, %r10, %r6;
	setp.lt.u32 	%p3, %r10, %r2;
	@%p3 bra 	LBB12_3;

LBB12_4:
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.u32 	%rd7, %r1, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd8;

LBB12_5:
	ret;

}
	// .globl	reduce_col_max_f
.visible .entry reduce_col_max_f(
	.param .u64 reduce_col_max_f_param_0,
	.param .u64 reduce_col_max_f_param_1,
	.param .u32 reduce_col_max_f_param_2,
	.param .u32 reduce_col_max_f_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [reduce_col_max_f_param_0];
	ld.param.u64 	%rd3, [reduce_col_max_f_param_1];
	ld.param.u32 	%r5, [reduce_col_max_f_param_2];
	ld.param.u32 	%r6, [reduce_col_max_f_param_3];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r8, %r7, %r9;
	setp.ge.u32 	%p1, %r1, %r6;
	@%p1 bra 	LBB13_5;

	mul.lo.s32 	%r2, %r6, %r5;
	setp.ge.u32 	%p2, %r1, %r2;
	mov.f32 	%f8, 0fDA0E1BCA;
	@%p2 bra 	LBB13_4;

	cvta.to.global.u64 	%rd1, %rd2;
	mov.f32 	%f8, 0fDA0E1BCA;
	mov.u32 	%r10, %r1;

LBB13_3:
	mul.wide.u32 	%rd4, %r10, 4;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.f32 	%f6, [%rd5];
	max.f32 	%f8, %f8, %f6;
	add.s32 	%r10, %r10, %r6;
	setp.lt.u32 	%p3, %r10, %r2;
	@%p3 bra 	LBB13_3;

LBB13_4:
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f8;

LBB13_5:
	ret;

}
	// .globl	reduce_min_d
.visible .entry reduce_min_d(
	.param .u64 reduce_min_d_param_0,
	.param .u64 reduce_min_d_param_1,
	.param .u32 reduce_min_d_param_2
)
{
	.reg .pred 	%p<19>;
	.reg .b32 	%r<16>;
	.reg .f64 	%fd<59>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [reduce_min_d_param_0];
	ld.param.u32 	%r10, [reduce_min_d_param_2];
	cvta.to.global.u64 	%rd1, %rd2;
	mov.u32 	%r1, %ntid.x;
	shl.b32 	%r2, %r1, 1;
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r15, %r2, %r11, %r3;
	setp.ge.u32 	%p1, %r15, %r10;
	mov.f64 	%fd43, 0d4341C37937E08000;
	@%p1 bra 	LBB14_5;

	mov.u32 	%r12, %nctaid.x;
	mul.lo.s32 	%r5, %r2, %r12;
	mov.f64 	%fd43, 0d4341C37937E08000;

LBB14_2:
	mul.wide.u32 	%rd3, %r15, 8;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.f64 	%fd30, [%rd4];
	min.f64 	%fd43, %fd43, %fd30;
	add.s32 	%r7, %r15, %r1;
	setp.ge.u32 	%p2, %r7, %r10;
	@%p2 bra 	LBB14_4;

	mul.wide.u32 	%rd5, %r7, 8;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.nc.f64 	%fd31, [%rd6];
	min.f64 	%fd43, %fd43, %fd31;

LBB14_4:
	add.s32 	%r15, %r15, %r5;
	setp.lt.u32 	%p3, %r15, %r10;
	@%p3 bra 	LBB14_2;

LBB14_5:
	shl.b32 	%r13, %r3, 3;
	mov.u32 	%r14, memory;
	add.s32 	%r9, %r14, %r13;
	st.shared.f64 	[%r9], %fd43;
	bar.sync 	0;
	setp.lt.u32 	%p4, %r1, 1024;
	@%p4 bra 	LBB14_9;

	setp.gt.u32 	%p5, %r3, 511;
	@%p5 bra 	LBB14_8;

	ld.shared.f64 	%fd32, [%r9+4096];
	min.f64 	%fd43, %fd43, %fd32;
	st.shared.f64 	[%r9], %fd43;

LBB14_8:
	bar.sync 	0;

LBB14_9:
	setp.lt.u32 	%p6, %r1, 512;
	@%p6 bra 	LBB14_13;

	setp.gt.u32 	%p7, %r3, 255;
	@%p7 bra 	LBB14_12;

	ld.shared.f64 	%fd33, [%r9+2048];
	min.f64 	%fd43, %fd43, %fd33;
	st.shared.f64 	[%r9], %fd43;

LBB14_12:
	bar.sync 	0;

LBB14_13:
	setp.lt.u32 	%p8, %r1, 256;
	@%p8 bra 	LBB14_17;

	setp.gt.u32 	%p9, %r3, 127;
	@%p9 bra 	LBB14_16;

	ld.shared.f64 	%fd34, [%r9+1024];
	min.f64 	%fd43, %fd43, %fd34;
	st.shared.f64 	[%r9], %fd43;

LBB14_16:
	bar.sync 	0;

LBB14_17:
	setp.lt.u32 	%p10, %r1, 128;
	@%p10 bra 	LBB14_21;

	setp.gt.u32 	%p11, %r3, 63;
	@%p11 bra 	LBB14_20;

	ld.shared.f64 	%fd35, [%r9+512];
	min.f64 	%fd43, %fd43, %fd35;
	st.shared.f64 	[%r9], %fd43;

LBB14_20:
	bar.sync 	0;

LBB14_21:
	setp.gt.u32 	%p12, %r3, 31;
	@%p12 bra 	LBB14_34;

	setp.lt.u32 	%p13, %r1, 64;
	@%p13 bra 	LBB14_24;

	ld.volatile.shared.f64 	%fd36, [%r9+256];
	min.f64 	%fd43, %fd43, %fd36;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB14_24:
	setp.lt.u32 	%p14, %r1, 32;
	@%p14 bra 	LBB14_26;

	ld.volatile.shared.f64 	%fd37, [%r9+128];
	min.f64 	%fd43, %fd43, %fd37;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB14_26:
	setp.lt.u32 	%p15, %r1, 16;
	@%p15 bra 	LBB14_28;

	ld.volatile.shared.f64 	%fd38, [%r9+64];
	min.f64 	%fd43, %fd43, %fd38;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB14_28:
	setp.lt.u32 	%p16, %r1, 8;
	@%p16 bra 	LBB14_30;

	ld.volatile.shared.f64 	%fd39, [%r9+32];
	min.f64 	%fd43, %fd43, %fd39;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB14_30:
	setp.lt.u32 	%p17, %r1, 4;
	@%p17 bra 	LBB14_32;

	ld.volatile.shared.f64 	%fd40, [%r9+16];
	min.f64 	%fd43, %fd43, %fd40;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB14_32:
	setp.lt.u32 	%p18, %r1, 2;
	@%p18 bra 	LBB14_34;

	ld.volatile.shared.f64 	%fd41, [%r9+8];
	min.f64 	%fd42, %fd43, %fd41;
	st.volatile.shared.f64 	[%r9], %fd42;

LBB14_34:
	ret;

}
	// .globl	reduce_min_f
.visible .entry reduce_min_f(
	.param .u64 reduce_min_f_param_0,
	.param .u64 reduce_min_f_param_1,
	.param .u32 reduce_min_f_param_2
)
{
	.reg .pred 	%p<19>;
	.reg .f32 	%f<59>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [reduce_min_f_param_0];
	ld.param.u32 	%r10, [reduce_min_f_param_2];
	cvta.to.global.u64 	%rd1, %rd2;
	mov.u32 	%r1, %ntid.x;
	shl.b32 	%r2, %r1, 1;
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r15, %r2, %r11, %r3;
	setp.ge.u32 	%p1, %r15, %r10;
	mov.f32 	%f43, 0f5A0E1BCA;
	@%p1 bra 	LBB15_5;

	mov.u32 	%r12, %nctaid.x;
	mul.lo.s32 	%r5, %r2, %r12;
	mov.f32 	%f43, 0f5A0E1BCA;

LBB15_2:
	mul.wide.u32 	%rd3, %r15, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.f32 	%f30, [%rd4];
	min.f32 	%f43, %f43, %f30;
	add.s32 	%r7, %r15, %r1;
	setp.ge.u32 	%p2, %r7, %r10;
	@%p2 bra 	LBB15_4;

	mul.wide.u32 	%rd5, %r7, 4;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.nc.f32 	%f31, [%rd6];
	min.f32 	%f43, %f43, %f31;

LBB15_4:
	add.s32 	%r15, %r15, %r5;
	setp.lt.u32 	%p3, %r15, %r10;
	@%p3 bra 	LBB15_2;

LBB15_5:
	shl.b32 	%r13, %r3, 2;
	mov.u32 	%r14, memory;
	add.s32 	%r9, %r14, %r13;
	st.shared.f32 	[%r9], %f43;
	bar.sync 	0;
	setp.lt.u32 	%p4, %r1, 1024;
	@%p4 bra 	LBB15_9;

	setp.gt.u32 	%p5, %r3, 511;
	@%p5 bra 	LBB15_8;

	ld.shared.f32 	%f32, [%r9+2048];
	min.f32 	%f43, %f43, %f32;
	st.shared.f32 	[%r9], %f43;

LBB15_8:
	bar.sync 	0;

LBB15_9:
	setp.lt.u32 	%p6, %r1, 512;
	@%p6 bra 	LBB15_13;

	setp.gt.u32 	%p7, %r3, 255;
	@%p7 bra 	LBB15_12;

	ld.shared.f32 	%f33, [%r9+1024];
	min.f32 	%f43, %f43, %f33;
	st.shared.f32 	[%r9], %f43;

LBB15_12:
	bar.sync 	0;

LBB15_13:
	setp.lt.u32 	%p8, %r1, 256;
	@%p8 bra 	LBB15_17;

	setp.gt.u32 	%p9, %r3, 127;
	@%p9 bra 	LBB15_16;

	ld.shared.f32 	%f34, [%r9+512];
	min.f32 	%f43, %f43, %f34;
	st.shared.f32 	[%r9], %f43;

LBB15_16:
	bar.sync 	0;

LBB15_17:
	setp.lt.u32 	%p10, %r1, 128;
	@%p10 bra 	LBB15_21;

	setp.gt.u32 	%p11, %r3, 63;
	@%p11 bra 	LBB15_20;

	ld.shared.f32 	%f35, [%r9+256];
	min.f32 	%f43, %f43, %f35;
	st.shared.f32 	[%r9], %f43;

LBB15_20:
	bar.sync 	0;

LBB15_21:
	setp.gt.u32 	%p12, %r3, 31;
	@%p12 bra 	LBB15_34;

	setp.lt.u32 	%p13, %r1, 64;
	@%p13 bra 	LBB15_24;

	ld.volatile.shared.f32 	%f36, [%r9+128];
	min.f32 	%f43, %f43, %f36;
	st.volatile.shared.f32 	[%r9], %f43;

LBB15_24:
	setp.lt.u32 	%p14, %r1, 32;
	@%p14 bra 	LBB15_26;

	ld.volatile.shared.f32 	%f37, [%r9+64];
	min.f32 	%f43, %f43, %f37;
	st.volatile.shared.f32 	[%r9], %f43;

LBB15_26:
	setp.lt.u32 	%p15, %r1, 16;
	@%p15 bra 	LBB15_28;

	ld.volatile.shared.f32 	%f38, [%r9+32];
	min.f32 	%f43, %f43, %f38;
	st.volatile.shared.f32 	[%r9], %f43;

LBB15_28:
	setp.lt.u32 	%p16, %r1, 8;
	@%p16 bra 	LBB15_30;

	ld.volatile.shared.f32 	%f39, [%r9+16];
	min.f32 	%f43, %f43, %f39;
	st.volatile.shared.f32 	[%r9], %f43;

LBB15_30:
	setp.lt.u32 	%p17, %r1, 4;
	@%p17 bra 	LBB15_32;

	ld.volatile.shared.f32 	%f40, [%r9+8];
	min.f32 	%f43, %f43, %f40;
	st.volatile.shared.f32 	[%r9], %f43;

LBB15_32:
	setp.lt.u32 	%p18, %r1, 2;
	@%p18 bra 	LBB15_34;

	ld.volatile.shared.f32 	%f41, [%r9+4];
	min.f32 	%f42, %f43, %f41;
	st.volatile.shared.f32 	[%r9], %f42;

LBB15_34:
	ret;

}
	// .globl	reduce_row_min_d
.visible .entry reduce_row_min_d(
	.param .u64 reduce_row_min_d_param_0,
	.param .u64 reduce_row_min_d_param_1,
	.param .u32 reduce_row_min_d_param_2,
	.param .u32 reduce_row_min_d_param_3
)
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<73>;
	.reg .f64 	%fd<56>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [reduce_row_min_d_param_0];
	ld.param.u64 	%rd2, [reduce_row_min_d_param_1];
	ld.param.u32 	%r5, [reduce_row_min_d_param_2];
	ld.param.u32 	%r4, [reduce_row_min_d_param_3];
	mov.u32 	%r6, %ctaid.x;
	setp.ge.u32 	%p1, %r6, %r5;
	@%p1 bra 	LBB16_35;

	mov.u32 	%r7, %tid.x;
	setp.ge.u32 	%p2, %r7, %r4;
	mov.f64 	%fd42, 0d4341C37937E08000;
	@%p2 bra 	LBB16_4;

	mov.f64 	%fd42, 0d4341C37937E08000;
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r72, %r7;

LBB16_3:
	mad.lo.s32 	%r9, %r6, %r4, %r72;
	mul.wide.u32 	%rd4, %r9, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd28, [%rd5];
	min.f64 	%fd42, %fd42, %fd28;
	add.s32 	%r72, %r72, %r10;
	setp.lt.u32 	%p3, %r72, %r4;
	@%p3 bra 	LBB16_3;

LBB16_4:
	shl.b32 	%r12, %r7, 3;
	mov.u32 	%r13, memory;
	add.s32 	%r14, %r13, %r12;
	st.shared.f64 	[%r14], %fd42;
	bar.sync 	0;
	mov.u32 	%r15, %ntid.x;
	setp.lt.u32 	%p4, %r15, 1024;
	@%p4 bra 	LBB16_8;

	setp.gt.u32 	%p5, %r7, 511;
	@%p5 bra 	LBB16_7;

	ld.shared.f64 	%fd29, [%r14+4096];
	min.f64 	%fd42, %fd42, %fd29;
	st.shared.f64 	[%r14], %fd42;

LBB16_7:
	bar.sync 	0;

LBB16_8:
	setp.lt.u32 	%p6, %r15, 512;
	@%p6 bra 	LBB16_12;

	setp.gt.u32 	%p7, %r7, 255;
	@%p7 bra 	LBB16_11;

	ld.shared.f64 	%fd30, [%r14+2048];
	min.f64 	%fd42, %fd42, %fd30;
	st.shared.f64 	[%r14], %fd42;

LBB16_11:
	bar.sync 	0;

LBB16_12:
	setp.lt.u32 	%p8, %r15, 256;
	@%p8 bra 	LBB16_16;

	setp.gt.u32 	%p9, %r7, 127;
	@%p9 bra 	LBB16_15;

	ld.shared.f64 	%fd31, [%r14+1024];
	min.f64 	%fd42, %fd42, %fd31;
	st.shared.f64 	[%r14], %fd42;

LBB16_15:
	bar.sync 	0;

LBB16_16:
	setp.lt.u32 	%p10, %r15, 128;
	@%p10 bra 	LBB16_20;

	setp.gt.u32 	%p11, %r7, 63;
	@%p11 bra 	LBB16_19;

	ld.shared.f64 	%fd32, [%r14+512];
	min.f64 	%fd42, %fd42, %fd32;
	st.shared.f64 	[%r14], %fd42;

LBB16_19:
	bar.sync 	0;

LBB16_20:
	setp.gt.u32 	%p12, %r7, 31;
	@%p12 bra 	LBB16_33;

	setp.lt.u32 	%p13, %r15, 64;
	@%p13 bra 	LBB16_23;

	ld.volatile.shared.f64 	%fd33, [%r14+256];
	min.f64 	%fd42, %fd42, %fd33;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB16_23:
	setp.lt.u32 	%p14, %r15, 32;
	@%p14 bra 	LBB16_25;

	ld.volatile.shared.f64 	%fd34, [%r14+128];
	min.f64 	%fd42, %fd42, %fd34;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB16_25:
	setp.lt.u32 	%p15, %r15, 16;
	@%p15 bra 	LBB16_27;

	ld.volatile.shared.f64 	%fd35, [%r14+64];
	min.f64 	%fd42, %fd42, %fd35;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB16_27:
	setp.lt.u32 	%p16, %r15, 8;
	@%p16 bra 	LBB16_29;

	ld.volatile.shared.f64 	%fd36, [%r14+32];
	min.f64 	%fd42, %fd42, %fd36;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB16_29:
	setp.lt.u32 	%p17, %r15, 4;
	@%p17 bra 	LBB16_31;

	ld.volatile.shared.f64 	%fd37, [%r14+16];
	min.f64 	%fd42, %fd42, %fd37;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB16_31:
	setp.lt.u32 	%p18, %r15, 2;
	@%p18 bra 	LBB16_33;

	ld.volatile.shared.f64 	%fd38, [%r14+8];
	min.f64 	%fd39, %fd42, %fd38;
	st.volatile.shared.f64 	[%r14], %fd39;

LBB16_33:
	setp.ne.s32 	%p19, %r7, 0;
	@%p19 bra 	LBB16_35;

	ld.shared.f64 	%fd40, [memory];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r6, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd40;

LBB16_35:
	ret;

}
	// .globl	reduce_row_min_f
.visible .entry reduce_row_min_f(
	.param .u64 reduce_row_min_f_param_0,
	.param .u64 reduce_row_min_f_param_1,
	.param .u32 reduce_row_min_f_param_2,
	.param .u32 reduce_row_min_f_param_3
)
{
	.reg .pred 	%p<20>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<73>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [reduce_row_min_f_param_0];
	ld.param.u64 	%rd2, [reduce_row_min_f_param_1];
	ld.param.u32 	%r5, [reduce_row_min_f_param_2];
	ld.param.u32 	%r4, [reduce_row_min_f_param_3];
	mov.u32 	%r6, %ctaid.x;
	setp.ge.u32 	%p1, %r6, %r5;
	@%p1 bra 	LBB17_35;

	mov.u32 	%r7, %tid.x;
	setp.ge.u32 	%p2, %r7, %r4;
	mov.f32 	%f42, 0f5A0E1BCA;
	@%p2 bra 	LBB17_4;

	mov.f32 	%f42, 0f5A0E1BCA;
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r72, %r7;

LBB17_3:
	mad.lo.s32 	%r9, %r6, %r4, %r72;
	mul.wide.u32 	%rd4, %r9, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f28, [%rd5];
	min.f32 	%f42, %f42, %f28;
	add.s32 	%r72, %r72, %r10;
	setp.lt.u32 	%p3, %r72, %r4;
	@%p3 bra 	LBB17_3;

LBB17_4:
	shl.b32 	%r12, %r7, 2;
	mov.u32 	%r13, memory;
	add.s32 	%r14, %r13, %r12;
	st.shared.f32 	[%r14], %f42;
	bar.sync 	0;
	mov.u32 	%r15, %ntid.x;
	setp.lt.u32 	%p4, %r15, 1024;
	@%p4 bra 	LBB17_8;

	setp.gt.u32 	%p5, %r7, 511;
	@%p5 bra 	LBB17_7;

	ld.shared.f32 	%f29, [%r14+2048];
	min.f32 	%f42, %f42, %f29;
	st.shared.f32 	[%r14], %f42;

LBB17_7:
	bar.sync 	0;

LBB17_8:
	setp.lt.u32 	%p6, %r15, 512;
	@%p6 bra 	LBB17_12;

	setp.gt.u32 	%p7, %r7, 255;
	@%p7 bra 	LBB17_11;

	ld.shared.f32 	%f30, [%r14+1024];
	min.f32 	%f42, %f42, %f30;
	st.shared.f32 	[%r14], %f42;

LBB17_11:
	bar.sync 	0;

LBB17_12:
	setp.lt.u32 	%p8, %r15, 256;
	@%p8 bra 	LBB17_16;

	setp.gt.u32 	%p9, %r7, 127;
	@%p9 bra 	LBB17_15;

	ld.shared.f32 	%f31, [%r14+512];
	min.f32 	%f42, %f42, %f31;
	st.shared.f32 	[%r14], %f42;

LBB17_15:
	bar.sync 	0;

LBB17_16:
	setp.lt.u32 	%p10, %r15, 128;
	@%p10 bra 	LBB17_20;

	setp.gt.u32 	%p11, %r7, 63;
	@%p11 bra 	LBB17_19;

	ld.shared.f32 	%f32, [%r14+256];
	min.f32 	%f42, %f42, %f32;
	st.shared.f32 	[%r14], %f42;

LBB17_19:
	bar.sync 	0;

LBB17_20:
	setp.gt.u32 	%p12, %r7, 31;
	@%p12 bra 	LBB17_33;

	setp.lt.u32 	%p13, %r15, 64;
	@%p13 bra 	LBB17_23;

	ld.volatile.shared.f32 	%f33, [%r14+128];
	min.f32 	%f42, %f42, %f33;
	st.volatile.shared.f32 	[%r14], %f42;

LBB17_23:
	setp.lt.u32 	%p14, %r15, 32;
	@%p14 bra 	LBB17_25;

	ld.volatile.shared.f32 	%f34, [%r14+64];
	min.f32 	%f42, %f42, %f34;
	st.volatile.shared.f32 	[%r14], %f42;

LBB17_25:
	setp.lt.u32 	%p15, %r15, 16;
	@%p15 bra 	LBB17_27;

	ld.volatile.shared.f32 	%f35, [%r14+32];
	min.f32 	%f42, %f42, %f35;
	st.volatile.shared.f32 	[%r14], %f42;

LBB17_27:
	setp.lt.u32 	%p16, %r15, 8;
	@%p16 bra 	LBB17_29;

	ld.volatile.shared.f32 	%f36, [%r14+16];
	min.f32 	%f42, %f42, %f36;
	st.volatile.shared.f32 	[%r14], %f42;

LBB17_29:
	setp.lt.u32 	%p17, %r15, 4;
	@%p17 bra 	LBB17_31;

	ld.volatile.shared.f32 	%f37, [%r14+8];
	min.f32 	%f42, %f42, %f37;
	st.volatile.shared.f32 	[%r14], %f42;

LBB17_31:
	setp.lt.u32 	%p18, %r15, 2;
	@%p18 bra 	LBB17_33;

	ld.volatile.shared.f32 	%f38, [%r14+4];
	min.f32 	%f39, %f42, %f38;
	st.volatile.shared.f32 	[%r14], %f39;

LBB17_33:
	setp.ne.s32 	%p19, %r7, 0;
	@%p19 bra 	LBB17_35;

	ld.shared.f32 	%f40, [memory];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f40;

LBB17_35:
	ret;

}
	// .globl	reduce_col_min_d
.visible .entry reduce_col_min_d(
	.param .u64 reduce_col_min_d_param_0,
	.param .u64 reduce_col_min_d_param_1,
	.param .u32 reduce_col_min_d_param_2,
	.param .u32 reduce_col_min_d_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<11>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [reduce_col_min_d_param_0];
	ld.param.u64 	%rd3, [reduce_col_min_d_param_1];
	ld.param.u32 	%r5, [reduce_col_min_d_param_2];
	ld.param.u32 	%r6, [reduce_col_min_d_param_3];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r8, %r7, %r9;
	setp.ge.u32 	%p1, %r1, %r6;
	@%p1 bra 	LBB18_5;

	mul.lo.s32 	%r2, %r6, %r5;
	setp.ge.u32 	%p2, %r1, %r2;
	mov.f64 	%fd8, 0d4341C37937E08000;
	@%p2 bra 	LBB18_4;

	cvta.to.global.u64 	%rd1, %rd2;
	mov.f64 	%fd8, 0d4341C37937E08000;
	mov.u32 	%r10, %r1;

LBB18_3:
	mul.wide.u32 	%rd4, %r10, 8;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.f64 	%fd6, [%rd5];
	min.f64 	%fd8, %fd8, %fd6;
	add.s32 	%r10, %r10, %r6;
	setp.lt.u32 	%p3, %r10, %r2;
	@%p3 bra 	LBB18_3;

LBB18_4:
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.u32 	%rd7, %r1, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd8;

LBB18_5:
	ret;

}
	// .globl	reduce_col_min_f
.visible .entry reduce_col_min_f(
	.param .u64 reduce_col_min_f_param_0,
	.param .u64 reduce_col_min_f_param_1,
	.param .u32 reduce_col_min_f_param_2,
	.param .u32 reduce_col_min_f_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [reduce_col_min_f_param_0];
	ld.param.u64 	%rd3, [reduce_col_min_f_param_1];
	ld.param.u32 	%r5, [reduce_col_min_f_param_2];
	ld.param.u32 	%r6, [reduce_col_min_f_param_3];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r8, %r7, %r9;
	setp.ge.u32 	%p1, %r1, %r6;
	@%p1 bra 	LBB19_5;

	mul.lo.s32 	%r2, %r6, %r5;
	setp.ge.u32 	%p2, %r1, %r2;
	mov.f32 	%f8, 0f5A0E1BCA;
	@%p2 bra 	LBB19_4;

	cvta.to.global.u64 	%rd1, %rd2;
	mov.f32 	%f8, 0f5A0E1BCA;
	mov.u32 	%r10, %r1;

LBB19_3:
	mul.wide.u32 	%rd4, %r10, 4;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.f32 	%f6, [%rd5];
	min.f32 	%f8, %f8, %f6;
	add.s32 	%r10, %r10, %r6;
	setp.lt.u32 	%p3, %r10, %r2;
	@%p3 bra 	LBB19_3;

LBB19_4:
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f8;

LBB19_5:
	ret;

}
	// .globl	reduce_sum_sq_d
.visible .entry reduce_sum_sq_d(
	.param .u64 reduce_sum_sq_d_param_0,
	.param .u64 reduce_sum_sq_d_param_1,
	.param .u32 reduce_sum_sq_d_param_2
)
{
	.reg .pred 	%p<19>;
	.reg .b32 	%r<16>;
	.reg .f64 	%fd<59>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [reduce_sum_sq_d_param_0];
	ld.param.u32 	%r10, [reduce_sum_sq_d_param_2];
	cvta.to.global.u64 	%rd1, %rd2;
	mov.u32 	%r1, %ntid.x;
	shl.b32 	%r2, %r1, 1;
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r15, %r2, %r11, %r3;
	setp.ge.u32 	%p1, %r15, %r10;
	mov.f64 	%fd43, 0d0000000000000000;
	@%p1 bra 	LBB20_5;

	mov.u32 	%r12, %nctaid.x;
	mul.lo.s32 	%r5, %r2, %r12;
	mov.f64 	%fd43, 0d0000000000000000;

LBB20_2:
	mul.wide.u32 	%rd3, %r15, 8;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.f64 	%fd30, [%rd4];
	fma.rn.f64 	%fd43, %fd30, %fd30, %fd43;
	add.s32 	%r7, %r15, %r1;
	setp.ge.u32 	%p2, %r7, %r10;
	@%p2 bra 	LBB20_4;

	mul.wide.u32 	%rd5, %r7, 8;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.nc.f64 	%fd31, [%rd6];
	fma.rn.f64 	%fd43, %fd31, %fd31, %fd43;

LBB20_4:
	add.s32 	%r15, %r15, %r5;
	setp.lt.u32 	%p3, %r15, %r10;
	@%p3 bra 	LBB20_2;

LBB20_5:
	shl.b32 	%r13, %r3, 3;
	mov.u32 	%r14, memory;
	add.s32 	%r9, %r14, %r13;
	st.shared.f64 	[%r9], %fd43;
	bar.sync 	0;
	setp.lt.u32 	%p4, %r1, 1024;
	@%p4 bra 	LBB20_9;

	setp.gt.u32 	%p5, %r3, 511;
	@%p5 bra 	LBB20_8;

	ld.shared.f64 	%fd32, [%r9+4096];
	fma.rn.f64 	%fd43, %fd32, %fd32, %fd43;
	st.shared.f64 	[%r9], %fd43;

LBB20_8:
	bar.sync 	0;

LBB20_9:
	setp.lt.u32 	%p6, %r1, 512;
	@%p6 bra 	LBB20_13;

	setp.gt.u32 	%p7, %r3, 255;
	@%p7 bra 	LBB20_12;

	ld.shared.f64 	%fd33, [%r9+2048];
	fma.rn.f64 	%fd43, %fd33, %fd33, %fd43;
	st.shared.f64 	[%r9], %fd43;

LBB20_12:
	bar.sync 	0;

LBB20_13:
	setp.lt.u32 	%p8, %r1, 256;
	@%p8 bra 	LBB20_17;

	setp.gt.u32 	%p9, %r3, 127;
	@%p9 bra 	LBB20_16;

	ld.shared.f64 	%fd34, [%r9+1024];
	fma.rn.f64 	%fd43, %fd34, %fd34, %fd43;
	st.shared.f64 	[%r9], %fd43;

LBB20_16:
	bar.sync 	0;

LBB20_17:
	setp.lt.u32 	%p10, %r1, 128;
	@%p10 bra 	LBB20_21;

	setp.gt.u32 	%p11, %r3, 63;
	@%p11 bra 	LBB20_20;

	ld.shared.f64 	%fd35, [%r9+512];
	fma.rn.f64 	%fd43, %fd35, %fd35, %fd43;
	st.shared.f64 	[%r9], %fd43;

LBB20_20:
	bar.sync 	0;

LBB20_21:
	setp.gt.u32 	%p12, %r3, 31;
	@%p12 bra 	LBB20_34;

	setp.lt.u32 	%p13, %r1, 64;
	@%p13 bra 	LBB20_24;

	ld.volatile.shared.f64 	%fd36, [%r9+256];
	fma.rn.f64 	%fd43, %fd36, %fd36, %fd43;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB20_24:
	setp.lt.u32 	%p14, %r1, 32;
	@%p14 bra 	LBB20_26;

	ld.volatile.shared.f64 	%fd37, [%r9+128];
	fma.rn.f64 	%fd43, %fd37, %fd37, %fd43;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB20_26:
	setp.lt.u32 	%p15, %r1, 16;
	@%p15 bra 	LBB20_28;

	ld.volatile.shared.f64 	%fd38, [%r9+64];
	fma.rn.f64 	%fd43, %fd38, %fd38, %fd43;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB20_28:
	setp.lt.u32 	%p16, %r1, 8;
	@%p16 bra 	LBB20_30;

	ld.volatile.shared.f64 	%fd39, [%r9+32];
	fma.rn.f64 	%fd43, %fd39, %fd39, %fd43;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB20_30:
	setp.lt.u32 	%p17, %r1, 4;
	@%p17 bra 	LBB20_32;

	ld.volatile.shared.f64 	%fd40, [%r9+16];
	fma.rn.f64 	%fd43, %fd40, %fd40, %fd43;
	st.volatile.shared.f64 	[%r9], %fd43;

LBB20_32:
	setp.lt.u32 	%p18, %r1, 2;
	@%p18 bra 	LBB20_34;

	ld.volatile.shared.f64 	%fd41, [%r9+8];
	fma.rn.f64 	%fd42, %fd41, %fd41, %fd43;
	st.volatile.shared.f64 	[%r9], %fd42;

LBB20_34:
	ret;

}
	// .globl	reduce_sum_sq_f
.visible .entry reduce_sum_sq_f(
	.param .u64 reduce_sum_sq_f_param_0,
	.param .u64 reduce_sum_sq_f_param_1,
	.param .u32 reduce_sum_sq_f_param_2
)
{
	.reg .pred 	%p<19>;
	.reg .f32 	%f<59>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [reduce_sum_sq_f_param_0];
	ld.param.u32 	%r10, [reduce_sum_sq_f_param_2];
	cvta.to.global.u64 	%rd1, %rd2;
	mov.u32 	%r1, %ntid.x;
	shl.b32 	%r2, %r1, 1;
	mov.u32 	%r11, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r15, %r2, %r11, %r3;
	setp.ge.u32 	%p1, %r15, %r10;
	mov.f32 	%f43, 0f00000000;
	@%p1 bra 	LBB21_5;

	mov.u32 	%r12, %nctaid.x;
	mul.lo.s32 	%r5, %r2, %r12;
	mov.f32 	%f43, 0f00000000;

LBB21_2:
	mul.wide.u32 	%rd3, %r15, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.f32 	%f30, [%rd4];
	fma.rn.f32 	%f43, %f30, %f30, %f43;
	add.s32 	%r7, %r15, %r1;
	setp.ge.u32 	%p2, %r7, %r10;
	@%p2 bra 	LBB21_4;

	mul.wide.u32 	%rd5, %r7, 4;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.nc.f32 	%f31, [%rd6];
	fma.rn.f32 	%f43, %f31, %f31, %f43;

LBB21_4:
	add.s32 	%r15, %r15, %r5;
	setp.lt.u32 	%p3, %r15, %r10;
	@%p3 bra 	LBB21_2;

LBB21_5:
	shl.b32 	%r13, %r3, 2;
	mov.u32 	%r14, memory;
	add.s32 	%r9, %r14, %r13;
	st.shared.f32 	[%r9], %f43;
	bar.sync 	0;
	setp.lt.u32 	%p4, %r1, 1024;
	@%p4 bra 	LBB21_9;

	setp.gt.u32 	%p5, %r3, 511;
	@%p5 bra 	LBB21_8;

	ld.shared.f32 	%f32, [%r9+2048];
	fma.rn.f32 	%f43, %f32, %f32, %f43;
	st.shared.f32 	[%r9], %f43;

LBB21_8:
	bar.sync 	0;

LBB21_9:
	setp.lt.u32 	%p6, %r1, 512;
	@%p6 bra 	LBB21_13;

	setp.gt.u32 	%p7, %r3, 255;
	@%p7 bra 	LBB21_12;

	ld.shared.f32 	%f33, [%r9+1024];
	fma.rn.f32 	%f43, %f33, %f33, %f43;
	st.shared.f32 	[%r9], %f43;

LBB21_12:
	bar.sync 	0;

LBB21_13:
	setp.lt.u32 	%p8, %r1, 256;
	@%p8 bra 	LBB21_17;

	setp.gt.u32 	%p9, %r3, 127;
	@%p9 bra 	LBB21_16;

	ld.shared.f32 	%f34, [%r9+512];
	fma.rn.f32 	%f43, %f34, %f34, %f43;
	st.shared.f32 	[%r9], %f43;

LBB21_16:
	bar.sync 	0;

LBB21_17:
	setp.lt.u32 	%p10, %r1, 128;
	@%p10 bra 	LBB21_21;

	setp.gt.u32 	%p11, %r3, 63;
	@%p11 bra 	LBB21_20;

	ld.shared.f32 	%f35, [%r9+256];
	fma.rn.f32 	%f43, %f35, %f35, %f43;
	st.shared.f32 	[%r9], %f43;

LBB21_20:
	bar.sync 	0;

LBB21_21:
	setp.gt.u32 	%p12, %r3, 31;
	@%p12 bra 	LBB21_34;

	setp.lt.u32 	%p13, %r1, 64;
	@%p13 bra 	LBB21_24;

	ld.volatile.shared.f32 	%f36, [%r9+128];
	fma.rn.f32 	%f43, %f36, %f36, %f43;
	st.volatile.shared.f32 	[%r9], %f43;

LBB21_24:
	setp.lt.u32 	%p14, %r1, 32;
	@%p14 bra 	LBB21_26;

	ld.volatile.shared.f32 	%f37, [%r9+64];
	fma.rn.f32 	%f43, %f37, %f37, %f43;
	st.volatile.shared.f32 	[%r9], %f43;

LBB21_26:
	setp.lt.u32 	%p15, %r1, 16;
	@%p15 bra 	LBB21_28;

	ld.volatile.shared.f32 	%f38, [%r9+32];
	fma.rn.f32 	%f43, %f38, %f38, %f43;
	st.volatile.shared.f32 	[%r9], %f43;

LBB21_28:
	setp.lt.u32 	%p16, %r1, 8;
	@%p16 bra 	LBB21_30;

	ld.volatile.shared.f32 	%f39, [%r9+16];
	fma.rn.f32 	%f43, %f39, %f39, %f43;
	st.volatile.shared.f32 	[%r9], %f43;

LBB21_30:
	setp.lt.u32 	%p17, %r1, 4;
	@%p17 bra 	LBB21_32;

	ld.volatile.shared.f32 	%f40, [%r9+8];
	fma.rn.f32 	%f43, %f40, %f40, %f43;
	st.volatile.shared.f32 	[%r9], %f43;

LBB21_32:
	setp.lt.u32 	%p18, %r1, 2;
	@%p18 bra 	LBB21_34;

	ld.volatile.shared.f32 	%f41, [%r9+4];
	fma.rn.f32 	%f42, %f41, %f41, %f43;
	st.volatile.shared.f32 	[%r9], %f42;

LBB21_34:
	ret;

}
	// .globl	reduce_col_sum_sq_d
.visible .entry reduce_col_sum_sq_d(
	.param .u64 reduce_col_sum_sq_d_param_0,
	.param .u64 reduce_col_sum_sq_d_param_1,
	.param .u32 reduce_col_sum_sq_d_param_2,
	.param .u32 reduce_col_sum_sq_d_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<11>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [reduce_col_sum_sq_d_param_0];
	ld.param.u64 	%rd3, [reduce_col_sum_sq_d_param_1];
	ld.param.u32 	%r5, [reduce_col_sum_sq_d_param_2];
	ld.param.u32 	%r6, [reduce_col_sum_sq_d_param_3];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r8, %r7, %r9;
	setp.ge.u32 	%p1, %r1, %r6;
	@%p1 bra 	LBB22_5;

	mul.lo.s32 	%r2, %r6, %r5;
	setp.ge.u32 	%p2, %r1, %r2;
	mov.f64 	%fd8, 0d0000000000000000;
	@%p2 bra 	LBB22_4;

	cvta.to.global.u64 	%rd1, %rd2;
	mov.f64 	%fd8, 0d0000000000000000;
	mov.u32 	%r10, %r1;

LBB22_3:
	mul.wide.u32 	%rd4, %r10, 8;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.f64 	%fd6, [%rd5];
	fma.rn.f64 	%fd8, %fd6, %fd6, %fd8;
	add.s32 	%r10, %r10, %r6;
	setp.lt.u32 	%p3, %r10, %r2;
	@%p3 bra 	LBB22_3;

LBB22_4:
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.u32 	%rd7, %r1, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd8;

LBB22_5:
	ret;

}
	// .globl	reduce_col_sum_sq_f
.visible .entry reduce_col_sum_sq_f(
	.param .u64 reduce_col_sum_sq_f_param_0,
	.param .u64 reduce_col_sum_sq_f_param_1,
	.param .u32 reduce_col_sum_sq_f_param_2,
	.param .u32 reduce_col_sum_sq_f_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [reduce_col_sum_sq_f_param_0];
	ld.param.u64 	%rd3, [reduce_col_sum_sq_f_param_1];
	ld.param.u32 	%r5, [reduce_col_sum_sq_f_param_2];
	ld.param.u32 	%r6, [reduce_col_sum_sq_f_param_3];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r8, %r7, %r9;
	setp.ge.u32 	%p1, %r1, %r6;
	@%p1 bra 	LBB23_5;

	mul.lo.s32 	%r2, %r6, %r5;
	setp.ge.u32 	%p2, %r1, %r2;
	mov.f32 	%f8, 0f00000000;
	@%p2 bra 	LBB23_4;

	cvta.to.global.u64 	%rd1, %rd2;
	mov.f32 	%f8, 0f00000000;
	mov.u32 	%r10, %r1;

LBB23_3:
	mul.wide.u32 	%rd4, %r10, 4;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.f32 	%f6, [%rd5];
	fma.rn.f32 	%f8, %f6, %f6, %f8;
	add.s32 	%r10, %r10, %r6;
	setp.lt.u32 	%p3, %r10, %r2;
	@%p3 bra 	LBB23_3;

LBB23_4:
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f8;

LBB23_5:
	ret;

}
	// .globl	reduce_row_sum_sq_d
.visible .entry reduce_row_sum_sq_d(
	.param .u64 reduce_row_sum_sq_d_param_0,
	.param .u64 reduce_row_sum_sq_d_param_1,
	.param .u32 reduce_row_sum_sq_d_param_2,
	.param .u32 reduce_row_sum_sq_d_param_3
)
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<73>;
	.reg .f64 	%fd<56>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [reduce_row_sum_sq_d_param_0];
	ld.param.u64 	%rd2, [reduce_row_sum_sq_d_param_1];
	ld.param.u32 	%r5, [reduce_row_sum_sq_d_param_2];
	ld.param.u32 	%r4, [reduce_row_sum_sq_d_param_3];
	mov.u32 	%r6, %ctaid.x;
	setp.ge.u32 	%p1, %r6, %r5;
	@%p1 bra 	LBB24_35;

	mov.u32 	%r7, %tid.x;
	setp.ge.u32 	%p2, %r7, %r4;
	mov.f64 	%fd42, 0d0000000000000000;
	@%p2 bra 	LBB24_4;

	mov.f64 	%fd42, 0d0000000000000000;
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r72, %r7;

LBB24_3:
	mad.lo.s32 	%r9, %r6, %r4, %r72;
	mul.wide.u32 	%rd4, %r9, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd28, [%rd5];
	fma.rn.f64 	%fd42, %fd28, %fd28, %fd42;
	add.s32 	%r72, %r72, %r10;
	setp.lt.u32 	%p3, %r72, %r4;
	@%p3 bra 	LBB24_3;

LBB24_4:
	shl.b32 	%r12, %r7, 3;
	mov.u32 	%r13, memory;
	add.s32 	%r14, %r13, %r12;
	st.shared.f64 	[%r14], %fd42;
	bar.sync 	0;
	mov.u32 	%r15, %ntid.x;
	setp.lt.u32 	%p4, %r15, 1024;
	@%p4 bra 	LBB24_8;

	setp.gt.u32 	%p5, %r7, 511;
	@%p5 bra 	LBB24_7;

	ld.shared.f64 	%fd29, [%r14+4096];
	fma.rn.f64 	%fd42, %fd29, %fd29, %fd42;
	st.shared.f64 	[%r14], %fd42;

LBB24_7:
	bar.sync 	0;

LBB24_8:
	setp.lt.u32 	%p6, %r15, 512;
	@%p6 bra 	LBB24_12;

	setp.gt.u32 	%p7, %r7, 255;
	@%p7 bra 	LBB24_11;

	ld.shared.f64 	%fd30, [%r14+2048];
	fma.rn.f64 	%fd42, %fd30, %fd30, %fd42;
	st.shared.f64 	[%r14], %fd42;

LBB24_11:
	bar.sync 	0;

LBB24_12:
	setp.lt.u32 	%p8, %r15, 256;
	@%p8 bra 	LBB24_16;

	setp.gt.u32 	%p9, %r7, 127;
	@%p9 bra 	LBB24_15;

	ld.shared.f64 	%fd31, [%r14+1024];
	fma.rn.f64 	%fd42, %fd31, %fd31, %fd42;
	st.shared.f64 	[%r14], %fd42;

LBB24_15:
	bar.sync 	0;

LBB24_16:
	setp.lt.u32 	%p10, %r15, 128;
	@%p10 bra 	LBB24_20;

	setp.gt.u32 	%p11, %r7, 63;
	@%p11 bra 	LBB24_19;

	ld.shared.f64 	%fd32, [%r14+512];
	fma.rn.f64 	%fd42, %fd32, %fd32, %fd42;
	st.shared.f64 	[%r14], %fd42;

LBB24_19:
	bar.sync 	0;

LBB24_20:
	setp.gt.u32 	%p12, %r7, 31;
	@%p12 bra 	LBB24_33;

	setp.lt.u32 	%p13, %r15, 64;
	@%p13 bra 	LBB24_23;

	ld.volatile.shared.f64 	%fd33, [%r14+256];
	fma.rn.f64 	%fd42, %fd33, %fd33, %fd42;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB24_23:
	setp.lt.u32 	%p14, %r15, 32;
	@%p14 bra 	LBB24_25;

	ld.volatile.shared.f64 	%fd34, [%r14+128];
	fma.rn.f64 	%fd42, %fd34, %fd34, %fd42;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB24_25:
	setp.lt.u32 	%p15, %r15, 16;
	@%p15 bra 	LBB24_27;

	ld.volatile.shared.f64 	%fd35, [%r14+64];
	fma.rn.f64 	%fd42, %fd35, %fd35, %fd42;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB24_27:
	setp.lt.u32 	%p16, %r15, 8;
	@%p16 bra 	LBB24_29;

	ld.volatile.shared.f64 	%fd36, [%r14+32];
	fma.rn.f64 	%fd42, %fd36, %fd36, %fd42;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB24_29:
	setp.lt.u32 	%p17, %r15, 4;
	@%p17 bra 	LBB24_31;

	ld.volatile.shared.f64 	%fd37, [%r14+16];
	fma.rn.f64 	%fd42, %fd37, %fd37, %fd42;
	st.volatile.shared.f64 	[%r14], %fd42;

LBB24_31:
	setp.lt.u32 	%p18, %r15, 2;
	@%p18 bra 	LBB24_33;

	ld.volatile.shared.f64 	%fd38, [%r14+8];
	fma.rn.f64 	%fd39, %fd38, %fd38, %fd42;
	st.volatile.shared.f64 	[%r14], %fd39;

LBB24_33:
	setp.ne.s32 	%p19, %r7, 0;
	@%p19 bra 	LBB24_35;

	ld.shared.f64 	%fd40, [memory];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r6, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd40;

LBB24_35:
	ret;

}
	// .globl	reduce_row_sum_sq_f
.visible .entry reduce_row_sum_sq_f(
	.param .u64 reduce_row_sum_sq_f_param_0,
	.param .u64 reduce_row_sum_sq_f_param_1,
	.param .u32 reduce_row_sum_sq_f_param_2,
	.param .u32 reduce_row_sum_sq_f_param_3
)
{
	.reg .pred 	%p<20>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<73>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [reduce_row_sum_sq_f_param_0];
	ld.param.u64 	%rd2, [reduce_row_sum_sq_f_param_1];
	ld.param.u32 	%r5, [reduce_row_sum_sq_f_param_2];
	ld.param.u32 	%r4, [reduce_row_sum_sq_f_param_3];
	mov.u32 	%r6, %ctaid.x;
	setp.ge.u32 	%p1, %r6, %r5;
	@%p1 bra 	LBB25_35;

	mov.u32 	%r7, %tid.x;
	setp.ge.u32 	%p2, %r7, %r4;
	mov.f32 	%f42, 0f00000000;
	@%p2 bra 	LBB25_4;

	mov.f32 	%f42, 0f00000000;
	cvta.to.global.u64 	%rd3, %rd1;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r72, %r7;

LBB25_3:
	mad.lo.s32 	%r9, %r6, %r4, %r72;
	mul.wide.u32 	%rd4, %r9, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f28, [%rd5];
	fma.rn.f32 	%f42, %f28, %f28, %f42;
	add.s32 	%r72, %r72, %r10;
	setp.lt.u32 	%p3, %r72, %r4;
	@%p3 bra 	LBB25_3;

LBB25_4:
	shl.b32 	%r12, %r7, 2;
	mov.u32 	%r13, memory;
	add.s32 	%r14, %r13, %r12;
	st.shared.f32 	[%r14], %f42;
	bar.sync 	0;
	mov.u32 	%r15, %ntid.x;
	setp.lt.u32 	%p4, %r15, 1024;
	@%p4 bra 	LBB25_8;

	setp.gt.u32 	%p5, %r7, 511;
	@%p5 bra 	LBB25_7;

	ld.shared.f32 	%f29, [%r14+2048];
	fma.rn.f32 	%f42, %f29, %f29, %f42;
	st.shared.f32 	[%r14], %f42;

LBB25_7:
	bar.sync 	0;

LBB25_8:
	setp.lt.u32 	%p6, %r15, 512;
	@%p6 bra 	LBB25_12;

	setp.gt.u32 	%p7, %r7, 255;
	@%p7 bra 	LBB25_11;

	ld.shared.f32 	%f30, [%r14+1024];
	fma.rn.f32 	%f42, %f30, %f30, %f42;
	st.shared.f32 	[%r14], %f42;

LBB25_11:
	bar.sync 	0;

LBB25_12:
	setp.lt.u32 	%p8, %r15, 256;
	@%p8 bra 	LBB25_16;

	setp.gt.u32 	%p9, %r7, 127;
	@%p9 bra 	LBB25_15;

	ld.shared.f32 	%f31, [%r14+512];
	fma.rn.f32 	%f42, %f31, %f31, %f42;
	st.shared.f32 	[%r14], %f42;

LBB25_15:
	bar.sync 	0;

LBB25_16:
	setp.lt.u32 	%p10, %r15, 128;
	@%p10 bra 	LBB25_20;

	setp.gt.u32 	%p11, %r7, 63;
	@%p11 bra 	LBB25_19;

	ld.shared.f32 	%f32, [%r14+256];
	fma.rn.f32 	%f42, %f32, %f32, %f42;
	st.shared.f32 	[%r14], %f42;

LBB25_19:
	bar.sync 	0;

LBB25_20:
	setp.gt.u32 	%p12, %r7, 31;
	@%p12 bra 	LBB25_33;

	setp.lt.u32 	%p13, %r15, 64;
	@%p13 bra 	LBB25_23;

	ld.volatile.shared.f32 	%f33, [%r14+128];
	fma.rn.f32 	%f42, %f33, %f33, %f42;
	st.volatile.shared.f32 	[%r14], %f42;

LBB25_23:
	setp.lt.u32 	%p14, %r15, 32;
	@%p14 bra 	LBB25_25;

	ld.volatile.shared.f32 	%f34, [%r14+64];
	fma.rn.f32 	%f42, %f34, %f34, %f42;
	st.volatile.shared.f32 	[%r14], %f42;

LBB25_25:
	setp.lt.u32 	%p15, %r15, 16;
	@%p15 bra 	LBB25_27;

	ld.volatile.shared.f32 	%f35, [%r14+32];
	fma.rn.f32 	%f42, %f35, %f35, %f42;
	st.volatile.shared.f32 	[%r14], %f42;

LBB25_27:
	setp.lt.u32 	%p16, %r15, 8;
	@%p16 bra 	LBB25_29;

	ld.volatile.shared.f32 	%f36, [%r14+16];
	fma.rn.f32 	%f42, %f36, %f36, %f42;
	st.volatile.shared.f32 	[%r14], %f42;

LBB25_29:
	setp.lt.u32 	%p17, %r15, 4;
	@%p17 bra 	LBB25_31;

	ld.volatile.shared.f32 	%f37, [%r14+8];
	fma.rn.f32 	%f42, %f37, %f37, %f42;
	st.volatile.shared.f32 	[%r14], %f42;

LBB25_31:
	setp.lt.u32 	%p18, %r15, 2;
	@%p18 bra 	LBB25_33;

	ld.volatile.shared.f32 	%f38, [%r14+4];
	fma.rn.f32 	%f39, %f38, %f38, %f42;
	st.volatile.shared.f32 	[%r14], %f39;

LBB25_33:
	setp.ne.s32 	%p19, %r7, 0;
	@%p19 bra 	LBB25_35;

	ld.shared.f32 	%f40, [memory];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f40;

LBB25_35:
	ret;

}

