$date
	Sat Oct 22 23:17:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#819720
b1100 !
1"
#819722
b1100 &
b1100 %
1$
#819723
0"
#819726
b110 &
b110 %
#819730
b11 &
b11 %
#819734
b1010 &
b1010 %
#819738
b101 &
b101 %
#819742
b10000 &
b10000 %
#819746
b1000 &
b1000 %
#819750
b100 &
b100 %
#819754
b10 &
b10 %
#819758
b1 &
1#
b1 %
#819762
b0 &
b0 %
0#
0$
#1728991
b11000 !
1"
#1728994
b11000 &
b11000 %
1$
#1728995
0"
#1728998
b1100 &
b1100 %
#1729002
b110 &
b110 %
#1729006
b11 &
b11 %
#1729010
b1010 &
b1010 %
#1729014
b101 &
b101 %
#1729018
b10000 &
b10000 %
#1729022
b1000 &
b1000 %
#1729026
b100 &
b100 %
#1729030
b10 &
b10 %
#1729034
b1 &
b1 %
1#
#1729038
b0 &
0#
b0 %
0$
#2752557
b10111 !
1"
#2752558
b10111 &
b10111 %
1$
#2752559
0"
#2752562
b1000110 &
b1000110 %
#2752566
b100011 &
b100011 %
#2752570
b1101010 &
b1101010 %
#2752574
b110101 &
b110101 %
#2752578
b10100000 &
b10100000 %
#2752582
b1010000 &
b1010000 %
#2752586
b101000 &
b101000 %
#2752590
b10100 &
b10100 %
#2752594
b1010 &
b1010 %
#2752598
b101 &
b101 %
#2752602
b10000 &
b10000 %
#2752606
b1000 &
b1000 %
#2752610
b100 &
b100 %
#2752614
b10 &
b10 %
#2752618
b1 &
b1 %
1#
#2752622
b0 &
0#
b0 %
0$
#4500012
