-- VHDL for IBM SMS ALD group LastExecuteCycle
-- Title: LastExecuteCycle
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 6/28/2020 12:53:52 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity LastExecuteCycle is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_A_CH_RECORD_MARK: in STD_LOGIC;
		PS_A_CH_GROUP_MARK_DOT_WM: in STD_LOGIC;
		MS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD: in STD_LOGIC;
		PS_B_CH_WM_BIT_2: in STD_LOGIC;
		PS_B_CYCLE_1: in STD_LOGIC;
		MS_SET_DOLLAR_SIGN_STAR_EDIT: in STD_LOGIC;
		PS_DATA_MOVE_OP_CODE: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_I_O: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_ARITH: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_TLU: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_BR_CND: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_EDIT: in STD_LOGIC;
		PS_WORD_MARK_OP_CODES: in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_CODE: in STD_LOGIC;
		PS_A_RING_6_TIME: in STD_LOGIC;
		PS_1ST_SCAN: in STD_LOGIC;
		PS_A_RING_4_TIME: in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES: in STD_LOGIC;
		PS_A_CH_NOT_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PS_B_CH_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_OP_MOD_REG_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_OP_MOD_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_A_CH_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PS_LAST_EXECUTE_CYCLE: out STD_LOGIC;
		MS_WORD_MARK_OP_DOT_B_CYCLE: out STD_LOGIC;
		MS_DATA_MOVE_LAST_EX_CYCLE: out STD_LOGIC;
		MS_LAST_EXECUTE_CYCLE: out STD_LOGIC);
end LastExecuteCycle;


ARCHITECTURE structural of LastExecuteCycle is

	 signal PS_DATA_MOVE_LAST_EXECUTE: STD_LOGIC;

BEGIN

Page_12_12_50_1: ENTITY ALD_12_12_50_1_LAST_EXECUTE_CYCLE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_CH_NOT_WM_BIT =>
		PS_A_CH_NOT_BUS(6),
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_BUS(6),
	PS_OP_MOD_REG_NOT_A_BIT =>
		PS_OP_MOD_REG_NOT_BUS(4),
	PS_OP_MOD_REG_NOT_B_BIT =>
		PS_OP_MOD_REG_NOT_BUS(5),
	PS_OP_MOD_REG_8_BIT =>
		PS_OP_MOD_REG_BUS(3),
	PS_OP_MOD_REG_A_BIT =>
		PS_OP_MOD_REG_BUS(4),
	PS_A_CH_RECORD_MARK =>
		PS_A_CH_RECORD_MARK,
	PS_A_CH_GROUP_MARK_DOT_WM =>
		PS_A_CH_GROUP_MARK_DOT_WM,
	MS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD =>
		MS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD,
	PS_A_CH_WM_BIT =>
		PS_A_CH_BUS(6),
	PS_OP_MOD_REG_NOT_8_BIT =>
		PS_OP_MOD_REG_NOT_BUS(3),
	PS_OP_MOD_REG_B_BIT =>
		PS_OP_MOD_REG_BUS(5),
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_DATA_MOVE_LAST_EXECUTE =>
		PS_DATA_MOVE_LAST_EXECUTE
	);

Page_12_12_51_1: ENTITY ALD_12_12_51_1_LAST_EXECUTE_CYCLE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_SET_DOLLAR_SIGN_STAR_EDIT =>
		MS_SET_DOLLAR_SIGN_STAR_EDIT,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_DATA_MOVE_LAST_EXECUTE =>
		PS_DATA_MOVE_LAST_EXECUTE,
	PS_DATA_MOVE_OP_CODE =>
		PS_DATA_MOVE_OP_CODE,
	PS_LAST_EXECUTE_CYCLE_STAR_I_O =>
		PS_LAST_EXECUTE_CYCLE_STAR_I_O,
	PS_LAST_EXECUTE_CYCLE_STAR_ARITH =>
		PS_LAST_EXECUTE_CYCLE_STAR_ARITH,
	PS_LAST_EXECUTE_CYCLE_STAR_TLU =>
		PS_LAST_EXECUTE_CYCLE_STAR_TLU,
	PS_LAST_EXECUTE_CYCLE_STAR_BR_CND =>
		PS_LAST_EXECUTE_CYCLE_STAR_BR_CND,
	PS_LAST_EXECUTE_CYCLE_STAR_EDIT =>
		PS_LAST_EXECUTE_CYCLE_STAR_EDIT,
	PS_WORD_MARK_OP_CODES =>
		PS_WORD_MARK_OP_CODES,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_A_RING_6_TIME =>
		PS_A_RING_6_TIME,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_LAST_EXECUTE_CYCLE =>
		PS_LAST_EXECUTE_CYCLE,
	MS_DATA_MOVE_LAST_EX_CYCLE =>
		MS_DATA_MOVE_LAST_EX_CYCLE,
	MS_WORD_MARK_OP_DOT_B_CYCLE =>
		MS_WORD_MARK_OP_DOT_B_CYCLE,
	MS_LAST_EXECUTE_CYCLE =>
		MS_LAST_EXECUTE_CYCLE
	);


END;
