// Seed: 1445164138
module module_0 (
    id_1#(.id_2(1)),
    id_3,
    id_4
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0(
      id_1, id_1, id_1
  );
endmodule
module module_2 (
    input tri id_0,
    output wire id_1,
    input wire id_2,
    output wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input wire id_7,
    input wand id_8,
    input supply0 id_9,
    input supply1 id_10
);
  wire id_12;
  xnor (id_6, id_13, id_5, id_0, id_12, id_4, id_14, id_10, id_7, id_9, id_8, id_2);
  wire  id_13;
  uwire id_14 = 1;
  module_0(
      id_13, id_13, id_13
  );
endmodule
