Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 06da8b95d90b43f49b8005c753820d43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.EX
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Instr_Decode
Compiling module xil_defaultlib.BTB
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PHT
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ROM_8_rom
Compiling module xil_defaultlib.ROM_8_dist_mem_gen_v8_0_13_synth
Compiling module xil_defaultlib.ROM_8_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.ROM_8
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.adder4
Compiling module xil_defaultlib.Instr_Fetch
Compiling module xil_defaultlib.RAM32_bindec
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.RAM32_blk_mem_gen_mux
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101010101...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111110100...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111111...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_01=256'b0100000001...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.RAM32_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.RAM32_blk_mem_gen_top
Compiling module xil_defaultlib.RAM32_blk_mem_gen_v8_4_4_synth
Compiling module xil_defaultlib.RAM32_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.RAM32
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.de_ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.fet_dec
Compiling module xil_defaultlib.ins_val
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mem_wb
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.Pipeline
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_func_synth
