$date
	Mon Nov 18 16:13:01 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module top $end
$var wire 16 ! line [15:0] $end
$var reg 4 " sel [3:0] $end
$scope module dec $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 ' dbar $end
$var wire 16 ( y [15:0] $end
$scope module dec1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 ' EN $end
$var reg 8 ) YL [7:0] $end
$upscope $end
$scope module dec2 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 & EN $end
$var reg 8 * YL [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
x'
x&
x%
x$
x#
bx "
bx !
$end
#50
1'
b11111110 )
b1111111111111110 !
b1111111111111110 (
b11111111 *
0&
0%
0$
0#
b0 "
#100
b1111111111111101 !
b1111111111111101 (
b11111101 )
1#
b1 "
#150
b1111111111111011 !
b1111111111111011 (
b11111011 )
1$
0#
b10 "
#200
b1111111111110111 !
b1111111111110111 (
b11110111 )
1#
b11 "
#250
b1111111111101111 !
b1111111111101111 (
b11101111 )
1%
0$
0#
b100 "
#300
b1111111111011111 !
b1111111111011111 (
b11011111 )
1#
b101 "
#350
b1111111110111111 !
b1111111110111111 (
b10111111 )
1$
0#
b110 "
#400
b1111111101111111 !
b1111111101111111 (
b1111111 )
1#
b111 "
#450
0'
b11111111 )
b1111111011111111 !
b1111111011111111 (
b11111110 *
1&
0%
0$
0#
b1000 "
#500
b1111110111111111 !
b1111110111111111 (
b11111101 *
1#
b1001 "
#550
b1111101111111111 !
b1111101111111111 (
b11111011 *
1$
0#
b1010 "
#600
b1111011111111111 !
b1111011111111111 (
b11110111 *
1#
b1011 "
#650
b1110111111111111 !
b1110111111111111 (
b11101111 *
1%
0$
0#
b1100 "
#700
b1101111111111111 !
b1101111111111111 (
b11011111 *
1#
b1101 "
#750
b1011111111111111 !
b1011111111111111 (
b10111111 *
1$
0#
b1110 "
#800
b111111111111111 !
b111111111111111 (
b1111111 *
1#
b1111 "
#850
b11111110 )
1'
b1111111111111110 !
b1111111111111110 (
b11111111 *
0&
0%
0$
0#
b0 "
#900
b1111111111111101 !
b1111111111111101 (
b11111101 )
1#
b1 "
