
*** Running vivado
    with args -log mpsoc_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mpsoc_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mpsoc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/padding'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/reset'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top mpsoc_wrapper -part xczu19eg-ffvc1760-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11900
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1771.180 ; gain = 97.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mpsoc_wrapper' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/mpsoc_wrapper.sv:14]
INFO: [Synth 8-6157] synthesizing module 'qdma_stm_h2c_stub' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/qdma_stm_h2c_stub.sv:67]
	Parameter MAX_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TDEST_BITS bound to: 16 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter INP_FIFO_DEPTH bound to: 2 - type: integer 
	Parameter INP_FIFO_WIDTH bound to: 567 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'qdma_fifo_lut' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/qdma_fifo_lut.sv:63]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter IN_BITS bound to: 567 - type: integer 
	Parameter OUT_BITS bound to: 567 - type: integer 
	Parameter SB_BITS bound to: 1 - type: integer 
	Parameter EN_CRDT bound to: 0 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
	Parameter UPF bound to: 1 - type: integer 
	Parameter DNF bound to: 1 - type: integer 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter DNF_LOG bound to: 1 - type: integer 
	Parameter PTR_BITS bound to: 1 - type: integer 
	Parameter LOC_OUT_BITS bound to: 567 - type: integer 
	Parameter OUT_SRAM bound to: 0 - type: integer 
	Parameter CNT_BITS bound to: 2 - type: integer 
	Parameter AVOID_ADDR_COLLIS bound to: 0 - type: integer 
	Parameter UPF_LOG bound to: 1 - type: integer 
	Parameter RAM_BITS bound to: 567 - type: integer 
	Parameter RAM_DEPTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 1134 - type: integer 
	Parameter SCALING_BITS bound to: 1 - type: integer 
	Parameter ptr_shift bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qdma_fifo_lut' (1#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/qdma_fifo_lut.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'qdma_stm_h2c_stub' (2#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/qdma_stm_h2c_stub.sv:67]
INFO: [Synth 8-6157] synthesizing module 'PackageHandler' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:6187]
INFO: [Synth 8-6157] synthesizing module 'TxHandler' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:968]
INFO: [Synth 8-6157] synthesizing module 'TxConverter' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'TxConverter' (3#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:1]
INFO: [Synth 8-6157] synthesizing module 'TxPipeline' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:740]
INFO: [Synth 8-6157] synthesizing module 'TxChksumGenerator' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:335]
INFO: [Synth 8-6157] synthesizing module 'ReduceAddSync' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'ReduceAddSync' (4#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:102]
INFO: [Synth 8-6157] synthesizing module 'ReduceAddSync_1' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:188]
INFO: [Synth 8-6155] done synthesizing module 'ReduceAddSync_1' (5#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:188]
INFO: [Synth 8-6155] done synthesizing module 'TxChksumGenerator' (6#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:335]
INFO: [Synth 8-6155] done synthesizing module 'TxPipeline' (7#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:740]
INFO: [Synth 8-6157] synthesizing module 'TxBufferFifo2' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:801]
INFO: [Synth 8-6157] synthesizing module 'BufferFifoIP_128' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.runs/synth_1/.Xil/Vivado-9784-Gwins7-Legion/realtime/BufferFifoIP_128_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BufferFifoIP_128' (8#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.runs/synth_1/.Xil/Vivado-9784-Gwins7-Legion/realtime/BufferFifoIP_128_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BufferFifoIP_512' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.runs/synth_1/.Xil/Vivado-9784-Gwins7-Legion/realtime/BufferFifoIP_512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BufferFifoIP_512' (9#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.runs/synth_1/.Xil/Vivado-9784-Gwins7-Legion/realtime/BufferFifoIP_512_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TxBufferFifo2' (10#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:801]
INFO: [Synth 8-6155] done synthesizing module 'TxHandler' (11#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:968]
INFO: [Synth 8-6157] synthesizing module 'RxHandler' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:5805]
INFO: [Synth 8-6157] synthesizing module 'RxConverter' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:1380]
INFO: [Synth 8-6157] synthesizing module 'ReduceAddSync_3' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:1169]
INFO: [Synth 8-6155] done synthesizing module 'ReduceAddSync_3' (12#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:1169]
INFO: [Synth 8-6155] done synthesizing module 'RxConverter' (13#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:1380]
INFO: [Synth 8-6157] synthesizing module 'RxPipeline' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:4899]
INFO: [Synth 8-6157] synthesizing module 'RxRESearcher' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:2221]
INFO: [Synth 8-6157] synthesizing module 'REHandler' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:2081]
INFO: [Synth 8-6157] synthesizing module 'REHandlerUnit' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:1963]
INFO: [Synth 8-6155] done synthesizing module 'REHandlerUnit' (14#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:1963]
INFO: [Synth 8-6155] done synthesizing module 'REHandler' (15#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:2081]
INFO: [Synth 8-6155] done synthesizing module 'RxRESearcher' (16#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:2221]
INFO: [Synth 8-6157] synthesizing module 'RxChksumVerifier' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:2650]
INFO: [Synth 8-6155] done synthesizing module 'RxChksumVerifier' (17#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:2650]
INFO: [Synth 8-6157] synthesizing module 'RxRSSHasher' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:3402]
INFO: [Synth 8-6157] synthesizing module 'ReduceXorSync' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:3111]
INFO: [Synth 8-6155] done synthesizing module 'ReduceXorSync' (18#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:3111]
INFO: [Synth 8-6155] done synthesizing module 'RxRSSHasher' (19#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:3402]
INFO: [Synth 8-6157] synthesizing module 'RxStrMatcher' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:3941]
INFO: [Synth 8-6155] done synthesizing module 'RxStrMatcher' (20#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:3941]
INFO: [Synth 8-6157] synthesizing module 'RxStrSearcher' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:4367]
INFO: [Synth 8-6157] synthesizing module 'ReduceOrSync' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:4201]
INFO: [Synth 8-6155] done synthesizing module 'ReduceOrSync' (21#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:4201]
INFO: [Synth 8-6155] done synthesizing module 'RxStrSearcher' (22#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:4367]
INFO: [Synth 8-6155] done synthesizing module 'RxPipeline' (23#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:4899]
INFO: [Synth 8-6157] synthesizing module 'RxBufferFifo2' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:5612]
INFO: [Synth 8-6155] done synthesizing module 'RxBufferFifo2' (24#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:5612]
INFO: [Synth 8-6155] done synthesizing module 'RxHandler' (25#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:5805]
INFO: [Synth 8-6155] done synthesizing module 'PackageHandler' (26#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/package_handler.sv:6187]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_0' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.runs/synth_1/.Xil/Vivado-9784-Gwins7-Legion/realtime/axis_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_0' (27#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.runs/synth_1/.Xil/Vivado-9784-Gwins7-Legion/realtime/axis_data_fifo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'qdma_stm_c2h_stub' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/qdma_stm_c2h_stub.sv:66]
	Parameter MAX_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TDEST_BITS bound to: 16 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter INP_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter INP_FIFO_WIDTH bound to: 514 - type: integer 
	Parameter WRB_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter WRB_FIFO_WIDTH bound to: 174 - type: integer 
	Parameter PLD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter PLD_FIFO_WIDTH bound to: 615 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'qdma_fifo_lut__parameterized0' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/qdma_fifo_lut.sv:63]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter IN_BITS bound to: 514 - type: integer 
	Parameter OUT_BITS bound to: 514 - type: integer 
	Parameter SB_BITS bound to: 1 - type: integer 
	Parameter EN_CRDT bound to: 0 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter UPF bound to: 1 - type: integer 
	Parameter DNF bound to: 1 - type: integer 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter DNF_LOG bound to: 1 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
	Parameter LOC_OUT_BITS bound to: 514 - type: integer 
	Parameter OUT_SRAM bound to: 0 - type: integer 
	Parameter CNT_BITS bound to: 3 - type: integer 
	Parameter AVOID_ADDR_COLLIS bound to: 0 - type: integer 
	Parameter UPF_LOG bound to: 1 - type: integer 
	Parameter RAM_BITS bound to: 514 - type: integer 
	Parameter RAM_DEPTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 2056 - type: integer 
	Parameter SCALING_BITS bound to: 1 - type: integer 
	Parameter ptr_shift bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qdma_fifo_lut__parameterized0' (27#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/qdma_fifo_lut.sv:63]
INFO: [Synth 8-6157] synthesizing module 'qdma_fifo_lut__parameterized1' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/qdma_fifo_lut.sv:63]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter IN_BITS bound to: 174 - type: integer 
	Parameter OUT_BITS bound to: 174 - type: integer 
	Parameter SB_BITS bound to: 1 - type: integer 
	Parameter EN_CRDT bound to: 0 - type: integer 
	Parameter FIFO_DEPTH bound to: 64 - type: integer 
	Parameter UPF bound to: 1 - type: integer 
	Parameter DNF bound to: 1 - type: integer 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter DNF_LOG bound to: 1 - type: integer 
	Parameter PTR_BITS bound to: 6 - type: integer 
	Parameter LOC_OUT_BITS bound to: 174 - type: integer 
	Parameter OUT_SRAM bound to: 0 - type: integer 
	Parameter CNT_BITS bound to: 7 - type: integer 
	Parameter AVOID_ADDR_COLLIS bound to: 0 - type: integer 
	Parameter UPF_LOG bound to: 1 - type: integer 
	Parameter RAM_BITS bound to: 174 - type: integer 
	Parameter RAM_DEPTH bound to: 64 - type: integer 
	Parameter MEM_SIZE bound to: 11136 - type: integer 
	Parameter SCALING_BITS bound to: 1 - type: integer 
	Parameter ptr_shift bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qdma_fifo_lut__parameterized1' (27#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/qdma_fifo_lut.sv:63]
INFO: [Synth 8-6157] synthesizing module 'qdma_fifo_lut__parameterized2' [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/qdma_fifo_lut.sv:63]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter IN_BITS bound to: 615 - type: integer 
	Parameter OUT_BITS bound to: 615 - type: integer 
	Parameter SB_BITS bound to: 1 - type: integer 
	Parameter EN_CRDT bound to: 0 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
	Parameter UPF bound to: 1 - type: integer 
	Parameter DNF bound to: 1 - type: integer 
	Parameter OUT_REG bound to: 0 - type: integer 
	Parameter DNF_LOG bound to: 1 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
	Parameter LOC_OUT_BITS bound to: 615 - type: integer 
	Parameter OUT_SRAM bound to: 0 - type: integer 
	Parameter CNT_BITS bound to: 3 - type: integer 
	Parameter AVOID_ADDR_COLLIS bound to: 0 - type: integer 
	Parameter UPF_LOG bound to: 1 - type: integer 
	Parameter RAM_BITS bound to: 615 - type: integer 
	Parameter RAM_DEPTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 2460 - type: integer 
	Parameter SCALING_BITS bound to: 1 - type: integer 
	Parameter ptr_shift bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qdma_fifo_lut__parameterized2' (27#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/qdma_fifo_lut.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'qdma_stm_c2h_stub' (28#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/qdma_stm_c2h_stub.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_wrapper' (29#1) [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/imports/mpsoc_wrapper.sv:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1910.898 ; gain = 237.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1928.812 ; gain = 255.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1928.812 ; gain = 255.031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.557 . Memory (MB): peak = 1928.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/ip/BufferFifoIP_512/BufferFifoIP_512/BufferFifoIP_512_64_in_context.xdc] for cell 'my_package_handler/tx_handler/tx_buffer_fifo/tx_data_fifo'
Finished Parsing XDC File [d:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/ip/BufferFifoIP_512/BufferFifoIP_512/BufferFifoIP_512_64_in_context.xdc] for cell 'my_package_handler/tx_handler/tx_buffer_fifo/tx_data_fifo'
Parsing XDC File [d:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/ip/BufferFifoIP_512/BufferFifoIP_512/BufferFifoIP_512_64_in_context.xdc] for cell 'my_package_handler/rx_handler/rx_buffer_fifo/rx_data_fifo'
Finished Parsing XDC File [d:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/ip/BufferFifoIP_512/BufferFifoIP_512/BufferFifoIP_512_64_in_context.xdc] for cell 'my_package_handler/rx_handler/rx_buffer_fifo/rx_data_fifo'
Parsing XDC File [d:/Chisel/chisel_dev/smart_nic_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0_in_context.xdc] for cell 'cmac_fifo'
Finished Parsing XDC File [d:/Chisel/chisel_dev/smart_nic_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0/axis_data_fifo_0_in_context.xdc] for cell 'cmac_fifo'
Parsing XDC File [d:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/ip/BufferFifoIP_128/BufferFifoIP_128/BufferFifoIP_128_in_context.xdc] for cell 'my_package_handler/tx_handler/tx_buffer_fifo/tx_info_fifo'
Finished Parsing XDC File [d:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/ip/BufferFifoIP_128/BufferFifoIP_128/BufferFifoIP_128_in_context.xdc] for cell 'my_package_handler/tx_handler/tx_buffer_fifo/tx_info_fifo'
Parsing XDC File [d:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/ip/BufferFifoIP_128/BufferFifoIP_128/BufferFifoIP_128_in_context.xdc] for cell 'my_package_handler/rx_handler/rx_buffer_fifo/rx_info_fifo'
Finished Parsing XDC File [d:/Chisel/chisel_dev/smart_nic_sim/smart_nic.srcs/sources_1/ip/BufferFifoIP_128/BufferFifoIP_128/BufferFifoIP_128_in_context.xdc] for cell 'my_package_handler/rx_handler/rx_buffer_fifo/rx_info_fifo'
Parsing XDC File [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2114.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.198 . Memory (MB): peak = 2114.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2114.398 ; gain = 440.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2114.398 ; gain = 440.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for my_package_handler/rx_handler/rx_buffer_fifo/rx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_package_handler/tx_handler/tx_buffer_fifo/tx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cmac_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_package_handler/rx_handler/rx_buffer_fifo/rx_info_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_package_handler/tx_handler/tx_buffer_fifo/tx_info_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2114.398 ; gain = 440.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2114.398 ; gain = 440.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 36    
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 3     
	   8 Input   32 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 10    
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   8 Input    8 Bit       Adders := 9     
	   4 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   4 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 4     
	   4 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   8 Input     32 Bit         XORs := 12    
	  12 Input     32 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 4     
	                8 Bit    Wide XORs := 64    
+---Registers : 
	              615 Bit    Registers := 4     
	              601 Bit    Registers := 5     
	              579 Bit    Registers := 1     
	              578 Bit    Registers := 1     
	              567 Bit    Registers := 2     
	              520 Bit    Registers := 2     
	              514 Bit    Registers := 4     
	              512 Bit    Registers := 1     
	              174 Bit    Registers := 64    
	               32 Bit    Registers := 54    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 181   
+---Muxes : 
	   4 Input  615 Bit        Muxes := 1     
	   2 Input  601 Bit        Muxes := 1     
	   2 Input  585 Bit        Muxes := 1     
	   3 Input  578 Bit        Muxes := 1     
	   2 Input  567 Bit        Muxes := 1     
	   4 Input  514 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 8     
	   2 Input  304 Bit        Muxes := 1     
	   2 Input  104 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 105   
	   2 Input   16 Bit        Muxes := 12    
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 13    
	   2 Input    4 Bit        Muxes := 20    
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 202   
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:37 . Memory (MB): peak = 2361.996 ; gain = 688.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:48 . Memory (MB): peak = 2650.719 ; gain = 976.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:48 . Memory (MB): peak = 2651.438 ; gain = 977.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:55 . Memory (MB): peak = 2820.320 ; gain = 1146.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:02:00 . Memory (MB): peak = 2820.875 ; gain = 1147.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:02:00 . Memory (MB): peak = 2820.875 ; gain = 1147.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:02:02 . Memory (MB): peak = 2820.875 ; gain = 1147.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:02:02 . Memory (MB): peak = 2820.875 ; gain = 1147.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:02:02 . Memory (MB): peak = 2820.875 ; gain = 1147.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:02:03 . Memory (MB): peak = 2820.875 ; gain = 1147.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |axis_data_fifo_0 |         1|
|2     |BufferFifoIP_128 |         2|
|3     |BufferFifoIP_512 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |BufferFifoIP      |     1|
|2     |BufferFifoIP_128_ |     1|
|3     |BufferFifoIP      |     1|
|4     |BufferFifoIP_512_ |     1|
|5     |axis_data_fifo    |     1|
|6     |BUFG              |     1|
|7     |CARRY8            |   402|
|8     |LUT1              |   103|
|9     |LUT2              |   990|
|10    |LUT3              |  2147|
|11    |LUT4              |  2512|
|12    |LUT5              |   943|
|13    |LUT6              |  7337|
|14    |MUXF7             |  1272|
|15    |MUXF8             |   624|
|16    |FDCE              | 15886|
|17    |FDRE              |  5451|
|18    |FDSE              |    10|
|19    |IBUF              |  1004|
|20    |OBUF              |  1246|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:02:03 . Memory (MB): peak = 2820.875 ; gain = 1147.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:01:55 . Memory (MB): peak = 2820.875 ; gain = 961.508
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:02:03 . Memory (MB): peak = 2820.875 ; gain = 1147.094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.604 . Memory (MB): peak = 2834.480 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3303 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2859.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:20 . Memory (MB): peak = 2859.488 ; gain = 1826.555
INFO: [Common 17-1381] The checkpoint 'D:/Chisel/chisel_dev/smart_nic_sim/smart_nic.runs/synth_1/mpsoc_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mpsoc_wrapper_utilization_synth.rpt -pb mpsoc_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 22:46:18 2023...
