\doxysection{Inc/stm32f4xx\+\_\+tim.h File Reference}
\label{stm32f4xx__tim_8h}\index{Inc/stm32f4xx\_tim.h@{Inc/stm32f4xx\_tim.h}}


This file contains all the functions prototypes for the TIM firmware library.  


{\ttfamily \#include "{}stm32f4xx.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ TIM\+\_\+\+Time\+Base\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM Time Base Init structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+OCInit\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM Output Compare Init structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+ICInit\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM Input Capture Init structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+BDTRInit\+Type\+Def}
\begin{DoxyCompactList}\small\item\em BDTR structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ALL\+\_\+\+PERIPH}(PERIPH)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+LIST1\+\_\+\+PERIPH}(PERIPH)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+LIST2\+\_\+\+PERIPH}(PERIPH)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+LIST3\+\_\+\+PERIPH}(PERIPH)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+LIST4\+\_\+\+PERIPH}(PERIPH)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+LIST5\+\_\+\+PERIPH}(PERIPH)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+LIST6\+\_\+\+PERIPH}(TIMx)
\item 
\#define \textbf{ TIM\+\_\+\+OCMode\+\_\+\+Timing}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+OCMode\+\_\+\+Active}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+OCMode\+\_\+\+Inactive}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+OCMode\+\_\+\+Toggle}~((uint16\+\_\+t)0x0030)
\item 
\#define \textbf{ TIM\+\_\+\+OCMode\+\_\+\+PWM1}~((uint16\+\_\+t)0x0060)
\item 
\#define \textbf{ TIM\+\_\+\+OCMode\+\_\+\+PWM2}~((uint16\+\_\+t)0x0070)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OC\+\_\+\+MODE}(MODE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OCM}(MODE)
\item 
\#define \textbf{ TIM\+\_\+\+OPMode\+\_\+\+Single}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+OPMode\+\_\+\+Repetitive}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OPM\+\_\+\+MODE}(MODE)
\item 
\#define \textbf{ TIM\+\_\+\+Channel\+\_\+1}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+Channel\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+Channel\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+Channel\+\_\+4}~((uint16\+\_\+t)0x000C)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CHANNEL}(CHANNEL)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+PWMI\+\_\+\+CHANNEL}(CHANNEL)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+COMPLEMENTARY\+\_\+\+CHANNEL}(CHANNEL)
\item 
\#define \textbf{ TIM\+\_\+\+CKD\+\_\+\+DIV1}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+CKD\+\_\+\+DIV2}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ TIM\+\_\+\+CKD\+\_\+\+DIV4}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CKD\+\_\+\+DIV}(DIV)
\item 
\#define \textbf{ TIM\+\_\+\+Counter\+Mode\+\_\+\+Up}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+Counter\+Mode\+\_\+\+Down}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+Counter\+Mode\+\_\+\+Center\+Aligned1}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+Counter\+Mode\+\_\+\+Center\+Aligned2}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+Counter\+Mode\+\_\+\+Center\+Aligned3}~((uint16\+\_\+t)0x0060)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE}(MODE)
\item 
\#define \textbf{ TIM\+\_\+\+OCPolarity\+\_\+\+High}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+OCPolarity\+\_\+\+Low}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OC\+\_\+\+POLARITY}(POLARITY)
\item 
\#define \textbf{ TIM\+\_\+\+OCNPolarity\+\_\+\+High}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+OCNPolarity\+\_\+\+Low}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OCN\+\_\+\+POLARITY}(POLARITY)
\item 
\#define \textbf{ TIM\+\_\+\+Output\+State\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+Output\+State\+\_\+\+Enable}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OUTPUT\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ TIM\+\_\+\+Output\+NState\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+Output\+NState\+\_\+\+Enable}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OUTPUTN\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ TIM\+\_\+\+CCx\+\_\+\+Enable}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+CCx\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CCX}(CCX)
\item 
\#define \textbf{ TIM\+\_\+\+CCx\+N\+\_\+\+Enable}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+CCx\+N\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CCXN}(CCXN)
\item 
\#define \textbf{ TIM\+\_\+\+Break\+\_\+\+Enable}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ TIM\+\_\+\+Break\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ TIM\+\_\+\+Break\+Polarity\+\_\+\+Low}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+Break\+Polarity\+\_\+\+High}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+POLARITY}(POLARITY)
\item 
\#define \textbf{ TIM\+\_\+\+Automatic\+Output\+\_\+\+Enable}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ TIM\+\_\+\+Automatic\+Output\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+AUTOMATIC\+\_\+\+OUTPUT\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ TIM\+\_\+\+LOCKLevel\+\_\+\+OFF}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+LOCKLevel\+\_\+1}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ TIM\+\_\+\+LOCKLevel\+\_\+2}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ TIM\+\_\+\+LOCKLevel\+\_\+3}~((uint16\+\_\+t)0x0300)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+LOCK\+\_\+\+LEVEL}(LEVEL)
\item 
\#define \textbf{ TIM\+\_\+\+OSSIState\+\_\+\+Enable}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+OSSIState\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OSSI\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ TIM\+\_\+\+OSSRState\+\_\+\+Enable}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM\+\_\+\+OSSRState\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OSSR\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ TIM\+\_\+\+OCIdle\+State\+\_\+\+Set}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ TIM\+\_\+\+OCIdle\+State\+\_\+\+Reset}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OCIDLE\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ TIM\+\_\+\+OCNIdle\+State\+\_\+\+Set}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ TIM\+\_\+\+OCNIdle\+State\+\_\+\+Reset}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OCNIDLE\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ TIM\+\_\+\+ICPolarity\+\_\+\+Rising}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+ICPolarity\+\_\+\+Falling}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+ICPolarity\+\_\+\+Both\+Edge}~((uint16\+\_\+t)0x000A)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+POLARITY}(POLARITY)
\item 
\#define \textbf{ TIM\+\_\+\+ICSelection\+\_\+\+Direct\+TI}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+ICSelection\+\_\+\+Indirect\+TI}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+ICSelection\+\_\+\+TRC}~((uint16\+\_\+t)0x0003)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+SELECTION}(SELECTION)
\item 
\#define \textbf{ TIM\+\_\+\+ICPSC\+\_\+\+DIV1}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+ICPSC\+\_\+\+DIV2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+ICPSC\+\_\+\+DIV4}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+ICPSC\+\_\+\+DIV8}~((uint16\+\_\+t)0x000C)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+PRESCALER}(PRESCALER)
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+Update}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+CC1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+CC2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+CC3}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+CC4}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+COM}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+Trigger}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+IT\+\_\+\+Break}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+IT}(IT)~((((IT) \& (uint16\+\_\+t)0x\+FF00) == 0x0000) \&\& ((IT) != 0x0000))
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+GET\+\_\+\+IT}(IT)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CR1}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CR2}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+SMCR}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+DIER}~((uint16\+\_\+t)0x0003)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+SR}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+EGR}~((uint16\+\_\+t)0x0005)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCMR1}~((uint16\+\_\+t)0x0006)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCMR2}~((uint16\+\_\+t)0x0007)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCER}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CNT}~((uint16\+\_\+t)0x0009)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+PSC}~((uint16\+\_\+t)0x000A)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+ARR}~((uint16\+\_\+t)0x000B)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+RCR}~((uint16\+\_\+t)0x000C)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCR1}~((uint16\+\_\+t)0x000D)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCR2}~((uint16\+\_\+t)0x000E)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCR3}~((uint16\+\_\+t)0x000F)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+CCR4}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+BDTR}~((uint16\+\_\+t)0x0011)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+DCR}~((uint16\+\_\+t)0x0012)
\item 
\#define \textbf{ TIM\+\_\+\+DMABase\+\_\+\+OR}~((uint16\+\_\+t)0x0013)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+BASE}(BASE)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+1\+Transfer}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+2\+Transfers}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+3\+Transfers}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+4\+Transfers}~((uint16\+\_\+t)0x0300)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+5\+Transfers}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+6\+Transfers}~((uint16\+\_\+t)0x0500)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+7\+Transfers}~((uint16\+\_\+t)0x0600)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+8\+Transfers}~((uint16\+\_\+t)0x0700)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+9\+Transfers}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+10\+Transfers}~((uint16\+\_\+t)0x0900)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+11\+Transfers}~((uint16\+\_\+t)0x0\+A00)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+12\+Transfers}~((uint16\+\_\+t)0x0\+B00)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+13\+Transfers}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+14\+Transfers}~((uint16\+\_\+t)0x0\+D00)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+15\+Transfers}~((uint16\+\_\+t)0x0\+E00)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+16\+Transfers}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+17\+Transfers}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+18\+Transfers}~((uint16\+\_\+t)0x1100)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+LENGTH}(LENGTH)
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+Update}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+CC1}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+CC2}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+CC3}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+CC4}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+COM}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ TIM\+\_\+\+DMA\+\_\+\+Trigger}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+SOURCE}(SOURCE)~((((SOURCE) \& (uint16\+\_\+t)0x80\+FF) == 0x0000) \&\& ((SOURCE) != 0x0000))
\item 
\#define \textbf{ TIM\+\_\+\+Ext\+TRGPSC\+\_\+\+OFF}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+Ext\+TRGPSC\+\_\+\+DIV2}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ TIM\+\_\+\+Ext\+TRGPSC\+\_\+\+DIV4}~((uint16\+\_\+t)0x2000)
\item 
\#define \textbf{ TIM\+\_\+\+Ext\+TRGPSC\+\_\+\+DIV8}~((uint16\+\_\+t)0x3000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+EXT\+\_\+\+PRESCALER}(PRESCALER)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+ITR0}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+ITR1}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+ITR2}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+ITR3}~((uint16\+\_\+t)0x0030)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+TI1\+F\+\_\+\+ED}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+TI1\+FP1}~((uint16\+\_\+t)0x0050)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+TI2\+FP2}~((uint16\+\_\+t)0x0060)
\item 
\#define \textbf{ TIM\+\_\+\+TS\+\_\+\+ETRF}~((uint16\+\_\+t)0x0070)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+TRIGGER\+\_\+\+SELECTION}(SELECTION)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+INTERNAL\+\_\+\+TRIGGER\+\_\+\+SELECTION}(SELECTION)
\item 
\#define \textbf{ TIM\+\_\+\+TIx\+External\+CLK1\+Source\+\_\+\+TI1}~((uint16\+\_\+t)0x0050)
\item 
\#define \textbf{ TIM\+\_\+\+TIx\+External\+CLK1\+Source\+\_\+\+TI2}~((uint16\+\_\+t)0x0060)
\item 
\#define \textbf{ TIM\+\_\+\+TIx\+External\+CLK1\+Source\+\_\+\+TI1\+ED}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+Ext\+TRGPolarity\+\_\+\+Inverted}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ TIM\+\_\+\+Ext\+TRGPolarity\+\_\+\+Non\+Inverted}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+EXT\+\_\+\+POLARITY}(POLARITY)
\item 
\#define \textbf{ TIM\+\_\+\+PSCReload\+Mode\+\_\+\+Update}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+PSCReload\+Mode\+\_\+\+Immediate}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+PRESCALER\+\_\+\+RELOAD}(RELOAD)
\item 
\#define \textbf{ TIM\+\_\+\+Forced\+Action\+\_\+\+Active}~((uint16\+\_\+t)0x0050)
\item 
\#define \textbf{ TIM\+\_\+\+Forced\+Action\+\_\+\+In\+Active}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+FORCED\+\_\+\+ACTION}(ACTION)
\item 
\#define \textbf{ TIM\+\_\+\+Encoder\+Mode\+\_\+\+TI1}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+Encoder\+Mode\+\_\+\+TI2}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+Encoder\+Mode\+\_\+\+TI12}~((uint16\+\_\+t)0x0003)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+MODE}(MODE)
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+Update}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+CC1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+CC2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+CC3}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+CC4}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+COM}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+Trigger}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+Event\+Source\+\_\+\+Break}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+EVENT\+\_\+\+SOURCE}(SOURCE)~((((SOURCE) \& (uint16\+\_\+t)0x\+FF00) == 0x0000) \&\& ((SOURCE) != 0x0000))
\item 
\#define \textbf{ TIM\+\_\+\+Update\+Source\+\_\+\+Global}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+Update\+Source\+\_\+\+Regular}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+UPDATE\+\_\+\+SOURCE}(SOURCE)
\item 
\#define \textbf{ TIM\+\_\+\+OCPreload\+\_\+\+Enable}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+OCPreload\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OCPRELOAD\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ TIM\+\_\+\+OCFast\+\_\+\+Enable}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+OCFast\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OCFAST\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ TIM\+\_\+\+OCClear\+\_\+\+Enable}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+OCClear\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OCCLEAR\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ TIM\+\_\+\+TRGOSource\+\_\+\+Reset}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM\+\_\+\+TRGOSource\+\_\+\+Enable}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+TRGOSource\+\_\+\+Update}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+TRGOSource\+\_\+\+OC1}~((uint16\+\_\+t)0x0030)
\item 
\#define \textbf{ TIM\+\_\+\+TRGOSource\+\_\+\+OC1\+Ref}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+TRGOSource\+\_\+\+OC2\+Ref}~((uint16\+\_\+t)0x0050)
\item 
\#define \textbf{ TIM\+\_\+\+TRGOSource\+\_\+\+OC3\+Ref}~((uint16\+\_\+t)0x0060)
\item 
\#define \textbf{ TIM\+\_\+\+TRGOSource\+\_\+\+OC4\+Ref}~((uint16\+\_\+t)0x0070)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+TRGO\+\_\+\+SOURCE}(SOURCE)
\item 
\#define \textbf{ TIM\+\_\+\+Slave\+Mode\+\_\+\+Reset}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+Slave\+Mode\+\_\+\+Gated}~((uint16\+\_\+t)0x0005)
\item 
\#define \textbf{ TIM\+\_\+\+Slave\+Mode\+\_\+\+Trigger}~((uint16\+\_\+t)0x0006)
\item 
\#define \textbf{ TIM\+\_\+\+Slave\+Mode\+\_\+\+External1}~((uint16\+\_\+t)0x0007)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+MODE}(MODE)
\item 
\#define \textbf{ TIM\+\_\+\+Master\+Slave\+Mode\+\_\+\+Enable}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+Master\+Slave\+Mode\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+MSM\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ TIM2\+\_\+\+TIM8\+\_\+\+TRGO}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM2\+\_\+\+ETH\+\_\+\+PTP}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM2\+\_\+\+USBFS\+\_\+\+SOF}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM2\+\_\+\+USBHS\+\_\+\+SOF}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \textbf{ TIM5\+\_\+\+GPIO}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM5\+\_\+\+LSI}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM5\+\_\+\+LSE}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM5\+\_\+\+RTC}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \textbf{ TIM11\+\_\+\+GPIO}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ TIM11\+\_\+\+HSE}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+REMAP}(TIM\+\_\+\+REMAP)
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+Update}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC1}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC2}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC3}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC4}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+COM}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+Trigger}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+Break}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC1\+OF}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC2\+OF}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC3\+OF}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ TIM\+\_\+\+FLAG\+\_\+\+CC4\+OF}~((uint16\+\_\+t)0x1000)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+GET\+\_\+\+FLAG}(FLAG)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+FILTER}(ICFILTER)~((ICFILTER) $<$= 0xF)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+EXT\+\_\+\+FILTER}(EXTFILTER)~((EXTFILTER) $<$= 0xF)
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+1\+Byte}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+1\+Transfer}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+2\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+2\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+3\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+3\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+4\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+4\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+5\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+5\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+6\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+6\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+7\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+7\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+8\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+8\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+9\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+9\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+10\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+10\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+11\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+11\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+12\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+12\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+13\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+13\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+14\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+14\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+15\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+15\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+16\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+16\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+17\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+17\+Transfers}
\item 
\#define \textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+18\+Bytes}~\textbf{ TIM\+\_\+\+DMABurst\+Length\+\_\+18\+Transfers}
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ TIM\+\_\+\+De\+Init} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Deinitializes the TIMx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Time\+Base\+Init} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+Time\+Base\+Init\+Type\+Def} $\ast$TIM\+\_\+\+Time\+Base\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM\+\_\+\+Time\+Base\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Time\+Base\+Struct\+Init} (\textbf{ TIM\+\_\+\+Time\+Base\+Init\+Type\+Def} $\ast$TIM\+\_\+\+Time\+Base\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each TIM\+\_\+\+Time\+Base\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Prescaler\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t Prescaler, uint16\+\_\+t TIM\+\_\+\+PSCReload\+Mode)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Prescaler. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Counter\+Mode\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Counter\+Mode)
\begin{DoxyCompactList}\small\item\em Specifies the TIMx Counter Mode to be used. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+Counter} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint32\+\_\+t Counter)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Counter Register value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+Autoreload} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint32\+\_\+t Autoreload)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Autoreload Register value. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ TIM\+\_\+\+Get\+Counter} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Counter value. \end{DoxyCompactList}\item 
uint16\+\_\+t \textbf{ TIM\+\_\+\+Get\+Prescaler} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Prescaler value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Update\+Disable\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or Disables the TIMx Update event. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Update\+Request\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Update\+Source)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Update Request Interrupt source. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ARRPreload\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables TIMx peripheral Preload register on ARR. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+One\+Pulse\+Mode} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OPMode)
\begin{DoxyCompactList}\small\item\em Selects the TIMx\textquotesingle{}s One Pulse Mode. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+Clock\+Division} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+CKD)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Clock Division value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Cmd} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified TIM peripheral. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC1\+Init} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+OCInit\+Type\+Def} $\ast$TIM\+\_\+\+OCInit\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIMx Channel1 according to the specified parameters in the TIM\+\_\+\+OCInit\+Struct. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC2\+Init} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+OCInit\+Type\+Def} $\ast$TIM\+\_\+\+OCInit\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIMx Channel2 according to the specified parameters in the TIM\+\_\+\+OCInit\+Struct. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC3\+Init} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+OCInit\+Type\+Def} $\ast$TIM\+\_\+\+OCInit\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIMx Channel3 according to the specified parameters in the TIM\+\_\+\+OCInit\+Struct. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC4\+Init} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+OCInit\+Type\+Def} $\ast$TIM\+\_\+\+OCInit\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIMx Channel4 according to the specified parameters in the TIM\+\_\+\+OCInit\+Struct. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OCStruct\+Init} (\textbf{ TIM\+\_\+\+OCInit\+Type\+Def} $\ast$TIM\+\_\+\+OCInit\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each TIM\+\_\+\+OCInit\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+OCxM} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Channel, uint16\+\_\+t TIM\+\_\+\+OCMode)
\begin{DoxyCompactList}\small\item\em Selects the TIM Output Compare Mode. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+Compare1} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint32\+\_\+t Compare1)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Capture Compare1 Register value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+Compare2} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint32\+\_\+t Compare2)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Capture Compare2 Register value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+Compare3} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint32\+\_\+t Compare3)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Capture Compare3 Register value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+Compare4} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint32\+\_\+t Compare4)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Capture Compare4 Register value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Forced\+OC1\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the TIMx output 1 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Forced\+OC2\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the TIMx output 2 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Forced\+OC3\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the TIMx output 3 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Forced\+OC4\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the TIMx output 4 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC1\+Preload\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx peripheral Preload register on CCR1. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC2\+Preload\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx peripheral Preload register on CCR2. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC3\+Preload\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx peripheral Preload register on CCR3. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC4\+Preload\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx peripheral Preload register on CCR4. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC1\+Fast\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Output Compare 1 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC2\+Fast\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Output Compare 2 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC3\+Fast\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Output Compare 3 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC4\+Fast\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Output Compare 4 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Clear\+OC1\+Ref} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF1 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Clear\+OC2\+Ref} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF2 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Clear\+OC3\+Ref} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF3 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Clear\+OC4\+Ref} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF4 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC1\+Polarity\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx channel 1 polarity. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC1\+NPolarity\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCNPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Channel 1N polarity. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC2\+Polarity\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx channel 2 polarity. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC2\+NPolarity\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCNPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Channel 2N polarity. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC3\+Polarity\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx channel 3 polarity. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC3\+NPolarity\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCNPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Channel 3N polarity. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC4\+Polarity\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx channel 4 polarity. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+CCx\+Cmd} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Channel, uint16\+\_\+t TIM\+\_\+\+CCx)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIM Capture Compare Channel x. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+CCx\+NCmd} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Channel, uint16\+\_\+t TIM\+\_\+\+CCxN)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIM Capture Compare Channel xN. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ICInit} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+ICInit\+Type\+Def} $\ast$TIM\+\_\+\+ICInit\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIM peripheral according to the specified parameters in the TIM\+\_\+\+ICInit\+Struct. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ICStruct\+Init} (\textbf{ TIM\+\_\+\+ICInit\+Type\+Def} $\ast$TIM\+\_\+\+ICInit\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each TIM\+\_\+\+ICInit\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+PWMIConfig} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+ICInit\+Type\+Def} $\ast$TIM\+\_\+\+ICInit\+Struct)
\begin{DoxyCompactList}\small\item\em Configures the TIM peripheral according to the specified parameters in the TIM\+\_\+\+ICInit\+Struct to measure an external PWM signal. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ TIM\+\_\+\+Get\+Capture1} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Input Capture 1 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ TIM\+\_\+\+Get\+Capture2} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Input Capture 2 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ TIM\+\_\+\+Get\+Capture3} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Input Capture 3 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ TIM\+\_\+\+Get\+Capture4} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Input Capture 4 value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+IC1\+Prescaler} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Input Capture 1 prescaler. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+IC2\+Prescaler} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Input Capture 2 prescaler. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+IC3\+Prescaler} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Input Capture 3 prescaler. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+IC4\+Prescaler} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Input Capture 4 prescaler. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+BDTRConfig} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+BDTRInit\+Type\+Def} $\ast$TIM\+\_\+\+BDTRInit\+Struct)
\begin{DoxyCompactList}\small\item\em Configures the Break feature, dead time, Lock level, OSSI/\+OSSR State and the AOE(automatic output enable). \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+BDTRStruct\+Init} (\textbf{ TIM\+\_\+\+BDTRInit\+Type\+Def} $\ast$TIM\+\_\+\+BDTRInit\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each TIM\+\_\+\+BDTRInit\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Ctrl\+PWMOutputs} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIM peripheral Main Outputs. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+COM} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Selects the TIM peripheral Commutation event. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+CCPreload\+Control} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Sets or Resets the TIM peripheral Capture Compare Preload Control bit. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ITConfig} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+IT, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified TIM interrupts. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Generate\+Event} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Event\+Source)
\begin{DoxyCompactList}\small\item\em Configures the TIMx event to be generate by software. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ TIM\+\_\+\+Get\+Flag\+Status} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified TIM flag is set or not. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Clear\+Flag} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Clears the TIMx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\textbf{ ITStatus} \textbf{ TIM\+\_\+\+Get\+ITStatus} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the TIM interrupt has occurred or not. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Clear\+ITPending\+Bit} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the TIMx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+DMAConfig} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+DMABase, uint16\+\_\+t TIM\+\_\+\+DMABurst\+Length)
\begin{DoxyCompactList}\small\item\em Configures the TIMx\textquotesingle{}s DMA interface. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+DMACmd} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+DMASource, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx\textquotesingle{}s DMA Requests. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+CCDMA} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Selects the TIMx peripheral Capture Compare DMA source. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Internal\+Clock\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Configures the TIMx internal Clock. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ITRx\+External\+Clock\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Input\+Trigger\+Source)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Internal Trigger as External Clock. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+TIx\+External\+Clock\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+TIx\+External\+CLKSource, uint16\+\_\+t TIM\+\_\+\+ICPolarity, uint16\+\_\+t ICFilter)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Trigger as External Clock. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ETRClock\+Mode1\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPrescaler, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPolarity, uint16\+\_\+t Ext\+TRGFilter)
\begin{DoxyCompactList}\small\item\em Configures the External clock Mode1. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ETRClock\+Mode2\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPrescaler, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPolarity, uint16\+\_\+t Ext\+TRGFilter)
\begin{DoxyCompactList}\small\item\em Configures the External clock Mode2. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+Input\+Trigger} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Input\+Trigger\+Source)
\begin{DoxyCompactList}\small\item\em Selects the Input Trigger source. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+Output\+Trigger} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+TRGOSource)
\begin{DoxyCompactList}\small\item\em Selects the TIMx Trigger Output Mode. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+Slave\+Mode} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Slave\+Mode)
\begin{DoxyCompactList}\small\item\em Selects the TIMx Slave Mode. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+Master\+Slave\+Mode} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Master\+Slave\+Mode)
\begin{DoxyCompactList}\small\item\em Sets or Resets the TIMx Master/\+Slave Mode. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ETRConfig} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPrescaler, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPolarity, uint16\+\_\+t Ext\+TRGFilter)
\begin{DoxyCompactList}\small\item\em Configures the TIMx External Trigger (ETR). \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Encoder\+Interface\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Encoder\+Mode, uint16\+\_\+t TIM\+\_\+\+IC1\+Polarity, uint16\+\_\+t TIM\+\_\+\+IC2\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Encoder Interface. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+Hall\+Sensor} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx\textquotesingle{}s Hall sensor interface. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Remap\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Remap)
\begin{DoxyCompactList}\small\item\em Configures the TIM2, TIM5 and TIM11 Remapping input capabilities. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the TIM firmware library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }