// Seed: 4127316117
program module_0 #(
    parameter id_2 = 32'd69
) (
    id_1
);
  output wire id_1;
  wire _id_2;
  wire id_3[id_2  ?  id_2 : "" : -1];
  wire [id_2 : 1] id_4;
  assign module_1.id_3 = 0;
  assign id_2 = id_2;
endprogram
module module_1 #(
    parameter id_0 = 32'd50
) (
    input tri1 _id_0,
    inout logic id_1,
    output logic id_2,
    input supply0 id_3
);
  final
    forever begin : LABEL_0
      begin : LABEL_1
        id_2 = -1;
        if (1) id_2 = id_3;
      end
      id_2 <= 1 - -1;
      @(~id_0) id_1 <= #(id_1  : id_1  : id_3 | -1) -1;
    end
  wire id_5;
  module_0 modCall_1 (id_5);
  for (id_6 = 1'b0; -1; id_2.id_6 += id_1) wire [id_0 : 1  -  1  &&  (  -1  )] id_7;
endmodule
