
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/h264ref_351B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 3499507 heartbeat IPC: 2.85755 cumulative IPC: 2.85755 (Simulation time: 0 hr 0 min 45 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 3499507 (Simulation time: 0 hr 0 min 45 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 12276896 heartbeat IPC: 1.13929 cumulative IPC: 1.13929 (Simulation time: 0 hr 1 min 23 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 18629031 heartbeat IPC: 1.57427 cumulative IPC: 1.32192 (Simulation time: 0 hr 2 min 18 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 24755828 heartbeat IPC: 1.63217 cumulative IPC: 1.41134 (Simulation time: 0 hr 3 min 16 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 31351698 heartbeat IPC: 1.5161 cumulative IPC: 1.43615 (Simulation time: 0 hr 3 min 57 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 39017727 heartbeat IPC: 1.30446 cumulative IPC: 1.40773 (Simulation time: 0 hr 4 min 38 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 45095074 heartbeat IPC: 1.64545 cumulative IPC: 1.44246 (Simulation time: 0 hr 5 min 35 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 51038455 heartbeat IPC: 1.68254 cumulative IPC: 1.47248 (Simulation time: 0 hr 6 min 31 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 57700892 heartbeat IPC: 1.50095 cumulative IPC: 1.47598 (Simulation time: 0 hr 7 min 9 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 65073764 heartbeat IPC: 1.35632 cumulative IPC: 1.46165 (Simulation time: 0 hr 7 min 55 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 71145465 heartbeat IPC: 1.64698 cumulative IPC: 1.47828 (Simulation time: 0 hr 8 min 52 sec) 
Finished CPU 0 instructions: 100000003 cycles: 67645959 cumulative IPC: 1.47828 (Simulation time: 0 hr 8 min 52 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.47828 instructions: 100000003 cycles: 67645959
cpu0_DTLB TOTAL     ACCESS:   22000076  HIT:   21964187  MISS:      35889
cpu0_DTLB LOAD      ACCESS:   18623604  HIT:   18590821  MISS:      32783
cpu0_DTLB RFO       ACCESS:    3376472  HIT:    3373366  MISS:       3106
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.2766 cycles
cpu0_ITLB TOTAL     ACCESS:    6602631  HIT:    6602171  MISS:        460
cpu0_ITLB LOAD      ACCESS:    6602631  HIT:    6602171  MISS:        460
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 26.4239 cycles
cpu0_L1I TOTAL     ACCESS:    4924874  HIT:    4899460  MISS:      25414
cpu0_L1I LOAD      ACCESS:    4924874  HIT:    4899460  MISS:      25414
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 38.3493 cycles
cpu0_STLB TOTAL     ACCESS:      36349  HIT:      35217  MISS:       1132
cpu0_STLB LOAD      ACCESS:      33243  HIT:      32343  MISS:        900
cpu0_STLB RFO       ACCESS:       3106  HIT:       2874  MISS:        232
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 110.137 cycles
cpu0_L1D TOTAL     ACCESS:   23787838  HIT:   23473501  MISS:     314337
cpu0_L1D LOAD      ACCESS:   17652805  HIT:   17425913  MISS:     226892
cpu0_L1D RFO       ACCESS:    6133936  HIT:    6046733  MISS:      87203
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1097  HIT:        855  MISS:        242
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 66.5677 cycles
cpu0_L2C TOTAL     ACCESS:     428232  HIT:     237274  MISS:     190958
cpu0_L2C LOAD      ACCESS:     252306  HIT:     142298  MISS:     110008
cpu0_L2C RFO       ACCESS:      87203  HIT:       6444  MISS:      80759
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      88481  HIT:      88322  MISS:        159
cpu0_L2C TRANSLATION ACCESS:        242  HIT:        210  MISS:         32
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 95.0402 cycles
LLC TOTAL     ACCESS:     266224  HIT:     183776  MISS:      82448
LLC LOAD      ACCESS:     110008  HIT:      64534  MISS:      45474
LLC RFO       ACCESS:      80759  HIT:      54851  MISS:      25908
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      75425  HIT:      64368  MISS:      11057
LLC TRANSLATION ACCESS:         32  HIT:         23  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 171.521 cycles
Insertion Distribution: 
	LOAD 4091 0 0 0 0 0 0 0 0 0 0 0 0 0 31729 22604 
	RFO 5230 0 0 0 0 0 0 0 0 0 0 0 0 0 15039 11710 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11057 
	 2 0 0 0 0 0 0 0 0 0 0 0 0 0 17 1 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      29236  ROW_BUFFER_MISS:      42152
 DBUS AVG_CONGESTED_CYCLE:    3.89098
 WQ ROW_BUFFER_HIT:       2768  ROW_BUFFER_MISS:      17708  FULL:       1455


CPU 0 Branch Prediction Accuracy: 92.8368% MPKI: 5.81059 Average ROB Occupancy at Mispredict: 122.807
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00172
BRANCH_INDIRECT: 0.00314
BRANCH_CONDITIONAL: 5.80098
BRANCH_DIRECT_CALL: 0.00111
BRANCH_INDIRECT_CALL: 0.00157
BRANCH_RETURN: 0.00207

