
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//df_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401bc8 <.init>:
  401bc8:	stp	x29, x30, [sp, #-16]!
  401bcc:	mov	x29, sp
  401bd0:	bl	4021d0 <__fxstatat@plt+0x60>
  401bd4:	ldp	x29, x30, [sp], #16
  401bd8:	ret

Disassembly of section .plt:

0000000000401be0 <mbrtowc@plt-0x20>:
  401be0:	stp	x16, x30, [sp, #-16]!
  401be4:	adrp	x16, 424000 <__fxstatat@plt+0x21e90>
  401be8:	ldr	x17, [x16, #4088]
  401bec:	add	x16, x16, #0xff8
  401bf0:	br	x17
  401bf4:	nop
  401bf8:	nop
  401bfc:	nop

0000000000401c00 <mbrtowc@plt>:
  401c00:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401c04:	ldr	x17, [x16]
  401c08:	add	x16, x16, #0x0
  401c0c:	br	x17

0000000000401c10 <memcpy@plt>:
  401c10:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401c14:	ldr	x17, [x16, #8]
  401c18:	add	x16, x16, #0x8
  401c1c:	br	x17

0000000000401c20 <memmove@plt>:
  401c20:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401c24:	ldr	x17, [x16, #16]
  401c28:	add	x16, x16, #0x10
  401c2c:	br	x17

0000000000401c30 <_exit@plt>:
  401c30:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401c34:	ldr	x17, [x16, #24]
  401c38:	add	x16, x16, #0x18
  401c3c:	br	x17

0000000000401c40 <getcwd@plt>:
  401c40:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401c44:	ldr	x17, [x16, #32]
  401c48:	add	x16, x16, #0x20
  401c4c:	br	x17

0000000000401c50 <strlen@plt>:
  401c50:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401c54:	ldr	x17, [x16, #40]
  401c58:	add	x16, x16, #0x28
  401c5c:	br	x17

0000000000401c60 <fputs@plt>:
  401c60:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401c64:	ldr	x17, [x16, #48]
  401c68:	add	x16, x16, #0x30
  401c6c:	br	x17

0000000000401c70 <mbstowcs@plt>:
  401c70:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401c74:	ldr	x17, [x16, #56]
  401c78:	add	x16, x16, #0x38
  401c7c:	br	x17

0000000000401c80 <exit@plt>:
  401c80:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401c84:	ldr	x17, [x16, #64]
  401c88:	add	x16, x16, #0x40
  401c8c:	br	x17

0000000000401c90 <error@plt>:
  401c90:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401c94:	ldr	x17, [x16, #72]
  401c98:	add	x16, x16, #0x48
  401c9c:	br	x17

0000000000401ca0 <fchdir@plt>:
  401ca0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401ca4:	ldr	x17, [x16, #80]
  401ca8:	add	x16, x16, #0x50
  401cac:	br	x17

0000000000401cb0 <readlink@plt>:
  401cb0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401cb4:	ldr	x17, [x16, #88]
  401cb8:	add	x16, x16, #0x58
  401cbc:	br	x17

0000000000401cc0 <ferror_unlocked@plt>:
  401cc0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401cc4:	ldr	x17, [x16, #96]
  401cc8:	add	x16, x16, #0x60
  401ccc:	br	x17

0000000000401cd0 <sprintf@plt>:
  401cd0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401cd4:	ldr	x17, [x16, #104]
  401cd8:	add	x16, x16, #0x68
  401cdc:	br	x17

0000000000401ce0 <__cxa_atexit@plt>:
  401ce0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401ce4:	ldr	x17, [x16, #112]
  401ce8:	add	x16, x16, #0x70
  401cec:	br	x17

0000000000401cf0 <iswcntrl@plt>:
  401cf0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401cf4:	ldr	x17, [x16, #120]
  401cf8:	add	x16, x16, #0x78
  401cfc:	br	x17

0000000000401d00 <statfs@plt>:
  401d00:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401d04:	ldr	x17, [x16, #128]
  401d08:	add	x16, x16, #0x80
  401d0c:	br	x17

0000000000401d10 <asprintf@plt>:
  401d10:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401d14:	ldr	x17, [x16, #136]
  401d18:	add	x16, x16, #0x88
  401d1c:	br	x17

0000000000401d20 <lseek@plt>:
  401d20:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401d24:	ldr	x17, [x16, #144]
  401d28:	add	x16, x16, #0x90
  401d2c:	br	x17

0000000000401d30 <__fpending@plt>:
  401d30:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401d34:	ldr	x17, [x16, #152]
  401d38:	add	x16, x16, #0x98
  401d3c:	br	x17

0000000000401d40 <gnu_dev_makedev@plt>:
  401d40:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401d44:	ldr	x17, [x16, #160]
  401d48:	add	x16, x16, #0xa0
  401d4c:	br	x17

0000000000401d50 <localeconv@plt>:
  401d50:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401d54:	ldr	x17, [x16, #168]
  401d58:	add	x16, x16, #0xa8
  401d5c:	br	x17

0000000000401d60 <fileno@plt>:
  401d60:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401d64:	ldr	x17, [x16, #176]
  401d68:	add	x16, x16, #0xb0
  401d6c:	br	x17

0000000000401d70 <putc_unlocked@plt>:
  401d70:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401d74:	ldr	x17, [x16, #184]
  401d78:	add	x16, x16, #0xb8
  401d7c:	br	x17

0000000000401d80 <fclose@plt>:
  401d80:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401d84:	ldr	x17, [x16, #192]
  401d88:	add	x16, x16, #0xc0
  401d8c:	br	x17

0000000000401d90 <nl_langinfo@plt>:
  401d90:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401d94:	ldr	x17, [x16, #200]
  401d98:	add	x16, x16, #0xc8
  401d9c:	br	x17

0000000000401da0 <fopen@plt>:
  401da0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401da4:	ldr	x17, [x16, #208]
  401da8:	add	x16, x16, #0xd0
  401dac:	br	x17

0000000000401db0 <malloc@plt>:
  401db0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401db4:	ldr	x17, [x16, #216]
  401db8:	add	x16, x16, #0xd8
  401dbc:	br	x17

0000000000401dc0 <wcwidth@plt>:
  401dc0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401dc4:	ldr	x17, [x16, #224]
  401dc8:	add	x16, x16, #0xe0
  401dcc:	br	x17

0000000000401dd0 <open@plt>:
  401dd0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401dd4:	ldr	x17, [x16, #232]
  401dd8:	add	x16, x16, #0xe8
  401ddc:	br	x17

0000000000401de0 <wcswidth@plt>:
  401de0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401de4:	ldr	x17, [x16, #240]
  401de8:	add	x16, x16, #0xf0
  401dec:	br	x17

0000000000401df0 <strncmp@plt>:
  401df0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401df4:	ldr	x17, [x16, #248]
  401df8:	add	x16, x16, #0xf8
  401dfc:	br	x17

0000000000401e00 <bindtextdomain@plt>:
  401e00:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401e04:	ldr	x17, [x16, #256]
  401e08:	add	x16, x16, #0x100
  401e0c:	br	x17

0000000000401e10 <__libc_start_main@plt>:
  401e10:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401e14:	ldr	x17, [x16, #264]
  401e18:	add	x16, x16, #0x108
  401e1c:	br	x17

0000000000401e20 <strverscmp@plt>:
  401e20:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401e24:	ldr	x17, [x16, #272]
  401e28:	add	x16, x16, #0x110
  401e2c:	br	x17

0000000000401e30 <memset@plt>:
  401e30:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401e34:	ldr	x17, [x16, #280]
  401e38:	add	x16, x16, #0x118
  401e3c:	br	x17

0000000000401e40 <putchar_unlocked@plt>:
  401e40:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401e44:	ldr	x17, [x16, #288]
  401e48:	add	x16, x16, #0x120
  401e4c:	br	x17

0000000000401e50 <calloc@plt>:
  401e50:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401e54:	ldr	x17, [x16, #296]
  401e58:	add	x16, x16, #0x128
  401e5c:	br	x17

0000000000401e60 <setmntent@plt>:
  401e60:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401e64:	ldr	x17, [x16, #304]
  401e68:	add	x16, x16, #0x130
  401e6c:	br	x17

0000000000401e70 <endmntent@plt>:
  401e70:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401e74:	ldr	x17, [x16, #312]
  401e78:	add	x16, x16, #0x138
  401e7c:	br	x17

0000000000401e80 <realloc@plt>:
  401e80:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401e84:	ldr	x17, [x16, #320]
  401e88:	add	x16, x16, #0x140
  401e8c:	br	x17

0000000000401e90 <strdup@plt>:
  401e90:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401e94:	ldr	x17, [x16, #328]
  401e98:	add	x16, x16, #0x148
  401e9c:	br	x17

0000000000401ea0 <close@plt>:
  401ea0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401ea4:	ldr	x17, [x16, #336]
  401ea8:	add	x16, x16, #0x150
  401eac:	br	x17

0000000000401eb0 <strrchr@plt>:
  401eb0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401eb4:	ldr	x17, [x16, #344]
  401eb8:	add	x16, x16, #0x158
  401ebc:	br	x17

0000000000401ec0 <__gmon_start__@plt>:
  401ec0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401ec4:	ldr	x17, [x16, #352]
  401ec8:	add	x16, x16, #0x160
  401ecc:	br	x17

0000000000401ed0 <strtoumax@plt>:
  401ed0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401ed4:	ldr	x17, [x16, #360]
  401ed8:	add	x16, x16, #0x168
  401edc:	br	x17

0000000000401ee0 <abort@plt>:
  401ee0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401ee4:	ldr	x17, [x16, #368]
  401ee8:	add	x16, x16, #0x170
  401eec:	br	x17

0000000000401ef0 <statvfs@plt>:
  401ef0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401ef4:	ldr	x17, [x16, #376]
  401ef8:	add	x16, x16, #0x178
  401efc:	br	x17

0000000000401f00 <mbsinit@plt>:
  401f00:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401f04:	ldr	x17, [x16, #384]
  401f08:	add	x16, x16, #0x180
  401f0c:	br	x17

0000000000401f10 <canonicalize_file_name@plt>:
  401f10:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401f14:	ldr	x17, [x16, #392]
  401f18:	add	x16, x16, #0x188
  401f1c:	br	x17

0000000000401f20 <memcmp@plt>:
  401f20:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401f24:	ldr	x17, [x16, #400]
  401f28:	add	x16, x16, #0x190
  401f2c:	br	x17

0000000000401f30 <textdomain@plt>:
  401f30:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401f34:	ldr	x17, [x16, #408]
  401f38:	add	x16, x16, #0x198
  401f3c:	br	x17

0000000000401f40 <getopt_long@plt>:
  401f40:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401f44:	ldr	x17, [x16, #416]
  401f48:	add	x16, x16, #0x1a0
  401f4c:	br	x17

0000000000401f50 <strcmp@plt>:
  401f50:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401f54:	ldr	x17, [x16, #424]
  401f58:	add	x16, x16, #0x1a8
  401f5c:	br	x17

0000000000401f60 <__ctype_b_loc@plt>:
  401f60:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401f64:	ldr	x17, [x16, #432]
  401f68:	add	x16, x16, #0x1b0
  401f6c:	br	x17

0000000000401f70 <fseeko@plt>:
  401f70:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401f74:	ldr	x17, [x16, #440]
  401f78:	add	x16, x16, #0x1b8
  401f7c:	br	x17

0000000000401f80 <getline@plt>:
  401f80:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401f84:	ldr	x17, [x16, #448]
  401f88:	add	x16, x16, #0x1c0
  401f8c:	br	x17

0000000000401f90 <chdir@plt>:
  401f90:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401f94:	ldr	x17, [x16, #456]
  401f98:	add	x16, x16, #0x1c8
  401f9c:	br	x17

0000000000401fa0 <free@plt>:
  401fa0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401fa4:	ldr	x17, [x16, #464]
  401fa8:	add	x16, x16, #0x1d0
  401fac:	br	x17

0000000000401fb0 <sync@plt>:
  401fb0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401fb4:	ldr	x17, [x16, #472]
  401fb8:	add	x16, x16, #0x1d8
  401fbc:	br	x17

0000000000401fc0 <__ctype_get_mb_cur_max@plt>:
  401fc0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401fc4:	ldr	x17, [x16, #480]
  401fc8:	add	x16, x16, #0x1e0
  401fcc:	br	x17

0000000000401fd0 <hasmntopt@plt>:
  401fd0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401fd4:	ldr	x17, [x16, #488]
  401fd8:	add	x16, x16, #0x1e8
  401fdc:	br	x17

0000000000401fe0 <strspn@plt>:
  401fe0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401fe4:	ldr	x17, [x16, #496]
  401fe8:	add	x16, x16, #0x1f0
  401fec:	br	x17

0000000000401ff0 <strchr@plt>:
  401ff0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  401ff4:	ldr	x17, [x16, #504]
  401ff8:	add	x16, x16, #0x1f8
  401ffc:	br	x17

0000000000402000 <memrchr@plt>:
  402000:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402004:	ldr	x17, [x16, #512]
  402008:	add	x16, x16, #0x200
  40200c:	br	x17

0000000000402010 <fcntl@plt>:
  402010:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402014:	ldr	x17, [x16, #520]
  402018:	add	x16, x16, #0x208
  40201c:	br	x17

0000000000402020 <fflush@plt>:
  402020:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402024:	ldr	x17, [x16, #528]
  402028:	add	x16, x16, #0x210
  40202c:	br	x17

0000000000402030 <__lxstat@plt>:
  402030:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402034:	ldr	x17, [x16, #536]
  402038:	add	x16, x16, #0x218
  40203c:	br	x17

0000000000402040 <memchr@plt>:
  402040:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402044:	ldr	x17, [x16, #544]
  402048:	add	x16, x16, #0x220
  40204c:	br	x17

0000000000402050 <isatty@plt>:
  402050:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402054:	ldr	x17, [x16, #552]
  402058:	add	x16, x16, #0x228
  40205c:	br	x17

0000000000402060 <wcstombs@plt>:
  402060:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402064:	ldr	x17, [x16, #560]
  402068:	add	x16, x16, #0x230
  40206c:	br	x17

0000000000402070 <strstr@plt>:
  402070:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402074:	ldr	x17, [x16, #568]
  402078:	add	x16, x16, #0x238
  40207c:	br	x17

0000000000402080 <__isoc99_sscanf@plt>:
  402080:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402084:	ldr	x17, [x16, #576]
  402088:	add	x16, x16, #0x240
  40208c:	br	x17

0000000000402090 <fputs_unlocked@plt>:
  402090:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402094:	ldr	x17, [x16, #584]
  402098:	add	x16, x16, #0x248
  40209c:	br	x17

00000000004020a0 <__freading@plt>:
  4020a0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  4020a4:	ldr	x17, [x16, #592]
  4020a8:	add	x16, x16, #0x250
  4020ac:	br	x17

00000000004020b0 <getmntent@plt>:
  4020b0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  4020b4:	ldr	x17, [x16, #600]
  4020b8:	add	x16, x16, #0x258
  4020bc:	br	x17

00000000004020c0 <iswprint@plt>:
  4020c0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  4020c4:	ldr	x17, [x16, #608]
  4020c8:	add	x16, x16, #0x260
  4020cc:	br	x17

00000000004020d0 <openat@plt>:
  4020d0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  4020d4:	ldr	x17, [x16, #616]
  4020d8:	add	x16, x16, #0x268
  4020dc:	br	x17

00000000004020e0 <printf@plt>:
  4020e0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  4020e4:	ldr	x17, [x16, #624]
  4020e8:	add	x16, x16, #0x270
  4020ec:	br	x17

00000000004020f0 <__assert_fail@plt>:
  4020f0:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  4020f4:	ldr	x17, [x16, #632]
  4020f8:	add	x16, x16, #0x278
  4020fc:	br	x17

0000000000402100 <__errno_location@plt>:
  402100:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402104:	ldr	x17, [x16, #640]
  402108:	add	x16, x16, #0x280
  40210c:	br	x17

0000000000402110 <uname@plt>:
  402110:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402114:	ldr	x17, [x16, #648]
  402118:	add	x16, x16, #0x288
  40211c:	br	x17

0000000000402120 <getenv@plt>:
  402120:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402124:	ldr	x17, [x16, #656]
  402128:	add	x16, x16, #0x290
  40212c:	br	x17

0000000000402130 <__xstat@plt>:
  402130:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402134:	ldr	x17, [x16, #664]
  402138:	add	x16, x16, #0x298
  40213c:	br	x17

0000000000402140 <gettext@plt>:
  402140:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402144:	ldr	x17, [x16, #672]
  402148:	add	x16, x16, #0x2a0
  40214c:	br	x17

0000000000402150 <fprintf@plt>:
  402150:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402154:	ldr	x17, [x16, #680]
  402158:	add	x16, x16, #0x2a8
  40215c:	br	x17

0000000000402160 <setlocale@plt>:
  402160:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402164:	ldr	x17, [x16, #688]
  402168:	add	x16, x16, #0x2b0
  40216c:	br	x17

0000000000402170 <__fxstatat@plt>:
  402170:	adrp	x16, 425000 <__fxstatat@plt+0x22e90>
  402174:	ldr	x17, [x16, #696]
  402178:	add	x16, x16, #0x2b8
  40217c:	br	x17

Disassembly of section .text:

0000000000402180 <.text>:
  402180:	mov	x29, #0x0                   	// #0
  402184:	mov	x30, #0x0                   	// #0
  402188:	mov	x5, x0
  40218c:	ldr	x1, [sp]
  402190:	add	x2, sp, #0x8
  402194:	mov	x6, sp
  402198:	movz	x0, #0x0, lsl #48
  40219c:	movk	x0, #0x0, lsl #32
  4021a0:	movk	x0, #0x40, lsl #16
  4021a4:	movk	x0, #0x265c
  4021a8:	movz	x3, #0x0, lsl #48
  4021ac:	movk	x3, #0x0, lsl #32
  4021b0:	movk	x3, #0x41, lsl #16
  4021b4:	movk	x3, #0x2958
  4021b8:	movz	x4, #0x0, lsl #48
  4021bc:	movk	x4, #0x0, lsl #32
  4021c0:	movk	x4, #0x41, lsl #16
  4021c4:	movk	x4, #0x29d8
  4021c8:	bl	401e10 <__libc_start_main@plt>
  4021cc:	bl	401ee0 <abort@plt>
  4021d0:	adrp	x0, 424000 <__fxstatat@plt+0x21e90>
  4021d4:	ldr	x0, [x0, #4064]
  4021d8:	cbz	x0, 4021e0 <__fxstatat@plt+0x70>
  4021dc:	b	401ec0 <__gmon_start__@plt>
  4021e0:	ret
  4021e4:	nop
  4021e8:	adrp	x0, 425000 <__fxstatat@plt+0x22e90>
  4021ec:	add	x0, x0, #0x598
  4021f0:	adrp	x1, 425000 <__fxstatat@plt+0x22e90>
  4021f4:	add	x1, x1, #0x598
  4021f8:	cmp	x1, x0
  4021fc:	b.eq	402214 <__fxstatat@plt+0xa4>  // b.none
  402200:	adrp	x1, 412000 <__fxstatat@plt+0xfe90>
  402204:	ldr	x1, [x1, #2632]
  402208:	cbz	x1, 402214 <__fxstatat@plt+0xa4>
  40220c:	mov	x16, x1
  402210:	br	x16
  402214:	ret
  402218:	adrp	x0, 425000 <__fxstatat@plt+0x22e90>
  40221c:	add	x0, x0, #0x598
  402220:	adrp	x1, 425000 <__fxstatat@plt+0x22e90>
  402224:	add	x1, x1, #0x598
  402228:	sub	x1, x1, x0
  40222c:	lsr	x2, x1, #63
  402230:	add	x1, x2, x1, asr #3
  402234:	cmp	xzr, x1, asr #1
  402238:	asr	x1, x1, #1
  40223c:	b.eq	402254 <__fxstatat@plt+0xe4>  // b.none
  402240:	adrp	x2, 412000 <__fxstatat@plt+0xfe90>
  402244:	ldr	x2, [x2, #2640]
  402248:	cbz	x2, 402254 <__fxstatat@plt+0xe4>
  40224c:	mov	x16, x2
  402250:	br	x16
  402254:	ret
  402258:	stp	x29, x30, [sp, #-32]!
  40225c:	mov	x29, sp
  402260:	str	x19, [sp, #16]
  402264:	adrp	x19, 425000 <__fxstatat@plt+0x22e90>
  402268:	ldrb	w0, [x19, #1480]
  40226c:	cbnz	w0, 40227c <__fxstatat@plt+0x10c>
  402270:	bl	4021e8 <__fxstatat@plt+0x78>
  402274:	mov	w0, #0x1                   	// #1
  402278:	strb	w0, [x19, #1480]
  40227c:	ldr	x19, [sp, #16]
  402280:	ldp	x29, x30, [sp], #32
  402284:	ret
  402288:	b	402218 <__fxstatat@plt+0xa8>
  40228c:	sub	sp, sp, #0x30
  402290:	stp	x29, x30, [sp, #32]
  402294:	add	x29, sp, #0x20
  402298:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40229c:	add	x8, x8, #0x5b8
  4022a0:	stur	w0, [x29, #-4]
  4022a4:	ldur	w9, [x29, #-4]
  4022a8:	str	x8, [sp, #16]
  4022ac:	cbz	w9, 4022f4 <__fxstatat@plt+0x184>
  4022b0:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  4022b4:	add	x8, x8, #0x5a0
  4022b8:	ldr	x0, [x8]
  4022bc:	adrp	x8, 412000 <__fxstatat@plt+0xfe90>
  4022c0:	add	x8, x8, #0xd30
  4022c4:	str	x0, [sp, #8]
  4022c8:	mov	x0, x8
  4022cc:	bl	402140 <gettext@plt>
  4022d0:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  4022d4:	add	x8, x8, #0x680
  4022d8:	ldr	x2, [x8]
  4022dc:	ldr	x8, [sp, #8]
  4022e0:	str	x0, [sp]
  4022e4:	mov	x0, x8
  4022e8:	ldr	x1, [sp]
  4022ec:	bl	402150 <fprintf@plt>
  4022f0:	b	402430 <__fxstatat@plt+0x2c0>
  4022f4:	adrp	x0, 412000 <__fxstatat@plt+0xfe90>
  4022f8:	add	x0, x0, #0xd57
  4022fc:	bl	402140 <gettext@plt>
  402300:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  402304:	add	x8, x8, #0x680
  402308:	ldr	x1, [x8]
  40230c:	bl	4020e0 <printf@plt>
  402310:	adrp	x8, 412000 <__fxstatat@plt+0xfe90>
  402314:	add	x8, x8, #0xd78
  402318:	mov	x0, x8
  40231c:	bl	402140 <gettext@plt>
  402320:	ldr	x8, [sp, #16]
  402324:	ldr	x1, [x8]
  402328:	bl	402090 <fputs_unlocked@plt>
  40232c:	bl	402438 <__fxstatat@plt+0x2c8>
  402330:	adrp	x8, 412000 <__fxstatat@plt+0xfe90>
  402334:	add	x8, x8, #0xddc
  402338:	mov	x0, x8
  40233c:	bl	402140 <gettext@plt>
  402340:	ldr	x8, [sp, #16]
  402344:	ldr	x1, [x8]
  402348:	bl	402090 <fputs_unlocked@plt>
  40234c:	adrp	x8, 412000 <__fxstatat@plt+0xfe90>
  402350:	add	x8, x8, #0xf76
  402354:	mov	x0, x8
  402358:	bl	402140 <gettext@plt>
  40235c:	ldr	x8, [sp, #16]
  402360:	ldr	x1, [x8]
  402364:	bl	402090 <fputs_unlocked@plt>
  402368:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  40236c:	add	x8, x8, #0x75
  402370:	mov	x0, x8
  402374:	bl	402140 <gettext@plt>
  402378:	ldr	x8, [sp, #16]
  40237c:	ldr	x1, [x8]
  402380:	bl	402090 <fputs_unlocked@plt>
  402384:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  402388:	add	x8, x8, #0x17f
  40238c:	mov	x0, x8
  402390:	bl	402140 <gettext@plt>
  402394:	ldr	x8, [sp, #16]
  402398:	ldr	x1, [x8]
  40239c:	bl	402090 <fputs_unlocked@plt>
  4023a0:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  4023a4:	add	x8, x8, #0x200
  4023a8:	mov	x0, x8
  4023ac:	bl	402140 <gettext@plt>
  4023b0:	ldr	x8, [sp, #16]
  4023b4:	ldr	x1, [x8]
  4023b8:	bl	402090 <fputs_unlocked@plt>
  4023bc:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  4023c0:	add	x8, x8, #0x2e0
  4023c4:	mov	x0, x8
  4023c8:	bl	402140 <gettext@plt>
  4023cc:	ldr	x8, [sp, #16]
  4023d0:	ldr	x1, [x8]
  4023d4:	bl	402090 <fputs_unlocked@plt>
  4023d8:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  4023dc:	add	x8, x8, #0x30d
  4023e0:	mov	x0, x8
  4023e4:	bl	402140 <gettext@plt>
  4023e8:	ldr	x8, [sp, #16]
  4023ec:	ldr	x1, [x8]
  4023f0:	bl	402090 <fputs_unlocked@plt>
  4023f4:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  4023f8:	add	x8, x8, #0x343
  4023fc:	mov	x0, x8
  402400:	bl	402474 <__fxstatat@plt+0x304>
  402404:	bl	4024a8 <__fxstatat@plt+0x338>
  402408:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  40240c:	add	x0, x0, #0x346
  402410:	bl	402140 <gettext@plt>
  402414:	ldr	x8, [sp, #16]
  402418:	ldr	x1, [x8]
  40241c:	bl	402090 <fputs_unlocked@plt>
  402420:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  402424:	add	x8, x8, #0x422
  402428:	mov	x0, x8
  40242c:	bl	4024e4 <__fxstatat@plt+0x374>
  402430:	ldur	w0, [x29, #-4]
  402434:	bl	401c80 <exit@plt>
  402438:	sub	sp, sp, #0x20
  40243c:	stp	x29, x30, [sp, #16]
  402440:	add	x29, sp, #0x10
  402444:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  402448:	add	x0, x0, #0x561
  40244c:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  402450:	add	x8, x8, #0x5b8
  402454:	str	x8, [sp, #8]
  402458:	bl	402140 <gettext@plt>
  40245c:	ldr	x8, [sp, #8]
  402460:	ldr	x1, [x8]
  402464:	bl	402090 <fputs_unlocked@plt>
  402468:	ldp	x29, x30, [sp, #16]
  40246c:	add	sp, sp, #0x20
  402470:	ret
  402474:	sub	sp, sp, #0x20
  402478:	stp	x29, x30, [sp, #16]
  40247c:	add	x29, sp, #0x10
  402480:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  402484:	add	x8, x8, #0x5ac
  402488:	str	x0, [sp, #8]
  40248c:	mov	x0, x8
  402490:	bl	402140 <gettext@plt>
  402494:	ldr	x1, [sp, #8]
  402498:	bl	4020e0 <printf@plt>
  40249c:	ldp	x29, x30, [sp, #16]
  4024a0:	add	sp, sp, #0x20
  4024a4:	ret
  4024a8:	sub	sp, sp, #0x20
  4024ac:	stp	x29, x30, [sp, #16]
  4024b0:	add	x29, sp, #0x10
  4024b4:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  4024b8:	add	x0, x0, #0x68b
  4024bc:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  4024c0:	add	x8, x8, #0x5b8
  4024c4:	str	x8, [sp, #8]
  4024c8:	bl	402140 <gettext@plt>
  4024cc:	ldr	x8, [sp, #8]
  4024d0:	ldr	x1, [x8]
  4024d4:	bl	402090 <fputs_unlocked@plt>
  4024d8:	ldp	x29, x30, [sp, #16]
  4024dc:	add	sp, sp, #0x20
  4024e0:	ret
  4024e4:	sub	sp, sp, #0xb0
  4024e8:	stp	x29, x30, [sp, #160]
  4024ec:	add	x29, sp, #0xa0
  4024f0:	adrp	x1, 412000 <__fxstatat@plt+0xfe90>
  4024f4:	add	x1, x1, #0xcc0
  4024f8:	mov	x2, #0x70                  	// #112
  4024fc:	add	x8, sp, #0x28
  402500:	stur	x0, [x29, #-8]
  402504:	mov	x0, x8
  402508:	str	x8, [sp, #8]
  40250c:	bl	401c10 <memcpy@plt>
  402510:	ldur	x8, [x29, #-8]
  402514:	str	x8, [sp, #32]
  402518:	ldr	x8, [sp, #8]
  40251c:	str	x8, [sp, #24]
  402520:	ldr	x8, [sp, #24]
  402524:	ldr	x8, [x8]
  402528:	mov	w9, #0x0                   	// #0
  40252c:	str	w9, [sp, #4]
  402530:	cbz	x8, 402554 <__fxstatat@plt+0x3e4>
  402534:	ldur	x0, [x29, #-8]
  402538:	ldr	x8, [sp, #24]
  40253c:	ldr	x1, [x8]
  402540:	bl	401f50 <strcmp@plt>
  402544:	cmp	w0, #0x0
  402548:	cset	w9, eq  // eq = none
  40254c:	eor	w9, w9, #0x1
  402550:	str	w9, [sp, #4]
  402554:	ldr	w8, [sp, #4]
  402558:	tbnz	w8, #0, 402560 <__fxstatat@plt+0x3f0>
  40255c:	b	402570 <__fxstatat@plt+0x400>
  402560:	ldr	x8, [sp, #24]
  402564:	add	x8, x8, #0x10
  402568:	str	x8, [sp, #24]
  40256c:	b	402520 <__fxstatat@plt+0x3b0>
  402570:	ldr	x8, [sp, #24]
  402574:	ldr	x8, [x8, #8]
  402578:	cbz	x8, 402588 <__fxstatat@plt+0x418>
  40257c:	ldr	x8, [sp, #24]
  402580:	ldr	x8, [x8, #8]
  402584:	str	x8, [sp, #32]
  402588:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  40258c:	add	x0, x0, #0x7be
  402590:	bl	402140 <gettext@plt>
  402594:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  402598:	add	x1, x1, #0x485
  40259c:	adrp	x2, 413000 <__fxstatat@plt+0x10e90>
  4025a0:	add	x2, x2, #0x7d5
  4025a4:	bl	4020e0 <printf@plt>
  4025a8:	mov	w8, #0x5                   	// #5
  4025ac:	mov	w0, w8
  4025b0:	mov	x9, xzr
  4025b4:	mov	x1, x9
  4025b8:	bl	402160 <setlocale@plt>
  4025bc:	str	x0, [sp, #16]
  4025c0:	ldr	x9, [sp, #16]
  4025c4:	cbz	x9, 4025fc <__fxstatat@plt+0x48c>
  4025c8:	ldr	x0, [sp, #16]
  4025cc:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  4025d0:	add	x1, x1, #0x7fd
  4025d4:	mov	x2, #0x3                   	// #3
  4025d8:	bl	401df0 <strncmp@plt>
  4025dc:	cbz	w0, 4025fc <__fxstatat@plt+0x48c>
  4025e0:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  4025e4:	add	x0, x0, #0x801
  4025e8:	bl	402140 <gettext@plt>
  4025ec:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  4025f0:	add	x8, x8, #0x5b8
  4025f4:	ldr	x1, [x8]
  4025f8:	bl	402090 <fputs_unlocked@plt>
  4025fc:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  402600:	add	x0, x0, #0x848
  402604:	bl	402140 <gettext@plt>
  402608:	ldur	x2, [x29, #-8]
  40260c:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  402610:	add	x1, x1, #0x7d5
  402614:	bl	4020e0 <printf@plt>
  402618:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  40261c:	add	x8, x8, #0x863
  402620:	mov	x0, x8
  402624:	bl	402140 <gettext@plt>
  402628:	ldr	x1, [sp, #32]
  40262c:	ldr	x8, [sp, #32]
  402630:	ldur	x9, [x29, #-8]
  402634:	adrp	x10, 414000 <__fxstatat@plt+0x11e90>
  402638:	add	x10, x10, #0x4f6
  40263c:	adrp	x11, 413000 <__fxstatat@plt+0x10e90>
  402640:	add	x11, x11, #0x77b
  402644:	cmp	x8, x9
  402648:	csel	x2, x11, x10, eq  // eq = none
  40264c:	bl	4020e0 <printf@plt>
  402650:	ldp	x29, x30, [sp, #160]
  402654:	add	sp, sp, #0xb0
  402658:	ret
  40265c:	stp	x29, x30, [sp, #-96]!
  402660:	stp	x28, x27, [sp, #16]
  402664:	stp	x26, x25, [sp, #32]
  402668:	stp	x24, x23, [sp, #48]
  40266c:	stp	x22, x21, [sp, #64]
  402670:	stp	x20, x19, [sp, #80]
  402674:	mov	x29, sp
  402678:	sub	sp, sp, #0x1c0
  40267c:	mov	w8, #0x6                   	// #6
  402680:	adrp	x9, 414000 <__fxstatat@plt+0x11e90>
  402684:	add	x9, x9, #0x4f6
  402688:	adrp	x10, 413000 <__fxstatat@plt+0x10e90>
  40268c:	add	x10, x10, #0x489
  402690:	adrp	x11, 413000 <__fxstatat@plt+0x10e90>
  402694:	add	x11, x11, #0x425
  402698:	adrp	x12, 407000 <__fxstatat@plt+0x4e90>
  40269c:	add	x12, x12, #0x640
  4026a0:	mov	x13, xzr
  4026a4:	adrp	x14, 425000 <__fxstatat@plt+0x22e90>
  4026a8:	add	x14, x14, #0x5d0
  4026ac:	adrp	x15, 425000 <__fxstatat@plt+0x22e90>
  4026b0:	add	x15, x15, #0x5d8
  4026b4:	mov	w16, #0x0                   	// #0
  4026b8:	adrp	x17, 425000 <__fxstatat@plt+0x22e90>
  4026bc:	add	x17, x17, #0x5e0
  4026c0:	adrp	x18, 425000 <__fxstatat@plt+0x22e90>
  4026c4:	add	x18, x18, #0x5e1
  4026c8:	mov	w2, #0xffffffff            	// #-1
  4026cc:	adrp	x3, 425000 <__fxstatat@plt+0x22e90>
  4026d0:	add	x3, x3, #0x5e4
  4026d4:	adrp	x4, 425000 <__fxstatat@plt+0x22e90>
  4026d8:	add	x4, x4, #0x5e8
  4026dc:	adrp	x5, 425000 <__fxstatat@plt+0x22e90>
  4026e0:	add	x5, x5, #0x5e9
  4026e4:	adrp	x6, 425000 <__fxstatat@plt+0x22e90>
  4026e8:	add	x6, x6, #0x5ec
  4026ec:	adrp	x7, 425000 <__fxstatat@plt+0x22e90>
  4026f0:	add	x7, x7, #0x5f0
  4026f4:	mov	x19, #0x1                   	// #1
  4026f8:	adrp	x20, 425000 <__fxstatat@plt+0x22e90>
  4026fc:	add	x20, x20, #0x5f8
  402700:	adrp	x21, 413000 <__fxstatat@plt+0x10e90>
  402704:	add	x21, x21, #0x437
  402708:	adrp	x22, 425000 <__fxstatat@plt+0x22e90>
  40270c:	add	x22, x22, #0x638
  402710:	adrp	x23, 425000 <__fxstatat@plt+0x22e90>
  402714:	add	x23, x23, #0x5a8
  402718:	adrp	x24, 413000 <__fxstatat@plt+0x10e90>
  40271c:	add	x24, x24, #0x476
  402720:	adrp	x25, 425000 <__fxstatat@plt+0x22e90>
  402724:	add	x25, x25, #0x63d
  402728:	adrp	x26, 425000 <__fxstatat@plt+0x22e90>
  40272c:	add	x26, x26, #0x630
  402730:	adrp	x27, 425000 <__fxstatat@plt+0x22e90>
  402734:	add	x27, x27, #0x63c
  402738:	adrp	x28, 425000 <__fxstatat@plt+0x22e90>
  40273c:	add	x28, x28, #0x5b0
  402740:	adrp	x30, 425000 <__fxstatat@plt+0x22e90>
  402744:	add	x30, x30, #0x2d0
  402748:	stur	wzr, [x29, #-12]
  40274c:	stur	w0, [x29, #-16]
  402750:	stur	x1, [x29, #-24]
  402754:	ldur	x1, [x29, #-24]
  402758:	ldr	x0, [x1]
  40275c:	stur	w8, [x29, #-112]
  402760:	stur	x9, [x29, #-120]
  402764:	stur	x10, [x29, #-128]
  402768:	stur	x11, [x29, #-136]
  40276c:	stur	x12, [x29, #-144]
  402770:	stur	x13, [x29, #-152]
  402774:	stur	x14, [x29, #-160]
  402778:	stur	x15, [x29, #-168]
  40277c:	stur	w16, [x29, #-172]
  402780:	stur	x17, [x29, #-184]
  402784:	stur	x18, [x29, #-192]
  402788:	stur	w2, [x29, #-196]
  40278c:	stur	x3, [x29, #-208]
  402790:	stur	x4, [x29, #-216]
  402794:	str	x5, [sp, #224]
  402798:	str	x6, [sp, #216]
  40279c:	str	x7, [sp, #208]
  4027a0:	str	x19, [sp, #200]
  4027a4:	str	x20, [sp, #192]
  4027a8:	str	x21, [sp, #184]
  4027ac:	str	x22, [sp, #176]
  4027b0:	str	x23, [sp, #168]
  4027b4:	str	x24, [sp, #160]
  4027b8:	str	x25, [sp, #152]
  4027bc:	str	x26, [sp, #144]
  4027c0:	str	x27, [sp, #136]
  4027c4:	str	x28, [sp, #128]
  4027c8:	str	x30, [sp, #120]
  4027cc:	bl	40b190 <__fxstatat@plt+0x9020>
  4027d0:	ldur	w0, [x29, #-112]
  4027d4:	ldur	x1, [x29, #-120]
  4027d8:	bl	402160 <setlocale@plt>
  4027dc:	ldur	x9, [x29, #-128]
  4027e0:	mov	x0, x9
  4027e4:	ldur	x1, [x29, #-136]
  4027e8:	bl	401e00 <bindtextdomain@plt>
  4027ec:	ldur	x9, [x29, #-128]
  4027f0:	mov	x0, x9
  4027f4:	bl	401f30 <textdomain@plt>
  4027f8:	ldur	x9, [x29, #-144]
  4027fc:	mov	x0, x9
  402800:	bl	4129e0 <__fxstatat@plt+0x10870>
  402804:	ldur	x9, [x29, #-152]
  402808:	ldur	x10, [x29, #-160]
  40280c:	str	x9, [x10]
  402810:	ldur	x11, [x29, #-168]
  402814:	str	x9, [x11]
  402818:	ldur	w8, [x29, #-172]
  40281c:	ldur	x12, [x29, #-184]
  402820:	strb	w8, [x12]
  402824:	ldur	x13, [x29, #-192]
  402828:	strb	w8, [x13]
  40282c:	ldur	w16, [x29, #-196]
  402830:	ldur	x14, [x29, #-208]
  402834:	str	w16, [x14]
  402838:	ldur	x15, [x29, #-216]
  40283c:	strb	w8, [x15]
  402840:	ldr	x17, [sp, #224]
  402844:	strb	w8, [x17]
  402848:	ldr	x18, [sp, #216]
  40284c:	str	wzr, [x18]
  402850:	ldr	x1, [sp, #208]
  402854:	strb	w8, [x1]
  402858:	ldr	x3, [sp, #200]
  40285c:	ldr	x4, [sp, #192]
  402860:	str	x3, [x4]
  402864:	sturb	w8, [x29, #-33]
  402868:	ldr	x5, [sp, #184]
  40286c:	mov	x0, x5
  402870:	bl	402140 <gettext@plt>
  402874:	stur	x0, [x29, #-48]
  402878:	sub	x4, x29, #0x34
  40287c:	mov	w8, #0xffffffff            	// #-1
  402880:	stur	w8, [x29, #-52]
  402884:	ldur	w0, [x29, #-16]
  402888:	ldur	x1, [x29, #-24]
  40288c:	adrp	x2, 413000 <__fxstatat@plt+0x10e90>
  402890:	add	x2, x2, #0x460
  402894:	adrp	x3, 412000 <__fxstatat@plt+0xfe90>
  402898:	add	x3, x3, #0xaa0
  40289c:	str	w8, [sp, #116]
  4028a0:	bl	401f40 <getopt_long@plt>
  4028a4:	stur	w0, [x29, #-56]
  4028a8:	ldur	w8, [x29, #-56]
  4028ac:	ldr	w9, [sp, #116]
  4028b0:	cmp	w8, w9
  4028b4:	b.ne	4028bc <__fxstatat@plt+0x74c>  // b.any
  4028b8:	b	402d48 <__fxstatat@plt+0xbd8>
  4028bc:	ldur	w8, [x29, #-56]
  4028c0:	mov	w9, #0xfffffffd            	// #-3
  4028c4:	cmp	w8, w9
  4028c8:	str	w8, [sp, #112]
  4028cc:	b.eq	402ce4 <__fxstatat@plt+0xb74>  // b.none
  4028d0:	b	4028d4 <__fxstatat@plt+0x764>
  4028d4:	mov	w8, #0xfffffffe            	// #-2
  4028d8:	ldr	w9, [sp, #112]
  4028dc:	cmp	w9, w8
  4028e0:	b.eq	402cd8 <__fxstatat@plt+0xb68>  // b.none
  4028e4:	b	4028e8 <__fxstatat@plt+0x778>
  4028e8:	ldr	w8, [sp, #112]
  4028ec:	cmp	w8, #0x42
  4028f0:	b.eq	402a18 <__fxstatat@plt+0x8a8>  // b.none
  4028f4:	b	4028f8 <__fxstatat@plt+0x788>
  4028f8:	ldr	w8, [sp, #112]
  4028fc:	cmp	w8, #0x46
  402900:	b.eq	402bcc <__fxstatat@plt+0xa5c>  // b.none
  402904:	b	402908 <__fxstatat@plt+0x798>
  402908:	ldr	w8, [sp, #112]
  40290c:	cmp	w8, #0x48
  402910:	b.eq	402ac4 <__fxstatat@plt+0x954>  // b.none
  402914:	b	402918 <__fxstatat@plt+0x7a8>
  402918:	ldr	w8, [sp, #112]
  40291c:	cmp	w8, #0x50
  402920:	b.eq	402b68 <__fxstatat@plt+0x9f8>  // b.none
  402924:	b	402928 <__fxstatat@plt+0x7b8>
  402928:	ldr	w8, [sp, #112]
  40292c:	cmp	w8, #0x54
  402930:	b.eq	402b20 <__fxstatat@plt+0x9b0>  // b.none
  402934:	b	402938 <__fxstatat@plt+0x7c8>
  402938:	ldr	w8, [sp, #112]
  40293c:	cmp	w8, #0x61
  402940:	b.eq	402a08 <__fxstatat@plt+0x898>  // b.none
  402944:	b	402948 <__fxstatat@plt+0x7d8>
  402948:	ldr	w8, [sp, #112]
  40294c:	cmp	w8, #0x68
  402950:	b.eq	402aa8 <__fxstatat@plt+0x938>  // b.none
  402954:	b	402958 <__fxstatat@plt+0x7e8>
  402958:	ldr	w8, [sp, #112]
  40295c:	cmp	w8, #0x69
  402960:	b.eq	402a60 <__fxstatat@plt+0x8f0>  // b.none
  402964:	b	402968 <__fxstatat@plt+0x7f8>
  402968:	ldr	w8, [sp, #112]
  40296c:	cmp	w8, #0x6b
  402970:	b.eq	402ae0 <__fxstatat@plt+0x970>  // b.none
  402974:	b	402978 <__fxstatat@plt+0x808>
  402978:	ldr	w8, [sp, #112]
  40297c:	cmp	w8, #0x6c
  402980:	b.eq	402af8 <__fxstatat@plt+0x988>  // b.none
  402984:	b	402988 <__fxstatat@plt+0x818>
  402988:	ldr	w8, [sp, #112]
  40298c:	cmp	w8, #0x6d
  402990:	b.eq	402b08 <__fxstatat@plt+0x998>  // b.none
  402994:	b	402998 <__fxstatat@plt+0x828>
  402998:	ldr	w8, [sp, #112]
  40299c:	cmp	w8, #0x74
  4029a0:	b.eq	402bcc <__fxstatat@plt+0xa5c>  // b.none
  4029a4:	b	4029a8 <__fxstatat@plt+0x838>
  4029a8:	ldr	w8, [sp, #112]
  4029ac:	cmp	w8, #0x76
  4029b0:	b.eq	402bdc <__fxstatat@plt+0xa6c>  // b.none
  4029b4:	b	4029b8 <__fxstatat@plt+0x848>
  4029b8:	ldr	w8, [sp, #112]
  4029bc:	cmp	w8, #0x78
  4029c0:	b.eq	402be0 <__fxstatat@plt+0xa70>  // b.none
  4029c4:	b	4029c8 <__fxstatat@plt+0x858>
  4029c8:	ldr	w8, [sp, #112]
  4029cc:	cmp	w8, #0x100
  4029d0:	b.eq	402bbc <__fxstatat@plt+0xa4c>  // b.none
  4029d4:	b	4029d8 <__fxstatat@plt+0x868>
  4029d8:	ldr	w8, [sp, #112]
  4029dc:	cmp	w8, #0x101
  4029e0:	b.eq	402bac <__fxstatat@plt+0xa3c>  // b.none
  4029e4:	b	4029e8 <__fxstatat@plt+0x878>
  4029e8:	ldr	w8, [sp, #112]
  4029ec:	cmp	w8, #0x102
  4029f0:	b.eq	402cc8 <__fxstatat@plt+0xb58>  // b.none
  4029f4:	b	4029f8 <__fxstatat@plt+0x888>
  4029f8:	ldr	w8, [sp, #112]
  4029fc:	cmp	w8, #0x103
  402a00:	b.eq	402bf0 <__fxstatat@plt+0xa80>  // b.none
  402a04:	b	402d3c <__fxstatat@plt+0xbcc>
  402a08:	mov	w8, #0x1                   	// #1
  402a0c:	ldur	x9, [x29, #-184]
  402a10:	strb	w8, [x9]
  402a14:	b	402d44 <__fxstatat@plt+0xbd4>
  402a18:	ldr	x8, [sp, #168]
  402a1c:	ldr	x0, [x8]
  402a20:	ldur	x1, [x29, #-208]
  402a24:	ldr	x2, [sp, #144]
  402a28:	bl	40a42c <__fxstatat@plt+0x82bc>
  402a2c:	stur	w0, [x29, #-60]
  402a30:	ldur	w9, [x29, #-60]
  402a34:	cbz	w9, 402a5c <__fxstatat@plt+0x8ec>
  402a38:	ldur	w0, [x29, #-60]
  402a3c:	ldur	w1, [x29, #-52]
  402a40:	ldur	w8, [x29, #-56]
  402a44:	ldr	x9, [sp, #168]
  402a48:	ldr	x4, [x9]
  402a4c:	mov	w2, w8
  402a50:	adrp	x3, 412000 <__fxstatat@plt+0xfe90>
  402a54:	add	x3, x3, #0xaa0
  402a58:	bl	40e38c <__fxstatat@plt+0xc21c>
  402a5c:	b	402d44 <__fxstatat@plt+0xbd4>
  402a60:	ldr	x8, [sp, #176]
  402a64:	ldr	w9, [x8]
  402a68:	cmp	w9, #0x4
  402a6c:	b.ne	402a98 <__fxstatat@plt+0x928>  // b.any
  402a70:	ldur	x2, [x29, #-48]
  402a74:	mov	w8, wzr
  402a78:	mov	w0, w8
  402a7c:	mov	w1, w8
  402a80:	adrp	x3, 413000 <__fxstatat@plt+0x10e90>
  402a84:	add	x3, x3, #0x473
  402a88:	ldr	x4, [sp, #160]
  402a8c:	bl	401c90 <error@plt>
  402a90:	mov	w0, #0x1                   	// #1
  402a94:	bl	40228c <__fxstatat@plt+0x11c>
  402a98:	mov	w8, #0x1                   	// #1
  402a9c:	ldr	x9, [sp, #176]
  402aa0:	str	w8, [x9]
  402aa4:	b	402d44 <__fxstatat@plt+0xbd4>
  402aa8:	mov	w8, #0xb0                  	// #176
  402aac:	ldur	x9, [x29, #-208]
  402ab0:	str	w8, [x9]
  402ab4:	mov	x10, #0x1                   	// #1
  402ab8:	ldr	x11, [sp, #144]
  402abc:	str	x10, [x11]
  402ac0:	b	402d44 <__fxstatat@plt+0xbd4>
  402ac4:	mov	w8, #0x90                  	// #144
  402ac8:	ldur	x9, [x29, #-208]
  402acc:	str	w8, [x9]
  402ad0:	mov	x10, #0x1                   	// #1
  402ad4:	ldr	x11, [sp, #144]
  402ad8:	str	x10, [x11]
  402adc:	b	402d44 <__fxstatat@plt+0xbd4>
  402ae0:	ldur	x8, [x29, #-208]
  402ae4:	str	wzr, [x8]
  402ae8:	mov	x9, #0x400                 	// #1024
  402aec:	ldr	x10, [sp, #144]
  402af0:	str	x9, [x10]
  402af4:	b	402d44 <__fxstatat@plt+0xbd4>
  402af8:	mov	w8, #0x1                   	// #1
  402afc:	ldr	x9, [sp, #136]
  402b00:	strb	w8, [x9]
  402b04:	b	402d44 <__fxstatat@plt+0xbd4>
  402b08:	ldur	x8, [x29, #-208]
  402b0c:	str	wzr, [x8]
  402b10:	mov	x9, #0x100000              	// #1048576
  402b14:	ldr	x10, [sp, #144]
  402b18:	str	x9, [x10]
  402b1c:	b	402d44 <__fxstatat@plt+0xbd4>
  402b20:	ldr	x8, [sp, #176]
  402b24:	ldr	w9, [x8]
  402b28:	cmp	w9, #0x4
  402b2c:	b.ne	402b58 <__fxstatat@plt+0x9e8>  // b.any
  402b30:	ldur	x2, [x29, #-48]
  402b34:	mov	w8, wzr
  402b38:	mov	w0, w8
  402b3c:	mov	w1, w8
  402b40:	adrp	x3, 413000 <__fxstatat@plt+0x10e90>
  402b44:	add	x3, x3, #0x47f
  402b48:	ldr	x4, [sp, #160]
  402b4c:	bl	401c90 <error@plt>
  402b50:	mov	w0, #0x1                   	// #1
  402b54:	bl	40228c <__fxstatat@plt+0x11c>
  402b58:	mov	w8, #0x1                   	// #1
  402b5c:	ldur	x9, [x29, #-216]
  402b60:	strb	w8, [x9]
  402b64:	b	402d44 <__fxstatat@plt+0xbd4>
  402b68:	ldr	x8, [sp, #176]
  402b6c:	ldr	w9, [x8]
  402b70:	cmp	w9, #0x4
  402b74:	b.ne	402ba0 <__fxstatat@plt+0xa30>  // b.any
  402b78:	ldur	x2, [x29, #-48]
  402b7c:	mov	w8, wzr
  402b80:	mov	w0, w8
  402b84:	mov	w1, w8
  402b88:	adrp	x3, 413000 <__fxstatat@plt+0x10e90>
  402b8c:	add	x3, x3, #0x482
  402b90:	ldr	x4, [sp, #160]
  402b94:	bl	401c90 <error@plt>
  402b98:	mov	w0, #0x1                   	// #1
  402b9c:	bl	40228c <__fxstatat@plt+0x11c>
  402ba0:	mov	w8, #0x1                   	// #1
  402ba4:	sturb	w8, [x29, #-33]
  402ba8:	b	402d44 <__fxstatat@plt+0xbd4>
  402bac:	mov	w8, #0x1                   	// #1
  402bb0:	ldr	x9, [sp, #152]
  402bb4:	strb	w8, [x9]
  402bb8:	b	402d44 <__fxstatat@plt+0xbd4>
  402bbc:	mov	w8, #0x0                   	// #0
  402bc0:	ldr	x9, [sp, #152]
  402bc4:	strb	w8, [x9]
  402bc8:	b	402d44 <__fxstatat@plt+0xbd4>
  402bcc:	ldr	x8, [sp, #168]
  402bd0:	ldr	x0, [x8]
  402bd4:	bl	4033b0 <__fxstatat@plt+0x1240>
  402bd8:	b	402d44 <__fxstatat@plt+0xbd4>
  402bdc:	b	402d44 <__fxstatat@plt+0xbd4>
  402be0:	ldr	x8, [sp, #168]
  402be4:	ldr	x0, [x8]
  402be8:	bl	40340c <__fxstatat@plt+0x129c>
  402bec:	b	402d44 <__fxstatat@plt+0xbd4>
  402bf0:	ldr	x8, [sp, #176]
  402bf4:	ldr	w9, [x8]
  402bf8:	cmp	w9, #0x1
  402bfc:	b.ne	402c28 <__fxstatat@plt+0xab8>  // b.any
  402c00:	ldur	x2, [x29, #-48]
  402c04:	mov	w8, wzr
  402c08:	mov	w0, w8
  402c0c:	mov	w1, w8
  402c10:	adrp	x3, 413000 <__fxstatat@plt+0x10e90>
  402c14:	add	x3, x3, #0x473
  402c18:	ldr	x4, [sp, #160]
  402c1c:	bl	401c90 <error@plt>
  402c20:	mov	w0, #0x1                   	// #1
  402c24:	bl	40228c <__fxstatat@plt+0x11c>
  402c28:	ldurb	w8, [x29, #-33]
  402c2c:	tbnz	w8, #0, 402c34 <__fxstatat@plt+0xac4>
  402c30:	b	402c68 <__fxstatat@plt+0xaf8>
  402c34:	ldr	x8, [sp, #176]
  402c38:	ldr	w9, [x8]
  402c3c:	cbnz	w9, 402c68 <__fxstatat@plt+0xaf8>
  402c40:	ldur	x2, [x29, #-48]
  402c44:	mov	w8, wzr
  402c48:	mov	w0, w8
  402c4c:	mov	w1, w8
  402c50:	adrp	x3, 413000 <__fxstatat@plt+0x10e90>
  402c54:	add	x3, x3, #0x482
  402c58:	ldr	x4, [sp, #160]
  402c5c:	bl	401c90 <error@plt>
  402c60:	mov	w0, #0x1                   	// #1
  402c64:	bl	40228c <__fxstatat@plt+0x11c>
  402c68:	ldur	x8, [x29, #-216]
  402c6c:	ldrb	w9, [x8]
  402c70:	tbnz	w9, #0, 402c78 <__fxstatat@plt+0xb08>
  402c74:	b	402ca0 <__fxstatat@plt+0xb30>
  402c78:	ldur	x2, [x29, #-48]
  402c7c:	mov	w8, wzr
  402c80:	mov	w0, w8
  402c84:	mov	w1, w8
  402c88:	adrp	x3, 413000 <__fxstatat@plt+0x10e90>
  402c8c:	add	x3, x3, #0x47f
  402c90:	ldr	x4, [sp, #160]
  402c94:	bl	401c90 <error@plt>
  402c98:	mov	w0, #0x1                   	// #1
  402c9c:	bl	40228c <__fxstatat@plt+0x11c>
  402ca0:	mov	w8, #0x4                   	// #4
  402ca4:	ldr	x9, [sp, #176]
  402ca8:	str	w8, [x9]
  402cac:	ldr	x10, [sp, #168]
  402cb0:	ldr	x11, [x10]
  402cb4:	cbz	x11, 402cc4 <__fxstatat@plt+0xb54>
  402cb8:	ldr	x8, [sp, #168]
  402cbc:	ldr	x0, [x8]
  402cc0:	bl	403468 <__fxstatat@plt+0x12f8>
  402cc4:	b	402d44 <__fxstatat@plt+0xbd4>
  402cc8:	mov	w8, #0x1                   	// #1
  402ccc:	ldr	x9, [sp, #208]
  402cd0:	strb	w8, [x9]
  402cd4:	b	402d44 <__fxstatat@plt+0xbd4>
  402cd8:	mov	w8, wzr
  402cdc:	mov	w0, w8
  402ce0:	bl	40228c <__fxstatat@plt+0x11c>
  402ce4:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  402ce8:	add	x8, x8, #0x5b8
  402cec:	ldr	x0, [x8]
  402cf0:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  402cf4:	add	x8, x8, #0x520
  402cf8:	ldr	x3, [x8]
  402cfc:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  402d00:	add	x1, x1, #0x422
  402d04:	adrp	x2, 413000 <__fxstatat@plt+0x10e90>
  402d08:	add	x2, x2, #0x485
  402d0c:	adrp	x4, 413000 <__fxstatat@plt+0x10e90>
  402d10:	add	x4, x4, #0x493
  402d14:	adrp	x5, 413000 <__fxstatat@plt+0x10e90>
  402d18:	add	x5, x5, #0x4a5
  402d1c:	adrp	x6, 413000 <__fxstatat@plt+0x10e90>
  402d20:	add	x6, x6, #0x4b5
  402d24:	mov	x8, xzr
  402d28:	mov	x7, x8
  402d2c:	bl	40ddec <__fxstatat@plt+0xbc7c>
  402d30:	mov	w9, wzr
  402d34:	mov	w0, w9
  402d38:	bl	401c80 <exit@plt>
  402d3c:	mov	w0, #0x1                   	// #1
  402d40:	bl	40228c <__fxstatat@plt+0x11c>
  402d44:	b	402878 <__fxstatat@plt+0x708>
  402d48:	ldur	x8, [x29, #-208]
  402d4c:	ldr	w9, [x8]
  402d50:	mov	w10, #0xffffffff            	// #-1
  402d54:	cmp	w9, w10
  402d58:	b.ne	402db8 <__fxstatat@plt+0xc48>  // b.any
  402d5c:	ldurb	w8, [x29, #-33]
  402d60:	tbnz	w8, #0, 402d68 <__fxstatat@plt+0xbf8>
  402d64:	b	402da0 <__fxstatat@plt+0xc30>
  402d68:	ldur	x8, [x29, #-208]
  402d6c:	str	wzr, [x8]
  402d70:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  402d74:	add	x0, x0, #0x4c1
  402d78:	bl	402120 <getenv@plt>
  402d7c:	mov	w9, #0x400                 	// #1024
  402d80:	mov	w10, #0x200                 	// #512
  402d84:	cmp	x0, #0x0
  402d88:	csel	w9, w10, w9, ne  // ne = any
  402d8c:	mov	w0, w9
  402d90:	sxtw	x8, w0
  402d94:	ldr	x11, [sp, #144]
  402d98:	str	x8, [x11]
  402d9c:	b	402db8 <__fxstatat@plt+0xc48>
  402da0:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  402da4:	add	x0, x0, #0x4d1
  402da8:	bl	402120 <getenv@plt>
  402dac:	ldur	x1, [x29, #-208]
  402db0:	ldr	x2, [sp, #144]
  402db4:	bl	40a42c <__fxstatat@plt+0x82bc>
  402db8:	ldr	x8, [sp, #176]
  402dbc:	ldr	w9, [x8]
  402dc0:	cmp	w9, #0x1
  402dc4:	b.eq	402dd8 <__fxstatat@plt+0xc68>  // b.none
  402dc8:	ldr	x8, [sp, #176]
  402dcc:	ldr	w9, [x8]
  402dd0:	cmp	w9, #0x4
  402dd4:	b.ne	402ddc <__fxstatat@plt+0xc6c>  // b.any
  402dd8:	b	402e14 <__fxstatat@plt+0xca4>
  402ddc:	ldur	x8, [x29, #-208]
  402de0:	ldr	w9, [x8]
  402de4:	and	w9, w9, #0x10
  402de8:	cbz	w9, 402dfc <__fxstatat@plt+0xc8c>
  402dec:	mov	w8, #0x2                   	// #2
  402df0:	ldr	x9, [sp, #176]
  402df4:	str	w8, [x9]
  402df8:	b	402e14 <__fxstatat@plt+0xca4>
  402dfc:	ldurb	w8, [x29, #-33]
  402e00:	tbnz	w8, #0, 402e08 <__fxstatat@plt+0xc98>
  402e04:	b	402e14 <__fxstatat@plt+0xca4>
  402e08:	mov	w8, #0x3                   	// #3
  402e0c:	ldr	x9, [sp, #176]
  402e10:	str	w8, [x9]
  402e14:	mov	w8, #0x0                   	// #0
  402e18:	sturb	w8, [x29, #-61]
  402e1c:	ldur	x9, [x29, #-160]
  402e20:	ldr	x10, [x9]
  402e24:	stur	x10, [x29, #-72]
  402e28:	ldur	x8, [x29, #-72]
  402e2c:	cbz	x8, 402ec4 <__fxstatat@plt+0xd54>
  402e30:	ldur	x8, [x29, #-168]
  402e34:	ldr	x9, [x8]
  402e38:	stur	x9, [x29, #-80]
  402e3c:	ldur	x8, [x29, #-80]
  402e40:	cbz	x8, 402eb4 <__fxstatat@plt+0xd44>
  402e44:	ldur	x8, [x29, #-72]
  402e48:	ldr	x0, [x8]
  402e4c:	ldur	x8, [x29, #-80]
  402e50:	ldr	x1, [x8]
  402e54:	bl	401f50 <strcmp@plt>
  402e58:	cbnz	w0, 402ea4 <__fxstatat@plt+0xd34>
  402e5c:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  402e60:	add	x0, x0, #0x4df
  402e64:	bl	402140 <gettext@plt>
  402e68:	ldur	x8, [x29, #-72]
  402e6c:	ldr	x8, [x8]
  402e70:	str	x0, [sp, #104]
  402e74:	mov	x0, x8
  402e78:	bl	40d370 <__fxstatat@plt+0xb200>
  402e7c:	mov	w9, wzr
  402e80:	str	x0, [sp, #96]
  402e84:	mov	w0, w9
  402e88:	mov	w1, w9
  402e8c:	ldr	x2, [sp, #104]
  402e90:	ldr	x3, [sp, #96]
  402e94:	bl	401c90 <error@plt>
  402e98:	mov	w9, #0x1                   	// #1
  402e9c:	sturb	w9, [x29, #-61]
  402ea0:	b	402eb4 <__fxstatat@plt+0xd44>
  402ea4:	ldur	x8, [x29, #-80]
  402ea8:	ldr	x8, [x8, #8]
  402eac:	stur	x8, [x29, #-80]
  402eb0:	b	402e3c <__fxstatat@plt+0xccc>
  402eb4:	ldur	x8, [x29, #-72]
  402eb8:	ldr	x8, [x8, #8]
  402ebc:	stur	x8, [x29, #-72]
  402ec0:	b	402e28 <__fxstatat@plt+0xcb8>
  402ec4:	ldurb	w8, [x29, #-61]
  402ec8:	tbnz	w8, #0, 402ed0 <__fxstatat@plt+0xd60>
  402ecc:	b	402edc <__fxstatat@plt+0xd6c>
  402ed0:	mov	w8, #0x1                   	// #1
  402ed4:	stur	w8, [x29, #-12]
  402ed8:	b	40338c <__fxstatat@plt+0x121c>
  402edc:	ldr	x8, [sp, #128]
  402ee0:	ldr	w9, [x8]
  402ee4:	mov	w10, wzr
  402ee8:	cmp	w10, w9
  402eec:	cset	w9, ge  // ge = tcont
  402ef0:	tbnz	w9, #0, 402ef8 <__fxstatat@plt+0xd88>
  402ef4:	b	402ef8 <__fxstatat@plt+0xd88>
  402ef8:	ldr	x8, [sp, #128]
  402efc:	ldr	w9, [x8]
  402f00:	ldur	w10, [x29, #-16]
  402f04:	cmp	w9, w10
  402f08:	b.ge	4030a8 <__fxstatat@plt+0xf38>  // b.tcont
  402f0c:	ldur	w8, [x29, #-16]
  402f10:	ldr	x9, [sp, #128]
  402f14:	ldr	w10, [x9]
  402f18:	subs	w8, w8, w10
  402f1c:	mov	w0, w8
  402f20:	sxtw	x0, w0
  402f24:	mov	x1, #0x80                  	// #128
  402f28:	bl	40df48 <__fxstatat@plt+0xbdd8>
  402f2c:	stur	x0, [x29, #-32]
  402f30:	ldr	x9, [sp, #128]
  402f34:	ldr	w8, [x9]
  402f38:	stur	w8, [x29, #-84]
  402f3c:	ldur	w8, [x29, #-84]
  402f40:	ldur	w9, [x29, #-16]
  402f44:	cmp	w8, w9
  402f48:	b.ge	4030a8 <__fxstatat@plt+0xf38>  // b.tcont
  402f4c:	ldur	x8, [x29, #-24]
  402f50:	ldursw	x9, [x29, #-84]
  402f54:	mov	x10, #0x8                   	// #8
  402f58:	mul	x9, x10, x9
  402f5c:	add	x8, x8, x9
  402f60:	ldr	x0, [x8]
  402f64:	ldur	x8, [x29, #-32]
  402f68:	ldur	w11, [x29, #-84]
  402f6c:	ldr	x9, [sp, #128]
  402f70:	ldr	w12, [x9]
  402f74:	subs	w11, w11, w12
  402f78:	mov	w1, w11
  402f7c:	sxtw	x10, w1
  402f80:	mov	x13, #0x80                  	// #128
  402f84:	mul	x10, x13, x10
  402f88:	add	x1, x8, x10
  402f8c:	bl	4129f0 <__fxstatat@plt+0x10880>
  402f90:	cbz	w0, 403020 <__fxstatat@plt+0xeb0>
  402f94:	bl	402100 <__errno_location@plt>
  402f98:	ldr	w1, [x0]
  402f9c:	ldur	x8, [x29, #-24]
  402fa0:	ldursw	x9, [x29, #-84]
  402fa4:	mov	x10, #0x8                   	// #8
  402fa8:	mul	x9, x10, x9
  402fac:	add	x8, x8, x9
  402fb0:	ldr	x2, [x8]
  402fb4:	mov	w11, wzr
  402fb8:	mov	w0, w11
  402fbc:	mov	w12, #0x3                   	// #3
  402fc0:	str	w1, [sp, #92]
  402fc4:	mov	w1, w12
  402fc8:	str	x10, [sp, #80]
  402fcc:	str	w11, [sp, #76]
  402fd0:	bl	40d10c <__fxstatat@plt+0xaf9c>
  402fd4:	ldr	w11, [sp, #76]
  402fd8:	str	x0, [sp, #64]
  402fdc:	mov	w0, w11
  402fe0:	ldr	w1, [sp, #92]
  402fe4:	adrp	x2, 414000 <__fxstatat@plt+0x11e90>
  402fe8:	add	x2, x2, #0xab5
  402fec:	ldr	x3, [sp, #64]
  402ff0:	bl	401c90 <error@plt>
  402ff4:	mov	w11, #0x1                   	// #1
  402ff8:	ldr	x8, [sp, #216]
  402ffc:	str	w11, [x8]
  403000:	ldur	x9, [x29, #-24]
  403004:	ldursw	x10, [x29, #-84]
  403008:	ldr	x13, [sp, #80]
  40300c:	mul	x10, x13, x10
  403010:	add	x9, x9, x10
  403014:	mov	x10, xzr
  403018:	str	x10, [x9]
  40301c:	b	403098 <__fxstatat@plt+0xf28>
  403020:	ldur	x8, [x29, #-32]
  403024:	ldur	w9, [x29, #-84]
  403028:	ldr	x10, [sp, #128]
  40302c:	ldr	w11, [x10]
  403030:	subs	w9, w9, w11
  403034:	mov	w0, w9
  403038:	sxtw	x12, w0
  40303c:	mov	x13, #0x80                  	// #128
  403040:	mul	x12, x13, x12
  403044:	add	x8, x8, x12
  403048:	ldr	w9, [x8, #16]
  40304c:	and	w9, w9, #0xf000
  403050:	cmp	w9, #0x1, lsl #12
  403054:	b.eq	403098 <__fxstatat@plt+0xf28>  // b.none
  403058:	ldur	x8, [x29, #-24]
  40305c:	ldursw	x9, [x29, #-84]
  403060:	mov	x10, #0x8                   	// #8
  403064:	mul	x9, x10, x9
  403068:	add	x8, x8, x9
  40306c:	ldr	x0, [x8]
  403070:	mov	w1, #0x100                 	// #256
  403074:	bl	401dd0 <open@plt>
  403078:	stur	w0, [x29, #-88]
  40307c:	ldur	w11, [x29, #-88]
  403080:	mov	w12, wzr
  403084:	cmp	w12, w11
  403088:	cset	w11, gt
  40308c:	tbnz	w11, #0, 403098 <__fxstatat@plt+0xf28>
  403090:	ldur	w0, [x29, #-88]
  403094:	bl	401ea0 <close@plt>
  403098:	ldur	w8, [x29, #-84]
  40309c:	add	w8, w8, #0x1
  4030a0:	stur	w8, [x29, #-84]
  4030a4:	b	402f3c <__fxstatat@plt+0xdcc>
  4030a8:	ldur	x8, [x29, #-160]
  4030ac:	ldr	x9, [x8]
  4030b0:	mov	w10, #0x1                   	// #1
  4030b4:	str	w10, [sp, #60]
  4030b8:	cbnz	x9, 403104 <__fxstatat@plt+0xf94>
  4030bc:	ldur	x8, [x29, #-168]
  4030c0:	ldr	x9, [x8]
  4030c4:	mov	w10, #0x1                   	// #1
  4030c8:	str	w10, [sp, #60]
  4030cc:	cbnz	x9, 403104 <__fxstatat@plt+0xf94>
  4030d0:	ldur	x8, [x29, #-216]
  4030d4:	ldrb	w9, [x8]
  4030d8:	mov	w10, #0x1                   	// #1
  4030dc:	str	w10, [sp, #60]
  4030e0:	tbnz	w9, #0, 403104 <__fxstatat@plt+0xf94>
  4030e4:	ldr	x8, [sp, #120]
  4030e8:	ldrb	w9, [x8, #92]
  4030ec:	mov	w10, #0x1                   	// #1
  4030f0:	str	w10, [sp, #60]
  4030f4:	tbnz	w9, #0, 403104 <__fxstatat@plt+0xf94>
  4030f8:	ldr	x8, [sp, #136]
  4030fc:	ldrb	w9, [x8]
  403100:	str	w9, [sp, #60]
  403104:	ldr	w8, [sp, #60]
  403108:	and	w0, w8, #0x1
  40310c:	bl	40f268 <__fxstatat@plt+0xd0f8>
  403110:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  403114:	add	x9, x9, #0x640
  403118:	str	x0, [x9]
  40311c:	ldr	x9, [x9]
  403120:	cbnz	x9, 4031f0 <__fxstatat@plt+0x1080>
  403124:	stur	wzr, [x29, #-92]
  403128:	ldr	x8, [sp, #128]
  40312c:	ldr	w9, [x8]
  403130:	ldur	w10, [x29, #-16]
  403134:	cmp	w9, w10
  403138:	b.ge	40316c <__fxstatat@plt+0xffc>  // b.tcont
  40313c:	ldur	x8, [x29, #-184]
  403140:	ldrb	w9, [x8]
  403144:	tbnz	w9, #0, 40316c <__fxstatat@plt+0xffc>
  403148:	ldr	x8, [sp, #136]
  40314c:	ldrb	w9, [x8]
  403150:	tbnz	w9, #0, 40316c <__fxstatat@plt+0xffc>
  403154:	ldur	x8, [x29, #-160]
  403158:	ldr	x9, [x8]
  40315c:	cbnz	x9, 40316c <__fxstatat@plt+0xffc>
  403160:	ldur	x8, [x29, #-168]
  403164:	ldr	x9, [x8]
  403168:	cbz	x9, 403174 <__fxstatat@plt+0x1004>
  40316c:	mov	w8, #0x1                   	// #1
  403170:	stur	w8, [x29, #-92]
  403174:	ldur	w8, [x29, #-92]
  403178:	cbnz	w8, 403190 <__fxstatat@plt+0x1020>
  40317c:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  403180:	add	x0, x0, #0x50e
  403184:	bl	402140 <gettext@plt>
  403188:	str	x0, [sp, #48]
  40318c:	b	40319c <__fxstatat@plt+0x102c>
  403190:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  403194:	add	x8, x8, #0x4f6
  403198:	str	x8, [sp, #48]
  40319c:	ldr	x8, [sp, #48]
  4031a0:	stur	x8, [x29, #-104]
  4031a4:	ldur	w0, [x29, #-92]
  4031a8:	str	w0, [sp, #44]
  4031ac:	bl	402100 <__errno_location@plt>
  4031b0:	ldr	w1, [x0]
  4031b4:	ldur	x3, [x29, #-104]
  4031b8:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  4031bc:	add	x0, x0, #0x51d
  4031c0:	str	w1, [sp, #40]
  4031c4:	str	x3, [sp, #32]
  4031c8:	bl	402140 <gettext@plt>
  4031cc:	ldr	w9, [sp, #44]
  4031d0:	str	x0, [sp, #24]
  4031d4:	mov	w0, w9
  4031d8:	ldr	w1, [sp, #40]
  4031dc:	adrp	x2, 413000 <__fxstatat@plt+0x10e90>
  4031e0:	add	x2, x2, #0x518
  4031e4:	ldr	x3, [sp, #32]
  4031e8:	ldr	x4, [sp, #24]
  4031ec:	bl	401c90 <error@plt>
  4031f0:	ldr	x8, [sp, #152]
  4031f4:	ldrb	w9, [x8]
  4031f8:	tbnz	w9, #0, 403200 <__fxstatat@plt+0x1090>
  4031fc:	b	403204 <__fxstatat@plt+0x1094>
  403200:	bl	401fb0 <sync@plt>
  403204:	bl	4036d0 <__fxstatat@plt+0x1560>
  403208:	bl	403970 <__fxstatat@plt+0x1800>
  40320c:	ldr	x8, [sp, #128]
  403210:	ldr	w9, [x8]
  403214:	ldur	w10, [x29, #-16]
  403218:	cmp	w9, w10
  40321c:	b.ge	4032c0 <__fxstatat@plt+0x1150>  // b.tcont
  403220:	mov	w8, #0x1                   	// #1
  403224:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  403228:	add	x9, x9, #0x5e1
  40322c:	strb	w8, [x9]
  403230:	ldr	x9, [sp, #128]
  403234:	ldr	w8, [x9]
  403238:	stur	w8, [x29, #-108]
  40323c:	ldur	w8, [x29, #-108]
  403240:	ldur	w9, [x29, #-16]
  403244:	cmp	w8, w9
  403248:	b.ge	4032bc <__fxstatat@plt+0x114c>  // b.tcont
  40324c:	ldur	x8, [x29, #-24]
  403250:	ldursw	x9, [x29, #-108]
  403254:	mov	x10, #0x8                   	// #8
  403258:	mul	x9, x10, x9
  40325c:	add	x8, x8, x9
  403260:	ldr	x8, [x8]
  403264:	cbz	x8, 4032ac <__fxstatat@plt+0x113c>
  403268:	ldur	x8, [x29, #-24]
  40326c:	ldursw	x9, [x29, #-108]
  403270:	mov	x10, #0x8                   	// #8
  403274:	mul	x9, x10, x9
  403278:	add	x8, x8, x9
  40327c:	ldr	x0, [x8]
  403280:	ldur	x8, [x29, #-32]
  403284:	ldur	w11, [x29, #-108]
  403288:	ldr	x9, [sp, #128]
  40328c:	ldr	w12, [x9]
  403290:	subs	w11, w11, w12
  403294:	mov	w1, w11
  403298:	sxtw	x10, w1
  40329c:	mov	x13, #0x80                  	// #128
  4032a0:	mul	x10, x13, x10
  4032a4:	add	x1, x8, x10
  4032a8:	bl	403d80 <__fxstatat@plt+0x1c10>
  4032ac:	ldur	w8, [x29, #-108]
  4032b0:	add	w8, w8, #0x1
  4032b4:	stur	w8, [x29, #-108]
  4032b8:	b	40323c <__fxstatat@plt+0x10cc>
  4032bc:	b	4032c4 <__fxstatat@plt+0x1154>
  4032c0:	bl	403de8 <__fxstatat@plt+0x1c78>
  4032c4:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  4032c8:	add	x8, x8, #0x5e9
  4032cc:	ldrb	w9, [x8]
  4032d0:	tbnz	w9, #0, 4032d8 <__fxstatat@plt+0x1168>
  4032d4:	b	40334c <__fxstatat@plt+0x11dc>
  4032d8:	ldr	x8, [sp, #208]
  4032dc:	ldrb	w9, [x8]
  4032e0:	tbnz	w9, #0, 4032e8 <__fxstatat@plt+0x1178>
  4032e4:	b	403344 <__fxstatat@plt+0x11d4>
  4032e8:	ldr	x8, [sp, #120]
  4032ec:	ldrb	w9, [x8, #44]
  4032f0:	adrp	x10, 413000 <__fxstatat@plt+0x10e90>
  4032f4:	add	x10, x10, #0x9f9
  4032f8:	adrp	x11, 414000 <__fxstatat@plt+0x11e90>
  4032fc:	add	x11, x11, #0x733
  403300:	tst	w9, #0x1
  403304:	csel	x1, x11, x10, ne  // ne = any
  403308:	mov	x0, x10
  40330c:	mov	x10, xzr
  403310:	mov	x2, x10
  403314:	mov	x3, x10
  403318:	mov	x4, x10
  40331c:	mov	w9, #0x1                   	// #1
  403320:	mov	w12, wzr
  403324:	and	w5, w12, #0x1
  403328:	and	w6, w12, #0x1
  40332c:	adrp	x7, 425000 <__fxstatat@plt+0x22e90>
  403330:	add	x7, x7, #0x5f8
  403334:	mov	x10, sp
  403338:	and	w9, w12, w9
  40333c:	strb	w9, [x10]
  403340:	bl	403eb8 <__fxstatat@plt+0x1d48>
  403344:	bl	404884 <__fxstatat@plt+0x2714>
  403348:	b	403380 <__fxstatat@plt+0x1210>
  40334c:	ldr	x8, [sp, #216]
  403350:	ldr	w9, [x8]
  403354:	cbnz	w9, 403380 <__fxstatat@plt+0x1210>
  403358:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  40335c:	add	x0, x0, #0x547
  403360:	bl	402140 <gettext@plt>
  403364:	mov	w8, #0x1                   	// #1
  403368:	str	x0, [sp, #16]
  40336c:	mov	w0, w8
  403370:	mov	w8, wzr
  403374:	mov	w1, w8
  403378:	ldr	x2, [sp, #16]
  40337c:	bl	401c90 <error@plt>
  403380:	ldr	x8, [sp, #216]
  403384:	ldr	w9, [x8]
  403388:	stur	w9, [x29, #-12]
  40338c:	ldur	w0, [x29, #-12]
  403390:	add	sp, sp, #0x1c0
  403394:	ldp	x20, x19, [sp, #80]
  403398:	ldp	x22, x21, [sp, #64]
  40339c:	ldp	x24, x23, [sp, #48]
  4033a0:	ldp	x26, x25, [sp, #32]
  4033a4:	ldp	x28, x27, [sp, #16]
  4033a8:	ldp	x29, x30, [sp], #96
  4033ac:	ret
  4033b0:	sub	sp, sp, #0x30
  4033b4:	stp	x29, x30, [sp, #32]
  4033b8:	add	x29, sp, #0x20
  4033bc:	mov	x8, #0x10                  	// #16
  4033c0:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  4033c4:	add	x9, x9, #0x5d0
  4033c8:	stur	x0, [x29, #-8]
  4033cc:	mov	x0, x8
  4033d0:	str	x9, [sp, #8]
  4033d4:	bl	40df94 <__fxstatat@plt+0xbe24>
  4033d8:	str	x0, [sp, #16]
  4033dc:	ldur	x8, [x29, #-8]
  4033e0:	ldr	x9, [sp, #16]
  4033e4:	str	x8, [x9]
  4033e8:	ldr	x8, [sp, #8]
  4033ec:	ldr	x9, [x8]
  4033f0:	ldr	x10, [sp, #16]
  4033f4:	str	x9, [x10, #8]
  4033f8:	ldr	x9, [sp, #16]
  4033fc:	str	x9, [x8]
  403400:	ldp	x29, x30, [sp, #32]
  403404:	add	sp, sp, #0x30
  403408:	ret
  40340c:	sub	sp, sp, #0x30
  403410:	stp	x29, x30, [sp, #32]
  403414:	add	x29, sp, #0x20
  403418:	mov	x8, #0x10                  	// #16
  40341c:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  403420:	add	x9, x9, #0x5d8
  403424:	stur	x0, [x29, #-8]
  403428:	mov	x0, x8
  40342c:	str	x9, [sp, #8]
  403430:	bl	40df94 <__fxstatat@plt+0xbe24>
  403434:	str	x0, [sp, #16]
  403438:	ldur	x8, [x29, #-8]
  40343c:	ldr	x9, [sp, #16]
  403440:	str	x8, [x9]
  403444:	ldr	x8, [sp, #8]
  403448:	ldr	x9, [x8]
  40344c:	ldr	x10, [sp, #16]
  403450:	str	x9, [x10, #8]
  403454:	ldr	x9, [sp, #16]
  403458:	str	x9, [x8]
  40345c:	ldp	x29, x30, [sp, #32]
  403460:	add	sp, sp, #0x30
  403464:	ret
  403468:	sub	sp, sp, #0x70
  40346c:	stp	x29, x30, [sp, #96]
  403470:	add	x29, sp, #0x60
  403474:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  403478:	add	x8, x8, #0x2d0
  40347c:	stur	x0, [x29, #-8]
  403480:	ldur	x0, [x29, #-8]
  403484:	str	x8, [sp, #48]
  403488:	bl	40e2a8 <__fxstatat@plt+0xc138>
  40348c:	stur	x0, [x29, #-16]
  403490:	ldur	x8, [x29, #-16]
  403494:	stur	x8, [x29, #-24]
  403498:	ldur	x0, [x29, #-24]
  40349c:	mov	w1, #0x2c                  	// #44
  4034a0:	bl	401ff0 <strchr@plt>
  4034a4:	stur	x0, [x29, #-32]
  4034a8:	ldur	x8, [x29, #-32]
  4034ac:	cbz	x8, 4034c4 <__fxstatat@plt+0x1354>
  4034b0:	ldur	x8, [x29, #-32]
  4034b4:	add	x9, x8, #0x1
  4034b8:	stur	x9, [x29, #-32]
  4034bc:	mov	w10, #0x0                   	// #0
  4034c0:	strb	w10, [x8]
  4034c4:	mov	w8, #0xc                   	// #12
  4034c8:	stur	w8, [x29, #-36]
  4034cc:	stur	wzr, [x29, #-40]
  4034d0:	ldur	w8, [x29, #-40]
  4034d4:	mov	w9, w8
  4034d8:	cmp	x9, #0xc
  4034dc:	b.cs	403524 <__fxstatat@plt+0x13b4>  // b.hs, b.nlast
  4034e0:	ldur	w8, [x29, #-40]
  4034e4:	mov	w9, w8
  4034e8:	mov	x10, #0x30                  	// #48
  4034ec:	mul	x9, x10, x9
  4034f0:	ldr	x10, [sp, #48]
  4034f4:	add	x9, x10, x9
  4034f8:	ldr	x0, [x9, #8]
  4034fc:	ldur	x1, [x29, #-24]
  403500:	bl	401f50 <strcmp@plt>
  403504:	cbnz	w0, 403514 <__fxstatat@plt+0x13a4>
  403508:	ldur	w8, [x29, #-40]
  40350c:	stur	w8, [x29, #-36]
  403510:	b	403524 <__fxstatat@plt+0x13b4>
  403514:	ldur	w8, [x29, #-40]
  403518:	add	w8, w8, #0x1
  40351c:	stur	w8, [x29, #-40]
  403520:	b	4034d0 <__fxstatat@plt+0x1360>
  403524:	ldur	w8, [x29, #-36]
  403528:	cmp	w8, #0xc
  40352c:	b.ne	403570 <__fxstatat@plt+0x1400>  // b.any
  403530:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  403534:	add	x0, x0, #0x8fd
  403538:	bl	402140 <gettext@plt>
  40353c:	ldur	x8, [x29, #-24]
  403540:	str	x0, [sp, #40]
  403544:	mov	x0, x8
  403548:	bl	40d370 <__fxstatat@plt+0xb200>
  40354c:	mov	w9, wzr
  403550:	str	x0, [sp, #32]
  403554:	mov	w0, w9
  403558:	mov	w1, w9
  40355c:	ldr	x2, [sp, #40]
  403560:	ldr	x3, [sp, #32]
  403564:	bl	401c90 <error@plt>
  403568:	mov	w0, #0x1                   	// #1
  40356c:	bl	40228c <__fxstatat@plt+0x11c>
  403570:	ldur	w8, [x29, #-36]
  403574:	mov	w9, w8
  403578:	mov	x10, #0x30                  	// #48
  40357c:	mul	x9, x10, x9
  403580:	ldr	x10, [sp, #48]
  403584:	add	x9, x10, x9
  403588:	ldrb	w8, [x9, #44]
  40358c:	tbnz	w8, #0, 403594 <__fxstatat@plt+0x1424>
  403590:	b	4035ec <__fxstatat@plt+0x147c>
  403594:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  403598:	add	x0, x0, #0x91f
  40359c:	bl	402140 <gettext@plt>
  4035a0:	ldur	w8, [x29, #-36]
  4035a4:	mov	w9, w8
  4035a8:	mov	x10, #0x30                  	// #48
  4035ac:	mul	x9, x10, x9
  4035b0:	ldr	x10, [sp, #48]
  4035b4:	add	x9, x10, x9
  4035b8:	ldr	x9, [x9, #8]
  4035bc:	str	x0, [sp, #24]
  4035c0:	mov	x0, x9
  4035c4:	bl	40d370 <__fxstatat@plt+0xb200>
  4035c8:	mov	w8, wzr
  4035cc:	str	x0, [sp, #16]
  4035d0:	mov	w0, w8
  4035d4:	mov	w1, w8
  4035d8:	ldr	x2, [sp, #24]
  4035dc:	ldr	x3, [sp, #16]
  4035e0:	bl	401c90 <error@plt>
  4035e4:	mov	w0, #0x1                   	// #1
  4035e8:	bl	40228c <__fxstatat@plt+0x11c>
  4035ec:	ldur	w8, [x29, #-36]
  4035f0:	subs	w9, w8, #0x0
  4035f4:	cmp	w9, #0x1
  4035f8:	str	w8, [sp, #12]
  4035fc:	b.ls	403650 <__fxstatat@plt+0x14e0>  // b.plast
  403600:	b	403604 <__fxstatat@plt+0x1494>
  403604:	ldr	w8, [sp, #12]
  403608:	cmp	w8, #0x2
  40360c:	b.eq	403664 <__fxstatat@plt+0x14f4>  // b.none
  403610:	b	403614 <__fxstatat@plt+0x14a4>
  403614:	ldr	w8, [sp, #12]
  403618:	cmp	w8, #0x3
  40361c:	b.eq	403650 <__fxstatat@plt+0x14e0>  // b.none
  403620:	b	403624 <__fxstatat@plt+0x14b4>
  403624:	ldr	w8, [sp, #12]
  403628:	cmp	w8, #0x4
  40362c:	b.eq	403678 <__fxstatat@plt+0x1508>  // b.none
  403630:	b	403634 <__fxstatat@plt+0x14c4>
  403634:	ldr	w8, [sp, #12]
  403638:	subs	w9, w8, #0x5
  40363c:	cmp	w9, #0x6
  403640:	cset	w9, ls  // ls = plast
  403644:	eor	w9, w9, #0x1
  403648:	tbnz	w9, #0, 40368c <__fxstatat@plt+0x151c>
  40364c:	b	403650 <__fxstatat@plt+0x14e0>
  403650:	ldur	w0, [x29, #-36]
  403654:	mov	x8, xzr
  403658:	mov	x1, x8
  40365c:	bl	404a28 <__fxstatat@plt+0x28b8>
  403660:	b	4036ac <__fxstatat@plt+0x153c>
  403664:	ldur	w0, [x29, #-36]
  403668:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  40366c:	add	x1, x1, #0x94d
  403670:	bl	404a28 <__fxstatat@plt+0x28b8>
  403674:	b	4036ac <__fxstatat@plt+0x153c>
  403678:	ldur	w0, [x29, #-36]
  40367c:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  403680:	add	x1, x1, #0x952
  403684:	bl	404a28 <__fxstatat@plt+0x28b8>
  403688:	b	4036ac <__fxstatat@plt+0x153c>
  40368c:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  403690:	add	x0, x0, #0x958
  403694:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  403698:	add	x1, x1, #0x969
  40369c:	mov	w2, #0x1dd                 	// #477
  4036a0:	adrp	x3, 413000 <__fxstatat@plt+0x10e90>
  4036a4:	add	x3, x3, #0x972
  4036a8:	bl	4020f0 <__assert_fail@plt>
  4036ac:	ldur	x8, [x29, #-32]
  4036b0:	stur	x8, [x29, #-24]
  4036b4:	ldur	x8, [x29, #-24]
  4036b8:	cbnz	x8, 403498 <__fxstatat@plt+0x1328>
  4036bc:	ldur	x0, [x29, #-16]
  4036c0:	bl	401fa0 <free@plt>
  4036c4:	ldp	x29, x30, [sp, #96]
  4036c8:	add	sp, sp, #0x70
  4036cc:	ret
  4036d0:	sub	sp, sp, #0x40
  4036d4:	stp	x29, x30, [sp, #48]
  4036d8:	add	x29, sp, #0x30
  4036dc:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  4036e0:	add	x8, x8, #0x638
  4036e4:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  4036e8:	add	x9, x9, #0x5e8
  4036ec:	ldr	w10, [x8]
  4036f0:	subs	w10, w10, #0x0
  4036f4:	mov	w8, w10
  4036f8:	ubfx	x8, x8, #0, #32
  4036fc:	cmp	x8, #0x4
  403700:	stur	x9, [x29, #-8]
  403704:	stur	x8, [x29, #-16]
  403708:	b.hi	403944 <__fxstatat@plt+0x17d4>  // b.pmore
  40370c:	adrp	x8, 412000 <__fxstatat@plt+0xfe90>
  403710:	add	x8, x8, #0xa58
  403714:	ldur	x11, [x29, #-16]
  403718:	ldrsw	x10, [x8, x11, lsl #2]
  40371c:	add	x9, x8, x10
  403720:	br	x9
  403724:	mov	w8, wzr
  403728:	mov	w0, w8
  40372c:	mov	x9, xzr
  403730:	mov	x1, x9
  403734:	bl	404a28 <__fxstatat@plt+0x28b8>
  403738:	ldur	x9, [x29, #-8]
  40373c:	ldrb	w8, [x9]
  403740:	tbnz	w8, #0, 403748 <__fxstatat@plt+0x15d8>
  403744:	b	403758 <__fxstatat@plt+0x15e8>
  403748:	mov	w0, #0x1                   	// #1
  40374c:	mov	x8, xzr
  403750:	mov	x1, x8
  403754:	bl	404a28 <__fxstatat@plt+0x28b8>
  403758:	mov	w0, #0x2                   	// #2
  40375c:	mov	x8, xzr
  403760:	mov	x1, x8
  403764:	str	x8, [sp, #24]
  403768:	bl	404a28 <__fxstatat@plt+0x28b8>
  40376c:	mov	w0, #0x3                   	// #3
  403770:	ldr	x1, [sp, #24]
  403774:	bl	404a28 <__fxstatat@plt+0x28b8>
  403778:	mov	w0, #0x4                   	// #4
  40377c:	ldr	x1, [sp, #24]
  403780:	bl	404a28 <__fxstatat@plt+0x28b8>
  403784:	mov	w0, #0x5                   	// #5
  403788:	ldr	x1, [sp, #24]
  40378c:	bl	404a28 <__fxstatat@plt+0x28b8>
  403790:	mov	w0, #0xa                   	// #10
  403794:	ldr	x1, [sp, #24]
  403798:	bl	404a28 <__fxstatat@plt+0x28b8>
  40379c:	b	403964 <__fxstatat@plt+0x17f4>
  4037a0:	mov	w8, wzr
  4037a4:	mov	w0, w8
  4037a8:	mov	x9, xzr
  4037ac:	mov	x1, x9
  4037b0:	bl	404a28 <__fxstatat@plt+0x28b8>
  4037b4:	ldur	x9, [x29, #-8]
  4037b8:	ldrb	w8, [x9]
  4037bc:	tbnz	w8, #0, 4037c4 <__fxstatat@plt+0x1654>
  4037c0:	b	4037d4 <__fxstatat@plt+0x1664>
  4037c4:	mov	w0, #0x1                   	// #1
  4037c8:	mov	x8, xzr
  4037cc:	mov	x1, x8
  4037d0:	bl	404a28 <__fxstatat@plt+0x28b8>
  4037d4:	mov	w0, #0x2                   	// #2
  4037d8:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  4037dc:	add	x1, x1, #0x94d
  4037e0:	bl	404a28 <__fxstatat@plt+0x28b8>
  4037e4:	mov	w0, #0x3                   	// #3
  4037e8:	mov	x8, xzr
  4037ec:	mov	x1, x8
  4037f0:	str	x8, [sp, #16]
  4037f4:	bl	404a28 <__fxstatat@plt+0x28b8>
  4037f8:	mov	w0, #0x4                   	// #4
  4037fc:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  403800:	add	x1, x1, #0x952
  403804:	bl	404a28 <__fxstatat@plt+0x28b8>
  403808:	mov	w0, #0x5                   	// #5
  40380c:	ldr	x1, [sp, #16]
  403810:	bl	404a28 <__fxstatat@plt+0x28b8>
  403814:	mov	w0, #0xa                   	// #10
  403818:	ldr	x1, [sp, #16]
  40381c:	bl	404a28 <__fxstatat@plt+0x28b8>
  403820:	b	403964 <__fxstatat@plt+0x17f4>
  403824:	mov	w8, wzr
  403828:	mov	w0, w8
  40382c:	mov	x9, xzr
  403830:	mov	x1, x9
  403834:	bl	404a28 <__fxstatat@plt+0x28b8>
  403838:	ldur	x9, [x29, #-8]
  40383c:	ldrb	w8, [x9]
  403840:	tbnz	w8, #0, 403848 <__fxstatat@plt+0x16d8>
  403844:	b	403858 <__fxstatat@plt+0x16e8>
  403848:	mov	w0, #0x1                   	// #1
  40384c:	mov	x8, xzr
  403850:	mov	x1, x8
  403854:	bl	404a28 <__fxstatat@plt+0x28b8>
  403858:	mov	w0, #0x6                   	// #6
  40385c:	mov	x8, xzr
  403860:	mov	x1, x8
  403864:	str	x8, [sp, #8]
  403868:	bl	404a28 <__fxstatat@plt+0x28b8>
  40386c:	mov	w0, #0x7                   	// #7
  403870:	ldr	x1, [sp, #8]
  403874:	bl	404a28 <__fxstatat@plt+0x28b8>
  403878:	mov	w0, #0x8                   	// #8
  40387c:	ldr	x1, [sp, #8]
  403880:	bl	404a28 <__fxstatat@plt+0x28b8>
  403884:	mov	w0, #0x9                   	// #9
  403888:	ldr	x1, [sp, #8]
  40388c:	bl	404a28 <__fxstatat@plt+0x28b8>
  403890:	mov	w0, #0xa                   	// #10
  403894:	ldr	x1, [sp, #8]
  403898:	bl	404a28 <__fxstatat@plt+0x28b8>
  40389c:	b	403964 <__fxstatat@plt+0x17f4>
  4038a0:	mov	w8, wzr
  4038a4:	mov	w0, w8
  4038a8:	mov	x9, xzr
  4038ac:	mov	x1, x9
  4038b0:	bl	404a28 <__fxstatat@plt+0x28b8>
  4038b4:	ldur	x9, [x29, #-8]
  4038b8:	ldrb	w8, [x9]
  4038bc:	tbnz	w8, #0, 4038c4 <__fxstatat@plt+0x1754>
  4038c0:	b	4038d4 <__fxstatat@plt+0x1764>
  4038c4:	mov	w0, #0x1                   	// #1
  4038c8:	mov	x8, xzr
  4038cc:	mov	x1, x8
  4038d0:	bl	404a28 <__fxstatat@plt+0x28b8>
  4038d4:	mov	w0, #0x2                   	// #2
  4038d8:	mov	x8, xzr
  4038dc:	mov	x1, x8
  4038e0:	str	x8, [sp]
  4038e4:	bl	404a28 <__fxstatat@plt+0x28b8>
  4038e8:	mov	w0, #0x3                   	// #3
  4038ec:	ldr	x1, [sp]
  4038f0:	bl	404a28 <__fxstatat@plt+0x28b8>
  4038f4:	mov	w0, #0x4                   	// #4
  4038f8:	ldr	x1, [sp]
  4038fc:	bl	404a28 <__fxstatat@plt+0x28b8>
  403900:	mov	w0, #0x5                   	// #5
  403904:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  403908:	add	x1, x1, #0xa41
  40390c:	bl	404a28 <__fxstatat@plt+0x28b8>
  403910:	mov	w0, #0xa                   	// #10
  403914:	ldr	x1, [sp]
  403918:	bl	404a28 <__fxstatat@plt+0x28b8>
  40391c:	b	403964 <__fxstatat@plt+0x17f4>
  403920:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  403924:	add	x8, x8, #0x648
  403928:	ldr	x8, [x8]
  40392c:	cbnz	x8, 403940 <__fxstatat@plt+0x17d0>
  403930:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  403934:	add	x8, x8, #0x510
  403938:	ldr	x0, [x8]
  40393c:	bl	403468 <__fxstatat@plt+0x12f8>
  403940:	b	403964 <__fxstatat@plt+0x17f4>
  403944:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  403948:	add	x0, x0, #0xa4a
  40394c:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  403950:	add	x1, x1, #0x969
  403954:	mov	w2, #0x222                 	// #546
  403958:	adrp	x3, 413000 <__fxstatat@plt+0x10e90>
  40395c:	add	x3, x3, #0xa61
  403960:	bl	4020f0 <__assert_fail@plt>
  403964:	ldp	x29, x30, [sp, #48]
  403968:	add	sp, sp, #0x40
  40396c:	ret
  403970:	stp	x29, x30, [sp, #-32]!
  403974:	str	x28, [sp, #16]
  403978:	mov	x29, sp
  40397c:	sub	sp, sp, #0x330
  403980:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  403984:	add	x8, x8, #0x650
  403988:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  40398c:	add	x9, x9, #0x638
  403990:	adrp	x10, 425000 <__fxstatat@plt+0x22e90>
  403994:	add	x10, x10, #0x630
  403998:	str	x8, [sp, #56]
  40399c:	str	x9, [sp, #48]
  4039a0:	str	x10, [sp, #40]
  4039a4:	bl	404b54 <__fxstatat@plt+0x29e4>
  4039a8:	stur	xzr, [x29, #-8]
  4039ac:	ldur	x8, [x29, #-8]
  4039b0:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  4039b4:	add	x9, x9, #0x648
  4039b8:	ldr	x9, [x9]
  4039bc:	cmp	x8, x9
  4039c0:	b.cs	403d70 <__fxstatat@plt+0x1c00>  // b.hs, b.nlast
  4039c4:	mov	x8, xzr
  4039c8:	stur	x8, [x29, #-16]
  4039cc:	ldr	x8, [sp, #56]
  4039d0:	ldr	x9, [x8]
  4039d4:	ldur	x10, [x29, #-8]
  4039d8:	mov	x11, #0x8                   	// #8
  4039dc:	mul	x10, x11, x10
  4039e0:	add	x9, x9, x10
  4039e4:	ldr	x9, [x9]
  4039e8:	ldr	x0, [x9, #24]
  4039ec:	str	x11, [sp, #32]
  4039f0:	bl	402140 <gettext@plt>
  4039f4:	stur	x0, [x29, #-24]
  4039f8:	ldr	x8, [sp, #56]
  4039fc:	ldr	x9, [x8]
  403a00:	ldur	x10, [x29, #-8]
  403a04:	ldr	x11, [sp, #32]
  403a08:	mul	x10, x11, x10
  403a0c:	add	x9, x9, x10
  403a10:	ldr	x9, [x9]
  403a14:	ldr	w12, [x9]
  403a18:	cmp	w12, #0x2
  403a1c:	b.ne	403bd4 <__fxstatat@plt+0x1a64>  // b.any
  403a20:	ldr	x8, [sp, #48]
  403a24:	ldr	w9, [x8]
  403a28:	cbz	w9, 403a50 <__fxstatat@plt+0x18e0>
  403a2c:	ldr	x8, [sp, #48]
  403a30:	ldr	w9, [x8]
  403a34:	cmp	w9, #0x4
  403a38:	b.ne	403bd4 <__fxstatat@plt+0x1a64>  // b.any
  403a3c:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  403a40:	add	x8, x8, #0x5e4
  403a44:	ldr	w9, [x8]
  403a48:	and	w9, w9, #0x10
  403a4c:	cbnz	w9, 403bd4 <__fxstatat@plt+0x1a64>
  403a50:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  403a54:	add	x8, x8, #0x5e4
  403a58:	ldr	w9, [x8]
  403a5c:	mov	w10, #0x124                 	// #292
  403a60:	and	w9, w9, w10
  403a64:	mov	w10, #0x98                  	// #152
  403a68:	orr	w9, w10, w9
  403a6c:	str	w9, [sp, #136]
  403a70:	ldr	x8, [sp, #40]
  403a74:	ldr	x11, [x8]
  403a78:	str	x11, [sp, #128]
  403a7c:	ldr	x11, [x8]
  403a80:	str	x11, [sp, #120]
  403a84:	ldr	x8, [sp, #128]
  403a88:	mov	x9, #0x3e8                 	// #1000
  403a8c:	udiv	x10, x8, x9
  403a90:	mul	x10, x10, x9
  403a94:	subs	x8, x8, x10
  403a98:	cmp	x8, #0x0
  403a9c:	cset	w11, eq  // eq = none
  403aa0:	mov	w12, #0x1                   	// #1
  403aa4:	and	w11, w11, w12
  403aa8:	strb	w11, [sp, #119]
  403aac:	ldr	x8, [sp, #128]
  403ab0:	udiv	x8, x8, x9
  403ab4:	str	x8, [sp, #128]
  403ab8:	ldr	x8, [sp, #120]
  403abc:	mov	x9, #0x400                 	// #1024
  403ac0:	udiv	x10, x8, x9
  403ac4:	mul	x10, x10, x9
  403ac8:	subs	x8, x8, x10
  403acc:	cmp	x8, #0x0
  403ad0:	cset	w11, eq  // eq = none
  403ad4:	and	w11, w11, #0x1
  403ad8:	strb	w11, [sp, #118]
  403adc:	ldr	x8, [sp, #120]
  403ae0:	udiv	x8, x8, x9
  403ae4:	str	x8, [sp, #120]
  403ae8:	ldrb	w8, [sp, #119]
  403aec:	and	w8, w8, #0x1
  403af0:	ldrb	w9, [sp, #118]
  403af4:	and	w9, w9, #0x1
  403af8:	and	w8, w8, w9
  403afc:	cbnz	w8, 403a84 <__fxstatat@plt+0x1914>
  403b00:	ldrb	w8, [sp, #119]
  403b04:	and	w8, w8, #0x1
  403b08:	ldrb	w9, [sp, #118]
  403b0c:	and	w9, w9, #0x1
  403b10:	cmp	w8, w9
  403b14:	b.ge	403b24 <__fxstatat@plt+0x19b4>  // b.tcont
  403b18:	ldr	w8, [sp, #136]
  403b1c:	orr	w8, w8, #0x20
  403b20:	str	w8, [sp, #136]
  403b24:	ldrb	w8, [sp, #118]
  403b28:	and	w8, w8, #0x1
  403b2c:	ldrb	w9, [sp, #119]
  403b30:	and	w9, w9, #0x1
  403b34:	cmp	w8, w9
  403b38:	b.ge	403b48 <__fxstatat@plt+0x19d8>  // b.tcont
  403b3c:	ldr	w8, [sp, #136]
  403b40:	and	w8, w8, #0xffffffdf
  403b44:	str	w8, [sp, #136]
  403b48:	ldr	w8, [sp, #136]
  403b4c:	and	w8, w8, #0x20
  403b50:	cbnz	w8, 403b60 <__fxstatat@plt+0x19f0>
  403b54:	ldr	w8, [sp, #136]
  403b58:	orr	w8, w8, #0x100
  403b5c:	str	w8, [sp, #136]
  403b60:	ldr	x8, [sp, #40]
  403b64:	ldr	x0, [x8]
  403b68:	ldr	w2, [sp, #136]
  403b6c:	add	x1, sp, #0x8c
  403b70:	mov	x9, #0x1                   	// #1
  403b74:	mov	x3, x9
  403b78:	mov	x4, x9
  403b7c:	bl	409768 <__fxstatat@plt+0x75f8>
  403b80:	str	x0, [sp, #104]
  403b84:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  403b88:	add	x0, x0, #0x9e7
  403b8c:	bl	402140 <gettext@plt>
  403b90:	stur	x0, [x29, #-24]
  403b94:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  403b98:	add	x0, x0, #0xac6
  403b9c:	bl	402140 <gettext@plt>
  403ba0:	ldr	x2, [sp, #104]
  403ba4:	ldur	x3, [x29, #-24]
  403ba8:	sub	x8, x29, #0x10
  403bac:	str	x0, [sp, #24]
  403bb0:	mov	x0, x8
  403bb4:	ldr	x1, [sp, #24]
  403bb8:	bl	401d10 <asprintf@plt>
  403bbc:	mov	w10, #0xffffffff            	// #-1
  403bc0:	cmp	w0, w10
  403bc4:	b.ne	403bd0 <__fxstatat@plt+0x1a60>  // b.any
  403bc8:	mov	x8, xzr
  403bcc:	stur	x8, [x29, #-16]
  403bd0:	b	403c6c <__fxstatat@plt+0x1afc>
  403bd4:	ldr	x8, [sp, #48]
  403bd8:	ldr	w9, [x8]
  403bdc:	cmp	w9, #0x3
  403be0:	b.ne	403c60 <__fxstatat@plt+0x1af0>  // b.any
  403be4:	ldr	x8, [sp, #56]
  403be8:	ldr	x9, [x8]
  403bec:	ldur	x10, [x29, #-8]
  403bf0:	mov	x11, #0x8                   	// #8
  403bf4:	mul	x10, x11, x10
  403bf8:	add	x9, x9, x10
  403bfc:	ldr	x9, [x9]
  403c00:	ldr	w12, [x9]
  403c04:	cmp	w12, #0x2
  403c08:	b.ne	403c60 <__fxstatat@plt+0x1af0>  // b.any
  403c0c:	ldr	x8, [sp, #40]
  403c10:	ldr	x0, [x8]
  403c14:	add	x1, sp, #0x53
  403c18:	bl	40a6cc <__fxstatat@plt+0x855c>
  403c1c:	str	x0, [sp, #72]
  403c20:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  403c24:	add	x0, x0, #0xac6
  403c28:	bl	402140 <gettext@plt>
  403c2c:	ldr	x2, [sp, #72]
  403c30:	ldur	x3, [x29, #-24]
  403c34:	sub	x8, x29, #0x10
  403c38:	str	x0, [sp, #16]
  403c3c:	mov	x0, x8
  403c40:	ldr	x1, [sp, #16]
  403c44:	bl	401d10 <asprintf@plt>
  403c48:	mov	w9, #0xffffffff            	// #-1
  403c4c:	cmp	w0, w9
  403c50:	b.ne	403c5c <__fxstatat@plt+0x1aec>  // b.any
  403c54:	mov	x8, xzr
  403c58:	stur	x8, [x29, #-16]
  403c5c:	b	403c6c <__fxstatat@plt+0x1afc>
  403c60:	ldur	x0, [x29, #-24]
  403c64:	bl	401e90 <strdup@plt>
  403c68:	stur	x0, [x29, #-16]
  403c6c:	ldur	x8, [x29, #-16]
  403c70:	cbnz	x8, 403c78 <__fxstatat@plt+0x1b08>
  403c74:	bl	40e2e4 <__fxstatat@plt+0xc174>
  403c78:	ldur	x0, [x29, #-16]
  403c7c:	bl	404bf0 <__fxstatat@plt+0x2a80>
  403c80:	ldur	x8, [x29, #-16]
  403c84:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  403c88:	add	x9, x9, #0x658
  403c8c:	ldr	x9, [x9]
  403c90:	adrp	x10, 425000 <__fxstatat@plt+0x22e90>
  403c94:	add	x10, x10, #0x660
  403c98:	ldr	x10, [x10]
  403c9c:	subs	x10, x10, #0x1
  403ca0:	mov	x11, #0x8                   	// #8
  403ca4:	mul	x10, x11, x10
  403ca8:	add	x9, x9, x10
  403cac:	ldr	x9, [x9]
  403cb0:	ldur	x10, [x29, #-8]
  403cb4:	mul	x10, x11, x10
  403cb8:	add	x9, x9, x10
  403cbc:	str	x8, [x9]
  403cc0:	ldur	x0, [x29, #-16]
  403cc4:	mov	w12, wzr
  403cc8:	mov	w1, w12
  403ccc:	str	x11, [sp, #8]
  403cd0:	bl	40ae40 <__fxstatat@plt+0x8cd0>
  403cd4:	mov	w2, w0
  403cd8:	sxtw	x8, w2
  403cdc:	str	x8, [sp, #64]
  403ce0:	ldr	x8, [sp, #56]
  403ce4:	ldr	x9, [x8]
  403ce8:	ldur	x10, [x29, #-8]
  403cec:	ldr	x11, [sp, #8]
  403cf0:	mul	x10, x11, x10
  403cf4:	add	x9, x9, x10
  403cf8:	ldr	x9, [x9]
  403cfc:	ldr	x9, [x9, #32]
  403d00:	ldr	x10, [sp, #64]
  403d04:	cmp	x9, x10
  403d08:	b.ls	403d34 <__fxstatat@plt+0x1bc4>  // b.plast
  403d0c:	ldr	x8, [sp, #56]
  403d10:	ldr	x9, [x8]
  403d14:	ldur	x10, [x29, #-8]
  403d18:	mov	x11, #0x8                   	// #8
  403d1c:	mul	x10, x11, x10
  403d20:	add	x9, x9, x10
  403d24:	ldr	x9, [x9]
  403d28:	ldr	x9, [x9, #32]
  403d2c:	str	x9, [sp]
  403d30:	b	403d3c <__fxstatat@plt+0x1bcc>
  403d34:	ldr	x8, [sp, #64]
  403d38:	str	x8, [sp]
  403d3c:	ldr	x8, [sp]
  403d40:	ldr	x9, [sp, #56]
  403d44:	ldr	x10, [x9]
  403d48:	ldur	x11, [x29, #-8]
  403d4c:	mov	x12, #0x8                   	// #8
  403d50:	mul	x11, x12, x11
  403d54:	add	x10, x10, x11
  403d58:	ldr	x10, [x10]
  403d5c:	str	x8, [x10, #32]
  403d60:	ldur	x8, [x29, #-8]
  403d64:	add	x8, x8, #0x1
  403d68:	stur	x8, [x29, #-8]
  403d6c:	b	4039ac <__fxstatat@plt+0x183c>
  403d70:	add	sp, sp, #0x330
  403d74:	ldr	x28, [sp, #16]
  403d78:	ldp	x29, x30, [sp], #32
  403d7c:	ret
  403d80:	sub	sp, sp, #0x20
  403d84:	stp	x29, x30, [sp, #16]
  403d88:	add	x29, sp, #0x10
  403d8c:	str	x0, [sp, #8]
  403d90:	str	x1, [sp]
  403d94:	ldr	x8, [sp]
  403d98:	ldr	w9, [x8, #16]
  403d9c:	and	w9, w9, #0xf000
  403da0:	cmp	w9, #0x6, lsl #12
  403da4:	b.eq	403dbc <__fxstatat@plt+0x1c4c>  // b.none
  403da8:	ldr	x8, [sp]
  403dac:	ldr	w9, [x8, #16]
  403db0:	and	w9, w9, #0xf000
  403db4:	cmp	w9, #0x2, lsl #12
  403db8:	b.ne	403dd0 <__fxstatat@plt+0x1c60>  // b.any
  403dbc:	ldr	x0, [sp, #8]
  403dc0:	bl	404e18 <__fxstatat@plt+0x2ca8>
  403dc4:	tbnz	w0, #0, 403dcc <__fxstatat@plt+0x1c5c>
  403dc8:	b	403dd0 <__fxstatat@plt+0x1c60>
  403dcc:	b	403ddc <__fxstatat@plt+0x1c6c>
  403dd0:	ldr	x0, [sp, #8]
  403dd4:	ldr	x1, [sp]
  403dd8:	bl	405194 <__fxstatat@plt+0x3024>
  403ddc:	ldp	x29, x30, [sp, #16]
  403de0:	add	sp, sp, #0x20
  403de4:	ret
  403de8:	sub	sp, sp, #0x30
  403dec:	stp	x29, x30, [sp, #32]
  403df0:	add	x29, sp, #0x20
  403df4:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  403df8:	add	x8, x8, #0x5e0
  403dfc:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  403e00:	add	x9, x9, #0x640
  403e04:	ldrb	w10, [x8]
  403e08:	and	w0, w10, #0x1
  403e0c:	str	x9, [sp, #16]
  403e10:	bl	40565c <__fxstatat@plt+0x34ec>
  403e14:	ldr	x8, [sp, #16]
  403e18:	ldr	x9, [x8]
  403e1c:	stur	x9, [x29, #-8]
  403e20:	ldur	x8, [x29, #-8]
  403e24:	cbz	x8, 403eac <__fxstatat@plt+0x1d3c>
  403e28:	ldur	x8, [x29, #-8]
  403e2c:	ldr	x0, [x8]
  403e30:	ldur	x8, [x29, #-8]
  403e34:	ldr	x1, [x8, #8]
  403e38:	ldur	x8, [x29, #-8]
  403e3c:	ldr	x4, [x8, #24]
  403e40:	ldur	x8, [x29, #-8]
  403e44:	ldrb	w9, [x8, #40]
  403e48:	mov	w10, #0x1                   	// #1
  403e4c:	and	w9, w9, #0x1
  403e50:	tst	w9, #0xff
  403e54:	cset	w9, ne  // ne = any
  403e58:	ldur	x8, [x29, #-8]
  403e5c:	ldrb	w11, [x8, #40]
  403e60:	lsr	w11, w11, w10
  403e64:	and	w11, w11, w10
  403e68:	tst	w11, #0xff
  403e6c:	cset	w11, ne  // ne = any
  403e70:	mov	x8, xzr
  403e74:	mov	x2, x8
  403e78:	str	x2, [sp, #8]
  403e7c:	ldr	x3, [sp, #8]
  403e80:	and	w5, w9, #0x1
  403e84:	and	w6, w11, #0x1
  403e88:	mov	x7, x8
  403e8c:	mov	x8, sp
  403e90:	and	w9, w10, w10
  403e94:	strb	w9, [x8]
  403e98:	bl	403eb8 <__fxstatat@plt+0x1d48>
  403e9c:	ldur	x8, [x29, #-8]
  403ea0:	ldr	x8, [x8, #48]
  403ea4:	stur	x8, [x29, #-8]
  403ea8:	b	403e20 <__fxstatat@plt+0x1cb0>
  403eac:	ldp	x29, x30, [sp, #32]
  403eb0:	add	sp, sp, #0x30
  403eb4:	ret
  403eb8:	stp	x29, x30, [sp, #-32]!
  403ebc:	str	x28, [sp, #16]
  403ec0:	mov	x29, sp
  403ec4:	sub	sp, sp, #0x4f0
  403ec8:	ldrb	w8, [x29, #32]
  403ecc:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  403ed0:	add	x9, x9, #0x5e0
  403ed4:	adrp	x10, 414000 <__fxstatat@plt+0x11e90>
  403ed8:	add	x10, x10, #0x733
  403edc:	mov	w11, #0x1                   	// #1
  403ee0:	adrp	x12, 425000 <__fxstatat@plt+0x22e90>
  403ee4:	add	x12, x12, #0x650
  403ee8:	adrp	x13, 413000 <__fxstatat@plt+0x10e90>
  403eec:	add	x13, x13, #0x969
  403ef0:	adrp	x14, 413000 <__fxstatat@plt+0x10e90>
  403ef4:	add	x14, x14, #0xb14
  403ef8:	stur	x0, [x29, #-8]
  403efc:	stur	x1, [x29, #-16]
  403f00:	stur	x2, [x29, #-24]
  403f04:	stur	x3, [x29, #-32]
  403f08:	stur	x4, [x29, #-40]
  403f0c:	and	w15, w5, w11
  403f10:	sturb	w15, [x29, #-41]
  403f14:	and	w15, w6, w11
  403f18:	sturb	w15, [x29, #-42]
  403f1c:	stur	x7, [x29, #-56]
  403f20:	and	w8, w8, w11
  403f24:	sturb	w8, [x29, #-57]
  403f28:	ldurb	w8, [x29, #-42]
  403f2c:	str	x9, [sp, #104]
  403f30:	str	x10, [sp, #96]
  403f34:	str	x12, [sp, #88]
  403f38:	str	x13, [sp, #80]
  403f3c:	str	x14, [sp, #72]
  403f40:	tbnz	w8, #0, 403f48 <__fxstatat@plt+0x1dd8>
  403f44:	b	403f60 <__fxstatat@plt+0x1df0>
  403f48:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  403f4c:	add	x8, x8, #0x63c
  403f50:	ldrb	w9, [x8]
  403f54:	tbnz	w9, #0, 403f5c <__fxstatat@plt+0x1dec>
  403f58:	b	403f60 <__fxstatat@plt+0x1df0>
  403f5c:	b	404874 <__fxstatat@plt+0x2704>
  403f60:	ldurb	w8, [x29, #-41]
  403f64:	tbnz	w8, #0, 403f6c <__fxstatat@plt+0x1dfc>
  403f68:	b	403f8c <__fxstatat@plt+0x1e1c>
  403f6c:	ldr	x8, [sp, #104]
  403f70:	ldrb	w9, [x8]
  403f74:	tbnz	w9, #0, 403f8c <__fxstatat@plt+0x1e1c>
  403f78:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  403f7c:	add	x8, x8, #0x5e1
  403f80:	ldrb	w9, [x8]
  403f84:	tbnz	w9, #0, 403f8c <__fxstatat@plt+0x1e1c>
  403f88:	b	404874 <__fxstatat@plt+0x2704>
  403f8c:	ldur	x0, [x29, #-40]
  403f90:	bl	405b28 <__fxstatat@plt+0x39b8>
  403f94:	tbnz	w0, #0, 403f9c <__fxstatat@plt+0x1e2c>
  403f98:	b	403fac <__fxstatat@plt+0x1e3c>
  403f9c:	ldur	x0, [x29, #-40]
  403fa0:	bl	405bcc <__fxstatat@plt+0x3a5c>
  403fa4:	tbnz	w0, #0, 403fac <__fxstatat@plt+0x1e3c>
  403fa8:	b	403fb0 <__fxstatat@plt+0x1e40>
  403fac:	b	404874 <__fxstatat@plt+0x2704>
  403fb0:	ldur	x8, [x29, #-56]
  403fb4:	cbnz	x8, 403fd4 <__fxstatat@plt+0x1e64>
  403fb8:	ldur	x8, [x29, #-16]
  403fbc:	cbz	x8, 403fd4 <__fxstatat@plt+0x1e64>
  403fc0:	ldur	x8, [x29, #-16]
  403fc4:	ldrb	w9, [x8]
  403fc8:	cmp	w9, #0x2f
  403fcc:	b.eq	403fd4 <__fxstatat@plt+0x1e64>  // b.none
  403fd0:	b	404874 <__fxstatat@plt+0x2704>
  403fd4:	ldur	x8, [x29, #-32]
  403fd8:	cbnz	x8, 404000 <__fxstatat@plt+0x1e90>
  403fdc:	ldur	x8, [x29, #-16]
  403fe0:	cbz	x8, 403ff0 <__fxstatat@plt+0x1e80>
  403fe4:	ldur	x8, [x29, #-16]
  403fe8:	str	x8, [sp, #64]
  403fec:	b	403ff8 <__fxstatat@plt+0x1e88>
  403ff0:	ldur	x8, [x29, #-8]
  403ff4:	str	x8, [sp, #64]
  403ff8:	ldr	x8, [sp, #64]
  403ffc:	stur	x8, [x29, #-32]
  404000:	ldur	x8, [x29, #-56]
  404004:	cbz	x8, 40401c <__fxstatat@plt+0x1eac>
  404008:	ldur	x1, [x29, #-56]
  40400c:	sub	x0, x29, #0x78
  404010:	mov	x2, #0x38                  	// #56
  404014:	bl	401c10 <memcpy@plt>
  404018:	b	4041a8 <__fxstatat@plt+0x2038>
  40401c:	ldur	x0, [x29, #-32]
  404020:	ldur	x1, [x29, #-8]
  404024:	sub	x2, x29, #0x78
  404028:	bl	40efac <__fxstatat@plt+0xce3c>
  40402c:	cbz	w0, 404100 <__fxstatat@plt+0x1f90>
  404030:	ldurb	w8, [x29, #-57]
  404034:	tbnz	w8, #0, 40403c <__fxstatat@plt+0x1ecc>
  404038:	b	4040a0 <__fxstatat@plt+0x1f30>
  40403c:	bl	402100 <__errno_location@plt>
  404040:	ldr	w8, [x0]
  404044:	cmp	w8, #0xd
  404048:	b.eq	40405c <__fxstatat@plt+0x1eec>  // b.none
  40404c:	bl	402100 <__errno_location@plt>
  404050:	ldr	w8, [x0]
  404054:	cmp	w8, #0x2
  404058:	b.ne	4040a0 <__fxstatat@plt+0x1f30>  // b.any
  40405c:	ldr	x8, [sp, #104]
  404060:	ldrb	w9, [x8]
  404064:	tbnz	w9, #0, 40406c <__fxstatat@plt+0x1efc>
  404068:	b	404874 <__fxstatat@plt+0x2704>
  40406c:	ldr	x8, [sp, #96]
  404070:	stur	x8, [x29, #-40]
  404074:	sub	x9, x29, #0x78
  404078:	mov	w10, #0x0                   	// #0
  40407c:	strb	w10, [x9, #32]
  404080:	mov	x9, #0xffffffffffffffff    	// #-1
  404084:	stur	x9, [x29, #-72]
  404088:	stur	x9, [x29, #-80]
  40408c:	stur	x9, [x29, #-96]
  404090:	stur	x9, [x29, #-104]
  404094:	stur	x9, [x29, #-112]
  404098:	stur	x9, [x29, #-120]
  40409c:	b	4040fc <__fxstatat@plt+0x1f8c>
  4040a0:	bl	402100 <__errno_location@plt>
  4040a4:	ldr	w1, [x0]
  4040a8:	ldur	x2, [x29, #-32]
  4040ac:	mov	w8, wzr
  4040b0:	mov	w0, w8
  4040b4:	mov	w9, #0x3                   	// #3
  4040b8:	str	w1, [sp, #60]
  4040bc:	mov	w1, w9
  4040c0:	str	w8, [sp, #56]
  4040c4:	bl	40d10c <__fxstatat@plt+0xaf9c>
  4040c8:	ldr	w8, [sp, #56]
  4040cc:	str	x0, [sp, #48]
  4040d0:	mov	w0, w8
  4040d4:	ldr	w1, [sp, #60]
  4040d8:	adrp	x2, 414000 <__fxstatat@plt+0x11e90>
  4040dc:	add	x2, x2, #0xab5
  4040e0:	ldr	x3, [sp, #48]
  4040e4:	bl	401c90 <error@plt>
  4040e8:	adrp	x10, 425000 <__fxstatat@plt+0x22e90>
  4040ec:	add	x10, x10, #0x5ec
  4040f0:	mov	w8, #0x1                   	// #1
  4040f4:	str	w8, [x10]
  4040f8:	b	404874 <__fxstatat@plt+0x2704>
  4040fc:	b	4041a8 <__fxstatat@plt+0x2038>
  404100:	ldurb	w8, [x29, #-57]
  404104:	tbnz	w8, #0, 40410c <__fxstatat@plt+0x1f9c>
  404108:	b	4041a8 <__fxstatat@plt+0x2038>
  40410c:	ldr	x8, [sp, #104]
  404110:	ldrb	w9, [x8]
  404114:	tbnz	w9, #0, 40411c <__fxstatat@plt+0x1fac>
  404118:	b	4041a8 <__fxstatat@plt+0x2038>
  40411c:	ldur	x0, [x29, #-32]
  404120:	sub	x1, x29, #0xf8
  404124:	bl	4129f0 <__fxstatat@plt+0x10880>
  404128:	cbnz	w0, 4041a8 <__fxstatat@plt+0x2038>
  40412c:	ldur	x0, [x29, #-248]
  404130:	bl	405ccc <__fxstatat@plt+0x3b5c>
  404134:	stur	x0, [x29, #-256]
  404138:	ldur	x8, [x29, #-256]
  40413c:	cbz	x8, 4041a8 <__fxstatat@plt+0x2038>
  404140:	ldur	x8, [x29, #-256]
  404144:	ldr	x0, [x8]
  404148:	ldur	x1, [x29, #-8]
  40414c:	bl	401f50 <strcmp@plt>
  404150:	cbz	w0, 4041a8 <__fxstatat@plt+0x2038>
  404154:	ldur	x8, [x29, #-256]
  404158:	ldrb	w9, [x8, #40]
  40415c:	mov	w10, #0x1                   	// #1
  404160:	lsr	w9, w9, w10
  404164:	and	w9, w9, w10
  404168:	and	w9, w9, #0xff
  40416c:	cbz	w9, 404178 <__fxstatat@plt+0x2008>
  404170:	ldurb	w8, [x29, #-42]
  404174:	tbnz	w8, #0, 4041a8 <__fxstatat@plt+0x2038>
  404178:	ldr	x8, [sp, #96]
  40417c:	stur	x8, [x29, #-40]
  404180:	sub	x9, x29, #0x78
  404184:	mov	w10, #0x0                   	// #0
  404188:	strb	w10, [x9, #32]
  40418c:	mov	x9, #0xffffffffffffffff    	// #-1
  404190:	stur	x9, [x29, #-72]
  404194:	stur	x9, [x29, #-80]
  404198:	stur	x9, [x29, #-96]
  40419c:	stur	x9, [x29, #-104]
  4041a0:	stur	x9, [x29, #-112]
  4041a4:	stur	x9, [x29, #-120]
  4041a8:	ldur	x8, [x29, #-112]
  4041ac:	cbnz	x8, 4041d0 <__fxstatat@plt+0x2060>
  4041b0:	ldr	x8, [sp, #104]
  4041b4:	ldrb	w9, [x8]
  4041b8:	tbnz	w9, #0, 4041d0 <__fxstatat@plt+0x2060>
  4041bc:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  4041c0:	add	x8, x8, #0x5e1
  4041c4:	ldrb	w9, [x8]
  4041c8:	tbnz	w9, #0, 4041d0 <__fxstatat@plt+0x2060>
  4041cc:	b	404874 <__fxstatat@plt+0x2704>
  4041d0:	ldur	x8, [x29, #-56]
  4041d4:	cbnz	x8, 4041e8 <__fxstatat@plt+0x2078>
  4041d8:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  4041dc:	add	x8, x8, #0x5e9
  4041e0:	mov	w9, #0x1                   	// #1
  4041e4:	strb	w9, [x8]
  4041e8:	bl	404b54 <__fxstatat@plt+0x29e4>
  4041ec:	ldur	x8, [x29, #-8]
  4041f0:	cbnz	x8, 4041fc <__fxstatat@plt+0x208c>
  4041f4:	ldr	x8, [sp, #96]
  4041f8:	stur	x8, [x29, #-8]
  4041fc:	ldur	x8, [x29, #-24]
  404200:	cbnz	x8, 40420c <__fxstatat@plt+0x209c>
  404204:	ldr	x8, [sp, #96]
  404208:	stur	x8, [x29, #-24]
  40420c:	ldur	x0, [x29, #-8]
  404210:	bl	40e2a8 <__fxstatat@plt+0xc138>
  404214:	str	x0, [sp, #1000]
  404218:	ldurb	w8, [x29, #-57]
  40421c:	tbnz	w8, #0, 404224 <__fxstatat@plt+0x20b4>
  404220:	b	40425c <__fxstatat@plt+0x20ec>
  404224:	ldr	x0, [sp, #1000]
  404228:	bl	405d18 <__fxstatat@plt+0x3ba8>
  40422c:	tbnz	w0, #0, 404234 <__fxstatat@plt+0x20c4>
  404230:	b	40425c <__fxstatat@plt+0x20ec>
  404234:	ldr	x0, [sp, #1000]
  404238:	mov	w8, wzr
  40423c:	mov	w1, w8
  404240:	bl	406c70 <__fxstatat@plt+0x4b00>
  404244:	str	x0, [sp, #992]
  404248:	cbz	x0, 40425c <__fxstatat@plt+0x20ec>
  40424c:	ldr	x0, [sp, #1000]
  404250:	bl	401fa0 <free@plt>
  404254:	ldr	x8, [sp, #992]
  404258:	str	x8, [sp, #1000]
  40425c:	ldur	x8, [x29, #-40]
  404260:	cbnz	x8, 40426c <__fxstatat@plt+0x20fc>
  404264:	ldr	x8, [sp, #96]
  404268:	stur	x8, [x29, #-40]
  40426c:	add	x0, sp, #0x3a0
  404270:	add	x1, sp, #0x360
  404274:	sub	x2, x29, #0x78
  404278:	bl	405d94 <__fxstatat@plt+0x3c24>
  40427c:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  404280:	add	x8, x8, #0x5f0
  404284:	ldrb	w9, [x8]
  404288:	tbnz	w9, #0, 404290 <__fxstatat@plt+0x2120>
  40428c:	b	4042a4 <__fxstatat@plt+0x2134>
  404290:	ldur	x8, [x29, #-56]
  404294:	cbnz	x8, 4042a4 <__fxstatat@plt+0x2134>
  404298:	add	x0, sp, #0x3a0
  40429c:	add	x1, sp, #0x360
  4042a0:	bl	405f88 <__fxstatat@plt+0x3e18>
  4042a4:	str	xzr, [sp, #856]
  4042a8:	ldr	x8, [sp, #856]
  4042ac:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  4042b0:	add	x9, x9, #0x648
  4042b4:	ldr	x9, [x9]
  4042b8:	cmp	x8, x9
  4042bc:	b.cs	40486c <__fxstatat@plt+0x26fc>  // b.hs, b.nlast
  4042c0:	ldr	x8, [sp, #88]
  4042c4:	ldr	x9, [x8]
  4042c8:	ldr	x10, [sp, #856]
  4042cc:	mov	x11, #0x8                   	// #8
  4042d0:	mul	x10, x11, x10
  4042d4:	add	x9, x9, x10
  4042d8:	ldr	x9, [x9]
  4042dc:	ldr	w12, [x9, #16]
  4042e0:	str	w12, [sp, #44]
  4042e4:	cbz	w12, 40430c <__fxstatat@plt+0x219c>
  4042e8:	b	4042ec <__fxstatat@plt+0x217c>
  4042ec:	ldr	w8, [sp, #44]
  4042f0:	cmp	w8, #0x1
  4042f4:	b.eq	404318 <__fxstatat@plt+0x21a8>  // b.none
  4042f8:	b	4042fc <__fxstatat@plt+0x218c>
  4042fc:	ldr	w8, [sp, #44]
  404300:	cmp	w8, #0x2
  404304:	b.eq	404324 <__fxstatat@plt+0x21b4>  // b.none
  404308:	b	404330 <__fxstatat@plt+0x21c0>
  40430c:	add	x8, sp, #0x3a0
  404310:	str	x8, [sp, #184]
  404314:	b	404350 <__fxstatat@plt+0x21e0>
  404318:	add	x8, sp, #0x360
  40431c:	str	x8, [sp, #184]
  404320:	b	404350 <__fxstatat@plt+0x21e0>
  404324:	mov	x8, xzr
  404328:	str	x8, [sp, #184]
  40432c:	b	404350 <__fxstatat@plt+0x21e0>
  404330:	mov	x8, xzr
  404334:	str	x8, [sp, #184]
  404338:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  40433c:	add	x0, x0, #0xb02
  404340:	ldr	x1, [sp, #80]
  404344:	mov	w2, #0x468                 	// #1128
  404348:	ldr	x3, [sp, #72]
  40434c:	bl	4020f0 <__assert_fail@plt>
  404350:	ldr	x8, [sp, #88]
  404354:	ldr	x9, [x8]
  404358:	ldr	x10, [sp, #856]
  40435c:	mov	x11, #0x8                   	// #8
  404360:	mul	x10, x11, x10
  404364:	add	x9, x9, x10
  404368:	ldr	x9, [x9]
  40436c:	ldr	w12, [x9]
  404370:	subs	w12, w12, #0x0
  404374:	mov	w9, w12
  404378:	ubfx	x9, x9, #0, #32
  40437c:	cmp	x9, #0xb
  404380:	str	x9, [sp, #32]
  404384:	b.hi	404744 <__fxstatat@plt+0x25d4>  // b.pmore
  404388:	adrp	x8, 412000 <__fxstatat@plt+0xfe90>
  40438c:	add	x8, x8, #0xa6c
  404390:	ldr	x11, [sp, #32]
  404394:	ldrsw	x10, [x8, x11, lsl #2]
  404398:	add	x9, x8, x10
  40439c:	br	x9
  4043a0:	ldr	x0, [sp, #1000]
  4043a4:	bl	40e2a8 <__fxstatat@plt+0xc138>
  4043a8:	str	x0, [sp, #192]
  4043ac:	b	40475c <__fxstatat@plt+0x25ec>
  4043b0:	ldur	x0, [x29, #-40]
  4043b4:	bl	40e2a8 <__fxstatat@plt+0xc138>
  4043b8:	str	x0, [sp, #192]
  4043bc:	b	40475c <__fxstatat@plt+0x25ec>
  4043c0:	ldr	x8, [sp, #184]
  4043c4:	ldr	x1, [x8, #16]
  4043c8:	ldr	x8, [sp, #184]
  4043cc:	ldr	x3, [x8]
  4043d0:	ldr	x8, [sp, #184]
  4043d4:	ldr	x4, [x8, #8]
  4043d8:	mov	w9, wzr
  4043dc:	and	w0, w9, #0x1
  4043e0:	add	x2, sp, #0xcb
  4043e4:	bl	4060cc <__fxstatat@plt+0x3f5c>
  4043e8:	bl	40e2a8 <__fxstatat@plt+0xc138>
  4043ec:	str	x0, [sp, #192]
  4043f0:	b	40475c <__fxstatat@plt+0x25ec>
  4043f4:	ldr	x8, [sp, #184]
  4043f8:	ldrb	w9, [x8, #56]
  4043fc:	ldr	x8, [sp, #184]
  404400:	ldr	x1, [x8, #48]
  404404:	ldr	x8, [sp, #184]
  404408:	ldr	x3, [x8]
  40440c:	ldr	x8, [sp, #184]
  404410:	ldr	x4, [x8, #8]
  404414:	and	w0, w9, #0x1
  404418:	add	x2, sp, #0xcb
  40441c:	bl	4060cc <__fxstatat@plt+0x3f5c>
  404420:	bl	40e2a8 <__fxstatat@plt+0xc138>
  404424:	str	x0, [sp, #192]
  404428:	b	40475c <__fxstatat@plt+0x25ec>
  40442c:	ldr	x8, [sp, #184]
  404430:	ldrb	w9, [x8, #32]
  404434:	ldr	x8, [sp, #184]
  404438:	ldr	x1, [x8, #24]
  40443c:	ldr	x8, [sp, #184]
  404440:	ldr	x3, [x8]
  404444:	ldr	x8, [sp, #184]
  404448:	ldr	x4, [x8, #8]
  40444c:	and	w0, w9, #0x1
  404450:	add	x2, sp, #0xcb
  404454:	bl	4060cc <__fxstatat@plt+0x3f5c>
  404458:	bl	40e2a8 <__fxstatat@plt+0xc138>
  40445c:	str	x0, [sp, #192]
  404460:	b	40475c <__fxstatat@plt+0x25ec>
  404464:	fmov	d0, #-1.000000000000000000e+00
  404468:	str	d0, [sp, #176]
  40446c:	ldr	x8, [sp, #184]
  404470:	ldr	x0, [x8, #48]
  404474:	bl	4061b4 <__fxstatat@plt+0x4044>
  404478:	tbnz	w0, #0, 404480 <__fxstatat@plt+0x2310>
  40447c:	b	404490 <__fxstatat@plt+0x2320>
  404480:	ldr	x8, [sp, #184]
  404484:	ldr	x0, [x8, #24]
  404488:	bl	4061b4 <__fxstatat@plt+0x4044>
  40448c:	tbnz	w0, #0, 404494 <__fxstatat@plt+0x2324>
  404490:	b	4046c4 <__fxstatat@plt+0x2554>
  404494:	ldr	x8, [sp, #184]
  404498:	ldrb	w9, [x8, #56]
  40449c:	tbnz	w9, #0, 40457c <__fxstatat@plt+0x240c>
  4044a0:	ldr	x8, [sp, #184]
  4044a4:	ldr	x8, [x8, #48]
  4044a8:	mov	x9, #0x8f5c                	// #36700
  4044ac:	movk	x9, #0xf5c2, lsl #16
  4044b0:	movk	x9, #0x5c28, lsl #32
  4044b4:	movk	x9, #0x28f, lsl #48
  4044b8:	cmp	x8, x9
  4044bc:	b.hi	40457c <__fxstatat@plt+0x240c>  // b.pmore
  4044c0:	ldr	x8, [sp, #184]
  4044c4:	ldr	x8, [x8, #48]
  4044c8:	ldr	x9, [sp, #184]
  4044cc:	ldr	x9, [x9, #24]
  4044d0:	add	x8, x8, x9
  4044d4:	cbz	x8, 40457c <__fxstatat@plt+0x240c>
  4044d8:	ldr	x8, [sp, #184]
  4044dc:	ldr	x8, [x8, #48]
  4044e0:	ldr	x9, [sp, #184]
  4044e4:	ldr	x9, [x9, #24]
  4044e8:	add	x8, x8, x9
  4044ec:	ldr	x9, [sp, #184]
  4044f0:	ldr	x9, [x9, #48]
  4044f4:	cmp	x8, x9
  4044f8:	cset	w10, cc  // cc = lo, ul, last
  4044fc:	and	w10, w10, #0x1
  404500:	ldr	x8, [sp, #184]
  404504:	ldrb	w11, [x8, #32]
  404508:	and	w11, w11, #0x1
  40450c:	cmp	w10, w11
  404510:	b.ne	40457c <__fxstatat@plt+0x240c>  // b.any
  404514:	ldr	x8, [sp, #184]
  404518:	ldr	x8, [x8, #48]
  40451c:	mov	x9, #0x64                  	// #100
  404520:	mul	x8, x8, x9
  404524:	str	x8, [sp, #168]
  404528:	ldr	x8, [sp, #184]
  40452c:	ldr	x8, [x8, #48]
  404530:	ldr	x9, [sp, #184]
  404534:	ldr	x9, [x9, #24]
  404538:	add	x8, x8, x9
  40453c:	str	x8, [sp, #160]
  404540:	ldr	x8, [sp, #168]
  404544:	ldr	x9, [sp, #160]
  404548:	udiv	x8, x8, x9
  40454c:	ldr	x9, [sp, #168]
  404550:	ldr	x10, [sp, #160]
  404554:	udiv	x11, x9, x10
  404558:	mul	x10, x11, x10
  40455c:	subs	x9, x9, x10
  404560:	cmp	x9, #0x0
  404564:	cset	w12, ne  // ne = any
  404568:	and	w12, w12, #0x1
  40456c:	add	x8, x8, w12, sxtw
  404570:	ucvtf	d0, x8
  404574:	str	d0, [sp, #176]
  404578:	b	4046c4 <__fxstatat@plt+0x2554>
  40457c:	ldr	x8, [sp, #184]
  404580:	ldrb	w9, [x8, #56]
  404584:	tbnz	w9, #0, 40458c <__fxstatat@plt+0x241c>
  404588:	b	4045ac <__fxstatat@plt+0x243c>
  40458c:	ldr	x8, [sp, #184]
  404590:	ldr	x8, [x8, #48]
  404594:	mov	x9, xzr
  404598:	subs	x8, x9, x8
  40459c:	ucvtf	d0, x8
  4045a0:	fneg	d0, d0
  4045a4:	str	d0, [sp, #24]
  4045a8:	b	4045bc <__fxstatat@plt+0x244c>
  4045ac:	ldr	x8, [sp, #184]
  4045b0:	ldr	x8, [x8, #48]
  4045b4:	ucvtf	d0, x8
  4045b8:	str	d0, [sp, #24]
  4045bc:	ldr	d0, [sp, #24]
  4045c0:	str	d0, [sp, #152]
  4045c4:	ldr	x8, [sp, #184]
  4045c8:	ldrb	w9, [x8, #32]
  4045cc:	tbnz	w9, #0, 4045d4 <__fxstatat@plt+0x2464>
  4045d0:	b	4045f4 <__fxstatat@plt+0x2484>
  4045d4:	ldr	x8, [sp, #184]
  4045d8:	ldr	x8, [x8, #24]
  4045dc:	mov	x9, xzr
  4045e0:	subs	x8, x9, x8
  4045e4:	ucvtf	d0, x8
  4045e8:	fneg	d0, d0
  4045ec:	str	d0, [sp, #16]
  4045f0:	b	404604 <__fxstatat@plt+0x2494>
  4045f4:	ldr	x8, [sp, #184]
  4045f8:	ldr	x8, [x8, #24]
  4045fc:	ucvtf	d0, x8
  404600:	str	d0, [sp, #16]
  404604:	ldr	d0, [sp, #16]
  404608:	str	d0, [sp, #144]
  40460c:	ldr	d0, [sp, #152]
  404610:	ldr	d1, [sp, #144]
  404614:	fadd	d0, d0, d1
  404618:	str	d0, [sp, #136]
  40461c:	ldr	d0, [sp, #136]
  404620:	fcmp	d0, #0.0
  404624:	cset	w8, ne  // ne = any
  404628:	tbnz	w8, #0, 404630 <__fxstatat@plt+0x24c0>
  40462c:	b	4046c4 <__fxstatat@plt+0x2554>
  404630:	ldr	d0, [sp, #152]
  404634:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  404638:	fmov	d1, x8
  40463c:	fmul	d0, d0, d1
  404640:	ldr	d1, [sp, #136]
  404644:	fdiv	d0, d0, d1
  404648:	str	d0, [sp, #176]
  40464c:	fcvtzs	x8, d0
  404650:	str	x8, [sp, #128]
  404654:	ldr	x8, [sp, #128]
  404658:	scvtf	d0, x8
  40465c:	str	d0, [sp, #120]
  404660:	ldr	d0, [sp, #120]
  404664:	fmov	d1, #1.000000000000000000e+00
  404668:	fsub	d0, d0, d1
  40466c:	ldr	d1, [sp, #176]
  404670:	fcmp	d0, d1
  404674:	cset	w9, mi  // mi = first
  404678:	tbnz	w9, #0, 404680 <__fxstatat@plt+0x2510>
  40467c:	b	4046c4 <__fxstatat@plt+0x2554>
  404680:	ldr	d0, [sp, #176]
  404684:	ldr	d1, [sp, #120]
  404688:	fmov	d2, #1.000000000000000000e+00
  40468c:	fadd	d1, d1, d2
  404690:	fcmp	d0, d1
  404694:	cset	w8, ls  // ls = plast
  404698:	tbnz	w8, #0, 4046a0 <__fxstatat@plt+0x2530>
  40469c:	b	4046c4 <__fxstatat@plt+0x2554>
  4046a0:	ldr	d0, [sp, #120]
  4046a4:	ldr	d1, [sp, #120]
  4046a8:	ldr	d2, [sp, #176]
  4046ac:	fcmp	d1, d2
  4046b0:	cset	w8, mi  // mi = first
  4046b4:	and	w8, w8, #0x1
  4046b8:	scvtf	d1, w8
  4046bc:	fadd	d0, d0, d1
  4046c0:	str	d0, [sp, #176]
  4046c4:	ldr	d0, [sp, #176]
  4046c8:	fmov	d1, xzr
  4046cc:	fcmp	d1, d0
  4046d0:	cset	w8, ls  // ls = plast
  4046d4:	tbnz	w8, #0, 4046dc <__fxstatat@plt+0x256c>
  4046d8:	b	404708 <__fxstatat@plt+0x2598>
  4046dc:	ldr	d0, [sp, #176]
  4046e0:	add	x0, sp, #0xc0
  4046e4:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  4046e8:	add	x1, x1, #0xb95
  4046ec:	bl	401d10 <asprintf@plt>
  4046f0:	mov	w8, #0xffffffff            	// #-1
  4046f4:	cmp	w0, w8
  4046f8:	b.ne	404704 <__fxstatat@plt+0x2594>  // b.any
  4046fc:	mov	x8, xzr
  404700:	str	x8, [sp, #192]
  404704:	b	404714 <__fxstatat@plt+0x25a4>
  404708:	ldr	x0, [sp, #96]
  40470c:	bl	401e90 <strdup@plt>
  404710:	str	x0, [sp, #192]
  404714:	ldr	x8, [sp, #192]
  404718:	cbnz	x8, 404720 <__fxstatat@plt+0x25b0>
  40471c:	bl	40e2e4 <__fxstatat@plt+0xc174>
  404720:	b	40475c <__fxstatat@plt+0x25ec>
  404724:	ldur	x0, [x29, #-24]
  404728:	bl	40e2a8 <__fxstatat@plt+0xc138>
  40472c:	str	x0, [sp, #192]
  404730:	b	40475c <__fxstatat@plt+0x25ec>
  404734:	ldur	x0, [x29, #-16]
  404738:	bl	40e2a8 <__fxstatat@plt+0xc138>
  40473c:	str	x0, [sp, #192]
  404740:	b	40475c <__fxstatat@plt+0x25ec>
  404744:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  404748:	add	x0, x0, #0xb9c
  40474c:	ldr	x1, [sp, #80]
  404750:	mov	w2, #0x4ce                 	// #1230
  404754:	ldr	x3, [sp, #72]
  404758:	bl	4020f0 <__assert_fail@plt>
  40475c:	ldr	x8, [sp, #192]
  404760:	cbnz	x8, 40477c <__fxstatat@plt+0x260c>
  404764:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  404768:	add	x0, x0, #0xbaf
  40476c:	ldr	x1, [sp, #80]
  404770:	mov	w2, #0x4d2                 	// #1234
  404774:	ldr	x3, [sp, #72]
  404778:	bl	4020f0 <__assert_fail@plt>
  40477c:	ldr	x0, [sp, #192]
  404780:	bl	404bf0 <__fxstatat@plt+0x2a80>
  404784:	ldr	x0, [sp, #192]
  404788:	mov	w8, wzr
  40478c:	mov	w1, w8
  404790:	bl	40ae40 <__fxstatat@plt+0x8cd0>
  404794:	mov	w2, w0
  404798:	sxtw	x9, w2
  40479c:	str	x9, [sp, #112]
  4047a0:	ldr	x9, [sp, #88]
  4047a4:	ldr	x10, [x9]
  4047a8:	ldr	x11, [sp, #856]
  4047ac:	mov	x12, #0x8                   	// #8
  4047b0:	mul	x11, x12, x11
  4047b4:	add	x10, x10, x11
  4047b8:	ldr	x10, [x10]
  4047bc:	ldr	x10, [x10, #32]
  4047c0:	ldr	x11, [sp, #112]
  4047c4:	cmp	x10, x11
  4047c8:	b.ls	4047f4 <__fxstatat@plt+0x2684>  // b.plast
  4047cc:	ldr	x8, [sp, #88]
  4047d0:	ldr	x9, [x8]
  4047d4:	ldr	x10, [sp, #856]
  4047d8:	mov	x11, #0x8                   	// #8
  4047dc:	mul	x10, x11, x10
  4047e0:	add	x9, x9, x10
  4047e4:	ldr	x9, [x9]
  4047e8:	ldr	x9, [x9, #32]
  4047ec:	str	x9, [sp, #8]
  4047f0:	b	4047fc <__fxstatat@plt+0x268c>
  4047f4:	ldr	x8, [sp, #112]
  4047f8:	str	x8, [sp, #8]
  4047fc:	ldr	x8, [sp, #8]
  404800:	ldr	x9, [sp, #88]
  404804:	ldr	x10, [x9]
  404808:	ldr	x11, [sp, #856]
  40480c:	mov	x12, #0x8                   	// #8
  404810:	mul	x11, x12, x11
  404814:	add	x10, x10, x11
  404818:	ldr	x10, [x10]
  40481c:	str	x8, [x10, #32]
  404820:	ldr	x8, [sp, #192]
  404824:	adrp	x10, 425000 <__fxstatat@plt+0x22e90>
  404828:	add	x10, x10, #0x658
  40482c:	ldr	x10, [x10]
  404830:	adrp	x11, 425000 <__fxstatat@plt+0x22e90>
  404834:	add	x11, x11, #0x660
  404838:	ldr	x11, [x11]
  40483c:	subs	x11, x11, #0x1
  404840:	mul	x11, x12, x11
  404844:	add	x10, x10, x11
  404848:	ldr	x10, [x10]
  40484c:	ldr	x11, [sp, #856]
  404850:	mul	x11, x12, x11
  404854:	add	x10, x10, x11
  404858:	str	x8, [x10]
  40485c:	ldr	x8, [sp, #856]
  404860:	add	x8, x8, #0x1
  404864:	str	x8, [sp, #856]
  404868:	b	4042a8 <__fxstatat@plt+0x2138>
  40486c:	ldr	x0, [sp, #1000]
  404870:	bl	401fa0 <free@plt>
  404874:	add	sp, sp, #0x4f0
  404878:	ldr	x28, [sp, #16]
  40487c:	ldp	x29, x30, [sp], #32
  404880:	ret
  404884:	sub	sp, sp, #0x40
  404888:	stp	x29, x30, [sp, #48]
  40488c:	add	x29, sp, #0x30
  404890:	stur	xzr, [x29, #-8]
  404894:	ldur	x8, [x29, #-8]
  404898:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  40489c:	add	x9, x9, #0x660
  4048a0:	ldr	x9, [x9]
  4048a4:	cmp	x8, x9
  4048a8:	b.cs	404a1c <__fxstatat@plt+0x28ac>  // b.hs, b.nlast
  4048ac:	stur	xzr, [x29, #-16]
  4048b0:	ldur	x8, [x29, #-16]
  4048b4:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  4048b8:	add	x9, x9, #0x648
  4048bc:	ldr	x9, [x9]
  4048c0:	cmp	x8, x9
  4048c4:	b.cs	404a04 <__fxstatat@plt+0x2894>  // b.hs, b.nlast
  4048c8:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  4048cc:	add	x8, x8, #0x658
  4048d0:	ldr	x8, [x8]
  4048d4:	ldur	x9, [x29, #-8]
  4048d8:	mov	x10, #0x8                   	// #8
  4048dc:	mul	x9, x10, x9
  4048e0:	add	x8, x8, x9
  4048e4:	ldr	x8, [x8]
  4048e8:	ldur	x9, [x29, #-16]
  4048ec:	mul	x9, x10, x9
  4048f0:	add	x8, x8, x9
  4048f4:	ldr	x8, [x8]
  4048f8:	str	x8, [sp, #24]
  4048fc:	ldur	x8, [x29, #-16]
  404900:	cbz	x8, 40490c <__fxstatat@plt+0x279c>
  404904:	mov	w0, #0x20                  	// #32
  404908:	bl	401e40 <putchar_unlocked@plt>
  40490c:	str	wzr, [sp, #20]
  404910:	ldur	x8, [x29, #-16]
  404914:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  404918:	add	x9, x9, #0x648
  40491c:	ldr	x9, [x9]
  404920:	subs	x9, x9, #0x1
  404924:	cmp	x8, x9
  404928:	b.ne	404934 <__fxstatat@plt+0x27c4>  // b.any
  40492c:	mov	w8, #0x8                   	// #8
  404930:	str	w8, [sp, #20]
  404934:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  404938:	add	x8, x8, #0x650
  40493c:	ldr	x9, [x8]
  404940:	ldur	x10, [x29, #-16]
  404944:	mov	x11, #0x8                   	// #8
  404948:	mul	x10, x11, x10
  40494c:	add	x9, x9, x10
  404950:	ldr	x9, [x9]
  404954:	ldr	x9, [x9, #32]
  404958:	add	x1, sp, #0x8
  40495c:	str	x9, [sp, #8]
  404960:	ldr	x0, [sp, #24]
  404964:	ldr	x8, [x8]
  404968:	ldur	x9, [x29, #-16]
  40496c:	mul	x9, x11, x9
  404970:	add	x8, x8, x9
  404974:	ldr	x8, [x8]
  404978:	ldr	w2, [x8, #40]
  40497c:	ldr	w3, [sp, #20]
  404980:	bl	40ad48 <__fxstatat@plt+0x8bd8>
  404984:	str	x0, [sp, #24]
  404988:	ldr	x8, [sp, #24]
  40498c:	cbz	x8, 40499c <__fxstatat@plt+0x282c>
  404990:	ldr	x8, [sp, #24]
  404994:	str	x8, [sp]
  404998:	b	4049d0 <__fxstatat@plt+0x2860>
  40499c:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  4049a0:	add	x8, x8, #0x658
  4049a4:	ldr	x8, [x8]
  4049a8:	ldur	x9, [x29, #-8]
  4049ac:	mov	x10, #0x8                   	// #8
  4049b0:	mul	x9, x10, x9
  4049b4:	add	x8, x8, x9
  4049b8:	ldr	x8, [x8]
  4049bc:	ldur	x9, [x29, #-16]
  4049c0:	mul	x9, x10, x9
  4049c4:	add	x8, x8, x9
  4049c8:	ldr	x8, [x8]
  4049cc:	str	x8, [sp]
  4049d0:	ldr	x8, [sp]
  4049d4:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  4049d8:	add	x9, x9, #0x5b8
  4049dc:	ldr	x1, [x9]
  4049e0:	mov	x0, x8
  4049e4:	bl	402090 <fputs_unlocked@plt>
  4049e8:	ldr	x8, [sp, #24]
  4049ec:	mov	x0, x8
  4049f0:	bl	401fa0 <free@plt>
  4049f4:	ldur	x8, [x29, #-16]
  4049f8:	add	x8, x8, #0x1
  4049fc:	stur	x8, [x29, #-16]
  404a00:	b	4048b0 <__fxstatat@plt+0x2740>
  404a04:	mov	w0, #0xa                   	// #10
  404a08:	bl	401e40 <putchar_unlocked@plt>
  404a0c:	ldur	x8, [x29, #-8]
  404a10:	add	x8, x8, #0x1
  404a14:	stur	x8, [x29, #-8]
  404a18:	b	404894 <__fxstatat@plt+0x2724>
  404a1c:	ldp	x29, x30, [sp, #48]
  404a20:	add	sp, sp, #0x40
  404a24:	ret
  404a28:	sub	sp, sp, #0x40
  404a2c:	stp	x29, x30, [sp, #48]
  404a30:	add	x29, sp, #0x30
  404a34:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  404a38:	add	x8, x8, #0x648
  404a3c:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  404a40:	add	x9, x9, #0x650
  404a44:	mov	x2, #0x8                   	// #8
  404a48:	adrp	x10, 425000 <__fxstatat@plt+0x22e90>
  404a4c:	add	x10, x10, #0x2d0
  404a50:	stur	w0, [x29, #-4]
  404a54:	stur	x1, [x29, #-16]
  404a58:	ldr	x11, [x8]
  404a5c:	add	x11, x11, #0x1
  404a60:	str	x11, [x8]
  404a64:	ldr	x0, [x9]
  404a68:	ldr	x1, [x8]
  404a6c:	str	x8, [sp, #24]
  404a70:	str	x9, [sp, #16]
  404a74:	str	x10, [sp, #8]
  404a78:	bl	40dfd4 <__fxstatat@plt+0xbe64>
  404a7c:	ldr	x8, [sp, #16]
  404a80:	str	x0, [x8]
  404a84:	ldursw	x9, [x29, #-4]
  404a88:	mov	x10, #0x30                  	// #48
  404a8c:	mul	x9, x10, x9
  404a90:	ldr	x10, [sp, #8]
  404a94:	add	x9, x10, x9
  404a98:	ldr	x11, [x8]
  404a9c:	ldr	x12, [sp, #24]
  404aa0:	ldr	x13, [x12]
  404aa4:	subs	x13, x13, #0x1
  404aa8:	mov	x14, #0x8                   	// #8
  404aac:	mul	x13, x14, x13
  404ab0:	add	x11, x11, x13
  404ab4:	str	x9, [x11]
  404ab8:	ldur	x9, [x29, #-16]
  404abc:	cbz	x9, 404aec <__fxstatat@plt+0x297c>
  404ac0:	ldur	x8, [x29, #-16]
  404ac4:	ldr	x9, [sp, #16]
  404ac8:	ldr	x10, [x9]
  404acc:	ldr	x11, [sp, #24]
  404ad0:	ldr	x12, [x11]
  404ad4:	subs	x12, x12, #0x1
  404ad8:	mov	x13, #0x8                   	// #8
  404adc:	mul	x12, x13, x12
  404ae0:	add	x10, x10, x12
  404ae4:	ldr	x10, [x10]
  404ae8:	str	x8, [x10, #24]
  404aec:	ldursw	x8, [x29, #-4]
  404af0:	mov	x9, #0x30                  	// #48
  404af4:	mul	x8, x9, x8
  404af8:	ldr	x9, [sp, #8]
  404afc:	add	x8, x9, x8
  404b00:	ldrb	w10, [x8, #44]
  404b04:	tbnz	w10, #0, 404b0c <__fxstatat@plt+0x299c>
  404b08:	b	404b2c <__fxstatat@plt+0x29bc>
  404b0c:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  404b10:	add	x0, x0, #0x997
  404b14:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  404b18:	add	x1, x1, #0x969
  404b1c:	mov	w2, #0x196                 	// #406
  404b20:	adrp	x3, 413000 <__fxstatat@plt+0x10e90>
  404b24:	add	x3, x3, #0x9a5
  404b28:	bl	4020f0 <__assert_fail@plt>
  404b2c:	ldursw	x8, [x29, #-4]
  404b30:	mov	x9, #0x30                  	// #48
  404b34:	mul	x8, x9, x8
  404b38:	ldr	x9, [sp, #8]
  404b3c:	add	x8, x9, x8
  404b40:	mov	w10, #0x1                   	// #1
  404b44:	strb	w10, [x8, #44]
  404b48:	ldp	x29, x30, [sp, #48]
  404b4c:	add	sp, sp, #0x40
  404b50:	ret
  404b54:	sub	sp, sp, #0x30
  404b58:	stp	x29, x30, [sp, #32]
  404b5c:	add	x29, sp, #0x20
  404b60:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  404b64:	add	x8, x8, #0x660
  404b68:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  404b6c:	add	x9, x9, #0x658
  404b70:	mov	x10, #0x8                   	// #8
  404b74:	adrp	x11, 425000 <__fxstatat@plt+0x22e90>
  404b78:	add	x11, x11, #0x648
  404b7c:	ldr	x12, [x8]
  404b80:	add	x12, x12, #0x1
  404b84:	str	x12, [x8]
  404b88:	ldr	x0, [x9]
  404b8c:	ldr	x1, [x8]
  404b90:	mov	x2, x10
  404b94:	stur	x8, [x29, #-8]
  404b98:	str	x9, [sp, #16]
  404b9c:	str	x10, [sp, #8]
  404ba0:	str	x11, [sp]
  404ba4:	bl	40dfd4 <__fxstatat@plt+0xbe64>
  404ba8:	ldr	x8, [sp, #16]
  404bac:	str	x0, [x8]
  404bb0:	ldr	x9, [sp]
  404bb4:	ldr	x0, [x9]
  404bb8:	ldr	x1, [sp, #8]
  404bbc:	bl	40df48 <__fxstatat@plt+0xbdd8>
  404bc0:	ldr	x8, [sp, #16]
  404bc4:	ldr	x9, [x8]
  404bc8:	ldur	x10, [x29, #-8]
  404bcc:	ldr	x11, [x10]
  404bd0:	subs	x11, x11, #0x1
  404bd4:	mov	x12, #0x8                   	// #8
  404bd8:	mul	x11, x12, x11
  404bdc:	add	x9, x9, x11
  404be0:	str	x0, [x9]
  404be4:	ldp	x29, x30, [sp, #32]
  404be8:	add	sp, sp, #0x30
  404bec:	ret
  404bf0:	sub	sp, sp, #0x20
  404bf4:	stp	x29, x30, [sp, #16]
  404bf8:	add	x29, sp, #0x10
  404bfc:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  404c00:	add	x8, x8, #0x518
  404c04:	str	x0, [sp, #8]
  404c08:	ldr	w9, [x8]
  404c0c:	cmp	w9, #0x0
  404c10:	cset	w9, ge  // ge = tcont
  404c14:	str	x8, [sp]
  404c18:	tbnz	w9, #0, 404c2c <__fxstatat@plt+0x2abc>
  404c1c:	mov	w0, #0x1                   	// #1
  404c20:	bl	402050 <isatty@plt>
  404c24:	ldr	x8, [sp]
  404c28:	str	w0, [x8]
  404c2c:	ldr	x8, [sp]
  404c30:	ldr	w9, [x8]
  404c34:	adrp	x10, 404000 <__fxstatat@plt+0x1e90>
  404c38:	add	x10, x10, #0xd9c
  404c3c:	adrp	x11, 404000 <__fxstatat@plt+0x1e90>
  404c40:	add	x11, x11, #0xc60
  404c44:	cmp	w9, #0x0
  404c48:	csel	x10, x11, x10, ne  // ne = any
  404c4c:	ldr	x0, [sp, #8]
  404c50:	blr	x10
  404c54:	ldp	x29, x30, [sp, #16]
  404c58:	add	sp, sp, #0x20
  404c5c:	ret
  404c60:	sub	sp, sp, #0x60
  404c64:	stp	x29, x30, [sp, #80]
  404c68:	add	x29, sp, #0x50
  404c6c:	stur	x0, [x29, #-8]
  404c70:	ldur	x8, [x29, #-8]
  404c74:	ldur	x0, [x29, #-8]
  404c78:	str	x8, [sp]
  404c7c:	bl	401c50 <strlen@plt>
  404c80:	ldr	x8, [sp]
  404c84:	add	x9, x8, x0
  404c88:	stur	x9, [x29, #-16]
  404c8c:	ldur	x9, [x29, #-8]
  404c90:	stur	x9, [x29, #-24]
  404c94:	stur	xzr, [x29, #-32]
  404c98:	ldur	x9, [x29, #-8]
  404c9c:	str	x9, [sp, #32]
  404ca0:	ldr	x8, [sp, #32]
  404ca4:	ldur	x9, [x29, #-16]
  404ca8:	cmp	x8, x9
  404cac:	b.eq	404d84 <__fxstatat@plt+0x2c14>  // b.none
  404cb0:	ldur	x8, [x29, #-16]
  404cb4:	ldr	x9, [sp, #32]
  404cb8:	subs	x8, x8, x9
  404cbc:	str	x8, [sp, #16]
  404cc0:	ldr	x1, [sp, #32]
  404cc4:	ldr	x2, [sp, #16]
  404cc8:	add	x0, sp, #0x1c
  404ccc:	sub	x3, x29, #0x20
  404cd0:	bl	40f1c0 <__fxstatat@plt+0xd050>
  404cd4:	str	x0, [sp, #40]
  404cd8:	ldr	x8, [sp, #40]
  404cdc:	ldr	x9, [sp, #16]
  404ce0:	cmp	x8, x9
  404ce4:	cset	w10, ls  // ls = plast
  404ce8:	and	w10, w10, #0x1
  404cec:	strb	w10, [sp, #15]
  404cf0:	ldrb	w10, [sp, #15]
  404cf4:	tbnz	w10, #0, 404cfc <__fxstatat@plt+0x2b8c>
  404cf8:	b	404d20 <__fxstatat@plt+0x2bb0>
  404cfc:	ldr	w0, [sp, #28]
  404d00:	bl	401cf0 <iswcntrl@plt>
  404d04:	cmp	w0, #0x0
  404d08:	cset	w8, ne  // ne = any
  404d0c:	mov	w9, #0x1                   	// #1
  404d10:	eor	w8, w8, #0x1
  404d14:	and	w8, w8, w9
  404d18:	strb	w8, [sp, #15]
  404d1c:	b	404d28 <__fxstatat@plt+0x2bb8>
  404d20:	mov	x8, #0x1                   	// #1
  404d24:	str	x8, [sp, #40]
  404d28:	ldrb	w8, [sp, #15]
  404d2c:	tbnz	w8, #0, 404d34 <__fxstatat@plt+0x2bc4>
  404d30:	b	404d58 <__fxstatat@plt+0x2be8>
  404d34:	ldur	x0, [x29, #-24]
  404d38:	ldr	x1, [sp, #32]
  404d3c:	ldr	x2, [sp, #40]
  404d40:	bl	401c20 <memmove@plt>
  404d44:	ldr	x8, [sp, #40]
  404d48:	ldur	x9, [x29, #-24]
  404d4c:	add	x8, x9, x8
  404d50:	stur	x8, [x29, #-24]
  404d54:	b	404d70 <__fxstatat@plt+0x2c00>
  404d58:	ldur	x8, [x29, #-24]
  404d5c:	add	x9, x8, #0x1
  404d60:	stur	x9, [x29, #-24]
  404d64:	mov	w10, #0x3f                  	// #63
  404d68:	strb	w10, [x8]
  404d6c:	stur	xzr, [x29, #-32]
  404d70:	ldr	x8, [sp, #40]
  404d74:	ldr	x9, [sp, #32]
  404d78:	add	x8, x9, x8
  404d7c:	str	x8, [sp, #32]
  404d80:	b	404ca0 <__fxstatat@plt+0x2b30>
  404d84:	ldur	x8, [x29, #-24]
  404d88:	mov	w9, #0x0                   	// #0
  404d8c:	strb	w9, [x8]
  404d90:	ldp	x29, x30, [sp, #80]
  404d94:	add	sp, sp, #0x60
  404d98:	ret
  404d9c:	sub	sp, sp, #0x20
  404da0:	stp	x29, x30, [sp, #16]
  404da4:	add	x29, sp, #0x10
  404da8:	str	x0, [sp, #8]
  404dac:	ldr	x8, [sp, #8]
  404db0:	str	x8, [sp]
  404db4:	ldr	x8, [sp]
  404db8:	ldrb	w9, [x8]
  404dbc:	cbz	w9, 404df8 <__fxstatat@plt+0x2c88>
  404dc0:	ldr	x8, [sp]
  404dc4:	ldrb	w0, [x8]
  404dc8:	bl	404e04 <__fxstatat@plt+0x2c94>
  404dcc:	and	w0, w0, #0xff
  404dd0:	bl	40689c <__fxstatat@plt+0x472c>
  404dd4:	tbnz	w0, #0, 404ddc <__fxstatat@plt+0x2c6c>
  404dd8:	b	404de8 <__fxstatat@plt+0x2c78>
  404ddc:	ldr	x8, [sp]
  404de0:	mov	w9, #0x3f                  	// #63
  404de4:	strb	w9, [x8]
  404de8:	ldr	x8, [sp]
  404dec:	add	x8, x8, #0x1
  404df0:	str	x8, [sp]
  404df4:	b	404db4 <__fxstatat@plt+0x2c44>
  404df8:	ldp	x29, x30, [sp, #16]
  404dfc:	add	sp, sp, #0x20
  404e00:	ret
  404e04:	sub	sp, sp, #0x10
  404e08:	strb	w0, [sp, #15]
  404e0c:	ldrb	w0, [sp, #15]
  404e10:	add	sp, sp, #0x10
  404e14:	ret
  404e18:	sub	sp, sp, #0x130
  404e1c:	stp	x29, x30, [sp, #272]
  404e20:	str	x28, [sp, #288]
  404e24:	add	x29, sp, #0x110
  404e28:	sub	x8, x29, #0x60
  404e2c:	mov	x9, xzr
  404e30:	mov	w10, #0x0                   	// #0
  404e34:	str	x0, [x8, #80]
  404e38:	str	x9, [x8, #64]
  404e3c:	sturb	w10, [x29, #-33]
  404e40:	sturb	w10, [x29, #-34]
  404e44:	ldr	x9, [x8, #80]
  404e48:	str	x9, [x8, #48]
  404e4c:	ldr	x0, [x8, #80]
  404e50:	str	x8, [sp, #32]
  404e54:	bl	401f10 <canonicalize_file_name@plt>
  404e58:	ldr	x8, [sp, #32]
  404e5c:	str	x0, [x8, #40]
  404e60:	ldr	x9, [x8, #40]
  404e64:	cbz	x9, 404e88 <__fxstatat@plt+0x2d18>
  404e68:	ldr	x8, [sp, #32]
  404e6c:	ldr	x9, [x8, #40]
  404e70:	ldrb	w10, [x9]
  404e74:	cmp	w10, #0x2f
  404e78:	b.ne	404e88 <__fxstatat@plt+0x2d18>  // b.any
  404e7c:	ldr	x8, [sp, #32]
  404e80:	ldr	x9, [x8, #40]
  404e84:	str	x9, [x8, #80]
  404e88:	mov	x8, #0xffffffffffffffff    	// #-1
  404e8c:	ldr	x9, [sp, #32]
  404e90:	str	x8, [x9, #32]
  404e94:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  404e98:	add	x8, x8, #0x640
  404e9c:	ldr	x8, [x8]
  404ea0:	str	x8, [x9, #72]
  404ea4:	ldr	x8, [sp, #32]
  404ea8:	ldr	x9, [x8, #72]
  404eac:	cbz	x9, 405060 <__fxstatat@plt+0x2ef0>
  404eb0:	ldr	x8, [sp, #32]
  404eb4:	ldr	x9, [x8, #72]
  404eb8:	ldr	x9, [x9]
  404ebc:	str	x9, [x8, #24]
  404ec0:	ldr	x9, [x8, #72]
  404ec4:	ldr	x0, [x9]
  404ec8:	bl	401f10 <canonicalize_file_name@plt>
  404ecc:	ldr	x8, [sp, #32]
  404ed0:	str	x0, [x8, #16]
  404ed4:	ldr	x9, [x8, #16]
  404ed8:	cbz	x9, 404efc <__fxstatat@plt+0x2d8c>
  404edc:	ldr	x8, [sp, #32]
  404ee0:	ldr	x9, [x8, #16]
  404ee4:	ldrb	w10, [x9]
  404ee8:	cmp	w10, #0x2f
  404eec:	b.ne	404efc <__fxstatat@plt+0x2d8c>  // b.any
  404ef0:	ldr	x8, [sp, #32]
  404ef4:	ldr	x9, [x8, #16]
  404ef8:	str	x9, [x8, #24]
  404efc:	ldr	x8, [sp, #32]
  404f00:	ldr	x0, [x8, #80]
  404f04:	ldr	x1, [x8, #24]
  404f08:	bl	401f50 <strcmp@plt>
  404f0c:	cbnz	w0, 405040 <__fxstatat@plt+0x2ed0>
  404f10:	ldr	x8, [sp, #32]
  404f14:	ldr	x9, [x8, #72]
  404f18:	ldr	x0, [x9, #8]
  404f1c:	bl	405588 <__fxstatat@plt+0x3418>
  404f20:	ldr	x8, [sp, #32]
  404f24:	str	x0, [x8, #8]
  404f28:	ldr	x9, [x8, #8]
  404f2c:	mov	w10, #0x0                   	// #0
  404f30:	str	w10, [sp, #28]
  404f34:	cbz	x9, 404f58 <__fxstatat@plt+0x2de8>
  404f38:	ldr	x8, [sp, #32]
  404f3c:	ldr	x0, [x8, #8]
  404f40:	ldr	x1, [x8, #24]
  404f44:	bl	401f50 <strcmp@plt>
  404f48:	cmp	w0, #0x0
  404f4c:	cset	w9, eq  // eq = none
  404f50:	eor	w9, w9, #0x1
  404f54:	str	w9, [sp, #28]
  404f58:	ldr	w8, [sp, #28]
  404f5c:	and	w8, w8, #0x1
  404f60:	sturb	w8, [x29, #-34]
  404f64:	ldr	x9, [sp, #32]
  404f68:	ldr	x10, [x9, #72]
  404f6c:	ldr	x0, [x10, #8]
  404f70:	bl	401c50 <strlen@plt>
  404f74:	ldr	x9, [sp, #32]
  404f78:	str	x0, [x9]
  404f7c:	ldurb	w8, [x29, #-34]
  404f80:	tbnz	w8, #0, 405034 <__fxstatat@plt+0x2ec4>
  404f84:	ldurb	w8, [x29, #-33]
  404f88:	tbnz	w8, #0, 404f90 <__fxstatat@plt+0x2e20>
  404f8c:	b	404fa4 <__fxstatat@plt+0x2e34>
  404f90:	ldr	x8, [sp, #32]
  404f94:	ldr	x9, [x8]
  404f98:	ldr	x10, [x8, #32]
  404f9c:	cmp	x9, x10
  404fa0:	b.cs	405034 <__fxstatat@plt+0x2ec4>  // b.hs, b.nlast
  404fa4:	mov	w8, #0x0                   	// #0
  404fa8:	strb	w8, [sp, #47]
  404fac:	ldr	x9, [sp, #32]
  404fb0:	ldr	x10, [x9, #72]
  404fb4:	ldr	x0, [x10, #8]
  404fb8:	add	x1, sp, #0x30
  404fbc:	bl	4129f0 <__fxstatat@plt+0x10880>
  404fc0:	cbnz	w0, 404fd0 <__fxstatat@plt+0x2e60>
  404fc4:	mov	w8, #0x1                   	// #1
  404fc8:	strb	w8, [sp, #47]
  404fcc:	sturb	w8, [x29, #-33]
  404fd0:	ldrb	w8, [sp, #47]
  404fd4:	tbnz	w8, #0, 404ff4 <__fxstatat@plt+0x2e84>
  404fd8:	ldurb	w8, [x29, #-33]
  404fdc:	tbnz	w8, #0, 405034 <__fxstatat@plt+0x2ec4>
  404fe0:	ldr	x8, [sp, #32]
  404fe4:	ldr	x9, [x8]
  404fe8:	ldr	x10, [x8, #32]
  404fec:	cmp	x9, x10
  404ff0:	b.cs	405034 <__fxstatat@plt+0x2ec4>  // b.hs, b.nlast
  404ff4:	ldr	x8, [sp, #32]
  404ff8:	ldr	x9, [x8, #72]
  404ffc:	str	x9, [x8, #64]
  405000:	ldr	x9, [x8]
  405004:	cmp	x9, #0x1
  405008:	b.ne	405028 <__fxstatat@plt+0x2eb8>  // b.any
  40500c:	ldr	x8, [sp, #32]
  405010:	ldr	x0, [x8, #8]
  405014:	bl	401fa0 <free@plt>
  405018:	ldr	x8, [sp, #32]
  40501c:	ldr	x0, [x8, #16]
  405020:	bl	401fa0 <free@plt>
  405024:	b	405060 <__fxstatat@plt+0x2ef0>
  405028:	ldr	x8, [sp, #32]
  40502c:	ldr	x9, [x8]
  405030:	str	x9, [x8, #32]
  405034:	ldr	x8, [sp, #32]
  405038:	ldr	x0, [x8, #8]
  40503c:	bl	401fa0 <free@plt>
  405040:	ldr	x8, [sp, #32]
  405044:	ldr	x0, [x8, #16]
  405048:	bl	401fa0 <free@plt>
  40504c:	ldr	x8, [sp, #32]
  405050:	ldr	x9, [x8, #72]
  405054:	ldr	x9, [x9, #48]
  405058:	str	x9, [x8, #72]
  40505c:	b	404ea4 <__fxstatat@plt+0x2d34>
  405060:	ldr	x8, [sp, #32]
  405064:	ldr	x0, [x8, #40]
  405068:	bl	401fa0 <free@plt>
  40506c:	ldr	x8, [sp, #32]
  405070:	ldr	x9, [x8, #64]
  405074:	cbz	x9, 405104 <__fxstatat@plt+0x2f94>
  405078:	ldr	x8, [sp, #32]
  40507c:	ldr	x9, [x8, #64]
  405080:	ldr	x0, [x9]
  405084:	ldr	x9, [x8, #64]
  405088:	ldr	x1, [x9, #8]
  40508c:	ldr	x2, [x8, #48]
  405090:	ldr	x9, [x8, #64]
  405094:	ldr	x4, [x9, #24]
  405098:	ldr	x9, [x8, #64]
  40509c:	ldrb	w10, [x9, #40]
  4050a0:	mov	w11, #0x1                   	// #1
  4050a4:	and	w10, w10, #0x1
  4050a8:	tst	w10, #0xff
  4050ac:	cset	w10, ne  // ne = any
  4050b0:	ldr	x9, [x8, #64]
  4050b4:	ldrb	w12, [x9, #40]
  4050b8:	lsr	w12, w12, w11
  4050bc:	and	w12, w12, w11
  4050c0:	tst	w12, #0xff
  4050c4:	cset	w12, ne  // ne = any
  4050c8:	mov	x9, xzr
  4050cc:	mov	x3, x9
  4050d0:	and	w5, w10, #0x1
  4050d4:	and	w6, w12, #0x1
  4050d8:	mov	x7, x9
  4050dc:	mov	x9, sp
  4050e0:	mov	w10, wzr
  4050e4:	and	w10, w10, w11
  4050e8:	strb	w10, [x9]
  4050ec:	str	w11, [sp, #24]
  4050f0:	bl	403eb8 <__fxstatat@plt+0x1d48>
  4050f4:	ldr	w10, [sp, #24]
  4050f8:	and	w11, w10, w10
  4050fc:	sturb	w11, [x29, #-1]
  405100:	b	40517c <__fxstatat@plt+0x300c>
  405104:	ldurb	w8, [x29, #-34]
  405108:	tbnz	w8, #0, 405110 <__fxstatat@plt+0x2fa0>
  40510c:	b	405170 <__fxstatat@plt+0x3000>
  405110:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  405114:	add	x0, x0, #0xacc
  405118:	bl	402140 <gettext@plt>
  40511c:	ldr	x8, [sp, #32]
  405120:	ldr	x1, [x8, #48]
  405124:	mov	w9, #0x4                   	// #4
  405128:	str	x0, [sp, #16]
  40512c:	mov	w0, w9
  405130:	bl	40cf90 <__fxstatat@plt+0xae20>
  405134:	mov	w9, wzr
  405138:	str	x0, [sp, #8]
  40513c:	mov	w0, w9
  405140:	mov	w1, w9
  405144:	ldr	x2, [sp, #16]
  405148:	ldr	x3, [sp, #8]
  40514c:	bl	401c90 <error@plt>
  405150:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  405154:	add	x8, x8, #0x5ec
  405158:	mov	w9, #0x1                   	// #1
  40515c:	str	w9, [x8]
  405160:	mov	w9, #0x1                   	// #1
  405164:	and	w9, w9, #0x1
  405168:	sturb	w9, [x29, #-1]
  40516c:	b	40517c <__fxstatat@plt+0x300c>
  405170:	mov	w8, wzr
  405174:	and	w8, w8, #0x1
  405178:	sturb	w8, [x29, #-1]
  40517c:	ldurb	w8, [x29, #-1]
  405180:	and	w0, w8, #0x1
  405184:	ldr	x28, [sp, #288]
  405188:	ldp	x29, x30, [sp, #272]
  40518c:	add	sp, sp, #0x130
  405190:	ret
  405194:	sub	sp, sp, #0x100
  405198:	stp	x29, x30, [sp, #240]
  40519c:	add	x29, sp, #0xf0
  4051a0:	mov	x8, xzr
  4051a4:	stur	x0, [x29, #-8]
  4051a8:	stur	x1, [x29, #-16]
  4051ac:	str	x8, [sp, #80]
  4051b0:	ldur	x0, [x29, #-8]
  4051b4:	bl	401f10 <canonicalize_file_name@plt>
  4051b8:	str	x0, [sp, #72]
  4051bc:	ldr	x8, [sp, #72]
  4051c0:	cbz	x8, 4052dc <__fxstatat@plt+0x316c>
  4051c4:	ldr	x8, [sp, #72]
  4051c8:	ldrb	w9, [x8]
  4051cc:	cmp	w9, #0x2f
  4051d0:	b.ne	4052dc <__fxstatat@plt+0x316c>  // b.any
  4051d4:	ldr	x0, [sp, #72]
  4051d8:	bl	401c50 <strlen@plt>
  4051dc:	str	x0, [sp, #64]
  4051e0:	str	xzr, [sp, #56]
  4051e4:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  4051e8:	add	x8, x8, #0x640
  4051ec:	ldr	x8, [x8]
  4051f0:	str	x8, [sp, #88]
  4051f4:	ldr	x8, [sp, #88]
  4051f8:	cbz	x8, 4052dc <__fxstatat@plt+0x316c>
  4051fc:	ldr	x8, [sp, #88]
  405200:	ldr	x0, [x8, #24]
  405204:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  405208:	add	x1, x1, #0xafd
  40520c:	bl	401f50 <strcmp@plt>
  405210:	cbz	w0, 4052cc <__fxstatat@plt+0x315c>
  405214:	ldr	x8, [sp, #80]
  405218:	cbz	x8, 405244 <__fxstatat@plt+0x30d4>
  40521c:	ldr	x8, [sp, #80]
  405220:	ldrb	w9, [x8, #40]
  405224:	and	w9, w9, #0x1
  405228:	and	w9, w9, #0xff
  40522c:	cbnz	w9, 405244 <__fxstatat@plt+0x30d4>
  405230:	ldr	x8, [sp, #88]
  405234:	ldrb	w9, [x8, #40]
  405238:	and	w9, w9, #0x1
  40523c:	and	w9, w9, #0xff
  405240:	cbnz	w9, 4052cc <__fxstatat@plt+0x315c>
  405244:	ldr	x8, [sp, #88]
  405248:	ldr	x0, [x8, #8]
  40524c:	bl	401c50 <strlen@plt>
  405250:	str	x0, [sp, #48]
  405254:	ldr	x8, [sp, #56]
  405258:	ldr	x9, [sp, #48]
  40525c:	cmp	x8, x9
  405260:	b.hi	4052cc <__fxstatat@plt+0x315c>  // b.pmore
  405264:	ldr	x8, [sp, #48]
  405268:	ldr	x9, [sp, #64]
  40526c:	cmp	x8, x9
  405270:	b.hi	4052cc <__fxstatat@plt+0x315c>  // b.pmore
  405274:	ldr	x8, [sp, #48]
  405278:	cmp	x8, #0x1
  40527c:	b.eq	4052bc <__fxstatat@plt+0x314c>  // b.none
  405280:	ldr	x8, [sp, #48]
  405284:	ldr	x9, [sp, #64]
  405288:	cmp	x8, x9
  40528c:	b.eq	4052a4 <__fxstatat@plt+0x3134>  // b.none
  405290:	ldr	x8, [sp, #72]
  405294:	ldr	x9, [sp, #48]
  405298:	ldrb	w10, [x8, x9]
  40529c:	cmp	w10, #0x2f
  4052a0:	b.ne	4052cc <__fxstatat@plt+0x315c>  // b.any
  4052a4:	ldr	x8, [sp, #88]
  4052a8:	ldr	x0, [x8, #8]
  4052ac:	ldr	x1, [sp, #72]
  4052b0:	ldr	x2, [sp, #48]
  4052b4:	bl	401df0 <strncmp@plt>
  4052b8:	cbnz	w0, 4052cc <__fxstatat@plt+0x315c>
  4052bc:	ldr	x8, [sp, #88]
  4052c0:	str	x8, [sp, #80]
  4052c4:	ldr	x8, [sp, #48]
  4052c8:	str	x8, [sp, #56]
  4052cc:	ldr	x8, [sp, #88]
  4052d0:	ldr	x8, [x8, #48]
  4052d4:	str	x8, [sp, #88]
  4052d8:	b	4051f4 <__fxstatat@plt+0x3084>
  4052dc:	ldr	x0, [sp, #72]
  4052e0:	bl	401fa0 <free@plt>
  4052e4:	ldr	x8, [sp, #80]
  4052e8:	cbz	x8, 40531c <__fxstatat@plt+0x31ac>
  4052ec:	ldr	x8, [sp, #80]
  4052f0:	ldr	x0, [x8, #8]
  4052f4:	add	x1, sp, #0x60
  4052f8:	bl	4129f0 <__fxstatat@plt+0x10880>
  4052fc:	cbnz	w0, 405314 <__fxstatat@plt+0x31a4>
  405300:	ldr	x8, [sp, #96]
  405304:	ldur	x9, [x29, #-16]
  405308:	ldr	x9, [x9]
  40530c:	cmp	x8, x9
  405310:	b.eq	40531c <__fxstatat@plt+0x31ac>  // b.none
  405314:	mov	x8, xzr
  405318:	str	x8, [sp, #80]
  40531c:	ldr	x8, [sp, #80]
  405320:	cbnz	x8, 40549c <__fxstatat@plt+0x332c>
  405324:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  405328:	add	x8, x8, #0x640
  40532c:	ldr	x8, [x8]
  405330:	str	x8, [sp, #88]
  405334:	ldr	x8, [sp, #88]
  405338:	cbz	x8, 40549c <__fxstatat@plt+0x332c>
  40533c:	ldr	x8, [sp, #88]
  405340:	ldr	x8, [x8, #32]
  405344:	mov	x9, #0xffffffffffffffff    	// #-1
  405348:	cmp	x8, x9
  40534c:	b.ne	4053ec <__fxstatat@plt+0x327c>  // b.any
  405350:	ldr	x8, [sp, #88]
  405354:	ldr	x0, [x8, #8]
  405358:	add	x1, sp, #0x60
  40535c:	bl	4129f0 <__fxstatat@plt+0x10880>
  405360:	cbnz	w0, 405374 <__fxstatat@plt+0x3204>
  405364:	ldr	x8, [sp, #96]
  405368:	ldr	x9, [sp, #88]
  40536c:	str	x8, [x9, #32]
  405370:	b	4053ec <__fxstatat@plt+0x327c>
  405374:	bl	402100 <__errno_location@plt>
  405378:	ldr	w8, [x0]
  40537c:	cmp	w8, #0x5
  405380:	b.ne	4053e0 <__fxstatat@plt+0x3270>  // b.any
  405384:	bl	402100 <__errno_location@plt>
  405388:	ldr	w1, [x0]
  40538c:	ldr	x8, [sp, #88]
  405390:	ldr	x2, [x8, #8]
  405394:	mov	w9, wzr
  405398:	mov	w0, w9
  40539c:	mov	w10, #0x3                   	// #3
  4053a0:	str	w1, [sp, #36]
  4053a4:	mov	w1, w10
  4053a8:	str	w9, [sp, #32]
  4053ac:	bl	40d10c <__fxstatat@plt+0xaf9c>
  4053b0:	ldr	w9, [sp, #32]
  4053b4:	str	x0, [sp, #24]
  4053b8:	mov	w0, w9
  4053bc:	ldr	w1, [sp, #36]
  4053c0:	adrp	x2, 414000 <__fxstatat@plt+0x11e90>
  4053c4:	add	x2, x2, #0xab5
  4053c8:	ldr	x3, [sp, #24]
  4053cc:	bl	401c90 <error@plt>
  4053d0:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  4053d4:	add	x8, x8, #0x5ec
  4053d8:	mov	w9, #0x1                   	// #1
  4053dc:	str	w9, [x8]
  4053e0:	ldr	x8, [sp, #88]
  4053e4:	mov	x9, #0xfffffffffffffffe    	// #-2
  4053e8:	str	x9, [x8, #32]
  4053ec:	ldur	x8, [x29, #-16]
  4053f0:	ldr	x8, [x8]
  4053f4:	ldr	x9, [sp, #88]
  4053f8:	ldr	x9, [x9, #32]
  4053fc:	cmp	x8, x9
  405400:	b.ne	40548c <__fxstatat@plt+0x331c>  // b.any
  405404:	ldr	x8, [sp, #88]
  405408:	ldr	x0, [x8, #24]
  40540c:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  405410:	add	x1, x1, #0xafd
  405414:	bl	401f50 <strcmp@plt>
  405418:	cbz	w0, 40548c <__fxstatat@plt+0x331c>
  40541c:	ldr	x8, [sp, #80]
  405420:	cbz	x8, 40544c <__fxstatat@plt+0x32dc>
  405424:	ldr	x8, [sp, #80]
  405428:	ldrb	w9, [x8, #40]
  40542c:	and	w9, w9, #0x1
  405430:	and	w9, w9, #0xff
  405434:	cbnz	w9, 40544c <__fxstatat@plt+0x32dc>
  405438:	ldr	x8, [sp, #88]
  40543c:	ldrb	w9, [x8, #40]
  405440:	and	w9, w9, #0x1
  405444:	and	w9, w9, #0xff
  405448:	cbnz	w9, 40548c <__fxstatat@plt+0x331c>
  40544c:	ldr	x8, [sp, #88]
  405450:	ldr	x0, [x8, #8]
  405454:	add	x1, sp, #0x60
  405458:	bl	4129f0 <__fxstatat@plt+0x10880>
  40545c:	cbnz	w0, 405474 <__fxstatat@plt+0x3304>
  405460:	ldr	x8, [sp, #96]
  405464:	ldr	x9, [sp, #88]
  405468:	ldr	x9, [x9, #32]
  40546c:	cmp	x8, x9
  405470:	b.eq	405484 <__fxstatat@plt+0x3314>  // b.none
  405474:	ldr	x8, [sp, #88]
  405478:	mov	x9, #0xfffffffffffffffe    	// #-2
  40547c:	str	x9, [x8, #32]
  405480:	b	40548c <__fxstatat@plt+0x331c>
  405484:	ldr	x8, [sp, #88]
  405488:	str	x8, [sp, #80]
  40548c:	ldr	x8, [sp, #88]
  405490:	ldr	x8, [x8, #48]
  405494:	str	x8, [sp, #88]
  405498:	b	405334 <__fxstatat@plt+0x31c4>
  40549c:	ldr	x8, [sp, #80]
  4054a0:	cbz	x8, 40551c <__fxstatat@plt+0x33ac>
  4054a4:	ldr	x8, [sp, #80]
  4054a8:	ldr	x0, [x8]
  4054ac:	ldr	x8, [sp, #80]
  4054b0:	ldr	x1, [x8, #8]
  4054b4:	ldur	x2, [x29, #-8]
  4054b8:	ldur	x3, [x29, #-8]
  4054bc:	ldr	x8, [sp, #80]
  4054c0:	ldr	x4, [x8, #24]
  4054c4:	ldr	x8, [sp, #80]
  4054c8:	ldrb	w9, [x8, #40]
  4054cc:	mov	w10, #0x1                   	// #1
  4054d0:	and	w9, w9, #0x1
  4054d4:	tst	w9, #0xff
  4054d8:	cset	w9, ne  // ne = any
  4054dc:	ldr	x8, [sp, #80]
  4054e0:	ldrb	w11, [x8, #40]
  4054e4:	lsr	w11, w11, w10
  4054e8:	and	w11, w11, w10
  4054ec:	tst	w11, #0xff
  4054f0:	cset	w11, ne  // ne = any
  4054f4:	and	w5, w9, #0x1
  4054f8:	and	w6, w11, #0x1
  4054fc:	mov	x8, xzr
  405500:	mov	x7, x8
  405504:	mov	x8, sp
  405508:	mov	w9, wzr
  40550c:	and	w9, w9, w10
  405510:	strb	w9, [x8]
  405514:	bl	403eb8 <__fxstatat@plt+0x1d48>
  405518:	b	40557c <__fxstatat@plt+0x340c>
  40551c:	ldur	x0, [x29, #-8]
  405520:	ldur	x1, [x29, #-16]
  405524:	bl	4062f8 <__fxstatat@plt+0x4188>
  405528:	str	x0, [sp, #40]
  40552c:	ldr	x8, [sp, #40]
  405530:	cbz	x8, 40557c <__fxstatat@plt+0x340c>
  405534:	ldr	x1, [sp, #40]
  405538:	ldur	x2, [x29, #-8]
  40553c:	mov	x8, xzr
  405540:	mov	x0, x8
  405544:	str	x0, [sp, #16]
  405548:	ldr	x3, [sp, #16]
  40554c:	ldr	x4, [sp, #16]
  405550:	mov	w9, #0x1                   	// #1
  405554:	mov	w10, wzr
  405558:	and	w5, w10, #0x1
  40555c:	and	w6, w10, #0x1
  405560:	mov	x7, x8
  405564:	mov	x8, sp
  405568:	and	w9, w10, w9
  40556c:	strb	w9, [x8]
  405570:	bl	403eb8 <__fxstatat@plt+0x1d48>
  405574:	ldr	x0, [sp, #40]
  405578:	bl	401fa0 <free@plt>
  40557c:	ldp	x29, x30, [sp, #240]
  405580:	add	sp, sp, #0x100
  405584:	ret
  405588:	sub	sp, sp, #0x40
  40558c:	stp	x29, x30, [sp, #48]
  405590:	add	x29, sp, #0x30
  405594:	mov	x8, xzr
  405598:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  40559c:	add	x9, x9, #0x640
  4055a0:	stur	x0, [x29, #-16]
  4055a4:	str	x8, [sp, #16]
  4055a8:	ldr	x8, [x9]
  4055ac:	str	x8, [sp, #24]
  4055b0:	ldr	x8, [sp, #24]
  4055b4:	cbz	x8, 4055e4 <__fxstatat@plt+0x3474>
  4055b8:	ldr	x8, [sp, #24]
  4055bc:	ldr	x0, [x8, #8]
  4055c0:	ldur	x1, [x29, #-16]
  4055c4:	bl	401f50 <strcmp@plt>
  4055c8:	cbnz	w0, 4055d4 <__fxstatat@plt+0x3464>
  4055cc:	ldr	x8, [sp, #24]
  4055d0:	str	x8, [sp, #16]
  4055d4:	ldr	x8, [sp, #24]
  4055d8:	ldr	x8, [x8, #48]
  4055dc:	str	x8, [sp, #24]
  4055e0:	b	4055b0 <__fxstatat@plt+0x3440>
  4055e4:	ldr	x8, [sp, #16]
  4055e8:	cbz	x8, 405644 <__fxstatat@plt+0x34d4>
  4055ec:	ldr	x8, [sp, #16]
  4055f0:	ldr	x8, [x8]
  4055f4:	str	x8, [sp, #8]
  4055f8:	ldr	x0, [sp, #8]
  4055fc:	bl	401f10 <canonicalize_file_name@plt>
  405600:	str	x0, [sp]
  405604:	ldr	x8, [sp]
  405608:	cbz	x8, 405628 <__fxstatat@plt+0x34b8>
  40560c:	ldr	x8, [sp]
  405610:	ldrb	w9, [x8]
  405614:	cmp	w9, #0x2f
  405618:	b.ne	405628 <__fxstatat@plt+0x34b8>  // b.any
  40561c:	ldr	x8, [sp]
  405620:	stur	x8, [x29, #-8]
  405624:	b	40564c <__fxstatat@plt+0x34dc>
  405628:	ldr	x0, [sp]
  40562c:	bl	401fa0 <free@plt>
  405630:	ldr	x8, [sp, #16]
  405634:	ldr	x0, [x8]
  405638:	bl	40e2a8 <__fxstatat@plt+0xc138>
  40563c:	stur	x0, [x29, #-8]
  405640:	b	40564c <__fxstatat@plt+0x34dc>
  405644:	mov	x8, xzr
  405648:	stur	x8, [x29, #-8]
  40564c:	ldur	x0, [x29, #-8]
  405650:	ldp	x29, x30, [sp, #48]
  405654:	add	sp, sp, #0x40
  405658:	ret
  40565c:	sub	sp, sp, #0x100
  405660:	stp	x29, x30, [sp, #240]
  405664:	add	x29, sp, #0xf0
  405668:	mov	x8, xzr
  40566c:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  405670:	add	x9, x9, #0x640
  405674:	adrp	x10, 425000 <__fxstatat@plt+0x22e90>
  405678:	add	x10, x10, #0x668
  40567c:	mov	w11, #0x1                   	// #1
  405680:	and	w11, w0, w11
  405684:	sturb	w11, [x29, #-1]
  405688:	stur	x8, [x29, #-24]
  40568c:	stur	wzr, [x29, #-28]
  405690:	ldr	x8, [x9]
  405694:	stur	x8, [x29, #-16]
  405698:	str	x9, [sp, #40]
  40569c:	str	x10, [sp, #32]
  4056a0:	ldur	x8, [x29, #-16]
  4056a4:	cbz	x8, 4056c4 <__fxstatat@plt+0x3554>
  4056a8:	ldur	w8, [x29, #-28]
  4056ac:	add	w8, w8, #0x1
  4056b0:	stur	w8, [x29, #-28]
  4056b4:	ldur	x8, [x29, #-16]
  4056b8:	ldr	x8, [x8, #48]
  4056bc:	stur	x8, [x29, #-16]
  4056c0:	b	4056a0 <__fxstatat@plt+0x3530>
  4056c4:	ldursw	x0, [x29, #-28]
  4056c8:	mov	x8, xzr
  4056cc:	mov	x1, x8
  4056d0:	adrp	x2, 405000 <__fxstatat@plt+0x2e90>
  4056d4:	add	x2, x2, #0xa90
  4056d8:	adrp	x3, 405000 <__fxstatat@plt+0x2e90>
  4056dc:	add	x3, x3, #0xac4
  4056e0:	adrp	x4, 405000 <__fxstatat@plt+0x2e90>
  4056e4:	add	x4, x4, #0xb04
  4056e8:	bl	4082a8 <__fxstatat@plt+0x6138>
  4056ec:	ldr	x8, [sp, #32]
  4056f0:	str	x0, [x8]
  4056f4:	ldr	x9, [x8]
  4056f8:	cbnz	x9, 405700 <__fxstatat@plt+0x3590>
  4056fc:	bl	40e2e4 <__fxstatat@plt+0xc174>
  405700:	ldr	x8, [sp, #40]
  405704:	ldr	x9, [x8]
  405708:	stur	x9, [x29, #-16]
  40570c:	ldur	x8, [x29, #-16]
  405710:	cbz	x8, 405a1c <__fxstatat@plt+0x38ac>
  405714:	mov	x8, xzr
  405718:	str	x8, [sp, #72]
  40571c:	ldur	x8, [x29, #-16]
  405720:	ldrb	w9, [x8, #40]
  405724:	mov	w10, #0x1                   	// #1
  405728:	lsr	w9, w9, w10
  40572c:	and	w9, w9, w10
  405730:	and	w9, w9, #0xff
  405734:	cbz	w9, 405748 <__fxstatat@plt+0x35d8>
  405738:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40573c:	add	x8, x8, #0x63c
  405740:	ldrb	w9, [x8]
  405744:	tbnz	w9, #0, 4057c0 <__fxstatat@plt+0x3650>
  405748:	ldur	x8, [x29, #-16]
  40574c:	ldrb	w9, [x8, #40]
  405750:	and	w9, w9, #0x1
  405754:	and	w9, w9, #0xff
  405758:	cbz	w9, 405780 <__fxstatat@plt+0x3610>
  40575c:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  405760:	add	x8, x8, #0x5e0
  405764:	ldrb	w9, [x8]
  405768:	tbnz	w9, #0, 405780 <__fxstatat@plt+0x3610>
  40576c:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  405770:	add	x8, x8, #0x5e1
  405774:	ldrb	w9, [x8]
  405778:	tbnz	w9, #0, 405780 <__fxstatat@plt+0x3610>
  40577c:	b	4057c0 <__fxstatat@plt+0x3650>
  405780:	ldur	x8, [x29, #-16]
  405784:	ldr	x0, [x8, #24]
  405788:	bl	405b28 <__fxstatat@plt+0x39b8>
  40578c:	tbnz	w0, #0, 405794 <__fxstatat@plt+0x3624>
  405790:	b	4057c0 <__fxstatat@plt+0x3650>
  405794:	ldur	x8, [x29, #-16]
  405798:	ldr	x0, [x8, #24]
  40579c:	bl	405bcc <__fxstatat@plt+0x3a5c>
  4057a0:	tbnz	w0, #0, 4057c0 <__fxstatat@plt+0x3650>
  4057a4:	ldur	x8, [x29, #-16]
  4057a8:	ldr	x0, [x8, #8]
  4057ac:	add	x1, sp, #0x50
  4057b0:	bl	4129f0 <__fxstatat@plt+0x10880>
  4057b4:	mov	w9, #0xffffffff            	// #-1
  4057b8:	cmp	w9, w0
  4057bc:	b.ne	4057d0 <__fxstatat@plt+0x3660>  // b.any
  4057c0:	ldur	x8, [x29, #-16]
  4057c4:	ldr	x8, [x8, #32]
  4057c8:	str	x8, [sp, #80]
  4057cc:	b	405994 <__fxstatat@plt+0x3824>
  4057d0:	ldr	x0, [sp, #80]
  4057d4:	bl	405c70 <__fxstatat@plt+0x3b00>
  4057d8:	str	x0, [sp, #64]
  4057dc:	ldr	x8, [sp, #64]
  4057e0:	cbz	x8, 405994 <__fxstatat@plt+0x3824>
  4057e4:	ldr	x8, [sp, #64]
  4057e8:	ldr	x8, [x8, #8]
  4057ec:	ldr	x0, [x8, #8]
  4057f0:	bl	401c50 <strlen@plt>
  4057f4:	ldur	x8, [x29, #-16]
  4057f8:	ldr	x8, [x8, #8]
  4057fc:	str	x0, [sp, #24]
  405800:	mov	x0, x8
  405804:	bl	401c50 <strlen@plt>
  405808:	ldr	x8, [sp, #24]
  40580c:	cmp	x8, x0
  405810:	cset	w9, hi  // hi = pmore
  405814:	and	w9, w9, #0x1
  405818:	strb	w9, [sp, #63]
  40581c:	ldr	x10, [sp, #64]
  405820:	ldr	x10, [x10, #8]
  405824:	ldr	x10, [x10, #16]
  405828:	mov	w9, #0x0                   	// #0
  40582c:	str	w9, [sp, #20]
  405830:	cbz	x10, 40587c <__fxstatat@plt+0x370c>
  405834:	ldur	x8, [x29, #-16]
  405838:	ldr	x8, [x8, #16]
  40583c:	mov	w9, #0x0                   	// #0
  405840:	str	w9, [sp, #20]
  405844:	cbz	x8, 40587c <__fxstatat@plt+0x370c>
  405848:	ldr	x8, [sp, #64]
  40584c:	ldr	x8, [x8, #8]
  405850:	ldr	x0, [x8, #16]
  405854:	bl	401c50 <strlen@plt>
  405858:	ldur	x8, [x29, #-16]
  40585c:	ldr	x8, [x8, #16]
  405860:	str	x0, [sp, #8]
  405864:	mov	x0, x8
  405868:	bl	401c50 <strlen@plt>
  40586c:	ldr	x8, [sp, #8]
  405870:	cmp	x8, x0
  405874:	cset	w9, cc  // cc = lo, ul, last
  405878:	str	w9, [sp, #20]
  40587c:	ldr	w8, [sp, #20]
  405880:	and	w8, w8, #0x1
  405884:	strb	w8, [sp, #62]
  405888:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  40588c:	add	x9, x9, #0x5f0
  405890:	ldrb	w8, [x9]
  405894:	tbnz	w8, #0, 4058f4 <__fxstatat@plt+0x3784>
  405898:	ldur	x8, [x29, #-16]
  40589c:	ldrb	w9, [x8, #40]
  4058a0:	mov	w10, #0x1                   	// #1
  4058a4:	lsr	w9, w9, w10
  4058a8:	and	w9, w9, w10
  4058ac:	and	w9, w9, #0xff
  4058b0:	cbz	w9, 4058f4 <__fxstatat@plt+0x3784>
  4058b4:	ldr	x8, [sp, #64]
  4058b8:	ldr	x8, [x8, #8]
  4058bc:	ldrb	w9, [x8, #40]
  4058c0:	mov	w10, #0x1                   	// #1
  4058c4:	lsr	w9, w9, w10
  4058c8:	and	w9, w9, w10
  4058cc:	and	w9, w9, #0xff
  4058d0:	cbz	w9, 4058f4 <__fxstatat@plt+0x3784>
  4058d4:	ldr	x8, [sp, #64]
  4058d8:	ldr	x8, [x8, #8]
  4058dc:	ldr	x0, [x8]
  4058e0:	ldur	x8, [x29, #-16]
  4058e4:	ldr	x1, [x8]
  4058e8:	bl	401f50 <strcmp@plt>
  4058ec:	cbz	w0, 4058f4 <__fxstatat@plt+0x3784>
  4058f0:	b	405994 <__fxstatat@plt+0x3824>
  4058f4:	ldur	x8, [x29, #-16]
  4058f8:	ldr	x0, [x8]
  4058fc:	mov	w1, #0x2f                  	// #47
  405900:	bl	401ff0 <strchr@plt>
  405904:	cbz	x0, 405920 <__fxstatat@plt+0x37b0>
  405908:	ldr	x8, [sp, #64]
  40590c:	ldr	x8, [x8, #8]
  405910:	ldr	x0, [x8]
  405914:	mov	w1, #0x2f                  	// #47
  405918:	bl	401ff0 <strchr@plt>
  40591c:	cbz	x0, 405970 <__fxstatat@plt+0x3800>
  405920:	ldrb	w8, [sp, #63]
  405924:	tbnz	w8, #0, 40592c <__fxstatat@plt+0x37bc>
  405928:	b	405938 <__fxstatat@plt+0x37c8>
  40592c:	ldrb	w8, [sp, #62]
  405930:	tbnz	w8, #0, 405938 <__fxstatat@plt+0x37c8>
  405934:	b	405970 <__fxstatat@plt+0x3800>
  405938:	ldr	x8, [sp, #64]
  40593c:	ldr	x8, [x8, #8]
  405940:	ldr	x0, [x8]
  405944:	ldur	x8, [x29, #-16]
  405948:	ldr	x1, [x8]
  40594c:	bl	401f50 <strcmp@plt>
  405950:	cbz	w0, 40598c <__fxstatat@plt+0x381c>
  405954:	ldur	x8, [x29, #-16]
  405958:	ldr	x0, [x8, #8]
  40595c:	ldr	x8, [sp, #64]
  405960:	ldr	x8, [x8, #8]
  405964:	ldr	x1, [x8, #8]
  405968:	bl	401f50 <strcmp@plt>
  40596c:	cbnz	w0, 40598c <__fxstatat@plt+0x381c>
  405970:	ldr	x8, [sp, #64]
  405974:	ldr	x8, [x8, #8]
  405978:	str	x8, [sp, #72]
  40597c:	ldur	x8, [x29, #-16]
  405980:	ldr	x9, [sp, #64]
  405984:	str	x8, [x9, #8]
  405988:	b	405994 <__fxstatat@plt+0x3824>
  40598c:	ldur	x8, [x29, #-16]
  405990:	str	x8, [sp, #72]
  405994:	ldr	x8, [sp, #72]
  405998:	cbz	x8, 4059bc <__fxstatat@plt+0x384c>
  40599c:	ldur	x8, [x29, #-16]
  4059a0:	ldr	x8, [x8, #48]
  4059a4:	stur	x8, [x29, #-16]
  4059a8:	ldurb	w9, [x29, #-1]
  4059ac:	tbnz	w9, #0, 4059b8 <__fxstatat@plt+0x3848>
  4059b0:	ldr	x0, [sp, #72]
  4059b4:	bl	40fdb4 <__fxstatat@plt+0xdc44>
  4059b8:	b	405a18 <__fxstatat@plt+0x38a8>
  4059bc:	mov	x0, #0x18                  	// #24
  4059c0:	bl	40df94 <__fxstatat@plt+0xbe24>
  4059c4:	str	x0, [sp, #48]
  4059c8:	ldur	x8, [x29, #-16]
  4059cc:	ldr	x9, [sp, #48]
  4059d0:	str	x8, [x9, #8]
  4059d4:	ldr	x8, [sp, #80]
  4059d8:	ldr	x9, [sp, #48]
  4059dc:	str	x8, [x9]
  4059e0:	ldur	x8, [x29, #-24]
  4059e4:	ldr	x9, [sp, #48]
  4059e8:	str	x8, [x9, #16]
  4059ec:	ldr	x8, [sp, #48]
  4059f0:	stur	x8, [x29, #-24]
  4059f4:	ldr	x8, [sp, #32]
  4059f8:	ldr	x0, [x8]
  4059fc:	ldr	x1, [sp, #48]
  405a00:	bl	409174 <__fxstatat@plt+0x7004>
  405a04:	cbnz	x0, 405a0c <__fxstatat@plt+0x389c>
  405a08:	bl	40e2e4 <__fxstatat@plt+0xc174>
  405a0c:	ldur	x8, [x29, #-16]
  405a10:	ldr	x8, [x8, #48]
  405a14:	stur	x8, [x29, #-16]
  405a18:	b	40570c <__fxstatat@plt+0x359c>
  405a1c:	ldurb	w8, [x29, #-1]
  405a20:	tbnz	w8, #0, 405a84 <__fxstatat@plt+0x3914>
  405a24:	mov	x8, xzr
  405a28:	ldr	x9, [sp, #40]
  405a2c:	str	x8, [x9]
  405a30:	ldur	x8, [x29, #-24]
  405a34:	cbz	x8, 405a6c <__fxstatat@plt+0x38fc>
  405a38:	ldur	x8, [x29, #-24]
  405a3c:	ldr	x8, [x8, #8]
  405a40:	stur	x8, [x29, #-16]
  405a44:	ldr	x8, [sp, #40]
  405a48:	ldr	x9, [x8]
  405a4c:	ldur	x10, [x29, #-16]
  405a50:	str	x9, [x10, #48]
  405a54:	ldur	x9, [x29, #-16]
  405a58:	str	x9, [x8]
  405a5c:	ldur	x9, [x29, #-24]
  405a60:	ldr	x9, [x9, #16]
  405a64:	stur	x9, [x29, #-24]
  405a68:	b	405a30 <__fxstatat@plt+0x38c0>
  405a6c:	ldr	x8, [sp, #32]
  405a70:	ldr	x0, [x8]
  405a74:	bl	4087b0 <__fxstatat@plt+0x6640>
  405a78:	mov	x8, xzr
  405a7c:	ldr	x9, [sp, #32]
  405a80:	str	x8, [x9]
  405a84:	ldp	x29, x30, [sp, #240]
  405a88:	add	sp, sp, #0x100
  405a8c:	ret
  405a90:	sub	sp, sp, #0x20
  405a94:	str	x0, [sp, #24]
  405a98:	str	x1, [sp, #16]
  405a9c:	ldr	x8, [sp, #24]
  405aa0:	str	x8, [sp, #8]
  405aa4:	ldr	x8, [sp, #8]
  405aa8:	ldr	x8, [x8]
  405aac:	ldr	x9, [sp, #16]
  405ab0:	udiv	x10, x8, x9
  405ab4:	mul	x9, x10, x9
  405ab8:	subs	x0, x8, x9
  405abc:	add	sp, sp, #0x20
  405ac0:	ret
  405ac4:	sub	sp, sp, #0x20
  405ac8:	str	x0, [sp, #24]
  405acc:	str	x1, [sp, #16]
  405ad0:	ldr	x8, [sp, #24]
  405ad4:	str	x8, [sp, #8]
  405ad8:	ldr	x8, [sp, #16]
  405adc:	str	x8, [sp]
  405ae0:	ldr	x8, [sp, #8]
  405ae4:	ldr	x8, [x8]
  405ae8:	ldr	x9, [sp]
  405aec:	ldr	x9, [x9]
  405af0:	cmp	x8, x9
  405af4:	cset	w10, eq  // eq = none
  405af8:	and	w0, w10, #0x1
  405afc:	add	sp, sp, #0x20
  405b00:	ret
  405b04:	sub	sp, sp, #0x20
  405b08:	stp	x29, x30, [sp, #16]
  405b0c:	add	x29, sp, #0x10
  405b10:	str	x0, [sp, #8]
  405b14:	ldr	x0, [sp, #8]
  405b18:	bl	401fa0 <free@plt>
  405b1c:	ldp	x29, x30, [sp, #16]
  405b20:	add	sp, sp, #0x20
  405b24:	ret
  405b28:	sub	sp, sp, #0x30
  405b2c:	stp	x29, x30, [sp, #32]
  405b30:	add	x29, sp, #0x20
  405b34:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  405b38:	add	x8, x8, #0x5d0
  405b3c:	str	x0, [sp, #16]
  405b40:	ldr	x8, [x8]
  405b44:	cbz	x8, 405b50 <__fxstatat@plt+0x39e0>
  405b48:	ldr	x8, [sp, #16]
  405b4c:	cbnz	x8, 405b60 <__fxstatat@plt+0x39f0>
  405b50:	mov	w8, #0x1                   	// #1
  405b54:	and	w8, w8, #0x1
  405b58:	sturb	w8, [x29, #-1]
  405b5c:	b	405bb8 <__fxstatat@plt+0x3a48>
  405b60:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  405b64:	add	x8, x8, #0x5d0
  405b68:	ldr	x8, [x8]
  405b6c:	str	x8, [sp, #8]
  405b70:	ldr	x8, [sp, #8]
  405b74:	cbz	x8, 405bac <__fxstatat@plt+0x3a3c>
  405b78:	ldr	x0, [sp, #16]
  405b7c:	ldr	x8, [sp, #8]
  405b80:	ldr	x1, [x8]
  405b84:	bl	401f50 <strcmp@plt>
  405b88:	cbnz	w0, 405b9c <__fxstatat@plt+0x3a2c>
  405b8c:	mov	w8, #0x1                   	// #1
  405b90:	and	w8, w8, #0x1
  405b94:	sturb	w8, [x29, #-1]
  405b98:	b	405bb8 <__fxstatat@plt+0x3a48>
  405b9c:	ldr	x8, [sp, #8]
  405ba0:	ldr	x8, [x8, #8]
  405ba4:	str	x8, [sp, #8]
  405ba8:	b	405b70 <__fxstatat@plt+0x3a00>
  405bac:	mov	w8, wzr
  405bb0:	and	w8, w8, #0x1
  405bb4:	sturb	w8, [x29, #-1]
  405bb8:	ldurb	w8, [x29, #-1]
  405bbc:	and	w0, w8, #0x1
  405bc0:	ldp	x29, x30, [sp, #32]
  405bc4:	add	sp, sp, #0x30
  405bc8:	ret
  405bcc:	sub	sp, sp, #0x30
  405bd0:	stp	x29, x30, [sp, #32]
  405bd4:	add	x29, sp, #0x20
  405bd8:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  405bdc:	add	x8, x8, #0x5d8
  405be0:	str	x0, [sp, #16]
  405be4:	ldr	x8, [x8]
  405be8:	cbz	x8, 405bf4 <__fxstatat@plt+0x3a84>
  405bec:	ldr	x8, [sp, #16]
  405bf0:	cbnz	x8, 405c04 <__fxstatat@plt+0x3a94>
  405bf4:	mov	w8, wzr
  405bf8:	and	w8, w8, #0x1
  405bfc:	sturb	w8, [x29, #-1]
  405c00:	b	405c5c <__fxstatat@plt+0x3aec>
  405c04:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  405c08:	add	x8, x8, #0x5d8
  405c0c:	ldr	x8, [x8]
  405c10:	str	x8, [sp, #8]
  405c14:	ldr	x8, [sp, #8]
  405c18:	cbz	x8, 405c50 <__fxstatat@plt+0x3ae0>
  405c1c:	ldr	x0, [sp, #16]
  405c20:	ldr	x8, [sp, #8]
  405c24:	ldr	x1, [x8]
  405c28:	bl	401f50 <strcmp@plt>
  405c2c:	cbnz	w0, 405c40 <__fxstatat@plt+0x3ad0>
  405c30:	mov	w8, #0x1                   	// #1
  405c34:	and	w8, w8, #0x1
  405c38:	sturb	w8, [x29, #-1]
  405c3c:	b	405c5c <__fxstatat@plt+0x3aec>
  405c40:	ldr	x8, [sp, #8]
  405c44:	ldr	x8, [x8, #8]
  405c48:	str	x8, [sp, #8]
  405c4c:	b	405c14 <__fxstatat@plt+0x3aa4>
  405c50:	mov	w8, wzr
  405c54:	and	w8, w8, #0x1
  405c58:	sturb	w8, [x29, #-1]
  405c5c:	ldurb	w8, [x29, #-1]
  405c60:	and	w0, w8, #0x1
  405c64:	ldp	x29, x30, [sp, #32]
  405c68:	add	sp, sp, #0x30
  405c6c:	ret
  405c70:	sub	sp, sp, #0x40
  405c74:	stp	x29, x30, [sp, #48]
  405c78:	add	x29, sp, #0x30
  405c7c:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  405c80:	add	x8, x8, #0x668
  405c84:	stur	x0, [x29, #-16]
  405c88:	ldr	x8, [x8]
  405c8c:	cbnz	x8, 405c9c <__fxstatat@plt+0x3b2c>
  405c90:	mov	x8, xzr
  405c94:	stur	x8, [x29, #-8]
  405c98:	b	405cbc <__fxstatat@plt+0x3b4c>
  405c9c:	ldur	x8, [x29, #-16]
  405ca0:	add	x1, sp, #0x8
  405ca4:	str	x8, [sp, #8]
  405ca8:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  405cac:	add	x8, x8, #0x668
  405cb0:	ldr	x0, [x8]
  405cb4:	bl	407e18 <__fxstatat@plt+0x5ca8>
  405cb8:	stur	x0, [x29, #-8]
  405cbc:	ldur	x0, [x29, #-8]
  405cc0:	ldp	x29, x30, [sp, #48]
  405cc4:	add	sp, sp, #0x40
  405cc8:	ret
  405ccc:	sub	sp, sp, #0x30
  405cd0:	stp	x29, x30, [sp, #32]
  405cd4:	add	x29, sp, #0x20
  405cd8:	str	x0, [sp, #16]
  405cdc:	ldr	x0, [sp, #16]
  405ce0:	bl	405c70 <__fxstatat@plt+0x3b00>
  405ce4:	str	x0, [sp, #8]
  405ce8:	ldr	x8, [sp, #8]
  405cec:	cbz	x8, 405d00 <__fxstatat@plt+0x3b90>
  405cf0:	ldr	x8, [sp, #8]
  405cf4:	ldr	x8, [x8, #8]
  405cf8:	stur	x8, [x29, #-8]
  405cfc:	b	405d08 <__fxstatat@plt+0x3b98>
  405d00:	mov	x8, xzr
  405d04:	stur	x8, [x29, #-8]
  405d08:	ldur	x0, [x29, #-8]
  405d0c:	ldp	x29, x30, [sp, #32]
  405d10:	add	sp, sp, #0x30
  405d14:	ret
  405d18:	sub	sp, sp, #0x30
  405d1c:	stp	x29, x30, [sp, #32]
  405d20:	add	x29, sp, #0x20
  405d24:	mov	x8, #0x24                  	// #36
  405d28:	stur	x0, [x29, #-8]
  405d2c:	ldur	x0, [x29, #-8]
  405d30:	str	x8, [sp, #8]
  405d34:	bl	401c50 <strlen@plt>
  405d38:	str	x0, [sp, #16]
  405d3c:	ldr	x8, [sp, #16]
  405d40:	mov	w9, #0x0                   	// #0
  405d44:	ldr	x10, [sp, #8]
  405d48:	cmp	x10, x8
  405d4c:	str	w9, [sp, #4]
  405d50:	b.cs	405d80 <__fxstatat@plt+0x3c10>  // b.hs, b.nlast
  405d54:	ldur	x8, [x29, #-8]
  405d58:	ldr	x9, [sp, #16]
  405d5c:	add	x8, x8, x9
  405d60:	mov	x9, #0xffffffffffffffdc    	// #-36
  405d64:	add	x0, x8, x9
  405d68:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  405d6c:	add	x1, x1, #0xbbd
  405d70:	bl	401fe0 <strspn@plt>
  405d74:	cmp	x0, #0x24
  405d78:	cset	w10, eq  // eq = none
  405d7c:	str	w10, [sp, #4]
  405d80:	ldr	w8, [sp, #4]
  405d84:	and	w0, w8, #0x1
  405d88:	ldp	x29, x30, [sp, #32]
  405d8c:	add	sp, sp, #0x30
  405d90:	ret
  405d94:	sub	sp, sp, #0x30
  405d98:	stp	x29, x30, [sp, #32]
  405d9c:	add	x29, sp, #0x20
  405da0:	mov	x8, #0x1                   	// #1
  405da4:	mov	w9, #0x0                   	// #0
  405da8:	mov	x10, #0xffffffffffffffff    	// #-1
  405dac:	stur	x0, [x29, #-8]
  405db0:	str	x1, [sp, #16]
  405db4:	str	x2, [sp, #8]
  405db8:	ldr	x11, [sp, #16]
  405dbc:	str	x8, [x11, #8]
  405dc0:	ldr	x11, [sp, #16]
  405dc4:	str	x8, [x11]
  405dc8:	ldr	x8, [sp, #8]
  405dcc:	ldr	x8, [x8, #40]
  405dd0:	ldr	x11, [sp, #16]
  405dd4:	str	x8, [x11, #16]
  405dd8:	ldr	x8, [sp, #8]
  405ddc:	ldr	x8, [x8, #48]
  405de0:	ldr	x11, [sp, #16]
  405de4:	str	x8, [x11, #40]
  405de8:	ldr	x11, [sp, #16]
  405dec:	str	x8, [x11, #24]
  405df0:	ldr	x8, [sp, #16]
  405df4:	strb	w9, [x8, #32]
  405df8:	ldr	x8, [sp, #16]
  405dfc:	str	x10, [x8, #48]
  405e00:	ldr	x8, [sp, #16]
  405e04:	strb	w9, [x8, #56]
  405e08:	ldr	x8, [sp, #16]
  405e0c:	ldr	x0, [x8, #16]
  405e10:	bl	4061b4 <__fxstatat@plt+0x4044>
  405e14:	tbnz	w0, #0, 405e1c <__fxstatat@plt+0x3cac>
  405e18:	b	405e70 <__fxstatat@plt+0x3d00>
  405e1c:	ldr	x8, [sp, #16]
  405e20:	ldr	x0, [x8, #40]
  405e24:	bl	4061b4 <__fxstatat@plt+0x4044>
  405e28:	tbnz	w0, #0, 405e30 <__fxstatat@plt+0x3cc0>
  405e2c:	b	405e70 <__fxstatat@plt+0x3d00>
  405e30:	ldr	x8, [sp, #16]
  405e34:	ldr	x8, [x8, #16]
  405e38:	ldr	x9, [sp, #16]
  405e3c:	ldr	x9, [x9, #40]
  405e40:	subs	x8, x8, x9
  405e44:	ldr	x9, [sp, #16]
  405e48:	str	x8, [x9, #48]
  405e4c:	ldr	x8, [sp, #16]
  405e50:	ldr	x8, [x8, #16]
  405e54:	ldr	x9, [sp, #16]
  405e58:	ldr	x9, [x9, #40]
  405e5c:	cmp	x8, x9
  405e60:	cset	w10, cc  // cc = lo, ul, last
  405e64:	ldr	x8, [sp, #16]
  405e68:	and	w10, w10, #0x1
  405e6c:	strb	w10, [x8, #56]
  405e70:	ldr	x8, [sp, #8]
  405e74:	ldr	x8, [x8]
  405e78:	ldur	x9, [x29, #-8]
  405e7c:	str	x8, [x9]
  405e80:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  405e84:	add	x8, x8, #0x630
  405e88:	ldr	x8, [x8]
  405e8c:	ldur	x9, [x29, #-8]
  405e90:	str	x8, [x9, #8]
  405e94:	ldr	x8, [sp, #8]
  405e98:	ldr	x8, [x8, #8]
  405e9c:	ldur	x9, [x29, #-8]
  405ea0:	str	x8, [x9, #16]
  405ea4:	ldr	x8, [sp, #8]
  405ea8:	ldr	x8, [x8, #24]
  405eac:	ldur	x9, [x29, #-8]
  405eb0:	str	x8, [x9, #24]
  405eb4:	ldr	x8, [sp, #8]
  405eb8:	ldr	x8, [x8, #16]
  405ebc:	ldur	x9, [x29, #-8]
  405ec0:	str	x8, [x9, #40]
  405ec4:	ldr	x8, [sp, #8]
  405ec8:	ldrb	w10, [x8, #32]
  405ecc:	mov	w11, #0x0                   	// #0
  405ed0:	str	w11, [sp, #4]
  405ed4:	tbnz	w10, #0, 405edc <__fxstatat@plt+0x3d6c>
  405ed8:	b	405eec <__fxstatat@plt+0x3d7c>
  405edc:	ldr	x8, [sp, #8]
  405ee0:	ldr	x0, [x8, #24]
  405ee4:	bl	4061b4 <__fxstatat@plt+0x4044>
  405ee8:	str	w0, [sp, #4]
  405eec:	ldr	w8, [sp, #4]
  405ef0:	ldur	x9, [x29, #-8]
  405ef4:	and	w8, w8, #0x1
  405ef8:	strb	w8, [x9, #32]
  405efc:	ldur	x9, [x29, #-8]
  405f00:	mov	x10, #0xffffffffffffffff    	// #-1
  405f04:	str	x10, [x9, #48]
  405f08:	ldur	x9, [x29, #-8]
  405f0c:	mov	w8, #0x0                   	// #0
  405f10:	strb	w8, [x9, #56]
  405f14:	ldur	x9, [x29, #-8]
  405f18:	ldr	x0, [x9, #16]
  405f1c:	bl	4061b4 <__fxstatat@plt+0x4044>
  405f20:	tbnz	w0, #0, 405f28 <__fxstatat@plt+0x3db8>
  405f24:	b	405f7c <__fxstatat@plt+0x3e0c>
  405f28:	ldur	x8, [x29, #-8]
  405f2c:	ldr	x0, [x8, #40]
  405f30:	bl	4061b4 <__fxstatat@plt+0x4044>
  405f34:	tbnz	w0, #0, 405f3c <__fxstatat@plt+0x3dcc>
  405f38:	b	405f7c <__fxstatat@plt+0x3e0c>
  405f3c:	ldur	x8, [x29, #-8]
  405f40:	ldr	x8, [x8, #16]
  405f44:	ldur	x9, [x29, #-8]
  405f48:	ldr	x9, [x9, #40]
  405f4c:	subs	x8, x8, x9
  405f50:	ldur	x9, [x29, #-8]
  405f54:	str	x8, [x9, #48]
  405f58:	ldur	x8, [x29, #-8]
  405f5c:	ldr	x8, [x8, #16]
  405f60:	ldur	x9, [x29, #-8]
  405f64:	ldr	x9, [x9, #40]
  405f68:	cmp	x8, x9
  405f6c:	cset	w10, cc  // cc = lo, ul, last
  405f70:	ldur	x8, [x29, #-8]
  405f74:	and	w10, w10, #0x1
  405f78:	strb	w10, [x8, #56]
  405f7c:	ldp	x29, x30, [sp, #32]
  405f80:	add	sp, sp, #0x30
  405f84:	ret
  405f88:	sub	sp, sp, #0x40
  405f8c:	stp	x29, x30, [sp, #48]
  405f90:	add	x29, sp, #0x30
  405f94:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  405f98:	add	x8, x8, #0x5f8
  405f9c:	add	x9, x8, #0x18
  405fa0:	add	x10, x8, #0x20
  405fa4:	stur	x0, [x29, #-8]
  405fa8:	stur	x1, [x29, #-16]
  405fac:	ldur	x11, [x29, #-16]
  405fb0:	ldr	x0, [x11, #16]
  405fb4:	str	x8, [sp, #24]
  405fb8:	str	x9, [sp, #16]
  405fbc:	str	x10, [sp, #8]
  405fc0:	bl	4061b4 <__fxstatat@plt+0x4044>
  405fc4:	tbnz	w0, #0, 405fcc <__fxstatat@plt+0x3e5c>
  405fc8:	b	405fe4 <__fxstatat@plt+0x3e74>
  405fcc:	ldur	x8, [x29, #-16]
  405fd0:	ldr	x8, [x8, #16]
  405fd4:	ldr	x9, [sp, #24]
  405fd8:	ldr	x10, [x9, #40]
  405fdc:	add	x8, x10, x8
  405fe0:	str	x8, [x9, #40]
  405fe4:	ldur	x8, [x29, #-16]
  405fe8:	ldr	x0, [x8, #24]
  405fec:	bl	4061b4 <__fxstatat@plt+0x4044>
  405ff0:	tbnz	w0, #0, 405ff8 <__fxstatat@plt+0x3e88>
  405ff4:	b	406010 <__fxstatat@plt+0x3ea0>
  405ff8:	ldur	x8, [x29, #-16]
  405ffc:	ldr	x8, [x8, #24]
  406000:	ldr	x9, [sp, #24]
  406004:	ldr	x10, [x9, #48]
  406008:	add	x8, x10, x8
  40600c:	str	x8, [x9, #48]
  406010:	ldur	x8, [x29, #-8]
  406014:	ldr	x0, [x8, #16]
  406018:	bl	4061b4 <__fxstatat@plt+0x4044>
  40601c:	tbnz	w0, #0, 406024 <__fxstatat@plt+0x3eb4>
  406020:	b	406048 <__fxstatat@plt+0x3ed8>
  406024:	ldur	x8, [x29, #-8]
  406028:	ldr	x8, [x8]
  40602c:	ldur	x9, [x29, #-8]
  406030:	ldr	x9, [x9, #16]
  406034:	mul	x8, x8, x9
  406038:	ldr	x9, [sp, #24]
  40603c:	ldr	x10, [x9, #8]
  406040:	add	x8, x10, x8
  406044:	str	x8, [x9, #8]
  406048:	ldur	x8, [x29, #-8]
  40604c:	ldr	x0, [x8, #40]
  406050:	bl	4061b4 <__fxstatat@plt+0x4044>
  406054:	tbnz	w0, #0, 40605c <__fxstatat@plt+0x3eec>
  406058:	b	406080 <__fxstatat@plt+0x3f10>
  40605c:	ldur	x8, [x29, #-8]
  406060:	ldr	x8, [x8]
  406064:	ldur	x9, [x29, #-8]
  406068:	ldr	x9, [x9, #40]
  40606c:	mul	x8, x8, x9
  406070:	ldr	x9, [sp, #24]
  406074:	ldr	x10, [x9, #16]
  406078:	add	x8, x10, x8
  40607c:	str	x8, [x9, #16]
  406080:	ldur	x8, [x29, #-8]
  406084:	ldr	x0, [x8, #24]
  406088:	bl	4061b4 <__fxstatat@plt+0x4044>
  40608c:	tbnz	w0, #0, 406094 <__fxstatat@plt+0x3f24>
  406090:	b	4060c0 <__fxstatat@plt+0x3f50>
  406094:	ldur	x8, [x29, #-8]
  406098:	ldr	x8, [x8]
  40609c:	ldur	x9, [x29, #-8]
  4060a0:	ldr	x9, [x9, #24]
  4060a4:	mul	x2, x8, x9
  4060a8:	ldur	x8, [x29, #-8]
  4060ac:	ldrb	w10, [x8, #32]
  4060b0:	ldr	x0, [sp, #16]
  4060b4:	ldr	x1, [sp, #8]
  4060b8:	and	w3, w10, #0x1
  4060bc:	bl	4061d8 <__fxstatat@plt+0x4068>
  4060c0:	ldp	x29, x30, [sp, #48]
  4060c4:	add	sp, sp, #0x40
  4060c8:	ret
  4060cc:	sub	sp, sp, #0x50
  4060d0:	stp	x29, x30, [sp, #64]
  4060d4:	add	x29, sp, #0x40
  4060d8:	and	w8, w0, #0x1
  4060dc:	sturb	w8, [x29, #-9]
  4060e0:	stur	x1, [x29, #-24]
  4060e4:	str	x2, [sp, #32]
  4060e8:	str	x3, [sp, #24]
  4060ec:	str	x4, [sp, #16]
  4060f0:	ldur	x0, [x29, #-24]
  4060f4:	bl	4061b4 <__fxstatat@plt+0x4044>
  4060f8:	tbnz	w0, #0, 406114 <__fxstatat@plt+0x3fa4>
  4060fc:	ldurb	w8, [x29, #-9]
  406100:	tbnz	w8, #0, 406114 <__fxstatat@plt+0x3fa4>
  406104:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  406108:	add	x8, x8, #0x733
  40610c:	stur	x8, [x29, #-8]
  406110:	b	4061a4 <__fxstatat@plt+0x4034>
  406114:	ldurb	w8, [x29, #-9]
  406118:	tbnz	w8, #0, 406120 <__fxstatat@plt+0x3fb0>
  40611c:	b	406134 <__fxstatat@plt+0x3fc4>
  406120:	ldur	x8, [x29, #-24]
  406124:	mov	x9, xzr
  406128:	subs	x8, x9, x8
  40612c:	str	x8, [sp]
  406130:	b	40613c <__fxstatat@plt+0x3fcc>
  406134:	ldur	x8, [x29, #-24]
  406138:	str	x8, [sp]
  40613c:	ldr	x8, [sp]
  406140:	ldr	x9, [sp, #32]
  406144:	ldurb	w10, [x29, #-9]
  406148:	and	w10, w10, #0x1
  40614c:	mov	w0, w10
  406150:	sxtw	x11, w0
  406154:	add	x1, x9, x11
  406158:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  40615c:	add	x9, x9, #0x5e4
  406160:	ldr	w2, [x9]
  406164:	ldr	x3, [sp, #24]
  406168:	ldr	x4, [sp, #16]
  40616c:	mov	x0, x8
  406170:	bl	409768 <__fxstatat@plt+0x75f8>
  406174:	str	x0, [sp, #8]
  406178:	ldurb	w10, [x29, #-9]
  40617c:	tbnz	w10, #0, 406184 <__fxstatat@plt+0x4014>
  406180:	b	40619c <__fxstatat@plt+0x402c>
  406184:	ldr	x8, [sp, #8]
  406188:	mov	x9, #0xffffffffffffffff    	// #-1
  40618c:	add	x8, x8, x9
  406190:	str	x8, [sp, #8]
  406194:	mov	w10, #0x2d                  	// #45
  406198:	strb	w10, [x8]
  40619c:	ldr	x8, [sp, #8]
  4061a0:	stur	x8, [x29, #-8]
  4061a4:	ldur	x0, [x29, #-8]
  4061a8:	ldp	x29, x30, [sp, #64]
  4061ac:	add	sp, sp, #0x50
  4061b0:	ret
  4061b4:	sub	sp, sp, #0x10
  4061b8:	mov	x8, #0xfffffffffffffffe    	// #-2
  4061bc:	str	x0, [sp, #8]
  4061c0:	ldr	x9, [sp, #8]
  4061c4:	cmp	x9, x8
  4061c8:	cset	w10, cc  // cc = lo, ul, last
  4061cc:	and	w0, w10, #0x1
  4061d0:	add	sp, sp, #0x10
  4061d4:	ret
  4061d8:	sub	sp, sp, #0x20
  4061dc:	str	x0, [sp, #24]
  4061e0:	str	x1, [sp, #16]
  4061e4:	str	x2, [sp, #8]
  4061e8:	mov	w8, #0x1                   	// #1
  4061ec:	and	w9, w3, w8
  4061f0:	strb	w9, [sp, #7]
  4061f4:	ldr	x10, [sp, #16]
  4061f8:	ldrb	w9, [x10]
  4061fc:	eor	w9, w9, #0x1
  406200:	and	w9, w9, #0x1
  406204:	ldrb	w11, [sp, #7]
  406208:	eor	w8, w11, w8
  40620c:	and	w8, w8, #0x1
  406210:	cmp	w9, w8
  406214:	b.ne	406230 <__fxstatat@plt+0x40c0>  // b.any
  406218:	ldr	x8, [sp, #8]
  40621c:	ldr	x9, [sp, #24]
  406220:	ldr	x10, [x9]
  406224:	add	x8, x10, x8
  406228:	str	x8, [x9]
  40622c:	b	4062f0 <__fxstatat@plt+0x4180>
  406230:	ldr	x8, [sp, #16]
  406234:	ldrb	w9, [x8]
  406238:	tbnz	w9, #0, 406240 <__fxstatat@plt+0x40d0>
  40623c:	b	406258 <__fxstatat@plt+0x40e8>
  406240:	ldr	x8, [sp, #24]
  406244:	ldr	x8, [x8]
  406248:	mov	x9, xzr
  40624c:	subs	x8, x9, x8
  406250:	ldr	x9, [sp, #24]
  406254:	str	x8, [x9]
  406258:	ldrb	w8, [sp, #7]
  40625c:	tbnz	w8, #0, 406264 <__fxstatat@plt+0x40f4>
  406260:	b	406274 <__fxstatat@plt+0x4104>
  406264:	ldr	x8, [sp, #8]
  406268:	mov	x9, xzr
  40626c:	subs	x8, x9, x8
  406270:	str	x8, [sp, #8]
  406274:	ldr	x8, [sp, #8]
  406278:	ldr	x9, [sp, #24]
  40627c:	ldr	x9, [x9]
  406280:	cmp	x8, x9
  406284:	b.cs	4062a0 <__fxstatat@plt+0x4130>  // b.hs, b.nlast
  406288:	ldr	x8, [sp, #8]
  40628c:	ldr	x9, [sp, #24]
  406290:	ldr	x10, [x9]
  406294:	subs	x8, x10, x8
  406298:	str	x8, [x9]
  40629c:	b	4062c8 <__fxstatat@plt+0x4158>
  4062a0:	ldr	x8, [sp, #8]
  4062a4:	ldr	x9, [sp, #24]
  4062a8:	ldr	x9, [x9]
  4062ac:	subs	x8, x8, x9
  4062b0:	ldr	x9, [sp, #24]
  4062b4:	str	x8, [x9]
  4062b8:	ldrb	w10, [sp, #7]
  4062bc:	ldr	x8, [sp, #16]
  4062c0:	and	w10, w10, #0x1
  4062c4:	strb	w10, [x8]
  4062c8:	ldr	x8, [sp, #16]
  4062cc:	ldrb	w9, [x8]
  4062d0:	tbnz	w9, #0, 4062d8 <__fxstatat@plt+0x4168>
  4062d4:	b	4062f0 <__fxstatat@plt+0x4180>
  4062d8:	ldr	x8, [sp, #24]
  4062dc:	ldr	x8, [x8]
  4062e0:	mov	x9, xzr
  4062e4:	subs	x8, x9, x8
  4062e8:	ldr	x9, [sp, #24]
  4062ec:	str	x8, [x9]
  4062f0:	add	sp, sp, #0x20
  4062f4:	ret
  4062f8:	stp	x29, x30, [sp, #-32]!
  4062fc:	stp	x28, x19, [sp, #16]
  406300:	mov	x29, sp
  406304:	sub	sp, sp, #0x230
  406308:	mov	x19, sp
  40630c:	sub	x8, x29, #0xe0
  406310:	mov	x9, xzr
  406314:	adrp	x10, 413000 <__fxstatat@plt+0x10e90>
  406318:	add	x10, x10, #0xbf2
  40631c:	adrp	x11, 413000 <__fxstatat@plt+0x10e90>
  406320:	add	x11, x11, #0xc37
  406324:	sub	x12, x29, #0x28
  406328:	str	x0, [x8, #208]
  40632c:	str	x1, [x8, #200]
  406330:	str	x9, [x8, #48]
  406334:	mov	x0, x12
  406338:	str	x8, [x19, #192]
  40633c:	str	x10, [x19, #184]
  406340:	str	x11, [x19, #176]
  406344:	bl	40d660 <__fxstatat@plt+0xb4f0>
  406348:	cbz	w0, 40638c <__fxstatat@plt+0x421c>
  40634c:	bl	402100 <__errno_location@plt>
  406350:	ldr	w1, [x0]
  406354:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  406358:	add	x0, x0, #0xbd5
  40635c:	str	w1, [x19, #172]
  406360:	bl	402140 <gettext@plt>
  406364:	mov	w8, wzr
  406368:	str	x0, [x19, #160]
  40636c:	mov	w0, w8
  406370:	ldr	w1, [x19, #172]
  406374:	ldr	x2, [x19, #160]
  406378:	bl	401c90 <error@plt>
  40637c:	mov	x9, xzr
  406380:	ldr	x10, [x19, #192]
  406384:	str	x9, [x10, #216]
  406388:	b	406714 <__fxstatat@plt+0x45a4>
  40638c:	ldr	x8, [x19, #192]
  406390:	ldr	x9, [x8, #200]
  406394:	ldr	w10, [x9, #16]
  406398:	and	w10, w10, #0xf000
  40639c:	cmp	w10, #0x4, lsl #12
  4063a0:	b.ne	40642c <__fxstatat@plt+0x42bc>  // b.any
  4063a4:	ldr	x8, [x19, #192]
  4063a8:	ldr	x1, [x8, #200]
  4063ac:	sub	x0, x29, #0xa8
  4063b0:	mov	x2, #0x80                  	// #128
  4063b4:	bl	401c10 <memcpy@plt>
  4063b8:	ldr	x8, [x19, #192]
  4063bc:	ldr	x0, [x8, #208]
  4063c0:	bl	401f90 <chdir@plt>
  4063c4:	cmp	w0, #0x0
  4063c8:	cset	w9, ge  // ge = tcont
  4063cc:	tbnz	w9, #0, 406428 <__fxstatat@plt+0x42b8>
  4063d0:	bl	402100 <__errno_location@plt>
  4063d4:	ldr	w1, [x0]
  4063d8:	ldr	x0, [x19, #184]
  4063dc:	str	w1, [x19, #156]
  4063e0:	bl	402140 <gettext@plt>
  4063e4:	ldr	x8, [x19, #192]
  4063e8:	ldr	x1, [x8, #208]
  4063ec:	mov	w9, #0x4                   	// #4
  4063f0:	str	x0, [x19, #144]
  4063f4:	mov	w0, w9
  4063f8:	bl	40cf90 <__fxstatat@plt+0xae20>
  4063fc:	mov	w9, wzr
  406400:	str	x0, [x19, #136]
  406404:	mov	w0, w9
  406408:	ldr	w1, [x19, #156]
  40640c:	ldr	x2, [x19, #144]
  406410:	ldr	x3, [x19, #136]
  406414:	bl	401c90 <error@plt>
  406418:	mov	x8, xzr
  40641c:	ldr	x10, [x19, #192]
  406420:	str	x8, [x10, #216]
  406424:	b	406714 <__fxstatat@plt+0x45a4>
  406428:	b	406598 <__fxstatat@plt+0x4428>
  40642c:	ldr	x8, [x19, #192]
  406430:	ldr	x0, [x8, #208]
  406434:	bl	407748 <__fxstatat@plt+0x55d8>
  406438:	ldr	x8, [x19, #192]
  40643c:	str	x0, [x8, #40]
  406440:	ldr	x8, [x19, #192]
  406444:	ldr	x9, [x8, #40]
  406448:	str	x9, [x8, #24]
  40644c:	ldr	x0, [x8, #24]
  406450:	bl	401c50 <strlen@plt>
  406454:	mov	x8, #0x1                   	// #1
  406458:	add	x9, x0, #0x1
  40645c:	ldr	x10, [x19, #192]
  406460:	str	x9, [x10, #16]
  406464:	ldr	x9, [x10, #16]
  406468:	mul	x8, x9, x8
  40646c:	add	x8, x8, #0xf
  406470:	and	x8, x8, #0xfffffffffffffff0
  406474:	mov	x9, sp
  406478:	subs	x8, x9, x8
  40647c:	mov	sp, x8
  406480:	str	x8, [x10, #8]
  406484:	ldr	x8, [x10, #8]
  406488:	ldr	x1, [x10, #24]
  40648c:	ldr	x2, [x10, #16]
  406490:	mov	x0, x8
  406494:	str	x8, [x19, #128]
  406498:	bl	401c10 <memcpy@plt>
  40649c:	ldr	x8, [x19, #128]
  4064a0:	ldr	x9, [x19, #192]
  4064a4:	str	x8, [x9]
  4064a8:	ldr	x10, [x9]
  4064ac:	str	x10, [x9, #32]
  4064b0:	ldr	x8, [x19, #192]
  4064b4:	ldr	x0, [x8, #40]
  4064b8:	bl	401fa0 <free@plt>
  4064bc:	ldr	x8, [x19, #192]
  4064c0:	ldr	x0, [x8, #32]
  4064c4:	bl	401f90 <chdir@plt>
  4064c8:	cmp	w0, #0x0
  4064cc:	cset	w9, ge  // ge = tcont
  4064d0:	tbnz	w9, #0, 40652c <__fxstatat@plt+0x43bc>
  4064d4:	bl	402100 <__errno_location@plt>
  4064d8:	ldr	w1, [x0]
  4064dc:	ldr	x0, [x19, #184]
  4064e0:	str	w1, [x19, #124]
  4064e4:	bl	402140 <gettext@plt>
  4064e8:	ldr	x8, [x19, #192]
  4064ec:	ldr	x1, [x8, #32]
  4064f0:	mov	w9, #0x4                   	// #4
  4064f4:	str	x0, [x19, #112]
  4064f8:	mov	w0, w9
  4064fc:	bl	40cf90 <__fxstatat@plt+0xae20>
  406500:	mov	w9, wzr
  406504:	str	x0, [x19, #104]
  406508:	mov	w0, w9
  40650c:	ldr	w1, [x19, #124]
  406510:	ldr	x2, [x19, #112]
  406514:	ldr	x3, [x19, #104]
  406518:	bl	401c90 <error@plt>
  40651c:	mov	x8, xzr
  406520:	ldr	x10, [x19, #192]
  406524:	str	x8, [x10, #216]
  406528:	b	406714 <__fxstatat@plt+0x45a4>
  40652c:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  406530:	add	x0, x0, #0xc38
  406534:	sub	x1, x29, #0xa8
  406538:	bl	4129f0 <__fxstatat@plt+0x10880>
  40653c:	cmp	w0, #0x0
  406540:	cset	w8, ge  // ge = tcont
  406544:	tbnz	w8, #0, 406598 <__fxstatat@plt+0x4428>
  406548:	bl	402100 <__errno_location@plt>
  40654c:	ldr	w1, [x0]
  406550:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  406554:	add	x0, x0, #0xc10
  406558:	str	w1, [x19, #100]
  40655c:	bl	402140 <gettext@plt>
  406560:	ldr	x8, [x19, #192]
  406564:	ldr	x1, [x8, #32]
  406568:	mov	w9, #0x4                   	// #4
  40656c:	str	x0, [x19, #88]
  406570:	mov	w0, w9
  406574:	bl	40cf90 <__fxstatat@plt+0xae20>
  406578:	mov	w9, wzr
  40657c:	str	x0, [x19, #80]
  406580:	mov	w0, w9
  406584:	ldr	w1, [x19, #100]
  406588:	ldr	x2, [x19, #88]
  40658c:	ldr	x3, [x19, #80]
  406590:	bl	401c90 <error@plt>
  406594:	b	4066a4 <__fxstatat@plt+0x4534>
  406598:	ldr	x0, [x19, #176]
  40659c:	add	x1, x19, #0xd0
  4065a0:	bl	4129f0 <__fxstatat@plt+0x10880>
  4065a4:	cmp	w0, #0x0
  4065a8:	cset	w8, ge  // ge = tcont
  4065ac:	tbnz	w8, #0, 4065fc <__fxstatat@plt+0x448c>
  4065b0:	bl	402100 <__errno_location@plt>
  4065b4:	ldr	w1, [x0]
  4065b8:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  4065bc:	add	x0, x0, #0xc3a
  4065c0:	str	w1, [x19, #76]
  4065c4:	bl	402140 <gettext@plt>
  4065c8:	mov	w8, #0x4                   	// #4
  4065cc:	str	x0, [x19, #64]
  4065d0:	mov	w0, w8
  4065d4:	ldr	x1, [x19, #176]
  4065d8:	bl	40cf90 <__fxstatat@plt+0xae20>
  4065dc:	mov	w8, wzr
  4065e0:	str	x0, [x19, #56]
  4065e4:	mov	w0, w8
  4065e8:	ldr	w1, [x19, #76]
  4065ec:	ldr	x2, [x19, #64]
  4065f0:	ldr	x3, [x19, #56]
  4065f4:	bl	401c90 <error@plt>
  4065f8:	b	4066a4 <__fxstatat@plt+0x4534>
  4065fc:	ldr	x8, [x19, #208]
  406600:	ldr	x9, [x19, #192]
  406604:	ldr	x10, [x9, #56]
  406608:	cmp	x8, x10
  40660c:	b.ne	406624 <__fxstatat@plt+0x44b4>  // b.any
  406610:	ldr	x8, [x19, #216]
  406614:	ldr	x9, [x19, #192]
  406618:	ldr	x10, [x9, #64]
  40661c:	cmp	x8, x10
  406620:	b.ne	406628 <__fxstatat@plt+0x44b8>  // b.any
  406624:	b	406698 <__fxstatat@plt+0x4528>
  406628:	ldr	x0, [x19, #176]
  40662c:	bl	401f90 <chdir@plt>
  406630:	cmp	w0, #0x0
  406634:	cset	w8, ge  // ge = tcont
  406638:	tbnz	w8, #0, 406684 <__fxstatat@plt+0x4514>
  40663c:	bl	402100 <__errno_location@plt>
  406640:	ldr	w1, [x0]
  406644:	ldr	x0, [x19, #184]
  406648:	str	w1, [x19, #52]
  40664c:	bl	402140 <gettext@plt>
  406650:	mov	w8, #0x4                   	// #4
  406654:	str	x0, [x19, #40]
  406658:	mov	w0, w8
  40665c:	ldr	x1, [x19, #176]
  406660:	bl	40cf90 <__fxstatat@plt+0xae20>
  406664:	mov	w8, wzr
  406668:	str	x0, [x19, #32]
  40666c:	mov	w0, w8
  406670:	ldr	w1, [x19, #52]
  406674:	ldr	x2, [x19, #40]
  406678:	ldr	x3, [x19, #32]
  40667c:	bl	401c90 <error@plt>
  406680:	b	4066a4 <__fxstatat@plt+0x4534>
  406684:	sub	x0, x29, #0xa8
  406688:	add	x1, x19, #0xd0
  40668c:	mov	x2, #0x80                  	// #128
  406690:	bl	401c10 <memcpy@plt>
  406694:	b	406598 <__fxstatat@plt+0x4428>
  406698:	bl	40e340 <__fxstatat@plt+0xc1d0>
  40669c:	ldr	x8, [x19, #192]
  4066a0:	str	x0, [x8, #48]
  4066a4:	bl	402100 <__errno_location@plt>
  4066a8:	ldr	w8, [x0]
  4066ac:	str	w8, [x19, #204]
  4066b0:	sub	x0, x29, #0x28
  4066b4:	bl	40d6f8 <__fxstatat@plt+0xb588>
  4066b8:	cbz	w0, 4066ec <__fxstatat@plt+0x457c>
  4066bc:	bl	402100 <__errno_location@plt>
  4066c0:	ldr	w1, [x0]
  4066c4:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  4066c8:	add	x0, x0, #0xc49
  4066cc:	str	w1, [x19, #28]
  4066d0:	bl	402140 <gettext@plt>
  4066d4:	mov	w8, #0x1                   	// #1
  4066d8:	str	x0, [x19, #16]
  4066dc:	mov	w0, w8
  4066e0:	ldr	w1, [x19, #28]
  4066e4:	ldr	x2, [x19, #16]
  4066e8:	bl	401c90 <error@plt>
  4066ec:	sub	x0, x29, #0x28
  4066f0:	bl	40d754 <__fxstatat@plt+0xb5e4>
  4066f4:	ldr	w8, [x19, #204]
  4066f8:	str	w8, [x19, #12]
  4066fc:	bl	402100 <__errno_location@plt>
  406700:	ldr	w8, [x19, #12]
  406704:	str	w8, [x0]
  406708:	ldr	x9, [x19, #192]
  40670c:	ldr	x10, [x9, #48]
  406710:	str	x10, [x9, #216]
  406714:	ldr	x8, [x19, #192]
  406718:	ldr	x0, [x8, #216]
  40671c:	mov	sp, x29
  406720:	ldp	x28, x19, [sp, #16]
  406724:	ldp	x29, x30, [sp], #32
  406728:	ret
  40672c:	sub	sp, sp, #0x10
  406730:	str	w0, [sp, #8]
  406734:	ldr	w8, [sp, #8]
  406738:	subs	w9, w8, #0x30
  40673c:	cmp	w9, #0x9
  406740:	str	w8, [sp, #4]
  406744:	b.ls	40677c <__fxstatat@plt+0x460c>  // b.plast
  406748:	b	40674c <__fxstatat@plt+0x45dc>
  40674c:	ldr	w8, [sp, #4]
  406750:	subs	w9, w8, #0x41
  406754:	cmp	w9, #0x19
  406758:	b.ls	40677c <__fxstatat@plt+0x460c>  // b.plast
  40675c:	b	406760 <__fxstatat@plt+0x45f0>
  406760:	ldr	w8, [sp, #4]
  406764:	subs	w9, w8, #0x61
  406768:	cmp	w9, #0x19
  40676c:	cset	w9, ls  // ls = plast
  406770:	eor	w9, w9, #0x1
  406774:	tbnz	w9, #0, 40678c <__fxstatat@plt+0x461c>
  406778:	b	40677c <__fxstatat@plt+0x460c>
  40677c:	mov	w8, #0x1                   	// #1
  406780:	and	w8, w8, #0x1
  406784:	strb	w8, [sp, #15]
  406788:	b	406798 <__fxstatat@plt+0x4628>
  40678c:	mov	w8, wzr
  406790:	and	w8, w8, #0x1
  406794:	strb	w8, [sp, #15]
  406798:	ldrb	w8, [sp, #15]
  40679c:	and	w0, w8, #0x1
  4067a0:	add	sp, sp, #0x10
  4067a4:	ret
  4067a8:	sub	sp, sp, #0x10
  4067ac:	str	w0, [sp, #8]
  4067b0:	ldr	w8, [sp, #8]
  4067b4:	subs	w9, w8, #0x41
  4067b8:	cmp	w9, #0x19
  4067bc:	str	w8, [sp, #4]
  4067c0:	b.ls	4067e4 <__fxstatat@plt+0x4674>  // b.plast
  4067c4:	b	4067c8 <__fxstatat@plt+0x4658>
  4067c8:	ldr	w8, [sp, #4]
  4067cc:	subs	w9, w8, #0x61
  4067d0:	cmp	w9, #0x19
  4067d4:	cset	w9, ls  // ls = plast
  4067d8:	eor	w9, w9, #0x1
  4067dc:	tbnz	w9, #0, 4067f4 <__fxstatat@plt+0x4684>
  4067e0:	b	4067e4 <__fxstatat@plt+0x4674>
  4067e4:	mov	w8, #0x1                   	// #1
  4067e8:	and	w8, w8, #0x1
  4067ec:	strb	w8, [sp, #15]
  4067f0:	b	406800 <__fxstatat@plt+0x4690>
  4067f4:	mov	w8, wzr
  4067f8:	and	w8, w8, #0x1
  4067fc:	strb	w8, [sp, #15]
  406800:	ldrb	w8, [sp, #15]
  406804:	and	w0, w8, #0x1
  406808:	add	sp, sp, #0x10
  40680c:	ret
  406810:	sub	sp, sp, #0x10
  406814:	str	w0, [sp, #8]
  406818:	ldr	w8, [sp, #8]
  40681c:	subs	w8, w8, #0x0
  406820:	cmp	w8, #0x7f
  406824:	cset	w8, ls  // ls = plast
  406828:	eor	w8, w8, #0x1
  40682c:	tbnz	w8, #0, 406844 <__fxstatat@plt+0x46d4>
  406830:	b	406834 <__fxstatat@plt+0x46c4>
  406834:	mov	w8, #0x1                   	// #1
  406838:	and	w8, w8, #0x1
  40683c:	strb	w8, [sp, #15]
  406840:	b	406850 <__fxstatat@plt+0x46e0>
  406844:	mov	w8, wzr
  406848:	and	w8, w8, #0x1
  40684c:	strb	w8, [sp, #15]
  406850:	ldrb	w8, [sp, #15]
  406854:	and	w0, w8, #0x1
  406858:	add	sp, sp, #0x10
  40685c:	ret
  406860:	sub	sp, sp, #0x10
  406864:	str	w0, [sp, #12]
  406868:	ldr	w8, [sp, #12]
  40686c:	mov	w9, #0x1                   	// #1
  406870:	cmp	w8, #0x20
  406874:	str	w9, [sp, #8]
  406878:	b.eq	40688c <__fxstatat@plt+0x471c>  // b.none
  40687c:	ldr	w8, [sp, #12]
  406880:	cmp	w8, #0x9
  406884:	cset	w8, eq  // eq = none
  406888:	str	w8, [sp, #8]
  40688c:	ldr	w8, [sp, #8]
  406890:	and	w0, w8, #0x1
  406894:	add	sp, sp, #0x10
  406898:	ret
  40689c:	sub	sp, sp, #0x10
  4068a0:	str	w0, [sp, #8]
  4068a4:	ldr	w8, [sp, #8]
  4068a8:	subs	w9, w8, #0x0
  4068ac:	cmp	w9, #0x1f
  4068b0:	str	w8, [sp, #4]
  4068b4:	b.ls	4068d4 <__fxstatat@plt+0x4764>  // b.plast
  4068b8:	b	4068bc <__fxstatat@plt+0x474c>
  4068bc:	ldr	w8, [sp, #4]
  4068c0:	cmp	w8, #0x7f
  4068c4:	cset	w9, eq  // eq = none
  4068c8:	eor	w9, w9, #0x1
  4068cc:	tbnz	w9, #0, 4068e4 <__fxstatat@plt+0x4774>
  4068d0:	b	4068d4 <__fxstatat@plt+0x4764>
  4068d4:	mov	w8, #0x1                   	// #1
  4068d8:	and	w8, w8, #0x1
  4068dc:	strb	w8, [sp, #15]
  4068e0:	b	4068f0 <__fxstatat@plt+0x4780>
  4068e4:	mov	w8, wzr
  4068e8:	and	w8, w8, #0x1
  4068ec:	strb	w8, [sp, #15]
  4068f0:	ldrb	w8, [sp, #15]
  4068f4:	and	w0, w8, #0x1
  4068f8:	add	sp, sp, #0x10
  4068fc:	ret
  406900:	sub	sp, sp, #0x10
  406904:	str	w0, [sp, #8]
  406908:	ldr	w8, [sp, #8]
  40690c:	subs	w8, w8, #0x30
  406910:	cmp	w8, #0x9
  406914:	cset	w8, ls  // ls = plast
  406918:	eor	w8, w8, #0x1
  40691c:	tbnz	w8, #0, 406934 <__fxstatat@plt+0x47c4>
  406920:	b	406924 <__fxstatat@plt+0x47b4>
  406924:	mov	w8, #0x1                   	// #1
  406928:	and	w8, w8, #0x1
  40692c:	strb	w8, [sp, #15]
  406930:	b	406940 <__fxstatat@plt+0x47d0>
  406934:	mov	w8, wzr
  406938:	and	w8, w8, #0x1
  40693c:	strb	w8, [sp, #15]
  406940:	ldrb	w8, [sp, #15]
  406944:	and	w0, w8, #0x1
  406948:	add	sp, sp, #0x10
  40694c:	ret
  406950:	sub	sp, sp, #0x10
  406954:	str	w0, [sp, #8]
  406958:	ldr	w8, [sp, #8]
  40695c:	subs	w8, w8, #0x21
  406960:	cmp	w8, #0x5d
  406964:	cset	w8, ls  // ls = plast
  406968:	eor	w8, w8, #0x1
  40696c:	tbnz	w8, #0, 406984 <__fxstatat@plt+0x4814>
  406970:	b	406974 <__fxstatat@plt+0x4804>
  406974:	mov	w8, #0x1                   	// #1
  406978:	and	w8, w8, #0x1
  40697c:	strb	w8, [sp, #15]
  406980:	b	406990 <__fxstatat@plt+0x4820>
  406984:	mov	w8, wzr
  406988:	and	w8, w8, #0x1
  40698c:	strb	w8, [sp, #15]
  406990:	ldrb	w8, [sp, #15]
  406994:	and	w0, w8, #0x1
  406998:	add	sp, sp, #0x10
  40699c:	ret
  4069a0:	sub	sp, sp, #0x10
  4069a4:	str	w0, [sp, #8]
  4069a8:	ldr	w8, [sp, #8]
  4069ac:	subs	w8, w8, #0x61
  4069b0:	cmp	w8, #0x19
  4069b4:	cset	w8, ls  // ls = plast
  4069b8:	eor	w8, w8, #0x1
  4069bc:	tbnz	w8, #0, 4069d4 <__fxstatat@plt+0x4864>
  4069c0:	b	4069c4 <__fxstatat@plt+0x4854>
  4069c4:	mov	w8, #0x1                   	// #1
  4069c8:	and	w8, w8, #0x1
  4069cc:	strb	w8, [sp, #15]
  4069d0:	b	4069e0 <__fxstatat@plt+0x4870>
  4069d4:	mov	w8, wzr
  4069d8:	and	w8, w8, #0x1
  4069dc:	strb	w8, [sp, #15]
  4069e0:	ldrb	w8, [sp, #15]
  4069e4:	and	w0, w8, #0x1
  4069e8:	add	sp, sp, #0x10
  4069ec:	ret
  4069f0:	sub	sp, sp, #0x10
  4069f4:	str	w0, [sp, #8]
  4069f8:	ldr	w8, [sp, #8]
  4069fc:	subs	w8, w8, #0x20
  406a00:	cmp	w8, #0x5e
  406a04:	cset	w8, ls  // ls = plast
  406a08:	eor	w8, w8, #0x1
  406a0c:	tbnz	w8, #0, 406a24 <__fxstatat@plt+0x48b4>
  406a10:	b	406a14 <__fxstatat@plt+0x48a4>
  406a14:	mov	w8, #0x1                   	// #1
  406a18:	and	w8, w8, #0x1
  406a1c:	strb	w8, [sp, #15]
  406a20:	b	406a30 <__fxstatat@plt+0x48c0>
  406a24:	mov	w8, wzr
  406a28:	and	w8, w8, #0x1
  406a2c:	strb	w8, [sp, #15]
  406a30:	ldrb	w8, [sp, #15]
  406a34:	and	w0, w8, #0x1
  406a38:	add	sp, sp, #0x10
  406a3c:	ret
  406a40:	sub	sp, sp, #0x10
  406a44:	str	w0, [sp, #8]
  406a48:	ldr	w8, [sp, #8]
  406a4c:	subs	w8, w8, #0x21
  406a50:	mov	w9, w8
  406a54:	ubfx	x9, x9, #0, #32
  406a58:	cmp	x9, #0x5d
  406a5c:	str	x9, [sp]
  406a60:	b.hi	406a8c <__fxstatat@plt+0x491c>  // b.pmore
  406a64:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  406a68:	add	x8, x8, #0xc7c
  406a6c:	ldr	x11, [sp]
  406a70:	ldrsw	x10, [x8, x11, lsl #2]
  406a74:	add	x9, x8, x10
  406a78:	br	x9
  406a7c:	mov	w8, #0x1                   	// #1
  406a80:	and	w8, w8, #0x1
  406a84:	strb	w8, [sp, #15]
  406a88:	b	406a98 <__fxstatat@plt+0x4928>
  406a8c:	mov	w8, wzr
  406a90:	and	w8, w8, #0x1
  406a94:	strb	w8, [sp, #15]
  406a98:	ldrb	w8, [sp, #15]
  406a9c:	and	w0, w8, #0x1
  406aa0:	add	sp, sp, #0x10
  406aa4:	ret
  406aa8:	sub	sp, sp, #0x10
  406aac:	str	w0, [sp, #8]
  406ab0:	ldr	w8, [sp, #8]
  406ab4:	subs	w9, w8, #0x9
  406ab8:	cmp	w9, #0x4
  406abc:	str	w8, [sp, #4]
  406ac0:	b.ls	406ae0 <__fxstatat@plt+0x4970>  // b.plast
  406ac4:	b	406ac8 <__fxstatat@plt+0x4958>
  406ac8:	ldr	w8, [sp, #4]
  406acc:	cmp	w8, #0x20
  406ad0:	cset	w9, eq  // eq = none
  406ad4:	eor	w9, w9, #0x1
  406ad8:	tbnz	w9, #0, 406af0 <__fxstatat@plt+0x4980>
  406adc:	b	406ae0 <__fxstatat@plt+0x4970>
  406ae0:	mov	w8, #0x1                   	// #1
  406ae4:	and	w8, w8, #0x1
  406ae8:	strb	w8, [sp, #15]
  406aec:	b	406afc <__fxstatat@plt+0x498c>
  406af0:	mov	w8, wzr
  406af4:	and	w8, w8, #0x1
  406af8:	strb	w8, [sp, #15]
  406afc:	ldrb	w8, [sp, #15]
  406b00:	and	w0, w8, #0x1
  406b04:	add	sp, sp, #0x10
  406b08:	ret
  406b0c:	sub	sp, sp, #0x10
  406b10:	str	w0, [sp, #8]
  406b14:	ldr	w8, [sp, #8]
  406b18:	subs	w8, w8, #0x41
  406b1c:	cmp	w8, #0x19
  406b20:	cset	w8, ls  // ls = plast
  406b24:	eor	w8, w8, #0x1
  406b28:	tbnz	w8, #0, 406b40 <__fxstatat@plt+0x49d0>
  406b2c:	b	406b30 <__fxstatat@plt+0x49c0>
  406b30:	mov	w8, #0x1                   	// #1
  406b34:	and	w8, w8, #0x1
  406b38:	strb	w8, [sp, #15]
  406b3c:	b	406b4c <__fxstatat@plt+0x49dc>
  406b40:	mov	w8, wzr
  406b44:	and	w8, w8, #0x1
  406b48:	strb	w8, [sp, #15]
  406b4c:	ldrb	w8, [sp, #15]
  406b50:	and	w0, w8, #0x1
  406b54:	add	sp, sp, #0x10
  406b58:	ret
  406b5c:	sub	sp, sp, #0x10
  406b60:	str	w0, [sp, #8]
  406b64:	ldr	w8, [sp, #8]
  406b68:	subs	w9, w8, #0x30
  406b6c:	cmp	w9, #0x9
  406b70:	str	w8, [sp, #4]
  406b74:	b.ls	406bac <__fxstatat@plt+0x4a3c>  // b.plast
  406b78:	b	406b7c <__fxstatat@plt+0x4a0c>
  406b7c:	ldr	w8, [sp, #4]
  406b80:	subs	w9, w8, #0x41
  406b84:	cmp	w9, #0x5
  406b88:	b.ls	406bac <__fxstatat@plt+0x4a3c>  // b.plast
  406b8c:	b	406b90 <__fxstatat@plt+0x4a20>
  406b90:	ldr	w8, [sp, #4]
  406b94:	subs	w9, w8, #0x61
  406b98:	cmp	w9, #0x5
  406b9c:	cset	w9, ls  // ls = plast
  406ba0:	eor	w9, w9, #0x1
  406ba4:	tbnz	w9, #0, 406bbc <__fxstatat@plt+0x4a4c>
  406ba8:	b	406bac <__fxstatat@plt+0x4a3c>
  406bac:	mov	w8, #0x1                   	// #1
  406bb0:	and	w8, w8, #0x1
  406bb4:	strb	w8, [sp, #15]
  406bb8:	b	406bc8 <__fxstatat@plt+0x4a58>
  406bbc:	mov	w8, wzr
  406bc0:	and	w8, w8, #0x1
  406bc4:	strb	w8, [sp, #15]
  406bc8:	ldrb	w8, [sp, #15]
  406bcc:	and	w0, w8, #0x1
  406bd0:	add	sp, sp, #0x10
  406bd4:	ret
  406bd8:	sub	sp, sp, #0x10
  406bdc:	str	w0, [sp, #8]
  406be0:	ldr	w8, [sp, #8]
  406be4:	subs	w8, w8, #0x41
  406be8:	cmp	w8, #0x19
  406bec:	cset	w8, ls  // ls = plast
  406bf0:	eor	w8, w8, #0x1
  406bf4:	tbnz	w8, #0, 406c10 <__fxstatat@plt+0x4aa0>
  406bf8:	b	406bfc <__fxstatat@plt+0x4a8c>
  406bfc:	ldr	w8, [sp, #8]
  406c00:	subs	w8, w8, #0x41
  406c04:	add	w8, w8, #0x61
  406c08:	str	w8, [sp, #12]
  406c0c:	b	406c18 <__fxstatat@plt+0x4aa8>
  406c10:	ldr	w8, [sp, #8]
  406c14:	str	w8, [sp, #12]
  406c18:	ldr	w0, [sp, #12]
  406c1c:	add	sp, sp, #0x10
  406c20:	ret
  406c24:	sub	sp, sp, #0x10
  406c28:	str	w0, [sp, #8]
  406c2c:	ldr	w8, [sp, #8]
  406c30:	subs	w8, w8, #0x61
  406c34:	cmp	w8, #0x19
  406c38:	cset	w8, ls  // ls = plast
  406c3c:	eor	w8, w8, #0x1
  406c40:	tbnz	w8, #0, 406c5c <__fxstatat@plt+0x4aec>
  406c44:	b	406c48 <__fxstatat@plt+0x4ad8>
  406c48:	ldr	w8, [sp, #8]
  406c4c:	subs	w8, w8, #0x61
  406c50:	add	w8, w8, #0x41
  406c54:	str	w8, [sp, #12]
  406c58:	b	406c64 <__fxstatat@plt+0x4af4>
  406c5c:	ldr	w8, [sp, #8]
  406c60:	str	w8, [sp, #12]
  406c64:	ldr	w0, [sp, #12]
  406c68:	add	sp, sp, #0x10
  406c6c:	ret
  406c70:	sub	sp, sp, #0x180
  406c74:	stp	x29, x30, [sp, #352]
  406c78:	str	x28, [sp, #368]
  406c7c:	add	x29, sp, #0x160
  406c80:	mov	x8, xzr
  406c84:	mov	w9, #0x1                   	// #1
  406c88:	stur	x0, [x29, #-16]
  406c8c:	stur	w1, [x29, #-20]
  406c90:	stur	x8, [x29, #-48]
  406c94:	stur	xzr, [x29, #-80]
  406c98:	stur	x8, [x29, #-88]
  406c9c:	ldur	w10, [x29, #-20]
  406ca0:	and	w10, w10, #0xfffffffc
  406ca4:	stur	w10, [x29, #-96]
  406ca8:	ldur	w10, [x29, #-96]
  406cac:	tst	w10, #0x4
  406cb0:	cset	w10, ne  // ne = any
  406cb4:	and	w9, w10, w9
  406cb8:	sturb	w9, [x29, #-97]
  406cbc:	ldur	w9, [x29, #-20]
  406cc0:	and	w9, w9, #0x3
  406cc4:	stur	w9, [x29, #-20]
  406cc8:	ldur	w9, [x29, #-20]
  406ccc:	ldur	w10, [x29, #-20]
  406cd0:	subs	w10, w10, #0x1
  406cd4:	and	w9, w9, w10
  406cd8:	cbz	w9, 406cf4 <__fxstatat@plt+0x4b84>
  406cdc:	bl	402100 <__errno_location@plt>
  406ce0:	mov	w8, #0x16                  	// #22
  406ce4:	str	w8, [x0]
  406ce8:	mov	x9, xzr
  406cec:	stur	x9, [x29, #-8]
  406cf0:	b	407514 <__fxstatat@plt+0x53a4>
  406cf4:	ldur	x8, [x29, #-16]
  406cf8:	cbnz	x8, 406d14 <__fxstatat@plt+0x4ba4>
  406cfc:	bl	402100 <__errno_location@plt>
  406d00:	mov	w8, #0x16                  	// #22
  406d04:	str	w8, [x0]
  406d08:	mov	x9, xzr
  406d0c:	stur	x9, [x29, #-8]
  406d10:	b	407514 <__fxstatat@plt+0x53a4>
  406d14:	ldur	x8, [x29, #-16]
  406d18:	ldrb	w9, [x8]
  406d1c:	cbnz	w9, 406d38 <__fxstatat@plt+0x4bc8>
  406d20:	bl	402100 <__errno_location@plt>
  406d24:	mov	w8, #0x2                   	// #2
  406d28:	str	w8, [x0]
  406d2c:	mov	x9, xzr
  406d30:	stur	x9, [x29, #-8]
  406d34:	b	407514 <__fxstatat@plt+0x53a4>
  406d38:	stur	xzr, [x29, #-112]
  406d3c:	ldur	x8, [x29, #-16]
  406d40:	ldrb	w9, [x8]
  406d44:	cmp	w9, #0x2f
  406d48:	b.eq	406de8 <__fxstatat@plt+0x4c78>  // b.none
  406d4c:	bl	40e340 <__fxstatat@plt+0xc1d0>
  406d50:	stur	x0, [x29, #-32]
  406d54:	ldur	x8, [x29, #-32]
  406d58:	cbnz	x8, 406d68 <__fxstatat@plt+0x4bf8>
  406d5c:	mov	x8, xzr
  406d60:	stur	x8, [x29, #-8]
  406d64:	b	407514 <__fxstatat@plt+0x53a4>
  406d68:	ldur	x0, [x29, #-32]
  406d6c:	mov	w8, wzr
  406d70:	mov	w1, w8
  406d74:	bl	401ff0 <strchr@plt>
  406d78:	stur	x0, [x29, #-40]
  406d7c:	ldur	x9, [x29, #-40]
  406d80:	ldur	x10, [x29, #-32]
  406d84:	subs	x9, x9, x10
  406d88:	cmp	x9, #0x1, lsl #12
  406d8c:	b.ge	406dd0 <__fxstatat@plt+0x4c60>  // b.tcont
  406d90:	ldur	x0, [x29, #-32]
  406d94:	mov	x1, #0x1000                	// #4096
  406d98:	bl	40e028 <__fxstatat@plt+0xbeb8>
  406d9c:	stur	x0, [x29, #-120]
  406da0:	ldur	x8, [x29, #-120]
  406da4:	ldur	x9, [x29, #-40]
  406da8:	ldur	x10, [x29, #-32]
  406dac:	subs	x9, x9, x10
  406db0:	add	x8, x8, x9
  406db4:	stur	x8, [x29, #-40]
  406db8:	ldur	x8, [x29, #-120]
  406dbc:	stur	x8, [x29, #-32]
  406dc0:	ldur	x8, [x29, #-32]
  406dc4:	add	x8, x8, #0x1, lsl #12
  406dc8:	stur	x8, [x29, #-72]
  406dcc:	b	406dd8 <__fxstatat@plt+0x4c68>
  406dd0:	ldur	x8, [x29, #-40]
  406dd4:	stur	x8, [x29, #-72]
  406dd8:	ldur	x8, [x29, #-16]
  406ddc:	stur	x8, [x29, #-56]
  406de0:	stur	xzr, [x29, #-112]
  406de4:	b	406e54 <__fxstatat@plt+0x4ce4>
  406de8:	mov	x0, #0x1000                	// #4096
  406dec:	bl	40df94 <__fxstatat@plt+0xbe24>
  406df0:	stur	x0, [x29, #-32]
  406df4:	ldur	x8, [x29, #-32]
  406df8:	add	x8, x8, #0x1, lsl #12
  406dfc:	stur	x8, [x29, #-72]
  406e00:	ldur	x8, [x29, #-32]
  406e04:	stur	x8, [x29, #-40]
  406e08:	ldur	x8, [x29, #-112]
  406e0c:	cbz	x8, 406e30 <__fxstatat@plt+0x4cc0>
  406e10:	ldur	x0, [x29, #-32]
  406e14:	ldur	x1, [x29, #-16]
  406e18:	ldur	x2, [x29, #-112]
  406e1c:	bl	401c10 <memcpy@plt>
  406e20:	ldur	x8, [x29, #-112]
  406e24:	ldur	x9, [x29, #-40]
  406e28:	add	x8, x9, x8
  406e2c:	stur	x8, [x29, #-40]
  406e30:	ldur	x8, [x29, #-40]
  406e34:	add	x9, x8, #0x1
  406e38:	stur	x9, [x29, #-40]
  406e3c:	mov	w10, #0x2f                  	// #47
  406e40:	strb	w10, [x8]
  406e44:	ldur	x8, [x29, #-16]
  406e48:	ldur	x9, [x29, #-112]
  406e4c:	add	x8, x8, x9
  406e50:	stur	x8, [x29, #-56]
  406e54:	ldur	x8, [x29, #-56]
  406e58:	ldrb	w9, [x8]
  406e5c:	cbz	w9, 40743c <__fxstatat@plt+0x52cc>
  406e60:	ldur	x8, [x29, #-56]
  406e64:	ldrb	w9, [x8]
  406e68:	cmp	w9, #0x2f
  406e6c:	b.ne	406e80 <__fxstatat@plt+0x4d10>  // b.any
  406e70:	ldur	x8, [x29, #-56]
  406e74:	add	x8, x8, #0x1
  406e78:	stur	x8, [x29, #-56]
  406e7c:	b	406e60 <__fxstatat@plt+0x4cf0>
  406e80:	ldur	x8, [x29, #-56]
  406e84:	stur	x8, [x29, #-64]
  406e88:	ldur	x8, [x29, #-64]
  406e8c:	ldrb	w9, [x8]
  406e90:	mov	w10, #0x0                   	// #0
  406e94:	str	w10, [sp, #52]
  406e98:	cbz	w9, 406eb4 <__fxstatat@plt+0x4d44>
  406e9c:	ldur	x8, [x29, #-64]
  406ea0:	ldrb	w9, [x8]
  406ea4:	cmp	w9, #0x2f
  406ea8:	cset	w9, eq  // eq = none
  406eac:	eor	w9, w9, #0x1
  406eb0:	str	w9, [sp, #52]
  406eb4:	ldr	w8, [sp, #52]
  406eb8:	tbnz	w8, #0, 406ec0 <__fxstatat@plt+0x4d50>
  406ebc:	b	406ed0 <__fxstatat@plt+0x4d60>
  406ec0:	ldur	x8, [x29, #-64]
  406ec4:	add	x8, x8, #0x1
  406ec8:	stur	x8, [x29, #-64]
  406ecc:	b	406e88 <__fxstatat@plt+0x4d18>
  406ed0:	ldur	x8, [x29, #-64]
  406ed4:	ldur	x9, [x29, #-56]
  406ed8:	subs	x8, x8, x9
  406edc:	cbnz	x8, 406ee4 <__fxstatat@plt+0x4d74>
  406ee0:	b	40743c <__fxstatat@plt+0x52cc>
  406ee4:	ldur	x8, [x29, #-64]
  406ee8:	ldur	x9, [x29, #-56]
  406eec:	subs	x8, x8, x9
  406ef0:	cmp	x8, #0x1
  406ef4:	b.ne	406f0c <__fxstatat@plt+0x4d9c>  // b.any
  406ef8:	ldur	x8, [x29, #-56]
  406efc:	ldrb	w9, [x8]
  406f00:	cmp	w9, #0x2e
  406f04:	b.ne	406f0c <__fxstatat@plt+0x4d9c>  // b.any
  406f08:	b	407430 <__fxstatat@plt+0x52c0>
  406f0c:	ldur	x8, [x29, #-64]
  406f10:	ldur	x9, [x29, #-56]
  406f14:	subs	x8, x8, x9
  406f18:	cmp	x8, #0x2
  406f1c:	b.ne	406fc0 <__fxstatat@plt+0x4e50>  // b.any
  406f20:	ldur	x8, [x29, #-56]
  406f24:	ldrb	w9, [x8]
  406f28:	cmp	w9, #0x2e
  406f2c:	b.ne	406fc0 <__fxstatat@plt+0x4e50>  // b.any
  406f30:	ldur	x8, [x29, #-56]
  406f34:	ldrb	w9, [x8, #1]
  406f38:	cmp	w9, #0x2e
  406f3c:	b.ne	406fc0 <__fxstatat@plt+0x4e50>  // b.any
  406f40:	ldur	x8, [x29, #-40]
  406f44:	ldur	x9, [x29, #-32]
  406f48:	ldur	x10, [x29, #-112]
  406f4c:	add	x9, x9, x10
  406f50:	add	x9, x9, #0x1
  406f54:	cmp	x8, x9
  406f58:	b.ls	406fbc <__fxstatat@plt+0x4e4c>  // b.plast
  406f5c:	ldur	x8, [x29, #-40]
  406f60:	mov	x9, #0xffffffffffffffff    	// #-1
  406f64:	add	x8, x8, x9
  406f68:	stur	x8, [x29, #-40]
  406f6c:	ldur	x8, [x29, #-40]
  406f70:	ldur	x9, [x29, #-32]
  406f74:	mov	w10, #0x0                   	// #0
  406f78:	cmp	x8, x9
  406f7c:	str	w10, [sp, #48]
  406f80:	b.ls	406f9c <__fxstatat@plt+0x4e2c>  // b.plast
  406f84:	ldur	x8, [x29, #-40]
  406f88:	ldurb	w9, [x8, #-1]
  406f8c:	cmp	w9, #0x2f
  406f90:	cset	w9, eq  // eq = none
  406f94:	eor	w9, w9, #0x1
  406f98:	str	w9, [sp, #48]
  406f9c:	ldr	w8, [sp, #48]
  406fa0:	tbnz	w8, #0, 406fa8 <__fxstatat@plt+0x4e38>
  406fa4:	b	406fbc <__fxstatat@plt+0x4e4c>
  406fa8:	ldur	x8, [x29, #-40]
  406fac:	mov	x9, #0xffffffffffffffff    	// #-1
  406fb0:	add	x8, x8, x9
  406fb4:	stur	x8, [x29, #-40]
  406fb8:	b	406f6c <__fxstatat@plt+0x4dfc>
  406fbc:	b	407430 <__fxstatat@plt+0x52c0>
  406fc0:	ldur	x8, [x29, #-40]
  406fc4:	ldurb	w9, [x8, #-1]
  406fc8:	cmp	w9, #0x2f
  406fcc:	b.eq	406fe4 <__fxstatat@plt+0x4e74>  // b.none
  406fd0:	ldur	x8, [x29, #-40]
  406fd4:	add	x9, x8, #0x1
  406fd8:	stur	x9, [x29, #-40]
  406fdc:	mov	w10, #0x2f                  	// #47
  406fe0:	strb	w10, [x8]
  406fe4:	ldur	x8, [x29, #-40]
  406fe8:	ldur	x9, [x29, #-64]
  406fec:	ldur	x10, [x29, #-56]
  406ff0:	subs	x9, x9, x10
  406ff4:	add	x8, x8, x9
  406ff8:	ldur	x9, [x29, #-72]
  406ffc:	cmp	x8, x9
  407000:	b.cc	407098 <__fxstatat@plt+0x4f28>  // b.lo, b.ul, b.last
  407004:	ldur	x8, [x29, #-40]
  407008:	ldur	x9, [x29, #-32]
  40700c:	subs	x8, x8, x9
  407010:	str	x8, [sp, #96]
  407014:	ldur	x8, [x29, #-72]
  407018:	ldur	x9, [x29, #-32]
  40701c:	subs	x8, x8, x9
  407020:	str	x8, [sp, #88]
  407024:	ldur	x8, [x29, #-64]
  407028:	ldur	x9, [x29, #-56]
  40702c:	subs	x8, x8, x9
  407030:	add	x8, x8, #0x1
  407034:	cmp	x8, #0x1, lsl #12
  407038:	b.le	40705c <__fxstatat@plt+0x4eec>
  40703c:	ldur	x8, [x29, #-64]
  407040:	ldur	x9, [x29, #-56]
  407044:	subs	x8, x8, x9
  407048:	add	x8, x8, #0x1
  40704c:	ldr	x9, [sp, #88]
  407050:	add	x8, x9, x8
  407054:	str	x8, [sp, #88]
  407058:	b	407068 <__fxstatat@plt+0x4ef8>
  40705c:	ldr	x8, [sp, #88]
  407060:	add	x8, x8, #0x1, lsl #12
  407064:	str	x8, [sp, #88]
  407068:	ldur	x0, [x29, #-32]
  40706c:	ldr	x1, [sp, #88]
  407070:	bl	40e028 <__fxstatat@plt+0xbeb8>
  407074:	stur	x0, [x29, #-32]
  407078:	ldur	x8, [x29, #-32]
  40707c:	ldr	x9, [sp, #88]
  407080:	add	x8, x8, x9
  407084:	stur	x8, [x29, #-72]
  407088:	ldur	x8, [x29, #-32]
  40708c:	ldr	x9, [sp, #96]
  407090:	add	x8, x8, x9
  407094:	stur	x8, [x29, #-40]
  407098:	ldur	x8, [x29, #-40]
  40709c:	ldur	x1, [x29, #-56]
  4070a0:	ldur	x9, [x29, #-64]
  4070a4:	ldur	x10, [x29, #-56]
  4070a8:	subs	x2, x9, x10
  4070ac:	mov	x0, x8
  4070b0:	str	x8, [sp, #40]
  4070b4:	bl	401c10 <memcpy@plt>
  4070b8:	ldr	x8, [sp, #40]
  4070bc:	stur	x8, [x29, #-40]
  4070c0:	ldur	x9, [x29, #-64]
  4070c4:	ldur	x10, [x29, #-56]
  4070c8:	subs	x9, x9, x10
  4070cc:	ldur	x10, [x29, #-40]
  4070d0:	add	x9, x10, x9
  4070d4:	stur	x9, [x29, #-40]
  4070d8:	ldur	x9, [x29, #-40]
  4070dc:	mov	w11, #0x0                   	// #0
  4070e0:	strb	w11, [x9]
  4070e4:	ldurb	w11, [x29, #-97]
  4070e8:	tbnz	w11, #0, 4070f0 <__fxstatat@plt+0x4f80>
  4070ec:	b	407104 <__fxstatat@plt+0x4f94>
  4070f0:	ldur	w8, [x29, #-20]
  4070f4:	cmp	w8, #0x2
  4070f8:	b.ne	407104 <__fxstatat@plt+0x4f94>  // b.any
  4070fc:	str	wzr, [sp, #120]
  407100:	b	40719c <__fxstatat@plt+0x502c>
  407104:	ldurb	w8, [x29, #-97]
  407108:	tbnz	w8, #0, 407110 <__fxstatat@plt+0x4fa0>
  40710c:	b	407124 <__fxstatat@plt+0x4fb4>
  407110:	ldur	x0, [x29, #-32]
  407114:	add	x1, sp, #0x68
  407118:	bl	4129f0 <__fxstatat@plt+0x10880>
  40711c:	str	w0, [sp, #36]
  407120:	b	407134 <__fxstatat@plt+0x4fc4>
  407124:	ldur	x0, [x29, #-32]
  407128:	add	x1, sp, #0x68
  40712c:	bl	412a00 <__fxstatat@plt+0x10890>
  407130:	str	w0, [sp, #36]
  407134:	ldr	w8, [sp, #36]
  407138:	cbz	w8, 40719c <__fxstatat@plt+0x502c>
  40713c:	bl	402100 <__errno_location@plt>
  407140:	ldr	w8, [x0]
  407144:	stur	w8, [x29, #-92]
  407148:	ldur	w8, [x29, #-20]
  40714c:	cbnz	w8, 407154 <__fxstatat@plt+0x4fe4>
  407150:	b	4074d8 <__fxstatat@plt+0x5368>
  407154:	ldur	w8, [x29, #-20]
  407158:	cmp	w8, #0x1
  40715c:	b.ne	407198 <__fxstatat@plt+0x5028>  // b.any
  407160:	ldur	x8, [x29, #-64]
  407164:	ldur	x0, [x29, #-64]
  407168:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40716c:	add	x1, x1, #0xd2
  407170:	str	x8, [sp, #24]
  407174:	bl	401fe0 <strspn@plt>
  407178:	ldr	x8, [sp, #24]
  40717c:	ldrb	w9, [x8, x0]
  407180:	cbnz	w9, 407190 <__fxstatat@plt+0x5020>
  407184:	ldur	w8, [x29, #-92]
  407188:	cmp	w8, #0x2
  40718c:	b.eq	407194 <__fxstatat@plt+0x5024>  // b.none
  407190:	b	4074d8 <__fxstatat@plt+0x5368>
  407194:	b	407430 <__fxstatat@plt+0x52c0>
  407198:	str	wzr, [sp, #120]
  40719c:	ldr	w8, [sp, #120]
  4071a0:	and	w8, w8, #0xf000
  4071a4:	cmp	w8, #0xa, lsl #12
  4071a8:	b.ne	4073fc <__fxstatat@plt+0x528c>  // b.any
  4071ac:	ldur	x1, [x29, #-16]
  4071b0:	sub	x0, x29, #0x58
  4071b4:	add	x2, sp, #0x68
  4071b8:	bl	407528 <__fxstatat@plt+0x53b8>
  4071bc:	tbnz	w0, #0, 4071c4 <__fxstatat@plt+0x5054>
  4071c0:	b	4071e0 <__fxstatat@plt+0x5070>
  4071c4:	ldur	w8, [x29, #-20]
  4071c8:	cmp	w8, #0x2
  4071cc:	b.ne	4071d4 <__fxstatat@plt+0x5064>  // b.any
  4071d0:	b	407430 <__fxstatat@plt+0x52c0>
  4071d4:	mov	w8, #0x28                  	// #40
  4071d8:	stur	w8, [x29, #-92]
  4071dc:	b	4074d8 <__fxstatat@plt+0x5368>
  4071e0:	ldur	x0, [x29, #-32]
  4071e4:	ldr	x1, [sp, #152]
  4071e8:	bl	40fe24 <__fxstatat@plt+0xdcb4>
  4071ec:	str	x0, [sp, #80]
  4071f0:	ldr	x8, [sp, #80]
  4071f4:	cbnz	x8, 407228 <__fxstatat@plt+0x50b8>
  4071f8:	ldur	w8, [x29, #-20]
  4071fc:	cmp	w8, #0x2
  407200:	b.ne	407218 <__fxstatat@plt+0x50a8>  // b.any
  407204:	bl	402100 <__errno_location@plt>
  407208:	ldr	w8, [x0]
  40720c:	cmp	w8, #0xc
  407210:	b.eq	407218 <__fxstatat@plt+0x50a8>  // b.none
  407214:	b	407430 <__fxstatat@plt+0x52c0>
  407218:	bl	402100 <__errno_location@plt>
  40721c:	ldr	w8, [x0]
  407220:	stur	w8, [x29, #-92]
  407224:	b	4074d8 <__fxstatat@plt+0x5368>
  407228:	ldr	x0, [sp, #80]
  40722c:	bl	401c50 <strlen@plt>
  407230:	str	x0, [sp, #72]
  407234:	ldur	x0, [x29, #-64]
  407238:	bl	401c50 <strlen@plt>
  40723c:	str	x0, [sp, #64]
  407240:	ldur	x8, [x29, #-80]
  407244:	cbnz	x8, 407298 <__fxstatat@plt+0x5128>
  407248:	ldr	x8, [sp, #72]
  40724c:	ldr	x9, [sp, #64]
  407250:	add	x8, x8, x9
  407254:	add	x8, x8, #0x1
  407258:	cmp	x8, #0x1, lsl #12
  40725c:	b.ls	407278 <__fxstatat@plt+0x5108>  // b.plast
  407260:	ldr	x8, [sp, #72]
  407264:	ldr	x9, [sp, #64]
  407268:	add	x8, x8, x9
  40726c:	add	x8, x8, #0x1
  407270:	str	x8, [sp, #16]
  407274:	b	407280 <__fxstatat@plt+0x5110>
  407278:	mov	x8, #0x1000                	// #4096
  40727c:	str	x8, [sp, #16]
  407280:	ldr	x8, [sp, #16]
  407284:	stur	x8, [x29, #-80]
  407288:	ldur	x0, [x29, #-80]
  40728c:	bl	40df94 <__fxstatat@plt+0xbe24>
  407290:	stur	x0, [x29, #-48]
  407294:	b	4072d8 <__fxstatat@plt+0x5168>
  407298:	ldr	x8, [sp, #72]
  40729c:	ldr	x9, [sp, #64]
  4072a0:	add	x8, x8, x9
  4072a4:	add	x8, x8, #0x1
  4072a8:	ldur	x9, [x29, #-80]
  4072ac:	cmp	x8, x9
  4072b0:	b.ls	4072d8 <__fxstatat@plt+0x5168>  // b.plast
  4072b4:	ldr	x8, [sp, #72]
  4072b8:	ldr	x9, [sp, #64]
  4072bc:	add	x8, x8, x9
  4072c0:	add	x8, x8, #0x1
  4072c4:	stur	x8, [x29, #-80]
  4072c8:	ldur	x0, [x29, #-48]
  4072cc:	ldur	x1, [x29, #-80]
  4072d0:	bl	40e028 <__fxstatat@plt+0xbeb8>
  4072d4:	stur	x0, [x29, #-48]
  4072d8:	ldur	x8, [x29, #-48]
  4072dc:	ldr	x9, [sp, #72]
  4072e0:	add	x0, x8, x9
  4072e4:	ldur	x1, [x29, #-64]
  4072e8:	ldr	x8, [sp, #64]
  4072ec:	add	x2, x8, #0x1
  4072f0:	bl	401c20 <memmove@plt>
  4072f4:	ldur	x8, [x29, #-48]
  4072f8:	ldr	x1, [sp, #80]
  4072fc:	ldr	x2, [sp, #72]
  407300:	mov	x0, x8
  407304:	str	x8, [sp, #8]
  407308:	bl	401c10 <memcpy@plt>
  40730c:	ldr	x8, [sp, #8]
  407310:	stur	x8, [x29, #-64]
  407314:	stur	x8, [x29, #-16]
  407318:	ldr	x9, [sp, #80]
  40731c:	ldrb	w10, [x9]
  407320:	cmp	w10, #0x2f
  407324:	b.ne	407374 <__fxstatat@plt+0x5204>  // b.any
  407328:	str	xzr, [sp, #56]
  40732c:	ldr	x8, [sp, #56]
  407330:	cbz	x8, 407344 <__fxstatat@plt+0x51d4>
  407334:	ldur	x0, [x29, #-32]
  407338:	ldr	x1, [sp, #80]
  40733c:	ldr	x2, [sp, #56]
  407340:	bl	401c10 <memcpy@plt>
  407344:	ldur	x8, [x29, #-32]
  407348:	ldr	x9, [sp, #56]
  40734c:	add	x8, x8, x9
  407350:	stur	x8, [x29, #-40]
  407354:	ldur	x8, [x29, #-40]
  407358:	add	x9, x8, #0x1
  40735c:	stur	x9, [x29, #-40]
  407360:	mov	w10, #0x2f                  	// #47
  407364:	strb	w10, [x8]
  407368:	ldr	x8, [sp, #56]
  40736c:	stur	x8, [x29, #-112]
  407370:	b	4073f0 <__fxstatat@plt+0x5280>
  407374:	ldur	x8, [x29, #-40]
  407378:	ldur	x9, [x29, #-32]
  40737c:	ldur	x10, [x29, #-112]
  407380:	add	x9, x9, x10
  407384:	add	x9, x9, #0x1
  407388:	cmp	x8, x9
  40738c:	b.ls	4073f0 <__fxstatat@plt+0x5280>  // b.plast
  407390:	ldur	x8, [x29, #-40]
  407394:	mov	x9, #0xffffffffffffffff    	// #-1
  407398:	add	x8, x8, x9
  40739c:	stur	x8, [x29, #-40]
  4073a0:	ldur	x8, [x29, #-40]
  4073a4:	ldur	x9, [x29, #-32]
  4073a8:	mov	w10, #0x0                   	// #0
  4073ac:	cmp	x8, x9
  4073b0:	str	w10, [sp, #4]
  4073b4:	b.ls	4073d0 <__fxstatat@plt+0x5260>  // b.plast
  4073b8:	ldur	x8, [x29, #-40]
  4073bc:	ldurb	w9, [x8, #-1]
  4073c0:	cmp	w9, #0x2f
  4073c4:	cset	w9, eq  // eq = none
  4073c8:	eor	w9, w9, #0x1
  4073cc:	str	w9, [sp, #4]
  4073d0:	ldr	w8, [sp, #4]
  4073d4:	tbnz	w8, #0, 4073dc <__fxstatat@plt+0x526c>
  4073d8:	b	4073f0 <__fxstatat@plt+0x5280>
  4073dc:	ldur	x8, [x29, #-40]
  4073e0:	mov	x9, #0xffffffffffffffff    	// #-1
  4073e4:	add	x8, x8, x9
  4073e8:	stur	x8, [x29, #-40]
  4073ec:	b	4073a0 <__fxstatat@plt+0x5230>
  4073f0:	ldr	x0, [sp, #80]
  4073f4:	bl	401fa0 <free@plt>
  4073f8:	b	407430 <__fxstatat@plt+0x52c0>
  4073fc:	ldr	w8, [sp, #120]
  407400:	and	w8, w8, #0xf000
  407404:	cmp	w8, #0x4, lsl #12
  407408:	b.eq	407430 <__fxstatat@plt+0x52c0>  // b.none
  40740c:	ldur	x8, [x29, #-64]
  407410:	ldrb	w9, [x8]
  407414:	cbz	w9, 407430 <__fxstatat@plt+0x52c0>
  407418:	ldur	w8, [x29, #-20]
  40741c:	cmp	w8, #0x2
  407420:	b.eq	407430 <__fxstatat@plt+0x52c0>  // b.none
  407424:	mov	w8, #0x14                  	// #20
  407428:	stur	w8, [x29, #-92]
  40742c:	b	4074d8 <__fxstatat@plt+0x5368>
  407430:	ldur	x8, [x29, #-64]
  407434:	stur	x8, [x29, #-56]
  407438:	b	406e54 <__fxstatat@plt+0x4ce4>
  40743c:	ldur	x8, [x29, #-40]
  407440:	ldur	x9, [x29, #-32]
  407444:	ldur	x10, [x29, #-112]
  407448:	add	x9, x9, x10
  40744c:	add	x9, x9, #0x1
  407450:	cmp	x8, x9
  407454:	b.ls	407478 <__fxstatat@plt+0x5308>  // b.plast
  407458:	ldur	x8, [x29, #-40]
  40745c:	ldurb	w9, [x8, #-1]
  407460:	cmp	w9, #0x2f
  407464:	b.ne	407478 <__fxstatat@plt+0x5308>  // b.any
  407468:	ldur	x8, [x29, #-40]
  40746c:	mov	x9, #0xffffffffffffffff    	// #-1
  407470:	add	x8, x8, x9
  407474:	stur	x8, [x29, #-40]
  407478:	ldur	x8, [x29, #-40]
  40747c:	mov	w9, #0x0                   	// #0
  407480:	strb	w9, [x8]
  407484:	ldur	x8, [x29, #-72]
  407488:	ldur	x10, [x29, #-40]
  40748c:	add	x10, x10, #0x1
  407490:	cmp	x8, x10
  407494:	b.eq	4074b4 <__fxstatat@plt+0x5344>  // b.none
  407498:	ldur	x0, [x29, #-32]
  40749c:	ldur	x8, [x29, #-40]
  4074a0:	ldur	x9, [x29, #-32]
  4074a4:	subs	x8, x8, x9
  4074a8:	add	x1, x8, #0x1
  4074ac:	bl	40e028 <__fxstatat@plt+0xbeb8>
  4074b0:	stur	x0, [x29, #-32]
  4074b4:	ldur	x0, [x29, #-48]
  4074b8:	bl	401fa0 <free@plt>
  4074bc:	ldur	x8, [x29, #-88]
  4074c0:	cbz	x8, 4074cc <__fxstatat@plt+0x535c>
  4074c4:	ldur	x0, [x29, #-88]
  4074c8:	bl	4087b0 <__fxstatat@plt+0x6640>
  4074cc:	ldur	x8, [x29, #-32]
  4074d0:	stur	x8, [x29, #-8]
  4074d4:	b	407514 <__fxstatat@plt+0x53a4>
  4074d8:	ldur	x0, [x29, #-48]
  4074dc:	bl	401fa0 <free@plt>
  4074e0:	ldur	x0, [x29, #-32]
  4074e4:	bl	401fa0 <free@plt>
  4074e8:	ldur	x8, [x29, #-88]
  4074ec:	cbz	x8, 4074f8 <__fxstatat@plt+0x5388>
  4074f0:	ldur	x0, [x29, #-88]
  4074f4:	bl	4087b0 <__fxstatat@plt+0x6640>
  4074f8:	ldur	w8, [x29, #-92]
  4074fc:	str	w8, [sp]
  407500:	bl	402100 <__errno_location@plt>
  407504:	ldr	w8, [sp]
  407508:	str	w8, [x0]
  40750c:	mov	x9, xzr
  407510:	stur	x9, [x29, #-8]
  407514:	ldur	x0, [x29, #-8]
  407518:	ldr	x28, [sp, #368]
  40751c:	ldp	x29, x30, [sp, #352]
  407520:	add	sp, sp, #0x180
  407524:	ret
  407528:	sub	sp, sp, #0x40
  40752c:	stp	x29, x30, [sp, #48]
  407530:	add	x29, sp, #0x30
  407534:	stur	x0, [x29, #-16]
  407538:	str	x1, [sp, #24]
  40753c:	str	x2, [sp, #16]
  407540:	ldur	x8, [x29, #-16]
  407544:	ldr	x8, [x8]
  407548:	cbnz	x8, 407594 <__fxstatat@plt+0x5424>
  40754c:	mov	x8, #0x7                   	// #7
  407550:	str	x8, [sp, #8]
  407554:	ldr	x0, [sp, #8]
  407558:	mov	x8, xzr
  40755c:	mov	x1, x8
  407560:	adrp	x2, 409000 <__fxstatat@plt+0x6e90>
  407564:	add	x2, x2, #0x548
  407568:	adrp	x3, 409000 <__fxstatat@plt+0x6e90>
  40756c:	add	x3, x3, #0x680
  407570:	adrp	x4, 409000 <__fxstatat@plt+0x6e90>
  407574:	add	x4, x4, #0x730
  407578:	bl	4082a8 <__fxstatat@plt+0x6138>
  40757c:	ldur	x8, [x29, #-16]
  407580:	str	x0, [x8]
  407584:	ldur	x8, [x29, #-16]
  407588:	ldr	x8, [x8]
  40758c:	cbnz	x8, 407594 <__fxstatat@plt+0x5424>
  407590:	bl	40e2e4 <__fxstatat@plt+0xc174>
  407594:	ldur	x8, [x29, #-16]
  407598:	ldr	x0, [x8]
  40759c:	ldr	x1, [sp, #24]
  4075a0:	ldr	x2, [sp, #16]
  4075a4:	bl	407acc <__fxstatat@plt+0x595c>
  4075a8:	tbnz	w0, #0, 4075b0 <__fxstatat@plt+0x5440>
  4075ac:	b	4075c0 <__fxstatat@plt+0x5450>
  4075b0:	mov	w8, #0x1                   	// #1
  4075b4:	and	w8, w8, #0x1
  4075b8:	sturb	w8, [x29, #-1]
  4075bc:	b	4075e0 <__fxstatat@plt+0x5470>
  4075c0:	ldur	x8, [x29, #-16]
  4075c4:	ldr	x0, [x8]
  4075c8:	ldr	x1, [sp, #24]
  4075cc:	ldr	x2, [sp, #16]
  4075d0:	bl	407a2c <__fxstatat@plt+0x58bc>
  4075d4:	mov	w9, wzr
  4075d8:	and	w9, w9, #0x1
  4075dc:	sturb	w9, [x29, #-1]
  4075e0:	ldurb	w8, [x29, #-1]
  4075e4:	and	w0, w8, #0x1
  4075e8:	ldp	x29, x30, [sp, #48]
  4075ec:	add	sp, sp, #0x40
  4075f0:	ret
  4075f4:	sub	sp, sp, #0x10
  4075f8:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  4075fc:	add	x8, x8, #0x670
  407600:	str	x0, [sp, #8]
  407604:	ldr	x9, [sp, #8]
  407608:	str	x9, [x8]
  40760c:	add	sp, sp, #0x10
  407610:	ret
  407614:	sub	sp, sp, #0x10
  407618:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40761c:	add	x8, x8, #0x678
  407620:	mov	w9, #0x1                   	// #1
  407624:	and	w9, w0, w9
  407628:	strb	w9, [sp, #15]
  40762c:	ldrb	w9, [sp, #15]
  407630:	and	w9, w9, #0x1
  407634:	strb	w9, [x8]
  407638:	add	sp, sp, #0x10
  40763c:	ret
  407640:	sub	sp, sp, #0x30
  407644:	stp	x29, x30, [sp, #32]
  407648:	add	x29, sp, #0x20
  40764c:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  407650:	add	x8, x8, #0x5b8
  407654:	ldr	x0, [x8]
  407658:	bl	4107c4 <__fxstatat@plt+0xe654>
  40765c:	cbz	w0, 407718 <__fxstatat@plt+0x55a8>
  407660:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  407664:	add	x8, x8, #0x678
  407668:	ldrb	w9, [x8]
  40766c:	tbnz	w9, #0, 407674 <__fxstatat@plt+0x5504>
  407670:	b	407684 <__fxstatat@plt+0x5514>
  407674:	bl	402100 <__errno_location@plt>
  407678:	ldr	w8, [x0]
  40767c:	cmp	w8, #0x20
  407680:	b.eq	407718 <__fxstatat@plt+0x55a8>  // b.none
  407684:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  407688:	add	x0, x0, #0xdf4
  40768c:	bl	402140 <gettext@plt>
  407690:	stur	x0, [x29, #-8]
  407694:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  407698:	add	x8, x8, #0x670
  40769c:	ldr	x8, [x8]
  4076a0:	cbz	x8, 4076e8 <__fxstatat@plt+0x5578>
  4076a4:	bl	402100 <__errno_location@plt>
  4076a8:	ldr	w1, [x0]
  4076ac:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  4076b0:	add	x8, x8, #0x670
  4076b4:	ldr	x0, [x8]
  4076b8:	stur	w1, [x29, #-12]
  4076bc:	bl	40d0b4 <__fxstatat@plt+0xaf44>
  4076c0:	ldur	x4, [x29, #-8]
  4076c4:	mov	w9, wzr
  4076c8:	str	x0, [sp, #8]
  4076cc:	mov	w0, w9
  4076d0:	ldur	w1, [x29, #-12]
  4076d4:	adrp	x2, 413000 <__fxstatat@plt+0x10e90>
  4076d8:	add	x2, x2, #0xe00
  4076dc:	ldr	x3, [sp, #8]
  4076e0:	bl	401c90 <error@plt>
  4076e4:	b	407708 <__fxstatat@plt+0x5598>
  4076e8:	bl	402100 <__errno_location@plt>
  4076ec:	ldr	w1, [x0]
  4076f0:	ldur	x3, [x29, #-8]
  4076f4:	mov	w8, wzr
  4076f8:	mov	w0, w8
  4076fc:	adrp	x2, 414000 <__fxstatat@plt+0x11e90>
  407700:	add	x2, x2, #0xab5
  407704:	bl	401c90 <error@plt>
  407708:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40770c:	add	x8, x8, #0x528
  407710:	ldr	w0, [x8]
  407714:	bl	401c30 <_exit@plt>
  407718:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40771c:	add	x8, x8, #0x5a0
  407720:	ldr	x0, [x8]
  407724:	bl	4107c4 <__fxstatat@plt+0xe654>
  407728:	cbz	w0, 40773c <__fxstatat@plt+0x55cc>
  40772c:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  407730:	add	x8, x8, #0x528
  407734:	ldr	w0, [x8]
  407738:	bl	401c30 <_exit@plt>
  40773c:	ldp	x29, x30, [sp, #32]
  407740:	add	sp, sp, #0x30
  407744:	ret
  407748:	sub	sp, sp, #0x20
  40774c:	stp	x29, x30, [sp, #16]
  407750:	add	x29, sp, #0x10
  407754:	str	x0, [sp, #8]
  407758:	ldr	x0, [sp, #8]
  40775c:	bl	407834 <__fxstatat@plt+0x56c4>
  407760:	str	x0, [sp]
  407764:	ldr	x8, [sp]
  407768:	cbnz	x8, 407770 <__fxstatat@plt+0x5600>
  40776c:	bl	40e2e4 <__fxstatat@plt+0xc174>
  407770:	ldr	x0, [sp]
  407774:	ldp	x29, x30, [sp, #16]
  407778:	add	sp, sp, #0x20
  40777c:	ret
  407780:	sub	sp, sp, #0x30
  407784:	stp	x29, x30, [sp, #32]
  407788:	add	x29, sp, #0x20
  40778c:	stur	x0, [x29, #-8]
  407790:	str	xzr, [sp, #16]
  407794:	ldr	x8, [sp, #16]
  407798:	cbz	x8, 4077a8 <__fxstatat@plt+0x5638>
  40779c:	mov	w8, wzr
  4077a0:	str	w8, [sp, #4]
  4077a4:	b	4077c4 <__fxstatat@plt+0x5654>
  4077a8:	ldur	x8, [x29, #-8]
  4077ac:	ldrb	w9, [x8]
  4077b0:	mov	w10, wzr
  4077b4:	mov	w11, #0x1                   	// #1
  4077b8:	cmp	w9, #0x2f
  4077bc:	csel	w9, w11, w10, eq  // eq = none
  4077c0:	str	w9, [sp, #4]
  4077c4:	ldr	w8, [sp, #4]
  4077c8:	ldr	x9, [sp, #16]
  4077cc:	add	x9, x9, w8, sxtw
  4077d0:	str	x9, [sp, #16]
  4077d4:	ldur	x0, [x29, #-8]
  4077d8:	bl	40790c <__fxstatat@plt+0x579c>
  4077dc:	ldur	x9, [x29, #-8]
  4077e0:	subs	x9, x0, x9
  4077e4:	str	x9, [sp, #8]
  4077e8:	ldr	x8, [sp, #16]
  4077ec:	ldr	x9, [sp, #8]
  4077f0:	cmp	x8, x9
  4077f4:	b.cs	407824 <__fxstatat@plt+0x56b4>  // b.hs, b.nlast
  4077f8:	ldur	x8, [x29, #-8]
  4077fc:	ldr	x9, [sp, #8]
  407800:	subs	x9, x9, #0x1
  407804:	ldrb	w10, [x8, x9]
  407808:	cmp	w10, #0x2f
  40780c:	b.eq	407814 <__fxstatat@plt+0x56a4>  // b.none
  407810:	b	407824 <__fxstatat@plt+0x56b4>
  407814:	ldr	x8, [sp, #8]
  407818:	subs	x8, x8, #0x1
  40781c:	str	x8, [sp, #8]
  407820:	b	4077e8 <__fxstatat@plt+0x5678>
  407824:	ldr	x0, [sp, #8]
  407828:	ldp	x29, x30, [sp, #32]
  40782c:	add	sp, sp, #0x30
  407830:	ret
  407834:	sub	sp, sp, #0x40
  407838:	stp	x29, x30, [sp, #48]
  40783c:	add	x29, sp, #0x30
  407840:	stur	x0, [x29, #-16]
  407844:	ldur	x0, [x29, #-16]
  407848:	bl	407780 <__fxstatat@plt+0x5610>
  40784c:	str	x0, [sp, #24]
  407850:	ldr	x8, [sp, #24]
  407854:	mov	w9, #0x1                   	// #1
  407858:	str	w9, [sp, #4]
  40785c:	cbz	x8, 407868 <__fxstatat@plt+0x56f8>
  407860:	mov	w8, #0x0                   	// #0
  407864:	str	w8, [sp, #4]
  407868:	ldr	w8, [sp, #4]
  40786c:	and	w8, w8, #0x1
  407870:	strb	w8, [sp, #23]
  407874:	ldr	x9, [sp, #24]
  407878:	ldrb	w8, [sp, #23]
  40787c:	mov	w0, w8
  407880:	and	x10, x0, #0x1
  407884:	add	x9, x9, x10
  407888:	add	x0, x9, #0x1
  40788c:	bl	401db0 <malloc@plt>
  407890:	str	x0, [sp, #8]
  407894:	ldr	x9, [sp, #8]
  407898:	cbnz	x9, 4078a8 <__fxstatat@plt+0x5738>
  40789c:	mov	x8, xzr
  4078a0:	stur	x8, [x29, #-8]
  4078a4:	b	4078fc <__fxstatat@plt+0x578c>
  4078a8:	ldr	x0, [sp, #8]
  4078ac:	ldur	x1, [x29, #-16]
  4078b0:	ldr	x2, [sp, #24]
  4078b4:	bl	401c10 <memcpy@plt>
  4078b8:	ldrb	w8, [sp, #23]
  4078bc:	tbnz	w8, #0, 4078c4 <__fxstatat@plt+0x5754>
  4078c0:	b	4078e0 <__fxstatat@plt+0x5770>
  4078c4:	ldr	x8, [sp, #8]
  4078c8:	ldr	x9, [sp, #24]
  4078cc:	add	x10, x9, #0x1
  4078d0:	str	x10, [sp, #24]
  4078d4:	add	x8, x8, x9
  4078d8:	mov	w11, #0x2e                  	// #46
  4078dc:	strb	w11, [x8]
  4078e0:	ldr	x8, [sp, #8]
  4078e4:	ldr	x9, [sp, #24]
  4078e8:	add	x8, x8, x9
  4078ec:	mov	w10, #0x0                   	// #0
  4078f0:	strb	w10, [x8]
  4078f4:	ldr	x8, [sp, #8]
  4078f8:	stur	x8, [x29, #-8]
  4078fc:	ldur	x0, [x29, #-8]
  407900:	ldp	x29, x30, [sp, #48]
  407904:	add	sp, sp, #0x40
  407908:	ret
  40790c:	sub	sp, sp, #0x20
  407910:	mov	w8, #0x0                   	// #0
  407914:	str	x0, [sp, #24]
  407918:	ldr	x9, [sp, #24]
  40791c:	str	x9, [sp, #16]
  407920:	strb	w8, [sp, #7]
  407924:	ldr	x8, [sp, #16]
  407928:	ldrb	w9, [x8]
  40792c:	cmp	w9, #0x2f
  407930:	b.ne	407944 <__fxstatat@plt+0x57d4>  // b.any
  407934:	ldr	x8, [sp, #16]
  407938:	add	x8, x8, #0x1
  40793c:	str	x8, [sp, #16]
  407940:	b	407924 <__fxstatat@plt+0x57b4>
  407944:	ldr	x8, [sp, #16]
  407948:	str	x8, [sp, #8]
  40794c:	ldr	x8, [sp, #8]
  407950:	ldrb	w9, [x8]
  407954:	cbz	w9, 4079a0 <__fxstatat@plt+0x5830>
  407958:	ldr	x8, [sp, #8]
  40795c:	ldrb	w9, [x8]
  407960:	cmp	w9, #0x2f
  407964:	b.ne	407974 <__fxstatat@plt+0x5804>  // b.any
  407968:	mov	w8, #0x1                   	// #1
  40796c:	strb	w8, [sp, #7]
  407970:	b	407990 <__fxstatat@plt+0x5820>
  407974:	ldrb	w8, [sp, #7]
  407978:	tbnz	w8, #0, 407980 <__fxstatat@plt+0x5810>
  40797c:	b	407990 <__fxstatat@plt+0x5820>
  407980:	ldr	x8, [sp, #8]
  407984:	str	x8, [sp, #16]
  407988:	mov	w9, #0x0                   	// #0
  40798c:	strb	w9, [sp, #7]
  407990:	ldr	x8, [sp, #8]
  407994:	add	x8, x8, #0x1
  407998:	str	x8, [sp, #8]
  40799c:	b	40794c <__fxstatat@plt+0x57dc>
  4079a0:	ldr	x0, [sp, #16]
  4079a4:	add	sp, sp, #0x20
  4079a8:	ret
  4079ac:	sub	sp, sp, #0x30
  4079b0:	stp	x29, x30, [sp, #32]
  4079b4:	add	x29, sp, #0x20
  4079b8:	stur	x0, [x29, #-8]
  4079bc:	str	xzr, [sp, #8]
  4079c0:	ldur	x0, [x29, #-8]
  4079c4:	bl	401c50 <strlen@plt>
  4079c8:	str	x0, [sp, #16]
  4079cc:	ldr	x8, [sp, #16]
  4079d0:	mov	x9, #0x1                   	// #1
  4079d4:	mov	w10, #0x0                   	// #0
  4079d8:	cmp	x9, x8
  4079dc:	str	w10, [sp, #4]
  4079e0:	b.cs	407a00 <__fxstatat@plt+0x5890>  // b.hs, b.nlast
  4079e4:	ldur	x8, [x29, #-8]
  4079e8:	ldr	x9, [sp, #16]
  4079ec:	subs	x9, x9, #0x1
  4079f0:	ldrb	w10, [x8, x9]
  4079f4:	cmp	w10, #0x2f
  4079f8:	cset	w10, eq  // eq = none
  4079fc:	str	w10, [sp, #4]
  407a00:	ldr	w8, [sp, #4]
  407a04:	tbnz	w8, #0, 407a0c <__fxstatat@plt+0x589c>
  407a08:	b	407a1c <__fxstatat@plt+0x58ac>
  407a0c:	ldr	x8, [sp, #16]
  407a10:	subs	x8, x8, #0x1
  407a14:	str	x8, [sp, #16]
  407a18:	b	4079cc <__fxstatat@plt+0x585c>
  407a1c:	ldr	x0, [sp, #16]
  407a20:	ldp	x29, x30, [sp, #32]
  407a24:	add	sp, sp, #0x30
  407a28:	ret
  407a2c:	sub	sp, sp, #0x40
  407a30:	stp	x29, x30, [sp, #48]
  407a34:	add	x29, sp, #0x30
  407a38:	stur	x0, [x29, #-8]
  407a3c:	stur	x1, [x29, #-16]
  407a40:	str	x2, [sp, #24]
  407a44:	ldur	x8, [x29, #-8]
  407a48:	cbnz	x8, 407a50 <__fxstatat@plt+0x58e0>
  407a4c:	b	407ac0 <__fxstatat@plt+0x5950>
  407a50:	mov	x0, #0x18                  	// #24
  407a54:	bl	40df94 <__fxstatat@plt+0xbe24>
  407a58:	str	x0, [sp, #16]
  407a5c:	ldur	x0, [x29, #-16]
  407a60:	bl	40e2a8 <__fxstatat@plt+0xc138>
  407a64:	ldr	x8, [sp, #16]
  407a68:	str	x0, [x8]
  407a6c:	ldr	x8, [sp, #24]
  407a70:	ldr	x8, [x8, #8]
  407a74:	ldr	x9, [sp, #16]
  407a78:	str	x8, [x9, #8]
  407a7c:	ldr	x8, [sp, #24]
  407a80:	ldr	x8, [x8]
  407a84:	ldr	x9, [sp, #16]
  407a88:	str	x8, [x9, #16]
  407a8c:	ldur	x0, [x29, #-8]
  407a90:	ldr	x1, [sp, #16]
  407a94:	bl	409174 <__fxstatat@plt+0x7004>
  407a98:	str	x0, [sp, #8]
  407a9c:	ldr	x8, [sp, #8]
  407aa0:	cbnz	x8, 407aa8 <__fxstatat@plt+0x5938>
  407aa4:	bl	40e2e4 <__fxstatat@plt+0xc174>
  407aa8:	ldr	x8, [sp, #8]
  407aac:	ldr	x9, [sp, #16]
  407ab0:	cmp	x8, x9
  407ab4:	b.eq	407ac0 <__fxstatat@plt+0x5950>  // b.none
  407ab8:	ldr	x0, [sp, #16]
  407abc:	bl	409730 <__fxstatat@plt+0x75c0>
  407ac0:	ldp	x29, x30, [sp, #48]
  407ac4:	add	sp, sp, #0x40
  407ac8:	ret
  407acc:	sub	sp, sp, #0x50
  407ad0:	stp	x29, x30, [sp, #64]
  407ad4:	add	x29, sp, #0x40
  407ad8:	stur	x0, [x29, #-16]
  407adc:	stur	x1, [x29, #-24]
  407ae0:	str	x2, [sp, #32]
  407ae4:	ldur	x8, [x29, #-16]
  407ae8:	cbnz	x8, 407afc <__fxstatat@plt+0x598c>
  407aec:	mov	w8, wzr
  407af0:	and	w8, w8, #0x1
  407af4:	sturb	w8, [x29, #-1]
  407af8:	b	407b44 <__fxstatat@plt+0x59d4>
  407afc:	ldur	x8, [x29, #-24]
  407b00:	add	x1, sp, #0x8
  407b04:	str	x8, [sp, #8]
  407b08:	ldr	x8, [sp, #32]
  407b0c:	ldr	x8, [x8, #8]
  407b10:	str	x8, [sp, #16]
  407b14:	ldr	x8, [sp, #32]
  407b18:	ldr	x8, [x8]
  407b1c:	str	x8, [sp, #24]
  407b20:	ldur	x0, [x29, #-16]
  407b24:	bl	407e18 <__fxstatat@plt+0x5ca8>
  407b28:	cmp	x0, #0x0
  407b2c:	cset	w9, ne  // ne = any
  407b30:	mov	w10, #0x1                   	// #1
  407b34:	eor	w9, w9, #0x1
  407b38:	eor	w9, w9, w10
  407b3c:	and	w9, w9, w10
  407b40:	sturb	w9, [x29, #-1]
  407b44:	ldurb	w8, [x29, #-1]
  407b48:	and	w0, w8, #0x1
  407b4c:	ldp	x29, x30, [sp, #64]
  407b50:	add	sp, sp, #0x50
  407b54:	ret
  407b58:	sub	sp, sp, #0x10
  407b5c:	str	x0, [sp, #8]
  407b60:	ldr	x8, [sp, #8]
  407b64:	ldr	x0, [x8, #16]
  407b68:	add	sp, sp, #0x10
  407b6c:	ret
  407b70:	sub	sp, sp, #0x10
  407b74:	str	x0, [sp, #8]
  407b78:	ldr	x8, [sp, #8]
  407b7c:	ldr	x0, [x8, #24]
  407b80:	add	sp, sp, #0x10
  407b84:	ret
  407b88:	sub	sp, sp, #0x10
  407b8c:	str	x0, [sp, #8]
  407b90:	ldr	x8, [sp, #8]
  407b94:	ldr	x0, [x8, #32]
  407b98:	add	sp, sp, #0x10
  407b9c:	ret
  407ba0:	sub	sp, sp, #0x30
  407ba4:	str	x0, [sp, #40]
  407ba8:	str	xzr, [sp, #24]
  407bac:	ldr	x8, [sp, #40]
  407bb0:	ldr	x8, [x8]
  407bb4:	str	x8, [sp, #32]
  407bb8:	ldr	x8, [sp, #32]
  407bbc:	ldr	x9, [sp, #40]
  407bc0:	ldr	x9, [x9, #8]
  407bc4:	cmp	x8, x9
  407bc8:	b.cs	407c34 <__fxstatat@plt+0x5ac4>  // b.hs, b.nlast
  407bcc:	ldr	x8, [sp, #32]
  407bd0:	ldr	x8, [x8]
  407bd4:	cbz	x8, 407c24 <__fxstatat@plt+0x5ab4>
  407bd8:	ldr	x8, [sp, #32]
  407bdc:	str	x8, [sp, #16]
  407be0:	mov	x8, #0x1                   	// #1
  407be4:	str	x8, [sp, #8]
  407be8:	ldr	x8, [sp, #16]
  407bec:	ldr	x8, [x8, #8]
  407bf0:	str	x8, [sp, #16]
  407bf4:	ldr	x8, [sp, #16]
  407bf8:	cbz	x8, 407c0c <__fxstatat@plt+0x5a9c>
  407bfc:	ldr	x8, [sp, #8]
  407c00:	add	x8, x8, #0x1
  407c04:	str	x8, [sp, #8]
  407c08:	b	407be8 <__fxstatat@plt+0x5a78>
  407c0c:	ldr	x8, [sp, #8]
  407c10:	ldr	x9, [sp, #24]
  407c14:	cmp	x8, x9
  407c18:	b.ls	407c24 <__fxstatat@plt+0x5ab4>  // b.plast
  407c1c:	ldr	x8, [sp, #8]
  407c20:	str	x8, [sp, #24]
  407c24:	ldr	x8, [sp, #32]
  407c28:	add	x8, x8, #0x10
  407c2c:	str	x8, [sp, #32]
  407c30:	b	407bb8 <__fxstatat@plt+0x5a48>
  407c34:	ldr	x0, [sp, #24]
  407c38:	add	sp, sp, #0x30
  407c3c:	ret
  407c40:	sub	sp, sp, #0x30
  407c44:	str	x0, [sp, #32]
  407c48:	str	xzr, [sp, #16]
  407c4c:	str	xzr, [sp, #8]
  407c50:	ldr	x8, [sp, #32]
  407c54:	ldr	x8, [x8]
  407c58:	str	x8, [sp, #24]
  407c5c:	ldr	x8, [sp, #24]
  407c60:	ldr	x9, [sp, #32]
  407c64:	ldr	x9, [x9, #8]
  407c68:	cmp	x8, x9
  407c6c:	b.cs	407cd0 <__fxstatat@plt+0x5b60>  // b.hs, b.nlast
  407c70:	ldr	x8, [sp, #24]
  407c74:	ldr	x8, [x8]
  407c78:	cbz	x8, 407cc0 <__fxstatat@plt+0x5b50>
  407c7c:	ldr	x8, [sp, #24]
  407c80:	str	x8, [sp]
  407c84:	ldr	x8, [sp, #16]
  407c88:	add	x8, x8, #0x1
  407c8c:	str	x8, [sp, #16]
  407c90:	ldr	x8, [sp, #8]
  407c94:	add	x8, x8, #0x1
  407c98:	str	x8, [sp, #8]
  407c9c:	ldr	x8, [sp]
  407ca0:	ldr	x8, [x8, #8]
  407ca4:	str	x8, [sp]
  407ca8:	ldr	x8, [sp]
  407cac:	cbz	x8, 407cc0 <__fxstatat@plt+0x5b50>
  407cb0:	ldr	x8, [sp, #8]
  407cb4:	add	x8, x8, #0x1
  407cb8:	str	x8, [sp, #8]
  407cbc:	b	407c9c <__fxstatat@plt+0x5b2c>
  407cc0:	ldr	x8, [sp, #24]
  407cc4:	add	x8, x8, #0x10
  407cc8:	str	x8, [sp, #24]
  407ccc:	b	407c5c <__fxstatat@plt+0x5aec>
  407cd0:	ldr	x8, [sp, #16]
  407cd4:	ldr	x9, [sp, #32]
  407cd8:	ldr	x9, [x9, #24]
  407cdc:	cmp	x8, x9
  407ce0:	b.ne	407d08 <__fxstatat@plt+0x5b98>  // b.any
  407ce4:	ldr	x8, [sp, #8]
  407ce8:	ldr	x9, [sp, #32]
  407cec:	ldr	x9, [x9, #32]
  407cf0:	cmp	x8, x9
  407cf4:	b.ne	407d08 <__fxstatat@plt+0x5b98>  // b.any
  407cf8:	mov	w8, #0x1                   	// #1
  407cfc:	and	w8, w8, #0x1
  407d00:	strb	w8, [sp, #47]
  407d04:	b	407d14 <__fxstatat@plt+0x5ba4>
  407d08:	mov	w8, wzr
  407d0c:	and	w8, w8, #0x1
  407d10:	strb	w8, [sp, #47]
  407d14:	ldrb	w8, [sp, #47]
  407d18:	and	w0, w8, #0x1
  407d1c:	add	sp, sp, #0x30
  407d20:	ret
  407d24:	sub	sp, sp, #0x70
  407d28:	stp	x29, x30, [sp, #96]
  407d2c:	add	x29, sp, #0x60
  407d30:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  407d34:	add	x8, x8, #0xe07
  407d38:	adrp	x9, 413000 <__fxstatat@plt+0x10e90>
  407d3c:	add	x9, x9, #0xe1f
  407d40:	mov	x10, #0x4059000000000000    	// #4636737291354636288
  407d44:	fmov	d0, x10
  407d48:	adrp	x10, 413000 <__fxstatat@plt+0x10e90>
  407d4c:	add	x10, x10, #0xe37
  407d50:	adrp	x11, 413000 <__fxstatat@plt+0x10e90>
  407d54:	add	x11, x11, #0xe58
  407d58:	stur	x0, [x29, #-8]
  407d5c:	stur	x1, [x29, #-16]
  407d60:	ldur	x0, [x29, #-8]
  407d64:	str	x8, [sp, #40]
  407d68:	str	x9, [sp, #32]
  407d6c:	str	d0, [sp, #24]
  407d70:	str	x10, [sp, #16]
  407d74:	str	x11, [sp, #8]
  407d78:	bl	407b88 <__fxstatat@plt+0x5a18>
  407d7c:	stur	x0, [x29, #-24]
  407d80:	ldur	x0, [x29, #-8]
  407d84:	bl	407b58 <__fxstatat@plt+0x59e8>
  407d88:	stur	x0, [x29, #-32]
  407d8c:	ldur	x0, [x29, #-8]
  407d90:	bl	407b70 <__fxstatat@plt+0x5a00>
  407d94:	stur	x0, [x29, #-40]
  407d98:	ldur	x0, [x29, #-8]
  407d9c:	bl	407ba0 <__fxstatat@plt+0x5a30>
  407da0:	str	x0, [sp, #48]
  407da4:	ldur	x0, [x29, #-16]
  407da8:	ldur	x2, [x29, #-24]
  407dac:	ldr	x1, [sp, #40]
  407db0:	bl	402150 <fprintf@plt>
  407db4:	ldur	x8, [x29, #-16]
  407db8:	ldur	x2, [x29, #-32]
  407dbc:	mov	x0, x8
  407dc0:	ldr	x1, [sp, #32]
  407dc4:	bl	402150 <fprintf@plt>
  407dc8:	ldur	x8, [x29, #-16]
  407dcc:	ldur	x2, [x29, #-40]
  407dd0:	ldur	x9, [x29, #-40]
  407dd4:	ucvtf	d0, x9
  407dd8:	ldr	d1, [sp, #24]
  407ddc:	fmul	d0, d1, d0
  407de0:	ldur	x9, [x29, #-32]
  407de4:	ucvtf	d2, x9
  407de8:	fdiv	d0, d0, d2
  407dec:	mov	x0, x8
  407df0:	ldr	x1, [sp, #16]
  407df4:	bl	402150 <fprintf@plt>
  407df8:	ldur	x8, [x29, #-16]
  407dfc:	ldr	x2, [sp, #48]
  407e00:	mov	x0, x8
  407e04:	ldr	x1, [sp, #8]
  407e08:	bl	402150 <fprintf@plt>
  407e0c:	ldp	x29, x30, [sp, #96]
  407e10:	add	sp, sp, #0x70
  407e14:	ret
  407e18:	sub	sp, sp, #0x40
  407e1c:	stp	x29, x30, [sp, #48]
  407e20:	add	x29, sp, #0x30
  407e24:	stur	x0, [x29, #-16]
  407e28:	str	x1, [sp, #24]
  407e2c:	ldur	x0, [x29, #-16]
  407e30:	ldr	x1, [sp, #24]
  407e34:	bl	407ed0 <__fxstatat@plt+0x5d60>
  407e38:	str	x0, [sp, #16]
  407e3c:	ldr	x8, [sp, #16]
  407e40:	ldr	x8, [x8]
  407e44:	cbnz	x8, 407e54 <__fxstatat@plt+0x5ce4>
  407e48:	mov	x8, xzr
  407e4c:	stur	x8, [x29, #-8]
  407e50:	b	407ec0 <__fxstatat@plt+0x5d50>
  407e54:	ldr	x8, [sp, #16]
  407e58:	str	x8, [sp, #8]
  407e5c:	ldr	x8, [sp, #8]
  407e60:	cbz	x8, 407eb8 <__fxstatat@plt+0x5d48>
  407e64:	ldr	x8, [sp, #24]
  407e68:	ldr	x9, [sp, #8]
  407e6c:	ldr	x9, [x9]
  407e70:	cmp	x8, x9
  407e74:	b.eq	407e98 <__fxstatat@plt+0x5d28>  // b.none
  407e78:	ldur	x8, [x29, #-16]
  407e7c:	ldr	x8, [x8, #56]
  407e80:	ldr	x0, [sp, #24]
  407e84:	ldr	x9, [sp, #8]
  407e88:	ldr	x1, [x9]
  407e8c:	blr	x8
  407e90:	tbnz	w0, #0, 407e98 <__fxstatat@plt+0x5d28>
  407e94:	b	407ea8 <__fxstatat@plt+0x5d38>
  407e98:	ldr	x8, [sp, #8]
  407e9c:	ldr	x8, [x8]
  407ea0:	stur	x8, [x29, #-8]
  407ea4:	b	407ec0 <__fxstatat@plt+0x5d50>
  407ea8:	ldr	x8, [sp, #8]
  407eac:	ldr	x8, [x8, #8]
  407eb0:	str	x8, [sp, #8]
  407eb4:	b	407e5c <__fxstatat@plt+0x5cec>
  407eb8:	mov	x8, xzr
  407ebc:	stur	x8, [x29, #-8]
  407ec0:	ldur	x0, [x29, #-8]
  407ec4:	ldp	x29, x30, [sp, #48]
  407ec8:	add	sp, sp, #0x40
  407ecc:	ret
  407ed0:	sub	sp, sp, #0x30
  407ed4:	stp	x29, x30, [sp, #32]
  407ed8:	add	x29, sp, #0x20
  407edc:	stur	x0, [x29, #-8]
  407ee0:	str	x1, [sp, #16]
  407ee4:	ldur	x8, [x29, #-8]
  407ee8:	ldr	x8, [x8, #48]
  407eec:	ldr	x0, [sp, #16]
  407ef0:	ldur	x9, [x29, #-8]
  407ef4:	ldr	x1, [x9, #16]
  407ef8:	blr	x8
  407efc:	str	x0, [sp, #8]
  407f00:	ldr	x8, [sp, #8]
  407f04:	ldur	x9, [x29, #-8]
  407f08:	ldr	x9, [x9, #16]
  407f0c:	cmp	x8, x9
  407f10:	b.cc	407f18 <__fxstatat@plt+0x5da8>  // b.lo, b.ul, b.last
  407f14:	bl	401ee0 <abort@plt>
  407f18:	ldur	x8, [x29, #-8]
  407f1c:	ldr	x8, [x8]
  407f20:	ldr	x9, [sp, #8]
  407f24:	mov	x10, #0x10                  	// #16
  407f28:	mul	x9, x10, x9
  407f2c:	add	x0, x8, x9
  407f30:	ldp	x29, x30, [sp, #32]
  407f34:	add	sp, sp, #0x30
  407f38:	ret
  407f3c:	sub	sp, sp, #0x30
  407f40:	stp	x29, x30, [sp, #32]
  407f44:	add	x29, sp, #0x20
  407f48:	str	x0, [sp, #16]
  407f4c:	ldr	x8, [sp, #16]
  407f50:	ldr	x8, [x8, #32]
  407f54:	cbnz	x8, 407f64 <__fxstatat@plt+0x5df4>
  407f58:	mov	x8, xzr
  407f5c:	stur	x8, [x29, #-8]
  407f60:	b	407fb4 <__fxstatat@plt+0x5e44>
  407f64:	ldr	x8, [sp, #16]
  407f68:	ldr	x8, [x8]
  407f6c:	str	x8, [sp, #8]
  407f70:	ldr	x8, [sp, #8]
  407f74:	ldr	x9, [sp, #16]
  407f78:	ldr	x9, [x9, #8]
  407f7c:	cmp	x8, x9
  407f80:	b.cc	407f88 <__fxstatat@plt+0x5e18>  // b.lo, b.ul, b.last
  407f84:	bl	401ee0 <abort@plt>
  407f88:	ldr	x8, [sp, #8]
  407f8c:	ldr	x8, [x8]
  407f90:	cbz	x8, 407fa4 <__fxstatat@plt+0x5e34>
  407f94:	ldr	x8, [sp, #8]
  407f98:	ldr	x8, [x8]
  407f9c:	stur	x8, [x29, #-8]
  407fa0:	b	407fb4 <__fxstatat@plt+0x5e44>
  407fa4:	ldr	x8, [sp, #8]
  407fa8:	add	x8, x8, #0x10
  407fac:	str	x8, [sp, #8]
  407fb0:	b	407f70 <__fxstatat@plt+0x5e00>
  407fb4:	ldur	x0, [x29, #-8]
  407fb8:	ldp	x29, x30, [sp, #32]
  407fbc:	add	sp, sp, #0x30
  407fc0:	ret
  407fc4:	sub	sp, sp, #0x40
  407fc8:	stp	x29, x30, [sp, #48]
  407fcc:	add	x29, sp, #0x30
  407fd0:	stur	x0, [x29, #-16]
  407fd4:	str	x1, [sp, #24]
  407fd8:	ldur	x0, [x29, #-16]
  407fdc:	ldr	x1, [sp, #24]
  407fe0:	bl	407ed0 <__fxstatat@plt+0x5d60>
  407fe4:	str	x0, [sp, #16]
  407fe8:	ldr	x8, [sp, #16]
  407fec:	str	x8, [sp, #8]
  407ff0:	ldr	x8, [sp, #8]
  407ff4:	ldr	x8, [x8]
  407ff8:	ldr	x9, [sp, #24]
  407ffc:	cmp	x8, x9
  408000:	b.ne	408024 <__fxstatat@plt+0x5eb4>  // b.any
  408004:	ldr	x8, [sp, #8]
  408008:	ldr	x8, [x8, #8]
  40800c:	cbz	x8, 408024 <__fxstatat@plt+0x5eb4>
  408010:	ldr	x8, [sp, #8]
  408014:	ldr	x8, [x8, #8]
  408018:	ldr	x8, [x8]
  40801c:	stur	x8, [x29, #-8]
  408020:	b	40807c <__fxstatat@plt+0x5f0c>
  408024:	ldr	x8, [sp, #8]
  408028:	ldr	x8, [x8, #8]
  40802c:	str	x8, [sp, #8]
  408030:	ldr	x8, [sp, #8]
  408034:	cbnz	x8, 407ff0 <__fxstatat@plt+0x5e80>
  408038:	ldr	x8, [sp, #16]
  40803c:	add	x8, x8, #0x10
  408040:	str	x8, [sp, #16]
  408044:	ldur	x9, [x29, #-16]
  408048:	ldr	x9, [x9, #8]
  40804c:	cmp	x8, x9
  408050:	b.cs	408074 <__fxstatat@plt+0x5f04>  // b.hs, b.nlast
  408054:	ldr	x8, [sp, #16]
  408058:	ldr	x8, [x8]
  40805c:	cbz	x8, 408070 <__fxstatat@plt+0x5f00>
  408060:	ldr	x8, [sp, #16]
  408064:	ldr	x8, [x8]
  408068:	stur	x8, [x29, #-8]
  40806c:	b	40807c <__fxstatat@plt+0x5f0c>
  408070:	b	408038 <__fxstatat@plt+0x5ec8>
  408074:	mov	x8, xzr
  408078:	stur	x8, [x29, #-8]
  40807c:	ldur	x0, [x29, #-8]
  408080:	ldp	x29, x30, [sp, #48]
  408084:	add	sp, sp, #0x40
  408088:	ret
  40808c:	sub	sp, sp, #0x40
  408090:	str	x0, [sp, #48]
  408094:	str	x1, [sp, #40]
  408098:	str	x2, [sp, #32]
  40809c:	str	xzr, [sp, #24]
  4080a0:	ldr	x8, [sp, #48]
  4080a4:	ldr	x8, [x8]
  4080a8:	str	x8, [sp, #16]
  4080ac:	ldr	x8, [sp, #16]
  4080b0:	ldr	x9, [sp, #48]
  4080b4:	ldr	x9, [x9, #8]
  4080b8:	cmp	x8, x9
  4080bc:	b.cs	408140 <__fxstatat@plt+0x5fd0>  // b.hs, b.nlast
  4080c0:	ldr	x8, [sp, #16]
  4080c4:	ldr	x8, [x8]
  4080c8:	cbz	x8, 408130 <__fxstatat@plt+0x5fc0>
  4080cc:	ldr	x8, [sp, #16]
  4080d0:	str	x8, [sp, #8]
  4080d4:	ldr	x8, [sp, #8]
  4080d8:	cbz	x8, 408130 <__fxstatat@plt+0x5fc0>
  4080dc:	ldr	x8, [sp, #24]
  4080e0:	ldr	x9, [sp, #32]
  4080e4:	cmp	x8, x9
  4080e8:	b.cc	4080f8 <__fxstatat@plt+0x5f88>  // b.lo, b.ul, b.last
  4080ec:	ldr	x8, [sp, #24]
  4080f0:	str	x8, [sp, #56]
  4080f4:	b	408148 <__fxstatat@plt+0x5fd8>
  4080f8:	ldr	x8, [sp, #8]
  4080fc:	ldr	x8, [x8]
  408100:	ldr	x9, [sp, #40]
  408104:	ldr	x10, [sp, #24]
  408108:	add	x11, x10, #0x1
  40810c:	str	x11, [sp, #24]
  408110:	mov	x11, #0x8                   	// #8
  408114:	mul	x10, x11, x10
  408118:	add	x9, x9, x10
  40811c:	str	x8, [x9]
  408120:	ldr	x8, [sp, #8]
  408124:	ldr	x8, [x8, #8]
  408128:	str	x8, [sp, #8]
  40812c:	b	4080d4 <__fxstatat@plt+0x5f64>
  408130:	ldr	x8, [sp, #16]
  408134:	add	x8, x8, #0x10
  408138:	str	x8, [sp, #16]
  40813c:	b	4080ac <__fxstatat@plt+0x5f3c>
  408140:	ldr	x8, [sp, #24]
  408144:	str	x8, [sp, #56]
  408148:	ldr	x0, [sp, #56]
  40814c:	add	sp, sp, #0x40
  408150:	ret
  408154:	sub	sp, sp, #0x50
  408158:	stp	x29, x30, [sp, #64]
  40815c:	add	x29, sp, #0x40
  408160:	stur	x0, [x29, #-16]
  408164:	stur	x1, [x29, #-24]
  408168:	str	x2, [sp, #32]
  40816c:	str	xzr, [sp, #24]
  408170:	ldur	x8, [x29, #-16]
  408174:	ldr	x8, [x8]
  408178:	str	x8, [sp, #16]
  40817c:	ldr	x8, [sp, #16]
  408180:	ldur	x9, [x29, #-16]
  408184:	ldr	x9, [x9, #8]
  408188:	cmp	x8, x9
  40818c:	b.cs	4081fc <__fxstatat@plt+0x608c>  // b.hs, b.nlast
  408190:	ldr	x8, [sp, #16]
  408194:	ldr	x8, [x8]
  408198:	cbz	x8, 4081ec <__fxstatat@plt+0x607c>
  40819c:	ldr	x8, [sp, #16]
  4081a0:	str	x8, [sp, #8]
  4081a4:	ldr	x8, [sp, #8]
  4081a8:	cbz	x8, 4081ec <__fxstatat@plt+0x607c>
  4081ac:	ldur	x8, [x29, #-24]
  4081b0:	ldr	x9, [sp, #8]
  4081b4:	ldr	x0, [x9]
  4081b8:	ldr	x1, [sp, #32]
  4081bc:	blr	x8
  4081c0:	tbnz	w0, #0, 4081d0 <__fxstatat@plt+0x6060>
  4081c4:	ldr	x8, [sp, #24]
  4081c8:	stur	x8, [x29, #-8]
  4081cc:	b	408204 <__fxstatat@plt+0x6094>
  4081d0:	ldr	x8, [sp, #24]
  4081d4:	add	x8, x8, #0x1
  4081d8:	str	x8, [sp, #24]
  4081dc:	ldr	x8, [sp, #8]
  4081e0:	ldr	x8, [x8, #8]
  4081e4:	str	x8, [sp, #8]
  4081e8:	b	4081a4 <__fxstatat@plt+0x6034>
  4081ec:	ldr	x8, [sp, #16]
  4081f0:	add	x8, x8, #0x10
  4081f4:	str	x8, [sp, #16]
  4081f8:	b	40817c <__fxstatat@plt+0x600c>
  4081fc:	ldr	x8, [sp, #24]
  408200:	stur	x8, [x29, #-8]
  408204:	ldur	x0, [x29, #-8]
  408208:	ldp	x29, x30, [sp, #64]
  40820c:	add	sp, sp, #0x50
  408210:	ret
  408214:	sub	sp, sp, #0x20
  408218:	str	x0, [sp, #24]
  40821c:	str	x1, [sp, #16]
  408220:	str	xzr, [sp, #8]
  408224:	ldr	x8, [sp, #24]
  408228:	ldrb	w9, [x8]
  40822c:	strb	w9, [sp, #7]
  408230:	cbz	w9, 408270 <__fxstatat@plt+0x6100>
  408234:	ldr	x8, [sp, #8]
  408238:	mov	x9, #0x1f                  	// #31
  40823c:	mul	x8, x8, x9
  408240:	ldrb	w10, [sp, #7]
  408244:	mov	w9, w10
  408248:	add	x8, x8, x9
  40824c:	ldr	x9, [sp, #16]
  408250:	udiv	x11, x8, x9
  408254:	mul	x9, x11, x9
  408258:	subs	x8, x8, x9
  40825c:	str	x8, [sp, #8]
  408260:	ldr	x8, [sp, #24]
  408264:	add	x8, x8, #0x1
  408268:	str	x8, [sp, #24]
  40826c:	b	408224 <__fxstatat@plt+0x60b4>
  408270:	ldr	x0, [sp, #8]
  408274:	add	sp, sp, #0x20
  408278:	ret
  40827c:	sub	sp, sp, #0x10
  408280:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  408284:	add	x8, x8, #0xe70
  408288:	str	x0, [sp, #8]
  40828c:	ldr	x9, [sp, #8]
  408290:	ldr	q0, [x8]
  408294:	str	q0, [x9]
  408298:	ldr	w10, [x8, #16]
  40829c:	str	w10, [x9, #16]
  4082a0:	add	sp, sp, #0x10
  4082a4:	ret
  4082a8:	sub	sp, sp, #0x50
  4082ac:	stp	x29, x30, [sp, #64]
  4082b0:	add	x29, sp, #0x40
  4082b4:	stur	x0, [x29, #-16]
  4082b8:	stur	x1, [x29, #-24]
  4082bc:	str	x2, [sp, #32]
  4082c0:	str	x3, [sp, #24]
  4082c4:	str	x4, [sp, #16]
  4082c8:	ldr	x8, [sp, #32]
  4082cc:	cbnz	x8, 4082dc <__fxstatat@plt+0x616c>
  4082d0:	adrp	x8, 408000 <__fxstatat@plt+0x5e90>
  4082d4:	add	x8, x8, #0x41c
  4082d8:	str	x8, [sp, #32]
  4082dc:	ldr	x8, [sp, #24]
  4082e0:	cbnz	x8, 4082f0 <__fxstatat@plt+0x6180>
  4082e4:	adrp	x8, 408000 <__fxstatat@plt+0x5e90>
  4082e8:	add	x8, x8, #0x464
  4082ec:	str	x8, [sp, #24]
  4082f0:	mov	x0, #0x50                  	// #80
  4082f4:	bl	401db0 <malloc@plt>
  4082f8:	str	x0, [sp, #8]
  4082fc:	ldr	x8, [sp, #8]
  408300:	cbnz	x8, 408310 <__fxstatat@plt+0x61a0>
  408304:	mov	x8, xzr
  408308:	stur	x8, [x29, #-8]
  40830c:	b	40840c <__fxstatat@plt+0x629c>
  408310:	ldur	x8, [x29, #-24]
  408314:	cbnz	x8, 408324 <__fxstatat@plt+0x61b4>
  408318:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  40831c:	add	x8, x8, #0xe70
  408320:	stur	x8, [x29, #-24]
  408324:	ldur	x8, [x29, #-24]
  408328:	ldr	x9, [sp, #8]
  40832c:	str	x8, [x9, #40]
  408330:	ldr	x0, [sp, #8]
  408334:	bl	40848c <__fxstatat@plt+0x631c>
  408338:	tbnz	w0, #0, 408340 <__fxstatat@plt+0x61d0>
  40833c:	b	4083fc <__fxstatat@plt+0x628c>
  408340:	ldur	x0, [x29, #-16]
  408344:	ldur	x1, [x29, #-24]
  408348:	bl	4085fc <__fxstatat@plt+0x648c>
  40834c:	ldr	x8, [sp, #8]
  408350:	str	x0, [x8, #16]
  408354:	ldr	x8, [sp, #8]
  408358:	ldr	x8, [x8, #16]
  40835c:	cbnz	x8, 408364 <__fxstatat@plt+0x61f4>
  408360:	b	4083fc <__fxstatat@plt+0x628c>
  408364:	ldr	x8, [sp, #8]
  408368:	ldr	x0, [x8, #16]
  40836c:	mov	x1, #0x10                  	// #16
  408370:	bl	401e50 <calloc@plt>
  408374:	ldr	x8, [sp, #8]
  408378:	str	x0, [x8]
  40837c:	ldr	x8, [sp, #8]
  408380:	ldr	x8, [x8]
  408384:	cbnz	x8, 40838c <__fxstatat@plt+0x621c>
  408388:	b	4083fc <__fxstatat@plt+0x628c>
  40838c:	ldr	x8, [sp, #8]
  408390:	ldr	x8, [x8]
  408394:	ldr	x9, [sp, #8]
  408398:	mov	x10, #0x10                  	// #16
  40839c:	ldr	x9, [x9, #16]
  4083a0:	mul	x9, x10, x9
  4083a4:	add	x8, x8, x9
  4083a8:	ldr	x9, [sp, #8]
  4083ac:	str	x8, [x9, #8]
  4083b0:	ldr	x8, [sp, #8]
  4083b4:	mov	x9, xzr
  4083b8:	str	xzr, [x8, #24]
  4083bc:	ldr	x8, [sp, #8]
  4083c0:	str	xzr, [x8, #32]
  4083c4:	ldr	x8, [sp, #32]
  4083c8:	ldr	x10, [sp, #8]
  4083cc:	str	x8, [x10, #48]
  4083d0:	ldr	x8, [sp, #24]
  4083d4:	ldr	x10, [sp, #8]
  4083d8:	str	x8, [x10, #56]
  4083dc:	ldr	x8, [sp, #16]
  4083e0:	ldr	x10, [sp, #8]
  4083e4:	str	x8, [x10, #64]
  4083e8:	ldr	x8, [sp, #8]
  4083ec:	str	x9, [x8, #72]
  4083f0:	ldr	x8, [sp, #8]
  4083f4:	stur	x8, [x29, #-8]
  4083f8:	b	40840c <__fxstatat@plt+0x629c>
  4083fc:	ldr	x0, [sp, #8]
  408400:	bl	401fa0 <free@plt>
  408404:	mov	x8, xzr
  408408:	stur	x8, [x29, #-8]
  40840c:	ldur	x0, [x29, #-8]
  408410:	ldp	x29, x30, [sp, #64]
  408414:	add	sp, sp, #0x50
  408418:	ret
  40841c:	sub	sp, sp, #0x30
  408420:	stp	x29, x30, [sp, #32]
  408424:	add	x29, sp, #0x20
  408428:	mov	w8, #0x3                   	// #3
  40842c:	stur	x0, [x29, #-8]
  408430:	str	x1, [sp, #16]
  408434:	ldur	x0, [x29, #-8]
  408438:	mov	w1, w8
  40843c:	bl	4105d8 <__fxstatat@plt+0xe468>
  408440:	str	x0, [sp, #8]
  408444:	ldr	x9, [sp, #8]
  408448:	ldr	x10, [sp, #16]
  40844c:	udiv	x11, x9, x10
  408450:	mul	x10, x11, x10
  408454:	subs	x0, x9, x10
  408458:	ldp	x29, x30, [sp, #32]
  40845c:	add	sp, sp, #0x30
  408460:	ret
  408464:	sub	sp, sp, #0x10
  408468:	str	x0, [sp, #8]
  40846c:	str	x1, [sp]
  408470:	ldr	x8, [sp, #8]
  408474:	ldr	x9, [sp]
  408478:	cmp	x8, x9
  40847c:	cset	w10, eq  // eq = none
  408480:	and	w0, w10, #0x1
  408484:	add	sp, sp, #0x10
  408488:	ret
  40848c:	sub	sp, sp, #0x20
  408490:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  408494:	add	x8, x8, #0xe70
  408498:	str	x0, [sp, #16]
  40849c:	ldr	x9, [sp, #16]
  4084a0:	ldr	x9, [x9, #40]
  4084a4:	str	x9, [sp, #8]
  4084a8:	ldr	x9, [sp, #8]
  4084ac:	cmp	x9, x8
  4084b0:	b.ne	4084c4 <__fxstatat@plt+0x6354>  // b.any
  4084b4:	mov	w8, #0x1                   	// #1
  4084b8:	and	w8, w8, #0x1
  4084bc:	strb	w8, [sp, #31]
  4084c0:	b	4085ec <__fxstatat@plt+0x647c>
  4084c4:	mov	w8, #0xcccd                	// #52429
  4084c8:	movk	w8, #0x3dcc, lsl #16
  4084cc:	fmov	s0, w8
  4084d0:	str	s0, [sp, #4]
  4084d4:	ldr	s0, [sp, #4]
  4084d8:	ldr	x9, [sp, #8]
  4084dc:	ldr	s1, [x9, #8]
  4084e0:	fcmp	s0, s1
  4084e4:	cset	w8, mi  // mi = first
  4084e8:	tbnz	w8, #0, 4084f0 <__fxstatat@plt+0x6380>
  4084ec:	b	4085d0 <__fxstatat@plt+0x6460>
  4084f0:	ldr	x8, [sp, #8]
  4084f4:	ldr	s0, [x8, #8]
  4084f8:	ldr	s1, [sp, #4]
  4084fc:	fmov	s2, #1.000000000000000000e+00
  408500:	fsub	s1, s2, s1
  408504:	fcmp	s0, s1
  408508:	cset	w9, mi  // mi = first
  40850c:	tbnz	w9, #0, 408514 <__fxstatat@plt+0x63a4>
  408510:	b	4085d0 <__fxstatat@plt+0x6460>
  408514:	ldr	s0, [sp, #4]
  408518:	fmov	s1, #1.000000000000000000e+00
  40851c:	fadd	s0, s1, s0
  408520:	ldr	x8, [sp, #8]
  408524:	ldr	s1, [x8, #12]
  408528:	fcmp	s0, s1
  40852c:	cset	w9, mi  // mi = first
  408530:	tbnz	w9, #0, 408538 <__fxstatat@plt+0x63c8>
  408534:	b	4085d0 <__fxstatat@plt+0x6460>
  408538:	ldr	x8, [sp, #8]
  40853c:	ldr	s0, [x8]
  408540:	fmov	s1, wzr
  408544:	fcmp	s1, s0
  408548:	cset	w9, ls  // ls = plast
  40854c:	tbnz	w9, #0, 408554 <__fxstatat@plt+0x63e4>
  408550:	b	4085d0 <__fxstatat@plt+0x6460>
  408554:	ldr	x8, [sp, #8]
  408558:	ldr	s0, [x8]
  40855c:	ldr	s1, [sp, #4]
  408560:	fadd	s0, s0, s1
  408564:	ldr	x8, [sp, #8]
  408568:	ldr	s1, [x8, #4]
  40856c:	fcmp	s0, s1
  408570:	cset	w9, mi  // mi = first
  408574:	tbnz	w9, #0, 40857c <__fxstatat@plt+0x640c>
  408578:	b	4085d0 <__fxstatat@plt+0x6460>
  40857c:	ldr	x8, [sp, #8]
  408580:	ldr	s0, [x8, #4]
  408584:	fmov	s1, #1.000000000000000000e+00
  408588:	fcmp	s0, s1
  40858c:	cset	w9, ls  // ls = plast
  408590:	tbnz	w9, #0, 408598 <__fxstatat@plt+0x6428>
  408594:	b	4085d0 <__fxstatat@plt+0x6460>
  408598:	ldr	x8, [sp, #8]
  40859c:	ldr	s0, [x8]
  4085a0:	ldr	s1, [sp, #4]
  4085a4:	fadd	s0, s0, s1
  4085a8:	ldr	x8, [sp, #8]
  4085ac:	ldr	s1, [x8, #8]
  4085b0:	fcmp	s0, s1
  4085b4:	cset	w9, mi  // mi = first
  4085b8:	tbnz	w9, #0, 4085c0 <__fxstatat@plt+0x6450>
  4085bc:	b	4085d0 <__fxstatat@plt+0x6460>
  4085c0:	mov	w8, #0x1                   	// #1
  4085c4:	and	w8, w8, #0x1
  4085c8:	strb	w8, [sp, #31]
  4085cc:	b	4085ec <__fxstatat@plt+0x647c>
  4085d0:	ldr	x8, [sp, #16]
  4085d4:	adrp	x9, 413000 <__fxstatat@plt+0x10e90>
  4085d8:	add	x9, x9, #0xe70
  4085dc:	str	x9, [x8, #40]
  4085e0:	mov	w10, wzr
  4085e4:	and	w10, w10, #0x1
  4085e8:	strb	w10, [sp, #31]
  4085ec:	ldrb	w8, [sp, #31]
  4085f0:	and	w0, w8, #0x1
  4085f4:	add	sp, sp, #0x20
  4085f8:	ret
  4085fc:	sub	sp, sp, #0x30
  408600:	stp	x29, x30, [sp, #32]
  408604:	add	x29, sp, #0x20
  408608:	str	x0, [sp, #16]
  40860c:	str	x1, [sp, #8]
  408610:	ldr	x8, [sp, #8]
  408614:	ldrb	w9, [x8, #16]
  408618:	tbnz	w9, #0, 408664 <__fxstatat@plt+0x64f4>
  40861c:	ldr	x8, [sp, #16]
  408620:	ucvtf	s0, x8
  408624:	ldr	x8, [sp, #8]
  408628:	ldr	s1, [x8, #8]
  40862c:	fdiv	s0, s0, s1
  408630:	str	s0, [sp, #4]
  408634:	ldr	s0, [sp, #4]
  408638:	mov	w9, #0x5f800000            	// #1602224128
  40863c:	fmov	s1, w9
  408640:	fcmp	s1, s0
  408644:	cset	w9, ls  // ls = plast
  408648:	tbnz	w9, #0, 408650 <__fxstatat@plt+0x64e0>
  40864c:	b	408658 <__fxstatat@plt+0x64e8>
  408650:	stur	xzr, [x29, #-8]
  408654:	b	408690 <__fxstatat@plt+0x6520>
  408658:	ldr	s0, [sp, #4]
  40865c:	fcvtzu	x8, s0
  408660:	str	x8, [sp, #16]
  408664:	ldr	x0, [sp, #16]
  408668:	bl	4093b8 <__fxstatat@plt+0x7248>
  40866c:	str	x0, [sp, #16]
  408670:	ldr	x8, [sp, #16]
  408674:	mov	x9, #0xfffffffffffffff     	// #1152921504606846975
  408678:	cmp	x9, x8
  40867c:	b.cs	408688 <__fxstatat@plt+0x6518>  // b.hs, b.nlast
  408680:	stur	xzr, [x29, #-8]
  408684:	b	408690 <__fxstatat@plt+0x6520>
  408688:	ldr	x8, [sp, #16]
  40868c:	stur	x8, [x29, #-8]
  408690:	ldur	x0, [x29, #-8]
  408694:	ldp	x29, x30, [sp, #32]
  408698:	add	sp, sp, #0x30
  40869c:	ret
  4086a0:	sub	sp, sp, #0x30
  4086a4:	stp	x29, x30, [sp, #32]
  4086a8:	add	x29, sp, #0x20
  4086ac:	stur	x0, [x29, #-8]
  4086b0:	ldur	x8, [x29, #-8]
  4086b4:	ldr	x8, [x8]
  4086b8:	str	x8, [sp, #16]
  4086bc:	ldr	x8, [sp, #16]
  4086c0:	ldur	x9, [x29, #-8]
  4086c4:	ldr	x9, [x9, #8]
  4086c8:	cmp	x8, x9
  4086cc:	b.cs	408794 <__fxstatat@plt+0x6624>  // b.hs, b.nlast
  4086d0:	ldr	x8, [sp, #16]
  4086d4:	ldr	x8, [x8]
  4086d8:	cbz	x8, 408784 <__fxstatat@plt+0x6614>
  4086dc:	ldr	x8, [sp, #16]
  4086e0:	ldr	x8, [x8, #8]
  4086e4:	str	x8, [sp, #8]
  4086e8:	ldr	x8, [sp, #8]
  4086ec:	cbz	x8, 408750 <__fxstatat@plt+0x65e0>
  4086f0:	ldur	x8, [x29, #-8]
  4086f4:	ldr	x8, [x8, #64]
  4086f8:	cbz	x8, 408710 <__fxstatat@plt+0x65a0>
  4086fc:	ldur	x8, [x29, #-8]
  408700:	ldr	x8, [x8, #64]
  408704:	ldr	x9, [sp, #8]
  408708:	ldr	x0, [x9]
  40870c:	blr	x8
  408710:	ldr	x8, [sp, #8]
  408714:	mov	x9, xzr
  408718:	str	x9, [x8]
  40871c:	ldr	x8, [sp, #8]
  408720:	ldr	x8, [x8, #8]
  408724:	str	x8, [sp]
  408728:	ldur	x8, [x29, #-8]
  40872c:	ldr	x8, [x8, #72]
  408730:	ldr	x9, [sp, #8]
  408734:	str	x8, [x9, #8]
  408738:	ldr	x8, [sp, #8]
  40873c:	ldur	x9, [x29, #-8]
  408740:	str	x8, [x9, #72]
  408744:	ldr	x8, [sp]
  408748:	str	x8, [sp, #8]
  40874c:	b	4086e8 <__fxstatat@plt+0x6578>
  408750:	ldur	x8, [x29, #-8]
  408754:	ldr	x8, [x8, #64]
  408758:	cbz	x8, 408770 <__fxstatat@plt+0x6600>
  40875c:	ldur	x8, [x29, #-8]
  408760:	ldr	x8, [x8, #64]
  408764:	ldr	x9, [sp, #16]
  408768:	ldr	x0, [x9]
  40876c:	blr	x8
  408770:	ldr	x8, [sp, #16]
  408774:	mov	x9, xzr
  408778:	str	x9, [x8]
  40877c:	ldr	x8, [sp, #16]
  408780:	str	x9, [x8, #8]
  408784:	ldr	x8, [sp, #16]
  408788:	add	x8, x8, #0x10
  40878c:	str	x8, [sp, #16]
  408790:	b	4086bc <__fxstatat@plt+0x654c>
  408794:	ldur	x8, [x29, #-8]
  408798:	str	xzr, [x8, #24]
  40879c:	ldur	x8, [x29, #-8]
  4087a0:	str	xzr, [x8, #32]
  4087a4:	ldp	x29, x30, [sp, #32]
  4087a8:	add	sp, sp, #0x30
  4087ac:	ret
  4087b0:	sub	sp, sp, #0x30
  4087b4:	stp	x29, x30, [sp, #32]
  4087b8:	add	x29, sp, #0x20
  4087bc:	stur	x0, [x29, #-8]
  4087c0:	ldur	x8, [x29, #-8]
  4087c4:	ldr	x8, [x8, #64]
  4087c8:	cbz	x8, 408848 <__fxstatat@plt+0x66d8>
  4087cc:	ldur	x8, [x29, #-8]
  4087d0:	ldr	x8, [x8, #32]
  4087d4:	cbz	x8, 408848 <__fxstatat@plt+0x66d8>
  4087d8:	ldur	x8, [x29, #-8]
  4087dc:	ldr	x8, [x8]
  4087e0:	str	x8, [sp, #16]
  4087e4:	ldr	x8, [sp, #16]
  4087e8:	ldur	x9, [x29, #-8]
  4087ec:	ldr	x9, [x9, #8]
  4087f0:	cmp	x8, x9
  4087f4:	b.cs	408848 <__fxstatat@plt+0x66d8>  // b.hs, b.nlast
  4087f8:	ldr	x8, [sp, #16]
  4087fc:	ldr	x8, [x8]
  408800:	cbz	x8, 408838 <__fxstatat@plt+0x66c8>
  408804:	ldr	x8, [sp, #16]
  408808:	str	x8, [sp, #8]
  40880c:	ldr	x8, [sp, #8]
  408810:	cbz	x8, 408838 <__fxstatat@plt+0x66c8>
  408814:	ldur	x8, [x29, #-8]
  408818:	ldr	x8, [x8, #64]
  40881c:	ldr	x9, [sp, #8]
  408820:	ldr	x0, [x9]
  408824:	blr	x8
  408828:	ldr	x8, [sp, #8]
  40882c:	ldr	x8, [x8, #8]
  408830:	str	x8, [sp, #8]
  408834:	b	40880c <__fxstatat@plt+0x669c>
  408838:	ldr	x8, [sp, #16]
  40883c:	add	x8, x8, #0x10
  408840:	str	x8, [sp, #16]
  408844:	b	4087e4 <__fxstatat@plt+0x6674>
  408848:	ldur	x8, [x29, #-8]
  40884c:	ldr	x8, [x8]
  408850:	str	x8, [sp, #16]
  408854:	ldr	x8, [sp, #16]
  408858:	ldur	x9, [x29, #-8]
  40885c:	ldr	x9, [x9, #8]
  408860:	cmp	x8, x9
  408864:	b.cs	4088ac <__fxstatat@plt+0x673c>  // b.hs, b.nlast
  408868:	ldr	x8, [sp, #16]
  40886c:	ldr	x8, [x8, #8]
  408870:	str	x8, [sp, #8]
  408874:	ldr	x8, [sp, #8]
  408878:	cbz	x8, 40889c <__fxstatat@plt+0x672c>
  40887c:	ldr	x8, [sp, #8]
  408880:	ldr	x8, [x8, #8]
  408884:	str	x8, [sp]
  408888:	ldr	x0, [sp, #8]
  40888c:	bl	401fa0 <free@plt>
  408890:	ldr	x8, [sp]
  408894:	str	x8, [sp, #8]
  408898:	b	408874 <__fxstatat@plt+0x6704>
  40889c:	ldr	x8, [sp, #16]
  4088a0:	add	x8, x8, #0x10
  4088a4:	str	x8, [sp, #16]
  4088a8:	b	408854 <__fxstatat@plt+0x66e4>
  4088ac:	ldur	x8, [x29, #-8]
  4088b0:	ldr	x8, [x8, #72]
  4088b4:	str	x8, [sp, #8]
  4088b8:	ldr	x8, [sp, #8]
  4088bc:	cbz	x8, 4088e0 <__fxstatat@plt+0x6770>
  4088c0:	ldr	x8, [sp, #8]
  4088c4:	ldr	x8, [x8, #8]
  4088c8:	str	x8, [sp]
  4088cc:	ldr	x0, [sp, #8]
  4088d0:	bl	401fa0 <free@plt>
  4088d4:	ldr	x8, [sp]
  4088d8:	str	x8, [sp, #8]
  4088dc:	b	4088b8 <__fxstatat@plt+0x6748>
  4088e0:	ldur	x8, [x29, #-8]
  4088e4:	ldr	x0, [x8]
  4088e8:	bl	401fa0 <free@plt>
  4088ec:	ldur	x0, [x29, #-8]
  4088f0:	bl	401fa0 <free@plt>
  4088f4:	ldp	x29, x30, [sp, #32]
  4088f8:	add	sp, sp, #0x30
  4088fc:	ret
  408900:	sub	sp, sp, #0x90
  408904:	stp	x29, x30, [sp, #128]
  408908:	add	x29, sp, #0x80
  40890c:	stur	x0, [x29, #-16]
  408910:	stur	x1, [x29, #-24]
  408914:	ldur	x0, [x29, #-24]
  408918:	ldur	x8, [x29, #-16]
  40891c:	ldr	x1, [x8, #40]
  408920:	bl	4085fc <__fxstatat@plt+0x648c>
  408924:	str	x0, [sp, #8]
  408928:	ldr	x8, [sp, #8]
  40892c:	cbnz	x8, 408940 <__fxstatat@plt+0x67d0>
  408930:	mov	w8, wzr
  408934:	and	w8, w8, #0x1
  408938:	sturb	w8, [x29, #-1]
  40893c:	b	408b10 <__fxstatat@plt+0x69a0>
  408940:	ldr	x8, [sp, #8]
  408944:	ldur	x9, [x29, #-16]
  408948:	ldr	x9, [x9, #16]
  40894c:	cmp	x8, x9
  408950:	b.ne	408964 <__fxstatat@plt+0x67f4>  // b.any
  408954:	mov	w8, #0x1                   	// #1
  408958:	and	w8, w8, #0x1
  40895c:	sturb	w8, [x29, #-1]
  408960:	b	408b10 <__fxstatat@plt+0x69a0>
  408964:	add	x8, sp, #0x18
  408968:	str	x8, [sp, #16]
  40896c:	ldr	x0, [sp, #8]
  408970:	mov	x1, #0x10                  	// #16
  408974:	bl	401e50 <calloc@plt>
  408978:	ldr	x8, [sp, #16]
  40897c:	str	x0, [x8]
  408980:	ldr	x8, [sp, #16]
  408984:	ldr	x8, [x8]
  408988:	cbnz	x8, 40899c <__fxstatat@plt+0x682c>
  40898c:	mov	w8, wzr
  408990:	and	w8, w8, #0x1
  408994:	sturb	w8, [x29, #-1]
  408998:	b	408b10 <__fxstatat@plt+0x69a0>
  40899c:	ldr	x8, [sp, #8]
  4089a0:	ldr	x9, [sp, #16]
  4089a4:	mov	x10, #0x10                  	// #16
  4089a8:	str	x8, [x9, #16]
  4089ac:	ldr	x8, [sp, #16]
  4089b0:	ldr	x8, [x8]
  4089b4:	ldr	x9, [sp, #8]
  4089b8:	mul	x9, x10, x9
  4089bc:	add	x8, x8, x9
  4089c0:	ldr	x9, [sp, #16]
  4089c4:	str	x8, [x9, #8]
  4089c8:	ldr	x8, [sp, #16]
  4089cc:	str	xzr, [x8, #24]
  4089d0:	ldr	x8, [sp, #16]
  4089d4:	str	xzr, [x8, #32]
  4089d8:	ldur	x8, [x29, #-16]
  4089dc:	ldr	x8, [x8, #40]
  4089e0:	ldr	x9, [sp, #16]
  4089e4:	str	x8, [x9, #40]
  4089e8:	ldur	x8, [x29, #-16]
  4089ec:	ldr	x8, [x8, #48]
  4089f0:	ldr	x9, [sp, #16]
  4089f4:	str	x8, [x9, #48]
  4089f8:	ldur	x8, [x29, #-16]
  4089fc:	ldr	x8, [x8, #56]
  408a00:	ldr	x9, [sp, #16]
  408a04:	str	x8, [x9, #56]
  408a08:	ldur	x8, [x29, #-16]
  408a0c:	ldr	x8, [x8, #64]
  408a10:	ldr	x9, [sp, #16]
  408a14:	str	x8, [x9, #64]
  408a18:	ldur	x8, [x29, #-16]
  408a1c:	ldr	x8, [x8, #72]
  408a20:	ldr	x9, [sp, #16]
  408a24:	str	x8, [x9, #72]
  408a28:	ldr	x0, [sp, #16]
  408a2c:	ldur	x1, [x29, #-16]
  408a30:	mov	w11, wzr
  408a34:	and	w2, w11, #0x1
  408a38:	bl	408b24 <__fxstatat@plt+0x69b4>
  408a3c:	tbnz	w0, #0, 408a44 <__fxstatat@plt+0x68d4>
  408a40:	b	408ab0 <__fxstatat@plt+0x6940>
  408a44:	ldur	x8, [x29, #-16]
  408a48:	ldr	x0, [x8]
  408a4c:	bl	401fa0 <free@plt>
  408a50:	ldr	x8, [sp, #16]
  408a54:	ldr	x8, [x8]
  408a58:	ldur	x9, [x29, #-16]
  408a5c:	str	x8, [x9]
  408a60:	ldr	x8, [sp, #16]
  408a64:	ldr	x8, [x8, #8]
  408a68:	ldur	x9, [x29, #-16]
  408a6c:	str	x8, [x9, #8]
  408a70:	ldr	x8, [sp, #16]
  408a74:	ldr	x8, [x8, #16]
  408a78:	ldur	x9, [x29, #-16]
  408a7c:	str	x8, [x9, #16]
  408a80:	ldr	x8, [sp, #16]
  408a84:	ldr	x8, [x8, #24]
  408a88:	ldur	x9, [x29, #-16]
  408a8c:	str	x8, [x9, #24]
  408a90:	ldr	x8, [sp, #16]
  408a94:	ldr	x8, [x8, #72]
  408a98:	ldur	x9, [x29, #-16]
  408a9c:	str	x8, [x9, #72]
  408aa0:	mov	w10, #0x1                   	// #1
  408aa4:	and	w10, w10, #0x1
  408aa8:	sturb	w10, [x29, #-1]
  408aac:	b	408b10 <__fxstatat@plt+0x69a0>
  408ab0:	ldr	x8, [sp, #16]
  408ab4:	ldr	x8, [x8, #72]
  408ab8:	ldur	x9, [x29, #-16]
  408abc:	str	x8, [x9, #72]
  408ac0:	ldur	x0, [x29, #-16]
  408ac4:	ldr	x1, [sp, #16]
  408ac8:	mov	w10, #0x1                   	// #1
  408acc:	and	w2, w10, #0x1
  408ad0:	bl	408b24 <__fxstatat@plt+0x69b4>
  408ad4:	tbnz	w0, #0, 408adc <__fxstatat@plt+0x696c>
  408ad8:	b	408af4 <__fxstatat@plt+0x6984>
  408adc:	ldur	x0, [x29, #-16]
  408ae0:	ldr	x1, [sp, #16]
  408ae4:	mov	w8, wzr
  408ae8:	and	w2, w8, #0x1
  408aec:	bl	408b24 <__fxstatat@plt+0x69b4>
  408af0:	tbnz	w0, #0, 408af8 <__fxstatat@plt+0x6988>
  408af4:	bl	401ee0 <abort@plt>
  408af8:	ldr	x8, [sp, #16]
  408afc:	ldr	x0, [x8]
  408b00:	bl	401fa0 <free@plt>
  408b04:	mov	w9, wzr
  408b08:	and	w9, w9, #0x1
  408b0c:	sturb	w9, [x29, #-1]
  408b10:	ldurb	w8, [x29, #-1]
  408b14:	and	w0, w8, #0x1
  408b18:	ldp	x29, x30, [sp, #128]
  408b1c:	add	sp, sp, #0x90
  408b20:	ret
  408b24:	sub	sp, sp, #0x60
  408b28:	stp	x29, x30, [sp, #80]
  408b2c:	add	x29, sp, #0x50
  408b30:	stur	x0, [x29, #-16]
  408b34:	stur	x1, [x29, #-24]
  408b38:	and	w8, w2, #0x1
  408b3c:	sturb	w8, [x29, #-25]
  408b40:	ldur	x9, [x29, #-24]
  408b44:	ldr	x9, [x9]
  408b48:	str	x9, [sp, #40]
  408b4c:	ldr	x8, [sp, #40]
  408b50:	ldur	x9, [x29, #-24]
  408b54:	ldr	x9, [x9, #8]
  408b58:	cmp	x8, x9
  408b5c:	b.cs	408ce4 <__fxstatat@plt+0x6b74>  // b.hs, b.nlast
  408b60:	ldr	x8, [sp, #40]
  408b64:	ldr	x8, [x8]
  408b68:	cbz	x8, 408cd4 <__fxstatat@plt+0x6b64>
  408b6c:	ldr	x8, [sp, #40]
  408b70:	ldr	x8, [x8, #8]
  408b74:	str	x8, [sp, #32]
  408b78:	ldr	x8, [sp, #32]
  408b7c:	cbz	x8, 408c08 <__fxstatat@plt+0x6a98>
  408b80:	ldr	x8, [sp, #32]
  408b84:	ldr	x8, [x8]
  408b88:	str	x8, [sp, #16]
  408b8c:	ldur	x0, [x29, #-16]
  408b90:	ldr	x1, [sp, #16]
  408b94:	bl	407ed0 <__fxstatat@plt+0x5d60>
  408b98:	str	x0, [sp, #8]
  408b9c:	ldr	x8, [sp, #32]
  408ba0:	ldr	x8, [x8, #8]
  408ba4:	str	x8, [sp, #24]
  408ba8:	ldr	x8, [sp, #8]
  408bac:	ldr	x8, [x8]
  408bb0:	cbz	x8, 408bd4 <__fxstatat@plt+0x6a64>
  408bb4:	ldr	x8, [sp, #8]
  408bb8:	ldr	x8, [x8, #8]
  408bbc:	ldr	x9, [sp, #32]
  408bc0:	str	x8, [x9, #8]
  408bc4:	ldr	x8, [sp, #32]
  408bc8:	ldr	x9, [sp, #8]
  408bcc:	str	x8, [x9, #8]
  408bd0:	b	408bfc <__fxstatat@plt+0x6a8c>
  408bd4:	ldr	x8, [sp, #16]
  408bd8:	ldr	x9, [sp, #8]
  408bdc:	str	x8, [x9]
  408be0:	ldur	x8, [x29, #-16]
  408be4:	ldr	x9, [x8, #24]
  408be8:	add	x9, x9, #0x1
  408bec:	str	x9, [x8, #24]
  408bf0:	ldur	x0, [x29, #-16]
  408bf4:	ldr	x1, [sp, #32]
  408bf8:	bl	40950c <__fxstatat@plt+0x739c>
  408bfc:	ldr	x8, [sp, #24]
  408c00:	str	x8, [sp, #32]
  408c04:	b	408b78 <__fxstatat@plt+0x6a08>
  408c08:	ldr	x8, [sp, #40]
  408c0c:	ldr	x8, [x8]
  408c10:	str	x8, [sp, #16]
  408c14:	ldr	x8, [sp, #40]
  408c18:	mov	x9, xzr
  408c1c:	str	x9, [x8, #8]
  408c20:	ldurb	w10, [x29, #-25]
  408c24:	tbnz	w10, #0, 408c2c <__fxstatat@plt+0x6abc>
  408c28:	b	408c30 <__fxstatat@plt+0x6ac0>
  408c2c:	b	408cd4 <__fxstatat@plt+0x6b64>
  408c30:	ldur	x0, [x29, #-16]
  408c34:	ldr	x1, [sp, #16]
  408c38:	bl	407ed0 <__fxstatat@plt+0x5d60>
  408c3c:	str	x0, [sp, #8]
  408c40:	ldr	x8, [sp, #8]
  408c44:	ldr	x8, [x8]
  408c48:	cbz	x8, 408c9c <__fxstatat@plt+0x6b2c>
  408c4c:	ldur	x0, [x29, #-16]
  408c50:	bl	40911c <__fxstatat@plt+0x6fac>
  408c54:	str	x0, [sp]
  408c58:	ldr	x8, [sp]
  408c5c:	cbnz	x8, 408c70 <__fxstatat@plt+0x6b00>
  408c60:	mov	w8, wzr
  408c64:	and	w8, w8, #0x1
  408c68:	sturb	w8, [x29, #-1]
  408c6c:	b	408cf0 <__fxstatat@plt+0x6b80>
  408c70:	ldr	x8, [sp, #16]
  408c74:	ldr	x9, [sp]
  408c78:	str	x8, [x9]
  408c7c:	ldr	x8, [sp, #8]
  408c80:	ldr	x8, [x8, #8]
  408c84:	ldr	x9, [sp]
  408c88:	str	x8, [x9, #8]
  408c8c:	ldr	x8, [sp]
  408c90:	ldr	x9, [sp, #8]
  408c94:	str	x8, [x9, #8]
  408c98:	b	408cb8 <__fxstatat@plt+0x6b48>
  408c9c:	ldr	x8, [sp, #16]
  408ca0:	ldr	x9, [sp, #8]
  408ca4:	str	x8, [x9]
  408ca8:	ldur	x8, [x29, #-16]
  408cac:	ldr	x9, [x8, #24]
  408cb0:	add	x9, x9, #0x1
  408cb4:	str	x9, [x8, #24]
  408cb8:	ldr	x8, [sp, #40]
  408cbc:	mov	x9, xzr
  408cc0:	str	x9, [x8]
  408cc4:	ldur	x8, [x29, #-24]
  408cc8:	ldr	x9, [x8, #24]
  408ccc:	subs	x9, x9, #0x1
  408cd0:	str	x9, [x8, #24]
  408cd4:	ldr	x8, [sp, #40]
  408cd8:	add	x8, x8, #0x10
  408cdc:	str	x8, [sp, #40]
  408ce0:	b	408b4c <__fxstatat@plt+0x69dc>
  408ce4:	mov	w8, #0x1                   	// #1
  408ce8:	and	w8, w8, #0x1
  408cec:	sturb	w8, [x29, #-1]
  408cf0:	ldurb	w8, [x29, #-1]
  408cf4:	and	w0, w8, #0x1
  408cf8:	ldp	x29, x30, [sp, #80]
  408cfc:	add	sp, sp, #0x60
  408d00:	ret
  408d04:	sub	sp, sp, #0x60
  408d08:	stp	x29, x30, [sp, #80]
  408d0c:	add	x29, sp, #0x50
  408d10:	stur	x0, [x29, #-16]
  408d14:	stur	x1, [x29, #-24]
  408d18:	stur	x2, [x29, #-32]
  408d1c:	ldur	x8, [x29, #-24]
  408d20:	cbnz	x8, 408d28 <__fxstatat@plt+0x6bb8>
  408d24:	bl	401ee0 <abort@plt>
  408d28:	ldur	x0, [x29, #-16]
  408d2c:	ldur	x1, [x29, #-24]
  408d30:	add	x2, sp, #0x20
  408d34:	mov	w8, wzr
  408d38:	and	w3, w8, #0x1
  408d3c:	bl	408f64 <__fxstatat@plt+0x6df4>
  408d40:	str	x0, [sp, #40]
  408d44:	cbz	x0, 408d64 <__fxstatat@plt+0x6bf4>
  408d48:	ldur	x8, [x29, #-32]
  408d4c:	cbz	x8, 408d5c <__fxstatat@plt+0x6bec>
  408d50:	ldr	x8, [sp, #40]
  408d54:	ldur	x9, [x29, #-32]
  408d58:	str	x8, [x9]
  408d5c:	stur	wzr, [x29, #-4]
  408d60:	b	408f54 <__fxstatat@plt+0x6de4>
  408d64:	ldur	x8, [x29, #-16]
  408d68:	ldr	x8, [x8, #24]
  408d6c:	ucvtf	s0, x8
  408d70:	ldur	x8, [x29, #-16]
  408d74:	ldr	x8, [x8, #40]
  408d78:	ldr	s1, [x8, #8]
  408d7c:	ldur	x8, [x29, #-16]
  408d80:	ldr	x8, [x8, #16]
  408d84:	ucvtf	s2, x8
  408d88:	fmul	s1, s1, s2
  408d8c:	fcmp	s0, s1
  408d90:	cset	w9, gt
  408d94:	tbnz	w9, #0, 408d9c <__fxstatat@plt+0x6c2c>
  408d98:	b	408eb0 <__fxstatat@plt+0x6d40>
  408d9c:	ldur	x0, [x29, #-16]
  408da0:	bl	40848c <__fxstatat@plt+0x631c>
  408da4:	ldur	x8, [x29, #-16]
  408da8:	ldr	x8, [x8, #24]
  408dac:	ucvtf	s0, x8
  408db0:	ldur	x8, [x29, #-16]
  408db4:	ldr	x8, [x8, #40]
  408db8:	ldr	s1, [x8, #8]
  408dbc:	ldur	x8, [x29, #-16]
  408dc0:	ldr	x8, [x8, #16]
  408dc4:	ucvtf	s2, x8
  408dc8:	fmul	s1, s1, s2
  408dcc:	fcmp	s0, s1
  408dd0:	cset	w9, gt
  408dd4:	tbnz	w9, #0, 408ddc <__fxstatat@plt+0x6c6c>
  408dd8:	b	408eb0 <__fxstatat@plt+0x6d40>
  408ddc:	ldur	x8, [x29, #-16]
  408de0:	ldr	x8, [x8, #40]
  408de4:	str	x8, [sp, #24]
  408de8:	ldr	x8, [sp, #24]
  408dec:	ldrb	w9, [x8, #16]
  408df0:	tbnz	w9, #0, 408df8 <__fxstatat@plt+0x6c88>
  408df4:	b	408e18 <__fxstatat@plt+0x6ca8>
  408df8:	ldur	x8, [x29, #-16]
  408dfc:	ldr	x8, [x8, #16]
  408e00:	ucvtf	s0, x8
  408e04:	ldr	x8, [sp, #24]
  408e08:	ldr	s1, [x8, #12]
  408e0c:	fmul	s0, s0, s1
  408e10:	str	s0, [sp, #4]
  408e14:	b	408e40 <__fxstatat@plt+0x6cd0>
  408e18:	ldur	x8, [x29, #-16]
  408e1c:	ldr	x8, [x8, #16]
  408e20:	ucvtf	s0, x8
  408e24:	ldr	x8, [sp, #24]
  408e28:	ldr	s1, [x8, #12]
  408e2c:	fmul	s0, s0, s1
  408e30:	ldr	x8, [sp, #24]
  408e34:	ldr	s1, [x8, #8]
  408e38:	fmul	s0, s0, s1
  408e3c:	str	s0, [sp, #4]
  408e40:	ldr	s0, [sp, #4]
  408e44:	str	s0, [sp, #20]
  408e48:	ldr	s0, [sp, #20]
  408e4c:	mov	w8, #0x5f800000            	// #1602224128
  408e50:	fmov	s1, w8
  408e54:	fcmp	s1, s0
  408e58:	cset	w8, ls  // ls = plast
  408e5c:	tbnz	w8, #0, 408e64 <__fxstatat@plt+0x6cf4>
  408e60:	b	408e70 <__fxstatat@plt+0x6d00>
  408e64:	mov	w8, #0xffffffff            	// #-1
  408e68:	stur	w8, [x29, #-4]
  408e6c:	b	408f54 <__fxstatat@plt+0x6de4>
  408e70:	ldur	x0, [x29, #-16]
  408e74:	ldr	s0, [sp, #20]
  408e78:	fcvtzu	x1, s0
  408e7c:	bl	408900 <__fxstatat@plt+0x6790>
  408e80:	tbnz	w0, #0, 408e90 <__fxstatat@plt+0x6d20>
  408e84:	mov	w8, #0xffffffff            	// #-1
  408e88:	stur	w8, [x29, #-4]
  408e8c:	b	408f54 <__fxstatat@plt+0x6de4>
  408e90:	ldur	x0, [x29, #-16]
  408e94:	ldur	x1, [x29, #-24]
  408e98:	add	x2, sp, #0x20
  408e9c:	mov	w8, wzr
  408ea0:	and	w3, w8, #0x1
  408ea4:	bl	408f64 <__fxstatat@plt+0x6df4>
  408ea8:	cbz	x0, 408eb0 <__fxstatat@plt+0x6d40>
  408eac:	bl	401ee0 <abort@plt>
  408eb0:	ldr	x8, [sp, #32]
  408eb4:	ldr	x8, [x8]
  408eb8:	cbz	x8, 408f20 <__fxstatat@plt+0x6db0>
  408ebc:	ldur	x0, [x29, #-16]
  408ec0:	bl	40911c <__fxstatat@plt+0x6fac>
  408ec4:	str	x0, [sp, #8]
  408ec8:	ldr	x8, [sp, #8]
  408ecc:	cbnz	x8, 408edc <__fxstatat@plt+0x6d6c>
  408ed0:	mov	w8, #0xffffffff            	// #-1
  408ed4:	stur	w8, [x29, #-4]
  408ed8:	b	408f54 <__fxstatat@plt+0x6de4>
  408edc:	ldur	x8, [x29, #-24]
  408ee0:	ldr	x9, [sp, #8]
  408ee4:	str	x8, [x9]
  408ee8:	ldr	x8, [sp, #32]
  408eec:	ldr	x8, [x8, #8]
  408ef0:	ldr	x9, [sp, #8]
  408ef4:	str	x8, [x9, #8]
  408ef8:	ldr	x8, [sp, #8]
  408efc:	ldr	x9, [sp, #32]
  408f00:	str	x8, [x9, #8]
  408f04:	ldur	x8, [x29, #-16]
  408f08:	ldr	x9, [x8, #32]
  408f0c:	add	x9, x9, #0x1
  408f10:	str	x9, [x8, #32]
  408f14:	mov	w10, #0x1                   	// #1
  408f18:	stur	w10, [x29, #-4]
  408f1c:	b	408f54 <__fxstatat@plt+0x6de4>
  408f20:	ldur	x8, [x29, #-24]
  408f24:	ldr	x9, [sp, #32]
  408f28:	str	x8, [x9]
  408f2c:	ldur	x8, [x29, #-16]
  408f30:	ldr	x9, [x8, #32]
  408f34:	add	x9, x9, #0x1
  408f38:	str	x9, [x8, #32]
  408f3c:	ldur	x8, [x29, #-16]
  408f40:	ldr	x9, [x8, #24]
  408f44:	add	x9, x9, #0x1
  408f48:	str	x9, [x8, #24]
  408f4c:	mov	w10, #0x1                   	// #1
  408f50:	stur	w10, [x29, #-4]
  408f54:	ldur	w0, [x29, #-4]
  408f58:	ldp	x29, x30, [sp, #80]
  408f5c:	add	sp, sp, #0x60
  408f60:	ret
  408f64:	sub	sp, sp, #0x70
  408f68:	stp	x29, x30, [sp, #96]
  408f6c:	add	x29, sp, #0x60
  408f70:	stur	x0, [x29, #-16]
  408f74:	stur	x1, [x29, #-24]
  408f78:	stur	x2, [x29, #-32]
  408f7c:	and	w8, w3, #0x1
  408f80:	sturb	w8, [x29, #-33]
  408f84:	ldur	x0, [x29, #-16]
  408f88:	ldur	x1, [x29, #-24]
  408f8c:	bl	407ed0 <__fxstatat@plt+0x5d60>
  408f90:	str	x0, [sp, #48]
  408f94:	ldr	x9, [sp, #48]
  408f98:	ldur	x10, [x29, #-32]
  408f9c:	str	x9, [x10]
  408fa0:	ldr	x9, [sp, #48]
  408fa4:	ldr	x9, [x9]
  408fa8:	cbnz	x9, 408fb8 <__fxstatat@plt+0x6e48>
  408fac:	mov	x8, xzr
  408fb0:	stur	x8, [x29, #-8]
  408fb4:	b	40910c <__fxstatat@plt+0x6f9c>
  408fb8:	ldur	x8, [x29, #-24]
  408fbc:	ldr	x9, [sp, #48]
  408fc0:	ldr	x9, [x9]
  408fc4:	cmp	x8, x9
  408fc8:	b.eq	408fec <__fxstatat@plt+0x6e7c>  // b.none
  408fcc:	ldur	x8, [x29, #-16]
  408fd0:	ldr	x8, [x8, #56]
  408fd4:	ldur	x0, [x29, #-24]
  408fd8:	ldr	x9, [sp, #48]
  408fdc:	ldr	x1, [x9]
  408fe0:	blr	x8
  408fe4:	tbnz	w0, #0, 408fec <__fxstatat@plt+0x6e7c>
  408fe8:	b	409054 <__fxstatat@plt+0x6ee4>
  408fec:	ldr	x8, [sp, #48]
  408ff0:	ldr	x8, [x8]
  408ff4:	str	x8, [sp, #32]
  408ff8:	ldurb	w9, [x29, #-33]
  408ffc:	tbnz	w9, #0, 409004 <__fxstatat@plt+0x6e94>
  409000:	b	409048 <__fxstatat@plt+0x6ed8>
  409004:	ldr	x8, [sp, #48]
  409008:	ldr	x8, [x8, #8]
  40900c:	cbz	x8, 40903c <__fxstatat@plt+0x6ecc>
  409010:	ldr	x8, [sp, #48]
  409014:	ldr	x8, [x8, #8]
  409018:	str	x8, [sp, #24]
  40901c:	ldr	x8, [sp, #48]
  409020:	ldr	x9, [sp, #24]
  409024:	ldr	q0, [x9]
  409028:	str	q0, [x8]
  40902c:	ldur	x0, [x29, #-16]
  409030:	ldr	x1, [sp, #24]
  409034:	bl	40950c <__fxstatat@plt+0x739c>
  409038:	b	409048 <__fxstatat@plt+0x6ed8>
  40903c:	ldr	x8, [sp, #48]
  409040:	mov	x9, xzr
  409044:	str	x9, [x8]
  409048:	ldr	x8, [sp, #32]
  40904c:	stur	x8, [x29, #-8]
  409050:	b	40910c <__fxstatat@plt+0x6f9c>
  409054:	ldr	x8, [sp, #48]
  409058:	str	x8, [sp, #40]
  40905c:	ldr	x8, [sp, #40]
  409060:	ldr	x8, [x8, #8]
  409064:	cbz	x8, 409104 <__fxstatat@plt+0x6f94>
  409068:	ldur	x8, [x29, #-24]
  40906c:	ldr	x9, [sp, #40]
  409070:	ldr	x9, [x9, #8]
  409074:	ldr	x9, [x9]
  409078:	cmp	x8, x9
  40907c:	b.eq	4090a4 <__fxstatat@plt+0x6f34>  // b.none
  409080:	ldur	x8, [x29, #-16]
  409084:	ldr	x8, [x8, #56]
  409088:	ldur	x0, [x29, #-24]
  40908c:	ldr	x9, [sp, #40]
  409090:	ldr	x9, [x9, #8]
  409094:	ldr	x1, [x9]
  409098:	blr	x8
  40909c:	tbnz	w0, #0, 4090a4 <__fxstatat@plt+0x6f34>
  4090a0:	b	4090f4 <__fxstatat@plt+0x6f84>
  4090a4:	ldr	x8, [sp, #40]
  4090a8:	ldr	x8, [x8, #8]
  4090ac:	ldr	x8, [x8]
  4090b0:	str	x8, [sp, #16]
  4090b4:	ldurb	w9, [x29, #-33]
  4090b8:	tbnz	w9, #0, 4090c0 <__fxstatat@plt+0x6f50>
  4090bc:	b	4090e8 <__fxstatat@plt+0x6f78>
  4090c0:	ldr	x8, [sp, #40]
  4090c4:	ldr	x8, [x8, #8]
  4090c8:	str	x8, [sp, #8]
  4090cc:	ldr	x8, [sp, #8]
  4090d0:	ldr	x8, [x8, #8]
  4090d4:	ldr	x9, [sp, #40]
  4090d8:	str	x8, [x9, #8]
  4090dc:	ldur	x0, [x29, #-16]
  4090e0:	ldr	x1, [sp, #8]
  4090e4:	bl	40950c <__fxstatat@plt+0x739c>
  4090e8:	ldr	x8, [sp, #16]
  4090ec:	stur	x8, [x29, #-8]
  4090f0:	b	40910c <__fxstatat@plt+0x6f9c>
  4090f4:	ldr	x8, [sp, #40]
  4090f8:	ldr	x8, [x8, #8]
  4090fc:	str	x8, [sp, #40]
  409100:	b	40905c <__fxstatat@plt+0x6eec>
  409104:	mov	x8, xzr
  409108:	stur	x8, [x29, #-8]
  40910c:	ldur	x0, [x29, #-8]
  409110:	ldp	x29, x30, [sp, #96]
  409114:	add	sp, sp, #0x70
  409118:	ret
  40911c:	sub	sp, sp, #0x20
  409120:	stp	x29, x30, [sp, #16]
  409124:	add	x29, sp, #0x10
  409128:	str	x0, [sp, #8]
  40912c:	ldr	x8, [sp, #8]
  409130:	ldr	x8, [x8, #72]
  409134:	cbz	x8, 409158 <__fxstatat@plt+0x6fe8>
  409138:	ldr	x8, [sp, #8]
  40913c:	ldr	x8, [x8, #72]
  409140:	str	x8, [sp]
  409144:	ldr	x8, [sp]
  409148:	ldr	x8, [x8, #8]
  40914c:	ldr	x9, [sp, #8]
  409150:	str	x8, [x9, #72]
  409154:	b	409164 <__fxstatat@plt+0x6ff4>
  409158:	mov	x0, #0x10                  	// #16
  40915c:	bl	401db0 <malloc@plt>
  409160:	str	x0, [sp]
  409164:	ldr	x0, [sp]
  409168:	ldp	x29, x30, [sp, #16]
  40916c:	add	sp, sp, #0x20
  409170:	ret
  409174:	sub	sp, sp, #0x40
  409178:	stp	x29, x30, [sp, #48]
  40917c:	add	x29, sp, #0x30
  409180:	mov	w8, #0xffffffff            	// #-1
  409184:	add	x2, sp, #0x18
  409188:	stur	x0, [x29, #-8]
  40918c:	stur	x1, [x29, #-16]
  409190:	ldur	x0, [x29, #-8]
  409194:	ldur	x1, [x29, #-16]
  409198:	str	w8, [sp, #16]
  40919c:	bl	408d04 <__fxstatat@plt+0x6b94>
  4091a0:	str	w0, [sp, #20]
  4091a4:	ldr	w8, [sp, #20]
  4091a8:	ldr	w9, [sp, #16]
  4091ac:	cmp	w8, w9
  4091b0:	b.ne	4091c0 <__fxstatat@plt+0x7050>  // b.any
  4091b4:	mov	x8, xzr
  4091b8:	str	x8, [sp, #8]
  4091bc:	b	4091e4 <__fxstatat@plt+0x7074>
  4091c0:	ldr	w8, [sp, #20]
  4091c4:	cbnz	w8, 4091d4 <__fxstatat@plt+0x7064>
  4091c8:	ldr	x8, [sp, #24]
  4091cc:	str	x8, [sp]
  4091d0:	b	4091dc <__fxstatat@plt+0x706c>
  4091d4:	ldur	x8, [x29, #-16]
  4091d8:	str	x8, [sp]
  4091dc:	ldr	x8, [sp]
  4091e0:	str	x8, [sp, #8]
  4091e4:	ldr	x8, [sp, #8]
  4091e8:	mov	x0, x8
  4091ec:	ldp	x29, x30, [sp, #48]
  4091f0:	add	sp, sp, #0x40
  4091f4:	ret
  4091f8:	sub	sp, sp, #0x60
  4091fc:	stp	x29, x30, [sp, #80]
  409200:	add	x29, sp, #0x50
  409204:	add	x2, sp, #0x28
  409208:	stur	x0, [x29, #-16]
  40920c:	stur	x1, [x29, #-24]
  409210:	ldur	x0, [x29, #-16]
  409214:	ldur	x1, [x29, #-24]
  409218:	mov	w8, #0x1                   	// #1
  40921c:	and	w3, w8, #0x1
  409220:	bl	408f64 <__fxstatat@plt+0x6df4>
  409224:	stur	x0, [x29, #-32]
  409228:	ldur	x9, [x29, #-32]
  40922c:	cbnz	x9, 40923c <__fxstatat@plt+0x70cc>
  409230:	mov	x8, xzr
  409234:	stur	x8, [x29, #-8]
  409238:	b	4093a8 <__fxstatat@plt+0x7238>
  40923c:	ldur	x8, [x29, #-16]
  409240:	ldr	x9, [x8, #32]
  409244:	subs	x9, x9, #0x1
  409248:	str	x9, [x8, #32]
  40924c:	ldr	x8, [sp, #40]
  409250:	ldr	x8, [x8]
  409254:	cbnz	x8, 4093a0 <__fxstatat@plt+0x7230>
  409258:	ldur	x8, [x29, #-16]
  40925c:	ldr	x9, [x8, #24]
  409260:	subs	x9, x9, #0x1
  409264:	str	x9, [x8, #24]
  409268:	ldur	x8, [x29, #-16]
  40926c:	ldr	x8, [x8, #24]
  409270:	ucvtf	s0, x8
  409274:	ldur	x8, [x29, #-16]
  409278:	ldr	x8, [x8, #40]
  40927c:	ldr	s1, [x8]
  409280:	ldur	x8, [x29, #-16]
  409284:	ldr	x8, [x8, #16]
  409288:	ucvtf	s2, x8
  40928c:	fmul	s1, s1, s2
  409290:	fcmp	s0, s1
  409294:	cset	w10, mi  // mi = first
  409298:	tbnz	w10, #0, 4092a0 <__fxstatat@plt+0x7130>
  40929c:	b	4093a0 <__fxstatat@plt+0x7230>
  4092a0:	ldur	x0, [x29, #-16]
  4092a4:	bl	40848c <__fxstatat@plt+0x631c>
  4092a8:	ldur	x8, [x29, #-16]
  4092ac:	ldr	x8, [x8, #24]
  4092b0:	ucvtf	s0, x8
  4092b4:	ldur	x8, [x29, #-16]
  4092b8:	ldr	x8, [x8, #40]
  4092bc:	ldr	s1, [x8]
  4092c0:	ldur	x8, [x29, #-16]
  4092c4:	ldr	x8, [x8, #16]
  4092c8:	ucvtf	s2, x8
  4092cc:	fmul	s1, s1, s2
  4092d0:	fcmp	s0, s1
  4092d4:	cset	w9, mi  // mi = first
  4092d8:	tbnz	w9, #0, 4092e0 <__fxstatat@plt+0x7170>
  4092dc:	b	4093a0 <__fxstatat@plt+0x7230>
  4092e0:	ldur	x8, [x29, #-16]
  4092e4:	ldr	x8, [x8, #40]
  4092e8:	str	x8, [sp, #32]
  4092ec:	ldr	x8, [sp, #32]
  4092f0:	ldrb	w9, [x8, #16]
  4092f4:	tbnz	w9, #0, 4092fc <__fxstatat@plt+0x718c>
  4092f8:	b	40931c <__fxstatat@plt+0x71ac>
  4092fc:	ldur	x8, [x29, #-16]
  409300:	ldr	x8, [x8, #16]
  409304:	ucvtf	s0, x8
  409308:	ldr	x8, [sp, #32]
  40930c:	ldr	s1, [x8, #4]
  409310:	fmul	s0, s0, s1
  409314:	str	s0, [sp, #4]
  409318:	b	409344 <__fxstatat@plt+0x71d4>
  40931c:	ldur	x8, [x29, #-16]
  409320:	ldr	x8, [x8, #16]
  409324:	ucvtf	s0, x8
  409328:	ldr	x8, [sp, #32]
  40932c:	ldr	s1, [x8, #4]
  409330:	fmul	s0, s0, s1
  409334:	ldr	x8, [sp, #32]
  409338:	ldr	s1, [x8, #8]
  40933c:	fmul	s0, s0, s1
  409340:	str	s0, [sp, #4]
  409344:	ldr	s0, [sp, #4]
  409348:	fcvtzu	x8, s0
  40934c:	str	x8, [sp, #24]
  409350:	ldur	x0, [x29, #-16]
  409354:	ldr	x1, [sp, #24]
  409358:	bl	408900 <__fxstatat@plt+0x6790>
  40935c:	tbnz	w0, #0, 4093a0 <__fxstatat@plt+0x7230>
  409360:	ldur	x8, [x29, #-16]
  409364:	ldr	x8, [x8, #72]
  409368:	str	x8, [sp, #16]
  40936c:	ldr	x8, [sp, #16]
  409370:	cbz	x8, 409394 <__fxstatat@plt+0x7224>
  409374:	ldr	x8, [sp, #16]
  409378:	ldr	x8, [x8, #8]
  40937c:	str	x8, [sp, #8]
  409380:	ldr	x0, [sp, #16]
  409384:	bl	401fa0 <free@plt>
  409388:	ldr	x8, [sp, #8]
  40938c:	str	x8, [sp, #16]
  409390:	b	40936c <__fxstatat@plt+0x71fc>
  409394:	ldur	x8, [x29, #-16]
  409398:	mov	x9, xzr
  40939c:	str	x9, [x8, #72]
  4093a0:	ldur	x8, [x29, #-32]
  4093a4:	stur	x8, [x29, #-8]
  4093a8:	ldur	x0, [x29, #-8]
  4093ac:	ldp	x29, x30, [sp, #80]
  4093b0:	add	sp, sp, #0x60
  4093b4:	ret
  4093b8:	sub	sp, sp, #0x20
  4093bc:	stp	x29, x30, [sp, #16]
  4093c0:	add	x29, sp, #0x10
  4093c4:	str	x0, [sp, #8]
  4093c8:	ldr	x8, [sp, #8]
  4093cc:	cmp	x8, #0xa
  4093d0:	b.cs	4093dc <__fxstatat@plt+0x726c>  // b.hs, b.nlast
  4093d4:	mov	x8, #0xa                   	// #10
  4093d8:	str	x8, [sp, #8]
  4093dc:	ldr	x8, [sp, #8]
  4093e0:	orr	x8, x8, #0x1
  4093e4:	str	x8, [sp, #8]
  4093e8:	ldr	x8, [sp, #8]
  4093ec:	mov	x9, #0xffffffffffffffff    	// #-1
  4093f0:	mov	w10, #0x0                   	// #0
  4093f4:	cmp	x9, x8
  4093f8:	str	w10, [sp, #4]
  4093fc:	b.eq	409410 <__fxstatat@plt+0x72a0>  // b.none
  409400:	ldr	x0, [sp, #8]
  409404:	bl	40943c <__fxstatat@plt+0x72cc>
  409408:	eor	w8, w0, #0x1
  40940c:	str	w8, [sp, #4]
  409410:	ldr	w8, [sp, #4]
  409414:	tbnz	w8, #0, 40941c <__fxstatat@plt+0x72ac>
  409418:	b	40942c <__fxstatat@plt+0x72bc>
  40941c:	ldr	x8, [sp, #8]
  409420:	add	x8, x8, #0x2
  409424:	str	x8, [sp, #8]
  409428:	b	4093e8 <__fxstatat@plt+0x7278>
  40942c:	ldr	x0, [sp, #8]
  409430:	ldp	x29, x30, [sp, #16]
  409434:	add	sp, sp, #0x20
  409438:	ret
  40943c:	sub	sp, sp, #0x20
  409440:	mov	x8, #0x3                   	// #3
  409444:	str	x0, [sp, #24]
  409448:	str	x8, [sp, #16]
  40944c:	ldr	x8, [sp, #16]
  409450:	ldr	x9, [sp, #16]
  409454:	mul	x8, x8, x9
  409458:	str	x8, [sp, #8]
  40945c:	ldr	x8, [sp, #8]
  409460:	ldr	x9, [sp, #24]
  409464:	mov	w10, #0x0                   	// #0
  409468:	cmp	x8, x9
  40946c:	str	w10, [sp, #4]
  409470:	b.cs	409494 <__fxstatat@plt+0x7324>  // b.hs, b.nlast
  409474:	ldr	x8, [sp, #24]
  409478:	ldr	x9, [sp, #16]
  40947c:	udiv	x10, x8, x9
  409480:	mul	x9, x10, x9
  409484:	subs	x8, x8, x9
  409488:	cmp	x8, #0x0
  40948c:	cset	w11, ne  // ne = any
  409490:	str	w11, [sp, #4]
  409494:	ldr	w8, [sp, #4]
  409498:	tbnz	w8, #0, 4094a0 <__fxstatat@plt+0x7330>
  40949c:	b	4094d4 <__fxstatat@plt+0x7364>
  4094a0:	ldr	x8, [sp, #16]
  4094a4:	add	x8, x8, #0x1
  4094a8:	str	x8, [sp, #16]
  4094ac:	ldr	x8, [sp, #16]
  4094b0:	mov	x9, #0x4                   	// #4
  4094b4:	mul	x8, x9, x8
  4094b8:	ldr	x9, [sp, #8]
  4094bc:	add	x8, x9, x8
  4094c0:	str	x8, [sp, #8]
  4094c4:	ldr	x8, [sp, #16]
  4094c8:	add	x8, x8, #0x1
  4094cc:	str	x8, [sp, #16]
  4094d0:	b	40945c <__fxstatat@plt+0x72ec>
  4094d4:	ldr	x8, [sp, #24]
  4094d8:	ldr	x9, [sp, #16]
  4094dc:	udiv	x10, x8, x9
  4094e0:	mul	x9, x10, x9
  4094e4:	subs	x8, x8, x9
  4094e8:	mov	w11, wzr
  4094ec:	mov	w12, #0x1                   	// #1
  4094f0:	cmp	x8, #0x0
  4094f4:	csel	w11, w12, w11, ne  // ne = any
  4094f8:	cmp	w11, #0x0
  4094fc:	cset	w11, ne  // ne = any
  409500:	and	w0, w11, #0x1
  409504:	add	sp, sp, #0x20
  409508:	ret
  40950c:	sub	sp, sp, #0x10
  409510:	mov	x8, xzr
  409514:	str	x0, [sp, #8]
  409518:	str	x1, [sp]
  40951c:	ldr	x9, [sp]
  409520:	str	x8, [x9]
  409524:	ldr	x8, [sp, #8]
  409528:	ldr	x8, [x8, #72]
  40952c:	ldr	x9, [sp]
  409530:	str	x8, [x9, #8]
  409534:	ldr	x8, [sp]
  409538:	ldr	x9, [sp, #8]
  40953c:	str	x8, [x9, #72]
  409540:	add	sp, sp, #0x10
  409544:	ret
  409548:	sub	sp, sp, #0x30
  40954c:	stp	x29, x30, [sp, #32]
  409550:	add	x29, sp, #0x20
  409554:	stur	x0, [x29, #-8]
  409558:	str	x1, [sp, #16]
  40955c:	ldur	x8, [x29, #-8]
  409560:	str	x8, [sp, #8]
  409564:	ldr	x8, [sp, #8]
  409568:	ldr	x0, [x8]
  40956c:	ldr	x1, [sp, #16]
  409570:	bl	410a28 <__fxstatat@plt+0xe8b8>
  409574:	str	x0, [sp]
  409578:	ldr	x8, [sp]
  40957c:	ldr	x9, [sp, #8]
  409580:	ldr	x9, [x9, #8]
  409584:	eor	x8, x8, x9
  409588:	ldr	x9, [sp, #16]
  40958c:	udiv	x10, x8, x9
  409590:	mul	x9, x10, x9
  409594:	subs	x0, x8, x9
  409598:	ldp	x29, x30, [sp, #32]
  40959c:	add	sp, sp, #0x30
  4095a0:	ret
  4095a4:	sub	sp, sp, #0x20
  4095a8:	str	x0, [sp, #24]
  4095ac:	str	x1, [sp, #16]
  4095b0:	ldr	x8, [sp, #24]
  4095b4:	str	x8, [sp, #8]
  4095b8:	ldr	x8, [sp, #8]
  4095bc:	ldr	x8, [x8, #8]
  4095c0:	ldr	x9, [sp, #16]
  4095c4:	udiv	x10, x8, x9
  4095c8:	mul	x9, x10, x9
  4095cc:	subs	x0, x8, x9
  4095d0:	add	sp, sp, #0x20
  4095d4:	ret
  4095d8:	sub	sp, sp, #0x40
  4095dc:	stp	x29, x30, [sp, #48]
  4095e0:	add	x29, sp, #0x30
  4095e4:	stur	x0, [x29, #-8]
  4095e8:	stur	x1, [x29, #-16]
  4095ec:	ldur	x8, [x29, #-8]
  4095f0:	str	x8, [sp, #24]
  4095f4:	ldur	x8, [x29, #-16]
  4095f8:	str	x8, [sp, #16]
  4095fc:	ldr	x8, [sp, #24]
  409600:	ldr	x8, [x8, #8]
  409604:	ldr	x9, [sp, #16]
  409608:	ldr	x9, [x9, #8]
  40960c:	mov	w10, #0x0                   	// #0
  409610:	cmp	x8, x9
  409614:	str	w10, [sp, #12]
  409618:	b.ne	409654 <__fxstatat@plt+0x74e4>  // b.any
  40961c:	ldr	x8, [sp, #24]
  409620:	ldr	x8, [x8, #16]
  409624:	ldr	x9, [sp, #16]
  409628:	ldr	x9, [x9, #16]
  40962c:	mov	w10, #0x0                   	// #0
  409630:	cmp	x8, x9
  409634:	str	w10, [sp, #12]
  409638:	b.ne	409654 <__fxstatat@plt+0x74e4>  // b.any
  40963c:	ldr	x8, [sp, #24]
  409640:	ldr	x0, [x8]
  409644:	ldr	x8, [sp, #16]
  409648:	ldr	x1, [x8]
  40964c:	bl	40d488 <__fxstatat@plt+0xb318>
  409650:	str	w0, [sp, #12]
  409654:	ldr	w8, [sp, #12]
  409658:	mov	w9, wzr
  40965c:	mov	w10, #0x1                   	// #1
  409660:	tst	w8, #0x1
  409664:	csel	w8, w10, w9, ne  // ne = any
  409668:	cmp	w8, #0x0
  40966c:	cset	w8, ne  // ne = any
  409670:	and	w0, w8, #0x1
  409674:	ldp	x29, x30, [sp, #48]
  409678:	add	sp, sp, #0x40
  40967c:	ret
  409680:	sub	sp, sp, #0x40
  409684:	stp	x29, x30, [sp, #48]
  409688:	add	x29, sp, #0x30
  40968c:	stur	x0, [x29, #-8]
  409690:	stur	x1, [x29, #-16]
  409694:	ldur	x8, [x29, #-8]
  409698:	str	x8, [sp, #24]
  40969c:	ldur	x8, [x29, #-16]
  4096a0:	str	x8, [sp, #16]
  4096a4:	ldr	x8, [sp, #24]
  4096a8:	ldr	x8, [x8, #8]
  4096ac:	ldr	x9, [sp, #16]
  4096b0:	ldr	x9, [x9, #8]
  4096b4:	mov	w10, #0x0                   	// #0
  4096b8:	cmp	x8, x9
  4096bc:	str	w10, [sp, #12]
  4096c0:	b.ne	409704 <__fxstatat@plt+0x7594>  // b.any
  4096c4:	ldr	x8, [sp, #24]
  4096c8:	ldr	x8, [x8, #16]
  4096cc:	ldr	x9, [sp, #16]
  4096d0:	ldr	x9, [x9, #16]
  4096d4:	mov	w10, #0x0                   	// #0
  4096d8:	cmp	x8, x9
  4096dc:	str	w10, [sp, #12]
  4096e0:	b.ne	409704 <__fxstatat@plt+0x7594>  // b.any
  4096e4:	ldr	x8, [sp, #24]
  4096e8:	ldr	x0, [x8]
  4096ec:	ldr	x8, [sp, #16]
  4096f0:	ldr	x1, [x8]
  4096f4:	bl	401f50 <strcmp@plt>
  4096f8:	cmp	w0, #0x0
  4096fc:	cset	w9, eq  // eq = none
  409700:	str	w9, [sp, #12]
  409704:	ldr	w8, [sp, #12]
  409708:	mov	w9, #0x1                   	// #1
  40970c:	mov	w10, wzr
  409710:	tst	w8, #0x1
  409714:	csel	w8, w9, w10, ne  // ne = any
  409718:	cmp	w8, #0x0
  40971c:	cset	w8, ne  // ne = any
  409720:	and	w0, w8, #0x1
  409724:	ldp	x29, x30, [sp, #48]
  409728:	add	sp, sp, #0x40
  40972c:	ret
  409730:	sub	sp, sp, #0x20
  409734:	stp	x29, x30, [sp, #16]
  409738:	add	x29, sp, #0x10
  40973c:	str	x0, [sp, #8]
  409740:	ldr	x8, [sp, #8]
  409744:	str	x8, [sp]
  409748:	ldr	x8, [sp]
  40974c:	ldr	x0, [x8]
  409750:	bl	401fa0 <free@plt>
  409754:	ldr	x0, [sp]
  409758:	bl	401fa0 <free@plt>
  40975c:	ldp	x29, x30, [sp, #16]
  409760:	add	sp, sp, #0x20
  409764:	ret
  409768:	sub	sp, sp, #0x1f0
  40976c:	stp	x29, x30, [sp, #464]
  409770:	str	x28, [sp, #480]
  409774:	add	x29, sp, #0x1d0
  409778:	stur	x0, [x29, #-8]
  40977c:	stur	x1, [x29, #-16]
  409780:	stur	w2, [x29, #-20]
  409784:	stur	x3, [x29, #-32]
  409788:	stur	x4, [x29, #-40]
  40978c:	ldur	w8, [x29, #-20]
  409790:	and	w8, w8, #0x3
  409794:	stur	w8, [x29, #-44]
  409798:	ldur	w8, [x29, #-20]
  40979c:	ands	w8, w8, #0x20
  4097a0:	mov	w9, #0x3e8                 	// #1000
  4097a4:	mov	w10, #0x400                 	// #1024
  4097a8:	csel	w9, w10, w9, ne  // ne = any
  4097ac:	stur	w9, [x29, #-48]
  4097b0:	mov	w9, #0xffffffff            	// #-1
  4097b4:	stur	w9, [x29, #-64]
  4097b8:	mov	w9, #0x8                   	// #8
  4097bc:	stur	w9, [x29, #-68]
  4097c0:	adrp	x11, 413000 <__fxstatat@plt+0x10e90>
  4097c4:	add	x11, x11, #0xc38
  4097c8:	stur	x11, [x29, #-112]
  4097cc:	mov	w9, #0x1                   	// #1
  4097d0:	mov	w11, w9
  4097d4:	stur	x11, [x29, #-120]
  4097d8:	adrp	x11, 414000 <__fxstatat@plt+0x11e90>
  4097dc:	add	x11, x11, #0x4f6
  4097e0:	stur	x11, [x29, #-128]
  4097e4:	stur	x11, [x29, #-136]
  4097e8:	str	w8, [sp, #180]
  4097ec:	bl	401d50 <localeconv@plt>
  4097f0:	stur	x0, [x29, #-144]
  4097f4:	ldur	x11, [x29, #-144]
  4097f8:	ldr	x0, [x11]
  4097fc:	bl	401c50 <strlen@plt>
  409800:	stur	x0, [x29, #-152]
  409804:	ldur	x11, [x29, #-152]
  409808:	cbz	x11, 409838 <__fxstatat@plt+0x76c8>
  40980c:	b	409810 <__fxstatat@plt+0x76a0>
  409810:	ldur	x8, [x29, #-152]
  409814:	subs	x8, x8, #0x10
  409818:	b.hi	409838 <__fxstatat@plt+0x76c8>  // b.pmore
  40981c:	b	409820 <__fxstatat@plt+0x76b0>
  409820:	ldur	x8, [x29, #-144]
  409824:	ldr	x8, [x8]
  409828:	stur	x8, [x29, #-112]
  40982c:	ldur	x8, [x29, #-152]
  409830:	stur	x8, [x29, #-120]
  409834:	b	409838 <__fxstatat@plt+0x76c8>
  409838:	ldur	x8, [x29, #-144]
  40983c:	ldr	x8, [x8, #16]
  409840:	stur	x8, [x29, #-128]
  409844:	ldur	x8, [x29, #-144]
  409848:	ldr	x0, [x8, #8]
  40984c:	bl	401c50 <strlen@plt>
  409850:	subs	x8, x0, #0x10
  409854:	b.hi	40986c <__fxstatat@plt+0x76fc>  // b.pmore
  409858:	b	40985c <__fxstatat@plt+0x76ec>
  40985c:	ldur	x8, [x29, #-144]
  409860:	ldr	x8, [x8, #8]
  409864:	stur	x8, [x29, #-136]
  409868:	b	40986c <__fxstatat@plt+0x76fc>
  40986c:	ldur	x8, [x29, #-16]
  409870:	add	x8, x8, #0x287
  409874:	stur	x8, [x29, #-88]
  409878:	ldur	x8, [x29, #-88]
  40987c:	stur	x8, [x29, #-80]
  409880:	ldur	x8, [x29, #-40]
  409884:	ldur	x9, [x29, #-32]
  409888:	subs	x8, x8, x9
  40988c:	b.hi	409904 <__fxstatat@plt+0x7794>  // b.pmore
  409890:	b	409894 <__fxstatat@plt+0x7724>
  409894:	ldur	x8, [x29, #-32]
  409898:	ldur	x9, [x29, #-40]
  40989c:	udiv	x10, x8, x9
  4098a0:	mul	x9, x10, x9
  4098a4:	subs	x8, x8, x9
  4098a8:	cbnz	x8, 409900 <__fxstatat@plt+0x7790>
  4098ac:	b	4098b0 <__fxstatat@plt+0x7740>
  4098b0:	ldur	x8, [x29, #-32]
  4098b4:	ldur	x9, [x29, #-40]
  4098b8:	udiv	x8, x8, x9
  4098bc:	stur	x8, [x29, #-160]
  4098c0:	ldur	x8, [x29, #-8]
  4098c4:	ldur	x9, [x29, #-160]
  4098c8:	mul	x8, x8, x9
  4098cc:	stur	x8, [x29, #-56]
  4098d0:	ldur	x8, [x29, #-56]
  4098d4:	ldur	x9, [x29, #-160]
  4098d8:	udiv	x8, x8, x9
  4098dc:	ldur	x9, [x29, #-8]
  4098e0:	subs	x8, x8, x9
  4098e4:	b.ne	4098fc <__fxstatat@plt+0x778c>  // b.any
  4098e8:	b	4098ec <__fxstatat@plt+0x777c>
  4098ec:	mov	w8, wzr
  4098f0:	stur	w8, [x29, #-60]
  4098f4:	stur	w8, [x29, #-100]
  4098f8:	b	409c7c <__fxstatat@plt+0x7b0c>
  4098fc:	b	409900 <__fxstatat@plt+0x7790>
  409900:	b	4099ec <__fxstatat@plt+0x787c>
  409904:	ldur	x8, [x29, #-32]
  409908:	cbz	x8, 4099e8 <__fxstatat@plt+0x7878>
  40990c:	b	409910 <__fxstatat@plt+0x77a0>
  409910:	ldur	x8, [x29, #-40]
  409914:	ldur	x9, [x29, #-32]
  409918:	udiv	x10, x8, x9
  40991c:	mul	x9, x10, x9
  409920:	subs	x8, x8, x9
  409924:	cbnz	x8, 4099e8 <__fxstatat@plt+0x7878>
  409928:	b	40992c <__fxstatat@plt+0x77bc>
  40992c:	ldur	x8, [x29, #-40]
  409930:	ldur	x9, [x29, #-32]
  409934:	udiv	x8, x8, x9
  409938:	stur	x8, [x29, #-168]
  40993c:	ldur	x8, [x29, #-8]
  409940:	ldur	x9, [x29, #-168]
  409944:	udiv	x10, x8, x9
  409948:	mul	x9, x10, x9
  40994c:	subs	x8, x8, x9
  409950:	add	x8, x8, x8, lsl #2
  409954:	lsl	x8, x8, #1
  409958:	stur	x8, [x29, #-176]
  40995c:	ldur	x8, [x29, #-176]
  409960:	ldur	x9, [x29, #-168]
  409964:	udiv	x10, x8, x9
  409968:	mul	x9, x10, x9
  40996c:	subs	x8, x8, x9
  409970:	lsl	x8, x8, #1
  409974:	stur	x8, [x29, #-184]
  409978:	ldur	x8, [x29, #-8]
  40997c:	ldur	x9, [x29, #-168]
  409980:	udiv	x8, x8, x9
  409984:	stur	x8, [x29, #-56]
  409988:	ldur	x8, [x29, #-176]
  40998c:	ldur	x9, [x29, #-168]
  409990:	udiv	x8, x8, x9
  409994:	stur	w8, [x29, #-60]
  409998:	ldur	x9, [x29, #-184]
  40999c:	ldur	x10, [x29, #-168]
  4099a0:	subs	x9, x9, x10
  4099a4:	b.cs	4099c0 <__fxstatat@plt+0x7850>  // b.hs, b.nlast
  4099a8:	b	4099ac <__fxstatat@plt+0x783c>
  4099ac:	ldur	x8, [x29, #-184]
  4099b0:	subs	x8, x8, #0x0
  4099b4:	cset	w9, ne  // ne = any
  4099b8:	str	w9, [sp, #176]
  4099bc:	b	4099dc <__fxstatat@plt+0x786c>
  4099c0:	ldur	x8, [x29, #-168]
  4099c4:	ldur	x9, [x29, #-184]
  4099c8:	subs	x8, x8, x9
  4099cc:	cset	w10, cc  // cc = lo, ul, last
  4099d0:	orr	w10, w10, #0x2
  4099d4:	str	w10, [sp, #176]
  4099d8:	b	4099dc <__fxstatat@plt+0x786c>
  4099dc:	ldr	w8, [sp, #176]
  4099e0:	stur	w8, [x29, #-100]
  4099e4:	b	409c7c <__fxstatat@plt+0x7b0c>
  4099e8:	b	4099ec <__fxstatat@plt+0x787c>
  4099ec:	ldur	x0, [x29, #-40]
  4099f0:	bl	412848 <__fxstatat@plt+0x106d8>
  4099f4:	stur	q0, [x29, #-208]
  4099f8:	ldur	x0, [x29, #-8]
  4099fc:	bl	412848 <__fxstatat@plt+0x106d8>
  409a00:	ldur	x0, [x29, #-32]
  409a04:	str	q0, [sp, #160]
  409a08:	bl	412848 <__fxstatat@plt+0x106d8>
  409a0c:	ldur	q1, [x29, #-208]
  409a10:	bl	411370 <__fxstatat@plt+0xf200>
  409a14:	ldr	q1, [sp, #160]
  409a18:	str	q0, [sp, #144]
  409a1c:	mov	v0.16b, v1.16b
  409a20:	ldr	q1, [sp, #144]
  409a24:	bl	411ed8 <__fxstatat@plt+0xfd68>
  409a28:	stur	q0, [x29, #-224]
  409a2c:	ldurb	w8, [x29, #-20]
  409a30:	tbnz	w8, #4, 409a80 <__fxstatat@plt+0x7910>
  409a34:	b	409a38 <__fxstatat@plt+0x78c8>
  409a38:	ldur	x0, [x29, #-16]
  409a3c:	ldur	w8, [x29, #-44]
  409a40:	ldur	q0, [x29, #-224]
  409a44:	str	x0, [sp, #136]
  409a48:	mov	w0, w8
  409a4c:	bl	40a22c <__fxstatat@plt+0x80bc>
  409a50:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  409a54:	add	x1, x1, #0xec0
  409a58:	ldr	x0, [sp, #136]
  409a5c:	bl	401cd0 <sprintf@plt>
  409a60:	ldur	x9, [x29, #-16]
  409a64:	str	w0, [sp, #132]
  409a68:	mov	x0, x9
  409a6c:	bl	401c50 <strlen@plt>
  409a70:	str	x0, [sp, #232]
  409a74:	mov	x9, xzr
  409a78:	str	x9, [sp, #224]
  409a7c:	b	409c40 <__fxstatat@plt+0x7ad0>
  409a80:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  409a84:	ldr	q0, [x8, #3728]
  409a88:	str	q0, [sp, #208]
  409a8c:	mov	w9, wzr
  409a90:	stur	w9, [x29, #-64]
  409a94:	b	409a98 <__fxstatat@plt+0x7928>
  409a98:	ldur	w0, [x29, #-48]
  409a9c:	bl	4126c0 <__fxstatat@plt+0x10550>
  409aa0:	ldr	q1, [sp, #208]
  409aa4:	str	q0, [sp, #112]
  409aa8:	mov	v0.16b, v1.16b
  409aac:	ldr	q1, [sp, #112]
  409ab0:	bl	411ed8 <__fxstatat@plt+0xfd68>
  409ab4:	str	q0, [sp, #208]
  409ab8:	ldur	w8, [x29, #-64]
  409abc:	add	w8, w8, #0x1
  409ac0:	stur	w8, [x29, #-64]
  409ac4:	b	409ac8 <__fxstatat@plt+0x7958>
  409ac8:	ldr	q0, [sp, #208]
  409acc:	ldur	w0, [x29, #-48]
  409ad0:	str	q0, [sp, #96]
  409ad4:	bl	4126c0 <__fxstatat@plt+0x10550>
  409ad8:	ldr	q1, [sp, #96]
  409adc:	str	q0, [sp, #80]
  409ae0:	mov	v0.16b, v1.16b
  409ae4:	ldr	q1, [sp, #80]
  409ae8:	bl	411ed8 <__fxstatat@plt+0xfd68>
  409aec:	ldur	q1, [x29, #-224]
  409af0:	mov	w0, wzr
  409af4:	str	w0, [sp, #76]
  409af8:	bl	411d98 <__fxstatat@plt+0xfc28>
  409afc:	subs	w8, w0, #0x0
  409b00:	ldr	w0, [sp, #76]
  409b04:	str	w0, [sp, #72]
  409b08:	b.gt	409b28 <__fxstatat@plt+0x79b8>
  409b0c:	b	409b10 <__fxstatat@plt+0x79a0>
  409b10:	ldur	w8, [x29, #-64]
  409b14:	ldur	w9, [x29, #-68]
  409b18:	subs	w8, w8, w9
  409b1c:	cset	w9, lt  // lt = tstop
  409b20:	str	w9, [sp, #72]
  409b24:	b	409b28 <__fxstatat@plt+0x79b8>
  409b28:	ldr	w8, [sp, #72]
  409b2c:	tbnz	w8, #0, 409a98 <__fxstatat@plt+0x7928>
  409b30:	b	409b34 <__fxstatat@plt+0x79c4>
  409b34:	ldr	q1, [sp, #208]
  409b38:	ldur	q0, [x29, #-224]
  409b3c:	bl	411370 <__fxstatat@plt+0xf200>
  409b40:	stur	q0, [x29, #-224]
  409b44:	ldur	x0, [x29, #-16]
  409b48:	ldur	w8, [x29, #-44]
  409b4c:	ldur	q0, [x29, #-224]
  409b50:	str	x0, [sp, #64]
  409b54:	mov	w0, w8
  409b58:	bl	40a22c <__fxstatat@plt+0x80bc>
  409b5c:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  409b60:	add	x1, x1, #0xec6
  409b64:	ldr	x0, [sp, #64]
  409b68:	bl	401cd0 <sprintf@plt>
  409b6c:	ldur	x9, [x29, #-16]
  409b70:	str	w0, [sp, #60]
  409b74:	mov	x0, x9
  409b78:	bl	401c50 <strlen@plt>
  409b7c:	str	x0, [sp, #232]
  409b80:	ldur	x9, [x29, #-120]
  409b84:	add	x9, x9, #0x1
  409b88:	str	x9, [sp, #224]
  409b8c:	ldr	x9, [sp, #224]
  409b90:	ldurb	w8, [x29, #-20]
  409b94:	ands	w8, w8, #0x20
  409b98:	cinc	x9, x9, eq  // eq = none
  409b9c:	add	x9, x9, #0x1
  409ba0:	ldr	x10, [sp, #232]
  409ba4:	subs	x9, x9, x10
  409ba8:	b.cc	409bd8 <__fxstatat@plt+0x7a68>  // b.lo, b.ul, b.last
  409bac:	b	409bb0 <__fxstatat@plt+0x7a40>
  409bb0:	ldurb	w8, [x29, #-20]
  409bb4:	tbz	w8, #3, 409c3c <__fxstatat@plt+0x7acc>
  409bb8:	b	409bbc <__fxstatat@plt+0x7a4c>
  409bbc:	ldur	x8, [x29, #-16]
  409bc0:	ldr	x9, [sp, #232]
  409bc4:	add	x8, x9, x8
  409bc8:	ldurb	w10, [x8, #-1]
  409bcc:	subs	w10, w10, #0x30
  409bd0:	b.ne	409c3c <__fxstatat@plt+0x7acc>  // b.any
  409bd4:	b	409bd8 <__fxstatat@plt+0x7a68>
  409bd8:	ldur	x0, [x29, #-16]
  409bdc:	ldur	w8, [x29, #-44]
  409be0:	ldur	q0, [x29, #-224]
  409be4:	adrp	x9, 413000 <__fxstatat@plt+0x10e90>
  409be8:	ldr	q1, [x9, #3744]
  409bec:	str	q1, [sp, #32]
  409bf0:	str	x0, [sp, #24]
  409bf4:	str	w8, [sp, #20]
  409bf8:	bl	411ed8 <__fxstatat@plt+0xfd68>
  409bfc:	ldr	w0, [sp, #20]
  409c00:	bl	40a22c <__fxstatat@plt+0x80bc>
  409c04:	ldr	q1, [sp, #32]
  409c08:	bl	411370 <__fxstatat@plt+0xf200>
  409c0c:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  409c10:	add	x1, x1, #0xec0
  409c14:	ldr	x0, [sp, #24]
  409c18:	bl	401cd0 <sprintf@plt>
  409c1c:	ldur	x9, [x29, #-16]
  409c20:	str	w0, [sp, #16]
  409c24:	mov	x0, x9
  409c28:	bl	401c50 <strlen@plt>
  409c2c:	str	x0, [sp, #232]
  409c30:	mov	x9, xzr
  409c34:	str	x9, [sp, #224]
  409c38:	b	409c3c <__fxstatat@plt+0x7acc>
  409c3c:	b	409c40 <__fxstatat@plt+0x7ad0>
  409c40:	ldur	x8, [x29, #-88]
  409c44:	ldr	x9, [sp, #232]
  409c48:	subs	x8, x8, x9
  409c4c:	stur	x8, [x29, #-80]
  409c50:	ldur	x0, [x29, #-80]
  409c54:	ldur	x1, [x29, #-16]
  409c58:	ldr	x2, [sp, #232]
  409c5c:	bl	401c20 <memmove@plt>
  409c60:	ldur	x8, [x29, #-80]
  409c64:	ldr	x9, [sp, #232]
  409c68:	add	x8, x8, x9
  409c6c:	ldr	x9, [sp, #224]
  409c70:	subs	x8, x8, x9
  409c74:	stur	x8, [x29, #-96]
  409c78:	b	40a060 <__fxstatat@plt+0x7ef0>
  409c7c:	ldurb	w8, [x29, #-20]
  409c80:	tbz	w8, #4, 409ee8 <__fxstatat@plt+0x7d78>
  409c84:	b	409c88 <__fxstatat@plt+0x7b18>
  409c88:	mov	w8, wzr
  409c8c:	stur	w8, [x29, #-64]
  409c90:	ldur	w8, [x29, #-48]
  409c94:	mov	w9, w8
  409c98:	ldur	x10, [x29, #-56]
  409c9c:	subs	x9, x9, x10
  409ca0:	b.hi	409ee4 <__fxstatat@plt+0x7d74>  // b.pmore
  409ca4:	b	409ca8 <__fxstatat@plt+0x7b38>
  409ca8:	b	409cac <__fxstatat@plt+0x7b3c>
  409cac:	ldur	x8, [x29, #-56]
  409cb0:	ldur	w9, [x29, #-48]
  409cb4:	mov	w10, w9
  409cb8:	udiv	x11, x8, x10
  409cbc:	mul	w9, w11, w10
  409cc0:	subs	w8, w8, w9
  409cc4:	mov	w9, #0xa                   	// #10
  409cc8:	mul	w8, w8, w9
  409ccc:	ldur	w9, [x29, #-60]
  409cd0:	add	w8, w8, w9
  409cd4:	mov	w0, w8
  409cd8:	str	w0, [sp, #204]
  409cdc:	ldr	w8, [sp, #204]
  409ce0:	ldur	w9, [x29, #-48]
  409ce4:	udiv	w10, w8, w9
  409ce8:	mul	w9, w10, w9
  409cec:	subs	w8, w8, w9
  409cf0:	lsl	w8, w8, #1
  409cf4:	ldur	w9, [x29, #-100]
  409cf8:	add	w8, w8, w9, asr #1
  409cfc:	str	w8, [sp, #200]
  409d00:	ldur	w8, [x29, #-48]
  409d04:	mov	w12, w8
  409d08:	ldur	x13, [x29, #-56]
  409d0c:	udiv	x12, x13, x12
  409d10:	stur	x12, [x29, #-56]
  409d14:	ldr	w8, [sp, #204]
  409d18:	ldur	w9, [x29, #-48]
  409d1c:	udiv	w8, w8, w9
  409d20:	stur	w8, [x29, #-60]
  409d24:	ldr	w8, [sp, #200]
  409d28:	ldur	w9, [x29, #-48]
  409d2c:	subs	w8, w8, w9
  409d30:	b.cs	409d54 <__fxstatat@plt+0x7be4>  // b.hs, b.nlast
  409d34:	b	409d38 <__fxstatat@plt+0x7bc8>
  409d38:	ldr	w8, [sp, #200]
  409d3c:	ldur	w9, [x29, #-100]
  409d40:	add	w8, w8, w9
  409d44:	subs	w8, w8, #0x0
  409d48:	cset	w9, ne  // ne = any
  409d4c:	str	w9, [sp, #12]
  409d50:	b	409d78 <__fxstatat@plt+0x7c08>
  409d54:	ldur	w8, [x29, #-48]
  409d58:	ldr	w9, [sp, #200]
  409d5c:	ldur	w10, [x29, #-100]
  409d60:	add	w9, w9, w10
  409d64:	subs	w8, w8, w9
  409d68:	cset	w9, cc  // cc = lo, ul, last
  409d6c:	orr	w9, w9, #0x2
  409d70:	str	w9, [sp, #12]
  409d74:	b	409d78 <__fxstatat@plt+0x7c08>
  409d78:	ldr	w8, [sp, #12]
  409d7c:	stur	w8, [x29, #-100]
  409d80:	ldur	w8, [x29, #-64]
  409d84:	add	w8, w8, #0x1
  409d88:	stur	w8, [x29, #-64]
  409d8c:	b	409d90 <__fxstatat@plt+0x7c20>
  409d90:	ldur	w8, [x29, #-48]
  409d94:	mov	w9, w8
  409d98:	ldur	x10, [x29, #-56]
  409d9c:	mov	w0, wzr
  409da0:	subs	x9, x9, x10
  409da4:	str	w0, [sp, #8]
  409da8:	b.hi	409dc8 <__fxstatat@plt+0x7c58>  // b.pmore
  409dac:	b	409db0 <__fxstatat@plt+0x7c40>
  409db0:	ldur	w8, [x29, #-64]
  409db4:	ldur	w9, [x29, #-68]
  409db8:	subs	w8, w8, w9
  409dbc:	cset	w9, lt  // lt = tstop
  409dc0:	str	w9, [sp, #8]
  409dc4:	b	409dc8 <__fxstatat@plt+0x7c58>
  409dc8:	ldr	w8, [sp, #8]
  409dcc:	tbnz	w8, #0, 409cac <__fxstatat@plt+0x7b3c>
  409dd0:	b	409dd4 <__fxstatat@plt+0x7c64>
  409dd4:	ldur	x8, [x29, #-56]
  409dd8:	subs	x8, x8, #0x9
  409ddc:	b.hi	409ee0 <__fxstatat@plt+0x7d70>  // b.pmore
  409de0:	b	409de4 <__fxstatat@plt+0x7c74>
  409de4:	ldur	w8, [x29, #-44]
  409de8:	subs	w8, w8, #0x1
  409dec:	b.ne	409e10 <__fxstatat@plt+0x7ca0>  // b.any
  409df0:	b	409df4 <__fxstatat@plt+0x7c84>
  409df4:	ldur	w8, [x29, #-100]
  409df8:	ldur	w9, [x29, #-60]
  409dfc:	and	w9, w9, #0x1
  409e00:	add	w8, w8, w9
  409e04:	subs	w8, w8, #0x2
  409e08:	b.gt	409e2c <__fxstatat@plt+0x7cbc>
  409e0c:	b	409e6c <__fxstatat@plt+0x7cfc>
  409e10:	ldur	w8, [x29, #-44]
  409e14:	cbnz	w8, 409e6c <__fxstatat@plt+0x7cfc>
  409e18:	b	409e1c <__fxstatat@plt+0x7cac>
  409e1c:	ldur	w8, [x29, #-100]
  409e20:	subs	w8, w8, #0x1
  409e24:	b.lt	409e6c <__fxstatat@plt+0x7cfc>  // b.tstop
  409e28:	b	409e2c <__fxstatat@plt+0x7cbc>
  409e2c:	ldur	w8, [x29, #-60]
  409e30:	add	w8, w8, #0x1
  409e34:	stur	w8, [x29, #-60]
  409e38:	mov	w8, wzr
  409e3c:	stur	w8, [x29, #-100]
  409e40:	ldur	w8, [x29, #-60]
  409e44:	subs	w8, w8, #0xa
  409e48:	b.ne	409e68 <__fxstatat@plt+0x7cf8>  // b.any
  409e4c:	b	409e50 <__fxstatat@plt+0x7ce0>
  409e50:	ldur	x8, [x29, #-56]
  409e54:	add	x8, x8, #0x1
  409e58:	stur	x8, [x29, #-56]
  409e5c:	mov	w9, wzr
  409e60:	stur	w9, [x29, #-60]
  409e64:	b	409e68 <__fxstatat@plt+0x7cf8>
  409e68:	b	409e6c <__fxstatat@plt+0x7cfc>
  409e6c:	ldur	x8, [x29, #-56]
  409e70:	subs	x8, x8, #0x9
  409e74:	b.hi	409edc <__fxstatat@plt+0x7d6c>  // b.pmore
  409e78:	b	409e7c <__fxstatat@plt+0x7d0c>
  409e7c:	ldur	w8, [x29, #-60]
  409e80:	cbnz	w8, 409e94 <__fxstatat@plt+0x7d24>
  409e84:	b	409e88 <__fxstatat@plt+0x7d18>
  409e88:	ldurb	w8, [x29, #-20]
  409e8c:	tbnz	w8, #3, 409edc <__fxstatat@plt+0x7d6c>
  409e90:	b	409e94 <__fxstatat@plt+0x7d24>
  409e94:	ldur	w8, [x29, #-60]
  409e98:	add	w8, w8, #0x30
  409e9c:	ldur	x9, [x29, #-80]
  409ea0:	subs	x10, x9, #0x1
  409ea4:	stur	x10, [x29, #-80]
  409ea8:	sturb	w8, [x9, #-1]
  409eac:	ldur	x9, [x29, #-120]
  409eb0:	ldur	x10, [x29, #-80]
  409eb4:	subs	x9, x10, x9
  409eb8:	stur	x9, [x29, #-80]
  409ebc:	ldur	x0, [x29, #-80]
  409ec0:	ldur	x1, [x29, #-112]
  409ec4:	ldur	x2, [x29, #-120]
  409ec8:	bl	401c10 <memcpy@plt>
  409ecc:	mov	w8, wzr
  409ed0:	stur	w8, [x29, #-100]
  409ed4:	stur	w8, [x29, #-60]
  409ed8:	b	409edc <__fxstatat@plt+0x7d6c>
  409edc:	b	409ee0 <__fxstatat@plt+0x7d70>
  409ee0:	b	409ee4 <__fxstatat@plt+0x7d74>
  409ee4:	b	409ee8 <__fxstatat@plt+0x7d78>
  409ee8:	ldur	w8, [x29, #-44]
  409eec:	subs	w8, w8, #0x1
  409ef0:	b.ne	409f20 <__fxstatat@plt+0x7db0>  // b.any
  409ef4:	b	409ef8 <__fxstatat@plt+0x7d88>
  409ef8:	ldur	w8, [x29, #-60]
  409efc:	ldursw	x9, [x29, #-100]
  409f00:	ldur	x10, [x29, #-56]
  409f04:	and	x10, x10, #0x1
  409f08:	add	x9, x9, x10
  409f0c:	subs	x9, x9, #0x0
  409f10:	cinc	w8, w8, ne  // ne = any
  409f14:	subs	w8, w8, #0x5
  409f18:	b.gt	409f44 <__fxstatat@plt+0x7dd4>
  409f1c:	b	409fec <__fxstatat@plt+0x7e7c>
  409f20:	ldur	w8, [x29, #-44]
  409f24:	cbnz	w8, 409fec <__fxstatat@plt+0x7e7c>
  409f28:	b	409f2c <__fxstatat@plt+0x7dbc>
  409f2c:	ldur	w8, [x29, #-60]
  409f30:	ldur	w9, [x29, #-100]
  409f34:	add	w8, w8, w9
  409f38:	subs	w8, w8, #0x1
  409f3c:	b.lt	409fec <__fxstatat@plt+0x7e7c>  // b.tstop
  409f40:	b	409f44 <__fxstatat@plt+0x7dd4>
  409f44:	ldur	x8, [x29, #-56]
  409f48:	add	x8, x8, #0x1
  409f4c:	stur	x8, [x29, #-56]
  409f50:	ldurb	w9, [x29, #-20]
  409f54:	tbz	w9, #4, 409fe8 <__fxstatat@plt+0x7e78>
  409f58:	b	409f5c <__fxstatat@plt+0x7dec>
  409f5c:	ldur	x8, [x29, #-56]
  409f60:	ldur	w9, [x29, #-48]
  409f64:	mov	w10, w9
  409f68:	subs	x8, x8, x10
  409f6c:	b.ne	409fe8 <__fxstatat@plt+0x7e78>  // b.any
  409f70:	b	409f74 <__fxstatat@plt+0x7e04>
  409f74:	ldur	w8, [x29, #-64]
  409f78:	ldur	w9, [x29, #-68]
  409f7c:	subs	w8, w8, w9
  409f80:	b.ge	409fe8 <__fxstatat@plt+0x7e78>  // b.tcont
  409f84:	b	409f88 <__fxstatat@plt+0x7e18>
  409f88:	ldur	w8, [x29, #-64]
  409f8c:	add	w8, w8, #0x1
  409f90:	stur	w8, [x29, #-64]
  409f94:	ldurb	w8, [x29, #-20]
  409f98:	tbnz	w8, #3, 409fd8 <__fxstatat@plt+0x7e68>
  409f9c:	b	409fa0 <__fxstatat@plt+0x7e30>
  409fa0:	ldur	x8, [x29, #-80]
  409fa4:	subs	x9, x8, #0x1
  409fa8:	stur	x9, [x29, #-80]
  409fac:	mov	w10, #0x30                  	// #48
  409fb0:	sturb	w10, [x8, #-1]
  409fb4:	ldur	x8, [x29, #-120]
  409fb8:	ldur	x9, [x29, #-80]
  409fbc:	subs	x8, x9, x8
  409fc0:	stur	x8, [x29, #-80]
  409fc4:	ldur	x0, [x29, #-80]
  409fc8:	ldur	x1, [x29, #-112]
  409fcc:	ldur	x2, [x29, #-120]
  409fd0:	bl	401c10 <memcpy@plt>
  409fd4:	b	409fd8 <__fxstatat@plt+0x7e68>
  409fd8:	mov	w8, #0x1                   	// #1
  409fdc:	mov	w9, w8
  409fe0:	stur	x9, [x29, #-56]
  409fe4:	b	409fe8 <__fxstatat@plt+0x7e78>
  409fe8:	b	409fec <__fxstatat@plt+0x7e7c>
  409fec:	ldur	x8, [x29, #-80]
  409ff0:	stur	x8, [x29, #-96]
  409ff4:	b	409ff8 <__fxstatat@plt+0x7e88>
  409ff8:	ldur	x8, [x29, #-56]
  409ffc:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  40a000:	movk	x9, #0xcccd
  40a004:	umulh	x9, x8, x9
  40a008:	lsr	x9, x9, #3
  40a00c:	mov	w10, #0xa                   	// #10
  40a010:	mul	w9, w9, w10
  40a014:	subs	w8, w8, w9
  40a018:	mov	w0, w8
  40a01c:	str	w0, [sp, #196]
  40a020:	ldr	w8, [sp, #196]
  40a024:	add	w8, w8, #0x30
  40a028:	ldur	x11, [x29, #-80]
  40a02c:	subs	x12, x11, #0x1
  40a030:	stur	x12, [x29, #-80]
  40a034:	sturb	w8, [x11, #-1]
  40a038:	b	40a03c <__fxstatat@plt+0x7ecc>
  40a03c:	ldur	x8, [x29, #-56]
  40a040:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  40a044:	movk	x9, #0xcccd
  40a048:	umulh	x8, x8, x9
  40a04c:	lsr	x8, x8, #3
  40a050:	stur	x8, [x29, #-56]
  40a054:	cbnz	x8, 409ff8 <__fxstatat@plt+0x7e88>
  40a058:	b	40a05c <__fxstatat@plt+0x7eec>
  40a05c:	b	40a060 <__fxstatat@plt+0x7ef0>
  40a060:	ldurb	w8, [x29, #-20]
  40a064:	tbz	w8, #2, 40a090 <__fxstatat@plt+0x7f20>
  40a068:	b	40a06c <__fxstatat@plt+0x7efc>
  40a06c:	ldur	x8, [x29, #-80]
  40a070:	ldur	x9, [x29, #-96]
  40a074:	subs	x1, x9, x8
  40a078:	ldur	x2, [x29, #-128]
  40a07c:	ldur	x3, [x29, #-136]
  40a080:	mov	x0, x8
  40a084:	bl	40a2e4 <__fxstatat@plt+0x8174>
  40a088:	stur	x0, [x29, #-80]
  40a08c:	b	40a090 <__fxstatat@plt+0x7f20>
  40a090:	ldurb	w8, [x29, #-20]
  40a094:	tbz	w8, #7, 40a20c <__fxstatat@plt+0x809c>
  40a098:	b	40a09c <__fxstatat@plt+0x7f2c>
  40a09c:	ldur	w8, [x29, #-64]
  40a0a0:	tbz	w8, #31, 40a114 <__fxstatat@plt+0x7fa4>
  40a0a4:	b	40a0a8 <__fxstatat@plt+0x7f38>
  40a0a8:	mov	w8, wzr
  40a0ac:	stur	w8, [x29, #-64]
  40a0b0:	mov	w8, #0x1                   	// #1
  40a0b4:	mov	w9, w8
  40a0b8:	str	x9, [sp, #184]
  40a0bc:	b	40a0c0 <__fxstatat@plt+0x7f50>
  40a0c0:	ldr	x8, [sp, #184]
  40a0c4:	ldur	x9, [x29, #-40]
  40a0c8:	subs	x8, x8, x9
  40a0cc:	b.cs	40a110 <__fxstatat@plt+0x7fa0>  // b.hs, b.nlast
  40a0d0:	b	40a0d4 <__fxstatat@plt+0x7f64>
  40a0d4:	ldur	w8, [x29, #-64]
  40a0d8:	add	w8, w8, #0x1
  40a0dc:	stur	w8, [x29, #-64]
  40a0e0:	ldur	w9, [x29, #-68]
  40a0e4:	subs	w8, w8, w9
  40a0e8:	b.ne	40a0f4 <__fxstatat@plt+0x7f84>  // b.any
  40a0ec:	b	40a0f0 <__fxstatat@plt+0x7f80>
  40a0f0:	b	40a110 <__fxstatat@plt+0x7fa0>
  40a0f4:	b	40a0f8 <__fxstatat@plt+0x7f88>
  40a0f8:	ldur	w8, [x29, #-48]
  40a0fc:	mov	w9, w8
  40a100:	ldr	x10, [sp, #184]
  40a104:	mul	x9, x10, x9
  40a108:	str	x9, [sp, #184]
  40a10c:	b	40a0c0 <__fxstatat@plt+0x7f50>
  40a110:	b	40a114 <__fxstatat@plt+0x7fa4>
  40a114:	ldur	w8, [x29, #-64]
  40a118:	ldur	w9, [x29, #-20]
  40a11c:	and	w9, w9, #0x100
  40a120:	orr	w8, w8, w9
  40a124:	cbz	w8, 40a150 <__fxstatat@plt+0x7fe0>
  40a128:	b	40a12c <__fxstatat@plt+0x7fbc>
  40a12c:	ldurb	w8, [x29, #-20]
  40a130:	tbz	w8, #6, 40a150 <__fxstatat@plt+0x7fe0>
  40a134:	b	40a138 <__fxstatat@plt+0x7fc8>
  40a138:	ldur	x8, [x29, #-88]
  40a13c:	add	x9, x8, #0x1
  40a140:	stur	x9, [x29, #-88]
  40a144:	mov	w10, #0x20                  	// #32
  40a148:	strb	w10, [x8]
  40a14c:	b	40a150 <__fxstatat@plt+0x7fe0>
  40a150:	ldur	w8, [x29, #-64]
  40a154:	cbz	w8, 40a1b4 <__fxstatat@plt+0x8044>
  40a158:	b	40a15c <__fxstatat@plt+0x7fec>
  40a15c:	ldurb	w8, [x29, #-20]
  40a160:	tbnz	w8, #5, 40a184 <__fxstatat@plt+0x8014>
  40a164:	b	40a168 <__fxstatat@plt+0x7ff8>
  40a168:	ldur	w8, [x29, #-64]
  40a16c:	subs	w8, w8, #0x1
  40a170:	b.ne	40a184 <__fxstatat@plt+0x8014>  // b.any
  40a174:	b	40a178 <__fxstatat@plt+0x8008>
  40a178:	mov	w8, #0x6b                  	// #107
  40a17c:	str	w8, [sp, #4]
  40a180:	b	40a19c <__fxstatat@plt+0x802c>
  40a184:	ldursw	x8, [x29, #-64]
  40a188:	adrp	x9, 413000 <__fxstatat@plt+0x10e90>
  40a18c:	add	x9, x9, #0xee8
  40a190:	ldrb	w10, [x9, x8]
  40a194:	str	w10, [sp, #4]
  40a198:	b	40a19c <__fxstatat@plt+0x802c>
  40a19c:	ldr	w8, [sp, #4]
  40a1a0:	ldur	x9, [x29, #-88]
  40a1a4:	add	x10, x9, #0x1
  40a1a8:	stur	x10, [x29, #-88]
  40a1ac:	strb	w8, [x9]
  40a1b0:	b	40a1b4 <__fxstatat@plt+0x8044>
  40a1b4:	ldurb	w8, [x29, #-19]
  40a1b8:	tbz	w8, #0, 40a208 <__fxstatat@plt+0x8098>
  40a1bc:	b	40a1c0 <__fxstatat@plt+0x8050>
  40a1c0:	ldurb	w8, [x29, #-20]
  40a1c4:	tbz	w8, #5, 40a1f0 <__fxstatat@plt+0x8080>
  40a1c8:	b	40a1cc <__fxstatat@plt+0x805c>
  40a1cc:	ldur	w8, [x29, #-64]
  40a1d0:	cbz	w8, 40a1f0 <__fxstatat@plt+0x8080>
  40a1d4:	b	40a1d8 <__fxstatat@plt+0x8068>
  40a1d8:	ldur	x8, [x29, #-88]
  40a1dc:	add	x9, x8, #0x1
  40a1e0:	stur	x9, [x29, #-88]
  40a1e4:	mov	w10, #0x69                  	// #105
  40a1e8:	strb	w10, [x8]
  40a1ec:	b	40a1f0 <__fxstatat@plt+0x8080>
  40a1f0:	ldur	x8, [x29, #-88]
  40a1f4:	add	x9, x8, #0x1
  40a1f8:	stur	x9, [x29, #-88]
  40a1fc:	mov	w10, #0x42                  	// #66
  40a200:	strb	w10, [x8]
  40a204:	b	40a208 <__fxstatat@plt+0x8098>
  40a208:	b	40a20c <__fxstatat@plt+0x809c>
  40a20c:	ldur	x8, [x29, #-88]
  40a210:	mov	w9, wzr
  40a214:	strb	w9, [x8]
  40a218:	ldur	x0, [x29, #-80]
  40a21c:	ldr	x28, [sp, #480]
  40a220:	ldp	x29, x30, [sp, #464]
  40a224:	add	sp, sp, #0x1f0
  40a228:	ret
  40a22c:	sub	sp, sp, #0x50
  40a230:	stp	x29, x30, [sp, #64]
  40a234:	add	x29, sp, #0x40
  40a238:	stur	w0, [x29, #-4]
  40a23c:	str	q0, [sp, #32]
  40a240:	ldur	w8, [x29, #-4]
  40a244:	subs	w8, w8, #0x1
  40a248:	b.eq	40a2d4 <__fxstatat@plt+0x8164>  // b.none
  40a24c:	b	40a250 <__fxstatat@plt+0x80e0>
  40a250:	ldr	q0, [sp, #32]
  40a254:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  40a258:	ldr	q1, [x8, #3760]
  40a25c:	bl	411d98 <__fxstatat@plt+0xfc28>
  40a260:	subs	w9, w0, #0x0
  40a264:	b.ge	40a2d4 <__fxstatat@plt+0x8164>  // b.tcont
  40a268:	b	40a26c <__fxstatat@plt+0x80fc>
  40a26c:	ldr	q0, [sp, #32]
  40a270:	bl	412728 <__fxstatat@plt+0x105b8>
  40a274:	str	x0, [sp, #24]
  40a278:	ldr	x8, [sp, #24]
  40a27c:	ldur	w9, [x29, #-4]
  40a280:	mov	w1, wzr
  40a284:	str	x8, [sp, #16]
  40a288:	str	w1, [sp, #12]
  40a28c:	cbnz	w9, 40a2b4 <__fxstatat@plt+0x8144>
  40a290:	b	40a294 <__fxstatat@plt+0x8124>
  40a294:	ldr	x0, [sp, #24]
  40a298:	bl	412848 <__fxstatat@plt+0x106d8>
  40a29c:	ldr	q1, [sp, #32]
  40a2a0:	bl	411c90 <__fxstatat@plt+0xfb20>
  40a2a4:	subs	w8, w0, #0x0
  40a2a8:	cset	w9, ne  // ne = any
  40a2ac:	str	w9, [sp, #12]
  40a2b0:	b	40a2b4 <__fxstatat@plt+0x8144>
  40a2b4:	ldr	w0, [sp, #12]
  40a2b8:	mov	w1, w0
  40a2bc:	and	x8, x1, #0x1
  40a2c0:	ldr	x9, [sp, #16]
  40a2c4:	add	x0, x9, x8
  40a2c8:	bl	412848 <__fxstatat@plt+0x106d8>
  40a2cc:	str	q0, [sp, #32]
  40a2d0:	b	40a2d4 <__fxstatat@plt+0x8164>
  40a2d4:	ldr	q0, [sp, #32]
  40a2d8:	ldp	x29, x30, [sp, #64]
  40a2dc:	add	sp, sp, #0x50
  40a2e0:	ret
  40a2e4:	sub	sp, sp, #0x90
  40a2e8:	stp	x29, x30, [sp, #128]
  40a2ec:	add	x29, sp, #0x80
  40a2f0:	mov	x8, #0xffffffffffffffff    	// #-1
  40a2f4:	add	x9, sp, #0x17
  40a2f8:	stur	x0, [x29, #-8]
  40a2fc:	stur	x1, [x29, #-16]
  40a300:	stur	x2, [x29, #-24]
  40a304:	stur	x3, [x29, #-32]
  40a308:	stur	x8, [x29, #-48]
  40a30c:	ldur	x0, [x29, #-32]
  40a310:	str	x9, [sp, #8]
  40a314:	bl	401c50 <strlen@plt>
  40a318:	stur	x0, [x29, #-56]
  40a31c:	ldur	x8, [x29, #-16]
  40a320:	str	x8, [sp, #64]
  40a324:	ldur	x1, [x29, #-8]
  40a328:	ldur	x2, [x29, #-16]
  40a32c:	ldr	x0, [sp, #8]
  40a330:	bl	401c10 <memcpy@plt>
  40a334:	ldur	x8, [x29, #-8]
  40a338:	ldur	x9, [x29, #-16]
  40a33c:	add	x8, x8, x9
  40a340:	stur	x8, [x29, #-40]
  40a344:	ldur	x8, [x29, #-24]
  40a348:	ldrb	w9, [x8]
  40a34c:	strb	w9, [sp, #22]
  40a350:	ldrb	w9, [sp, #22]
  40a354:	cbz	w9, 40a390 <__fxstatat@plt+0x8220>
  40a358:	ldrb	w8, [sp, #22]
  40a35c:	cmp	w8, #0xff
  40a360:	b.ge	40a374 <__fxstatat@plt+0x8204>  // b.tcont
  40a364:	ldrb	w8, [sp, #22]
  40a368:	mov	w0, w8
  40a36c:	str	x0, [sp]
  40a370:	b	40a37c <__fxstatat@plt+0x820c>
  40a374:	ldr	x8, [sp, #64]
  40a378:	str	x8, [sp]
  40a37c:	ldr	x8, [sp]
  40a380:	stur	x8, [x29, #-48]
  40a384:	ldur	x8, [x29, #-24]
  40a388:	add	x8, x8, #0x1
  40a38c:	stur	x8, [x29, #-24]
  40a390:	ldr	x8, [sp, #64]
  40a394:	ldur	x9, [x29, #-48]
  40a398:	cmp	x8, x9
  40a39c:	b.cs	40a3a8 <__fxstatat@plt+0x8238>  // b.hs, b.nlast
  40a3a0:	ldr	x8, [sp, #64]
  40a3a4:	stur	x8, [x29, #-48]
  40a3a8:	ldur	x8, [x29, #-48]
  40a3ac:	ldur	x9, [x29, #-40]
  40a3b0:	mov	x10, xzr
  40a3b4:	subs	x8, x10, x8
  40a3b8:	add	x8, x9, x8
  40a3bc:	stur	x8, [x29, #-40]
  40a3c0:	ldur	x8, [x29, #-48]
  40a3c4:	ldr	x9, [sp, #64]
  40a3c8:	subs	x8, x9, x8
  40a3cc:	str	x8, [sp, #64]
  40a3d0:	ldur	x0, [x29, #-40]
  40a3d4:	ldr	x8, [sp, #64]
  40a3d8:	add	x9, sp, #0x17
  40a3dc:	add	x1, x9, x8
  40a3e0:	ldur	x2, [x29, #-48]
  40a3e4:	bl	401c10 <memcpy@plt>
  40a3e8:	ldr	x8, [sp, #64]
  40a3ec:	cbnz	x8, 40a400 <__fxstatat@plt+0x8290>
  40a3f0:	ldur	x0, [x29, #-40]
  40a3f4:	ldp	x29, x30, [sp, #128]
  40a3f8:	add	sp, sp, #0x90
  40a3fc:	ret
  40a400:	ldur	x8, [x29, #-56]
  40a404:	ldur	x9, [x29, #-40]
  40a408:	mov	x10, xzr
  40a40c:	subs	x8, x10, x8
  40a410:	add	x8, x9, x8
  40a414:	stur	x8, [x29, #-40]
  40a418:	ldur	x0, [x29, #-40]
  40a41c:	ldur	x1, [x29, #-32]
  40a420:	ldur	x2, [x29, #-56]
  40a424:	bl	401c10 <memcpy@plt>
  40a428:	b	40a344 <__fxstatat@plt+0x81d4>
  40a42c:	sub	sp, sp, #0x30
  40a430:	stp	x29, x30, [sp, #32]
  40a434:	add	x29, sp, #0x20
  40a438:	stur	x0, [x29, #-8]
  40a43c:	str	x1, [sp, #16]
  40a440:	str	x2, [sp, #8]
  40a444:	ldur	x0, [x29, #-8]
  40a448:	ldr	x1, [sp, #8]
  40a44c:	ldr	x2, [sp, #16]
  40a450:	bl	40a488 <__fxstatat@plt+0x8318>
  40a454:	str	w0, [sp, #4]
  40a458:	ldr	x8, [sp, #8]
  40a45c:	ldr	x8, [x8]
  40a460:	cbnz	x8, 40a478 <__fxstatat@plt+0x8308>
  40a464:	bl	40a680 <__fxstatat@plt+0x8510>
  40a468:	ldr	x8, [sp, #8]
  40a46c:	str	x0, [x8]
  40a470:	mov	w9, #0x4                   	// #4
  40a474:	str	w9, [sp, #4]
  40a478:	ldr	w0, [sp, #4]
  40a47c:	ldp	x29, x30, [sp, #32]
  40a480:	add	sp, sp, #0x30
  40a484:	ret
  40a488:	sub	sp, sp, #0x50
  40a48c:	stp	x29, x30, [sp, #64]
  40a490:	add	x29, sp, #0x40
  40a494:	stur	x0, [x29, #-16]
  40a498:	stur	x1, [x29, #-24]
  40a49c:	str	x2, [sp, #32]
  40a4a0:	str	wzr, [sp, #24]
  40a4a4:	ldur	x8, [x29, #-16]
  40a4a8:	cbnz	x8, 40a4e4 <__fxstatat@plt+0x8374>
  40a4ac:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  40a4b0:	add	x0, x0, #0x4d4
  40a4b4:	bl	402120 <getenv@plt>
  40a4b8:	stur	x0, [x29, #-16]
  40a4bc:	cbnz	x0, 40a4e4 <__fxstatat@plt+0x8374>
  40a4c0:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  40a4c4:	add	x0, x0, #0xecc
  40a4c8:	bl	402120 <getenv@plt>
  40a4cc:	stur	x0, [x29, #-16]
  40a4d0:	cbnz	x0, 40a4e4 <__fxstatat@plt+0x8374>
  40a4d4:	bl	40a680 <__fxstatat@plt+0x8510>
  40a4d8:	ldur	x8, [x29, #-24]
  40a4dc:	str	x0, [x8]
  40a4e0:	b	40a660 <__fxstatat@plt+0x84f0>
  40a4e4:	ldur	x8, [x29, #-16]
  40a4e8:	ldrb	w9, [x8]
  40a4ec:	cmp	w9, #0x27
  40a4f0:	b.ne	40a50c <__fxstatat@plt+0x839c>  // b.any
  40a4f4:	ldr	w8, [sp, #24]
  40a4f8:	orr	w8, w8, #0x4
  40a4fc:	str	w8, [sp, #24]
  40a500:	ldur	x9, [x29, #-16]
  40a504:	add	x9, x9, #0x1
  40a508:	stur	x9, [x29, #-16]
  40a50c:	ldur	x0, [x29, #-16]
  40a510:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  40a514:	add	x1, x1, #0xef8
  40a518:	adrp	x2, 413000 <__fxstatat@plt+0x10e90>
  40a51c:	add	x2, x2, #0xf10
  40a520:	mov	x3, #0x4                   	// #4
  40a524:	bl	40fff4 <__fxstatat@plt+0xde84>
  40a528:	str	w0, [sp, #28]
  40a52c:	mov	w8, wzr
  40a530:	cmp	w8, w0
  40a534:	cset	w8, gt
  40a538:	tbnz	w8, #0, 40a568 <__fxstatat@plt+0x83f8>
  40a53c:	ldrsw	x8, [sp, #28]
  40a540:	adrp	x9, 413000 <__fxstatat@plt+0x10e90>
  40a544:	add	x9, x9, #0xf10
  40a548:	ldr	w10, [x9, x8, lsl #2]
  40a54c:	ldr	w11, [sp, #24]
  40a550:	orr	w10, w11, w10
  40a554:	str	w10, [sp, #24]
  40a558:	ldur	x8, [x29, #-24]
  40a55c:	mov	x9, #0x1                   	// #1
  40a560:	str	x9, [x8]
  40a564:	b	40a660 <__fxstatat@plt+0x84f0>
  40a568:	ldur	x0, [x29, #-16]
  40a56c:	ldur	x3, [x29, #-24]
  40a570:	add	x1, sp, #0x10
  40a574:	mov	w8, wzr
  40a578:	mov	w2, w8
  40a57c:	adrp	x4, 413000 <__fxstatat@plt+0x10e90>
  40a580:	add	x4, x4, #0xed6
  40a584:	bl	40e514 <__fxstatat@plt+0xc3a4>
  40a588:	str	w0, [sp, #12]
  40a58c:	ldr	w8, [sp, #12]
  40a590:	cbz	w8, 40a5a8 <__fxstatat@plt+0x8438>
  40a594:	ldr	x8, [sp, #32]
  40a598:	str	wzr, [x8]
  40a59c:	ldr	w9, [sp, #12]
  40a5a0:	stur	w9, [x29, #-4]
  40a5a4:	b	40a670 <__fxstatat@plt+0x8500>
  40a5a8:	ldur	x8, [x29, #-16]
  40a5ac:	ldrb	w9, [x8]
  40a5b0:	mov	w10, #0x30                  	// #48
  40a5b4:	mov	w11, #0x0                   	// #0
  40a5b8:	cmp	w10, w9
  40a5bc:	str	w11, [sp, #8]
  40a5c0:	b.gt	40a5d8 <__fxstatat@plt+0x8468>
  40a5c4:	ldur	x8, [x29, #-16]
  40a5c8:	ldrb	w9, [x8]
  40a5cc:	cmp	w9, #0x39
  40a5d0:	cset	w9, le
  40a5d4:	str	w9, [sp, #8]
  40a5d8:	ldr	w8, [sp, #8]
  40a5dc:	eor	w8, w8, #0x1
  40a5e0:	tbnz	w8, #0, 40a5e8 <__fxstatat@plt+0x8478>
  40a5e4:	b	40a660 <__fxstatat@plt+0x84f0>
  40a5e8:	ldur	x8, [x29, #-16]
  40a5ec:	ldr	x9, [sp, #16]
  40a5f0:	cmp	x8, x9
  40a5f4:	b.ne	40a650 <__fxstatat@plt+0x84e0>  // b.any
  40a5f8:	ldr	w8, [sp, #24]
  40a5fc:	orr	w8, w8, #0x80
  40a600:	str	w8, [sp, #24]
  40a604:	ldr	x9, [sp, #16]
  40a608:	ldurb	w8, [x9, #-1]
  40a60c:	cmp	w8, #0x42
  40a610:	b.ne	40a620 <__fxstatat@plt+0x84b0>  // b.any
  40a614:	ldr	w8, [sp, #24]
  40a618:	orr	w8, w8, #0x100
  40a61c:	str	w8, [sp, #24]
  40a620:	ldr	x8, [sp, #16]
  40a624:	ldurb	w9, [x8, #-1]
  40a628:	cmp	w9, #0x42
  40a62c:	b.ne	40a640 <__fxstatat@plt+0x84d0>  // b.any
  40a630:	ldr	x8, [sp, #16]
  40a634:	ldurb	w9, [x8, #-2]
  40a638:	cmp	w9, #0x69
  40a63c:	b.ne	40a64c <__fxstatat@plt+0x84dc>  // b.any
  40a640:	ldr	w8, [sp, #24]
  40a644:	orr	w8, w8, #0x20
  40a648:	str	w8, [sp, #24]
  40a64c:	b	40a660 <__fxstatat@plt+0x84f0>
  40a650:	ldur	x8, [x29, #-16]
  40a654:	add	x8, x8, #0x1
  40a658:	stur	x8, [x29, #-16]
  40a65c:	b	40a5a8 <__fxstatat@plt+0x8438>
  40a660:	ldr	w8, [sp, #24]
  40a664:	ldr	x9, [sp, #32]
  40a668:	str	w8, [x9]
  40a66c:	stur	wzr, [x29, #-4]
  40a670:	ldur	w0, [x29, #-4]
  40a674:	ldp	x29, x30, [sp, #64]
  40a678:	add	sp, sp, #0x50
  40a67c:	ret
  40a680:	sub	sp, sp, #0x20
  40a684:	stp	x29, x30, [sp, #16]
  40a688:	add	x29, sp, #0x10
  40a68c:	adrp	x0, 413000 <__fxstatat@plt+0x10e90>
  40a690:	add	x0, x0, #0x4c1
  40a694:	mov	w8, #0x200                 	// #512
  40a698:	mov	w9, #0x400                 	// #1024
  40a69c:	stur	w8, [x29, #-4]
  40a6a0:	str	w9, [sp, #8]
  40a6a4:	bl	402120 <getenv@plt>
  40a6a8:	cmp	x0, #0x0
  40a6ac:	ldur	w8, [x29, #-4]
  40a6b0:	ldr	w9, [sp, #8]
  40a6b4:	csel	w10, w8, w9, ne  // ne = any
  40a6b8:	mov	w0, w10
  40a6bc:	sxtw	x0, w0
  40a6c0:	ldp	x29, x30, [sp, #16]
  40a6c4:	add	sp, sp, #0x20
  40a6c8:	ret
  40a6cc:	sub	sp, sp, #0x20
  40a6d0:	mov	w8, #0x0                   	// #0
  40a6d4:	str	x0, [sp, #24]
  40a6d8:	str	x1, [sp, #16]
  40a6dc:	ldr	x9, [sp, #16]
  40a6e0:	add	x9, x9, #0x14
  40a6e4:	str	x9, [sp, #8]
  40a6e8:	ldr	x9, [sp, #8]
  40a6ec:	strb	w8, [x9]
  40a6f0:	ldr	x9, [sp, #24]
  40a6f4:	cmp	x9, #0x0
  40a6f8:	cset	w8, cs  // cs = hs, nlast
  40a6fc:	tbnz	w8, #0, 40a760 <__fxstatat@plt+0x85f0>
  40a700:	ldr	x8, [sp, #24]
  40a704:	mov	x9, #0xa                   	// #10
  40a708:	udiv	x10, x8, x9
  40a70c:	mul	x9, x10, x9
  40a710:	subs	x8, x8, x9
  40a714:	mov	x9, #0x30                  	// #48
  40a718:	subs	x8, x9, x8
  40a71c:	ldr	x9, [sp, #8]
  40a720:	mov	x10, #0xffffffffffffffff    	// #-1
  40a724:	add	x9, x9, x10
  40a728:	str	x9, [sp, #8]
  40a72c:	strb	w8, [x9]
  40a730:	ldr	x8, [sp, #24]
  40a734:	mov	x9, #0xa                   	// #10
  40a738:	udiv	x8, x8, x9
  40a73c:	str	x8, [sp, #24]
  40a740:	cbnz	x8, 40a700 <__fxstatat@plt+0x8590>
  40a744:	ldr	x8, [sp, #8]
  40a748:	mov	x9, #0xffffffffffffffff    	// #-1
  40a74c:	add	x8, x8, x9
  40a750:	str	x8, [sp, #8]
  40a754:	mov	w10, #0x2d                  	// #45
  40a758:	strb	w10, [x8]
  40a75c:	b	40a7a0 <__fxstatat@plt+0x8630>
  40a760:	ldr	x8, [sp, #24]
  40a764:	mov	x9, #0xa                   	// #10
  40a768:	udiv	x10, x8, x9
  40a76c:	mul	x9, x10, x9
  40a770:	subs	x8, x8, x9
  40a774:	add	x8, x8, #0x30
  40a778:	ldr	x9, [sp, #8]
  40a77c:	mov	x10, #0xffffffffffffffff    	// #-1
  40a780:	add	x9, x9, x10
  40a784:	str	x9, [sp, #8]
  40a788:	strb	w8, [x9]
  40a78c:	ldr	x8, [sp, #24]
  40a790:	mov	x9, #0xa                   	// #10
  40a794:	udiv	x8, x8, x9
  40a798:	str	x8, [sp, #24]
  40a79c:	cbnz	x8, 40a760 <__fxstatat@plt+0x85f0>
  40a7a0:	ldr	x0, [sp, #8]
  40a7a4:	add	sp, sp, #0x20
  40a7a8:	ret
  40a7ac:	sub	sp, sp, #0xe0
  40a7b0:	stp	x29, x30, [sp, #208]
  40a7b4:	add	x29, sp, #0xd0
  40a7b8:	mov	x8, #0xffffffffffffffff    	// #-1
  40a7bc:	mov	x9, xzr
  40a7c0:	mov	w10, #0x0                   	// #0
  40a7c4:	stur	x0, [x29, #-8]
  40a7c8:	stur	x1, [x29, #-16]
  40a7cc:	stur	x2, [x29, #-24]
  40a7d0:	stur	x3, [x29, #-32]
  40a7d4:	stur	w4, [x29, #-36]
  40a7d8:	stur	w5, [x29, #-40]
  40a7dc:	stur	x8, [x29, #-48]
  40a7e0:	ldur	x0, [x29, #-8]
  40a7e4:	str	x9, [sp, #48]
  40a7e8:	str	w10, [sp, #44]
  40a7ec:	bl	401c50 <strlen@plt>
  40a7f0:	add	x8, x0, #0x1
  40a7f4:	stur	x8, [x29, #-56]
  40a7f8:	ldr	x8, [sp, #48]
  40a7fc:	stur	x8, [x29, #-64]
  40a800:	stur	x8, [x29, #-72]
  40a804:	ldur	x9, [x29, #-8]
  40a808:	stur	x9, [x29, #-80]
  40a80c:	ldur	x9, [x29, #-56]
  40a810:	subs	x9, x9, #0x1
  40a814:	stur	x9, [x29, #-88]
  40a818:	ldur	x9, [x29, #-88]
  40a81c:	stur	x9, [x29, #-96]
  40a820:	str	xzr, [sp, #104]
  40a824:	ldr	w10, [sp, #44]
  40a828:	strb	w10, [sp, #103]
  40a82c:	strb	w10, [sp, #102]
  40a830:	ldur	w11, [x29, #-40]
  40a834:	and	w11, w11, #0x2
  40a838:	cbnz	w11, 40a918 <__fxstatat@plt+0x87a8>
  40a83c:	bl	401fc0 <__ctype_get_mb_cur_max@plt>
  40a840:	cmp	x0, #0x1
  40a844:	b.ls	40a918 <__fxstatat@plt+0x87a8>  // b.plast
  40a848:	ldur	x1, [x29, #-8]
  40a84c:	mov	x8, xzr
  40a850:	mov	x0, x8
  40a854:	mov	x2, x8
  40a858:	bl	401c70 <mbstowcs@plt>
  40a85c:	str	x0, [sp, #88]
  40a860:	ldr	x8, [sp, #88]
  40a864:	mov	x9, #0xffffffffffffffff    	// #-1
  40a868:	cmp	x8, x9
  40a86c:	b.ne	40a884 <__fxstatat@plt+0x8714>  // b.any
  40a870:	ldur	w8, [x29, #-40]
  40a874:	and	w8, w8, #0x1
  40a878:	cbz	w8, 40a880 <__fxstatat@plt+0x8710>
  40a87c:	b	40a9c0 <__fxstatat@plt+0x8850>
  40a880:	b	40ab8c <__fxstatat@plt+0x8a1c>
  40a884:	ldr	x8, [sp, #88]
  40a888:	add	x8, x8, #0x1
  40a88c:	str	x8, [sp, #88]
  40a890:	ldr	x8, [sp, #88]
  40a894:	mov	x9, #0x4                   	// #4
  40a898:	mul	x0, x8, x9
  40a89c:	bl	401db0 <malloc@plt>
  40a8a0:	stur	x0, [x29, #-72]
  40a8a4:	ldur	x8, [x29, #-72]
  40a8a8:	cbnz	x8, 40a8c0 <__fxstatat@plt+0x8750>
  40a8ac:	ldur	w8, [x29, #-40]
  40a8b0:	and	w8, w8, #0x1
  40a8b4:	cbz	w8, 40a8bc <__fxstatat@plt+0x874c>
  40a8b8:	b	40a9c0 <__fxstatat@plt+0x8850>
  40a8bc:	b	40ab8c <__fxstatat@plt+0x8a1c>
  40a8c0:	ldur	x0, [x29, #-72]
  40a8c4:	ldur	x1, [x29, #-8]
  40a8c8:	ldr	x2, [sp, #88]
  40a8cc:	bl	401c70 <mbstowcs@plt>
  40a8d0:	cbz	x0, 40a918 <__fxstatat@plt+0x87a8>
  40a8d4:	ldur	x8, [x29, #-72]
  40a8d8:	ldr	x9, [sp, #88]
  40a8dc:	subs	x9, x9, #0x1
  40a8e0:	mov	w10, wzr
  40a8e4:	str	w10, [x8, x9, lsl #2]
  40a8e8:	mov	w10, #0x1                   	// #1
  40a8ec:	strb	w10, [sp, #102]
  40a8f0:	ldur	x0, [x29, #-72]
  40a8f4:	bl	40abac <__fxstatat@plt+0x8a3c>
  40a8f8:	and	w10, w0, #0x1
  40a8fc:	strb	w10, [sp, #103]
  40a900:	ldur	x0, [x29, #-72]
  40a904:	ldr	x1, [sp, #88]
  40a908:	bl	401de0 <wcswidth@plt>
  40a90c:	mov	w1, w0
  40a910:	sxtw	x8, w1
  40a914:	stur	x8, [x29, #-88]
  40a918:	ldrb	w8, [sp, #102]
  40a91c:	tbnz	w8, #0, 40a924 <__fxstatat@plt+0x87b4>
  40a920:	b	40a9c0 <__fxstatat@plt+0x8850>
  40a924:	ldrb	w8, [sp, #103]
  40a928:	tbnz	w8, #0, 40a940 <__fxstatat@plt+0x87d0>
  40a92c:	ldur	x8, [x29, #-88]
  40a930:	ldur	x9, [x29, #-32]
  40a934:	ldr	x9, [x9]
  40a938:	cmp	x8, x9
  40a93c:	b.ls	40a9c0 <__fxstatat@plt+0x8850>  // b.plast
  40a940:	ldrb	w8, [sp, #103]
  40a944:	tbnz	w8, #0, 40a94c <__fxstatat@plt+0x87dc>
  40a948:	b	40a968 <__fxstatat@plt+0x87f8>
  40a94c:	ldur	x1, [x29, #-72]
  40a950:	mov	x8, xzr
  40a954:	mov	x0, x8
  40a958:	mov	x2, x8
  40a95c:	bl	402060 <wcstombs@plt>
  40a960:	add	x8, x0, #0x1
  40a964:	stur	x8, [x29, #-56]
  40a968:	ldur	x0, [x29, #-56]
  40a96c:	bl	401db0 <malloc@plt>
  40a970:	stur	x0, [x29, #-64]
  40a974:	ldur	x8, [x29, #-64]
  40a978:	cbnz	x8, 40a990 <__fxstatat@plt+0x8820>
  40a97c:	ldur	w8, [x29, #-40]
  40a980:	and	w8, w8, #0x1
  40a984:	cbz	w8, 40a98c <__fxstatat@plt+0x881c>
  40a988:	b	40a9c0 <__fxstatat@plt+0x8850>
  40a98c:	b	40ab8c <__fxstatat@plt+0x8a1c>
  40a990:	ldur	x8, [x29, #-64]
  40a994:	stur	x8, [x29, #-80]
  40a998:	ldur	x0, [x29, #-72]
  40a99c:	ldur	x8, [x29, #-32]
  40a9a0:	ldr	x1, [x8]
  40a9a4:	bl	40ac20 <__fxstatat@plt+0x8ab0>
  40a9a8:	stur	x0, [x29, #-88]
  40a9ac:	ldur	x0, [x29, #-64]
  40a9b0:	ldur	x1, [x29, #-72]
  40a9b4:	ldur	x2, [x29, #-56]
  40a9b8:	bl	402060 <wcstombs@plt>
  40a9bc:	stur	x0, [x29, #-96]
  40a9c0:	ldur	x8, [x29, #-88]
  40a9c4:	ldur	x9, [x29, #-32]
  40a9c8:	ldr	x9, [x9]
  40a9cc:	cmp	x8, x9
  40a9d0:	b.ls	40a9e8 <__fxstatat@plt+0x8878>  // b.plast
  40a9d4:	ldur	x8, [x29, #-32]
  40a9d8:	ldr	x8, [x8]
  40a9dc:	stur	x8, [x29, #-88]
  40a9e0:	ldur	x8, [x29, #-88]
  40a9e4:	stur	x8, [x29, #-96]
  40a9e8:	ldur	x8, [x29, #-32]
  40a9ec:	ldr	x8, [x8]
  40a9f0:	ldur	x9, [x29, #-88]
  40a9f4:	cmp	x8, x9
  40a9f8:	b.ls	40aa10 <__fxstatat@plt+0x88a0>  // b.plast
  40a9fc:	ldur	x8, [x29, #-32]
  40aa00:	ldr	x8, [x8]
  40aa04:	ldur	x9, [x29, #-88]
  40aa08:	subs	x8, x8, x9
  40aa0c:	str	x8, [sp, #104]
  40aa10:	ldur	x8, [x29, #-88]
  40aa14:	ldur	x9, [x29, #-32]
  40aa18:	str	x8, [x9]
  40aa1c:	ldur	w10, [x29, #-36]
  40aa20:	str	w10, [sp, #40]
  40aa24:	cbz	w10, 40aa4c <__fxstatat@plt+0x88dc>
  40aa28:	b	40aa2c <__fxstatat@plt+0x88bc>
  40aa2c:	ldr	w8, [sp, #40]
  40aa30:	cmp	w8, #0x1
  40aa34:	b.eq	40aa5c <__fxstatat@plt+0x88ec>  // b.none
  40aa38:	b	40aa3c <__fxstatat@plt+0x88cc>
  40aa3c:	ldr	w8, [sp, #40]
  40aa40:	cmp	w8, #0x2
  40aa44:	b.eq	40aa6c <__fxstatat@plt+0x88fc>  // b.none
  40aa48:	b	40aa6c <__fxstatat@plt+0x88fc>
  40aa4c:	str	xzr, [sp, #80]
  40aa50:	ldr	x8, [sp, #104]
  40aa54:	str	x8, [sp, #72]
  40aa58:	b	40aa9c <__fxstatat@plt+0x892c>
  40aa5c:	ldr	x8, [sp, #104]
  40aa60:	str	x8, [sp, #80]
  40aa64:	str	xzr, [sp, #72]
  40aa68:	b	40aa9c <__fxstatat@plt+0x892c>
  40aa6c:	ldr	x8, [sp, #104]
  40aa70:	mov	x9, #0x2                   	// #2
  40aa74:	udiv	x8, x8, x9
  40aa78:	ldr	x10, [sp, #104]
  40aa7c:	udiv	x11, x10, x9
  40aa80:	mul	x11, x11, x9
  40aa84:	subs	x10, x10, x11
  40aa88:	add	x8, x8, x10
  40aa8c:	str	x8, [sp, #80]
  40aa90:	ldr	x8, [sp, #104]
  40aa94:	udiv	x8, x8, x9
  40aa98:	str	x8, [sp, #72]
  40aa9c:	ldur	w8, [x29, #-40]
  40aaa0:	and	w8, w8, #0x4
  40aaa4:	cbz	w8, 40aaac <__fxstatat@plt+0x893c>
  40aaa8:	str	xzr, [sp, #80]
  40aaac:	ldur	w8, [x29, #-40]
  40aab0:	and	w8, w8, #0x8
  40aab4:	cbz	w8, 40aabc <__fxstatat@plt+0x894c>
  40aab8:	str	xzr, [sp, #72]
  40aabc:	ldur	x8, [x29, #-24]
  40aac0:	cbz	x8, 40ab6c <__fxstatat@plt+0x89fc>
  40aac4:	ldur	x8, [x29, #-16]
  40aac8:	ldur	x9, [x29, #-24]
  40aacc:	add	x8, x8, x9
  40aad0:	mov	x9, #0xffffffffffffffff    	// #-1
  40aad4:	add	x8, x8, x9
  40aad8:	str	x8, [sp, #56]
  40aadc:	ldur	x0, [x29, #-16]
  40aae0:	ldr	x1, [sp, #56]
  40aae4:	ldr	x2, [sp, #80]
  40aae8:	bl	40acd0 <__fxstatat@plt+0x8b60>
  40aaec:	stur	x0, [x29, #-16]
  40aaf0:	ldr	x8, [sp, #56]
  40aaf4:	ldur	x9, [x29, #-16]
  40aaf8:	subs	x8, x8, x9
  40aafc:	str	x8, [sp, #64]
  40ab00:	ldur	x8, [x29, #-16]
  40ab04:	ldur	x1, [x29, #-80]
  40ab08:	ldur	x9, [x29, #-96]
  40ab0c:	ldr	x10, [sp, #64]
  40ab10:	cmp	x9, x10
  40ab14:	str	x8, [sp, #32]
  40ab18:	str	x1, [sp, #24]
  40ab1c:	b.cs	40ab2c <__fxstatat@plt+0x89bc>  // b.hs, b.nlast
  40ab20:	ldur	x8, [x29, #-96]
  40ab24:	str	x8, [sp, #16]
  40ab28:	b	40ab34 <__fxstatat@plt+0x89c4>
  40ab2c:	ldr	x8, [sp, #64]
  40ab30:	str	x8, [sp, #16]
  40ab34:	ldr	x8, [sp, #16]
  40ab38:	ldr	x0, [sp, #32]
  40ab3c:	ldr	x1, [sp, #24]
  40ab40:	mov	x2, x8
  40ab44:	str	x8, [sp, #8]
  40ab48:	bl	401c10 <memcpy@plt>
  40ab4c:	ldr	x8, [sp, #32]
  40ab50:	ldr	x9, [sp, #8]
  40ab54:	add	x10, x8, x9
  40ab58:	stur	x10, [x29, #-16]
  40ab5c:	ldur	x0, [x29, #-16]
  40ab60:	ldr	x1, [sp, #56]
  40ab64:	ldr	x2, [sp, #72]
  40ab68:	bl	40acd0 <__fxstatat@plt+0x8b60>
  40ab6c:	ldur	x8, [x29, #-96]
  40ab70:	ldr	x9, [sp, #80]
  40ab74:	ldr	x10, [sp, #72]
  40ab78:	add	x9, x9, x10
  40ab7c:	mov	x10, #0x1                   	// #1
  40ab80:	mul	x9, x9, x10
  40ab84:	add	x8, x8, x9
  40ab88:	stur	x8, [x29, #-48]
  40ab8c:	ldur	x0, [x29, #-72]
  40ab90:	bl	401fa0 <free@plt>
  40ab94:	ldur	x0, [x29, #-64]
  40ab98:	bl	401fa0 <free@plt>
  40ab9c:	ldur	x0, [x29, #-48]
  40aba0:	ldp	x29, x30, [sp, #208]
  40aba4:	add	sp, sp, #0xe0
  40aba8:	ret
  40abac:	sub	sp, sp, #0x30
  40abb0:	stp	x29, x30, [sp, #32]
  40abb4:	add	x29, sp, #0x20
  40abb8:	mov	w8, #0x0                   	// #0
  40abbc:	stur	x0, [x29, #-8]
  40abc0:	sturb	w8, [x29, #-9]
  40abc4:	ldur	x9, [x29, #-8]
  40abc8:	str	x9, [sp, #8]
  40abcc:	ldr	x8, [sp, #8]
  40abd0:	ldr	w9, [x8]
  40abd4:	cbz	w9, 40ac0c <__fxstatat@plt+0x8a9c>
  40abd8:	ldr	x8, [sp, #8]
  40abdc:	ldr	w0, [x8]
  40abe0:	bl	4020c0 <iswprint@plt>
  40abe4:	cbnz	w0, 40abfc <__fxstatat@plt+0x8a8c>
  40abe8:	ldr	x8, [sp, #8]
  40abec:	mov	w9, #0xfffd                	// #65533
  40abf0:	str	w9, [x8]
  40abf4:	mov	w9, #0x1                   	// #1
  40abf8:	sturb	w9, [x29, #-9]
  40abfc:	ldr	x8, [sp, #8]
  40ac00:	add	x8, x8, #0x4
  40ac04:	str	x8, [sp, #8]
  40ac08:	b	40abcc <__fxstatat@plt+0x8a5c>
  40ac0c:	ldurb	w8, [x29, #-9]
  40ac10:	and	w0, w8, #0x1
  40ac14:	ldp	x29, x30, [sp, #32]
  40ac18:	add	sp, sp, #0x30
  40ac1c:	ret
  40ac20:	sub	sp, sp, #0x30
  40ac24:	stp	x29, x30, [sp, #32]
  40ac28:	add	x29, sp, #0x20
  40ac2c:	stur	x0, [x29, #-8]
  40ac30:	str	x1, [sp, #16]
  40ac34:	str	xzr, [sp, #8]
  40ac38:	str	wzr, [sp, #4]
  40ac3c:	ldur	x8, [x29, #-8]
  40ac40:	ldr	w9, [x8]
  40ac44:	cbz	w9, 40acb8 <__fxstatat@plt+0x8b48>
  40ac48:	ldur	x8, [x29, #-8]
  40ac4c:	ldr	w0, [x8]
  40ac50:	bl	401dc0 <wcwidth@plt>
  40ac54:	str	w0, [sp, #4]
  40ac58:	ldr	w9, [sp, #4]
  40ac5c:	mov	w10, #0xffffffff            	// #-1
  40ac60:	cmp	w9, w10
  40ac64:	b.ne	40ac7c <__fxstatat@plt+0x8b0c>  // b.any
  40ac68:	ldur	x8, [x29, #-8]
  40ac6c:	mov	w9, #0xfffd                	// #65533
  40ac70:	str	w9, [x8]
  40ac74:	mov	w9, #0x1                   	// #1
  40ac78:	str	w9, [sp, #4]
  40ac7c:	ldr	x8, [sp, #8]
  40ac80:	ldrsw	x9, [sp, #4]
  40ac84:	add	x8, x8, x9
  40ac88:	ldr	x9, [sp, #16]
  40ac8c:	cmp	x8, x9
  40ac90:	b.ls	40ac98 <__fxstatat@plt+0x8b28>  // b.plast
  40ac94:	b	40acb8 <__fxstatat@plt+0x8b48>
  40ac98:	ldrsw	x8, [sp, #4]
  40ac9c:	ldr	x9, [sp, #8]
  40aca0:	add	x8, x9, x8
  40aca4:	str	x8, [sp, #8]
  40aca8:	ldur	x8, [x29, #-8]
  40acac:	add	x8, x8, #0x4
  40acb0:	stur	x8, [x29, #-8]
  40acb4:	b	40ac3c <__fxstatat@plt+0x8acc>
  40acb8:	ldur	x8, [x29, #-8]
  40acbc:	str	wzr, [x8]
  40acc0:	ldr	x0, [sp, #8]
  40acc4:	ldp	x29, x30, [sp, #32]
  40acc8:	add	sp, sp, #0x30
  40accc:	ret
  40acd0:	sub	sp, sp, #0x20
  40acd4:	str	x0, [sp, #24]
  40acd8:	str	x1, [sp, #16]
  40acdc:	str	x2, [sp, #8]
  40ace0:	ldr	x8, [sp, #8]
  40ace4:	subs	x9, x8, #0x1
  40ace8:	str	x9, [sp, #8]
  40acec:	mov	w10, #0x0                   	// #0
  40acf0:	str	w10, [sp, #4]
  40acf4:	cbz	x8, 40ad0c <__fxstatat@plt+0x8b9c>
  40acf8:	ldr	x8, [sp, #24]
  40acfc:	ldr	x9, [sp, #16]
  40ad00:	cmp	x8, x9
  40ad04:	cset	w10, cc  // cc = lo, ul, last
  40ad08:	str	w10, [sp, #4]
  40ad0c:	ldr	w8, [sp, #4]
  40ad10:	tbnz	w8, #0, 40ad18 <__fxstatat@plt+0x8ba8>
  40ad14:	b	40ad30 <__fxstatat@plt+0x8bc0>
  40ad18:	ldr	x8, [sp, #24]
  40ad1c:	add	x9, x8, #0x1
  40ad20:	str	x9, [sp, #24]
  40ad24:	mov	w10, #0x20                  	// #32
  40ad28:	strb	w10, [x8]
  40ad2c:	b	40ace0 <__fxstatat@plt+0x8b70>
  40ad30:	ldr	x8, [sp, #24]
  40ad34:	mov	w9, #0x0                   	// #0
  40ad38:	strb	w9, [x8]
  40ad3c:	ldr	x0, [sp, #24]
  40ad40:	add	sp, sp, #0x20
  40ad44:	ret
  40ad48:	sub	sp, sp, #0x50
  40ad4c:	stp	x29, x30, [sp, #64]
  40ad50:	add	x29, sp, #0x40
  40ad54:	mov	x8, xzr
  40ad58:	stur	x0, [x29, #-8]
  40ad5c:	stur	x1, [x29, #-16]
  40ad60:	stur	w2, [x29, #-20]
  40ad64:	stur	w3, [x29, #-24]
  40ad68:	ldur	x9, [x29, #-16]
  40ad6c:	ldr	x9, [x9]
  40ad70:	str	x9, [sp, #32]
  40ad74:	ldur	x9, [x29, #-16]
  40ad78:	ldr	x9, [x9]
  40ad7c:	str	x9, [sp, #24]
  40ad80:	ldr	x9, [sp, #24]
  40ad84:	str	x9, [sp, #16]
  40ad88:	str	x8, [sp, #8]
  40ad8c:	ldr	x8, [sp, #16]
  40ad90:	ldr	x9, [sp, #24]
  40ad94:	cmp	x8, x9
  40ad98:	b.cc	40ae30 <__fxstatat@plt+0x8cc0>  // b.lo, b.ul, b.last
  40ad9c:	ldr	x8, [sp, #16]
  40ada0:	add	x8, x8, #0x1
  40ada4:	str	x8, [sp, #24]
  40ada8:	ldr	x0, [sp, #8]
  40adac:	ldr	x1, [sp, #24]
  40adb0:	bl	401e80 <realloc@plt>
  40adb4:	str	x0, [sp]
  40adb8:	ldr	x8, [sp]
  40adbc:	cbnz	x8, 40add4 <__fxstatat@plt+0x8c64>
  40adc0:	ldr	x0, [sp, #8]
  40adc4:	bl	401fa0 <free@plt>
  40adc8:	mov	x8, xzr
  40adcc:	str	x8, [sp, #8]
  40add0:	b	40ae30 <__fxstatat@plt+0x8cc0>
  40add4:	ldr	x8, [sp]
  40add8:	str	x8, [sp, #8]
  40addc:	ldr	x8, [sp, #32]
  40ade0:	ldur	x9, [x29, #-16]
  40ade4:	str	x8, [x9]
  40ade8:	ldur	x0, [x29, #-8]
  40adec:	ldr	x1, [sp, #8]
  40adf0:	ldr	x2, [sp, #24]
  40adf4:	ldur	x3, [x29, #-16]
  40adf8:	ldur	w4, [x29, #-20]
  40adfc:	ldur	w5, [x29, #-24]
  40ae00:	bl	40a7ac <__fxstatat@plt+0x863c>
  40ae04:	str	x0, [sp, #16]
  40ae08:	ldr	x8, [sp, #16]
  40ae0c:	mov	x9, #0xffffffffffffffff    	// #-1
  40ae10:	cmp	x8, x9
  40ae14:	b.ne	40ae2c <__fxstatat@plt+0x8cbc>  // b.any
  40ae18:	ldr	x0, [sp, #8]
  40ae1c:	bl	401fa0 <free@plt>
  40ae20:	mov	x8, xzr
  40ae24:	str	x8, [sp, #8]
  40ae28:	b	40ae30 <__fxstatat@plt+0x8cc0>
  40ae2c:	b	40ad8c <__fxstatat@plt+0x8c1c>
  40ae30:	ldr	x0, [sp, #8]
  40ae34:	ldp	x29, x30, [sp, #64]
  40ae38:	add	sp, sp, #0x50
  40ae3c:	ret
  40ae40:	sub	sp, sp, #0x30
  40ae44:	stp	x29, x30, [sp, #32]
  40ae48:	add	x29, sp, #0x20
  40ae4c:	stur	x0, [x29, #-8]
  40ae50:	stur	w1, [x29, #-12]
  40ae54:	ldur	x0, [x29, #-8]
  40ae58:	ldur	x8, [x29, #-8]
  40ae5c:	str	x0, [sp, #8]
  40ae60:	mov	x0, x8
  40ae64:	bl	401c50 <strlen@plt>
  40ae68:	ldur	w2, [x29, #-12]
  40ae6c:	ldr	x8, [sp, #8]
  40ae70:	str	x0, [sp]
  40ae74:	mov	x0, x8
  40ae78:	ldr	x1, [sp]
  40ae7c:	bl	40ae8c <__fxstatat@plt+0x8d1c>
  40ae80:	ldp	x29, x30, [sp, #32]
  40ae84:	add	sp, sp, #0x30
  40ae88:	ret
  40ae8c:	sub	sp, sp, #0x70
  40ae90:	stp	x29, x30, [sp, #96]
  40ae94:	add	x29, sp, #0x60
  40ae98:	stur	x0, [x29, #-16]
  40ae9c:	stur	x1, [x29, #-24]
  40aea0:	stur	w2, [x29, #-28]
  40aea4:	ldur	x8, [x29, #-16]
  40aea8:	stur	x8, [x29, #-40]
  40aeac:	ldur	x8, [x29, #-40]
  40aeb0:	ldur	x9, [x29, #-24]
  40aeb4:	add	x8, x8, x9
  40aeb8:	str	x8, [sp, #48]
  40aebc:	str	wzr, [sp, #44]
  40aec0:	bl	401fc0 <__ctype_get_mb_cur_max@plt>
  40aec4:	cmp	x0, #0x1
  40aec8:	b.ls	40b0b4 <__fxstatat@plt+0x8f44>  // b.plast
  40aecc:	ldur	x8, [x29, #-40]
  40aed0:	ldr	x9, [sp, #48]
  40aed4:	cmp	x8, x9
  40aed8:	b.cs	40b0a8 <__fxstatat@plt+0x8f38>  // b.hs, b.nlast
  40aedc:	ldur	x8, [x29, #-40]
  40aee0:	ldrb	w9, [x8]
  40aee4:	subs	w9, w9, #0x20
  40aee8:	mov	w8, w9
  40aeec:	ubfx	x8, x8, #0, #32
  40aef0:	cmp	x8, #0x5e
  40aef4:	str	x8, [sp]
  40aef8:	b.hi	40af30 <__fxstatat@plt+0x8dc0>  // b.pmore
  40aefc:	adrp	x8, 413000 <__fxstatat@plt+0x10e90>
  40af00:	add	x8, x8, #0xf18
  40af04:	ldr	x11, [sp]
  40af08:	ldrsw	x10, [x8, x11, lsl #2]
  40af0c:	add	x9, x8, x10
  40af10:	br	x9
  40af14:	ldur	x8, [x29, #-40]
  40af18:	add	x8, x8, #0x1
  40af1c:	stur	x8, [x29, #-40]
  40af20:	ldr	w9, [sp, #44]
  40af24:	add	w9, w9, #0x1
  40af28:	str	w9, [sp, #44]
  40af2c:	b	40b0a4 <__fxstatat@plt+0x8f34>
  40af30:	str	xzr, [sp, #32]
  40af34:	ldur	x1, [x29, #-40]
  40af38:	ldr	x8, [sp, #48]
  40af3c:	ldur	x9, [x29, #-40]
  40af40:	subs	x2, x8, x9
  40af44:	add	x0, sp, #0x1c
  40af48:	add	x3, sp, #0x20
  40af4c:	bl	40f1c0 <__fxstatat@plt+0xd050>
  40af50:	str	x0, [sp, #16]
  40af54:	ldr	x8, [sp, #16]
  40af58:	mov	x9, #0xffffffffffffffff    	// #-1
  40af5c:	cmp	x8, x9
  40af60:	b.ne	40af98 <__fxstatat@plt+0x8e28>  // b.any
  40af64:	ldur	w8, [x29, #-28]
  40af68:	and	w8, w8, #0x1
  40af6c:	cbnz	w8, 40af8c <__fxstatat@plt+0x8e1c>
  40af70:	ldur	x8, [x29, #-40]
  40af74:	add	x8, x8, #0x1
  40af78:	stur	x8, [x29, #-40]
  40af7c:	ldr	w9, [sp, #44]
  40af80:	add	w9, w9, #0x1
  40af84:	str	w9, [sp, #44]
  40af88:	b	40b0a4 <__fxstatat@plt+0x8f34>
  40af8c:	mov	w8, #0xffffffff            	// #-1
  40af90:	stur	w8, [x29, #-4]
  40af94:	b	40b180 <__fxstatat@plt+0x9010>
  40af98:	ldr	x8, [sp, #16]
  40af9c:	mov	x9, #0xfffffffffffffffe    	// #-2
  40afa0:	cmp	x8, x9
  40afa4:	b.ne	40afd8 <__fxstatat@plt+0x8e68>  // b.any
  40afa8:	ldur	w8, [x29, #-28]
  40afac:	and	w8, w8, #0x1
  40afb0:	cbnz	w8, 40afcc <__fxstatat@plt+0x8e5c>
  40afb4:	ldr	x8, [sp, #48]
  40afb8:	stur	x8, [x29, #-40]
  40afbc:	ldr	w9, [sp, #44]
  40afc0:	add	w9, w9, #0x1
  40afc4:	str	w9, [sp, #44]
  40afc8:	b	40b0a4 <__fxstatat@plt+0x8f34>
  40afcc:	mov	w8, #0xffffffff            	// #-1
  40afd0:	stur	w8, [x29, #-4]
  40afd4:	b	40b180 <__fxstatat@plt+0x9010>
  40afd8:	ldr	x8, [sp, #16]
  40afdc:	cbnz	x8, 40afe8 <__fxstatat@plt+0x8e78>
  40afe0:	mov	x8, #0x1                   	// #1
  40afe4:	str	x8, [sp, #16]
  40afe8:	ldr	w0, [sp, #28]
  40afec:	bl	401dc0 <wcwidth@plt>
  40aff0:	str	w0, [sp, #12]
  40aff4:	ldr	w8, [sp, #12]
  40aff8:	cmp	w8, #0x0
  40affc:	cset	w8, lt  // lt = tstop
  40b000:	tbnz	w8, #0, 40b034 <__fxstatat@plt+0x8ec4>
  40b004:	ldr	w8, [sp, #12]
  40b008:	ldr	w9, [sp, #44]
  40b00c:	mov	w10, #0x7fffffff            	// #2147483647
  40b010:	subs	w9, w10, w9
  40b014:	cmp	w8, w9
  40b018:	b.le	40b020 <__fxstatat@plt+0x8eb0>
  40b01c:	b	40b178 <__fxstatat@plt+0x9008>
  40b020:	ldr	w8, [sp, #12]
  40b024:	ldr	w9, [sp, #44]
  40b028:	add	w8, w9, w8
  40b02c:	str	w8, [sp, #44]
  40b030:	b	40b07c <__fxstatat@plt+0x8f0c>
  40b034:	ldur	w8, [x29, #-28]
  40b038:	and	w8, w8, #0x2
  40b03c:	cbnz	w8, 40b070 <__fxstatat@plt+0x8f00>
  40b040:	ldr	w0, [sp, #28]
  40b044:	bl	401cf0 <iswcntrl@plt>
  40b048:	cbnz	w0, 40b06c <__fxstatat@plt+0x8efc>
  40b04c:	ldr	w8, [sp, #44]
  40b050:	mov	w9, #0x7fffffff            	// #2147483647
  40b054:	cmp	w8, w9
  40b058:	b.ne	40b060 <__fxstatat@plt+0x8ef0>  // b.any
  40b05c:	b	40b178 <__fxstatat@plt+0x9008>
  40b060:	ldr	w8, [sp, #44]
  40b064:	add	w8, w8, #0x1
  40b068:	str	w8, [sp, #44]
  40b06c:	b	40b07c <__fxstatat@plt+0x8f0c>
  40b070:	mov	w8, #0xffffffff            	// #-1
  40b074:	stur	w8, [x29, #-4]
  40b078:	b	40b180 <__fxstatat@plt+0x9010>
  40b07c:	ldr	x8, [sp, #16]
  40b080:	ldur	x9, [x29, #-40]
  40b084:	add	x8, x9, x8
  40b088:	stur	x8, [x29, #-40]
  40b08c:	add	x0, sp, #0x20
  40b090:	bl	401f00 <mbsinit@plt>
  40b094:	cmp	w0, #0x0
  40b098:	cset	w8, ne  // ne = any
  40b09c:	eor	w8, w8, #0x1
  40b0a0:	tbnz	w8, #0, 40af34 <__fxstatat@plt+0x8dc4>
  40b0a4:	b	40aecc <__fxstatat@plt+0x8d5c>
  40b0a8:	ldr	w8, [sp, #44]
  40b0ac:	stur	w8, [x29, #-4]
  40b0b0:	b	40b180 <__fxstatat@plt+0x9010>
  40b0b4:	ldur	x8, [x29, #-40]
  40b0b8:	ldr	x9, [sp, #48]
  40b0bc:	cmp	x8, x9
  40b0c0:	b.cs	40b16c <__fxstatat@plt+0x8ffc>  // b.hs, b.nlast
  40b0c4:	ldur	x8, [x29, #-40]
  40b0c8:	add	x9, x8, #0x1
  40b0cc:	stur	x9, [x29, #-40]
  40b0d0:	ldrb	w10, [x8]
  40b0d4:	strb	w10, [sp, #11]
  40b0d8:	bl	401f60 <__ctype_b_loc@plt>
  40b0dc:	ldr	x8, [x0]
  40b0e0:	ldrb	w10, [sp, #11]
  40b0e4:	ldrh	w10, [x8, w10, sxtw #1]
  40b0e8:	and	w10, w10, #0x4000
  40b0ec:	cbz	w10, 40b114 <__fxstatat@plt+0x8fa4>
  40b0f0:	ldr	w8, [sp, #44]
  40b0f4:	mov	w9, #0x7fffffff            	// #2147483647
  40b0f8:	cmp	w8, w9
  40b0fc:	b.ne	40b104 <__fxstatat@plt+0x8f94>  // b.any
  40b100:	b	40b178 <__fxstatat@plt+0x9008>
  40b104:	ldr	w8, [sp, #44]
  40b108:	add	w8, w8, #0x1
  40b10c:	str	w8, [sp, #44]
  40b110:	b	40b168 <__fxstatat@plt+0x8ff8>
  40b114:	ldur	w8, [x29, #-28]
  40b118:	and	w8, w8, #0x2
  40b11c:	cbnz	w8, 40b15c <__fxstatat@plt+0x8fec>
  40b120:	bl	401f60 <__ctype_b_loc@plt>
  40b124:	ldr	x8, [x0]
  40b128:	ldrb	w9, [sp, #11]
  40b12c:	ldrh	w9, [x8, w9, sxtw #1]
  40b130:	and	w9, w9, #0x2
  40b134:	cbnz	w9, 40b158 <__fxstatat@plt+0x8fe8>
  40b138:	ldr	w8, [sp, #44]
  40b13c:	mov	w9, #0x7fffffff            	// #2147483647
  40b140:	cmp	w8, w9
  40b144:	b.ne	40b14c <__fxstatat@plt+0x8fdc>  // b.any
  40b148:	b	40b178 <__fxstatat@plt+0x9008>
  40b14c:	ldr	w8, [sp, #44]
  40b150:	add	w8, w8, #0x1
  40b154:	str	w8, [sp, #44]
  40b158:	b	40b168 <__fxstatat@plt+0x8ff8>
  40b15c:	mov	w8, #0xffffffff            	// #-1
  40b160:	stur	w8, [x29, #-4]
  40b164:	b	40b180 <__fxstatat@plt+0x9010>
  40b168:	b	40b0b4 <__fxstatat@plt+0x8f44>
  40b16c:	ldr	w8, [sp, #44]
  40b170:	stur	w8, [x29, #-4]
  40b174:	b	40b180 <__fxstatat@plt+0x9010>
  40b178:	mov	w8, #0x7fffffff            	// #2147483647
  40b17c:	stur	w8, [x29, #-4]
  40b180:	ldur	w0, [x29, #-4]
  40b184:	ldp	x29, x30, [sp, #96]
  40b188:	add	sp, sp, #0x70
  40b18c:	ret
  40b190:	sub	sp, sp, #0x30
  40b194:	stp	x29, x30, [sp, #32]
  40b198:	add	x29, sp, #0x20
  40b19c:	stur	x0, [x29, #-8]
  40b1a0:	ldur	x8, [x29, #-8]
  40b1a4:	cbnz	x8, 40b1c4 <__fxstatat@plt+0x9054>
  40b1a8:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40b1ac:	add	x8, x8, #0x5a0
  40b1b0:	ldr	x1, [x8]
  40b1b4:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  40b1b8:	add	x0, x0, #0x94
  40b1bc:	bl	401c60 <fputs@plt>
  40b1c0:	bl	401ee0 <abort@plt>
  40b1c4:	ldur	x0, [x29, #-8]
  40b1c8:	mov	w1, #0x2f                  	// #47
  40b1cc:	bl	401eb0 <strrchr@plt>
  40b1d0:	str	x0, [sp, #16]
  40b1d4:	ldr	x8, [sp, #16]
  40b1d8:	cbz	x8, 40b1ec <__fxstatat@plt+0x907c>
  40b1dc:	ldr	x8, [sp, #16]
  40b1e0:	add	x8, x8, #0x1
  40b1e4:	str	x8, [sp]
  40b1e8:	b	40b1f4 <__fxstatat@plt+0x9084>
  40b1ec:	ldur	x8, [x29, #-8]
  40b1f0:	str	x8, [sp]
  40b1f4:	ldr	x8, [sp]
  40b1f8:	str	x8, [sp, #8]
  40b1fc:	ldr	x8, [sp, #8]
  40b200:	ldur	x9, [x29, #-8]
  40b204:	subs	x8, x8, x9
  40b208:	cmp	x8, #0x7
  40b20c:	b.lt	40b26c <__fxstatat@plt+0x90fc>  // b.tstop
  40b210:	ldr	x8, [sp, #8]
  40b214:	mov	x9, #0xfffffffffffffff9    	// #-7
  40b218:	add	x0, x8, x9
  40b21c:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40b220:	add	x1, x1, #0xcc
  40b224:	mov	x2, #0x7                   	// #7
  40b228:	bl	401df0 <strncmp@plt>
  40b22c:	cbnz	w0, 40b26c <__fxstatat@plt+0x90fc>
  40b230:	ldr	x8, [sp, #8]
  40b234:	stur	x8, [x29, #-8]
  40b238:	ldr	x0, [sp, #8]
  40b23c:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40b240:	add	x1, x1, #0xd4
  40b244:	mov	x2, #0x3                   	// #3
  40b248:	bl	401df0 <strncmp@plt>
  40b24c:	cbnz	w0, 40b26c <__fxstatat@plt+0x90fc>
  40b250:	ldr	x8, [sp, #8]
  40b254:	add	x8, x8, #0x3
  40b258:	stur	x8, [x29, #-8]
  40b25c:	ldur	x8, [x29, #-8]
  40b260:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  40b264:	add	x9, x9, #0x5c0
  40b268:	str	x8, [x9]
  40b26c:	ldur	x8, [x29, #-8]
  40b270:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  40b274:	add	x9, x9, #0x680
  40b278:	str	x8, [x9]
  40b27c:	ldur	x8, [x29, #-8]
  40b280:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  40b284:	add	x9, x9, #0x598
  40b288:	str	x8, [x9]
  40b28c:	ldp	x29, x30, [sp, #32]
  40b290:	add	sp, sp, #0x30
  40b294:	ret
  40b298:	sub	sp, sp, #0x40
  40b29c:	stp	x29, x30, [sp, #48]
  40b2a0:	add	x29, sp, #0x30
  40b2a4:	stur	x0, [x29, #-8]
  40b2a8:	bl	402100 <__errno_location@plt>
  40b2ac:	ldr	w8, [x0]
  40b2b0:	stur	w8, [x29, #-12]
  40b2b4:	ldur	x9, [x29, #-8]
  40b2b8:	cbz	x9, 40b2c8 <__fxstatat@plt+0x9158>
  40b2bc:	ldur	x8, [x29, #-8]
  40b2c0:	str	x8, [sp, #16]
  40b2c4:	b	40b2d4 <__fxstatat@plt+0x9164>
  40b2c8:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40b2cc:	add	x8, x8, #0x688
  40b2d0:	str	x8, [sp, #16]
  40b2d4:	ldr	x8, [sp, #16]
  40b2d8:	mov	x0, x8
  40b2dc:	mov	x1, #0x38                  	// #56
  40b2e0:	bl	40e26c <__fxstatat@plt+0xc0fc>
  40b2e4:	str	x0, [sp, #24]
  40b2e8:	ldur	w9, [x29, #-12]
  40b2ec:	str	w9, [sp, #12]
  40b2f0:	bl	402100 <__errno_location@plt>
  40b2f4:	ldr	w9, [sp, #12]
  40b2f8:	str	w9, [x0]
  40b2fc:	ldr	x0, [sp, #24]
  40b300:	ldp	x29, x30, [sp, #48]
  40b304:	add	sp, sp, #0x40
  40b308:	ret
  40b30c:	sub	sp, sp, #0x10
  40b310:	str	x0, [sp, #8]
  40b314:	ldr	x8, [sp, #8]
  40b318:	cbz	x8, 40b328 <__fxstatat@plt+0x91b8>
  40b31c:	ldr	x8, [sp, #8]
  40b320:	str	x8, [sp]
  40b324:	b	40b334 <__fxstatat@plt+0x91c4>
  40b328:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40b32c:	add	x8, x8, #0x688
  40b330:	str	x8, [sp]
  40b334:	ldr	x8, [sp]
  40b338:	ldr	w0, [x8]
  40b33c:	add	sp, sp, #0x10
  40b340:	ret
  40b344:	sub	sp, sp, #0x20
  40b348:	str	x0, [sp, #24]
  40b34c:	str	w1, [sp, #20]
  40b350:	ldr	w8, [sp, #20]
  40b354:	ldr	x9, [sp, #24]
  40b358:	str	w8, [sp, #16]
  40b35c:	cbz	x9, 40b36c <__fxstatat@plt+0x91fc>
  40b360:	ldr	x8, [sp, #24]
  40b364:	str	x8, [sp, #8]
  40b368:	b	40b378 <__fxstatat@plt+0x9208>
  40b36c:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40b370:	add	x8, x8, #0x688
  40b374:	str	x8, [sp, #8]
  40b378:	ldr	x8, [sp, #8]
  40b37c:	ldr	w9, [sp, #16]
  40b380:	str	w9, [x8]
  40b384:	add	sp, sp, #0x20
  40b388:	ret
  40b38c:	sub	sp, sp, #0x30
  40b390:	str	x0, [sp, #40]
  40b394:	strb	w1, [sp, #39]
  40b398:	str	w2, [sp, #32]
  40b39c:	ldrb	w8, [sp, #39]
  40b3a0:	strb	w8, [sp, #31]
  40b3a4:	ldr	x9, [sp, #40]
  40b3a8:	cbz	x9, 40b3b8 <__fxstatat@plt+0x9248>
  40b3ac:	ldr	x8, [sp, #40]
  40b3b0:	str	x8, [sp]
  40b3b4:	b	40b3c4 <__fxstatat@plt+0x9254>
  40b3b8:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40b3bc:	add	x8, x8, #0x688
  40b3c0:	str	x8, [sp]
  40b3c4:	ldr	x8, [sp]
  40b3c8:	add	x8, x8, #0x8
  40b3cc:	ldrb	w9, [sp, #31]
  40b3d0:	mov	w10, w9
  40b3d4:	mov	x11, #0x20                  	// #32
  40b3d8:	udiv	x10, x10, x11
  40b3dc:	mov	x12, #0x4                   	// #4
  40b3e0:	mul	x10, x12, x10
  40b3e4:	add	x8, x8, x10
  40b3e8:	str	x8, [sp, #16]
  40b3ec:	ldrb	w9, [sp, #31]
  40b3f0:	mov	w8, w9
  40b3f4:	udiv	x10, x8, x11
  40b3f8:	mul	x10, x10, x11
  40b3fc:	subs	x8, x8, x10
  40b400:	str	w8, [sp, #12]
  40b404:	ldr	x10, [sp, #16]
  40b408:	ldr	w8, [x10]
  40b40c:	ldr	w9, [sp, #12]
  40b410:	lsr	w8, w8, w9
  40b414:	and	w8, w8, #0x1
  40b418:	str	w8, [sp, #8]
  40b41c:	ldr	w8, [sp, #32]
  40b420:	and	w8, w8, #0x1
  40b424:	ldr	w9, [sp, #8]
  40b428:	eor	w8, w8, w9
  40b42c:	ldr	w9, [sp, #12]
  40b430:	lsl	w8, w8, w9
  40b434:	ldr	x10, [sp, #16]
  40b438:	ldr	w9, [x10]
  40b43c:	eor	w8, w9, w8
  40b440:	str	w8, [x10]
  40b444:	ldr	w0, [sp, #8]
  40b448:	add	sp, sp, #0x30
  40b44c:	ret
  40b450:	sub	sp, sp, #0x10
  40b454:	str	x0, [sp, #8]
  40b458:	str	w1, [sp, #4]
  40b45c:	ldr	x8, [sp, #8]
  40b460:	cbnz	x8, 40b470 <__fxstatat@plt+0x9300>
  40b464:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40b468:	add	x8, x8, #0x688
  40b46c:	str	x8, [sp, #8]
  40b470:	ldr	x8, [sp, #8]
  40b474:	ldr	w9, [x8, #4]
  40b478:	str	w9, [sp]
  40b47c:	ldr	w9, [sp, #4]
  40b480:	ldr	x8, [sp, #8]
  40b484:	str	w9, [x8, #4]
  40b488:	ldr	w0, [sp]
  40b48c:	add	sp, sp, #0x10
  40b490:	ret
  40b494:	sub	sp, sp, #0x30
  40b498:	stp	x29, x30, [sp, #32]
  40b49c:	add	x29, sp, #0x20
  40b4a0:	stur	x0, [x29, #-8]
  40b4a4:	str	x1, [sp, #16]
  40b4a8:	str	x2, [sp, #8]
  40b4ac:	ldur	x8, [x29, #-8]
  40b4b0:	cbnz	x8, 40b4c0 <__fxstatat@plt+0x9350>
  40b4b4:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40b4b8:	add	x8, x8, #0x688
  40b4bc:	stur	x8, [x29, #-8]
  40b4c0:	ldur	x8, [x29, #-8]
  40b4c4:	mov	w9, #0xa                   	// #10
  40b4c8:	str	w9, [x8]
  40b4cc:	ldr	x8, [sp, #16]
  40b4d0:	cbz	x8, 40b4dc <__fxstatat@plt+0x936c>
  40b4d4:	ldr	x8, [sp, #8]
  40b4d8:	cbnz	x8, 40b4e0 <__fxstatat@plt+0x9370>
  40b4dc:	bl	401ee0 <abort@plt>
  40b4e0:	ldr	x8, [sp, #16]
  40b4e4:	ldur	x9, [x29, #-8]
  40b4e8:	str	x8, [x9, #40]
  40b4ec:	ldr	x8, [sp, #8]
  40b4f0:	ldur	x9, [x29, #-8]
  40b4f4:	str	x8, [x9, #48]
  40b4f8:	ldp	x29, x30, [sp, #32]
  40b4fc:	add	sp, sp, #0x30
  40b500:	ret
  40b504:	sub	sp, sp, #0x70
  40b508:	stp	x29, x30, [sp, #96]
  40b50c:	add	x29, sp, #0x60
  40b510:	stur	x0, [x29, #-8]
  40b514:	stur	x1, [x29, #-16]
  40b518:	stur	x2, [x29, #-24]
  40b51c:	stur	x3, [x29, #-32]
  40b520:	stur	x4, [x29, #-40]
  40b524:	ldur	x8, [x29, #-40]
  40b528:	cbz	x8, 40b538 <__fxstatat@plt+0x93c8>
  40b52c:	ldur	x8, [x29, #-40]
  40b530:	str	x8, [sp, #24]
  40b534:	b	40b544 <__fxstatat@plt+0x93d4>
  40b538:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40b53c:	add	x8, x8, #0x688
  40b540:	str	x8, [sp, #24]
  40b544:	ldr	x8, [sp, #24]
  40b548:	str	x8, [sp, #48]
  40b54c:	bl	402100 <__errno_location@plt>
  40b550:	ldr	w9, [x0]
  40b554:	str	w9, [sp, #44]
  40b558:	ldur	x0, [x29, #-8]
  40b55c:	ldur	x1, [x29, #-16]
  40b560:	ldur	x2, [x29, #-24]
  40b564:	ldur	x3, [x29, #-32]
  40b568:	ldr	x8, [sp, #48]
  40b56c:	ldr	w4, [x8]
  40b570:	ldr	x8, [sp, #48]
  40b574:	ldr	w5, [x8, #4]
  40b578:	ldr	x8, [sp, #48]
  40b57c:	add	x6, x8, #0x8
  40b580:	ldr	x8, [sp, #48]
  40b584:	ldr	x7, [x8, #40]
  40b588:	ldr	x8, [sp, #48]
  40b58c:	ldr	x8, [x8, #48]
  40b590:	mov	x10, sp
  40b594:	str	x8, [x10]
  40b598:	bl	40b5c4 <__fxstatat@plt+0x9454>
  40b59c:	str	x0, [sp, #32]
  40b5a0:	ldr	w9, [sp, #44]
  40b5a4:	str	w9, [sp, #20]
  40b5a8:	bl	402100 <__errno_location@plt>
  40b5ac:	ldr	w9, [sp, #20]
  40b5b0:	str	w9, [x0]
  40b5b4:	ldr	x0, [sp, #32]
  40b5b8:	ldp	x29, x30, [sp, #96]
  40b5bc:	add	sp, sp, #0x70
  40b5c0:	ret
  40b5c4:	sub	sp, sp, #0x130
  40b5c8:	stp	x29, x30, [sp, #272]
  40b5cc:	str	x28, [sp, #288]
  40b5d0:	add	x29, sp, #0x110
  40b5d4:	ldr	x8, [x29, #32]
  40b5d8:	mov	x9, xzr
  40b5dc:	mov	w10, #0x0                   	// #0
  40b5e0:	mov	w11, #0x1                   	// #1
  40b5e4:	mov	w12, #0x1                   	// #1
  40b5e8:	stur	x0, [x29, #-16]
  40b5ec:	stur	x1, [x29, #-24]
  40b5f0:	stur	x2, [x29, #-32]
  40b5f4:	stur	x3, [x29, #-40]
  40b5f8:	stur	w4, [x29, #-44]
  40b5fc:	stur	w5, [x29, #-48]
  40b600:	stur	x6, [x29, #-56]
  40b604:	stur	x7, [x29, #-64]
  40b608:	stur	x8, [x29, #-72]
  40b60c:	stur	xzr, [x29, #-88]
  40b610:	stur	xzr, [x29, #-96]
  40b614:	stur	x9, [x29, #-104]
  40b618:	stur	xzr, [x29, #-112]
  40b61c:	sturb	w10, [x29, #-113]
  40b620:	str	w10, [sp, #84]
  40b624:	str	w11, [sp, #80]
  40b628:	str	w12, [sp, #76]
  40b62c:	bl	401fc0 <__ctype_get_mb_cur_max@plt>
  40b630:	cmp	x0, #0x1
  40b634:	cset	w10, eq  // eq = none
  40b638:	ldr	w11, [sp, #76]
  40b63c:	and	w10, w10, w11
  40b640:	sturb	w10, [x29, #-114]
  40b644:	ldur	w10, [x29, #-48]
  40b648:	tst	w10, #0x2
  40b64c:	cset	w10, ne  // ne = any
  40b650:	and	w10, w10, w11
  40b654:	sturb	w10, [x29, #-115]
  40b658:	ldr	w10, [sp, #84]
  40b65c:	sturb	w10, [x29, #-116]
  40b660:	sturb	w10, [x29, #-117]
  40b664:	ldr	w12, [sp, #80]
  40b668:	sturb	w12, [x29, #-118]
  40b66c:	ldur	w8, [x29, #-44]
  40b670:	subs	w8, w8, #0x0
  40b674:	mov	w9, w8
  40b678:	ubfx	x9, x9, #0, #32
  40b67c:	cmp	x9, #0xa
  40b680:	str	x9, [sp, #64]
  40b684:	b.hi	40b854 <__fxstatat@plt+0x96e4>  // b.pmore
  40b688:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40b68c:	add	x8, x8, #0xd8
  40b690:	ldr	x11, [sp, #64]
  40b694:	ldrsw	x10, [x8, x11, lsl #2]
  40b698:	add	x9, x8, x10
  40b69c:	br	x9
  40b6a0:	mov	w8, #0x5                   	// #5
  40b6a4:	stur	w8, [x29, #-44]
  40b6a8:	mov	w8, #0x1                   	// #1
  40b6ac:	sturb	w8, [x29, #-115]
  40b6b0:	ldurb	w8, [x29, #-115]
  40b6b4:	tbnz	w8, #0, 40b6e8 <__fxstatat@plt+0x9578>
  40b6b8:	ldur	x8, [x29, #-88]
  40b6bc:	ldur	x9, [x29, #-24]
  40b6c0:	cmp	x8, x9
  40b6c4:	b.cs	40b6dc <__fxstatat@plt+0x956c>  // b.hs, b.nlast
  40b6c8:	ldur	x8, [x29, #-16]
  40b6cc:	ldur	x9, [x29, #-88]
  40b6d0:	add	x8, x8, x9
  40b6d4:	mov	w10, #0x22                  	// #34
  40b6d8:	strb	w10, [x8]
  40b6dc:	ldur	x8, [x29, #-88]
  40b6e0:	add	x8, x8, #0x1
  40b6e4:	stur	x8, [x29, #-88]
  40b6e8:	mov	w8, #0x1                   	// #1
  40b6ec:	sturb	w8, [x29, #-113]
  40b6f0:	adrp	x9, 413000 <__fxstatat@plt+0x10e90>
  40b6f4:	add	x9, x9, #0x9a3
  40b6f8:	stur	x9, [x29, #-104]
  40b6fc:	mov	x9, #0x1                   	// #1
  40b700:	stur	x9, [x29, #-112]
  40b704:	b	40b858 <__fxstatat@plt+0x96e8>
  40b708:	mov	w8, #0x1                   	// #1
  40b70c:	sturb	w8, [x29, #-113]
  40b710:	mov	w8, #0x0                   	// #0
  40b714:	sturb	w8, [x29, #-115]
  40b718:	b	40b858 <__fxstatat@plt+0x96e8>
  40b71c:	ldur	w8, [x29, #-44]
  40b720:	cmp	w8, #0xa
  40b724:	b.eq	40b750 <__fxstatat@plt+0x95e0>  // b.none
  40b728:	ldur	w1, [x29, #-44]
  40b72c:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  40b730:	add	x0, x0, #0x3cc
  40b734:	bl	40d39c <__fxstatat@plt+0xb22c>
  40b738:	stur	x0, [x29, #-64]
  40b73c:	ldur	w1, [x29, #-44]
  40b740:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  40b744:	add	x0, x0, #0x937
  40b748:	bl	40d39c <__fxstatat@plt+0xb22c>
  40b74c:	stur	x0, [x29, #-72]
  40b750:	ldurb	w8, [x29, #-115]
  40b754:	tbnz	w8, #0, 40b7b0 <__fxstatat@plt+0x9640>
  40b758:	ldur	x8, [x29, #-64]
  40b75c:	stur	x8, [x29, #-104]
  40b760:	ldur	x8, [x29, #-104]
  40b764:	ldrb	w9, [x8]
  40b768:	cbz	w9, 40b7b0 <__fxstatat@plt+0x9640>
  40b76c:	ldur	x8, [x29, #-88]
  40b770:	ldur	x9, [x29, #-24]
  40b774:	cmp	x8, x9
  40b778:	b.cs	40b794 <__fxstatat@plt+0x9624>  // b.hs, b.nlast
  40b77c:	ldur	x8, [x29, #-104]
  40b780:	ldrb	w9, [x8]
  40b784:	ldur	x8, [x29, #-16]
  40b788:	ldur	x10, [x29, #-88]
  40b78c:	add	x8, x8, x10
  40b790:	strb	w9, [x8]
  40b794:	ldur	x8, [x29, #-88]
  40b798:	add	x8, x8, #0x1
  40b79c:	stur	x8, [x29, #-88]
  40b7a0:	ldur	x8, [x29, #-104]
  40b7a4:	add	x8, x8, #0x1
  40b7a8:	stur	x8, [x29, #-104]
  40b7ac:	b	40b760 <__fxstatat@plt+0x95f0>
  40b7b0:	mov	w8, #0x1                   	// #1
  40b7b4:	sturb	w8, [x29, #-113]
  40b7b8:	ldur	x9, [x29, #-72]
  40b7bc:	stur	x9, [x29, #-104]
  40b7c0:	ldur	x0, [x29, #-104]
  40b7c4:	bl	401c50 <strlen@plt>
  40b7c8:	stur	x0, [x29, #-112]
  40b7cc:	b	40b858 <__fxstatat@plt+0x96e8>
  40b7d0:	mov	w8, #0x1                   	// #1
  40b7d4:	sturb	w8, [x29, #-113]
  40b7d8:	mov	w8, #0x1                   	// #1
  40b7dc:	sturb	w8, [x29, #-115]
  40b7e0:	ldurb	w8, [x29, #-115]
  40b7e4:	tbnz	w8, #0, 40b7f0 <__fxstatat@plt+0x9680>
  40b7e8:	mov	w8, #0x1                   	// #1
  40b7ec:	sturb	w8, [x29, #-113]
  40b7f0:	mov	w8, #0x2                   	// #2
  40b7f4:	stur	w8, [x29, #-44]
  40b7f8:	ldurb	w8, [x29, #-115]
  40b7fc:	tbnz	w8, #0, 40b830 <__fxstatat@plt+0x96c0>
  40b800:	ldur	x8, [x29, #-88]
  40b804:	ldur	x9, [x29, #-24]
  40b808:	cmp	x8, x9
  40b80c:	b.cs	40b824 <__fxstatat@plt+0x96b4>  // b.hs, b.nlast
  40b810:	ldur	x8, [x29, #-16]
  40b814:	ldur	x9, [x29, #-88]
  40b818:	add	x8, x8, x9
  40b81c:	mov	w10, #0x27                  	// #39
  40b820:	strb	w10, [x8]
  40b824:	ldur	x8, [x29, #-88]
  40b828:	add	x8, x8, #0x1
  40b82c:	stur	x8, [x29, #-88]
  40b830:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40b834:	add	x8, x8, #0x937
  40b838:	stur	x8, [x29, #-104]
  40b83c:	mov	x8, #0x1                   	// #1
  40b840:	stur	x8, [x29, #-112]
  40b844:	b	40b858 <__fxstatat@plt+0x96e8>
  40b848:	mov	w8, #0x0                   	// #0
  40b84c:	sturb	w8, [x29, #-115]
  40b850:	b	40b858 <__fxstatat@plt+0x96e8>
  40b854:	bl	401ee0 <abort@plt>
  40b858:	stur	xzr, [x29, #-80]
  40b85c:	ldur	x8, [x29, #-40]
  40b860:	mov	x9, #0xffffffffffffffff    	// #-1
  40b864:	cmp	x8, x9
  40b868:	b.ne	40b88c <__fxstatat@plt+0x971c>  // b.any
  40b86c:	ldur	x8, [x29, #-32]
  40b870:	ldur	x9, [x29, #-80]
  40b874:	ldrb	w10, [x8, x9]
  40b878:	cmp	w10, #0x0
  40b87c:	cset	w10, eq  // eq = none
  40b880:	and	w10, w10, #0x1
  40b884:	str	w10, [sp, #60]
  40b888:	b	40b8a4 <__fxstatat@plt+0x9734>
  40b88c:	ldur	x8, [x29, #-80]
  40b890:	ldur	x9, [x29, #-40]
  40b894:	cmp	x8, x9
  40b898:	cset	w10, eq  // eq = none
  40b89c:	and	w10, w10, #0x1
  40b8a0:	str	w10, [sp, #60]
  40b8a4:	ldr	w8, [sp, #60]
  40b8a8:	cmp	w8, #0x0
  40b8ac:	cset	w8, ne  // ne = any
  40b8b0:	eor	w8, w8, #0x1
  40b8b4:	tbnz	w8, #0, 40b8bc <__fxstatat@plt+0x974c>
  40b8b8:	b	40c6f0 <__fxstatat@plt+0xa580>
  40b8bc:	mov	w8, #0x0                   	// #0
  40b8c0:	sturb	w8, [x29, #-121]
  40b8c4:	sturb	w8, [x29, #-122]
  40b8c8:	sturb	w8, [x29, #-123]
  40b8cc:	ldurb	w8, [x29, #-113]
  40b8d0:	tbnz	w8, #0, 40b8d8 <__fxstatat@plt+0x9768>
  40b8d4:	b	40b97c <__fxstatat@plt+0x980c>
  40b8d8:	ldur	w8, [x29, #-44]
  40b8dc:	cmp	w8, #0x2
  40b8e0:	b.eq	40b97c <__fxstatat@plt+0x980c>  // b.none
  40b8e4:	ldur	x8, [x29, #-112]
  40b8e8:	cbz	x8, 40b97c <__fxstatat@plt+0x980c>
  40b8ec:	ldur	x8, [x29, #-80]
  40b8f0:	ldur	x9, [x29, #-112]
  40b8f4:	add	x8, x8, x9
  40b8f8:	ldur	x9, [x29, #-40]
  40b8fc:	mov	x10, #0xffffffffffffffff    	// #-1
  40b900:	cmp	x9, x10
  40b904:	str	x8, [sp, #48]
  40b908:	b.ne	40b930 <__fxstatat@plt+0x97c0>  // b.any
  40b90c:	ldur	x8, [x29, #-112]
  40b910:	mov	x9, #0x1                   	// #1
  40b914:	cmp	x9, x8
  40b918:	b.cs	40b930 <__fxstatat@plt+0x97c0>  // b.hs, b.nlast
  40b91c:	ldur	x0, [x29, #-32]
  40b920:	bl	401c50 <strlen@plt>
  40b924:	stur	x0, [x29, #-40]
  40b928:	str	x0, [sp, #40]
  40b92c:	b	40b938 <__fxstatat@plt+0x97c8>
  40b930:	ldur	x8, [x29, #-40]
  40b934:	str	x8, [sp, #40]
  40b938:	ldr	x8, [sp, #40]
  40b93c:	ldr	x9, [sp, #48]
  40b940:	cmp	x9, x8
  40b944:	b.hi	40b97c <__fxstatat@plt+0x980c>  // b.pmore
  40b948:	ldur	x8, [x29, #-32]
  40b94c:	ldur	x9, [x29, #-80]
  40b950:	add	x0, x8, x9
  40b954:	ldur	x1, [x29, #-104]
  40b958:	ldur	x2, [x29, #-112]
  40b95c:	bl	401f20 <memcmp@plt>
  40b960:	cbnz	w0, 40b97c <__fxstatat@plt+0x980c>
  40b964:	ldurb	w8, [x29, #-115]
  40b968:	tbnz	w8, #0, 40b970 <__fxstatat@plt+0x9800>
  40b96c:	b	40b974 <__fxstatat@plt+0x9804>
  40b970:	b	40c828 <__fxstatat@plt+0xa6b8>
  40b974:	mov	w8, #0x1                   	// #1
  40b978:	sturb	w8, [x29, #-121]
  40b97c:	ldur	x8, [x29, #-32]
  40b980:	ldur	x9, [x29, #-80]
  40b984:	add	x8, x8, x9
  40b988:	ldrb	w10, [x8]
  40b98c:	sturb	w10, [x29, #-119]
  40b990:	ldurb	w10, [x29, #-119]
  40b994:	subs	w10, w10, #0x0
  40b998:	mov	w8, w10
  40b99c:	ubfx	x8, x8, #0, #32
  40b9a0:	cmp	x8, #0x7e
  40b9a4:	str	x8, [sp, #32]
  40b9a8:	b.hi	40bfa0 <__fxstatat@plt+0x9e30>  // b.pmore
  40b9ac:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40b9b0:	add	x8, x8, #0x104
  40b9b4:	ldr	x11, [sp, #32]
  40b9b8:	ldrsw	x10, [x8, x11, lsl #2]
  40b9bc:	add	x9, x8, x10
  40b9c0:	br	x9
  40b9c4:	ldurb	w8, [x29, #-113]
  40b9c8:	tbnz	w8, #0, 40b9d0 <__fxstatat@plt+0x9860>
  40b9cc:	b	40bb84 <__fxstatat@plt+0x9a14>
  40b9d0:	ldurb	w8, [x29, #-115]
  40b9d4:	tbnz	w8, #0, 40b9dc <__fxstatat@plt+0x986c>
  40b9d8:	b	40b9e0 <__fxstatat@plt+0x9870>
  40b9dc:	b	40c828 <__fxstatat@plt+0xa6b8>
  40b9e0:	mov	w8, #0x1                   	// #1
  40b9e4:	sturb	w8, [x29, #-122]
  40b9e8:	ldur	w8, [x29, #-44]
  40b9ec:	cmp	w8, #0x2
  40b9f0:	b.ne	40ba94 <__fxstatat@plt+0x9924>  // b.any
  40b9f4:	ldurb	w8, [x29, #-116]
  40b9f8:	tbnz	w8, #0, 40ba94 <__fxstatat@plt+0x9924>
  40b9fc:	ldur	x8, [x29, #-88]
  40ba00:	ldur	x9, [x29, #-24]
  40ba04:	cmp	x8, x9
  40ba08:	b.cs	40ba20 <__fxstatat@plt+0x98b0>  // b.hs, b.nlast
  40ba0c:	ldur	x8, [x29, #-16]
  40ba10:	ldur	x9, [x29, #-88]
  40ba14:	add	x8, x8, x9
  40ba18:	mov	w10, #0x27                  	// #39
  40ba1c:	strb	w10, [x8]
  40ba20:	ldur	x8, [x29, #-88]
  40ba24:	add	x8, x8, #0x1
  40ba28:	stur	x8, [x29, #-88]
  40ba2c:	ldur	x8, [x29, #-88]
  40ba30:	ldur	x9, [x29, #-24]
  40ba34:	cmp	x8, x9
  40ba38:	b.cs	40ba50 <__fxstatat@plt+0x98e0>  // b.hs, b.nlast
  40ba3c:	ldur	x8, [x29, #-16]
  40ba40:	ldur	x9, [x29, #-88]
  40ba44:	add	x8, x8, x9
  40ba48:	mov	w10, #0x24                  	// #36
  40ba4c:	strb	w10, [x8]
  40ba50:	ldur	x8, [x29, #-88]
  40ba54:	add	x8, x8, #0x1
  40ba58:	stur	x8, [x29, #-88]
  40ba5c:	ldur	x8, [x29, #-88]
  40ba60:	ldur	x9, [x29, #-24]
  40ba64:	cmp	x8, x9
  40ba68:	b.cs	40ba80 <__fxstatat@plt+0x9910>  // b.hs, b.nlast
  40ba6c:	ldur	x8, [x29, #-16]
  40ba70:	ldur	x9, [x29, #-88]
  40ba74:	add	x8, x8, x9
  40ba78:	mov	w10, #0x27                  	// #39
  40ba7c:	strb	w10, [x8]
  40ba80:	ldur	x8, [x29, #-88]
  40ba84:	add	x8, x8, #0x1
  40ba88:	stur	x8, [x29, #-88]
  40ba8c:	mov	w8, #0x1                   	// #1
  40ba90:	sturb	w8, [x29, #-116]
  40ba94:	ldur	x8, [x29, #-88]
  40ba98:	ldur	x9, [x29, #-24]
  40ba9c:	cmp	x8, x9
  40baa0:	b.cs	40bab8 <__fxstatat@plt+0x9948>  // b.hs, b.nlast
  40baa4:	ldur	x8, [x29, #-16]
  40baa8:	ldur	x9, [x29, #-88]
  40baac:	add	x8, x8, x9
  40bab0:	mov	w10, #0x5c                  	// #92
  40bab4:	strb	w10, [x8]
  40bab8:	ldur	x8, [x29, #-88]
  40babc:	add	x8, x8, #0x1
  40bac0:	stur	x8, [x29, #-88]
  40bac4:	ldur	w8, [x29, #-44]
  40bac8:	cmp	w8, #0x2
  40bacc:	b.eq	40bb78 <__fxstatat@plt+0x9a08>  // b.none
  40bad0:	ldur	x8, [x29, #-80]
  40bad4:	add	x8, x8, #0x1
  40bad8:	ldur	x9, [x29, #-40]
  40badc:	cmp	x8, x9
  40bae0:	b.cs	40bb78 <__fxstatat@plt+0x9a08>  // b.hs, b.nlast
  40bae4:	ldur	x8, [x29, #-32]
  40bae8:	ldur	x9, [x29, #-80]
  40baec:	add	x9, x9, #0x1
  40baf0:	ldrb	w10, [x8, x9]
  40baf4:	mov	w11, #0x30                  	// #48
  40baf8:	cmp	w11, w10
  40bafc:	b.gt	40bb78 <__fxstatat@plt+0x9a08>
  40bb00:	ldur	x8, [x29, #-32]
  40bb04:	ldur	x9, [x29, #-80]
  40bb08:	add	x9, x9, #0x1
  40bb0c:	ldrb	w10, [x8, x9]
  40bb10:	cmp	w10, #0x39
  40bb14:	b.gt	40bb78 <__fxstatat@plt+0x9a08>
  40bb18:	ldur	x8, [x29, #-88]
  40bb1c:	ldur	x9, [x29, #-24]
  40bb20:	cmp	x8, x9
  40bb24:	b.cs	40bb3c <__fxstatat@plt+0x99cc>  // b.hs, b.nlast
  40bb28:	ldur	x8, [x29, #-16]
  40bb2c:	ldur	x9, [x29, #-88]
  40bb30:	add	x8, x8, x9
  40bb34:	mov	w10, #0x30                  	// #48
  40bb38:	strb	w10, [x8]
  40bb3c:	ldur	x8, [x29, #-88]
  40bb40:	add	x8, x8, #0x1
  40bb44:	stur	x8, [x29, #-88]
  40bb48:	ldur	x8, [x29, #-88]
  40bb4c:	ldur	x9, [x29, #-24]
  40bb50:	cmp	x8, x9
  40bb54:	b.cs	40bb6c <__fxstatat@plt+0x99fc>  // b.hs, b.nlast
  40bb58:	ldur	x8, [x29, #-16]
  40bb5c:	ldur	x9, [x29, #-88]
  40bb60:	add	x8, x8, x9
  40bb64:	mov	w10, #0x30                  	// #48
  40bb68:	strb	w10, [x8]
  40bb6c:	ldur	x8, [x29, #-88]
  40bb70:	add	x8, x8, #0x1
  40bb74:	stur	x8, [x29, #-88]
  40bb78:	mov	w8, #0x30                  	// #48
  40bb7c:	sturb	w8, [x29, #-119]
  40bb80:	b	40bb94 <__fxstatat@plt+0x9a24>
  40bb84:	ldur	w8, [x29, #-48]
  40bb88:	and	w8, w8, #0x1
  40bb8c:	cbz	w8, 40bb94 <__fxstatat@plt+0x9a24>
  40bb90:	b	40c6e0 <__fxstatat@plt+0xa570>
  40bb94:	b	40c4c0 <__fxstatat@plt+0xa350>
  40bb98:	ldur	w8, [x29, #-44]
  40bb9c:	cmp	w8, #0x2
  40bba0:	str	w8, [sp, #28]
  40bba4:	b.eq	40bbbc <__fxstatat@plt+0x9a4c>  // b.none
  40bba8:	b	40bbac <__fxstatat@plt+0x9a3c>
  40bbac:	ldr	w8, [sp, #28]
  40bbb0:	cmp	w8, #0x5
  40bbb4:	b.eq	40bbd0 <__fxstatat@plt+0x9a60>  // b.none
  40bbb8:	b	40bd74 <__fxstatat@plt+0x9c04>
  40bbbc:	ldurb	w8, [x29, #-115]
  40bbc0:	tbnz	w8, #0, 40bbc8 <__fxstatat@plt+0x9a58>
  40bbc4:	b	40bbcc <__fxstatat@plt+0x9a5c>
  40bbc8:	b	40c828 <__fxstatat@plt+0xa6b8>
  40bbcc:	b	40bd74 <__fxstatat@plt+0x9c04>
  40bbd0:	ldur	w8, [x29, #-48]
  40bbd4:	and	w8, w8, #0x4
  40bbd8:	cbz	w8, 40bd70 <__fxstatat@plt+0x9c00>
  40bbdc:	ldur	x8, [x29, #-80]
  40bbe0:	add	x8, x8, #0x2
  40bbe4:	ldur	x9, [x29, #-40]
  40bbe8:	cmp	x8, x9
  40bbec:	b.cs	40bd70 <__fxstatat@plt+0x9c00>  // b.hs, b.nlast
  40bbf0:	ldur	x8, [x29, #-32]
  40bbf4:	ldur	x9, [x29, #-80]
  40bbf8:	add	x9, x9, #0x1
  40bbfc:	ldrb	w10, [x8, x9]
  40bc00:	cmp	w10, #0x3f
  40bc04:	b.ne	40bd70 <__fxstatat@plt+0x9c00>  // b.any
  40bc08:	ldur	x8, [x29, #-32]
  40bc0c:	ldur	x9, [x29, #-80]
  40bc10:	add	x9, x9, #0x2
  40bc14:	ldrb	w10, [x8, x9]
  40bc18:	cmp	w10, #0x21
  40bc1c:	str	w10, [sp, #24]
  40bc20:	b.eq	40bc78 <__fxstatat@plt+0x9b08>  // b.none
  40bc24:	b	40bc28 <__fxstatat@plt+0x9ab8>
  40bc28:	ldr	w8, [sp, #24]
  40bc2c:	subs	w9, w8, #0x27
  40bc30:	cmp	w9, #0x2
  40bc34:	b.ls	40bc78 <__fxstatat@plt+0x9b08>  // b.plast
  40bc38:	b	40bc3c <__fxstatat@plt+0x9acc>
  40bc3c:	ldr	w8, [sp, #24]
  40bc40:	cmp	w8, #0x2d
  40bc44:	b.eq	40bc78 <__fxstatat@plt+0x9b08>  // b.none
  40bc48:	b	40bc4c <__fxstatat@plt+0x9adc>
  40bc4c:	ldr	w8, [sp, #24]
  40bc50:	cmp	w8, #0x2f
  40bc54:	b.eq	40bc78 <__fxstatat@plt+0x9b08>  // b.none
  40bc58:	b	40bc5c <__fxstatat@plt+0x9aec>
  40bc5c:	ldr	w8, [sp, #24]
  40bc60:	subs	w9, w8, #0x3c
  40bc64:	cmp	w9, #0x2
  40bc68:	cset	w9, ls  // ls = plast
  40bc6c:	eor	w9, w9, #0x1
  40bc70:	tbnz	w9, #0, 40bd70 <__fxstatat@plt+0x9c00>
  40bc74:	b	40bc78 <__fxstatat@plt+0x9b08>
  40bc78:	ldurb	w8, [x29, #-115]
  40bc7c:	tbnz	w8, #0, 40bc84 <__fxstatat@plt+0x9b14>
  40bc80:	b	40bc88 <__fxstatat@plt+0x9b18>
  40bc84:	b	40c828 <__fxstatat@plt+0xa6b8>
  40bc88:	ldur	x8, [x29, #-32]
  40bc8c:	ldur	x9, [x29, #-80]
  40bc90:	add	x9, x9, #0x2
  40bc94:	add	x8, x8, x9
  40bc98:	ldrb	w10, [x8]
  40bc9c:	sturb	w10, [x29, #-119]
  40bca0:	ldur	x8, [x29, #-80]
  40bca4:	add	x8, x8, #0x2
  40bca8:	stur	x8, [x29, #-80]
  40bcac:	ldur	x8, [x29, #-88]
  40bcb0:	ldur	x9, [x29, #-24]
  40bcb4:	cmp	x8, x9
  40bcb8:	b.cs	40bcd0 <__fxstatat@plt+0x9b60>  // b.hs, b.nlast
  40bcbc:	ldur	x8, [x29, #-16]
  40bcc0:	ldur	x9, [x29, #-88]
  40bcc4:	add	x8, x8, x9
  40bcc8:	mov	w10, #0x3f                  	// #63
  40bccc:	strb	w10, [x8]
  40bcd0:	ldur	x8, [x29, #-88]
  40bcd4:	add	x8, x8, #0x1
  40bcd8:	stur	x8, [x29, #-88]
  40bcdc:	ldur	x8, [x29, #-88]
  40bce0:	ldur	x9, [x29, #-24]
  40bce4:	cmp	x8, x9
  40bce8:	b.cs	40bd00 <__fxstatat@plt+0x9b90>  // b.hs, b.nlast
  40bcec:	ldur	x8, [x29, #-16]
  40bcf0:	ldur	x9, [x29, #-88]
  40bcf4:	add	x8, x8, x9
  40bcf8:	mov	w10, #0x22                  	// #34
  40bcfc:	strb	w10, [x8]
  40bd00:	ldur	x8, [x29, #-88]
  40bd04:	add	x8, x8, #0x1
  40bd08:	stur	x8, [x29, #-88]
  40bd0c:	ldur	x8, [x29, #-88]
  40bd10:	ldur	x9, [x29, #-24]
  40bd14:	cmp	x8, x9
  40bd18:	b.cs	40bd30 <__fxstatat@plt+0x9bc0>  // b.hs, b.nlast
  40bd1c:	ldur	x8, [x29, #-16]
  40bd20:	ldur	x9, [x29, #-88]
  40bd24:	add	x8, x8, x9
  40bd28:	mov	w10, #0x22                  	// #34
  40bd2c:	strb	w10, [x8]
  40bd30:	ldur	x8, [x29, #-88]
  40bd34:	add	x8, x8, #0x1
  40bd38:	stur	x8, [x29, #-88]
  40bd3c:	ldur	x8, [x29, #-88]
  40bd40:	ldur	x9, [x29, #-24]
  40bd44:	cmp	x8, x9
  40bd48:	b.cs	40bd60 <__fxstatat@plt+0x9bf0>  // b.hs, b.nlast
  40bd4c:	ldur	x8, [x29, #-16]
  40bd50:	ldur	x9, [x29, #-88]
  40bd54:	add	x8, x8, x9
  40bd58:	mov	w10, #0x3f                  	// #63
  40bd5c:	strb	w10, [x8]
  40bd60:	ldur	x8, [x29, #-88]
  40bd64:	add	x8, x8, #0x1
  40bd68:	stur	x8, [x29, #-88]
  40bd6c:	b	40bd70 <__fxstatat@plt+0x9c00>
  40bd70:	b	40bd74 <__fxstatat@plt+0x9c04>
  40bd74:	b	40c4c0 <__fxstatat@plt+0xa350>
  40bd78:	mov	w8, #0x61                  	// #97
  40bd7c:	sturb	w8, [x29, #-120]
  40bd80:	b	40be34 <__fxstatat@plt+0x9cc4>
  40bd84:	mov	w8, #0x62                  	// #98
  40bd88:	sturb	w8, [x29, #-120]
  40bd8c:	b	40be34 <__fxstatat@plt+0x9cc4>
  40bd90:	mov	w8, #0x66                  	// #102
  40bd94:	sturb	w8, [x29, #-120]
  40bd98:	b	40be34 <__fxstatat@plt+0x9cc4>
  40bd9c:	mov	w8, #0x6e                  	// #110
  40bda0:	sturb	w8, [x29, #-120]
  40bda4:	b	40be18 <__fxstatat@plt+0x9ca8>
  40bda8:	mov	w8, #0x72                  	// #114
  40bdac:	sturb	w8, [x29, #-120]
  40bdb0:	b	40be18 <__fxstatat@plt+0x9ca8>
  40bdb4:	mov	w8, #0x74                  	// #116
  40bdb8:	sturb	w8, [x29, #-120]
  40bdbc:	b	40be18 <__fxstatat@plt+0x9ca8>
  40bdc0:	mov	w8, #0x76                  	// #118
  40bdc4:	sturb	w8, [x29, #-120]
  40bdc8:	b	40be34 <__fxstatat@plt+0x9cc4>
  40bdcc:	ldurb	w8, [x29, #-119]
  40bdd0:	sturb	w8, [x29, #-120]
  40bdd4:	ldur	w8, [x29, #-44]
  40bdd8:	cmp	w8, #0x2
  40bddc:	b.ne	40bdf4 <__fxstatat@plt+0x9c84>  // b.any
  40bde0:	ldurb	w8, [x29, #-115]
  40bde4:	tbnz	w8, #0, 40bdec <__fxstatat@plt+0x9c7c>
  40bde8:	b	40bdf0 <__fxstatat@plt+0x9c80>
  40bdec:	b	40c828 <__fxstatat@plt+0xa6b8>
  40bdf0:	b	40c624 <__fxstatat@plt+0xa4b4>
  40bdf4:	ldurb	w8, [x29, #-113]
  40bdf8:	tbnz	w8, #0, 40be00 <__fxstatat@plt+0x9c90>
  40bdfc:	b	40be18 <__fxstatat@plt+0x9ca8>
  40be00:	ldurb	w8, [x29, #-115]
  40be04:	tbnz	w8, #0, 40be0c <__fxstatat@plt+0x9c9c>
  40be08:	b	40be18 <__fxstatat@plt+0x9ca8>
  40be0c:	ldur	x8, [x29, #-112]
  40be10:	cbz	x8, 40be18 <__fxstatat@plt+0x9ca8>
  40be14:	b	40c624 <__fxstatat@plt+0xa4b4>
  40be18:	ldur	w8, [x29, #-44]
  40be1c:	cmp	w8, #0x2
  40be20:	b.ne	40be34 <__fxstatat@plt+0x9cc4>  // b.any
  40be24:	ldurb	w8, [x29, #-115]
  40be28:	tbnz	w8, #0, 40be30 <__fxstatat@plt+0x9cc0>
  40be2c:	b	40be34 <__fxstatat@plt+0x9cc4>
  40be30:	b	40c828 <__fxstatat@plt+0xa6b8>
  40be34:	ldurb	w8, [x29, #-113]
  40be38:	tbnz	w8, #0, 40be40 <__fxstatat@plt+0x9cd0>
  40be3c:	b	40be4c <__fxstatat@plt+0x9cdc>
  40be40:	ldurb	w8, [x29, #-120]
  40be44:	sturb	w8, [x29, #-119]
  40be48:	b	40c530 <__fxstatat@plt+0xa3c0>
  40be4c:	b	40c4c0 <__fxstatat@plt+0xa350>
  40be50:	ldur	x8, [x29, #-40]
  40be54:	mov	x9, #0xffffffffffffffff    	// #-1
  40be58:	cmp	x8, x9
  40be5c:	b.ne	40be70 <__fxstatat@plt+0x9d00>  // b.any
  40be60:	ldur	x8, [x29, #-32]
  40be64:	ldrb	w9, [x8, #1]
  40be68:	cbz	w9, 40be80 <__fxstatat@plt+0x9d10>
  40be6c:	b	40be7c <__fxstatat@plt+0x9d0c>
  40be70:	ldur	x8, [x29, #-40]
  40be74:	cmp	x8, #0x1
  40be78:	b.eq	40be80 <__fxstatat@plt+0x9d10>  // b.none
  40be7c:	b	40c4c0 <__fxstatat@plt+0xa350>
  40be80:	ldur	x8, [x29, #-80]
  40be84:	cbz	x8, 40be8c <__fxstatat@plt+0x9d1c>
  40be88:	b	40c4c0 <__fxstatat@plt+0xa350>
  40be8c:	mov	w8, #0x1                   	// #1
  40be90:	sturb	w8, [x29, #-123]
  40be94:	ldur	w8, [x29, #-44]
  40be98:	cmp	w8, #0x2
  40be9c:	b.ne	40beb0 <__fxstatat@plt+0x9d40>  // b.any
  40bea0:	ldurb	w8, [x29, #-115]
  40bea4:	tbnz	w8, #0, 40beac <__fxstatat@plt+0x9d3c>
  40bea8:	b	40beb0 <__fxstatat@plt+0x9d40>
  40beac:	b	40c828 <__fxstatat@plt+0xa6b8>
  40beb0:	b	40c4c0 <__fxstatat@plt+0xa350>
  40beb4:	mov	w8, #0x1                   	// #1
  40beb8:	sturb	w8, [x29, #-117]
  40bebc:	sturb	w8, [x29, #-123]
  40bec0:	ldur	w8, [x29, #-44]
  40bec4:	cmp	w8, #0x2
  40bec8:	b.ne	40bf90 <__fxstatat@plt+0x9e20>  // b.any
  40becc:	ldurb	w8, [x29, #-115]
  40bed0:	tbnz	w8, #0, 40bed8 <__fxstatat@plt+0x9d68>
  40bed4:	b	40bedc <__fxstatat@plt+0x9d6c>
  40bed8:	b	40c828 <__fxstatat@plt+0xa6b8>
  40bedc:	ldur	x8, [x29, #-24]
  40bee0:	cbz	x8, 40bef8 <__fxstatat@plt+0x9d88>
  40bee4:	ldur	x8, [x29, #-96]
  40bee8:	cbnz	x8, 40bef8 <__fxstatat@plt+0x9d88>
  40beec:	ldur	x8, [x29, #-24]
  40bef0:	stur	x8, [x29, #-96]
  40bef4:	stur	xzr, [x29, #-24]
  40bef8:	ldur	x8, [x29, #-88]
  40befc:	ldur	x9, [x29, #-24]
  40bf00:	cmp	x8, x9
  40bf04:	b.cs	40bf1c <__fxstatat@plt+0x9dac>  // b.hs, b.nlast
  40bf08:	ldur	x8, [x29, #-16]
  40bf0c:	ldur	x9, [x29, #-88]
  40bf10:	add	x8, x8, x9
  40bf14:	mov	w10, #0x27                  	// #39
  40bf18:	strb	w10, [x8]
  40bf1c:	ldur	x8, [x29, #-88]
  40bf20:	add	x8, x8, #0x1
  40bf24:	stur	x8, [x29, #-88]
  40bf28:	ldur	x8, [x29, #-88]
  40bf2c:	ldur	x9, [x29, #-24]
  40bf30:	cmp	x8, x9
  40bf34:	b.cs	40bf4c <__fxstatat@plt+0x9ddc>  // b.hs, b.nlast
  40bf38:	ldur	x8, [x29, #-16]
  40bf3c:	ldur	x9, [x29, #-88]
  40bf40:	add	x8, x8, x9
  40bf44:	mov	w10, #0x5c                  	// #92
  40bf48:	strb	w10, [x8]
  40bf4c:	ldur	x8, [x29, #-88]
  40bf50:	add	x8, x8, #0x1
  40bf54:	stur	x8, [x29, #-88]
  40bf58:	ldur	x8, [x29, #-88]
  40bf5c:	ldur	x9, [x29, #-24]
  40bf60:	cmp	x8, x9
  40bf64:	b.cs	40bf7c <__fxstatat@plt+0x9e0c>  // b.hs, b.nlast
  40bf68:	ldur	x8, [x29, #-16]
  40bf6c:	ldur	x9, [x29, #-88]
  40bf70:	add	x8, x8, x9
  40bf74:	mov	w10, #0x27                  	// #39
  40bf78:	strb	w10, [x8]
  40bf7c:	ldur	x8, [x29, #-88]
  40bf80:	add	x8, x8, #0x1
  40bf84:	stur	x8, [x29, #-88]
  40bf88:	mov	w8, #0x0                   	// #0
  40bf8c:	sturb	w8, [x29, #-116]
  40bf90:	b	40c4c0 <__fxstatat@plt+0xa350>
  40bf94:	mov	w8, #0x1                   	// #1
  40bf98:	sturb	w8, [x29, #-123]
  40bf9c:	b	40c4c0 <__fxstatat@plt+0xa350>
  40bfa0:	ldurb	w8, [x29, #-114]
  40bfa4:	tbnz	w8, #0, 40bfac <__fxstatat@plt+0x9e3c>
  40bfa8:	b	40bfd8 <__fxstatat@plt+0x9e68>
  40bfac:	mov	x8, #0x1                   	// #1
  40bfb0:	str	x8, [sp, #136]
  40bfb4:	bl	401f60 <__ctype_b_loc@plt>
  40bfb8:	ldr	x8, [x0]
  40bfbc:	ldurb	w9, [x29, #-119]
  40bfc0:	ldrh	w9, [x8, w9, sxtw #1]
  40bfc4:	tst	w9, #0x4000
  40bfc8:	cset	w9, ne  // ne = any
  40bfcc:	and	w9, w9, #0x1
  40bfd0:	strb	w9, [sp, #135]
  40bfd4:	b	40c1c4 <__fxstatat@plt+0xa054>
  40bfd8:	str	xzr, [sp, #120]
  40bfdc:	str	xzr, [sp, #136]
  40bfe0:	mov	w8, #0x1                   	// #1
  40bfe4:	strb	w8, [sp, #135]
  40bfe8:	ldur	x9, [x29, #-40]
  40bfec:	mov	x10, #0xffffffffffffffff    	// #-1
  40bff0:	cmp	x9, x10
  40bff4:	b.ne	40c004 <__fxstatat@plt+0x9e94>  // b.any
  40bff8:	ldur	x0, [x29, #-32]
  40bffc:	bl	401c50 <strlen@plt>
  40c000:	stur	x0, [x29, #-40]
  40c004:	ldur	x8, [x29, #-32]
  40c008:	ldur	x9, [x29, #-80]
  40c00c:	ldr	x10, [sp, #136]
  40c010:	add	x9, x9, x10
  40c014:	add	x1, x8, x9
  40c018:	ldur	x8, [x29, #-40]
  40c01c:	ldur	x9, [x29, #-80]
  40c020:	ldr	x10, [sp, #136]
  40c024:	add	x9, x9, x10
  40c028:	subs	x2, x8, x9
  40c02c:	add	x0, sp, #0x74
  40c030:	add	x3, sp, #0x78
  40c034:	bl	40f1c0 <__fxstatat@plt+0xd050>
  40c038:	str	x0, [sp, #104]
  40c03c:	ldr	x8, [sp, #104]
  40c040:	cbnz	x8, 40c048 <__fxstatat@plt+0x9ed8>
  40c044:	b	40c1c4 <__fxstatat@plt+0xa054>
  40c048:	ldr	x8, [sp, #104]
  40c04c:	mov	x9, #0xffffffffffffffff    	// #-1
  40c050:	cmp	x8, x9
  40c054:	b.ne	40c064 <__fxstatat@plt+0x9ef4>  // b.any
  40c058:	mov	w8, #0x0                   	// #0
  40c05c:	strb	w8, [sp, #135]
  40c060:	b	40c1c4 <__fxstatat@plt+0xa054>
  40c064:	ldr	x8, [sp, #104]
  40c068:	mov	x9, #0xfffffffffffffffe    	// #-2
  40c06c:	cmp	x8, x9
  40c070:	b.ne	40c0dc <__fxstatat@plt+0x9f6c>  // b.any
  40c074:	mov	w8, #0x0                   	// #0
  40c078:	strb	w8, [sp, #135]
  40c07c:	ldur	x8, [x29, #-80]
  40c080:	ldr	x9, [sp, #136]
  40c084:	add	x8, x8, x9
  40c088:	ldur	x9, [x29, #-40]
  40c08c:	mov	w10, #0x0                   	// #0
  40c090:	cmp	x8, x9
  40c094:	str	w10, [sp, #20]
  40c098:	b.cs	40c0bc <__fxstatat@plt+0x9f4c>  // b.hs, b.nlast
  40c09c:	ldur	x8, [x29, #-32]
  40c0a0:	ldur	x9, [x29, #-80]
  40c0a4:	ldr	x10, [sp, #136]
  40c0a8:	add	x9, x9, x10
  40c0ac:	ldrb	w11, [x8, x9]
  40c0b0:	cmp	w11, #0x0
  40c0b4:	cset	w11, ne  // ne = any
  40c0b8:	str	w11, [sp, #20]
  40c0bc:	ldr	w8, [sp, #20]
  40c0c0:	tbnz	w8, #0, 40c0c8 <__fxstatat@plt+0x9f58>
  40c0c4:	b	40c0d8 <__fxstatat@plt+0x9f68>
  40c0c8:	ldr	x8, [sp, #136]
  40c0cc:	add	x8, x8, #0x1
  40c0d0:	str	x8, [sp, #136]
  40c0d4:	b	40c07c <__fxstatat@plt+0x9f0c>
  40c0d8:	b	40c1c4 <__fxstatat@plt+0xa054>
  40c0dc:	ldurb	w8, [x29, #-115]
  40c0e0:	tbnz	w8, #0, 40c0e8 <__fxstatat@plt+0x9f78>
  40c0e4:	b	40c188 <__fxstatat@plt+0xa018>
  40c0e8:	ldur	w8, [x29, #-44]
  40c0ec:	cmp	w8, #0x2
  40c0f0:	b.ne	40c188 <__fxstatat@plt+0xa018>  // b.any
  40c0f4:	mov	x8, #0x1                   	// #1
  40c0f8:	str	x8, [sp, #96]
  40c0fc:	ldr	x8, [sp, #96]
  40c100:	ldr	x9, [sp, #104]
  40c104:	cmp	x8, x9
  40c108:	b.cs	40c188 <__fxstatat@plt+0xa018>  // b.hs, b.nlast
  40c10c:	ldur	x8, [x29, #-32]
  40c110:	ldur	x9, [x29, #-80]
  40c114:	ldr	x10, [sp, #136]
  40c118:	add	x9, x9, x10
  40c11c:	ldr	x10, [sp, #96]
  40c120:	add	x9, x9, x10
  40c124:	ldrb	w11, [x8, x9]
  40c128:	subs	w12, w11, #0x5b
  40c12c:	cmp	w12, #0x1
  40c130:	str	w11, [sp, #16]
  40c134:	b.ls	40c174 <__fxstatat@plt+0xa004>  // b.plast
  40c138:	b	40c13c <__fxstatat@plt+0x9fcc>
  40c13c:	ldr	w8, [sp, #16]
  40c140:	cmp	w8, #0x5e
  40c144:	b.eq	40c174 <__fxstatat@plt+0xa004>  // b.none
  40c148:	b	40c14c <__fxstatat@plt+0x9fdc>
  40c14c:	ldr	w8, [sp, #16]
  40c150:	cmp	w8, #0x60
  40c154:	b.eq	40c174 <__fxstatat@plt+0xa004>  // b.none
  40c158:	b	40c15c <__fxstatat@plt+0x9fec>
  40c15c:	ldr	w8, [sp, #16]
  40c160:	cmp	w8, #0x7c
  40c164:	cset	w9, eq  // eq = none
  40c168:	eor	w9, w9, #0x1
  40c16c:	tbnz	w9, #0, 40c178 <__fxstatat@plt+0xa008>
  40c170:	b	40c174 <__fxstatat@plt+0xa004>
  40c174:	b	40c828 <__fxstatat@plt+0xa6b8>
  40c178:	ldr	x8, [sp, #96]
  40c17c:	add	x8, x8, #0x1
  40c180:	str	x8, [sp, #96]
  40c184:	b	40c0fc <__fxstatat@plt+0x9f8c>
  40c188:	ldr	w0, [sp, #116]
  40c18c:	bl	4020c0 <iswprint@plt>
  40c190:	cbnz	w0, 40c19c <__fxstatat@plt+0xa02c>
  40c194:	mov	w8, #0x0                   	// #0
  40c198:	strb	w8, [sp, #135]
  40c19c:	ldr	x8, [sp, #104]
  40c1a0:	ldr	x9, [sp, #136]
  40c1a4:	add	x8, x9, x8
  40c1a8:	str	x8, [sp, #136]
  40c1ac:	add	x0, sp, #0x78
  40c1b0:	bl	401f00 <mbsinit@plt>
  40c1b4:	cmp	w0, #0x0
  40c1b8:	cset	w8, ne  // ne = any
  40c1bc:	eor	w8, w8, #0x1
  40c1c0:	tbnz	w8, #0, 40c004 <__fxstatat@plt+0x9e94>
  40c1c4:	ldrb	w8, [sp, #135]
  40c1c8:	and	w8, w8, #0x1
  40c1cc:	sturb	w8, [x29, #-123]
  40c1d0:	ldr	x9, [sp, #136]
  40c1d4:	mov	x10, #0x1                   	// #1
  40c1d8:	cmp	x10, x9
  40c1dc:	b.cc	40c1f4 <__fxstatat@plt+0xa084>  // b.lo, b.ul, b.last
  40c1e0:	ldurb	w8, [x29, #-113]
  40c1e4:	tbnz	w8, #0, 40c1ec <__fxstatat@plt+0xa07c>
  40c1e8:	b	40c4c0 <__fxstatat@plt+0xa350>
  40c1ec:	ldrb	w8, [sp, #135]
  40c1f0:	tbnz	w8, #0, 40c4c0 <__fxstatat@plt+0xa350>
  40c1f4:	ldur	x8, [x29, #-80]
  40c1f8:	ldr	x9, [sp, #136]
  40c1fc:	add	x8, x8, x9
  40c200:	str	x8, [sp, #88]
  40c204:	ldurb	w8, [x29, #-113]
  40c208:	tbnz	w8, #0, 40c210 <__fxstatat@plt+0xa0a0>
  40c20c:	b	40c394 <__fxstatat@plt+0xa224>
  40c210:	ldrb	w8, [sp, #135]
  40c214:	tbnz	w8, #0, 40c394 <__fxstatat@plt+0xa224>
  40c218:	ldurb	w8, [x29, #-115]
  40c21c:	tbnz	w8, #0, 40c224 <__fxstatat@plt+0xa0b4>
  40c220:	b	40c228 <__fxstatat@plt+0xa0b8>
  40c224:	b	40c828 <__fxstatat@plt+0xa6b8>
  40c228:	mov	w8, #0x1                   	// #1
  40c22c:	sturb	w8, [x29, #-122]
  40c230:	ldur	w8, [x29, #-44]
  40c234:	cmp	w8, #0x2
  40c238:	b.ne	40c2dc <__fxstatat@plt+0xa16c>  // b.any
  40c23c:	ldurb	w8, [x29, #-116]
  40c240:	tbnz	w8, #0, 40c2dc <__fxstatat@plt+0xa16c>
  40c244:	ldur	x8, [x29, #-88]
  40c248:	ldur	x9, [x29, #-24]
  40c24c:	cmp	x8, x9
  40c250:	b.cs	40c268 <__fxstatat@plt+0xa0f8>  // b.hs, b.nlast
  40c254:	ldur	x8, [x29, #-16]
  40c258:	ldur	x9, [x29, #-88]
  40c25c:	add	x8, x8, x9
  40c260:	mov	w10, #0x27                  	// #39
  40c264:	strb	w10, [x8]
  40c268:	ldur	x8, [x29, #-88]
  40c26c:	add	x8, x8, #0x1
  40c270:	stur	x8, [x29, #-88]
  40c274:	ldur	x8, [x29, #-88]
  40c278:	ldur	x9, [x29, #-24]
  40c27c:	cmp	x8, x9
  40c280:	b.cs	40c298 <__fxstatat@plt+0xa128>  // b.hs, b.nlast
  40c284:	ldur	x8, [x29, #-16]
  40c288:	ldur	x9, [x29, #-88]
  40c28c:	add	x8, x8, x9
  40c290:	mov	w10, #0x24                  	// #36
  40c294:	strb	w10, [x8]
  40c298:	ldur	x8, [x29, #-88]
  40c29c:	add	x8, x8, #0x1
  40c2a0:	stur	x8, [x29, #-88]
  40c2a4:	ldur	x8, [x29, #-88]
  40c2a8:	ldur	x9, [x29, #-24]
  40c2ac:	cmp	x8, x9
  40c2b0:	b.cs	40c2c8 <__fxstatat@plt+0xa158>  // b.hs, b.nlast
  40c2b4:	ldur	x8, [x29, #-16]
  40c2b8:	ldur	x9, [x29, #-88]
  40c2bc:	add	x8, x8, x9
  40c2c0:	mov	w10, #0x27                  	// #39
  40c2c4:	strb	w10, [x8]
  40c2c8:	ldur	x8, [x29, #-88]
  40c2cc:	add	x8, x8, #0x1
  40c2d0:	stur	x8, [x29, #-88]
  40c2d4:	mov	w8, #0x1                   	// #1
  40c2d8:	sturb	w8, [x29, #-116]
  40c2dc:	ldur	x8, [x29, #-88]
  40c2e0:	ldur	x9, [x29, #-24]
  40c2e4:	cmp	x8, x9
  40c2e8:	b.cs	40c300 <__fxstatat@plt+0xa190>  // b.hs, b.nlast
  40c2ec:	ldur	x8, [x29, #-16]
  40c2f0:	ldur	x9, [x29, #-88]
  40c2f4:	add	x8, x8, x9
  40c2f8:	mov	w10, #0x5c                  	// #92
  40c2fc:	strb	w10, [x8]
  40c300:	ldur	x8, [x29, #-88]
  40c304:	add	x8, x8, #0x1
  40c308:	stur	x8, [x29, #-88]
  40c30c:	ldur	x8, [x29, #-88]
  40c310:	ldur	x9, [x29, #-24]
  40c314:	cmp	x8, x9
  40c318:	b.cs	40c338 <__fxstatat@plt+0xa1c8>  // b.hs, b.nlast
  40c31c:	ldurb	w8, [x29, #-119]
  40c320:	asr	w8, w8, #6
  40c324:	add	w8, w8, #0x30
  40c328:	ldur	x9, [x29, #-16]
  40c32c:	ldur	x10, [x29, #-88]
  40c330:	add	x9, x9, x10
  40c334:	strb	w8, [x9]
  40c338:	ldur	x8, [x29, #-88]
  40c33c:	add	x8, x8, #0x1
  40c340:	stur	x8, [x29, #-88]
  40c344:	ldur	x8, [x29, #-88]
  40c348:	ldur	x9, [x29, #-24]
  40c34c:	cmp	x8, x9
  40c350:	b.cs	40c374 <__fxstatat@plt+0xa204>  // b.hs, b.nlast
  40c354:	ldurb	w8, [x29, #-119]
  40c358:	asr	w8, w8, #3
  40c35c:	and	w8, w8, #0x7
  40c360:	add	w8, w8, #0x30
  40c364:	ldur	x9, [x29, #-16]
  40c368:	ldur	x10, [x29, #-88]
  40c36c:	add	x9, x9, x10
  40c370:	strb	w8, [x9]
  40c374:	ldur	x8, [x29, #-88]
  40c378:	add	x8, x8, #0x1
  40c37c:	stur	x8, [x29, #-88]
  40c380:	ldurb	w8, [x29, #-119]
  40c384:	and	w8, w8, #0x7
  40c388:	add	w8, w8, #0x30
  40c38c:	sturb	w8, [x29, #-119]
  40c390:	b	40c3d8 <__fxstatat@plt+0xa268>
  40c394:	ldurb	w8, [x29, #-121]
  40c398:	tbnz	w8, #0, 40c3a0 <__fxstatat@plt+0xa230>
  40c39c:	b	40c3d8 <__fxstatat@plt+0xa268>
  40c3a0:	ldur	x8, [x29, #-88]
  40c3a4:	ldur	x9, [x29, #-24]
  40c3a8:	cmp	x8, x9
  40c3ac:	b.cs	40c3c4 <__fxstatat@plt+0xa254>  // b.hs, b.nlast
  40c3b0:	ldur	x8, [x29, #-16]
  40c3b4:	ldur	x9, [x29, #-88]
  40c3b8:	add	x8, x8, x9
  40c3bc:	mov	w10, #0x5c                  	// #92
  40c3c0:	strb	w10, [x8]
  40c3c4:	ldur	x8, [x29, #-88]
  40c3c8:	add	x8, x8, #0x1
  40c3cc:	stur	x8, [x29, #-88]
  40c3d0:	mov	w8, #0x0                   	// #0
  40c3d4:	sturb	w8, [x29, #-121]
  40c3d8:	ldr	x8, [sp, #88]
  40c3dc:	ldur	x9, [x29, #-80]
  40c3e0:	add	x9, x9, #0x1
  40c3e4:	cmp	x8, x9
  40c3e8:	b.hi	40c3f0 <__fxstatat@plt+0xa280>  // b.pmore
  40c3ec:	b	40c4bc <__fxstatat@plt+0xa34c>
  40c3f0:	ldurb	w8, [x29, #-116]
  40c3f4:	tbnz	w8, #0, 40c3fc <__fxstatat@plt+0xa28c>
  40c3f8:	b	40c46c <__fxstatat@plt+0xa2fc>
  40c3fc:	ldurb	w8, [x29, #-122]
  40c400:	tbnz	w8, #0, 40c46c <__fxstatat@plt+0xa2fc>
  40c404:	ldur	x8, [x29, #-88]
  40c408:	ldur	x9, [x29, #-24]
  40c40c:	cmp	x8, x9
  40c410:	b.cs	40c428 <__fxstatat@plt+0xa2b8>  // b.hs, b.nlast
  40c414:	ldur	x8, [x29, #-16]
  40c418:	ldur	x9, [x29, #-88]
  40c41c:	add	x8, x8, x9
  40c420:	mov	w10, #0x27                  	// #39
  40c424:	strb	w10, [x8]
  40c428:	ldur	x8, [x29, #-88]
  40c42c:	add	x8, x8, #0x1
  40c430:	stur	x8, [x29, #-88]
  40c434:	ldur	x8, [x29, #-88]
  40c438:	ldur	x9, [x29, #-24]
  40c43c:	cmp	x8, x9
  40c440:	b.cs	40c458 <__fxstatat@plt+0xa2e8>  // b.hs, b.nlast
  40c444:	ldur	x8, [x29, #-16]
  40c448:	ldur	x9, [x29, #-88]
  40c44c:	add	x8, x8, x9
  40c450:	mov	w10, #0x27                  	// #39
  40c454:	strb	w10, [x8]
  40c458:	ldur	x8, [x29, #-88]
  40c45c:	add	x8, x8, #0x1
  40c460:	stur	x8, [x29, #-88]
  40c464:	mov	w8, #0x0                   	// #0
  40c468:	sturb	w8, [x29, #-116]
  40c46c:	ldur	x8, [x29, #-88]
  40c470:	ldur	x9, [x29, #-24]
  40c474:	cmp	x8, x9
  40c478:	b.cs	40c490 <__fxstatat@plt+0xa320>  // b.hs, b.nlast
  40c47c:	ldurb	w8, [x29, #-119]
  40c480:	ldur	x9, [x29, #-16]
  40c484:	ldur	x10, [x29, #-88]
  40c488:	add	x9, x9, x10
  40c48c:	strb	w8, [x9]
  40c490:	ldur	x8, [x29, #-88]
  40c494:	add	x8, x8, #0x1
  40c498:	stur	x8, [x29, #-88]
  40c49c:	ldur	x8, [x29, #-32]
  40c4a0:	ldur	x9, [x29, #-80]
  40c4a4:	add	x9, x9, #0x1
  40c4a8:	stur	x9, [x29, #-80]
  40c4ac:	add	x8, x8, x9
  40c4b0:	ldrb	w10, [x8]
  40c4b4:	sturb	w10, [x29, #-119]
  40c4b8:	b	40c204 <__fxstatat@plt+0xa094>
  40c4bc:	b	40c624 <__fxstatat@plt+0xa4b4>
  40c4c0:	ldurb	w8, [x29, #-113]
  40c4c4:	tbnz	w8, #0, 40c4cc <__fxstatat@plt+0xa35c>
  40c4c8:	b	40c4d8 <__fxstatat@plt+0xa368>
  40c4cc:	ldur	w8, [x29, #-44]
  40c4d0:	cmp	w8, #0x2
  40c4d4:	b.ne	40c4e4 <__fxstatat@plt+0xa374>  // b.any
  40c4d8:	ldurb	w8, [x29, #-115]
  40c4dc:	tbnz	w8, #0, 40c4e4 <__fxstatat@plt+0xa374>
  40c4e0:	b	40c524 <__fxstatat@plt+0xa3b4>
  40c4e4:	ldur	x8, [x29, #-56]
  40c4e8:	cbz	x8, 40c524 <__fxstatat@plt+0xa3b4>
  40c4ec:	ldur	x8, [x29, #-56]
  40c4f0:	ldurb	w9, [x29, #-119]
  40c4f4:	mov	w10, w9
  40c4f8:	mov	x11, #0x20                  	// #32
  40c4fc:	udiv	x10, x10, x11
  40c500:	ldr	w9, [x8, x10, lsl #2]
  40c504:	ldurb	w12, [x29, #-119]
  40c508:	mov	w8, w12
  40c50c:	udiv	x10, x8, x11
  40c510:	mul	x10, x10, x11
  40c514:	subs	x8, x8, x10
  40c518:	lsr	w8, w9, w8
  40c51c:	and	w8, w8, #0x1
  40c520:	cbnz	w8, 40c530 <__fxstatat@plt+0xa3c0>
  40c524:	ldurb	w8, [x29, #-121]
  40c528:	tbnz	w8, #0, 40c530 <__fxstatat@plt+0xa3c0>
  40c52c:	b	40c624 <__fxstatat@plt+0xa4b4>
  40c530:	ldurb	w8, [x29, #-115]
  40c534:	tbnz	w8, #0, 40c53c <__fxstatat@plt+0xa3cc>
  40c538:	b	40c540 <__fxstatat@plt+0xa3d0>
  40c53c:	b	40c828 <__fxstatat@plt+0xa6b8>
  40c540:	mov	w8, #0x1                   	// #1
  40c544:	sturb	w8, [x29, #-122]
  40c548:	ldur	w8, [x29, #-44]
  40c54c:	cmp	w8, #0x2
  40c550:	b.ne	40c5f4 <__fxstatat@plt+0xa484>  // b.any
  40c554:	ldurb	w8, [x29, #-116]
  40c558:	tbnz	w8, #0, 40c5f4 <__fxstatat@plt+0xa484>
  40c55c:	ldur	x8, [x29, #-88]
  40c560:	ldur	x9, [x29, #-24]
  40c564:	cmp	x8, x9
  40c568:	b.cs	40c580 <__fxstatat@plt+0xa410>  // b.hs, b.nlast
  40c56c:	ldur	x8, [x29, #-16]
  40c570:	ldur	x9, [x29, #-88]
  40c574:	add	x8, x8, x9
  40c578:	mov	w10, #0x27                  	// #39
  40c57c:	strb	w10, [x8]
  40c580:	ldur	x8, [x29, #-88]
  40c584:	add	x8, x8, #0x1
  40c588:	stur	x8, [x29, #-88]
  40c58c:	ldur	x8, [x29, #-88]
  40c590:	ldur	x9, [x29, #-24]
  40c594:	cmp	x8, x9
  40c598:	b.cs	40c5b0 <__fxstatat@plt+0xa440>  // b.hs, b.nlast
  40c59c:	ldur	x8, [x29, #-16]
  40c5a0:	ldur	x9, [x29, #-88]
  40c5a4:	add	x8, x8, x9
  40c5a8:	mov	w10, #0x24                  	// #36
  40c5ac:	strb	w10, [x8]
  40c5b0:	ldur	x8, [x29, #-88]
  40c5b4:	add	x8, x8, #0x1
  40c5b8:	stur	x8, [x29, #-88]
  40c5bc:	ldur	x8, [x29, #-88]
  40c5c0:	ldur	x9, [x29, #-24]
  40c5c4:	cmp	x8, x9
  40c5c8:	b.cs	40c5e0 <__fxstatat@plt+0xa470>  // b.hs, b.nlast
  40c5cc:	ldur	x8, [x29, #-16]
  40c5d0:	ldur	x9, [x29, #-88]
  40c5d4:	add	x8, x8, x9
  40c5d8:	mov	w10, #0x27                  	// #39
  40c5dc:	strb	w10, [x8]
  40c5e0:	ldur	x8, [x29, #-88]
  40c5e4:	add	x8, x8, #0x1
  40c5e8:	stur	x8, [x29, #-88]
  40c5ec:	mov	w8, #0x1                   	// #1
  40c5f0:	sturb	w8, [x29, #-116]
  40c5f4:	ldur	x8, [x29, #-88]
  40c5f8:	ldur	x9, [x29, #-24]
  40c5fc:	cmp	x8, x9
  40c600:	b.cs	40c618 <__fxstatat@plt+0xa4a8>  // b.hs, b.nlast
  40c604:	ldur	x8, [x29, #-16]
  40c608:	ldur	x9, [x29, #-88]
  40c60c:	add	x8, x8, x9
  40c610:	mov	w10, #0x5c                  	// #92
  40c614:	strb	w10, [x8]
  40c618:	ldur	x8, [x29, #-88]
  40c61c:	add	x8, x8, #0x1
  40c620:	stur	x8, [x29, #-88]
  40c624:	ldurb	w8, [x29, #-116]
  40c628:	tbnz	w8, #0, 40c630 <__fxstatat@plt+0xa4c0>
  40c62c:	b	40c6a0 <__fxstatat@plt+0xa530>
  40c630:	ldurb	w8, [x29, #-122]
  40c634:	tbnz	w8, #0, 40c6a0 <__fxstatat@plt+0xa530>
  40c638:	ldur	x8, [x29, #-88]
  40c63c:	ldur	x9, [x29, #-24]
  40c640:	cmp	x8, x9
  40c644:	b.cs	40c65c <__fxstatat@plt+0xa4ec>  // b.hs, b.nlast
  40c648:	ldur	x8, [x29, #-16]
  40c64c:	ldur	x9, [x29, #-88]
  40c650:	add	x8, x8, x9
  40c654:	mov	w10, #0x27                  	// #39
  40c658:	strb	w10, [x8]
  40c65c:	ldur	x8, [x29, #-88]
  40c660:	add	x8, x8, #0x1
  40c664:	stur	x8, [x29, #-88]
  40c668:	ldur	x8, [x29, #-88]
  40c66c:	ldur	x9, [x29, #-24]
  40c670:	cmp	x8, x9
  40c674:	b.cs	40c68c <__fxstatat@plt+0xa51c>  // b.hs, b.nlast
  40c678:	ldur	x8, [x29, #-16]
  40c67c:	ldur	x9, [x29, #-88]
  40c680:	add	x8, x8, x9
  40c684:	mov	w10, #0x27                  	// #39
  40c688:	strb	w10, [x8]
  40c68c:	ldur	x8, [x29, #-88]
  40c690:	add	x8, x8, #0x1
  40c694:	stur	x8, [x29, #-88]
  40c698:	mov	w8, #0x0                   	// #0
  40c69c:	sturb	w8, [x29, #-116]
  40c6a0:	ldur	x8, [x29, #-88]
  40c6a4:	ldur	x9, [x29, #-24]
  40c6a8:	cmp	x8, x9
  40c6ac:	b.cs	40c6c4 <__fxstatat@plt+0xa554>  // b.hs, b.nlast
  40c6b0:	ldurb	w8, [x29, #-119]
  40c6b4:	ldur	x9, [x29, #-16]
  40c6b8:	ldur	x10, [x29, #-88]
  40c6bc:	add	x9, x9, x10
  40c6c0:	strb	w8, [x9]
  40c6c4:	ldur	x8, [x29, #-88]
  40c6c8:	add	x8, x8, #0x1
  40c6cc:	stur	x8, [x29, #-88]
  40c6d0:	ldurb	w8, [x29, #-123]
  40c6d4:	tbnz	w8, #0, 40c6e0 <__fxstatat@plt+0xa570>
  40c6d8:	mov	w8, #0x0                   	// #0
  40c6dc:	sturb	w8, [x29, #-118]
  40c6e0:	ldur	x8, [x29, #-80]
  40c6e4:	add	x8, x8, #0x1
  40c6e8:	stur	x8, [x29, #-80]
  40c6ec:	b	40b85c <__fxstatat@plt+0x96ec>
  40c6f0:	ldur	x8, [x29, #-88]
  40c6f4:	cbnz	x8, 40c714 <__fxstatat@plt+0xa5a4>
  40c6f8:	ldur	w8, [x29, #-44]
  40c6fc:	cmp	w8, #0x2
  40c700:	b.ne	40c714 <__fxstatat@plt+0xa5a4>  // b.any
  40c704:	ldurb	w8, [x29, #-115]
  40c708:	tbnz	w8, #0, 40c710 <__fxstatat@plt+0xa5a0>
  40c70c:	b	40c714 <__fxstatat@plt+0xa5a4>
  40c710:	b	40c828 <__fxstatat@plt+0xa6b8>
  40c714:	ldur	w8, [x29, #-44]
  40c718:	cmp	w8, #0x2
  40c71c:	b.ne	40c798 <__fxstatat@plt+0xa628>  // b.any
  40c720:	ldurb	w8, [x29, #-115]
  40c724:	tbnz	w8, #0, 40c798 <__fxstatat@plt+0xa628>
  40c728:	ldurb	w8, [x29, #-117]
  40c72c:	tbnz	w8, #0, 40c734 <__fxstatat@plt+0xa5c4>
  40c730:	b	40c798 <__fxstatat@plt+0xa628>
  40c734:	ldurb	w8, [x29, #-118]
  40c738:	tbnz	w8, #0, 40c740 <__fxstatat@plt+0xa5d0>
  40c73c:	b	40c778 <__fxstatat@plt+0xa608>
  40c740:	ldur	x0, [x29, #-16]
  40c744:	ldur	x1, [x29, #-96]
  40c748:	ldur	x2, [x29, #-32]
  40c74c:	ldur	x3, [x29, #-40]
  40c750:	ldur	w5, [x29, #-48]
  40c754:	ldur	x6, [x29, #-56]
  40c758:	ldur	x7, [x29, #-64]
  40c75c:	ldur	x8, [x29, #-72]
  40c760:	mov	w4, #0x5                   	// #5
  40c764:	mov	x9, sp
  40c768:	str	x8, [x9]
  40c76c:	bl	40b5c4 <__fxstatat@plt+0x9454>
  40c770:	stur	x0, [x29, #-8]
  40c774:	b	40c884 <__fxstatat@plt+0xa714>
  40c778:	ldur	x8, [x29, #-24]
  40c77c:	cbnz	x8, 40c798 <__fxstatat@plt+0xa628>
  40c780:	ldur	x8, [x29, #-96]
  40c784:	cbz	x8, 40c798 <__fxstatat@plt+0xa628>
  40c788:	ldur	x8, [x29, #-96]
  40c78c:	stur	x8, [x29, #-24]
  40c790:	stur	xzr, [x29, #-88]
  40c794:	b	40b66c <__fxstatat@plt+0x94fc>
  40c798:	ldur	x8, [x29, #-104]
  40c79c:	cbz	x8, 40c7f8 <__fxstatat@plt+0xa688>
  40c7a0:	ldurb	w8, [x29, #-115]
  40c7a4:	tbnz	w8, #0, 40c7f8 <__fxstatat@plt+0xa688>
  40c7a8:	ldur	x8, [x29, #-104]
  40c7ac:	ldrb	w9, [x8]
  40c7b0:	cbz	w9, 40c7f8 <__fxstatat@plt+0xa688>
  40c7b4:	ldur	x8, [x29, #-88]
  40c7b8:	ldur	x9, [x29, #-24]
  40c7bc:	cmp	x8, x9
  40c7c0:	b.cs	40c7dc <__fxstatat@plt+0xa66c>  // b.hs, b.nlast
  40c7c4:	ldur	x8, [x29, #-104]
  40c7c8:	ldrb	w9, [x8]
  40c7cc:	ldur	x8, [x29, #-16]
  40c7d0:	ldur	x10, [x29, #-88]
  40c7d4:	add	x8, x8, x10
  40c7d8:	strb	w9, [x8]
  40c7dc:	ldur	x8, [x29, #-88]
  40c7e0:	add	x8, x8, #0x1
  40c7e4:	stur	x8, [x29, #-88]
  40c7e8:	ldur	x8, [x29, #-104]
  40c7ec:	add	x8, x8, #0x1
  40c7f0:	stur	x8, [x29, #-104]
  40c7f4:	b	40c7a8 <__fxstatat@plt+0xa638>
  40c7f8:	ldur	x8, [x29, #-88]
  40c7fc:	ldur	x9, [x29, #-24]
  40c800:	cmp	x8, x9
  40c804:	b.cs	40c81c <__fxstatat@plt+0xa6ac>  // b.hs, b.nlast
  40c808:	ldur	x8, [x29, #-16]
  40c80c:	ldur	x9, [x29, #-88]
  40c810:	add	x8, x8, x9
  40c814:	mov	w10, #0x0                   	// #0
  40c818:	strb	w10, [x8]
  40c81c:	ldur	x8, [x29, #-88]
  40c820:	stur	x8, [x29, #-8]
  40c824:	b	40c884 <__fxstatat@plt+0xa714>
  40c828:	ldur	w8, [x29, #-44]
  40c82c:	cmp	w8, #0x2
  40c830:	b.ne	40c848 <__fxstatat@plt+0xa6d8>  // b.any
  40c834:	ldurb	w8, [x29, #-113]
  40c838:	tbnz	w8, #0, 40c840 <__fxstatat@plt+0xa6d0>
  40c83c:	b	40c848 <__fxstatat@plt+0xa6d8>
  40c840:	mov	w8, #0x4                   	// #4
  40c844:	stur	w8, [x29, #-44]
  40c848:	ldur	x0, [x29, #-16]
  40c84c:	ldur	x1, [x29, #-24]
  40c850:	ldur	x2, [x29, #-32]
  40c854:	ldur	x3, [x29, #-40]
  40c858:	ldur	w4, [x29, #-44]
  40c85c:	ldur	w8, [x29, #-48]
  40c860:	and	w5, w8, #0xfffffffd
  40c864:	ldur	x7, [x29, #-64]
  40c868:	ldur	x9, [x29, #-72]
  40c86c:	mov	x10, xzr
  40c870:	mov	x6, x10
  40c874:	mov	x10, sp
  40c878:	str	x9, [x10]
  40c87c:	bl	40b5c4 <__fxstatat@plt+0x9454>
  40c880:	stur	x0, [x29, #-8]
  40c884:	ldur	x0, [x29, #-8]
  40c888:	ldr	x28, [sp, #288]
  40c88c:	ldp	x29, x30, [sp, #272]
  40c890:	add	sp, sp, #0x130
  40c894:	ret
  40c898:	sub	sp, sp, #0x30
  40c89c:	stp	x29, x30, [sp, #32]
  40c8a0:	add	x29, sp, #0x20
  40c8a4:	mov	x8, xzr
  40c8a8:	stur	x0, [x29, #-8]
  40c8ac:	str	x1, [sp, #16]
  40c8b0:	str	x2, [sp, #8]
  40c8b4:	ldur	x0, [x29, #-8]
  40c8b8:	ldr	x1, [sp, #16]
  40c8bc:	ldr	x3, [sp, #8]
  40c8c0:	mov	x2, x8
  40c8c4:	bl	40c8d4 <__fxstatat@plt+0xa764>
  40c8c8:	ldp	x29, x30, [sp, #32]
  40c8cc:	add	sp, sp, #0x30
  40c8d0:	ret
  40c8d4:	sub	sp, sp, #0x70
  40c8d8:	stp	x29, x30, [sp, #96]
  40c8dc:	add	x29, sp, #0x60
  40c8e0:	stur	x0, [x29, #-8]
  40c8e4:	stur	x1, [x29, #-16]
  40c8e8:	stur	x2, [x29, #-24]
  40c8ec:	stur	x3, [x29, #-32]
  40c8f0:	ldur	x8, [x29, #-32]
  40c8f4:	cbz	x8, 40c904 <__fxstatat@plt+0xa794>
  40c8f8:	ldur	x8, [x29, #-32]
  40c8fc:	str	x8, [sp, #24]
  40c900:	b	40c910 <__fxstatat@plt+0xa7a0>
  40c904:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40c908:	add	x8, x8, #0x688
  40c90c:	str	x8, [sp, #24]
  40c910:	ldr	x8, [sp, #24]
  40c914:	stur	x8, [x29, #-40]
  40c918:	bl	402100 <__errno_location@plt>
  40c91c:	ldr	w9, [x0]
  40c920:	stur	w9, [x29, #-44]
  40c924:	ldur	x8, [x29, #-40]
  40c928:	ldr	w9, [x8, #4]
  40c92c:	ldur	x8, [x29, #-24]
  40c930:	mov	x10, xzr
  40c934:	mov	w11, #0x1                   	// #1
  40c938:	mov	w12, wzr
  40c93c:	cmp	x8, #0x0
  40c940:	csel	w11, w12, w11, ne  // ne = any
  40c944:	orr	w9, w9, w11
  40c948:	str	w9, [sp, #48]
  40c94c:	ldur	x2, [x29, #-8]
  40c950:	ldur	x3, [x29, #-16]
  40c954:	ldur	x8, [x29, #-40]
  40c958:	ldr	w4, [x8]
  40c95c:	ldr	w5, [sp, #48]
  40c960:	ldur	x8, [x29, #-40]
  40c964:	add	x6, x8, #0x8
  40c968:	ldur	x8, [x29, #-40]
  40c96c:	ldr	x7, [x8, #40]
  40c970:	ldur	x8, [x29, #-40]
  40c974:	ldr	x8, [x8, #48]
  40c978:	mov	x0, x10
  40c97c:	mov	x1, x10
  40c980:	mov	x10, sp
  40c984:	str	x8, [x10]
  40c988:	bl	40b5c4 <__fxstatat@plt+0x9454>
  40c98c:	add	x8, x0, #0x1
  40c990:	str	x8, [sp, #40]
  40c994:	ldr	x0, [sp, #40]
  40c998:	bl	40e188 <__fxstatat@plt+0xc018>
  40c99c:	str	x0, [sp, #32]
  40c9a0:	ldr	x0, [sp, #32]
  40c9a4:	ldr	x1, [sp, #40]
  40c9a8:	ldur	x2, [x29, #-8]
  40c9ac:	ldur	x3, [x29, #-16]
  40c9b0:	ldur	x8, [x29, #-40]
  40c9b4:	ldr	w4, [x8]
  40c9b8:	ldr	w5, [sp, #48]
  40c9bc:	ldur	x8, [x29, #-40]
  40c9c0:	add	x6, x8, #0x8
  40c9c4:	ldur	x8, [x29, #-40]
  40c9c8:	ldr	x7, [x8, #40]
  40c9cc:	ldur	x8, [x29, #-40]
  40c9d0:	ldr	x8, [x8, #48]
  40c9d4:	mov	x10, sp
  40c9d8:	str	x8, [x10]
  40c9dc:	bl	40b5c4 <__fxstatat@plt+0x9454>
  40c9e0:	ldur	w9, [x29, #-44]
  40c9e4:	str	w9, [sp, #20]
  40c9e8:	bl	402100 <__errno_location@plt>
  40c9ec:	ldr	w9, [sp, #20]
  40c9f0:	str	w9, [x0]
  40c9f4:	ldur	x8, [x29, #-24]
  40c9f8:	cbz	x8, 40ca0c <__fxstatat@plt+0xa89c>
  40c9fc:	ldr	x8, [sp, #40]
  40ca00:	subs	x8, x8, #0x1
  40ca04:	ldur	x9, [x29, #-24]
  40ca08:	str	x8, [x9]
  40ca0c:	ldr	x0, [sp, #32]
  40ca10:	ldp	x29, x30, [sp, #96]
  40ca14:	add	sp, sp, #0x70
  40ca18:	ret
  40ca1c:	sub	sp, sp, #0x30
  40ca20:	stp	x29, x30, [sp, #32]
  40ca24:	add	x29, sp, #0x20
  40ca28:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40ca2c:	add	x8, x8, #0x530
  40ca30:	mov	w9, #0x1                   	// #1
  40ca34:	adrp	x10, 425000 <__fxstatat@plt+0x22e90>
  40ca38:	add	x10, x10, #0x540
  40ca3c:	ldr	x8, [x8]
  40ca40:	stur	x8, [x29, #-8]
  40ca44:	stur	w9, [x29, #-12]
  40ca48:	str	x10, [sp, #8]
  40ca4c:	ldur	w8, [x29, #-12]
  40ca50:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  40ca54:	add	x9, x9, #0x538
  40ca58:	ldr	w10, [x9]
  40ca5c:	cmp	w8, w10
  40ca60:	b.ge	40ca90 <__fxstatat@plt+0xa920>  // b.tcont
  40ca64:	ldur	x8, [x29, #-8]
  40ca68:	ldursw	x9, [x29, #-12]
  40ca6c:	mov	x10, #0x10                  	// #16
  40ca70:	mul	x9, x10, x9
  40ca74:	add	x8, x8, x9
  40ca78:	ldr	x0, [x8, #8]
  40ca7c:	bl	401fa0 <free@plt>
  40ca80:	ldur	w8, [x29, #-12]
  40ca84:	add	w8, w8, #0x1
  40ca88:	stur	w8, [x29, #-12]
  40ca8c:	b	40ca4c <__fxstatat@plt+0xa8dc>
  40ca90:	ldur	x8, [x29, #-8]
  40ca94:	ldr	x8, [x8, #8]
  40ca98:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  40ca9c:	add	x9, x9, #0x6c0
  40caa0:	cmp	x8, x9
  40caa4:	b.eq	40cacc <__fxstatat@plt+0xa95c>  // b.none
  40caa8:	ldur	x8, [x29, #-8]
  40caac:	ldr	x0, [x8, #8]
  40cab0:	bl	401fa0 <free@plt>
  40cab4:	mov	x8, #0x100                 	// #256
  40cab8:	ldr	x9, [sp, #8]
  40cabc:	str	x8, [x9]
  40cac0:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40cac4:	add	x8, x8, #0x6c0
  40cac8:	str	x8, [x9, #8]
  40cacc:	ldur	x8, [x29, #-8]
  40cad0:	ldr	x9, [sp, #8]
  40cad4:	cmp	x8, x9
  40cad8:	b.eq	40caf4 <__fxstatat@plt+0xa984>  // b.none
  40cadc:	ldur	x0, [x29, #-8]
  40cae0:	bl	401fa0 <free@plt>
  40cae4:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40cae8:	add	x8, x8, #0x530
  40caec:	ldr	x9, [sp, #8]
  40caf0:	str	x9, [x8]
  40caf4:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40caf8:	add	x8, x8, #0x538
  40cafc:	mov	w9, #0x1                   	// #1
  40cb00:	str	w9, [x8]
  40cb04:	ldp	x29, x30, [sp, #32]
  40cb08:	add	sp, sp, #0x30
  40cb0c:	ret
  40cb10:	sub	sp, sp, #0x20
  40cb14:	stp	x29, x30, [sp, #16]
  40cb18:	add	x29, sp, #0x10
  40cb1c:	mov	x2, #0xffffffffffffffff    	// #-1
  40cb20:	adrp	x3, 425000 <__fxstatat@plt+0x22e90>
  40cb24:	add	x3, x3, #0x688
  40cb28:	stur	w0, [x29, #-4]
  40cb2c:	str	x1, [sp]
  40cb30:	ldur	w0, [x29, #-4]
  40cb34:	ldr	x1, [sp]
  40cb38:	bl	40cb48 <__fxstatat@plt+0xa9d8>
  40cb3c:	ldp	x29, x30, [sp, #16]
  40cb40:	add	sp, sp, #0x20
  40cb44:	ret
  40cb48:	sub	sp, sp, #0x90
  40cb4c:	stp	x29, x30, [sp, #128]
  40cb50:	add	x29, sp, #0x80
  40cb54:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40cb58:	add	x8, x8, #0x530
  40cb5c:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  40cb60:	add	x9, x9, #0x538
  40cb64:	stur	w0, [x29, #-4]
  40cb68:	stur	x1, [x29, #-16]
  40cb6c:	stur	x2, [x29, #-24]
  40cb70:	stur	x3, [x29, #-32]
  40cb74:	str	x8, [sp, #32]
  40cb78:	str	x9, [sp, #24]
  40cb7c:	bl	402100 <__errno_location@plt>
  40cb80:	ldr	w10, [x0]
  40cb84:	stur	w10, [x29, #-36]
  40cb88:	ldr	x8, [sp, #32]
  40cb8c:	ldr	x9, [x8]
  40cb90:	stur	x9, [x29, #-48]
  40cb94:	ldur	w10, [x29, #-4]
  40cb98:	cmp	w10, #0x0
  40cb9c:	cset	w10, ge  // ge = tcont
  40cba0:	tbnz	w10, #0, 40cba8 <__fxstatat@plt+0xaa38>
  40cba4:	bl	401ee0 <abort@plt>
  40cba8:	ldr	x8, [sp, #24]
  40cbac:	ldr	w9, [x8]
  40cbb0:	ldur	w10, [x29, #-4]
  40cbb4:	cmp	w9, w10
  40cbb8:	b.gt	40ccac <__fxstatat@plt+0xab3c>
  40cbbc:	ldur	x8, [x29, #-48]
  40cbc0:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  40cbc4:	add	x9, x9, #0x540
  40cbc8:	cmp	x8, x9
  40cbcc:	cset	w10, eq  // eq = none
  40cbd0:	and	w10, w10, #0x1
  40cbd4:	sturb	w10, [x29, #-49]
  40cbd8:	mov	w10, #0x7ffffffe            	// #2147483646
  40cbdc:	stur	w10, [x29, #-56]
  40cbe0:	ldur	w10, [x29, #-56]
  40cbe4:	ldur	w11, [x29, #-4]
  40cbe8:	cmp	w10, w11
  40cbec:	b.ge	40cbf4 <__fxstatat@plt+0xaa84>  // b.tcont
  40cbf0:	bl	40e2e4 <__fxstatat@plt+0xc174>
  40cbf4:	ldurb	w8, [x29, #-49]
  40cbf8:	tbnz	w8, #0, 40cc00 <__fxstatat@plt+0xaa90>
  40cbfc:	b	40cc0c <__fxstatat@plt+0xaa9c>
  40cc00:	mov	x8, xzr
  40cc04:	str	x8, [sp, #16]
  40cc08:	b	40cc14 <__fxstatat@plt+0xaaa4>
  40cc0c:	ldur	x8, [x29, #-48]
  40cc10:	str	x8, [sp, #16]
  40cc14:	ldr	x8, [sp, #16]
  40cc18:	ldur	w9, [x29, #-4]
  40cc1c:	add	w9, w9, #0x1
  40cc20:	mov	w10, #0x10                  	// #16
  40cc24:	smull	x1, w9, w10
  40cc28:	mov	x0, x8
  40cc2c:	bl	40e028 <__fxstatat@plt+0xbeb8>
  40cc30:	stur	x0, [x29, #-48]
  40cc34:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40cc38:	add	x8, x8, #0x530
  40cc3c:	str	x0, [x8]
  40cc40:	ldurb	w9, [x29, #-49]
  40cc44:	tbnz	w9, #0, 40cc4c <__fxstatat@plt+0xaadc>
  40cc48:	b	40cc60 <__fxstatat@plt+0xaaf0>
  40cc4c:	ldur	x8, [x29, #-48]
  40cc50:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  40cc54:	add	x9, x9, #0x540
  40cc58:	ldr	q0, [x9]
  40cc5c:	str	q0, [x8]
  40cc60:	ldur	x8, [x29, #-48]
  40cc64:	ldr	x9, [sp, #24]
  40cc68:	ldrsw	x10, [x9]
  40cc6c:	mov	x11, #0x10                  	// #16
  40cc70:	mul	x10, x11, x10
  40cc74:	add	x0, x8, x10
  40cc78:	ldur	w12, [x29, #-4]
  40cc7c:	add	w12, w12, #0x1
  40cc80:	ldr	w13, [x9]
  40cc84:	subs	w12, w12, w13
  40cc88:	mov	w13, #0x10                  	// #16
  40cc8c:	smull	x2, w12, w13
  40cc90:	mov	w12, wzr
  40cc94:	mov	w1, w12
  40cc98:	bl	401e30 <memset@plt>
  40cc9c:	ldur	w12, [x29, #-4]
  40cca0:	add	w12, w12, #0x1
  40cca4:	ldr	x8, [sp, #24]
  40cca8:	str	w12, [x8]
  40ccac:	ldur	x8, [x29, #-48]
  40ccb0:	ldursw	x9, [x29, #-4]
  40ccb4:	mov	x10, #0x10                  	// #16
  40ccb8:	mul	x9, x10, x9
  40ccbc:	ldr	x8, [x8, x9]
  40ccc0:	str	x8, [sp, #64]
  40ccc4:	ldur	x8, [x29, #-48]
  40ccc8:	ldursw	x9, [x29, #-4]
  40cccc:	mul	x9, x10, x9
  40ccd0:	add	x8, x8, x9
  40ccd4:	ldr	x8, [x8, #8]
  40ccd8:	str	x8, [sp, #56]
  40ccdc:	ldur	x8, [x29, #-32]
  40cce0:	ldr	w11, [x8, #4]
  40cce4:	orr	w11, w11, #0x1
  40cce8:	str	w11, [sp, #52]
  40ccec:	ldr	x0, [sp, #56]
  40ccf0:	ldr	x1, [sp, #64]
  40ccf4:	ldur	x2, [x29, #-16]
  40ccf8:	ldur	x3, [x29, #-24]
  40ccfc:	ldur	x8, [x29, #-32]
  40cd00:	ldr	w4, [x8]
  40cd04:	ldr	w5, [sp, #52]
  40cd08:	ldur	x8, [x29, #-32]
  40cd0c:	add	x6, x8, #0x8
  40cd10:	ldur	x8, [x29, #-32]
  40cd14:	ldr	x7, [x8, #40]
  40cd18:	ldur	x8, [x29, #-32]
  40cd1c:	ldr	x8, [x8, #48]
  40cd20:	mov	x9, sp
  40cd24:	str	x8, [x9]
  40cd28:	bl	40b5c4 <__fxstatat@plt+0x9454>
  40cd2c:	str	x0, [sp, #40]
  40cd30:	ldr	x8, [sp, #64]
  40cd34:	ldr	x9, [sp, #40]
  40cd38:	cmp	x8, x9
  40cd3c:	b.hi	40cde0 <__fxstatat@plt+0xac70>  // b.pmore
  40cd40:	ldr	x8, [sp, #40]
  40cd44:	add	x8, x8, #0x1
  40cd48:	str	x8, [sp, #64]
  40cd4c:	ldur	x9, [x29, #-48]
  40cd50:	ldursw	x10, [x29, #-4]
  40cd54:	mov	x11, #0x10                  	// #16
  40cd58:	mul	x10, x11, x10
  40cd5c:	str	x8, [x9, x10]
  40cd60:	ldr	x8, [sp, #56]
  40cd64:	adrp	x9, 425000 <__fxstatat@plt+0x22e90>
  40cd68:	add	x9, x9, #0x6c0
  40cd6c:	cmp	x8, x9
  40cd70:	b.eq	40cd7c <__fxstatat@plt+0xac0c>  // b.none
  40cd74:	ldr	x0, [sp, #56]
  40cd78:	bl	401fa0 <free@plt>
  40cd7c:	ldr	x0, [sp, #64]
  40cd80:	bl	40e188 <__fxstatat@plt+0xc018>
  40cd84:	str	x0, [sp, #56]
  40cd88:	ldur	x8, [x29, #-48]
  40cd8c:	ldursw	x9, [x29, #-4]
  40cd90:	mov	x10, #0x10                  	// #16
  40cd94:	mul	x9, x10, x9
  40cd98:	add	x8, x8, x9
  40cd9c:	str	x0, [x8, #8]
  40cda0:	ldr	x0, [sp, #56]
  40cda4:	ldr	x1, [sp, #64]
  40cda8:	ldur	x2, [x29, #-16]
  40cdac:	ldur	x3, [x29, #-24]
  40cdb0:	ldur	x8, [x29, #-32]
  40cdb4:	ldr	w4, [x8]
  40cdb8:	ldr	w5, [sp, #52]
  40cdbc:	ldur	x8, [x29, #-32]
  40cdc0:	add	x6, x8, #0x8
  40cdc4:	ldur	x8, [x29, #-32]
  40cdc8:	ldr	x7, [x8, #40]
  40cdcc:	ldur	x8, [x29, #-32]
  40cdd0:	ldr	x8, [x8, #48]
  40cdd4:	mov	x9, sp
  40cdd8:	str	x8, [x9]
  40cddc:	bl	40b5c4 <__fxstatat@plt+0x9454>
  40cde0:	ldur	w8, [x29, #-36]
  40cde4:	str	w8, [sp, #12]
  40cde8:	bl	402100 <__errno_location@plt>
  40cdec:	ldr	w8, [sp, #12]
  40cdf0:	str	w8, [x0]
  40cdf4:	ldr	x0, [sp, #56]
  40cdf8:	ldp	x29, x30, [sp, #128]
  40cdfc:	add	sp, sp, #0x90
  40ce00:	ret
  40ce04:	sub	sp, sp, #0x30
  40ce08:	stp	x29, x30, [sp, #32]
  40ce0c:	add	x29, sp, #0x20
  40ce10:	adrp	x3, 425000 <__fxstatat@plt+0x22e90>
  40ce14:	add	x3, x3, #0x688
  40ce18:	stur	w0, [x29, #-4]
  40ce1c:	str	x1, [sp, #16]
  40ce20:	str	x2, [sp, #8]
  40ce24:	ldur	w0, [x29, #-4]
  40ce28:	ldr	x1, [sp, #16]
  40ce2c:	ldr	x2, [sp, #8]
  40ce30:	bl	40cb48 <__fxstatat@plt+0xa9d8>
  40ce34:	ldp	x29, x30, [sp, #32]
  40ce38:	add	sp, sp, #0x30
  40ce3c:	ret
  40ce40:	sub	sp, sp, #0x20
  40ce44:	stp	x29, x30, [sp, #16]
  40ce48:	add	x29, sp, #0x10
  40ce4c:	mov	w8, wzr
  40ce50:	str	x0, [sp, #8]
  40ce54:	ldr	x1, [sp, #8]
  40ce58:	mov	w0, w8
  40ce5c:	bl	40cb10 <__fxstatat@plt+0xa9a0>
  40ce60:	ldp	x29, x30, [sp, #16]
  40ce64:	add	sp, sp, #0x20
  40ce68:	ret
  40ce6c:	sub	sp, sp, #0x20
  40ce70:	stp	x29, x30, [sp, #16]
  40ce74:	add	x29, sp, #0x10
  40ce78:	mov	w8, wzr
  40ce7c:	str	x0, [sp, #8]
  40ce80:	str	x1, [sp]
  40ce84:	ldr	x1, [sp, #8]
  40ce88:	ldr	x2, [sp]
  40ce8c:	mov	w0, w8
  40ce90:	bl	40ce04 <__fxstatat@plt+0xac94>
  40ce94:	ldp	x29, x30, [sp, #16]
  40ce98:	add	sp, sp, #0x20
  40ce9c:	ret
  40cea0:	sub	sp, sp, #0x70
  40cea4:	stp	x29, x30, [sp, #96]
  40cea8:	add	x29, sp, #0x60
  40ceac:	mov	x8, #0xffffffffffffffff    	// #-1
  40ceb0:	add	x9, sp, #0x18
  40ceb4:	stur	w0, [x29, #-4]
  40ceb8:	stur	w1, [x29, #-8]
  40cebc:	stur	x2, [x29, #-16]
  40cec0:	ldur	w0, [x29, #-8]
  40cec4:	str	x8, [sp, #16]
  40cec8:	mov	x8, x9
  40cecc:	str	x9, [sp, #8]
  40ced0:	bl	40cef4 <__fxstatat@plt+0xad84>
  40ced4:	ldur	w0, [x29, #-4]
  40ced8:	ldur	x1, [x29, #-16]
  40cedc:	ldr	x2, [sp, #16]
  40cee0:	ldr	x3, [sp, #8]
  40cee4:	bl	40cb48 <__fxstatat@plt+0xa9d8>
  40cee8:	ldp	x29, x30, [sp, #96]
  40ceec:	add	sp, sp, #0x70
  40cef0:	ret
  40cef4:	sub	sp, sp, #0x20
  40cef8:	stp	x29, x30, [sp, #16]
  40cefc:	add	x29, sp, #0x10
  40cf00:	mov	x2, #0x38                  	// #56
  40cf04:	stur	w0, [x29, #-4]
  40cf08:	mov	x0, x8
  40cf0c:	mov	w9, wzr
  40cf10:	mov	w1, w9
  40cf14:	str	x8, [sp]
  40cf18:	bl	401e30 <memset@plt>
  40cf1c:	ldur	w9, [x29, #-4]
  40cf20:	cmp	w9, #0xa
  40cf24:	b.ne	40cf2c <__fxstatat@plt+0xadbc>  // b.any
  40cf28:	bl	401ee0 <abort@plt>
  40cf2c:	ldur	w8, [x29, #-4]
  40cf30:	ldr	x9, [sp]
  40cf34:	str	w8, [x9]
  40cf38:	ldp	x29, x30, [sp, #16]
  40cf3c:	add	sp, sp, #0x20
  40cf40:	ret
  40cf44:	sub	sp, sp, #0x70
  40cf48:	stp	x29, x30, [sp, #96]
  40cf4c:	add	x29, sp, #0x60
  40cf50:	add	x8, sp, #0x10
  40cf54:	stur	w0, [x29, #-4]
  40cf58:	stur	w1, [x29, #-8]
  40cf5c:	stur	x2, [x29, #-16]
  40cf60:	stur	x3, [x29, #-24]
  40cf64:	ldur	w0, [x29, #-8]
  40cf68:	str	x8, [sp, #8]
  40cf6c:	bl	40cef4 <__fxstatat@plt+0xad84>
  40cf70:	ldur	w0, [x29, #-4]
  40cf74:	ldur	x1, [x29, #-16]
  40cf78:	ldur	x2, [x29, #-24]
  40cf7c:	ldr	x3, [sp, #8]
  40cf80:	bl	40cb48 <__fxstatat@plt+0xa9d8>
  40cf84:	ldp	x29, x30, [sp, #96]
  40cf88:	add	sp, sp, #0x70
  40cf8c:	ret
  40cf90:	sub	sp, sp, #0x20
  40cf94:	stp	x29, x30, [sp, #16]
  40cf98:	add	x29, sp, #0x10
  40cf9c:	mov	w8, wzr
  40cfa0:	stur	w0, [x29, #-4]
  40cfa4:	str	x1, [sp]
  40cfa8:	ldur	w1, [x29, #-4]
  40cfac:	ldr	x2, [sp]
  40cfb0:	mov	w0, w8
  40cfb4:	bl	40cea0 <__fxstatat@plt+0xad30>
  40cfb8:	ldp	x29, x30, [sp, #16]
  40cfbc:	add	sp, sp, #0x20
  40cfc0:	ret
  40cfc4:	sub	sp, sp, #0x30
  40cfc8:	stp	x29, x30, [sp, #32]
  40cfcc:	add	x29, sp, #0x20
  40cfd0:	mov	w8, wzr
  40cfd4:	stur	w0, [x29, #-4]
  40cfd8:	str	x1, [sp, #16]
  40cfdc:	str	x2, [sp, #8]
  40cfe0:	ldur	w1, [x29, #-4]
  40cfe4:	ldr	x2, [sp, #16]
  40cfe8:	ldr	x3, [sp, #8]
  40cfec:	mov	w0, w8
  40cff0:	bl	40cf44 <__fxstatat@plt+0xadd4>
  40cff4:	ldp	x29, x30, [sp, #32]
  40cff8:	add	sp, sp, #0x30
  40cffc:	ret
  40d000:	sub	sp, sp, #0x70
  40d004:	stp	x29, x30, [sp, #96]
  40d008:	add	x29, sp, #0x60
  40d00c:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40d010:	add	x8, x8, #0x688
  40d014:	mov	x9, #0x38                  	// #56
  40d018:	mov	w10, #0x1                   	// #1
  40d01c:	mov	w11, wzr
  40d020:	add	x12, sp, #0x10
  40d024:	stur	x0, [x29, #-8]
  40d028:	stur	x1, [x29, #-16]
  40d02c:	sturb	w2, [x29, #-17]
  40d030:	mov	x0, x12
  40d034:	mov	x1, x8
  40d038:	mov	x2, x9
  40d03c:	str	w10, [sp, #12]
  40d040:	str	w11, [sp, #8]
  40d044:	str	x12, [sp]
  40d048:	bl	401c10 <memcpy@plt>
  40d04c:	ldurb	w1, [x29, #-17]
  40d050:	ldr	x0, [sp]
  40d054:	ldr	w2, [sp, #12]
  40d058:	bl	40b38c <__fxstatat@plt+0x921c>
  40d05c:	ldur	x1, [x29, #-8]
  40d060:	ldur	x2, [x29, #-16]
  40d064:	ldr	w10, [sp, #8]
  40d068:	mov	w0, w10
  40d06c:	ldr	x3, [sp]
  40d070:	bl	40cb48 <__fxstatat@plt+0xa9d8>
  40d074:	ldp	x29, x30, [sp, #96]
  40d078:	add	sp, sp, #0x70
  40d07c:	ret
  40d080:	sub	sp, sp, #0x20
  40d084:	stp	x29, x30, [sp, #16]
  40d088:	add	x29, sp, #0x10
  40d08c:	mov	x8, #0xffffffffffffffff    	// #-1
  40d090:	str	x0, [sp, #8]
  40d094:	strb	w1, [sp, #7]
  40d098:	ldr	x0, [sp, #8]
  40d09c:	ldrb	w2, [sp, #7]
  40d0a0:	mov	x1, x8
  40d0a4:	bl	40d000 <__fxstatat@plt+0xae90>
  40d0a8:	ldp	x29, x30, [sp, #16]
  40d0ac:	add	sp, sp, #0x20
  40d0b0:	ret
  40d0b4:	sub	sp, sp, #0x20
  40d0b8:	stp	x29, x30, [sp, #16]
  40d0bc:	add	x29, sp, #0x10
  40d0c0:	str	x0, [sp, #8]
  40d0c4:	ldr	x0, [sp, #8]
  40d0c8:	mov	w1, #0x3a                  	// #58
  40d0cc:	bl	40d080 <__fxstatat@plt+0xaf10>
  40d0d0:	ldp	x29, x30, [sp, #16]
  40d0d4:	add	sp, sp, #0x20
  40d0d8:	ret
  40d0dc:	sub	sp, sp, #0x20
  40d0e0:	stp	x29, x30, [sp, #16]
  40d0e4:	add	x29, sp, #0x10
  40d0e8:	str	x0, [sp, #8]
  40d0ec:	str	x1, [sp]
  40d0f0:	ldr	x0, [sp, #8]
  40d0f4:	ldr	x1, [sp]
  40d0f8:	mov	w2, #0x3a                  	// #58
  40d0fc:	bl	40d000 <__fxstatat@plt+0xae90>
  40d100:	ldp	x29, x30, [sp, #16]
  40d104:	add	sp, sp, #0x20
  40d108:	ret
  40d10c:	sub	sp, sp, #0xc0
  40d110:	stp	x29, x30, [sp, #176]
  40d114:	add	x29, sp, #0xb0
  40d118:	mov	x8, #0x38                  	// #56
  40d11c:	mov	w9, #0x1                   	// #1
  40d120:	mov	x10, #0xffffffffffffffff    	// #-1
  40d124:	sub	x11, x29, #0x48
  40d128:	add	x12, sp, #0x30
  40d12c:	stur	w0, [x29, #-4]
  40d130:	stur	w1, [x29, #-8]
  40d134:	stur	x2, [x29, #-16]
  40d138:	ldur	w0, [x29, #-8]
  40d13c:	str	x8, [sp, #40]
  40d140:	mov	x8, x12
  40d144:	str	w9, [sp, #36]
  40d148:	str	x10, [sp, #24]
  40d14c:	str	x11, [sp, #16]
  40d150:	str	x12, [sp, #8]
  40d154:	bl	40cef4 <__fxstatat@plt+0xad84>
  40d158:	ldr	x0, [sp, #16]
  40d15c:	ldr	x1, [sp, #8]
  40d160:	ldr	x2, [sp, #40]
  40d164:	bl	401c10 <memcpy@plt>
  40d168:	ldr	x0, [sp, #16]
  40d16c:	mov	w1, #0x3a                  	// #58
  40d170:	ldr	w2, [sp, #36]
  40d174:	bl	40b38c <__fxstatat@plt+0x921c>
  40d178:	ldur	w9, [x29, #-4]
  40d17c:	ldur	x1, [x29, #-16]
  40d180:	mov	w0, w9
  40d184:	ldr	x2, [sp, #24]
  40d188:	ldr	x3, [sp, #16]
  40d18c:	bl	40cb48 <__fxstatat@plt+0xa9d8>
  40d190:	ldp	x29, x30, [sp, #176]
  40d194:	add	sp, sp, #0xc0
  40d198:	ret
  40d19c:	sub	sp, sp, #0x30
  40d1a0:	stp	x29, x30, [sp, #32]
  40d1a4:	add	x29, sp, #0x20
  40d1a8:	mov	x4, #0xffffffffffffffff    	// #-1
  40d1ac:	stur	w0, [x29, #-4]
  40d1b0:	str	x1, [sp, #16]
  40d1b4:	str	x2, [sp, #8]
  40d1b8:	str	x3, [sp]
  40d1bc:	ldur	w0, [x29, #-4]
  40d1c0:	ldr	x1, [sp, #16]
  40d1c4:	ldr	x2, [sp, #8]
  40d1c8:	ldr	x3, [sp]
  40d1cc:	bl	40d1dc <__fxstatat@plt+0xb06c>
  40d1d0:	ldp	x29, x30, [sp, #32]
  40d1d4:	add	sp, sp, #0x30
  40d1d8:	ret
  40d1dc:	sub	sp, sp, #0x80
  40d1e0:	stp	x29, x30, [sp, #112]
  40d1e4:	add	x29, sp, #0x70
  40d1e8:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40d1ec:	add	x8, x8, #0x688
  40d1f0:	mov	x9, #0x38                  	// #56
  40d1f4:	add	x10, sp, #0x10
  40d1f8:	stur	w0, [x29, #-4]
  40d1fc:	stur	x1, [x29, #-16]
  40d200:	stur	x2, [x29, #-24]
  40d204:	stur	x3, [x29, #-32]
  40d208:	stur	x4, [x29, #-40]
  40d20c:	mov	x0, x10
  40d210:	mov	x1, x8
  40d214:	mov	x2, x9
  40d218:	str	x10, [sp, #8]
  40d21c:	bl	401c10 <memcpy@plt>
  40d220:	ldur	x1, [x29, #-16]
  40d224:	ldur	x2, [x29, #-24]
  40d228:	ldr	x0, [sp, #8]
  40d22c:	bl	40b494 <__fxstatat@plt+0x9324>
  40d230:	ldur	w0, [x29, #-4]
  40d234:	ldur	x1, [x29, #-32]
  40d238:	ldur	x2, [x29, #-40]
  40d23c:	ldr	x3, [sp, #8]
  40d240:	bl	40cb48 <__fxstatat@plt+0xa9d8>
  40d244:	ldp	x29, x30, [sp, #112]
  40d248:	add	sp, sp, #0x80
  40d24c:	ret
  40d250:	sub	sp, sp, #0x30
  40d254:	stp	x29, x30, [sp, #32]
  40d258:	add	x29, sp, #0x20
  40d25c:	mov	w8, wzr
  40d260:	stur	x0, [x29, #-8]
  40d264:	str	x1, [sp, #16]
  40d268:	str	x2, [sp, #8]
  40d26c:	ldur	x1, [x29, #-8]
  40d270:	ldr	x2, [sp, #16]
  40d274:	ldr	x3, [sp, #8]
  40d278:	mov	w0, w8
  40d27c:	bl	40d19c <__fxstatat@plt+0xb02c>
  40d280:	ldp	x29, x30, [sp, #32]
  40d284:	add	sp, sp, #0x30
  40d288:	ret
  40d28c:	sub	sp, sp, #0x30
  40d290:	stp	x29, x30, [sp, #32]
  40d294:	add	x29, sp, #0x20
  40d298:	mov	w8, wzr
  40d29c:	stur	x0, [x29, #-8]
  40d2a0:	str	x1, [sp, #16]
  40d2a4:	str	x2, [sp, #8]
  40d2a8:	str	x3, [sp]
  40d2ac:	ldur	x1, [x29, #-8]
  40d2b0:	ldr	x2, [sp, #16]
  40d2b4:	ldr	x3, [sp, #8]
  40d2b8:	ldr	x4, [sp]
  40d2bc:	mov	w0, w8
  40d2c0:	bl	40d1dc <__fxstatat@plt+0xb06c>
  40d2c4:	ldp	x29, x30, [sp, #32]
  40d2c8:	add	sp, sp, #0x30
  40d2cc:	ret
  40d2d0:	sub	sp, sp, #0x30
  40d2d4:	stp	x29, x30, [sp, #32]
  40d2d8:	add	x29, sp, #0x20
  40d2dc:	adrp	x3, 425000 <__fxstatat@plt+0x22e90>
  40d2e0:	add	x3, x3, #0x550
  40d2e4:	stur	w0, [x29, #-4]
  40d2e8:	str	x1, [sp, #16]
  40d2ec:	str	x2, [sp, #8]
  40d2f0:	ldur	w0, [x29, #-4]
  40d2f4:	ldr	x1, [sp, #16]
  40d2f8:	ldr	x2, [sp, #8]
  40d2fc:	bl	40cb48 <__fxstatat@plt+0xa9d8>
  40d300:	ldp	x29, x30, [sp, #32]
  40d304:	add	sp, sp, #0x30
  40d308:	ret
  40d30c:	sub	sp, sp, #0x20
  40d310:	stp	x29, x30, [sp, #16]
  40d314:	add	x29, sp, #0x10
  40d318:	mov	w8, wzr
  40d31c:	str	x0, [sp, #8]
  40d320:	str	x1, [sp]
  40d324:	ldr	x1, [sp, #8]
  40d328:	ldr	x2, [sp]
  40d32c:	mov	w0, w8
  40d330:	bl	40d2d0 <__fxstatat@plt+0xb160>
  40d334:	ldp	x29, x30, [sp, #16]
  40d338:	add	sp, sp, #0x20
  40d33c:	ret
  40d340:	sub	sp, sp, #0x20
  40d344:	stp	x29, x30, [sp, #16]
  40d348:	add	x29, sp, #0x10
  40d34c:	mov	x2, #0xffffffffffffffff    	// #-1
  40d350:	stur	w0, [x29, #-4]
  40d354:	str	x1, [sp]
  40d358:	ldur	w0, [x29, #-4]
  40d35c:	ldr	x1, [sp]
  40d360:	bl	40d2d0 <__fxstatat@plt+0xb160>
  40d364:	ldp	x29, x30, [sp, #16]
  40d368:	add	sp, sp, #0x20
  40d36c:	ret
  40d370:	sub	sp, sp, #0x20
  40d374:	stp	x29, x30, [sp, #16]
  40d378:	add	x29, sp, #0x10
  40d37c:	mov	w8, wzr
  40d380:	str	x0, [sp, #8]
  40d384:	ldr	x1, [sp, #8]
  40d388:	mov	w0, w8
  40d38c:	bl	40d340 <__fxstatat@plt+0xb1d0>
  40d390:	ldp	x29, x30, [sp, #16]
  40d394:	add	sp, sp, #0x20
  40d398:	ret
  40d39c:	sub	sp, sp, #0x40
  40d3a0:	stp	x29, x30, [sp, #48]
  40d3a4:	add	x29, sp, #0x30
  40d3a8:	stur	x0, [x29, #-16]
  40d3ac:	stur	w1, [x29, #-20]
  40d3b0:	ldur	x0, [x29, #-16]
  40d3b4:	bl	402140 <gettext@plt>
  40d3b8:	str	x0, [sp, #16]
  40d3bc:	ldr	x8, [sp, #16]
  40d3c0:	ldur	x9, [x29, #-16]
  40d3c4:	cmp	x8, x9
  40d3c8:	b.eq	40d3d8 <__fxstatat@plt+0xb268>  // b.none
  40d3cc:	ldr	x8, [sp, #16]
  40d3d0:	stur	x8, [x29, #-8]
  40d3d4:	b	40d478 <__fxstatat@plt+0xb308>
  40d3d8:	bl	410a9c <__fxstatat@plt+0xe92c>
  40d3dc:	str	x0, [sp, #8]
  40d3e0:	ldr	x0, [sp, #8]
  40d3e4:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40d3e8:	add	x1, x1, #0x3ce
  40d3ec:	bl	410714 <__fxstatat@plt+0xe5a4>
  40d3f0:	cbnz	w0, 40d41c <__fxstatat@plt+0xb2ac>
  40d3f4:	ldur	x8, [x29, #-16]
  40d3f8:	ldrb	w9, [x8]
  40d3fc:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40d400:	add	x8, x8, #0x3d8
  40d404:	adrp	x10, 414000 <__fxstatat@plt+0x11e90>
  40d408:	add	x10, x10, #0x3d4
  40d40c:	cmp	w9, #0x60
  40d410:	csel	x8, x10, x8, eq  // eq = none
  40d414:	stur	x8, [x29, #-8]
  40d418:	b	40d478 <__fxstatat@plt+0xb308>
  40d41c:	ldr	x0, [sp, #8]
  40d420:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40d424:	add	x1, x1, #0x3dc
  40d428:	bl	410714 <__fxstatat@plt+0xe5a4>
  40d42c:	cbnz	w0, 40d458 <__fxstatat@plt+0xb2e8>
  40d430:	ldur	x8, [x29, #-16]
  40d434:	ldrb	w9, [x8]
  40d438:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40d43c:	add	x8, x8, #0x3e8
  40d440:	adrp	x10, 414000 <__fxstatat@plt+0x11e90>
  40d444:	add	x10, x10, #0x3e4
  40d448:	cmp	w9, #0x60
  40d44c:	csel	x8, x10, x8, eq  // eq = none
  40d450:	stur	x8, [x29, #-8]
  40d454:	b	40d478 <__fxstatat@plt+0xb308>
  40d458:	ldur	w8, [x29, #-20]
  40d45c:	adrp	x9, 414000 <__fxstatat@plt+0x11e90>
  40d460:	add	x9, x9, #0x937
  40d464:	adrp	x10, 413000 <__fxstatat@plt+0x10e90>
  40d468:	add	x10, x10, #0x9a3
  40d46c:	cmp	w8, #0x9
  40d470:	csel	x9, x10, x9, eq  // eq = none
  40d474:	stur	x9, [x29, #-8]
  40d478:	ldur	x0, [x29, #-8]
  40d47c:	ldp	x29, x30, [sp, #48]
  40d480:	add	sp, sp, #0x40
  40d484:	ret
  40d488:	sub	sp, sp, #0x20
  40d48c:	stp	x29, x30, [sp, #16]
  40d490:	add	x29, sp, #0x10
  40d494:	mov	w8, #0xffffff9c            	// #-100
  40d498:	str	x0, [sp, #8]
  40d49c:	str	x1, [sp]
  40d4a0:	ldr	x1, [sp, #8]
  40d4a4:	ldr	x3, [sp]
  40d4a8:	mov	w0, w8
  40d4ac:	mov	w2, w8
  40d4b0:	bl	40d4c4 <__fxstatat@plt+0xb354>
  40d4b4:	and	w0, w0, #0x1
  40d4b8:	ldp	x29, x30, [sp, #16]
  40d4bc:	add	sp, sp, #0x20
  40d4c0:	ret
  40d4c4:	sub	sp, sp, #0x190
  40d4c8:	stp	x29, x30, [sp, #368]
  40d4cc:	str	x28, [sp, #384]
  40d4d0:	add	x29, sp, #0x170
  40d4d4:	stur	w0, [x29, #-4]
  40d4d8:	stur	x1, [x29, #-16]
  40d4dc:	stur	w2, [x29, #-20]
  40d4e0:	stur	x3, [x29, #-32]
  40d4e4:	ldur	x0, [x29, #-16]
  40d4e8:	bl	40790c <__fxstatat@plt+0x579c>
  40d4ec:	stur	x0, [x29, #-40]
  40d4f0:	ldur	x0, [x29, #-32]
  40d4f4:	bl	40790c <__fxstatat@plt+0x579c>
  40d4f8:	stur	x0, [x29, #-48]
  40d4fc:	ldur	x0, [x29, #-40]
  40d500:	bl	4079ac <__fxstatat@plt+0x583c>
  40d504:	stur	x0, [x29, #-56]
  40d508:	ldur	x0, [x29, #-48]
  40d50c:	bl	4079ac <__fxstatat@plt+0x583c>
  40d510:	stur	x0, [x29, #-64]
  40d514:	ldur	x8, [x29, #-56]
  40d518:	ldur	x9, [x29, #-64]
  40d51c:	mov	w10, #0x0                   	// #0
  40d520:	cmp	x8, x9
  40d524:	str	w10, [sp, #12]
  40d528:	b.ne	40d548 <__fxstatat@plt+0xb3d8>  // b.any
  40d52c:	ldur	x0, [x29, #-40]
  40d530:	ldur	x1, [x29, #-48]
  40d534:	ldur	x2, [x29, #-64]
  40d538:	bl	401f20 <memcmp@plt>
  40d53c:	cmp	w0, #0x0
  40d540:	cset	w8, eq  // eq = none
  40d544:	str	w8, [sp, #12]
  40d548:	ldr	w8, [sp, #12]
  40d54c:	mov	w9, #0x1                   	// #1
  40d550:	and	w8, w8, w9
  40d554:	sturb	w8, [x29, #-65]
  40d558:	ldurb	w8, [x29, #-65]
  40d55c:	and	w8, w8, #0x1
  40d560:	sturb	w8, [x29, #-66]
  40d564:	mov	w8, #0x0                   	// #0
  40d568:	sturb	w8, [x29, #-67]
  40d56c:	ldurb	w8, [x29, #-66]
  40d570:	tbnz	w8, #0, 40d578 <__fxstatat@plt+0xb408>
  40d574:	b	40d648 <__fxstatat@plt+0xb4d8>
  40d578:	ldur	x0, [x29, #-16]
  40d57c:	bl	407748 <__fxstatat@plt+0x55d8>
  40d580:	str	x0, [sp, #32]
  40d584:	mov	w8, #0x100                 	// #256
  40d588:	str	w8, [sp, #28]
  40d58c:	ldur	w0, [x29, #-4]
  40d590:	ldr	x1, [sp, #32]
  40d594:	ldr	w3, [sp, #28]
  40d598:	add	x2, sp, #0xa8
  40d59c:	bl	412a10 <__fxstatat@plt+0x108a0>
  40d5a0:	cbz	w0, 40d5c0 <__fxstatat@plt+0xb450>
  40d5a4:	bl	402100 <__errno_location@plt>
  40d5a8:	ldr	w1, [x0]
  40d5ac:	ldr	x3, [sp, #32]
  40d5b0:	mov	w0, #0x1                   	// #1
  40d5b4:	adrp	x2, 414000 <__fxstatat@plt+0x11e90>
  40d5b8:	add	x2, x2, #0xab5
  40d5bc:	bl	401c90 <error@plt>
  40d5c0:	ldr	x0, [sp, #32]
  40d5c4:	bl	401fa0 <free@plt>
  40d5c8:	ldur	x0, [x29, #-32]
  40d5cc:	bl	407748 <__fxstatat@plt+0x55d8>
  40d5d0:	str	x0, [sp, #16]
  40d5d4:	ldur	w0, [x29, #-20]
  40d5d8:	ldr	x1, [sp, #16]
  40d5dc:	ldr	w3, [sp, #28]
  40d5e0:	add	x2, sp, #0x28
  40d5e4:	bl	412a10 <__fxstatat@plt+0x108a0>
  40d5e8:	cbz	w0, 40d608 <__fxstatat@plt+0xb498>
  40d5ec:	bl	402100 <__errno_location@plt>
  40d5f0:	ldr	w1, [x0]
  40d5f4:	ldr	x3, [sp, #16]
  40d5f8:	mov	w0, #0x1                   	// #1
  40d5fc:	adrp	x2, 414000 <__fxstatat@plt+0x11e90>
  40d600:	add	x2, x2, #0xab5
  40d604:	bl	401c90 <error@plt>
  40d608:	ldr	x8, [sp, #176]
  40d60c:	ldr	x9, [sp, #48]
  40d610:	mov	w10, #0x0                   	// #0
  40d614:	cmp	x8, x9
  40d618:	str	w10, [sp, #8]
  40d61c:	b.ne	40d634 <__fxstatat@plt+0xb4c4>  // b.any
  40d620:	ldr	x8, [sp, #168]
  40d624:	ldr	x9, [sp, #40]
  40d628:	cmp	x8, x9
  40d62c:	cset	w10, eq  // eq = none
  40d630:	str	w10, [sp, #8]
  40d634:	ldr	w8, [sp, #8]
  40d638:	and	w8, w8, #0x1
  40d63c:	sturb	w8, [x29, #-67]
  40d640:	ldr	x0, [sp, #16]
  40d644:	bl	401fa0 <free@plt>
  40d648:	ldurb	w8, [x29, #-67]
  40d64c:	and	w0, w8, #0x1
  40d650:	ldr	x28, [sp, #384]
  40d654:	ldp	x29, x30, [sp, #368]
  40d658:	add	sp, sp, #0x190
  40d65c:	ret
  40d660:	sub	sp, sp, #0x20
  40d664:	stp	x29, x30, [sp, #16]
  40d668:	add	x29, sp, #0x10
  40d66c:	mov	x8, xzr
  40d670:	adrp	x9, 413000 <__fxstatat@plt+0x10e90>
  40d674:	add	x9, x9, #0xc38
  40d678:	mov	w1, #0x80000               	// #524288
  40d67c:	str	x0, [sp]
  40d680:	ldr	x10, [sp]
  40d684:	str	x8, [x10, #8]
  40d688:	mov	x0, x9
  40d68c:	bl	410884 <__fxstatat@plt+0xe714>
  40d690:	ldr	x8, [sp]
  40d694:	str	w0, [x8]
  40d698:	ldr	x8, [sp]
  40d69c:	ldr	w11, [x8]
  40d6a0:	cmp	w11, #0x0
  40d6a4:	cset	w11, ge  // ge = tcont
  40d6a8:	tbnz	w11, #0, 40d6e4 <__fxstatat@plt+0xb574>
  40d6ac:	mov	x8, xzr
  40d6b0:	mov	x0, x8
  40d6b4:	mov	x1, x8
  40d6b8:	bl	401c40 <getcwd@plt>
  40d6bc:	ldr	x8, [sp]
  40d6c0:	str	x0, [x8, #8]
  40d6c4:	ldr	x8, [sp]
  40d6c8:	ldr	x8, [x8, #8]
  40d6cc:	mov	w9, #0xffffffff            	// #-1
  40d6d0:	mov	w10, wzr
  40d6d4:	cmp	x8, #0x0
  40d6d8:	csel	w9, w10, w9, ne  // ne = any
  40d6dc:	stur	w9, [x29, #-4]
  40d6e0:	b	40d6e8 <__fxstatat@plt+0xb578>
  40d6e4:	stur	wzr, [x29, #-4]
  40d6e8:	ldur	w0, [x29, #-4]
  40d6ec:	ldp	x29, x30, [sp, #16]
  40d6f0:	add	sp, sp, #0x20
  40d6f4:	ret
  40d6f8:	sub	sp, sp, #0x20
  40d6fc:	stp	x29, x30, [sp, #16]
  40d700:	add	x29, sp, #0x10
  40d704:	mov	w8, wzr
  40d708:	str	x0, [sp]
  40d70c:	ldr	x9, [sp]
  40d710:	ldr	w10, [x9]
  40d714:	cmp	w8, w10
  40d718:	cset	w8, gt
  40d71c:	tbnz	w8, #0, 40d734 <__fxstatat@plt+0xb5c4>
  40d720:	ldr	x8, [sp]
  40d724:	ldr	w0, [x8]
  40d728:	bl	401ca0 <fchdir@plt>
  40d72c:	stur	w0, [x29, #-4]
  40d730:	b	40d744 <__fxstatat@plt+0xb5d4>
  40d734:	ldr	x8, [sp]
  40d738:	ldr	x0, [x8, #8]
  40d73c:	bl	40eaec <__fxstatat@plt+0xc97c>
  40d740:	stur	w0, [x29, #-4]
  40d744:	ldur	w0, [x29, #-4]
  40d748:	ldp	x29, x30, [sp, #16]
  40d74c:	add	sp, sp, #0x20
  40d750:	ret
  40d754:	sub	sp, sp, #0x20
  40d758:	stp	x29, x30, [sp, #16]
  40d75c:	add	x29, sp, #0x10
  40d760:	str	x0, [sp, #8]
  40d764:	ldr	x8, [sp, #8]
  40d768:	ldr	w9, [x8]
  40d76c:	cmp	w9, #0x0
  40d770:	cset	w9, lt  // lt = tstop
  40d774:	tbnz	w9, #0, 40d784 <__fxstatat@plt+0xb614>
  40d778:	ldr	x8, [sp, #8]
  40d77c:	ldr	w0, [x8]
  40d780:	bl	401ea0 <close@plt>
  40d784:	ldr	x8, [sp, #8]
  40d788:	ldr	x0, [x8, #8]
  40d78c:	bl	401fa0 <free@plt>
  40d790:	ldp	x29, x30, [sp, #16]
  40d794:	add	sp, sp, #0x20
  40d798:	ret
  40d79c:	sub	sp, sp, #0x120
  40d7a0:	stp	x29, x30, [sp, #256]
  40d7a4:	str	x28, [sp, #272]
  40d7a8:	add	x29, sp, #0x100
  40d7ac:	stur	x0, [x29, #-8]
  40d7b0:	stur	x1, [x29, #-16]
  40d7b4:	stur	x2, [x29, #-24]
  40d7b8:	stur	x3, [x29, #-32]
  40d7bc:	stur	x4, [x29, #-40]
  40d7c0:	stur	x5, [x29, #-48]
  40d7c4:	ldur	x8, [x29, #-16]
  40d7c8:	cbz	x8, 40d7ec <__fxstatat@plt+0xb67c>
  40d7cc:	ldur	x0, [x29, #-8]
  40d7d0:	ldur	x2, [x29, #-16]
  40d7d4:	ldur	x3, [x29, #-24]
  40d7d8:	ldur	x4, [x29, #-32]
  40d7dc:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40d7e0:	add	x1, x1, #0x414
  40d7e4:	bl	402150 <fprintf@plt>
  40d7e8:	b	40d804 <__fxstatat@plt+0xb694>
  40d7ec:	ldur	x0, [x29, #-8]
  40d7f0:	ldur	x2, [x29, #-24]
  40d7f4:	ldur	x3, [x29, #-32]
  40d7f8:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40d7fc:	add	x1, x1, #0x420
  40d800:	bl	402150 <fprintf@plt>
  40d804:	ldur	x0, [x29, #-8]
  40d808:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40d80c:	add	x8, x8, #0x427
  40d810:	stur	x0, [x29, #-56]
  40d814:	mov	x0, x8
  40d818:	bl	402140 <gettext@plt>
  40d81c:	ldur	x8, [x29, #-56]
  40d820:	stur	x0, [x29, #-64]
  40d824:	mov	x0, x8
  40d828:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40d82c:	add	x1, x1, #0x6f2
  40d830:	ldur	x2, [x29, #-64]
  40d834:	mov	w3, #0x7e3                 	// #2019
  40d838:	bl	402150 <fprintf@plt>
  40d83c:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40d840:	add	x8, x8, #0x42b
  40d844:	mov	x0, x8
  40d848:	bl	402140 <gettext@plt>
  40d84c:	ldur	x1, [x29, #-8]
  40d850:	bl	402090 <fputs_unlocked@plt>
  40d854:	ldur	x8, [x29, #-48]
  40d858:	subs	x8, x8, #0x0
  40d85c:	cmp	x8, #0x9
  40d860:	stur	x8, [x29, #-72]
  40d864:	b.hi	40dbcc <__fxstatat@plt+0xba5c>  // b.pmore
  40d868:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40d86c:	add	x8, x8, #0x3ec
  40d870:	ldur	x11, [x29, #-72]
  40d874:	ldrsw	x10, [x8, x11, lsl #2]
  40d878:	add	x9, x8, x10
  40d87c:	br	x9
  40d880:	b	40dc58 <__fxstatat@plt+0xbae8>
  40d884:	ldur	x0, [x29, #-8]
  40d888:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40d88c:	add	x8, x8, #0x4f7
  40d890:	stur	x0, [x29, #-80]
  40d894:	mov	x0, x8
  40d898:	bl	402140 <gettext@plt>
  40d89c:	ldur	x8, [x29, #-40]
  40d8a0:	ldr	x2, [x8]
  40d8a4:	ldur	x8, [x29, #-80]
  40d8a8:	stur	x0, [x29, #-88]
  40d8ac:	mov	x0, x8
  40d8b0:	ldur	x1, [x29, #-88]
  40d8b4:	bl	402150 <fprintf@plt>
  40d8b8:	b	40dc58 <__fxstatat@plt+0xbae8>
  40d8bc:	ldur	x0, [x29, #-8]
  40d8c0:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40d8c4:	add	x8, x8, #0x507
  40d8c8:	stur	x0, [x29, #-96]
  40d8cc:	mov	x0, x8
  40d8d0:	bl	402140 <gettext@plt>
  40d8d4:	ldur	x8, [x29, #-40]
  40d8d8:	ldr	x2, [x8]
  40d8dc:	ldur	x8, [x29, #-40]
  40d8e0:	ldr	x3, [x8, #8]
  40d8e4:	ldur	x8, [x29, #-96]
  40d8e8:	stur	x0, [x29, #-104]
  40d8ec:	mov	x0, x8
  40d8f0:	ldur	x1, [x29, #-104]
  40d8f4:	bl	402150 <fprintf@plt>
  40d8f8:	b	40dc58 <__fxstatat@plt+0xbae8>
  40d8fc:	ldur	x0, [x29, #-8]
  40d900:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40d904:	add	x8, x8, #0x51e
  40d908:	stur	x0, [x29, #-112]
  40d90c:	mov	x0, x8
  40d910:	bl	402140 <gettext@plt>
  40d914:	ldur	x8, [x29, #-40]
  40d918:	ldr	x2, [x8]
  40d91c:	ldur	x8, [x29, #-40]
  40d920:	ldr	x3, [x8, #8]
  40d924:	ldur	x8, [x29, #-40]
  40d928:	ldr	x4, [x8, #16]
  40d92c:	ldur	x8, [x29, #-112]
  40d930:	stur	x0, [x29, #-120]
  40d934:	mov	x0, x8
  40d938:	ldur	x1, [x29, #-120]
  40d93c:	bl	402150 <fprintf@plt>
  40d940:	b	40dc58 <__fxstatat@plt+0xbae8>
  40d944:	ldur	x0, [x29, #-8]
  40d948:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40d94c:	add	x8, x8, #0x53a
  40d950:	str	x0, [sp, #128]
  40d954:	mov	x0, x8
  40d958:	bl	402140 <gettext@plt>
  40d95c:	ldur	x8, [x29, #-40]
  40d960:	ldr	x2, [x8]
  40d964:	ldur	x8, [x29, #-40]
  40d968:	ldr	x3, [x8, #8]
  40d96c:	ldur	x8, [x29, #-40]
  40d970:	ldr	x4, [x8, #16]
  40d974:	ldur	x8, [x29, #-40]
  40d978:	ldr	x5, [x8, #24]
  40d97c:	ldr	x8, [sp, #128]
  40d980:	str	x0, [sp, #120]
  40d984:	mov	x0, x8
  40d988:	ldr	x1, [sp, #120]
  40d98c:	bl	402150 <fprintf@plt>
  40d990:	b	40dc58 <__fxstatat@plt+0xbae8>
  40d994:	ldur	x0, [x29, #-8]
  40d998:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40d99c:	add	x8, x8, #0x55a
  40d9a0:	str	x0, [sp, #112]
  40d9a4:	mov	x0, x8
  40d9a8:	bl	402140 <gettext@plt>
  40d9ac:	ldur	x8, [x29, #-40]
  40d9b0:	ldr	x2, [x8]
  40d9b4:	ldur	x8, [x29, #-40]
  40d9b8:	ldr	x3, [x8, #8]
  40d9bc:	ldur	x8, [x29, #-40]
  40d9c0:	ldr	x4, [x8, #16]
  40d9c4:	ldur	x8, [x29, #-40]
  40d9c8:	ldr	x5, [x8, #24]
  40d9cc:	ldur	x8, [x29, #-40]
  40d9d0:	ldr	x6, [x8, #32]
  40d9d4:	ldr	x8, [sp, #112]
  40d9d8:	str	x0, [sp, #104]
  40d9dc:	mov	x0, x8
  40d9e0:	ldr	x1, [sp, #104]
  40d9e4:	bl	402150 <fprintf@plt>
  40d9e8:	b	40dc58 <__fxstatat@plt+0xbae8>
  40d9ec:	ldur	x0, [x29, #-8]
  40d9f0:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40d9f4:	add	x8, x8, #0x57e
  40d9f8:	str	x0, [sp, #96]
  40d9fc:	mov	x0, x8
  40da00:	bl	402140 <gettext@plt>
  40da04:	ldur	x8, [x29, #-40]
  40da08:	ldr	x2, [x8]
  40da0c:	ldur	x8, [x29, #-40]
  40da10:	ldr	x3, [x8, #8]
  40da14:	ldur	x8, [x29, #-40]
  40da18:	ldr	x4, [x8, #16]
  40da1c:	ldur	x8, [x29, #-40]
  40da20:	ldr	x5, [x8, #24]
  40da24:	ldur	x8, [x29, #-40]
  40da28:	ldr	x6, [x8, #32]
  40da2c:	ldur	x8, [x29, #-40]
  40da30:	ldr	x7, [x8, #40]
  40da34:	ldr	x8, [sp, #96]
  40da38:	str	x0, [sp, #88]
  40da3c:	mov	x0, x8
  40da40:	ldr	x1, [sp, #88]
  40da44:	bl	402150 <fprintf@plt>
  40da48:	b	40dc58 <__fxstatat@plt+0xbae8>
  40da4c:	ldur	x0, [x29, #-8]
  40da50:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40da54:	add	x8, x8, #0x5a6
  40da58:	str	x0, [sp, #80]
  40da5c:	mov	x0, x8
  40da60:	bl	402140 <gettext@plt>
  40da64:	ldur	x8, [x29, #-40]
  40da68:	ldr	x2, [x8]
  40da6c:	ldur	x8, [x29, #-40]
  40da70:	ldr	x3, [x8, #8]
  40da74:	ldur	x8, [x29, #-40]
  40da78:	ldr	x4, [x8, #16]
  40da7c:	ldur	x8, [x29, #-40]
  40da80:	ldr	x5, [x8, #24]
  40da84:	ldur	x8, [x29, #-40]
  40da88:	ldr	x6, [x8, #32]
  40da8c:	ldur	x8, [x29, #-40]
  40da90:	ldr	x7, [x8, #40]
  40da94:	ldur	x8, [x29, #-40]
  40da98:	ldr	x8, [x8, #48]
  40da9c:	ldr	x9, [sp, #80]
  40daa0:	str	x0, [sp, #72]
  40daa4:	mov	x0, x9
  40daa8:	ldr	x1, [sp, #72]
  40daac:	mov	x10, sp
  40dab0:	str	x8, [x10]
  40dab4:	bl	402150 <fprintf@plt>
  40dab8:	b	40dc58 <__fxstatat@plt+0xbae8>
  40dabc:	ldur	x0, [x29, #-8]
  40dac0:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40dac4:	add	x8, x8, #0x5d2
  40dac8:	str	x0, [sp, #64]
  40dacc:	mov	x0, x8
  40dad0:	bl	402140 <gettext@plt>
  40dad4:	ldur	x8, [x29, #-40]
  40dad8:	ldr	x2, [x8]
  40dadc:	ldur	x8, [x29, #-40]
  40dae0:	ldr	x3, [x8, #8]
  40dae4:	ldur	x8, [x29, #-40]
  40dae8:	ldr	x4, [x8, #16]
  40daec:	ldur	x8, [x29, #-40]
  40daf0:	ldr	x5, [x8, #24]
  40daf4:	ldur	x8, [x29, #-40]
  40daf8:	ldr	x6, [x8, #32]
  40dafc:	ldur	x8, [x29, #-40]
  40db00:	ldr	x7, [x8, #40]
  40db04:	ldur	x8, [x29, #-40]
  40db08:	ldr	x8, [x8, #48]
  40db0c:	ldur	x9, [x29, #-40]
  40db10:	ldr	x9, [x9, #56]
  40db14:	ldr	x10, [sp, #64]
  40db18:	str	x0, [sp, #56]
  40db1c:	mov	x0, x10
  40db20:	ldr	x1, [sp, #56]
  40db24:	mov	x11, sp
  40db28:	str	x8, [x11]
  40db2c:	mov	x8, sp
  40db30:	str	x9, [x8, #8]
  40db34:	bl	402150 <fprintf@plt>
  40db38:	b	40dc58 <__fxstatat@plt+0xbae8>
  40db3c:	ldur	x0, [x29, #-8]
  40db40:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40db44:	add	x8, x8, #0x602
  40db48:	str	x0, [sp, #48]
  40db4c:	mov	x0, x8
  40db50:	bl	402140 <gettext@plt>
  40db54:	ldur	x8, [x29, #-40]
  40db58:	ldr	x2, [x8]
  40db5c:	ldur	x8, [x29, #-40]
  40db60:	ldr	x3, [x8, #8]
  40db64:	ldur	x8, [x29, #-40]
  40db68:	ldr	x4, [x8, #16]
  40db6c:	ldur	x8, [x29, #-40]
  40db70:	ldr	x5, [x8, #24]
  40db74:	ldur	x8, [x29, #-40]
  40db78:	ldr	x6, [x8, #32]
  40db7c:	ldur	x8, [x29, #-40]
  40db80:	ldr	x7, [x8, #40]
  40db84:	ldur	x8, [x29, #-40]
  40db88:	ldr	x8, [x8, #48]
  40db8c:	ldur	x9, [x29, #-40]
  40db90:	ldr	x9, [x9, #56]
  40db94:	ldur	x10, [x29, #-40]
  40db98:	ldr	x10, [x10, #64]
  40db9c:	ldr	x11, [sp, #48]
  40dba0:	str	x0, [sp, #40]
  40dba4:	mov	x0, x11
  40dba8:	ldr	x1, [sp, #40]
  40dbac:	mov	x12, sp
  40dbb0:	str	x8, [x12]
  40dbb4:	mov	x8, sp
  40dbb8:	str	x9, [x8, #8]
  40dbbc:	mov	x8, sp
  40dbc0:	str	x10, [x8, #16]
  40dbc4:	bl	402150 <fprintf@plt>
  40dbc8:	b	40dc58 <__fxstatat@plt+0xbae8>
  40dbcc:	ldur	x0, [x29, #-8]
  40dbd0:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40dbd4:	add	x8, x8, #0x636
  40dbd8:	str	x0, [sp, #32]
  40dbdc:	mov	x0, x8
  40dbe0:	bl	402140 <gettext@plt>
  40dbe4:	ldur	x8, [x29, #-40]
  40dbe8:	ldr	x2, [x8]
  40dbec:	ldur	x8, [x29, #-40]
  40dbf0:	ldr	x3, [x8, #8]
  40dbf4:	ldur	x8, [x29, #-40]
  40dbf8:	ldr	x4, [x8, #16]
  40dbfc:	ldur	x8, [x29, #-40]
  40dc00:	ldr	x5, [x8, #24]
  40dc04:	ldur	x8, [x29, #-40]
  40dc08:	ldr	x6, [x8, #32]
  40dc0c:	ldur	x8, [x29, #-40]
  40dc10:	ldr	x7, [x8, #40]
  40dc14:	ldur	x8, [x29, #-40]
  40dc18:	ldr	x8, [x8, #48]
  40dc1c:	ldur	x9, [x29, #-40]
  40dc20:	ldr	x9, [x9, #56]
  40dc24:	ldur	x10, [x29, #-40]
  40dc28:	ldr	x10, [x10, #64]
  40dc2c:	ldr	x11, [sp, #32]
  40dc30:	str	x0, [sp, #24]
  40dc34:	mov	x0, x11
  40dc38:	ldr	x1, [sp, #24]
  40dc3c:	mov	x12, sp
  40dc40:	str	x8, [x12]
  40dc44:	mov	x8, sp
  40dc48:	str	x9, [x8, #8]
  40dc4c:	mov	x8, sp
  40dc50:	str	x10, [x8, #16]
  40dc54:	bl	402150 <fprintf@plt>
  40dc58:	ldr	x28, [sp, #272]
  40dc5c:	ldp	x29, x30, [sp, #256]
  40dc60:	add	sp, sp, #0x120
  40dc64:	ret
  40dc68:	sub	sp, sp, #0x40
  40dc6c:	stp	x29, x30, [sp, #48]
  40dc70:	add	x29, sp, #0x30
  40dc74:	stur	x0, [x29, #-8]
  40dc78:	stur	x1, [x29, #-16]
  40dc7c:	str	x2, [sp, #24]
  40dc80:	str	x3, [sp, #16]
  40dc84:	str	x4, [sp, #8]
  40dc88:	str	xzr, [sp]
  40dc8c:	ldr	x8, [sp, #8]
  40dc90:	ldr	x9, [sp]
  40dc94:	mov	x10, #0x8                   	// #8
  40dc98:	mul	x9, x10, x9
  40dc9c:	add	x8, x8, x9
  40dca0:	ldr	x8, [x8]
  40dca4:	cbz	x8, 40dcb8 <__fxstatat@plt+0xbb48>
  40dca8:	ldr	x8, [sp]
  40dcac:	add	x8, x8, #0x1
  40dcb0:	str	x8, [sp]
  40dcb4:	b	40dc8c <__fxstatat@plt+0xbb1c>
  40dcb8:	ldur	x0, [x29, #-8]
  40dcbc:	ldur	x1, [x29, #-16]
  40dcc0:	ldr	x2, [sp, #24]
  40dcc4:	ldr	x3, [sp, #16]
  40dcc8:	ldr	x4, [sp, #8]
  40dccc:	ldr	x5, [sp]
  40dcd0:	bl	40d79c <__fxstatat@plt+0xb62c>
  40dcd4:	ldp	x29, x30, [sp, #48]
  40dcd8:	add	sp, sp, #0x40
  40dcdc:	ret
  40dce0:	sub	sp, sp, #0xb0
  40dce4:	stp	x29, x30, [sp, #160]
  40dce8:	add	x29, sp, #0xa0
  40dcec:	stur	x0, [x29, #-8]
  40dcf0:	stur	x1, [x29, #-16]
  40dcf4:	stur	x2, [x29, #-24]
  40dcf8:	stur	x3, [x29, #-32]
  40dcfc:	stur	xzr, [x29, #-40]
  40dd00:	str	x4, [sp, #32]
  40dd04:	ldur	x8, [x29, #-40]
  40dd08:	mov	w9, #0x0                   	// #0
  40dd0c:	cmp	x8, #0xa
  40dd10:	str	w9, [sp, #28]
  40dd14:	b.cs	40dda8 <__fxstatat@plt+0xbc38>  // b.hs, b.nlast
  40dd18:	ldr	x8, [sp, #32]
  40dd1c:	ldrsw	x9, [x8, #24]
  40dd20:	mov	w10, w9
  40dd24:	cmp	w10, #0x0
  40dd28:	cset	w10, ge  // ge = tcont
  40dd2c:	str	x9, [sp, #16]
  40dd30:	tbnz	w10, #0, 40dd68 <__fxstatat@plt+0xbbf8>
  40dd34:	ldr	x8, [sp, #16]
  40dd38:	add	w8, w8, #0x8
  40dd3c:	ldr	x9, [sp, #32]
  40dd40:	str	w8, [x9, #24]
  40dd44:	cmp	w8, #0x0
  40dd48:	cset	w8, gt
  40dd4c:	tbnz	w8, #0, 40dd68 <__fxstatat@plt+0xbbf8>
  40dd50:	ldr	x8, [sp, #32]
  40dd54:	ldr	x9, [x8, #8]
  40dd58:	ldr	x10, [sp, #16]
  40dd5c:	add	x9, x9, x10
  40dd60:	str	x9, [sp, #8]
  40dd64:	b	40dd7c <__fxstatat@plt+0xbc0c>
  40dd68:	ldr	x8, [sp, #32]
  40dd6c:	ldr	x9, [x8]
  40dd70:	add	x10, x9, #0x8
  40dd74:	str	x10, [x8]
  40dd78:	str	x9, [sp, #8]
  40dd7c:	ldr	x8, [sp, #8]
  40dd80:	ldr	x8, [x8]
  40dd84:	ldur	x9, [x29, #-40]
  40dd88:	mov	x10, #0x8                   	// #8
  40dd8c:	mul	x9, x10, x9
  40dd90:	add	x10, sp, #0x28
  40dd94:	add	x9, x10, x9
  40dd98:	str	x8, [x9]
  40dd9c:	cmp	x8, #0x0
  40dda0:	cset	w11, ne  // ne = any
  40dda4:	str	w11, [sp, #28]
  40dda8:	ldr	w8, [sp, #28]
  40ddac:	tbnz	w8, #0, 40ddb4 <__fxstatat@plt+0xbc44>
  40ddb0:	b	40ddc4 <__fxstatat@plt+0xbc54>
  40ddb4:	ldur	x8, [x29, #-40]
  40ddb8:	add	x8, x8, #0x1
  40ddbc:	stur	x8, [x29, #-40]
  40ddc0:	b	40dd04 <__fxstatat@plt+0xbb94>
  40ddc4:	ldur	x0, [x29, #-8]
  40ddc8:	ldur	x1, [x29, #-16]
  40ddcc:	ldur	x2, [x29, #-24]
  40ddd0:	ldur	x3, [x29, #-32]
  40ddd4:	ldur	x5, [x29, #-40]
  40ddd8:	add	x4, sp, #0x28
  40dddc:	bl	40d79c <__fxstatat@plt+0xb62c>
  40dde0:	ldp	x29, x30, [sp, #160]
  40dde4:	add	sp, sp, #0xb0
  40dde8:	ret
  40ddec:	sub	sp, sp, #0x120
  40ddf0:	stp	x29, x30, [sp, #256]
  40ddf4:	str	x28, [sp, #272]
  40ddf8:	add	x29, sp, #0x100
  40ddfc:	str	q7, [sp, #112]
  40de00:	str	q6, [sp, #96]
  40de04:	str	q5, [sp, #80]
  40de08:	str	q4, [sp, #64]
  40de0c:	str	q3, [sp, #48]
  40de10:	str	q2, [sp, #32]
  40de14:	str	q1, [sp, #16]
  40de18:	str	q0, [sp]
  40de1c:	str	x7, [sp, #152]
  40de20:	str	x6, [sp, #144]
  40de24:	str	x5, [sp, #136]
  40de28:	str	x4, [sp, #128]
  40de2c:	stur	x0, [x29, #-8]
  40de30:	stur	x1, [x29, #-16]
  40de34:	stur	x2, [x29, #-24]
  40de38:	stur	x3, [x29, #-32]
  40de3c:	mov	w8, #0xffffff80            	// #-128
  40de40:	stur	w8, [x29, #-36]
  40de44:	mov	w8, #0xffffffe0            	// #-32
  40de48:	stur	w8, [x29, #-40]
  40de4c:	mov	x9, sp
  40de50:	add	x9, x9, #0x80
  40de54:	stur	x9, [x29, #-48]
  40de58:	add	x9, sp, #0x80
  40de5c:	add	x9, x9, #0x20
  40de60:	stur	x9, [x29, #-56]
  40de64:	add	x9, x29, #0x20
  40de68:	stur	x9, [x29, #-64]
  40de6c:	ldur	x0, [x29, #-8]
  40de70:	ldur	x1, [x29, #-16]
  40de74:	ldur	x2, [x29, #-24]
  40de78:	ldur	x3, [x29, #-32]
  40de7c:	ldur	q0, [x29, #-64]
  40de80:	ldur	q1, [x29, #-48]
  40de84:	stur	q1, [x29, #-80]
  40de88:	stur	q0, [x29, #-96]
  40de8c:	sub	x4, x29, #0x60
  40de90:	bl	40dce0 <__fxstatat@plt+0xbb70>
  40de94:	ldr	x28, [sp, #272]
  40de98:	ldp	x29, x30, [sp, #256]
  40de9c:	add	sp, sp, #0x120
  40dea0:	ret
  40dea4:	sub	sp, sp, #0x40
  40dea8:	stp	x29, x30, [sp, #48]
  40deac:	add	x29, sp, #0x30
  40deb0:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  40deb4:	add	x0, x0, #0x672
  40deb8:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40debc:	add	x1, x1, #0x687
  40dec0:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40dec4:	add	x8, x8, #0x69d
  40dec8:	adrp	x9, 413000 <__fxstatat@plt+0x10e90>
  40decc:	add	x9, x9, #0x485
  40ded0:	adrp	x2, 413000 <__fxstatat@plt+0x10e90>
  40ded4:	add	x2, x2, #0x7d5
  40ded8:	adrp	x10, 414000 <__fxstatat@plt+0x11e90>
  40dedc:	add	x10, x10, #0x6b1
  40dee0:	adrp	x11, 425000 <__fxstatat@plt+0x22e90>
  40dee4:	add	x11, x11, #0x5b8
  40dee8:	stur	x1, [x29, #-8]
  40deec:	stur	x8, [x29, #-16]
  40def0:	str	x9, [sp, #24]
  40def4:	str	x2, [sp, #16]
  40def8:	str	x10, [sp, #8]
  40defc:	str	x11, [sp]
  40df00:	bl	402140 <gettext@plt>
  40df04:	ldur	x1, [x29, #-8]
  40df08:	bl	4020e0 <printf@plt>
  40df0c:	ldur	x8, [x29, #-16]
  40df10:	mov	x0, x8
  40df14:	bl	402140 <gettext@plt>
  40df18:	ldr	x1, [sp, #24]
  40df1c:	ldr	x2, [sp, #16]
  40df20:	bl	4020e0 <printf@plt>
  40df24:	ldr	x8, [sp, #8]
  40df28:	mov	x0, x8
  40df2c:	bl	402140 <gettext@plt>
  40df30:	ldr	x8, [sp]
  40df34:	ldr	x1, [x8]
  40df38:	bl	402090 <fputs_unlocked@plt>
  40df3c:	ldp	x29, x30, [sp, #48]
  40df40:	add	sp, sp, #0x40
  40df44:	ret
  40df48:	sub	sp, sp, #0x20
  40df4c:	stp	x29, x30, [sp, #16]
  40df50:	add	x29, sp, #0x10
  40df54:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40df58:	str	x0, [sp, #8]
  40df5c:	str	x1, [sp]
  40df60:	ldr	x9, [sp]
  40df64:	udiv	x8, x8, x9
  40df68:	ldr	x9, [sp, #8]
  40df6c:	cmp	x8, x9
  40df70:	b.cs	40df78 <__fxstatat@plt+0xbe08>  // b.hs, b.nlast
  40df74:	bl	40e2e4 <__fxstatat@plt+0xc174>
  40df78:	ldr	x8, [sp, #8]
  40df7c:	ldr	x9, [sp]
  40df80:	mul	x0, x8, x9
  40df84:	bl	40df94 <__fxstatat@plt+0xbe24>
  40df88:	ldp	x29, x30, [sp, #16]
  40df8c:	add	sp, sp, #0x20
  40df90:	ret
  40df94:	sub	sp, sp, #0x20
  40df98:	stp	x29, x30, [sp, #16]
  40df9c:	add	x29, sp, #0x10
  40dfa0:	str	x0, [sp, #8]
  40dfa4:	ldr	x0, [sp, #8]
  40dfa8:	bl	401db0 <malloc@plt>
  40dfac:	str	x0, [sp]
  40dfb0:	ldr	x8, [sp]
  40dfb4:	cbnz	x8, 40dfc4 <__fxstatat@plt+0xbe54>
  40dfb8:	ldr	x8, [sp, #8]
  40dfbc:	cbz	x8, 40dfc4 <__fxstatat@plt+0xbe54>
  40dfc0:	bl	40e2e4 <__fxstatat@plt+0xc174>
  40dfc4:	ldr	x0, [sp]
  40dfc8:	ldp	x29, x30, [sp, #16]
  40dfcc:	add	sp, sp, #0x20
  40dfd0:	ret
  40dfd4:	sub	sp, sp, #0x30
  40dfd8:	stp	x29, x30, [sp, #32]
  40dfdc:	add	x29, sp, #0x20
  40dfe0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40dfe4:	stur	x0, [x29, #-8]
  40dfe8:	str	x1, [sp, #16]
  40dfec:	str	x2, [sp, #8]
  40dff0:	ldr	x9, [sp, #8]
  40dff4:	udiv	x8, x8, x9
  40dff8:	ldr	x9, [sp, #16]
  40dffc:	cmp	x8, x9
  40e000:	b.cs	40e008 <__fxstatat@plt+0xbe98>  // b.hs, b.nlast
  40e004:	bl	40e2e4 <__fxstatat@plt+0xc174>
  40e008:	ldur	x0, [x29, #-8]
  40e00c:	ldr	x8, [sp, #16]
  40e010:	ldr	x9, [sp, #8]
  40e014:	mul	x1, x8, x9
  40e018:	bl	40e028 <__fxstatat@plt+0xbeb8>
  40e01c:	ldp	x29, x30, [sp, #32]
  40e020:	add	sp, sp, #0x30
  40e024:	ret
  40e028:	sub	sp, sp, #0x30
  40e02c:	stp	x29, x30, [sp, #32]
  40e030:	add	x29, sp, #0x20
  40e034:	str	x0, [sp, #16]
  40e038:	str	x1, [sp, #8]
  40e03c:	ldr	x8, [sp, #8]
  40e040:	cbnz	x8, 40e060 <__fxstatat@plt+0xbef0>
  40e044:	ldr	x8, [sp, #16]
  40e048:	cbz	x8, 40e060 <__fxstatat@plt+0xbef0>
  40e04c:	ldr	x0, [sp, #16]
  40e050:	bl	401fa0 <free@plt>
  40e054:	mov	x8, xzr
  40e058:	stur	x8, [x29, #-8]
  40e05c:	b	40e08c <__fxstatat@plt+0xbf1c>
  40e060:	ldr	x0, [sp, #16]
  40e064:	ldr	x1, [sp, #8]
  40e068:	bl	401e80 <realloc@plt>
  40e06c:	str	x0, [sp, #16]
  40e070:	ldr	x8, [sp, #16]
  40e074:	cbnz	x8, 40e084 <__fxstatat@plt+0xbf14>
  40e078:	ldr	x8, [sp, #8]
  40e07c:	cbz	x8, 40e084 <__fxstatat@plt+0xbf14>
  40e080:	bl	40e2e4 <__fxstatat@plt+0xc174>
  40e084:	ldr	x8, [sp, #16]
  40e088:	stur	x8, [x29, #-8]
  40e08c:	ldur	x0, [x29, #-8]
  40e090:	ldp	x29, x30, [sp, #32]
  40e094:	add	sp, sp, #0x30
  40e098:	ret
  40e09c:	sub	sp, sp, #0x30
  40e0a0:	stp	x29, x30, [sp, #32]
  40e0a4:	add	x29, sp, #0x20
  40e0a8:	stur	x0, [x29, #-8]
  40e0ac:	str	x1, [sp, #16]
  40e0b0:	str	x2, [sp, #8]
  40e0b4:	ldr	x8, [sp, #16]
  40e0b8:	ldr	x8, [x8]
  40e0bc:	str	x8, [sp]
  40e0c0:	ldur	x8, [x29, #-8]
  40e0c4:	cbnz	x8, 40e120 <__fxstatat@plt+0xbfb0>
  40e0c8:	ldr	x8, [sp]
  40e0cc:	cbnz	x8, 40e100 <__fxstatat@plt+0xbf90>
  40e0d0:	ldr	x8, [sp, #8]
  40e0d4:	mov	x9, #0x80                  	// #128
  40e0d8:	udiv	x8, x9, x8
  40e0dc:	str	x8, [sp]
  40e0e0:	ldr	x8, [sp]
  40e0e4:	cmp	x8, #0x0
  40e0e8:	cset	w10, ne  // ne = any
  40e0ec:	eor	w10, w10, #0x1
  40e0f0:	and	w10, w10, #0x1
  40e0f4:	ldr	x8, [sp]
  40e0f8:	add	x8, x8, w10, sxtw
  40e0fc:	str	x8, [sp]
  40e100:	ldr	x8, [sp, #8]
  40e104:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40e108:	udiv	x8, x9, x8
  40e10c:	ldr	x9, [sp]
  40e110:	cmp	x8, x9
  40e114:	b.cs	40e11c <__fxstatat@plt+0xbfac>  // b.hs, b.nlast
  40e118:	bl	40e2e4 <__fxstatat@plt+0xc174>
  40e11c:	b	40e15c <__fxstatat@plt+0xbfec>
  40e120:	ldr	x8, [sp, #8]
  40e124:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40e128:	movk	x9, #0x5554
  40e12c:	udiv	x8, x9, x8
  40e130:	ldr	x9, [sp]
  40e134:	cmp	x8, x9
  40e138:	b.hi	40e140 <__fxstatat@plt+0xbfd0>  // b.pmore
  40e13c:	bl	40e2e4 <__fxstatat@plt+0xc174>
  40e140:	ldr	x8, [sp]
  40e144:	mov	x9, #0x2                   	// #2
  40e148:	udiv	x8, x8, x9
  40e14c:	add	x8, x8, #0x1
  40e150:	ldr	x9, [sp]
  40e154:	add	x8, x9, x8
  40e158:	str	x8, [sp]
  40e15c:	ldr	x8, [sp]
  40e160:	ldr	x9, [sp, #16]
  40e164:	str	x8, [x9]
  40e168:	ldur	x0, [x29, #-8]
  40e16c:	ldr	x8, [sp]
  40e170:	ldr	x9, [sp, #8]
  40e174:	mul	x1, x8, x9
  40e178:	bl	40e028 <__fxstatat@plt+0xbeb8>
  40e17c:	ldp	x29, x30, [sp, #32]
  40e180:	add	sp, sp, #0x30
  40e184:	ret
  40e188:	sub	sp, sp, #0x20
  40e18c:	stp	x29, x30, [sp, #16]
  40e190:	add	x29, sp, #0x10
  40e194:	str	x0, [sp, #8]
  40e198:	ldr	x0, [sp, #8]
  40e19c:	bl	40df94 <__fxstatat@plt+0xbe24>
  40e1a0:	ldp	x29, x30, [sp, #16]
  40e1a4:	add	sp, sp, #0x20
  40e1a8:	ret
  40e1ac:	sub	sp, sp, #0x20
  40e1b0:	stp	x29, x30, [sp, #16]
  40e1b4:	add	x29, sp, #0x10
  40e1b8:	mov	x2, #0x1                   	// #1
  40e1bc:	str	x0, [sp, #8]
  40e1c0:	str	x1, [sp]
  40e1c4:	ldr	x0, [sp, #8]
  40e1c8:	ldr	x1, [sp]
  40e1cc:	bl	40e09c <__fxstatat@plt+0xbf2c>
  40e1d0:	ldp	x29, x30, [sp, #16]
  40e1d4:	add	sp, sp, #0x20
  40e1d8:	ret
  40e1dc:	sub	sp, sp, #0x20
  40e1e0:	stp	x29, x30, [sp, #16]
  40e1e4:	add	x29, sp, #0x10
  40e1e8:	str	x0, [sp, #8]
  40e1ec:	ldr	x0, [sp, #8]
  40e1f0:	bl	40df94 <__fxstatat@plt+0xbe24>
  40e1f4:	ldr	x2, [sp, #8]
  40e1f8:	str	x0, [sp]
  40e1fc:	mov	w8, wzr
  40e200:	mov	w1, w8
  40e204:	bl	401e30 <memset@plt>
  40e208:	ldr	x0, [sp]
  40e20c:	ldp	x29, x30, [sp, #16]
  40e210:	add	sp, sp, #0x20
  40e214:	ret
  40e218:	sub	sp, sp, #0x30
  40e21c:	stp	x29, x30, [sp, #32]
  40e220:	add	x29, sp, #0x20
  40e224:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40e228:	stur	x0, [x29, #-8]
  40e22c:	str	x1, [sp, #16]
  40e230:	ldr	x9, [sp, #16]
  40e234:	udiv	x8, x8, x9
  40e238:	ldur	x9, [x29, #-8]
  40e23c:	cmp	x8, x9
  40e240:	b.cc	40e258 <__fxstatat@plt+0xc0e8>  // b.lo, b.ul, b.last
  40e244:	ldur	x0, [x29, #-8]
  40e248:	ldr	x1, [sp, #16]
  40e24c:	bl	401e50 <calloc@plt>
  40e250:	str	x0, [sp, #8]
  40e254:	cbnz	x0, 40e25c <__fxstatat@plt+0xc0ec>
  40e258:	bl	40e2e4 <__fxstatat@plt+0xc174>
  40e25c:	ldr	x0, [sp, #8]
  40e260:	ldp	x29, x30, [sp, #32]
  40e264:	add	sp, sp, #0x30
  40e268:	ret
  40e26c:	sub	sp, sp, #0x30
  40e270:	stp	x29, x30, [sp, #32]
  40e274:	add	x29, sp, #0x20
  40e278:	stur	x0, [x29, #-8]
  40e27c:	str	x1, [sp, #16]
  40e280:	ldr	x0, [sp, #16]
  40e284:	bl	40df94 <__fxstatat@plt+0xbe24>
  40e288:	ldur	x1, [x29, #-8]
  40e28c:	ldr	x2, [sp, #16]
  40e290:	str	x0, [sp, #8]
  40e294:	bl	401c10 <memcpy@plt>
  40e298:	ldr	x0, [sp, #8]
  40e29c:	ldp	x29, x30, [sp, #32]
  40e2a0:	add	sp, sp, #0x30
  40e2a4:	ret
  40e2a8:	sub	sp, sp, #0x20
  40e2ac:	stp	x29, x30, [sp, #16]
  40e2b0:	add	x29, sp, #0x10
  40e2b4:	str	x0, [sp, #8]
  40e2b8:	ldr	x0, [sp, #8]
  40e2bc:	ldr	x8, [sp, #8]
  40e2c0:	str	x0, [sp]
  40e2c4:	mov	x0, x8
  40e2c8:	bl	401c50 <strlen@plt>
  40e2cc:	add	x1, x0, #0x1
  40e2d0:	ldr	x0, [sp]
  40e2d4:	bl	40e26c <__fxstatat@plt+0xc0fc>
  40e2d8:	ldp	x29, x30, [sp, #16]
  40e2dc:	add	sp, sp, #0x20
  40e2e0:	ret
  40e2e4:	sub	sp, sp, #0x30
  40e2e8:	stp	x29, x30, [sp, #32]
  40e2ec:	add	x29, sp, #0x20
  40e2f0:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40e2f4:	add	x8, x8, #0x528
  40e2f8:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  40e2fc:	add	x0, x0, #0x721
  40e300:	mov	w9, wzr
  40e304:	adrp	x2, 414000 <__fxstatat@plt+0x11e90>
  40e308:	add	x2, x2, #0xab5
  40e30c:	ldr	w10, [x8]
  40e310:	stur	w9, [x29, #-4]
  40e314:	str	x2, [sp, #16]
  40e318:	str	w10, [sp, #12]
  40e31c:	bl	402140 <gettext@plt>
  40e320:	ldr	w9, [sp, #12]
  40e324:	str	x0, [sp]
  40e328:	mov	w0, w9
  40e32c:	ldur	w1, [x29, #-4]
  40e330:	ldr	x2, [sp, #16]
  40e334:	ldr	x3, [sp]
  40e338:	bl	401c90 <error@plt>
  40e33c:	bl	401ee0 <abort@plt>
  40e340:	sub	sp, sp, #0x20
  40e344:	stp	x29, x30, [sp, #16]
  40e348:	add	x29, sp, #0x10
  40e34c:	mov	x8, xzr
  40e350:	mov	x0, x8
  40e354:	mov	x1, x8
  40e358:	bl	401c40 <getcwd@plt>
  40e35c:	str	x0, [sp, #8]
  40e360:	ldr	x8, [sp, #8]
  40e364:	cbnz	x8, 40e37c <__fxstatat@plt+0xc20c>
  40e368:	bl	402100 <__errno_location@plt>
  40e36c:	ldr	w8, [x0]
  40e370:	cmp	w8, #0xc
  40e374:	b.ne	40e37c <__fxstatat@plt+0xc20c>  // b.any
  40e378:	bl	40e2e4 <__fxstatat@plt+0xc174>
  40e37c:	ldr	x0, [sp, #8]
  40e380:	ldp	x29, x30, [sp, #16]
  40e384:	add	sp, sp, #0x20
  40e388:	ret
  40e38c:	sub	sp, sp, #0x30
  40e390:	stp	x29, x30, [sp, #32]
  40e394:	add	x29, sp, #0x20
  40e398:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40e39c:	add	x8, x8, #0x528
  40e3a0:	stur	w0, [x29, #-4]
  40e3a4:	stur	w1, [x29, #-8]
  40e3a8:	sturb	w2, [x29, #-9]
  40e3ac:	str	x3, [sp, #8]
  40e3b0:	str	x4, [sp]
  40e3b4:	ldur	w0, [x29, #-4]
  40e3b8:	ldur	w1, [x29, #-8]
  40e3bc:	ldurb	w2, [x29, #-9]
  40e3c0:	ldr	x3, [sp, #8]
  40e3c4:	ldr	x4, [sp]
  40e3c8:	ldr	w5, [x8]
  40e3cc:	bl	40e3d4 <__fxstatat@plt+0xc264>
  40e3d0:	bl	401ee0 <abort@plt>
  40e3d4:	sub	sp, sp, #0x70
  40e3d8:	stp	x29, x30, [sp, #96]
  40e3dc:	add	x29, sp, #0x60
  40e3e0:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40e3e4:	add	x8, x8, #0x732
  40e3e8:	stur	w0, [x29, #-4]
  40e3ec:	stur	w1, [x29, #-8]
  40e3f0:	sturb	w2, [x29, #-9]
  40e3f4:	stur	x3, [x29, #-24]
  40e3f8:	stur	x4, [x29, #-32]
  40e3fc:	stur	w5, [x29, #-36]
  40e400:	str	x8, [sp, #48]
  40e404:	ldur	w9, [x29, #-4]
  40e408:	cmp	w9, #0x1
  40e40c:	str	w9, [sp, #24]
  40e410:	b.eq	40e460 <__fxstatat@plt+0xc2f0>  // b.none
  40e414:	b	40e418 <__fxstatat@plt+0xc2a8>
  40e418:	ldr	w8, [sp, #24]
  40e41c:	subs	w9, w8, #0x2
  40e420:	cmp	w9, #0x1
  40e424:	b.ls	40e450 <__fxstatat@plt+0xc2e0>  // b.plast
  40e428:	b	40e42c <__fxstatat@plt+0xc2bc>
  40e42c:	ldr	w8, [sp, #24]
  40e430:	cmp	w8, #0x4
  40e434:	b.eq	40e440 <__fxstatat@plt+0xc2d0>  // b.none
  40e438:	b	40e43c <__fxstatat@plt+0xc2cc>
  40e43c:	bl	401ee0 <abort@plt>
  40e440:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40e444:	add	x8, x8, #0x735
  40e448:	str	x8, [sp, #40]
  40e44c:	b	40e46c <__fxstatat@plt+0xc2fc>
  40e450:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40e454:	add	x8, x8, #0x750
  40e458:	str	x8, [sp, #40]
  40e45c:	b	40e46c <__fxstatat@plt+0xc2fc>
  40e460:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40e464:	add	x8, x8, #0x775
  40e468:	str	x8, [sp, #40]
  40e46c:	ldur	w8, [x29, #-8]
  40e470:	cmp	w8, #0x0
  40e474:	cset	w8, ge  // ge = tcont
  40e478:	tbnz	w8, #0, 40e4b0 <__fxstatat@plt+0xc340>
  40e47c:	ldursw	x8, [x29, #-8]
  40e480:	ldr	x9, [sp, #48]
  40e484:	mov	x10, xzr
  40e488:	subs	x8, x10, x8
  40e48c:	add	x8, x9, x8
  40e490:	str	x8, [sp, #48]
  40e494:	ldurb	w11, [x29, #-9]
  40e498:	add	x8, sp, #0x1e
  40e49c:	strb	w11, [sp, #30]
  40e4a0:	mov	w11, #0x0                   	// #0
  40e4a4:	strb	w11, [x8, #1]
  40e4a8:	str	x8, [sp, #32]
  40e4ac:	b	40e4cc <__fxstatat@plt+0xc35c>
  40e4b0:	ldur	x8, [x29, #-24]
  40e4b4:	ldursw	x9, [x29, #-8]
  40e4b8:	mov	x10, #0x20                  	// #32
  40e4bc:	mul	x9, x10, x9
  40e4c0:	add	x8, x8, x9
  40e4c4:	ldr	x8, [x8]
  40e4c8:	str	x8, [sp, #32]
  40e4cc:	ldur	w0, [x29, #-36]
  40e4d0:	ldr	x8, [sp, #40]
  40e4d4:	str	w0, [sp, #20]
  40e4d8:	mov	x0, x8
  40e4dc:	bl	402140 <gettext@plt>
  40e4e0:	ldr	x3, [sp, #48]
  40e4e4:	ldr	x4, [sp, #32]
  40e4e8:	ldur	x5, [x29, #-32]
  40e4ec:	ldr	w9, [sp, #20]
  40e4f0:	str	x0, [sp, #8]
  40e4f4:	mov	w0, w9
  40e4f8:	mov	w10, wzr
  40e4fc:	mov	w1, w10
  40e500:	ldr	x2, [sp, #8]
  40e504:	bl	401c90 <error@plt>
  40e508:	ldp	x29, x30, [sp, #96]
  40e50c:	add	sp, sp, #0x70
  40e510:	ret
  40e514:	sub	sp, sp, #0x90
  40e518:	stp	x29, x30, [sp, #128]
  40e51c:	add	x29, sp, #0x80
  40e520:	mov	w8, wzr
  40e524:	stur	x0, [x29, #-16]
  40e528:	stur	x1, [x29, #-24]
  40e52c:	stur	w2, [x29, #-28]
  40e530:	stur	x3, [x29, #-40]
  40e534:	stur	x4, [x29, #-48]
  40e538:	str	wzr, [sp, #52]
  40e53c:	ldur	w9, [x29, #-28]
  40e540:	cmp	w8, w9
  40e544:	cset	w8, gt
  40e548:	tbnz	w8, #0, 40e55c <__fxstatat@plt+0xc3ec>
  40e54c:	ldur	w8, [x29, #-28]
  40e550:	cmp	w8, #0x24
  40e554:	b.gt	40e55c <__fxstatat@plt+0xc3ec>
  40e558:	b	40e57c <__fxstatat@plt+0xc40c>
  40e55c:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  40e560:	add	x0, x0, #0x86c
  40e564:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40e568:	add	x1, x1, #0x892
  40e56c:	mov	w2, #0x54                  	// #84
  40e570:	adrp	x3, 414000 <__fxstatat@plt+0x11e90>
  40e574:	add	x3, x3, #0x8a2
  40e578:	bl	4020f0 <__assert_fail@plt>
  40e57c:	ldur	x8, [x29, #-24]
  40e580:	cbz	x8, 40e590 <__fxstatat@plt+0xc420>
  40e584:	ldur	x8, [x29, #-24]
  40e588:	str	x8, [sp, #16]
  40e58c:	b	40e598 <__fxstatat@plt+0xc428>
  40e590:	sub	x8, x29, #0x38
  40e594:	str	x8, [sp, #16]
  40e598:	ldr	x8, [sp, #16]
  40e59c:	str	x8, [sp, #64]
  40e5a0:	bl	402100 <__errno_location@plt>
  40e5a4:	str	wzr, [x0]
  40e5a8:	ldur	x8, [x29, #-16]
  40e5ac:	str	x8, [sp, #40]
  40e5b0:	ldr	x8, [sp, #40]
  40e5b4:	ldrb	w9, [x8]
  40e5b8:	strb	w9, [sp, #39]
  40e5bc:	bl	401f60 <__ctype_b_loc@plt>
  40e5c0:	ldr	x8, [x0]
  40e5c4:	ldrb	w9, [sp, #39]
  40e5c8:	ldrh	w9, [x8, w9, sxtw #1]
  40e5cc:	and	w9, w9, #0x2000
  40e5d0:	cbz	w9, 40e5ec <__fxstatat@plt+0xc47c>
  40e5d4:	ldr	x8, [sp, #40]
  40e5d8:	add	x9, x8, #0x1
  40e5dc:	str	x9, [sp, #40]
  40e5e0:	ldrb	w10, [x8, #1]
  40e5e4:	strb	w10, [sp, #39]
  40e5e8:	b	40e5bc <__fxstatat@plt+0xc44c>
  40e5ec:	ldrb	w8, [sp, #39]
  40e5f0:	cmp	w8, #0x2d
  40e5f4:	b.ne	40e604 <__fxstatat@plt+0xc494>  // b.any
  40e5f8:	mov	w8, #0x4                   	// #4
  40e5fc:	stur	w8, [x29, #-4]
  40e600:	b	40ea20 <__fxstatat@plt+0xc8b0>
  40e604:	ldur	x0, [x29, #-16]
  40e608:	ldr	x1, [sp, #64]
  40e60c:	ldur	w2, [x29, #-28]
  40e610:	bl	401ed0 <strtoumax@plt>
  40e614:	str	x0, [sp, #56]
  40e618:	ldr	x8, [sp, #64]
  40e61c:	ldr	x8, [x8]
  40e620:	ldur	x9, [x29, #-16]
  40e624:	cmp	x8, x9
  40e628:	b.ne	40e678 <__fxstatat@plt+0xc508>  // b.any
  40e62c:	ldur	x8, [x29, #-48]
  40e630:	cbz	x8, 40e668 <__fxstatat@plt+0xc4f8>
  40e634:	ldr	x8, [sp, #64]
  40e638:	ldr	x8, [x8]
  40e63c:	ldrb	w9, [x8]
  40e640:	cbz	w9, 40e668 <__fxstatat@plt+0xc4f8>
  40e644:	ldur	x0, [x29, #-48]
  40e648:	ldr	x8, [sp, #64]
  40e64c:	ldr	x8, [x8]
  40e650:	ldrb	w1, [x8]
  40e654:	bl	401ff0 <strchr@plt>
  40e658:	cbz	x0, 40e668 <__fxstatat@plt+0xc4f8>
  40e65c:	mov	x8, #0x1                   	// #1
  40e660:	str	x8, [sp, #56]
  40e664:	b	40e674 <__fxstatat@plt+0xc504>
  40e668:	mov	w8, #0x4                   	// #4
  40e66c:	stur	w8, [x29, #-4]
  40e670:	b	40ea20 <__fxstatat@plt+0xc8b0>
  40e674:	b	40e6a8 <__fxstatat@plt+0xc538>
  40e678:	bl	402100 <__errno_location@plt>
  40e67c:	ldr	w8, [x0]
  40e680:	cbz	w8, 40e6a8 <__fxstatat@plt+0xc538>
  40e684:	bl	402100 <__errno_location@plt>
  40e688:	ldr	w8, [x0]
  40e68c:	cmp	w8, #0x22
  40e690:	b.eq	40e6a0 <__fxstatat@plt+0xc530>  // b.none
  40e694:	mov	w8, #0x4                   	// #4
  40e698:	stur	w8, [x29, #-4]
  40e69c:	b	40ea20 <__fxstatat@plt+0xc8b0>
  40e6a0:	mov	w8, #0x1                   	// #1
  40e6a4:	str	w8, [sp, #52]
  40e6a8:	ldur	x8, [x29, #-48]
  40e6ac:	cbnz	x8, 40e6c8 <__fxstatat@plt+0xc558>
  40e6b0:	ldr	x8, [sp, #56]
  40e6b4:	ldur	x9, [x29, #-40]
  40e6b8:	str	x8, [x9]
  40e6bc:	ldr	w10, [sp, #52]
  40e6c0:	stur	w10, [x29, #-4]
  40e6c4:	b	40ea20 <__fxstatat@plt+0xc8b0>
  40e6c8:	ldr	x8, [sp, #64]
  40e6cc:	ldr	x8, [x8]
  40e6d0:	ldrb	w9, [x8]
  40e6d4:	cbz	w9, 40ea0c <__fxstatat@plt+0xc89c>
  40e6d8:	mov	w8, #0x400                 	// #1024
  40e6dc:	str	w8, [sp, #32]
  40e6e0:	mov	w8, #0x1                   	// #1
  40e6e4:	str	w8, [sp, #28]
  40e6e8:	ldur	x0, [x29, #-48]
  40e6ec:	ldr	x9, [sp, #64]
  40e6f0:	ldr	x9, [x9]
  40e6f4:	ldrb	w1, [x9]
  40e6f8:	bl	401ff0 <strchr@plt>
  40e6fc:	cbnz	x0, 40e71c <__fxstatat@plt+0xc5ac>
  40e700:	ldr	x8, [sp, #56]
  40e704:	ldur	x9, [x29, #-40]
  40e708:	str	x8, [x9]
  40e70c:	ldr	w10, [sp, #52]
  40e710:	orr	w10, w10, #0x2
  40e714:	stur	w10, [x29, #-4]
  40e718:	b	40ea20 <__fxstatat@plt+0xc8b0>
  40e71c:	ldr	x8, [sp, #64]
  40e720:	ldr	x8, [x8]
  40e724:	ldrb	w9, [x8]
  40e728:	cmp	w9, #0x45
  40e72c:	str	w9, [sp, #12]
  40e730:	b.eq	40e7e4 <__fxstatat@plt+0xc674>  // b.none
  40e734:	b	40e738 <__fxstatat@plt+0xc5c8>
  40e738:	ldr	w8, [sp, #12]
  40e73c:	cmp	w8, #0x47
  40e740:	b.eq	40e7e4 <__fxstatat@plt+0xc674>  // b.none
  40e744:	b	40e748 <__fxstatat@plt+0xc5d8>
  40e748:	ldr	w8, [sp, #12]
  40e74c:	cmp	w8, #0x4b
  40e750:	b.eq	40e7e4 <__fxstatat@plt+0xc674>  // b.none
  40e754:	b	40e758 <__fxstatat@plt+0xc5e8>
  40e758:	ldr	w8, [sp, #12]
  40e75c:	cmp	w8, #0x4d
  40e760:	b.eq	40e7e4 <__fxstatat@plt+0xc674>  // b.none
  40e764:	b	40e768 <__fxstatat@plt+0xc5f8>
  40e768:	ldr	w8, [sp, #12]
  40e76c:	cmp	w8, #0x50
  40e770:	b.eq	40e7e4 <__fxstatat@plt+0xc674>  // b.none
  40e774:	b	40e778 <__fxstatat@plt+0xc608>
  40e778:	ldr	w8, [sp, #12]
  40e77c:	cmp	w8, #0x54
  40e780:	b.eq	40e7e4 <__fxstatat@plt+0xc674>  // b.none
  40e784:	b	40e788 <__fxstatat@plt+0xc618>
  40e788:	ldr	w8, [sp, #12]
  40e78c:	subs	w9, w8, #0x59
  40e790:	cmp	w9, #0x1
  40e794:	b.ls	40e7e4 <__fxstatat@plt+0xc674>  // b.plast
  40e798:	b	40e79c <__fxstatat@plt+0xc62c>
  40e79c:	ldr	w8, [sp, #12]
  40e7a0:	cmp	w8, #0x67
  40e7a4:	b.eq	40e7e4 <__fxstatat@plt+0xc674>  // b.none
  40e7a8:	b	40e7ac <__fxstatat@plt+0xc63c>
  40e7ac:	ldr	w8, [sp, #12]
  40e7b0:	cmp	w8, #0x6b
  40e7b4:	b.eq	40e7e4 <__fxstatat@plt+0xc674>  // b.none
  40e7b8:	b	40e7bc <__fxstatat@plt+0xc64c>
  40e7bc:	ldr	w8, [sp, #12]
  40e7c0:	cmp	w8, #0x6d
  40e7c4:	b.eq	40e7e4 <__fxstatat@plt+0xc674>  // b.none
  40e7c8:	b	40e7cc <__fxstatat@plt+0xc65c>
  40e7cc:	ldr	w8, [sp, #12]
  40e7d0:	cmp	w8, #0x74
  40e7d4:	cset	w9, eq  // eq = none
  40e7d8:	eor	w9, w9, #0x1
  40e7dc:	tbnz	w9, #0, 40e870 <__fxstatat@plt+0xc700>
  40e7e0:	b	40e7e4 <__fxstatat@plt+0xc674>
  40e7e4:	ldur	x0, [x29, #-48]
  40e7e8:	mov	w1, #0x30                  	// #48
  40e7ec:	bl	401ff0 <strchr@plt>
  40e7f0:	cbz	x0, 40e870 <__fxstatat@plt+0xc700>
  40e7f4:	ldr	x8, [sp, #64]
  40e7f8:	ldr	x8, [x8]
  40e7fc:	ldrb	w9, [x8, #1]
  40e800:	cmp	w9, #0x42
  40e804:	str	w9, [sp, #8]
  40e808:	b.eq	40e85c <__fxstatat@plt+0xc6ec>  // b.none
  40e80c:	b	40e810 <__fxstatat@plt+0xc6a0>
  40e810:	ldr	w8, [sp, #8]
  40e814:	cmp	w8, #0x44
  40e818:	b.eq	40e85c <__fxstatat@plt+0xc6ec>  // b.none
  40e81c:	b	40e820 <__fxstatat@plt+0xc6b0>
  40e820:	ldr	w8, [sp, #8]
  40e824:	cmp	w8, #0x69
  40e828:	cset	w9, eq  // eq = none
  40e82c:	eor	w9, w9, #0x1
  40e830:	tbnz	w9, #0, 40e870 <__fxstatat@plt+0xc700>
  40e834:	b	40e838 <__fxstatat@plt+0xc6c8>
  40e838:	ldr	x8, [sp, #64]
  40e83c:	ldr	x8, [x8]
  40e840:	ldrb	w9, [x8, #2]
  40e844:	cmp	w9, #0x42
  40e848:	b.ne	40e858 <__fxstatat@plt+0xc6e8>  // b.any
  40e84c:	ldr	w8, [sp, #28]
  40e850:	add	w8, w8, #0x2
  40e854:	str	w8, [sp, #28]
  40e858:	b	40e870 <__fxstatat@plt+0xc700>
  40e85c:	mov	w8, #0x3e8                 	// #1000
  40e860:	str	w8, [sp, #32]
  40e864:	ldr	w8, [sp, #28]
  40e868:	add	w8, w8, #0x1
  40e86c:	str	w8, [sp, #28]
  40e870:	ldr	x8, [sp, #64]
  40e874:	ldr	x8, [x8]
  40e878:	ldrb	w9, [x8]
  40e87c:	subs	w9, w9, #0x42
  40e880:	mov	w8, w9
  40e884:	ubfx	x8, x8, #0, #32
  40e888:	cmp	x8, #0x35
  40e88c:	str	x8, [sp]
  40e890:	b.hi	40e9b0 <__fxstatat@plt+0xc840>  // b.pmore
  40e894:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40e898:	add	x8, x8, #0x794
  40e89c:	ldr	x11, [sp]
  40e8a0:	ldrsw	x10, [x8, x11, lsl #2]
  40e8a4:	add	x9, x8, x10
  40e8a8:	br	x9
  40e8ac:	add	x0, sp, #0x38
  40e8b0:	mov	w1, #0x200                 	// #512
  40e8b4:	bl	40ea30 <__fxstatat@plt+0xc8c0>
  40e8b8:	str	w0, [sp, #24]
  40e8bc:	b	40e9cc <__fxstatat@plt+0xc85c>
  40e8c0:	add	x0, sp, #0x38
  40e8c4:	mov	w1, #0x400                 	// #1024
  40e8c8:	bl	40ea30 <__fxstatat@plt+0xc8c0>
  40e8cc:	str	w0, [sp, #24]
  40e8d0:	b	40e9cc <__fxstatat@plt+0xc85c>
  40e8d4:	str	wzr, [sp, #24]
  40e8d8:	b	40e9cc <__fxstatat@plt+0xc85c>
  40e8dc:	ldr	w1, [sp, #32]
  40e8e0:	add	x0, sp, #0x38
  40e8e4:	mov	w2, #0x6                   	// #6
  40e8e8:	bl	40ea94 <__fxstatat@plt+0xc924>
  40e8ec:	str	w0, [sp, #24]
  40e8f0:	b	40e9cc <__fxstatat@plt+0xc85c>
  40e8f4:	ldr	w1, [sp, #32]
  40e8f8:	add	x0, sp, #0x38
  40e8fc:	mov	w2, #0x3                   	// #3
  40e900:	bl	40ea94 <__fxstatat@plt+0xc924>
  40e904:	str	w0, [sp, #24]
  40e908:	b	40e9cc <__fxstatat@plt+0xc85c>
  40e90c:	ldr	w1, [sp, #32]
  40e910:	add	x0, sp, #0x38
  40e914:	mov	w2, #0x1                   	// #1
  40e918:	bl	40ea94 <__fxstatat@plt+0xc924>
  40e91c:	str	w0, [sp, #24]
  40e920:	b	40e9cc <__fxstatat@plt+0xc85c>
  40e924:	ldr	w1, [sp, #32]
  40e928:	add	x0, sp, #0x38
  40e92c:	mov	w2, #0x2                   	// #2
  40e930:	bl	40ea94 <__fxstatat@plt+0xc924>
  40e934:	str	w0, [sp, #24]
  40e938:	b	40e9cc <__fxstatat@plt+0xc85c>
  40e93c:	ldr	w1, [sp, #32]
  40e940:	add	x0, sp, #0x38
  40e944:	mov	w2, #0x5                   	// #5
  40e948:	bl	40ea94 <__fxstatat@plt+0xc924>
  40e94c:	str	w0, [sp, #24]
  40e950:	b	40e9cc <__fxstatat@plt+0xc85c>
  40e954:	ldr	w1, [sp, #32]
  40e958:	add	x0, sp, #0x38
  40e95c:	mov	w2, #0x4                   	// #4
  40e960:	bl	40ea94 <__fxstatat@plt+0xc924>
  40e964:	str	w0, [sp, #24]
  40e968:	b	40e9cc <__fxstatat@plt+0xc85c>
  40e96c:	add	x0, sp, #0x38
  40e970:	mov	w1, #0x2                   	// #2
  40e974:	bl	40ea30 <__fxstatat@plt+0xc8c0>
  40e978:	str	w0, [sp, #24]
  40e97c:	b	40e9cc <__fxstatat@plt+0xc85c>
  40e980:	ldr	w1, [sp, #32]
  40e984:	add	x0, sp, #0x38
  40e988:	mov	w2, #0x8                   	// #8
  40e98c:	bl	40ea94 <__fxstatat@plt+0xc924>
  40e990:	str	w0, [sp, #24]
  40e994:	b	40e9cc <__fxstatat@plt+0xc85c>
  40e998:	ldr	w1, [sp, #32]
  40e99c:	add	x0, sp, #0x38
  40e9a0:	mov	w2, #0x7                   	// #7
  40e9a4:	bl	40ea94 <__fxstatat@plt+0xc924>
  40e9a8:	str	w0, [sp, #24]
  40e9ac:	b	40e9cc <__fxstatat@plt+0xc85c>
  40e9b0:	ldr	x8, [sp, #56]
  40e9b4:	ldur	x9, [x29, #-40]
  40e9b8:	str	x8, [x9]
  40e9bc:	ldr	w10, [sp, #52]
  40e9c0:	orr	w10, w10, #0x2
  40e9c4:	stur	w10, [x29, #-4]
  40e9c8:	b	40ea20 <__fxstatat@plt+0xc8b0>
  40e9cc:	ldr	w8, [sp, #24]
  40e9d0:	ldr	w9, [sp, #52]
  40e9d4:	orr	w8, w9, w8
  40e9d8:	str	w8, [sp, #52]
  40e9dc:	ldrsw	x10, [sp, #28]
  40e9e0:	ldr	x11, [sp, #64]
  40e9e4:	ldr	x12, [x11]
  40e9e8:	add	x10, x12, x10
  40e9ec:	str	x10, [x11]
  40e9f0:	ldr	x10, [sp, #64]
  40e9f4:	ldr	x10, [x10]
  40e9f8:	ldrb	w8, [x10]
  40e9fc:	cbz	w8, 40ea0c <__fxstatat@plt+0xc89c>
  40ea00:	ldr	w8, [sp, #52]
  40ea04:	orr	w8, w8, #0x2
  40ea08:	str	w8, [sp, #52]
  40ea0c:	ldr	x8, [sp, #56]
  40ea10:	ldur	x9, [x29, #-40]
  40ea14:	str	x8, [x9]
  40ea18:	ldr	w10, [sp, #52]
  40ea1c:	stur	w10, [x29, #-4]
  40ea20:	ldur	w0, [x29, #-4]
  40ea24:	ldp	x29, x30, [sp, #128]
  40ea28:	add	sp, sp, #0x90
  40ea2c:	ret
  40ea30:	sub	sp, sp, #0x20
  40ea34:	mov	x8, #0xffffffffffffffff    	// #-1
  40ea38:	str	x0, [sp, #16]
  40ea3c:	str	w1, [sp, #12]
  40ea40:	ldrsw	x9, [sp, #12]
  40ea44:	udiv	x8, x8, x9
  40ea48:	ldr	x9, [sp, #16]
  40ea4c:	ldr	x9, [x9]
  40ea50:	cmp	x8, x9
  40ea54:	b.cs	40ea70 <__fxstatat@plt+0xc900>  // b.hs, b.nlast
  40ea58:	ldr	x8, [sp, #16]
  40ea5c:	mov	x9, #0xffffffffffffffff    	// #-1
  40ea60:	str	x9, [x8]
  40ea64:	mov	w10, #0x1                   	// #1
  40ea68:	str	w10, [sp, #28]
  40ea6c:	b	40ea88 <__fxstatat@plt+0xc918>
  40ea70:	ldrsw	x8, [sp, #12]
  40ea74:	ldr	x9, [sp, #16]
  40ea78:	ldr	x10, [x9]
  40ea7c:	mul	x8, x10, x8
  40ea80:	str	x8, [x9]
  40ea84:	str	wzr, [sp, #28]
  40ea88:	ldr	w0, [sp, #28]
  40ea8c:	add	sp, sp, #0x20
  40ea90:	ret
  40ea94:	sub	sp, sp, #0x30
  40ea98:	stp	x29, x30, [sp, #32]
  40ea9c:	add	x29, sp, #0x20
  40eaa0:	stur	x0, [x29, #-8]
  40eaa4:	stur	w1, [x29, #-12]
  40eaa8:	str	w2, [sp, #16]
  40eaac:	str	wzr, [sp, #12]
  40eab0:	ldr	w8, [sp, #16]
  40eab4:	subs	w9, w8, #0x1
  40eab8:	str	w9, [sp, #16]
  40eabc:	cbz	w8, 40eadc <__fxstatat@plt+0xc96c>
  40eac0:	ldur	x0, [x29, #-8]
  40eac4:	ldur	w1, [x29, #-12]
  40eac8:	bl	40ea30 <__fxstatat@plt+0xc8c0>
  40eacc:	ldr	w8, [sp, #12]
  40ead0:	orr	w8, w8, w0
  40ead4:	str	w8, [sp, #12]
  40ead8:	b	40eab0 <__fxstatat@plt+0xc940>
  40eadc:	ldr	w0, [sp, #12]
  40eae0:	ldp	x29, x30, [sp, #32]
  40eae4:	add	sp, sp, #0x30
  40eae8:	ret
  40eaec:	sub	sp, sp, #0x90
  40eaf0:	stp	x29, x30, [sp, #128]
  40eaf4:	add	x29, sp, #0x80
  40eaf8:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40eafc:	add	x8, x8, #0x8f9
  40eb00:	adrp	x9, 414000 <__fxstatat@plt+0x11e90>
  40eb04:	add	x9, x9, #0x90a
  40eb08:	stur	x0, [x29, #-16]
  40eb0c:	ldur	x0, [x29, #-16]
  40eb10:	str	x8, [sp, #24]
  40eb14:	str	x9, [sp, #16]
  40eb18:	bl	401f90 <chdir@plt>
  40eb1c:	stur	w0, [x29, #-20]
  40eb20:	ldur	w10, [x29, #-20]
  40eb24:	cbz	w10, 40eb38 <__fxstatat@plt+0xc9c8>
  40eb28:	bl	402100 <__errno_location@plt>
  40eb2c:	ldr	w8, [x0]
  40eb30:	cmp	w8, #0x24
  40eb34:	b.eq	40eb44 <__fxstatat@plt+0xc9d4>  // b.none
  40eb38:	ldur	w8, [x29, #-20]
  40eb3c:	stur	w8, [x29, #-4]
  40eb40:	b	40ee30 <__fxstatat@plt+0xccc0>
  40eb44:	ldur	x0, [x29, #-16]
  40eb48:	bl	401c50 <strlen@plt>
  40eb4c:	stur	x0, [x29, #-32]
  40eb50:	ldur	x8, [x29, #-16]
  40eb54:	ldur	x9, [x29, #-32]
  40eb58:	add	x8, x8, x9
  40eb5c:	stur	x8, [x29, #-40]
  40eb60:	sub	x0, x29, #0x2c
  40eb64:	bl	40ee40 <__fxstatat@plt+0xccd0>
  40eb68:	ldur	x8, [x29, #-32]
  40eb6c:	mov	x9, xzr
  40eb70:	cmp	x9, x8
  40eb74:	cset	w10, cs  // cs = hs, nlast
  40eb78:	tbnz	w10, #0, 40eb80 <__fxstatat@plt+0xca10>
  40eb7c:	b	40eb98 <__fxstatat@plt+0xca28>
  40eb80:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  40eb84:	add	x0, x0, #0x8f1
  40eb88:	ldr	x1, [sp, #24]
  40eb8c:	mov	w2, #0x7e                  	// #126
  40eb90:	ldr	x3, [sp, #16]
  40eb94:	bl	4020f0 <__assert_fail@plt>
  40eb98:	ldur	x8, [x29, #-32]
  40eb9c:	mov	x9, #0x1000                	// #4096
  40eba0:	cmp	x9, x8
  40eba4:	b.hi	40ebac <__fxstatat@plt+0xca3c>  // b.pmore
  40eba8:	b	40ebc4 <__fxstatat@plt+0xca54>
  40ebac:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  40ebb0:	add	x0, x0, #0x921
  40ebb4:	ldr	x1, [sp, #24]
  40ebb8:	mov	w2, #0x7f                  	// #127
  40ebbc:	ldr	x3, [sp, #16]
  40ebc0:	bl	4020f0 <__assert_fail@plt>
  40ebc4:	ldur	x0, [x29, #-16]
  40ebc8:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40ebcc:	add	x1, x1, #0xd2
  40ebd0:	bl	401fe0 <strspn@plt>
  40ebd4:	stur	x0, [x29, #-56]
  40ebd8:	ldur	x8, [x29, #-56]
  40ebdc:	cmp	x8, #0x2
  40ebe0:	b.ne	40ec70 <__fxstatat@plt+0xcb00>  // b.any
  40ebe4:	ldur	x8, [x29, #-16]
  40ebe8:	add	x0, x8, #0x3
  40ebec:	ldur	x8, [x29, #-40]
  40ebf0:	ldur	x9, [x29, #-16]
  40ebf4:	add	x9, x9, #0x3
  40ebf8:	subs	x2, x8, x9
  40ebfc:	mov	w1, #0x2f                  	// #47
  40ec00:	bl	402040 <memchr@plt>
  40ec04:	str	x0, [sp, #56]
  40ec08:	ldr	x8, [sp, #56]
  40ec0c:	cbnz	x8, 40ec28 <__fxstatat@plt+0xcab8>
  40ec10:	bl	402100 <__errno_location@plt>
  40ec14:	mov	w8, #0x24                  	// #36
  40ec18:	str	w8, [x0]
  40ec1c:	mov	w8, #0xffffffff            	// #-1
  40ec20:	stur	w8, [x29, #-4]
  40ec24:	b	40ee30 <__fxstatat@plt+0xccc0>
  40ec28:	ldr	x8, [sp, #56]
  40ec2c:	mov	w9, #0x0                   	// #0
  40ec30:	strb	w9, [x8]
  40ec34:	ldur	x1, [x29, #-16]
  40ec38:	sub	x0, x29, #0x2c
  40ec3c:	bl	40ee5c <__fxstatat@plt+0xccec>
  40ec40:	stur	w0, [x29, #-60]
  40ec44:	ldr	x8, [sp, #56]
  40ec48:	mov	w9, #0x2f                  	// #47
  40ec4c:	strb	w9, [x8]
  40ec50:	ldur	w9, [x29, #-60]
  40ec54:	cbz	w9, 40ec5c <__fxstatat@plt+0xcaec>
  40ec58:	b	40ee00 <__fxstatat@plt+0xcc90>
  40ec5c:	ldr	x8, [sp, #56]
  40ec60:	add	x0, x8, #0x1
  40ec64:	bl	40eecc <__fxstatat@plt+0xcd5c>
  40ec68:	stur	x0, [x29, #-16]
  40ec6c:	b	40eca0 <__fxstatat@plt+0xcb30>
  40ec70:	ldur	x8, [x29, #-56]
  40ec74:	cbz	x8, 40eca0 <__fxstatat@plt+0xcb30>
  40ec78:	sub	x0, x29, #0x2c
  40ec7c:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40ec80:	add	x1, x1, #0xd2
  40ec84:	bl	40ee5c <__fxstatat@plt+0xccec>
  40ec88:	cbz	w0, 40ec90 <__fxstatat@plt+0xcb20>
  40ec8c:	b	40ee00 <__fxstatat@plt+0xcc90>
  40ec90:	ldur	x8, [x29, #-56]
  40ec94:	ldur	x9, [x29, #-16]
  40ec98:	add	x8, x9, x8
  40ec9c:	stur	x8, [x29, #-16]
  40eca0:	ldur	x8, [x29, #-16]
  40eca4:	ldrb	w9, [x8]
  40eca8:	cmp	w9, #0x2f
  40ecac:	b.eq	40ecb4 <__fxstatat@plt+0xcb44>  // b.none
  40ecb0:	b	40eccc <__fxstatat@plt+0xcb5c>
  40ecb4:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  40ecb8:	add	x0, x0, #0x92d
  40ecbc:	ldr	x1, [sp, #24]
  40ecc0:	mov	w2, #0xa2                  	// #162
  40ecc4:	ldr	x3, [sp, #16]
  40ecc8:	bl	4020f0 <__assert_fail@plt>
  40eccc:	ldur	x8, [x29, #-16]
  40ecd0:	ldur	x9, [x29, #-40]
  40ecd4:	cmp	x8, x9
  40ecd8:	b.hi	40ece0 <__fxstatat@plt+0xcb70>  // b.pmore
  40ecdc:	b	40ecf8 <__fxstatat@plt+0xcb88>
  40ece0:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  40ece4:	add	x0, x0, #0x939
  40ece8:	ldr	x1, [sp, #24]
  40ecec:	mov	w2, #0xa3                  	// #163
  40ecf0:	ldr	x3, [sp, #16]
  40ecf4:	bl	4020f0 <__assert_fail@plt>
  40ecf8:	ldur	x8, [x29, #-40]
  40ecfc:	ldur	x9, [x29, #-16]
  40ed00:	subs	x8, x8, x9
  40ed04:	mov	x9, #0x1000                	// #4096
  40ed08:	cmp	x9, x8
  40ed0c:	b.gt	40edbc <__fxstatat@plt+0xcc4c>
  40ed10:	ldur	x0, [x29, #-16]
  40ed14:	mov	w1, #0x2f                  	// #47
  40ed18:	mov	x2, #0x1000                	// #4096
  40ed1c:	bl	402000 <memrchr@plt>
  40ed20:	str	x0, [sp, #40]
  40ed24:	ldr	x8, [sp, #40]
  40ed28:	cbnz	x8, 40ed44 <__fxstatat@plt+0xcbd4>
  40ed2c:	bl	402100 <__errno_location@plt>
  40ed30:	mov	w8, #0x24                  	// #36
  40ed34:	str	w8, [x0]
  40ed38:	mov	w8, #0xffffffff            	// #-1
  40ed3c:	stur	w8, [x29, #-4]
  40ed40:	b	40ee30 <__fxstatat@plt+0xccc0>
  40ed44:	ldr	x8, [sp, #40]
  40ed48:	mov	w9, #0x0                   	// #0
  40ed4c:	strb	w9, [x8]
  40ed50:	ldr	x8, [sp, #40]
  40ed54:	ldur	x10, [x29, #-16]
  40ed58:	subs	x8, x8, x10
  40ed5c:	cmp	x8, #0x1, lsl #12
  40ed60:	b.ge	40ed68 <__fxstatat@plt+0xcbf8>  // b.tcont
  40ed64:	b	40ed80 <__fxstatat@plt+0xcc10>
  40ed68:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  40ed6c:	add	x0, x0, #0x948
  40ed70:	ldr	x1, [sp, #24]
  40ed74:	mov	w2, #0xb3                  	// #179
  40ed78:	ldr	x3, [sp, #16]
  40ed7c:	bl	4020f0 <__assert_fail@plt>
  40ed80:	ldur	x1, [x29, #-16]
  40ed84:	sub	x0, x29, #0x2c
  40ed88:	bl	40ee5c <__fxstatat@plt+0xccec>
  40ed8c:	str	w0, [sp, #52]
  40ed90:	ldr	x8, [sp, #40]
  40ed94:	mov	w9, #0x2f                  	// #47
  40ed98:	strb	w9, [x8]
  40ed9c:	ldr	w9, [sp, #52]
  40eda0:	cbz	w9, 40eda8 <__fxstatat@plt+0xcc38>
  40eda4:	b	40ee00 <__fxstatat@plt+0xcc90>
  40eda8:	ldr	x8, [sp, #40]
  40edac:	add	x0, x8, #0x1
  40edb0:	bl	40eecc <__fxstatat@plt+0xcd5c>
  40edb4:	stur	x0, [x29, #-16]
  40edb8:	b	40ecf8 <__fxstatat@plt+0xcb88>
  40edbc:	ldur	x8, [x29, #-16]
  40edc0:	ldur	x9, [x29, #-40]
  40edc4:	cmp	x8, x9
  40edc8:	b.cs	40ede0 <__fxstatat@plt+0xcc70>  // b.hs, b.nlast
  40edcc:	ldur	x1, [x29, #-16]
  40edd0:	sub	x0, x29, #0x2c
  40edd4:	bl	40ee5c <__fxstatat@plt+0xccec>
  40edd8:	cbz	w0, 40ede0 <__fxstatat@plt+0xcc70>
  40eddc:	b	40ee00 <__fxstatat@plt+0xcc90>
  40ede0:	sub	x0, x29, #0x2c
  40ede4:	bl	40ef08 <__fxstatat@plt+0xcd98>
  40ede8:	cbz	w0, 40edf0 <__fxstatat@plt+0xcc80>
  40edec:	b	40ee00 <__fxstatat@plt+0xcc90>
  40edf0:	sub	x0, x29, #0x2c
  40edf4:	bl	40ef30 <__fxstatat@plt+0xcdc0>
  40edf8:	stur	wzr, [x29, #-4]
  40edfc:	b	40ee30 <__fxstatat@plt+0xccc0>
  40ee00:	bl	402100 <__errno_location@plt>
  40ee04:	ldr	w8, [x0]
  40ee08:	str	w8, [sp, #36]
  40ee0c:	sub	x0, x29, #0x2c
  40ee10:	bl	40ef30 <__fxstatat@plt+0xcdc0>
  40ee14:	ldr	w8, [sp, #36]
  40ee18:	str	w8, [sp, #12]
  40ee1c:	bl	402100 <__errno_location@plt>
  40ee20:	ldr	w8, [sp, #12]
  40ee24:	str	w8, [x0]
  40ee28:	mov	w9, #0xffffffff            	// #-1
  40ee2c:	stur	w9, [x29, #-4]
  40ee30:	ldur	w0, [x29, #-4]
  40ee34:	ldp	x29, x30, [sp, #128]
  40ee38:	add	sp, sp, #0x90
  40ee3c:	ret
  40ee40:	sub	sp, sp, #0x10
  40ee44:	mov	w8, #0xffffff9c            	// #-100
  40ee48:	str	x0, [sp, #8]
  40ee4c:	ldr	x9, [sp, #8]
  40ee50:	str	w8, [x9]
  40ee54:	add	sp, sp, #0x10
  40ee58:	ret
  40ee5c:	sub	sp, sp, #0x30
  40ee60:	stp	x29, x30, [sp, #32]
  40ee64:	add	x29, sp, #0x20
  40ee68:	mov	w2, #0x4900                	// #18688
  40ee6c:	str	x0, [sp, #16]
  40ee70:	str	x1, [sp, #8]
  40ee74:	ldr	x8, [sp, #16]
  40ee78:	ldr	w0, [x8]
  40ee7c:	ldr	x1, [sp, #8]
  40ee80:	bl	4020d0 <openat@plt>
  40ee84:	str	w0, [sp, #4]
  40ee88:	ldr	w9, [sp, #4]
  40ee8c:	cmp	w9, #0x0
  40ee90:	cset	w9, ge  // ge = tcont
  40ee94:	tbnz	w9, #0, 40eea4 <__fxstatat@plt+0xcd34>
  40ee98:	mov	w8, #0xffffffff            	// #-1
  40ee9c:	stur	w8, [x29, #-4]
  40eea0:	b	40eebc <__fxstatat@plt+0xcd4c>
  40eea4:	ldr	x0, [sp, #16]
  40eea8:	bl	40ef30 <__fxstatat@plt+0xcdc0>
  40eeac:	ldr	w8, [sp, #4]
  40eeb0:	ldr	x9, [sp, #16]
  40eeb4:	str	w8, [x9]
  40eeb8:	stur	wzr, [x29, #-4]
  40eebc:	ldur	w0, [x29, #-4]
  40eec0:	ldp	x29, x30, [sp, #32]
  40eec4:	add	sp, sp, #0x30
  40eec8:	ret
  40eecc:	sub	sp, sp, #0x20
  40eed0:	stp	x29, x30, [sp, #16]
  40eed4:	add	x29, sp, #0x10
  40eed8:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40eedc:	add	x1, x1, #0xd2
  40eee0:	str	x0, [sp, #8]
  40eee4:	ldr	x0, [sp, #8]
  40eee8:	bl	401fe0 <strspn@plt>
  40eeec:	str	x0, [sp]
  40eef0:	ldr	x8, [sp, #8]
  40eef4:	ldr	x9, [sp]
  40eef8:	add	x0, x8, x9
  40eefc:	ldp	x29, x30, [sp, #16]
  40ef00:	add	sp, sp, #0x20
  40ef04:	ret
  40ef08:	sub	sp, sp, #0x20
  40ef0c:	stp	x29, x30, [sp, #16]
  40ef10:	add	x29, sp, #0x10
  40ef14:	str	x0, [sp, #8]
  40ef18:	ldr	x8, [sp, #8]
  40ef1c:	ldr	w0, [x8]
  40ef20:	bl	401ca0 <fchdir@plt>
  40ef24:	ldp	x29, x30, [sp, #16]
  40ef28:	add	sp, sp, #0x20
  40ef2c:	ret
  40ef30:	sub	sp, sp, #0x20
  40ef34:	stp	x29, x30, [sp, #16]
  40ef38:	add	x29, sp, #0x10
  40ef3c:	mov	w8, wzr
  40ef40:	str	x0, [sp, #8]
  40ef44:	ldr	x9, [sp, #8]
  40ef48:	ldr	w10, [x9]
  40ef4c:	cmp	w8, w10
  40ef50:	cset	w8, gt
  40ef54:	tbnz	w8, #0, 40efa0 <__fxstatat@plt+0xce30>
  40ef58:	ldr	x8, [sp, #8]
  40ef5c:	ldr	w0, [x8]
  40ef60:	bl	401ea0 <close@plt>
  40ef64:	cmp	w0, #0x0
  40ef68:	cset	w9, ne  // ne = any
  40ef6c:	and	w9, w9, #0x1
  40ef70:	strb	w9, [sp, #7]
  40ef74:	ldrb	w9, [sp, #7]
  40ef78:	tbnz	w9, #0, 40ef80 <__fxstatat@plt+0xce10>
  40ef7c:	b	40efa0 <__fxstatat@plt+0xce30>
  40ef80:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  40ef84:	add	x0, x0, #0x95b
  40ef88:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40ef8c:	add	x1, x1, #0x8f9
  40ef90:	mov	w2, #0x40                  	// #64
  40ef94:	adrp	x3, 414000 <__fxstatat@plt+0x11e90>
  40ef98:	add	x3, x3, #0x968
  40ef9c:	bl	4020f0 <__assert_fail@plt>
  40efa0:	ldp	x29, x30, [sp, #16]
  40efa4:	add	sp, sp, #0x20
  40efa8:	ret
  40efac:	sub	sp, sp, #0x130
  40efb0:	stp	x29, x30, [sp, #272]
  40efb4:	str	x28, [sp, #288]
  40efb8:	add	x29, sp, #0x110
  40efbc:	stur	x0, [x29, #-16]
  40efc0:	stur	x1, [x29, #-24]
  40efc4:	stur	x2, [x29, #-32]
  40efc8:	bl	40f134 <__fxstatat@plt+0xcfc4>
  40efcc:	cbz	w0, 40f088 <__fxstatat@plt+0xcf18>
  40efd0:	ldur	x0, [x29, #-16]
  40efd4:	add	x1, sp, #0x80
  40efd8:	bl	401ef0 <statvfs@plt>
  40efdc:	cmp	w0, #0x0
  40efe0:	cset	w8, ge  // ge = tcont
  40efe4:	tbnz	w8, #0, 40eff4 <__fxstatat@plt+0xce84>
  40efe8:	mov	w8, #0xffffffff            	// #-1
  40efec:	stur	w8, [x29, #-4]
  40eff0:	b	40f120 <__fxstatat@plt+0xcfb0>
  40eff4:	ldr	x8, [sp, #136]
  40eff8:	cbz	x8, 40f008 <__fxstatat@plt+0xce98>
  40effc:	ldr	x8, [sp, #136]
  40f000:	str	x8, [sp]
  40f004:	b	40f010 <__fxstatat@plt+0xcea0>
  40f008:	ldr	x8, [sp, #128]
  40f00c:	str	x8, [sp]
  40f010:	ldr	x8, [sp]
  40f014:	ldur	x9, [x29, #-32]
  40f018:	str	x8, [x9]
  40f01c:	ldr	x8, [sp, #144]
  40f020:	ldur	x9, [x29, #-32]
  40f024:	str	x8, [x9, #8]
  40f028:	ldr	x8, [sp, #152]
  40f02c:	ldur	x9, [x29, #-32]
  40f030:	str	x8, [x9, #16]
  40f034:	ldr	x8, [sp, #160]
  40f038:	ldr	x9, [sp, #160]
  40f03c:	and	x9, x9, #0x8000000000000000
  40f040:	subs	x9, x9, #0x1
  40f044:	orn	x8, x8, x9
  40f048:	ldur	x9, [x29, #-32]
  40f04c:	str	x8, [x9, #24]
  40f050:	ldr	x8, [sp, #160]
  40f054:	tst	x8, #0x8000000000000000
  40f058:	cset	w10, ne  // ne = any
  40f05c:	ldur	x8, [x29, #-32]
  40f060:	and	w10, w10, #0x1
  40f064:	strb	w10, [x8, #32]
  40f068:	ldr	x8, [sp, #168]
  40f06c:	ldur	x9, [x29, #-32]
  40f070:	str	x8, [x9, #40]
  40f074:	ldr	x8, [sp, #176]
  40f078:	ldur	x9, [x29, #-32]
  40f07c:	str	x8, [x9, #48]
  40f080:	stur	wzr, [x29, #-4]
  40f084:	b	40f120 <__fxstatat@plt+0xcfb0>
  40f088:	ldur	x0, [x29, #-16]
  40f08c:	add	x1, sp, #0x8
  40f090:	bl	401d00 <statfs@plt>
  40f094:	cmp	w0, #0x0
  40f098:	cset	w8, ge  // ge = tcont
  40f09c:	tbnz	w8, #0, 40f0ac <__fxstatat@plt+0xcf3c>
  40f0a0:	mov	w8, #0xffffffff            	// #-1
  40f0a4:	stur	w8, [x29, #-4]
  40f0a8:	b	40f120 <__fxstatat@plt+0xcfb0>
  40f0ac:	ldr	x8, [sp, #80]
  40f0b0:	ldur	x9, [x29, #-32]
  40f0b4:	str	x8, [x9]
  40f0b8:	ldr	x8, [sp, #24]
  40f0bc:	ldur	x9, [x29, #-32]
  40f0c0:	str	x8, [x9, #8]
  40f0c4:	ldr	x8, [sp, #32]
  40f0c8:	ldur	x9, [x29, #-32]
  40f0cc:	str	x8, [x9, #16]
  40f0d0:	ldr	x8, [sp, #40]
  40f0d4:	ldr	x9, [sp, #40]
  40f0d8:	and	x9, x9, #0x8000000000000000
  40f0dc:	subs	x9, x9, #0x1
  40f0e0:	orn	x8, x8, x9
  40f0e4:	ldur	x9, [x29, #-32]
  40f0e8:	str	x8, [x9, #24]
  40f0ec:	ldr	x8, [sp, #40]
  40f0f0:	tst	x8, #0x8000000000000000
  40f0f4:	cset	w10, ne  // ne = any
  40f0f8:	ldur	x8, [x29, #-32]
  40f0fc:	and	w10, w10, #0x1
  40f100:	strb	w10, [x8, #32]
  40f104:	ldr	x8, [sp, #48]
  40f108:	ldur	x9, [x29, #-32]
  40f10c:	str	x8, [x9, #40]
  40f110:	ldr	x8, [sp, #56]
  40f114:	ldur	x9, [x29, #-32]
  40f118:	str	x8, [x9, #48]
  40f11c:	stur	wzr, [x29, #-4]
  40f120:	ldur	w0, [x29, #-4]
  40f124:	ldr	x28, [sp, #288]
  40f128:	ldp	x29, x30, [sp, #272]
  40f12c:	add	sp, sp, #0x130
  40f130:	ret
  40f134:	sub	sp, sp, #0x1c0
  40f138:	stp	x29, x30, [sp, #416]
  40f13c:	str	x28, [sp, #432]
  40f140:	add	x29, sp, #0x1a0
  40f144:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  40f148:	add	x8, x8, #0x588
  40f14c:	ldr	w9, [x8]
  40f150:	cmp	w9, #0x0
  40f154:	cset	w9, ge  // ge = tcont
  40f158:	str	x8, [sp, #16]
  40f15c:	tbnz	w9, #0, 40f1a8 <__fxstatat@plt+0xd038>
  40f160:	add	x0, sp, #0x1a
  40f164:	bl	402110 <uname@plt>
  40f168:	mov	w8, #0x0                   	// #0
  40f16c:	str	w8, [sp, #12]
  40f170:	cbnz	w0, 40f198 <__fxstatat@plt+0xd028>
  40f174:	add	x8, sp, #0x1a
  40f178:	add	x0, x8, #0x82
  40f17c:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f180:	add	x1, x1, #0x98d
  40f184:	bl	401e20 <strverscmp@plt>
  40f188:	mov	w9, wzr
  40f18c:	cmp	w9, w0
  40f190:	cset	w9, le
  40f194:	str	w9, [sp, #12]
  40f198:	ldr	w8, [sp, #12]
  40f19c:	and	w8, w8, #0x1
  40f1a0:	ldr	x9, [sp, #16]
  40f1a4:	str	w8, [x9]
  40f1a8:	ldr	x8, [sp, #16]
  40f1ac:	ldr	w0, [x8]
  40f1b0:	ldr	x28, [sp, #432]
  40f1b4:	ldp	x29, x30, [sp, #416]
  40f1b8:	add	sp, sp, #0x1c0
  40f1bc:	ret
  40f1c0:	sub	sp, sp, #0x50
  40f1c4:	stp	x29, x30, [sp, #64]
  40f1c8:	add	x29, sp, #0x40
  40f1cc:	stur	x0, [x29, #-16]
  40f1d0:	stur	x1, [x29, #-24]
  40f1d4:	str	x2, [sp, #32]
  40f1d8:	str	x3, [sp, #24]
  40f1dc:	ldur	x8, [x29, #-16]
  40f1e0:	cbnz	x8, 40f1ec <__fxstatat@plt+0xd07c>
  40f1e4:	add	x8, sp, #0xc
  40f1e8:	stur	x8, [x29, #-16]
  40f1ec:	ldur	x0, [x29, #-16]
  40f1f0:	ldur	x1, [x29, #-24]
  40f1f4:	ldr	x2, [sp, #32]
  40f1f8:	ldr	x3, [sp, #24]
  40f1fc:	bl	401c00 <mbrtowc@plt>
  40f200:	str	x0, [sp, #16]
  40f204:	ldr	x8, [sp, #16]
  40f208:	mov	x9, #0xfffffffffffffffe    	// #-2
  40f20c:	cmp	x9, x8
  40f210:	b.hi	40f250 <__fxstatat@plt+0xd0e0>  // b.pmore
  40f214:	ldr	x8, [sp, #32]
  40f218:	cbz	x8, 40f250 <__fxstatat@plt+0xd0e0>
  40f21c:	mov	w8, wzr
  40f220:	mov	w0, w8
  40f224:	bl	4109b0 <__fxstatat@plt+0xe840>
  40f228:	tbnz	w0, #0, 40f250 <__fxstatat@plt+0xd0e0>
  40f22c:	ldur	x8, [x29, #-24]
  40f230:	ldrb	w9, [x8]
  40f234:	strb	w9, [sp, #11]
  40f238:	ldrb	w9, [sp, #11]
  40f23c:	ldur	x8, [x29, #-16]
  40f240:	str	w9, [x8]
  40f244:	mov	x8, #0x1                   	// #1
  40f248:	stur	x8, [x29, #-8]
  40f24c:	b	40f258 <__fxstatat@plt+0xd0e8>
  40f250:	ldr	x8, [sp, #16]
  40f254:	stur	x8, [x29, #-8]
  40f258:	ldur	x0, [x29, #-8]
  40f25c:	ldp	x29, x30, [sp, #64]
  40f260:	add	sp, sp, #0x50
  40f264:	ret
  40f268:	sub	sp, sp, #0xe0
  40f26c:	stp	x29, x30, [sp, #208]
  40f270:	add	x29, sp, #0xd0
  40f274:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40f278:	add	x8, x8, #0x994
  40f27c:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  40f280:	add	x1, x1, #0xdfe
  40f284:	mov	w9, #0x1                   	// #1
  40f288:	sub	x10, x29, #0x18
  40f28c:	and	w9, w0, w9
  40f290:	sturb	w9, [x29, #-9]
  40f294:	stur	x10, [x29, #-40]
  40f298:	stur	x8, [x29, #-56]
  40f29c:	ldur	x0, [x29, #-56]
  40f2a0:	bl	401da0 <fopen@plt>
  40f2a4:	stur	x0, [x29, #-48]
  40f2a8:	ldur	x8, [x29, #-48]
  40f2ac:	cbz	x8, 40f7b4 <__fxstatat@plt+0xd644>
  40f2b0:	mov	x8, xzr
  40f2b4:	stur	x8, [x29, #-64]
  40f2b8:	stur	xzr, [x29, #-72]
  40f2bc:	ldur	x2, [x29, #-48]
  40f2c0:	sub	x0, x29, #0x40
  40f2c4:	sub	x1, x29, #0x48
  40f2c8:	bl	401f80 <getline@plt>
  40f2cc:	mov	x8, #0xffffffffffffffff    	// #-1
  40f2d0:	cmp	x0, x8
  40f2d4:	b.eq	40f758 <__fxstatat@plt+0xd5e8>  // b.none
  40f2d8:	ldur	x0, [x29, #-64]
  40f2dc:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f2e0:	add	x1, x1, #0x9a9
  40f2e4:	sub	x2, x29, #0x4c
  40f2e8:	sub	x3, x29, #0x50
  40f2ec:	add	x4, sp, #0x64
  40f2f0:	add	x5, sp, #0x60
  40f2f4:	sub	x6, x29, #0x54
  40f2f8:	sub	x7, x29, #0x58
  40f2fc:	mov	x8, sp
  40f300:	add	x9, sp, #0x5f
  40f304:	str	x9, [x8]
  40f308:	bl	402080 <__isoc99_sscanf@plt>
  40f30c:	str	w0, [sp, #76]
  40f310:	ldr	w10, [sp, #76]
  40f314:	cmp	w10, #0x3
  40f318:	b.eq	40f32c <__fxstatat@plt+0xd1bc>  // b.none
  40f31c:	ldr	w8, [sp, #76]
  40f320:	cmp	w8, #0x7
  40f324:	b.eq	40f32c <__fxstatat@plt+0xd1bc>  // b.none
  40f328:	b	40f2bc <__fxstatat@plt+0xd14c>
  40f32c:	ldur	x8, [x29, #-64]
  40f330:	ldursw	x9, [x29, #-88]
  40f334:	add	x0, x8, x9
  40f338:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f33c:	add	x1, x1, #0x9c9
  40f340:	bl	402070 <strstr@plt>
  40f344:	str	x0, [sp, #80]
  40f348:	ldr	x8, [sp, #80]
  40f34c:	cbnz	x8, 40f354 <__fxstatat@plt+0xd1e4>
  40f350:	b	40f2bc <__fxstatat@plt+0xd14c>
  40f354:	ldr	x0, [sp, #80]
  40f358:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f35c:	add	x1, x1, #0x9cd
  40f360:	sub	x2, x29, #0x5c
  40f364:	sub	x3, x29, #0x60
  40f368:	sub	x4, x29, #0x64
  40f36c:	add	x5, sp, #0x68
  40f370:	add	x6, sp, #0x5f
  40f374:	bl	402080 <__isoc99_sscanf@plt>
  40f378:	str	w0, [sp, #76]
  40f37c:	ldr	w8, [sp, #76]
  40f380:	cmp	w8, #0x1
  40f384:	b.eq	40f398 <__fxstatat@plt+0xd228>  // b.none
  40f388:	ldr	w8, [sp, #76]
  40f38c:	cmp	w8, #0x5
  40f390:	b.eq	40f398 <__fxstatat@plt+0xd228>  // b.none
  40f394:	b	40f2bc <__fxstatat@plt+0xd14c>
  40f398:	ldur	x8, [x29, #-64]
  40f39c:	ldrsw	x9, [sp, #96]
  40f3a0:	add	x8, x8, x9
  40f3a4:	mov	w10, #0x0                   	// #0
  40f3a8:	strb	w10, [x8]
  40f3ac:	ldur	x8, [x29, #-64]
  40f3b0:	ldursw	x9, [x29, #-88]
  40f3b4:	add	x8, x8, x9
  40f3b8:	strb	w10, [x8]
  40f3bc:	ldr	x8, [sp, #80]
  40f3c0:	ldursw	x9, [x29, #-96]
  40f3c4:	add	x8, x8, x9
  40f3c8:	strb	w10, [x8]
  40f3cc:	ldr	x8, [sp, #80]
  40f3d0:	ldrsw	x9, [sp, #104]
  40f3d4:	add	x8, x8, x9
  40f3d8:	strb	w10, [x8]
  40f3dc:	ldr	x8, [sp, #80]
  40f3e0:	ldursw	x9, [x29, #-100]
  40f3e4:	add	x0, x8, x9
  40f3e8:	bl	40fbec <__fxstatat@plt+0xda7c>
  40f3ec:	ldur	x8, [x29, #-64]
  40f3f0:	ldursw	x9, [x29, #-84]
  40f3f4:	add	x0, x8, x9
  40f3f8:	bl	40fbec <__fxstatat@plt+0xda7c>
  40f3fc:	ldur	x8, [x29, #-64]
  40f400:	ldrsw	x9, [sp, #100]
  40f404:	add	x0, x8, x9
  40f408:	bl	40fbec <__fxstatat@plt+0xda7c>
  40f40c:	mov	x0, #0x38                  	// #56
  40f410:	bl	40df94 <__fxstatat@plt+0xbe24>
  40f414:	stur	x0, [x29, #-32]
  40f418:	ldr	x8, [sp, #80]
  40f41c:	ldursw	x9, [x29, #-100]
  40f420:	add	x0, x8, x9
  40f424:	bl	40e2a8 <__fxstatat@plt+0xc138>
  40f428:	ldur	x8, [x29, #-32]
  40f42c:	str	x0, [x8]
  40f430:	ldur	x8, [x29, #-64]
  40f434:	ldursw	x9, [x29, #-84]
  40f438:	add	x0, x8, x9
  40f43c:	bl	40e2a8 <__fxstatat@plt+0xc138>
  40f440:	ldur	x8, [x29, #-32]
  40f444:	str	x0, [x8, #8]
  40f448:	ldur	x8, [x29, #-64]
  40f44c:	ldrsw	x9, [sp, #100]
  40f450:	add	x0, x8, x9
  40f454:	bl	40e2a8 <__fxstatat@plt+0xc138>
  40f458:	ldur	x8, [x29, #-32]
  40f45c:	str	x0, [x8, #16]
  40f460:	ldr	x8, [sp, #80]
  40f464:	ldursw	x9, [x29, #-92]
  40f468:	add	x0, x8, x9
  40f46c:	bl	40e2a8 <__fxstatat@plt+0xc138>
  40f470:	ldur	x8, [x29, #-32]
  40f474:	str	x0, [x8, #24]
  40f478:	ldur	x8, [x29, #-32]
  40f47c:	ldrb	w10, [x8, #40]
  40f480:	and	w10, w10, #0xfffffffb
  40f484:	orr	w10, w10, #0x4
  40f488:	strb	w10, [x8, #40]
  40f48c:	ldur	w0, [x29, #-76]
  40f490:	ldur	w1, [x29, #-80]
  40f494:	bl	401d40 <gnu_dev_makedev@plt>
  40f498:	ldur	x8, [x29, #-32]
  40f49c:	str	x0, [x8, #32]
  40f4a0:	ldur	x8, [x29, #-32]
  40f4a4:	ldr	x0, [x8, #24]
  40f4a8:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f4ac:	add	x1, x1, #0x9e3
  40f4b0:	bl	401f50 <strcmp@plt>
  40f4b4:	mov	w10, #0x1                   	// #1
  40f4b8:	str	w10, [sp, #44]
  40f4bc:	cbz	w0, 40f650 <__fxstatat@plt+0xd4e0>
  40f4c0:	ldur	x8, [x29, #-32]
  40f4c4:	ldr	x0, [x8, #24]
  40f4c8:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f4cc:	add	x1, x1, #0x9ea
  40f4d0:	bl	401f50 <strcmp@plt>
  40f4d4:	mov	w9, #0x1                   	// #1
  40f4d8:	str	w9, [sp, #44]
  40f4dc:	cbz	w0, 40f650 <__fxstatat@plt+0xd4e0>
  40f4e0:	ldur	x8, [x29, #-32]
  40f4e4:	ldr	x0, [x8, #24]
  40f4e8:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f4ec:	add	x1, x1, #0x9ef
  40f4f0:	bl	401f50 <strcmp@plt>
  40f4f4:	mov	w9, #0x1                   	// #1
  40f4f8:	str	w9, [sp, #44]
  40f4fc:	cbz	w0, 40f650 <__fxstatat@plt+0xd4e0>
  40f500:	ldur	x8, [x29, #-32]
  40f504:	ldr	x0, [x8, #24]
  40f508:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f50c:	add	x1, x1, #0x9f5
  40f510:	bl	401f50 <strcmp@plt>
  40f514:	mov	w9, #0x1                   	// #1
  40f518:	str	w9, [sp, #44]
  40f51c:	cbz	w0, 40f650 <__fxstatat@plt+0xd4e0>
  40f520:	ldur	x8, [x29, #-32]
  40f524:	ldr	x0, [x8, #24]
  40f528:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f52c:	add	x1, x1, #0x9fd
  40f530:	bl	401f50 <strcmp@plt>
  40f534:	mov	w9, #0x1                   	// #1
  40f538:	str	w9, [sp, #44]
  40f53c:	cbz	w0, 40f650 <__fxstatat@plt+0xd4e0>
  40f540:	ldur	x8, [x29, #-32]
  40f544:	ldr	x0, [x8, #24]
  40f548:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f54c:	add	x1, x1, #0xa04
  40f550:	bl	401f50 <strcmp@plt>
  40f554:	mov	w9, #0x1                   	// #1
  40f558:	str	w9, [sp, #44]
  40f55c:	cbz	w0, 40f650 <__fxstatat@plt+0xd4e0>
  40f560:	ldur	x8, [x29, #-32]
  40f564:	ldr	x0, [x8, #24]
  40f568:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f56c:	add	x1, x1, #0xa0c
  40f570:	bl	401f50 <strcmp@plt>
  40f574:	mov	w9, #0x1                   	// #1
  40f578:	str	w9, [sp, #44]
  40f57c:	cbz	w0, 40f650 <__fxstatat@plt+0xd4e0>
  40f580:	ldur	x8, [x29, #-32]
  40f584:	ldr	x0, [x8, #24]
  40f588:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f58c:	add	x1, x1, #0xa13
  40f590:	bl	401f50 <strcmp@plt>
  40f594:	mov	w9, #0x1                   	// #1
  40f598:	str	w9, [sp, #44]
  40f59c:	cbz	w0, 40f650 <__fxstatat@plt+0xd4e0>
  40f5a0:	ldur	x8, [x29, #-32]
  40f5a4:	ldr	x0, [x8, #24]
  40f5a8:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f5ac:	add	x1, x1, #0xa1e
  40f5b0:	bl	401f50 <strcmp@plt>
  40f5b4:	mov	w9, #0x1                   	// #1
  40f5b8:	str	w9, [sp, #44]
  40f5bc:	cbz	w0, 40f650 <__fxstatat@plt+0xd4e0>
  40f5c0:	ldur	x8, [x29, #-32]
  40f5c4:	ldr	x0, [x8, #24]
  40f5c8:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f5cc:	add	x1, x1, #0xa24
  40f5d0:	bl	401f50 <strcmp@plt>
  40f5d4:	mov	w9, #0x1                   	// #1
  40f5d8:	str	w9, [sp, #44]
  40f5dc:	cbz	w0, 40f650 <__fxstatat@plt+0xd4e0>
  40f5e0:	ldur	x8, [x29, #-32]
  40f5e4:	ldr	x0, [x8, #24]
  40f5e8:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f5ec:	add	x1, x1, #0xa2a
  40f5f0:	bl	401f50 <strcmp@plt>
  40f5f4:	mov	w9, #0x1                   	// #1
  40f5f8:	str	w9, [sp, #44]
  40f5fc:	cbz	w0, 40f650 <__fxstatat@plt+0xd4e0>
  40f600:	ldur	x8, [x29, #-32]
  40f604:	ldr	x0, [x8, #24]
  40f608:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f60c:	add	x1, x1, #0xa31
  40f610:	bl	401f50 <strcmp@plt>
  40f614:	mov	w9, #0x1                   	// #1
  40f618:	str	w9, [sp, #44]
  40f61c:	cbz	w0, 40f650 <__fxstatat@plt+0xd4e0>
  40f620:	ldur	x8, [x29, #-32]
  40f624:	ldr	x0, [x8, #24]
  40f628:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f62c:	add	x1, x1, #0xa38
  40f630:	bl	401f50 <strcmp@plt>
  40f634:	mov	w9, #0x0                   	// #0
  40f638:	str	w9, [sp, #40]
  40f63c:	cbnz	w0, 40f648 <__fxstatat@plt+0xd4d8>
  40f640:	mov	w8, #0x1                   	// #1
  40f644:	str	w8, [sp, #40]
  40f648:	ldr	w8, [sp, #40]
  40f64c:	str	w8, [sp, #44]
  40f650:	ldr	w8, [sp, #44]
  40f654:	and	w8, w8, #0x1
  40f658:	ldur	x9, [x29, #-32]
  40f65c:	ldrb	w10, [x9, #40]
  40f660:	and	w8, w8, #0x1
  40f664:	and	w10, w10, #0xfffffffe
  40f668:	orr	w8, w10, w8
  40f66c:	strb	w8, [x9, #40]
  40f670:	ldur	x9, [x29, #-32]
  40f674:	ldr	x0, [x9]
  40f678:	mov	w1, #0x3a                  	// #58
  40f67c:	bl	401ff0 <strchr@plt>
  40f680:	mov	w8, #0x1                   	// #1
  40f684:	str	w8, [sp, #36]
  40f688:	cbnz	x0, 40f714 <__fxstatat@plt+0xd5a4>
  40f68c:	ldur	x8, [x29, #-32]
  40f690:	ldr	x8, [x8]
  40f694:	ldrb	w9, [x8]
  40f698:	cmp	w9, #0x2f
  40f69c:	b.ne	40f6f4 <__fxstatat@plt+0xd584>  // b.any
  40f6a0:	ldur	x8, [x29, #-32]
  40f6a4:	ldr	x8, [x8]
  40f6a8:	ldrb	w9, [x8, #1]
  40f6ac:	cmp	w9, #0x2f
  40f6b0:	b.ne	40f6f4 <__fxstatat@plt+0xd584>  // b.any
  40f6b4:	ldur	x8, [x29, #-32]
  40f6b8:	ldr	x0, [x8, #24]
  40f6bc:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f6c0:	add	x1, x1, #0xa3d
  40f6c4:	bl	401f50 <strcmp@plt>
  40f6c8:	mov	w9, #0x1                   	// #1
  40f6cc:	str	w9, [sp, #36]
  40f6d0:	cbz	w0, 40f714 <__fxstatat@plt+0xd5a4>
  40f6d4:	ldur	x8, [x29, #-32]
  40f6d8:	ldr	x0, [x8, #24]
  40f6dc:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f6e0:	add	x1, x1, #0xa43
  40f6e4:	bl	401f50 <strcmp@plt>
  40f6e8:	mov	w9, #0x1                   	// #1
  40f6ec:	str	w9, [sp, #36]
  40f6f0:	cbz	w0, 40f714 <__fxstatat@plt+0xd5a4>
  40f6f4:	ldur	x8, [x29, #-32]
  40f6f8:	ldr	x1, [x8]
  40f6fc:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  40f700:	add	x0, x0, #0xa48
  40f704:	bl	401f50 <strcmp@plt>
  40f708:	cmp	w0, #0x0
  40f70c:	cset	w9, eq  // eq = none
  40f710:	str	w9, [sp, #36]
  40f714:	ldr	w8, [sp, #36]
  40f718:	mov	w9, #0x1                   	// #1
  40f71c:	and	w8, w8, #0x1
  40f720:	ldur	x10, [x29, #-32]
  40f724:	ldrb	w11, [x10, #40]
  40f728:	and	w8, w8, #0x1
  40f72c:	lsl	w8, w8, w9
  40f730:	and	w9, w11, #0xfffffffd
  40f734:	orr	w8, w9, w8
  40f738:	strb	w8, [x10, #40]
  40f73c:	ldur	x10, [x29, #-32]
  40f740:	ldur	x12, [x29, #-40]
  40f744:	str	x10, [x12]
  40f748:	ldur	x10, [x29, #-32]
  40f74c:	add	x10, x10, #0x30
  40f750:	stur	x10, [x29, #-40]
  40f754:	b	40f2bc <__fxstatat@plt+0xd14c>
  40f758:	ldur	x0, [x29, #-64]
  40f75c:	bl	401fa0 <free@plt>
  40f760:	ldur	x0, [x29, #-48]
  40f764:	bl	401cc0 <ferror_unlocked@plt>
  40f768:	cbz	w0, 40f798 <__fxstatat@plt+0xd628>
  40f76c:	bl	402100 <__errno_location@plt>
  40f770:	ldr	w8, [x0]
  40f774:	str	w8, [sp, #72]
  40f778:	ldur	x0, [x29, #-48]
  40f77c:	bl	410b6c <__fxstatat@plt+0xe9fc>
  40f780:	ldr	w8, [sp, #72]
  40f784:	str	w8, [sp, #32]
  40f788:	bl	402100 <__errno_location@plt>
  40f78c:	ldr	w8, [sp, #32]
  40f790:	str	w8, [x0]
  40f794:	b	40fb80 <__fxstatat@plt+0xda10>
  40f798:	ldur	x0, [x29, #-48]
  40f79c:	bl	410b6c <__fxstatat@plt+0xe9fc>
  40f7a0:	mov	w8, #0xffffffff            	// #-1
  40f7a4:	cmp	w0, w8
  40f7a8:	b.ne	40f7b0 <__fxstatat@plt+0xd640>  // b.any
  40f7ac:	b	40fb80 <__fxstatat@plt+0xda10>
  40f7b0:	b	40fb68 <__fxstatat@plt+0xd9f8>
  40f7b4:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  40f7b8:	add	x8, x8, #0xa4f
  40f7bc:	str	x8, [sp, #56]
  40f7c0:	ldr	x0, [sp, #56]
  40f7c4:	adrp	x1, 413000 <__fxstatat@plt+0x10e90>
  40f7c8:	add	x1, x1, #0xdfe
  40f7cc:	bl	401e60 <setmntent@plt>
  40f7d0:	stur	x0, [x29, #-48]
  40f7d4:	ldur	x8, [x29, #-48]
  40f7d8:	cbnz	x8, 40f7e8 <__fxstatat@plt+0xd678>
  40f7dc:	mov	x8, xzr
  40f7e0:	stur	x8, [x29, #-8]
  40f7e4:	b	40fbdc <__fxstatat@plt+0xda6c>
  40f7e8:	ldur	x0, [x29, #-48]
  40f7ec:	bl	4020b0 <getmntent@plt>
  40f7f0:	str	x0, [sp, #64]
  40f7f4:	cbz	x0, 40fb58 <__fxstatat@plt+0xd9e8>
  40f7f8:	ldr	x0, [sp, #64]
  40f7fc:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f800:	add	x1, x1, #0xa59
  40f804:	bl	401fd0 <hasmntopt@plt>
  40f808:	mov	x8, xzr
  40f80c:	cmp	x0, #0x0
  40f810:	cset	w9, ne  // ne = any
  40f814:	and	w9, w9, #0x1
  40f818:	strb	w9, [sp, #55]
  40f81c:	mov	x0, #0x38                  	// #56
  40f820:	str	x8, [sp, #24]
  40f824:	bl	40df94 <__fxstatat@plt+0xbe24>
  40f828:	stur	x0, [x29, #-32]
  40f82c:	ldr	x8, [sp, #64]
  40f830:	ldr	x0, [x8]
  40f834:	bl	40e2a8 <__fxstatat@plt+0xc138>
  40f838:	ldur	x8, [x29, #-32]
  40f83c:	str	x0, [x8]
  40f840:	ldr	x8, [sp, #64]
  40f844:	ldr	x0, [x8, #8]
  40f848:	bl	40e2a8 <__fxstatat@plt+0xc138>
  40f84c:	ldur	x8, [x29, #-32]
  40f850:	str	x0, [x8, #8]
  40f854:	ldur	x8, [x29, #-32]
  40f858:	ldr	x10, [sp, #24]
  40f85c:	str	x10, [x8, #16]
  40f860:	ldr	x8, [sp, #64]
  40f864:	ldr	x0, [x8, #16]
  40f868:	bl	40e2a8 <__fxstatat@plt+0xc138>
  40f86c:	ldur	x8, [x29, #-32]
  40f870:	str	x0, [x8, #24]
  40f874:	ldur	x8, [x29, #-32]
  40f878:	ldrb	w9, [x8, #40]
  40f87c:	and	w9, w9, #0xfffffffb
  40f880:	orr	w9, w9, #0x4
  40f884:	strb	w9, [x8, #40]
  40f888:	ldur	x8, [x29, #-32]
  40f88c:	ldr	x0, [x8, #24]
  40f890:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f894:	add	x1, x1, #0x9e3
  40f898:	bl	401f50 <strcmp@plt>
  40f89c:	mov	w9, #0x1                   	// #1
  40f8a0:	str	w9, [sp, #20]
  40f8a4:	cbz	w0, 40fa3c <__fxstatat@plt+0xd8cc>
  40f8a8:	ldur	x8, [x29, #-32]
  40f8ac:	ldr	x0, [x8, #24]
  40f8b0:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f8b4:	add	x1, x1, #0x9ea
  40f8b8:	bl	401f50 <strcmp@plt>
  40f8bc:	mov	w9, #0x1                   	// #1
  40f8c0:	str	w9, [sp, #20]
  40f8c4:	cbz	w0, 40fa3c <__fxstatat@plt+0xd8cc>
  40f8c8:	ldur	x8, [x29, #-32]
  40f8cc:	ldr	x0, [x8, #24]
  40f8d0:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f8d4:	add	x1, x1, #0x9ef
  40f8d8:	bl	401f50 <strcmp@plt>
  40f8dc:	mov	w9, #0x1                   	// #1
  40f8e0:	str	w9, [sp, #20]
  40f8e4:	cbz	w0, 40fa3c <__fxstatat@plt+0xd8cc>
  40f8e8:	ldur	x8, [x29, #-32]
  40f8ec:	ldr	x0, [x8, #24]
  40f8f0:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f8f4:	add	x1, x1, #0x9f5
  40f8f8:	bl	401f50 <strcmp@plt>
  40f8fc:	mov	w9, #0x1                   	// #1
  40f900:	str	w9, [sp, #20]
  40f904:	cbz	w0, 40fa3c <__fxstatat@plt+0xd8cc>
  40f908:	ldur	x8, [x29, #-32]
  40f90c:	ldr	x0, [x8, #24]
  40f910:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f914:	add	x1, x1, #0x9fd
  40f918:	bl	401f50 <strcmp@plt>
  40f91c:	mov	w9, #0x1                   	// #1
  40f920:	str	w9, [sp, #20]
  40f924:	cbz	w0, 40fa3c <__fxstatat@plt+0xd8cc>
  40f928:	ldur	x8, [x29, #-32]
  40f92c:	ldr	x0, [x8, #24]
  40f930:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f934:	add	x1, x1, #0xa04
  40f938:	bl	401f50 <strcmp@plt>
  40f93c:	mov	w9, #0x1                   	// #1
  40f940:	str	w9, [sp, #20]
  40f944:	cbz	w0, 40fa3c <__fxstatat@plt+0xd8cc>
  40f948:	ldur	x8, [x29, #-32]
  40f94c:	ldr	x0, [x8, #24]
  40f950:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f954:	add	x1, x1, #0xa0c
  40f958:	bl	401f50 <strcmp@plt>
  40f95c:	mov	w9, #0x1                   	// #1
  40f960:	str	w9, [sp, #20]
  40f964:	cbz	w0, 40fa3c <__fxstatat@plt+0xd8cc>
  40f968:	ldur	x8, [x29, #-32]
  40f96c:	ldr	x0, [x8, #24]
  40f970:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f974:	add	x1, x1, #0xa13
  40f978:	bl	401f50 <strcmp@plt>
  40f97c:	mov	w9, #0x1                   	// #1
  40f980:	str	w9, [sp, #20]
  40f984:	cbz	w0, 40fa3c <__fxstatat@plt+0xd8cc>
  40f988:	ldur	x8, [x29, #-32]
  40f98c:	ldr	x0, [x8, #24]
  40f990:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f994:	add	x1, x1, #0xa1e
  40f998:	bl	401f50 <strcmp@plt>
  40f99c:	mov	w9, #0x1                   	// #1
  40f9a0:	str	w9, [sp, #20]
  40f9a4:	cbz	w0, 40fa3c <__fxstatat@plt+0xd8cc>
  40f9a8:	ldur	x8, [x29, #-32]
  40f9ac:	ldr	x0, [x8, #24]
  40f9b0:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f9b4:	add	x1, x1, #0xa24
  40f9b8:	bl	401f50 <strcmp@plt>
  40f9bc:	mov	w9, #0x1                   	// #1
  40f9c0:	str	w9, [sp, #20]
  40f9c4:	cbz	w0, 40fa3c <__fxstatat@plt+0xd8cc>
  40f9c8:	ldur	x8, [x29, #-32]
  40f9cc:	ldr	x0, [x8, #24]
  40f9d0:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f9d4:	add	x1, x1, #0xa2a
  40f9d8:	bl	401f50 <strcmp@plt>
  40f9dc:	mov	w9, #0x1                   	// #1
  40f9e0:	str	w9, [sp, #20]
  40f9e4:	cbz	w0, 40fa3c <__fxstatat@plt+0xd8cc>
  40f9e8:	ldur	x8, [x29, #-32]
  40f9ec:	ldr	x0, [x8, #24]
  40f9f0:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40f9f4:	add	x1, x1, #0xa31
  40f9f8:	bl	401f50 <strcmp@plt>
  40f9fc:	mov	w9, #0x1                   	// #1
  40fa00:	str	w9, [sp, #20]
  40fa04:	cbz	w0, 40fa3c <__fxstatat@plt+0xd8cc>
  40fa08:	ldur	x8, [x29, #-32]
  40fa0c:	ldr	x0, [x8, #24]
  40fa10:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40fa14:	add	x1, x1, #0xa38
  40fa18:	bl	401f50 <strcmp@plt>
  40fa1c:	mov	w9, #0x0                   	// #0
  40fa20:	str	w9, [sp, #16]
  40fa24:	cbnz	w0, 40fa34 <__fxstatat@plt+0xd8c4>
  40fa28:	ldrb	w8, [sp, #55]
  40fa2c:	eor	w8, w8, #0x1
  40fa30:	str	w8, [sp, #16]
  40fa34:	ldr	w8, [sp, #16]
  40fa38:	str	w8, [sp, #20]
  40fa3c:	ldr	w8, [sp, #20]
  40fa40:	and	w8, w8, #0x1
  40fa44:	ldur	x9, [x29, #-32]
  40fa48:	ldrb	w10, [x9, #40]
  40fa4c:	and	w8, w8, #0x1
  40fa50:	and	w10, w10, #0xfffffffe
  40fa54:	orr	w8, w10, w8
  40fa58:	strb	w8, [x9, #40]
  40fa5c:	ldur	x9, [x29, #-32]
  40fa60:	ldr	x0, [x9]
  40fa64:	mov	w1, #0x3a                  	// #58
  40fa68:	bl	401ff0 <strchr@plt>
  40fa6c:	mov	w8, #0x1                   	// #1
  40fa70:	str	w8, [sp, #12]
  40fa74:	cbnz	x0, 40fb00 <__fxstatat@plt+0xd990>
  40fa78:	ldur	x8, [x29, #-32]
  40fa7c:	ldr	x8, [x8]
  40fa80:	ldrb	w9, [x8]
  40fa84:	cmp	w9, #0x2f
  40fa88:	b.ne	40fae0 <__fxstatat@plt+0xd970>  // b.any
  40fa8c:	ldur	x8, [x29, #-32]
  40fa90:	ldr	x8, [x8]
  40fa94:	ldrb	w9, [x8, #1]
  40fa98:	cmp	w9, #0x2f
  40fa9c:	b.ne	40fae0 <__fxstatat@plt+0xd970>  // b.any
  40faa0:	ldur	x8, [x29, #-32]
  40faa4:	ldr	x0, [x8, #24]
  40faa8:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40faac:	add	x1, x1, #0xa3d
  40fab0:	bl	401f50 <strcmp@plt>
  40fab4:	mov	w9, #0x1                   	// #1
  40fab8:	str	w9, [sp, #12]
  40fabc:	cbz	w0, 40fb00 <__fxstatat@plt+0xd990>
  40fac0:	ldur	x8, [x29, #-32]
  40fac4:	ldr	x0, [x8, #24]
  40fac8:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  40facc:	add	x1, x1, #0xa43
  40fad0:	bl	401f50 <strcmp@plt>
  40fad4:	mov	w9, #0x1                   	// #1
  40fad8:	str	w9, [sp, #12]
  40fadc:	cbz	w0, 40fb00 <__fxstatat@plt+0xd990>
  40fae0:	ldur	x8, [x29, #-32]
  40fae4:	ldr	x1, [x8]
  40fae8:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  40faec:	add	x0, x0, #0xa48
  40faf0:	bl	401f50 <strcmp@plt>
  40faf4:	cmp	w0, #0x0
  40faf8:	cset	w9, eq  // eq = none
  40fafc:	str	w9, [sp, #12]
  40fb00:	ldr	w8, [sp, #12]
  40fb04:	mov	w9, #0x1                   	// #1
  40fb08:	and	w8, w8, #0x1
  40fb0c:	ldur	x10, [x29, #-32]
  40fb10:	ldrb	w11, [x10, #40]
  40fb14:	and	w8, w8, #0x1
  40fb18:	lsl	w8, w8, w9
  40fb1c:	and	w9, w11, #0xfffffffd
  40fb20:	orr	w8, w9, w8
  40fb24:	strb	w8, [x10, #40]
  40fb28:	ldr	x10, [sp, #64]
  40fb2c:	ldr	x0, [x10, #24]
  40fb30:	bl	40fd9c <__fxstatat@plt+0xdc2c>
  40fb34:	ldur	x10, [x29, #-32]
  40fb38:	str	x0, [x10, #32]
  40fb3c:	ldur	x10, [x29, #-32]
  40fb40:	ldur	x12, [x29, #-40]
  40fb44:	str	x10, [x12]
  40fb48:	ldur	x10, [x29, #-32]
  40fb4c:	add	x10, x10, #0x30
  40fb50:	stur	x10, [x29, #-40]
  40fb54:	b	40f7e8 <__fxstatat@plt+0xd678>
  40fb58:	ldur	x0, [x29, #-48]
  40fb5c:	bl	401e70 <endmntent@plt>
  40fb60:	cbnz	w0, 40fb68 <__fxstatat@plt+0xd9f8>
  40fb64:	b	40fb80 <__fxstatat@plt+0xda10>
  40fb68:	ldur	x8, [x29, #-40]
  40fb6c:	mov	x9, xzr
  40fb70:	str	x9, [x8]
  40fb74:	ldur	x8, [x29, #-24]
  40fb78:	stur	x8, [x29, #-8]
  40fb7c:	b	40fbdc <__fxstatat@plt+0xda6c>
  40fb80:	bl	402100 <__errno_location@plt>
  40fb84:	ldr	w8, [x0]
  40fb88:	str	w8, [sp, #48]
  40fb8c:	ldur	x9, [x29, #-40]
  40fb90:	mov	x10, xzr
  40fb94:	str	x10, [x9]
  40fb98:	ldur	x8, [x29, #-24]
  40fb9c:	cbz	x8, 40fbc0 <__fxstatat@plt+0xda50>
  40fba0:	ldur	x8, [x29, #-24]
  40fba4:	ldr	x8, [x8, #48]
  40fba8:	stur	x8, [x29, #-32]
  40fbac:	ldur	x0, [x29, #-24]
  40fbb0:	bl	40fdb4 <__fxstatat@plt+0xdc44>
  40fbb4:	ldur	x8, [x29, #-32]
  40fbb8:	stur	x8, [x29, #-24]
  40fbbc:	b	40fb98 <__fxstatat@plt+0xda28>
  40fbc0:	ldr	w8, [sp, #48]
  40fbc4:	str	w8, [sp, #8]
  40fbc8:	bl	402100 <__errno_location@plt>
  40fbcc:	ldr	w8, [sp, #8]
  40fbd0:	str	w8, [x0]
  40fbd4:	mov	x9, xzr
  40fbd8:	stur	x9, [x29, #-8]
  40fbdc:	ldur	x0, [x29, #-8]
  40fbe0:	ldp	x29, x30, [sp, #208]
  40fbe4:	add	sp, sp, #0xe0
  40fbe8:	ret
  40fbec:	sub	sp, sp, #0x30
  40fbf0:	stp	x29, x30, [sp, #32]
  40fbf4:	add	x29, sp, #0x20
  40fbf8:	stur	x0, [x29, #-8]
  40fbfc:	str	xzr, [sp, #8]
  40fc00:	ldur	x0, [x29, #-8]
  40fc04:	bl	401c50 <strlen@plt>
  40fc08:	add	x8, x0, #0x1
  40fc0c:	str	x8, [sp]
  40fc10:	str	xzr, [sp, #16]
  40fc14:	ldr	x8, [sp, #16]
  40fc18:	ldr	x9, [sp]
  40fc1c:	cmp	x8, x9
  40fc20:	b.cs	40fd90 <__fxstatat@plt+0xdc20>  // b.hs, b.nlast
  40fc24:	ldur	x8, [x29, #-8]
  40fc28:	ldr	x9, [sp, #16]
  40fc2c:	ldrb	w10, [x8, x9]
  40fc30:	cmp	w10, #0x5c
  40fc34:	b.ne	40fd58 <__fxstatat@plt+0xdbe8>  // b.any
  40fc38:	ldr	x8, [sp, #16]
  40fc3c:	add	x8, x8, #0x4
  40fc40:	ldr	x9, [sp]
  40fc44:	cmp	x8, x9
  40fc48:	b.cs	40fd58 <__fxstatat@plt+0xdbe8>  // b.hs, b.nlast
  40fc4c:	ldur	x8, [x29, #-8]
  40fc50:	ldr	x9, [sp, #16]
  40fc54:	add	x9, x9, #0x1
  40fc58:	ldrb	w10, [x8, x9]
  40fc5c:	cmp	w10, #0x30
  40fc60:	b.lt	40fd58 <__fxstatat@plt+0xdbe8>  // b.tstop
  40fc64:	ldur	x8, [x29, #-8]
  40fc68:	ldr	x9, [sp, #16]
  40fc6c:	add	x9, x9, #0x1
  40fc70:	ldrb	w10, [x8, x9]
  40fc74:	cmp	w10, #0x33
  40fc78:	b.gt	40fd58 <__fxstatat@plt+0xdbe8>
  40fc7c:	ldur	x8, [x29, #-8]
  40fc80:	ldr	x9, [sp, #16]
  40fc84:	add	x9, x9, #0x2
  40fc88:	ldrb	w10, [x8, x9]
  40fc8c:	cmp	w10, #0x30
  40fc90:	b.lt	40fd58 <__fxstatat@plt+0xdbe8>  // b.tstop
  40fc94:	ldur	x8, [x29, #-8]
  40fc98:	ldr	x9, [sp, #16]
  40fc9c:	add	x9, x9, #0x2
  40fca0:	ldrb	w10, [x8, x9]
  40fca4:	cmp	w10, #0x37
  40fca8:	b.gt	40fd58 <__fxstatat@plt+0xdbe8>
  40fcac:	ldur	x8, [x29, #-8]
  40fcb0:	ldr	x9, [sp, #16]
  40fcb4:	add	x9, x9, #0x3
  40fcb8:	ldrb	w10, [x8, x9]
  40fcbc:	cmp	w10, #0x30
  40fcc0:	b.lt	40fd58 <__fxstatat@plt+0xdbe8>  // b.tstop
  40fcc4:	ldur	x8, [x29, #-8]
  40fcc8:	ldr	x9, [sp, #16]
  40fccc:	add	x9, x9, #0x3
  40fcd0:	ldrb	w10, [x8, x9]
  40fcd4:	cmp	w10, #0x37
  40fcd8:	b.gt	40fd58 <__fxstatat@plt+0xdbe8>
  40fcdc:	ldur	x8, [x29, #-8]
  40fce0:	ldr	x9, [sp, #16]
  40fce4:	add	x9, x9, #0x1
  40fce8:	ldrb	w10, [x8, x9]
  40fcec:	subs	w10, w10, #0x30
  40fcf0:	mov	w11, #0x40                  	// #64
  40fcf4:	mul	w10, w10, w11
  40fcf8:	ldur	x8, [x29, #-8]
  40fcfc:	ldr	x9, [sp, #16]
  40fd00:	add	x9, x9, #0x2
  40fd04:	ldrb	w11, [x8, x9]
  40fd08:	subs	w11, w11, #0x30
  40fd0c:	mov	w12, #0x8                   	// #8
  40fd10:	mul	w11, w11, w12
  40fd14:	add	w10, w10, w11
  40fd18:	ldur	x8, [x29, #-8]
  40fd1c:	ldr	x9, [sp, #16]
  40fd20:	add	x9, x9, #0x3
  40fd24:	ldrb	w11, [x8, x9]
  40fd28:	subs	w11, w11, #0x30
  40fd2c:	add	w10, w10, w11
  40fd30:	ldur	x8, [x29, #-8]
  40fd34:	ldr	x9, [sp, #8]
  40fd38:	add	x13, x9, #0x1
  40fd3c:	str	x13, [sp, #8]
  40fd40:	add	x8, x8, x9
  40fd44:	strb	w10, [x8]
  40fd48:	ldr	x8, [sp, #16]
  40fd4c:	add	x8, x8, #0x3
  40fd50:	str	x8, [sp, #16]
  40fd54:	b	40fd80 <__fxstatat@plt+0xdc10>
  40fd58:	ldur	x8, [x29, #-8]
  40fd5c:	ldr	x9, [sp, #16]
  40fd60:	add	x8, x8, x9
  40fd64:	ldrb	w10, [x8]
  40fd68:	ldur	x8, [x29, #-8]
  40fd6c:	ldr	x9, [sp, #8]
  40fd70:	add	x11, x9, #0x1
  40fd74:	str	x11, [sp, #8]
  40fd78:	add	x8, x8, x9
  40fd7c:	strb	w10, [x8]
  40fd80:	ldr	x8, [sp, #16]
  40fd84:	add	x8, x8, #0x1
  40fd88:	str	x8, [sp, #16]
  40fd8c:	b	40fc14 <__fxstatat@plt+0xdaa4>
  40fd90:	ldp	x29, x30, [sp, #32]
  40fd94:	add	sp, sp, #0x30
  40fd98:	ret
  40fd9c:	sub	sp, sp, #0x10
  40fda0:	mov	x8, #0xffffffffffffffff    	// #-1
  40fda4:	str	x0, [sp, #8]
  40fda8:	mov	x0, x8
  40fdac:	add	sp, sp, #0x10
  40fdb0:	ret
  40fdb4:	sub	sp, sp, #0x20
  40fdb8:	stp	x29, x30, [sp, #16]
  40fdbc:	add	x29, sp, #0x10
  40fdc0:	str	x0, [sp, #8]
  40fdc4:	ldr	x8, [sp, #8]
  40fdc8:	ldr	x0, [x8]
  40fdcc:	bl	401fa0 <free@plt>
  40fdd0:	ldr	x8, [sp, #8]
  40fdd4:	ldr	x0, [x8, #8]
  40fdd8:	bl	401fa0 <free@plt>
  40fddc:	ldr	x8, [sp, #8]
  40fde0:	ldr	x0, [x8, #16]
  40fde4:	bl	401fa0 <free@plt>
  40fde8:	ldr	x8, [sp, #8]
  40fdec:	ldrb	w9, [x8, #40]
  40fdf0:	mov	w10, #0x2                   	// #2
  40fdf4:	lsr	w9, w9, w10
  40fdf8:	and	w9, w9, #0x1
  40fdfc:	and	w9, w9, #0xff
  40fe00:	cbz	w9, 40fe10 <__fxstatat@plt+0xdca0>
  40fe04:	ldr	x8, [sp, #8]
  40fe08:	ldr	x0, [x8, #24]
  40fe0c:	bl	401fa0 <free@plt>
  40fe10:	ldr	x0, [sp, #8]
  40fe14:	bl	401fa0 <free@plt>
  40fe18:	ldp	x29, x30, [sp, #16]
  40fe1c:	add	sp, sp, #0x20
  40fe20:	ret
  40fe24:	sub	sp, sp, #0x80
  40fe28:	stp	x29, x30, [sp, #112]
  40fe2c:	add	x29, sp, #0x70
  40fe30:	mov	x8, #0x400                 	// #1024
  40fe34:	mov	x9, #0x2000                	// #8192
  40fe38:	stur	x0, [x29, #-16]
  40fe3c:	stur	x1, [x29, #-24]
  40fe40:	stur	x8, [x29, #-32]
  40fe44:	stur	x9, [x29, #-40]
  40fe48:	ldur	x8, [x29, #-32]
  40fe4c:	ldur	x9, [x29, #-40]
  40fe50:	cmp	x8, x9
  40fe54:	b.cs	40fe68 <__fxstatat@plt+0xdcf8>  // b.hs, b.nlast
  40fe58:	ldur	x8, [x29, #-32]
  40fe5c:	add	x8, x8, #0x1
  40fe60:	str	x8, [sp, #16]
  40fe64:	b	40fe70 <__fxstatat@plt+0xdd00>
  40fe68:	ldur	x8, [x29, #-40]
  40fe6c:	str	x8, [sp, #16]
  40fe70:	ldr	x8, [sp, #16]
  40fe74:	stur	x8, [x29, #-48]
  40fe78:	ldur	x8, [x29, #-24]
  40fe7c:	ldur	x9, [x29, #-48]
  40fe80:	cmp	x8, x9
  40fe84:	b.cs	40fe98 <__fxstatat@plt+0xdd28>  // b.hs, b.nlast
  40fe88:	ldur	x8, [x29, #-24]
  40fe8c:	add	x8, x8, #0x1
  40fe90:	str	x8, [sp, #8]
  40fe94:	b	40fea0 <__fxstatat@plt+0xdd30>
  40fe98:	ldur	x8, [x29, #-48]
  40fe9c:	str	x8, [sp, #8]
  40fea0:	ldr	x8, [sp, #8]
  40fea4:	str	x8, [sp, #56]
  40fea8:	ldr	x0, [sp, #56]
  40feac:	bl	401db0 <malloc@plt>
  40feb0:	str	x0, [sp, #32]
  40feb4:	ldr	x8, [sp, #32]
  40feb8:	cbnz	x8, 40fec8 <__fxstatat@plt+0xdd58>
  40febc:	mov	x8, xzr
  40fec0:	stur	x8, [x29, #-8]
  40fec4:	b	40ffcc <__fxstatat@plt+0xde5c>
  40fec8:	ldur	x0, [x29, #-16]
  40fecc:	ldr	x1, [sp, #32]
  40fed0:	ldr	x2, [sp, #56]
  40fed4:	bl	401cb0 <readlink@plt>
  40fed8:	str	x0, [sp, #48]
  40fedc:	ldr	x8, [sp, #48]
  40fee0:	str	x8, [sp, #40]
  40fee4:	ldr	x8, [sp, #48]
  40fee8:	cmp	x8, #0x0
  40feec:	cset	w9, ge  // ge = tcont
  40fef0:	tbnz	w9, #0, 40ff38 <__fxstatat@plt+0xddc8>
  40fef4:	bl	402100 <__errno_location@plt>
  40fef8:	ldr	w8, [x0]
  40fefc:	cmp	w8, #0x22
  40ff00:	b.eq	40ff38 <__fxstatat@plt+0xddc8>  // b.none
  40ff04:	bl	402100 <__errno_location@plt>
  40ff08:	ldr	w8, [x0]
  40ff0c:	str	w8, [sp, #28]
  40ff10:	ldr	x0, [sp, #32]
  40ff14:	bl	401fa0 <free@plt>
  40ff18:	ldr	w8, [sp, #28]
  40ff1c:	str	w8, [sp, #4]
  40ff20:	bl	402100 <__errno_location@plt>
  40ff24:	ldr	w8, [sp, #4]
  40ff28:	str	w8, [x0]
  40ff2c:	mov	x9, xzr
  40ff30:	stur	x9, [x29, #-8]
  40ff34:	b	40ffcc <__fxstatat@plt+0xde5c>
  40ff38:	ldr	x8, [sp, #40]
  40ff3c:	ldr	x9, [sp, #56]
  40ff40:	cmp	x8, x9
  40ff44:	b.cs	40ff68 <__fxstatat@plt+0xddf8>  // b.hs, b.nlast
  40ff48:	ldr	x8, [sp, #32]
  40ff4c:	ldr	x9, [sp, #40]
  40ff50:	add	x8, x8, x9
  40ff54:	mov	w10, #0x0                   	// #0
  40ff58:	strb	w10, [x8]
  40ff5c:	ldr	x8, [sp, #32]
  40ff60:	stur	x8, [x29, #-8]
  40ff64:	b	40ffcc <__fxstatat@plt+0xde5c>
  40ff68:	ldr	x0, [sp, #32]
  40ff6c:	bl	401fa0 <free@plt>
  40ff70:	ldr	x8, [sp, #56]
  40ff74:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
  40ff78:	cmp	x8, x9
  40ff7c:	b.hi	40ff94 <__fxstatat@plt+0xde24>  // b.pmore
  40ff80:	ldr	x8, [sp, #56]
  40ff84:	mov	x9, #0x2                   	// #2
  40ff88:	mul	x8, x8, x9
  40ff8c:	str	x8, [sp, #56]
  40ff90:	b	40ffc8 <__fxstatat@plt+0xde58>
  40ff94:	ldr	x8, [sp, #56]
  40ff98:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40ff9c:	cmp	x8, x9
  40ffa0:	b.cs	40ffb0 <__fxstatat@plt+0xde40>  // b.hs, b.nlast
  40ffa4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40ffa8:	str	x8, [sp, #56]
  40ffac:	b	40ffc8 <__fxstatat@plt+0xde58>
  40ffb0:	bl	402100 <__errno_location@plt>
  40ffb4:	mov	w8, #0xc                   	// #12
  40ffb8:	str	w8, [x0]
  40ffbc:	mov	x9, xzr
  40ffc0:	stur	x9, [x29, #-8]
  40ffc4:	b	40ffcc <__fxstatat@plt+0xde5c>
  40ffc8:	b	40fea8 <__fxstatat@plt+0xdd38>
  40ffcc:	ldur	x0, [x29, #-8]
  40ffd0:	ldp	x29, x30, [sp, #112]
  40ffd4:	add	sp, sp, #0x80
  40ffd8:	ret
  40ffdc:	stp	x29, x30, [sp, #-16]!
  40ffe0:	mov	x29, sp
  40ffe4:	mov	w0, #0x1                   	// #1
  40ffe8:	bl	40228c <__fxstatat@plt+0x11c>
  40ffec:	ldp	x29, x30, [sp], #16
  40fff0:	ret
  40fff4:	sub	sp, sp, #0x60
  40fff8:	stp	x29, x30, [sp, #80]
  40fffc:	add	x29, sp, #0x50
  410000:	mov	x8, #0xffffffffffffffff    	// #-1
  410004:	mov	w9, #0x0                   	// #0
  410008:	stur	x0, [x29, #-16]
  41000c:	stur	x1, [x29, #-24]
  410010:	stur	x2, [x29, #-32]
  410014:	str	x3, [sp, #40]
  410018:	str	x8, [sp, #16]
  41001c:	strb	w9, [sp, #15]
  410020:	ldur	x0, [x29, #-16]
  410024:	bl	401c50 <strlen@plt>
  410028:	str	x0, [sp, #24]
  41002c:	str	xzr, [sp, #32]
  410030:	ldur	x8, [x29, #-24]
  410034:	ldr	x9, [sp, #32]
  410038:	mov	x10, #0x8                   	// #8
  41003c:	mul	x9, x10, x9
  410040:	add	x8, x8, x9
  410044:	ldr	x8, [x8]
  410048:	cbz	x8, 410118 <__fxstatat@plt+0xdfa8>
  41004c:	ldur	x8, [x29, #-24]
  410050:	ldr	x9, [sp, #32]
  410054:	mov	x10, #0x8                   	// #8
  410058:	mul	x9, x10, x9
  41005c:	add	x8, x8, x9
  410060:	ldr	x0, [x8]
  410064:	ldur	x1, [x29, #-16]
  410068:	ldr	x2, [sp, #24]
  41006c:	bl	401df0 <strncmp@plt>
  410070:	cbnz	w0, 410108 <__fxstatat@plt+0xdf98>
  410074:	ldur	x8, [x29, #-24]
  410078:	ldr	x9, [sp, #32]
  41007c:	mov	x10, #0x8                   	// #8
  410080:	mul	x9, x10, x9
  410084:	add	x8, x8, x9
  410088:	ldr	x0, [x8]
  41008c:	bl	401c50 <strlen@plt>
  410090:	ldr	x8, [sp, #24]
  410094:	cmp	x0, x8
  410098:	b.ne	4100a8 <__fxstatat@plt+0xdf38>  // b.any
  41009c:	ldr	x8, [sp, #32]
  4100a0:	stur	x8, [x29, #-8]
  4100a4:	b	410138 <__fxstatat@plt+0xdfc8>
  4100a8:	ldr	x8, [sp, #16]
  4100ac:	mov	x9, #0xffffffffffffffff    	// #-1
  4100b0:	cmp	x8, x9
  4100b4:	b.ne	4100c4 <__fxstatat@plt+0xdf54>  // b.any
  4100b8:	ldr	x8, [sp, #32]
  4100bc:	str	x8, [sp, #16]
  4100c0:	b	410108 <__fxstatat@plt+0xdf98>
  4100c4:	ldur	x8, [x29, #-32]
  4100c8:	cbz	x8, 410100 <__fxstatat@plt+0xdf90>
  4100cc:	ldur	x8, [x29, #-32]
  4100d0:	ldr	x9, [sp, #40]
  4100d4:	ldr	x10, [sp, #16]
  4100d8:	mul	x9, x9, x10
  4100dc:	add	x0, x8, x9
  4100e0:	ldur	x8, [x29, #-32]
  4100e4:	ldr	x9, [sp, #40]
  4100e8:	ldr	x10, [sp, #32]
  4100ec:	mul	x9, x9, x10
  4100f0:	add	x1, x8, x9
  4100f4:	ldr	x2, [sp, #40]
  4100f8:	bl	401f20 <memcmp@plt>
  4100fc:	cbz	w0, 410108 <__fxstatat@plt+0xdf98>
  410100:	mov	w8, #0x1                   	// #1
  410104:	strb	w8, [sp, #15]
  410108:	ldr	x8, [sp, #32]
  41010c:	add	x8, x8, #0x1
  410110:	str	x8, [sp, #32]
  410114:	b	410030 <__fxstatat@plt+0xdec0>
  410118:	ldrb	w8, [sp, #15]
  41011c:	tbnz	w8, #0, 410124 <__fxstatat@plt+0xdfb4>
  410120:	b	410130 <__fxstatat@plt+0xdfc0>
  410124:	mov	x8, #0xfffffffffffffffe    	// #-2
  410128:	stur	x8, [x29, #-8]
  41012c:	b	410138 <__fxstatat@plt+0xdfc8>
  410130:	ldr	x8, [sp, #16]
  410134:	stur	x8, [x29, #-8]
  410138:	ldur	x0, [x29, #-8]
  41013c:	ldp	x29, x30, [sp, #80]
  410140:	add	sp, sp, #0x60
  410144:	ret
  410148:	sub	sp, sp, #0x60
  41014c:	stp	x29, x30, [sp, #80]
  410150:	add	x29, sp, #0x50
  410154:	mov	x8, #0xffffffffffffffff    	// #-1
  410158:	stur	x0, [x29, #-8]
  41015c:	stur	x1, [x29, #-16]
  410160:	stur	x2, [x29, #-24]
  410164:	ldur	x9, [x29, #-24]
  410168:	cmp	x9, x8
  41016c:	b.ne	410184 <__fxstatat@plt+0xe014>  // b.any
  410170:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  410174:	add	x0, x0, #0xa5e
  410178:	bl	402140 <gettext@plt>
  41017c:	str	x0, [sp, #40]
  410180:	b	410194 <__fxstatat@plt+0xe024>
  410184:	adrp	x0, 414000 <__fxstatat@plt+0x11e90>
  410188:	add	x0, x0, #0xa79
  41018c:	bl	402140 <gettext@plt>
  410190:	str	x0, [sp, #40]
  410194:	ldr	x8, [sp, #40]
  410198:	stur	x8, [x29, #-32]
  41019c:	ldur	x2, [x29, #-32]
  4101a0:	ldur	x8, [x29, #-16]
  4101a4:	mov	w9, wzr
  4101a8:	mov	w0, w9
  4101ac:	mov	w1, #0x8                   	// #8
  4101b0:	str	x2, [sp, #32]
  4101b4:	mov	x2, x8
  4101b8:	str	w9, [sp, #28]
  4101bc:	bl	40cea0 <__fxstatat@plt+0xad30>
  4101c0:	ldur	x1, [x29, #-8]
  4101c4:	mov	w9, #0x1                   	// #1
  4101c8:	str	x0, [sp, #16]
  4101cc:	mov	w0, w9
  4101d0:	bl	40d340 <__fxstatat@plt+0xb1d0>
  4101d4:	ldr	w9, [sp, #28]
  4101d8:	str	x0, [sp, #8]
  4101dc:	mov	w0, w9
  4101e0:	mov	w1, w9
  4101e4:	ldr	x2, [sp, #32]
  4101e8:	ldr	x3, [sp, #16]
  4101ec:	ldr	x4, [sp, #8]
  4101f0:	bl	401c90 <error@plt>
  4101f4:	ldp	x29, x30, [sp, #80]
  4101f8:	add	sp, sp, #0x60
  4101fc:	ret
  410200:	sub	sp, sp, #0x60
  410204:	stp	x29, x30, [sp, #80]
  410208:	add	x29, sp, #0x50
  41020c:	mov	x8, xzr
  410210:	adrp	x9, 414000 <__fxstatat@plt+0x11e90>
  410214:	add	x9, x9, #0xa96
  410218:	adrp	x10, 425000 <__fxstatat@plt+0x22e90>
  41021c:	add	x10, x10, #0x5a0
  410220:	stur	x0, [x29, #-8]
  410224:	stur	x1, [x29, #-16]
  410228:	stur	x2, [x29, #-24]
  41022c:	str	x8, [sp, #40]
  410230:	mov	x0, x9
  410234:	str	x10, [sp, #32]
  410238:	bl	402140 <gettext@plt>
  41023c:	ldr	x8, [sp, #32]
  410240:	ldr	x1, [x8]
  410244:	bl	402090 <fputs_unlocked@plt>
  410248:	stur	xzr, [x29, #-32]
  41024c:	ldur	x8, [x29, #-8]
  410250:	ldur	x9, [x29, #-32]
  410254:	mov	x10, #0x8                   	// #8
  410258:	mul	x9, x10, x9
  41025c:	add	x8, x8, x9
  410260:	ldr	x8, [x8]
  410264:	cbz	x8, 410350 <__fxstatat@plt+0xe1e0>
  410268:	ldur	x8, [x29, #-32]
  41026c:	cbz	x8, 410294 <__fxstatat@plt+0xe124>
  410270:	ldr	x0, [sp, #40]
  410274:	ldur	x8, [x29, #-16]
  410278:	ldur	x9, [x29, #-24]
  41027c:	ldur	x10, [x29, #-32]
  410280:	mul	x9, x9, x10
  410284:	add	x1, x8, x9
  410288:	ldur	x2, [x29, #-24]
  41028c:	bl	401f20 <memcmp@plt>
  410290:	cbz	w0, 4102f8 <__fxstatat@plt+0xe188>
  410294:	ldr	x8, [sp, #32]
  410298:	ldr	x0, [x8]
  41029c:	ldur	x9, [x29, #-8]
  4102a0:	ldur	x10, [x29, #-32]
  4102a4:	mov	x11, #0x8                   	// #8
  4102a8:	mul	x10, x11, x10
  4102ac:	add	x9, x9, x10
  4102b0:	ldr	x9, [x9]
  4102b4:	str	x0, [sp, #24]
  4102b8:	mov	x0, x9
  4102bc:	bl	40d370 <__fxstatat@plt+0xb200>
  4102c0:	ldr	x8, [sp, #24]
  4102c4:	str	x0, [sp, #16]
  4102c8:	mov	x0, x8
  4102cc:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  4102d0:	add	x1, x1, #0xaab
  4102d4:	ldr	x2, [sp, #16]
  4102d8:	bl	402150 <fprintf@plt>
  4102dc:	ldur	x8, [x29, #-16]
  4102e0:	ldur	x9, [x29, #-24]
  4102e4:	ldur	x10, [x29, #-32]
  4102e8:	mul	x9, x9, x10
  4102ec:	add	x8, x8, x9
  4102f0:	str	x8, [sp, #40]
  4102f4:	b	410340 <__fxstatat@plt+0xe1d0>
  4102f8:	ldr	x8, [sp, #32]
  4102fc:	ldr	x0, [x8]
  410300:	ldur	x9, [x29, #-8]
  410304:	ldur	x10, [x29, #-32]
  410308:	mov	x11, #0x8                   	// #8
  41030c:	mul	x10, x11, x10
  410310:	add	x9, x9, x10
  410314:	ldr	x9, [x9]
  410318:	str	x0, [sp, #8]
  41031c:	mov	x0, x9
  410320:	bl	40d370 <__fxstatat@plt+0xb200>
  410324:	ldr	x8, [sp, #8]
  410328:	str	x0, [sp]
  41032c:	mov	x0, x8
  410330:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  410334:	add	x1, x1, #0xab3
  410338:	ldr	x2, [sp]
  41033c:	bl	402150 <fprintf@plt>
  410340:	ldur	x8, [x29, #-32]
  410344:	add	x8, x8, #0x1
  410348:	stur	x8, [x29, #-32]
  41034c:	b	41024c <__fxstatat@plt+0xe0dc>
  410350:	ldr	x8, [sp, #32]
  410354:	ldr	x1, [x8]
  410358:	mov	w0, #0xa                   	// #10
  41035c:	bl	401d70 <putc_unlocked@plt>
  410360:	ldp	x29, x30, [sp, #80]
  410364:	add	sp, sp, #0x60
  410368:	ret
  41036c:	sub	sp, sp, #0x50
  410370:	stp	x29, x30, [sp, #64]
  410374:	add	x29, sp, #0x40
  410378:	stur	x0, [x29, #-16]
  41037c:	stur	x1, [x29, #-24]
  410380:	str	x2, [sp, #32]
  410384:	str	x3, [sp, #24]
  410388:	str	x4, [sp, #16]
  41038c:	str	x5, [sp, #8]
  410390:	ldur	x0, [x29, #-24]
  410394:	ldr	x1, [sp, #32]
  410398:	ldr	x2, [sp, #24]
  41039c:	ldr	x3, [sp, #16]
  4103a0:	bl	40fff4 <__fxstatat@plt+0xde84>
  4103a4:	str	x0, [sp]
  4103a8:	ldr	x8, [sp]
  4103ac:	cmp	x8, #0x0
  4103b0:	cset	w9, lt  // lt = tstop
  4103b4:	tbnz	w9, #0, 4103c4 <__fxstatat@plt+0xe254>
  4103b8:	ldr	x8, [sp]
  4103bc:	stur	x8, [x29, #-8]
  4103c0:	b	4103f4 <__fxstatat@plt+0xe284>
  4103c4:	ldur	x0, [x29, #-16]
  4103c8:	ldur	x1, [x29, #-24]
  4103cc:	ldr	x2, [sp]
  4103d0:	bl	410148 <__fxstatat@plt+0xdfd8>
  4103d4:	ldr	x0, [sp, #32]
  4103d8:	ldr	x1, [sp, #24]
  4103dc:	ldr	x2, [sp, #16]
  4103e0:	bl	410200 <__fxstatat@plt+0xe090>
  4103e4:	ldr	x8, [sp, #8]
  4103e8:	blr	x8
  4103ec:	mov	x8, #0xffffffffffffffff    	// #-1
  4103f0:	stur	x8, [x29, #-8]
  4103f4:	ldur	x0, [x29, #-8]
  4103f8:	ldp	x29, x30, [sp, #64]
  4103fc:	add	sp, sp, #0x50
  410400:	ret
  410404:	sub	sp, sp, #0x40
  410408:	stp	x29, x30, [sp, #48]
  41040c:	add	x29, sp, #0x30
  410410:	stur	x0, [x29, #-16]
  410414:	str	x1, [sp, #24]
  410418:	str	x2, [sp, #16]
  41041c:	str	x3, [sp, #8]
  410420:	str	xzr, [sp]
  410424:	ldr	x8, [sp, #24]
  410428:	ldr	x9, [sp]
  41042c:	mov	x10, #0x8                   	// #8
  410430:	mul	x9, x10, x9
  410434:	add	x8, x8, x9
  410438:	ldr	x8, [x8]
  41043c:	cbz	x8, 410494 <__fxstatat@plt+0xe324>
  410440:	ldur	x0, [x29, #-16]
  410444:	ldr	x8, [sp, #16]
  410448:	ldr	x9, [sp, #8]
  41044c:	ldr	x10, [sp]
  410450:	mul	x9, x9, x10
  410454:	add	x1, x8, x9
  410458:	ldr	x2, [sp, #8]
  41045c:	bl	401f20 <memcmp@plt>
  410460:	cbnz	w0, 410484 <__fxstatat@plt+0xe314>
  410464:	ldr	x8, [sp, #24]
  410468:	ldr	x9, [sp]
  41046c:	mov	x10, #0x8                   	// #8
  410470:	mul	x9, x10, x9
  410474:	add	x8, x8, x9
  410478:	ldr	x8, [x8]
  41047c:	stur	x8, [x29, #-8]
  410480:	b	41049c <__fxstatat@plt+0xe32c>
  410484:	ldr	x8, [sp]
  410488:	add	x8, x8, #0x1
  41048c:	str	x8, [sp]
  410490:	b	410424 <__fxstatat@plt+0xe2b4>
  410494:	mov	x8, xzr
  410498:	stur	x8, [x29, #-8]
  41049c:	ldur	x0, [x29, #-8]
  4104a0:	ldp	x29, x30, [sp, #48]
  4104a4:	add	sp, sp, #0x40
  4104a8:	ret
  4104ac:	sub	sp, sp, #0x10
  4104b0:	mov	w8, #0x40                  	// #64
  4104b4:	str	x0, [sp, #8]
  4104b8:	str	w1, [sp, #4]
  4104bc:	ldr	x9, [sp, #8]
  4104c0:	ldr	w10, [sp, #4]
  4104c4:	mov	w11, w10
  4104c8:	lsl	x9, x9, x11
  4104cc:	ldr	x11, [sp, #8]
  4104d0:	ldr	w10, [sp, #4]
  4104d4:	subs	w8, w8, w10
  4104d8:	mov	w12, w8
  4104dc:	lsr	x11, x11, x12
  4104e0:	orr	x0, x9, x11
  4104e4:	add	sp, sp, #0x10
  4104e8:	ret
  4104ec:	sub	sp, sp, #0x10
  4104f0:	mov	w8, #0x40                  	// #64
  4104f4:	str	x0, [sp, #8]
  4104f8:	str	w1, [sp, #4]
  4104fc:	ldr	x9, [sp, #8]
  410500:	ldr	w10, [sp, #4]
  410504:	mov	w11, w10
  410508:	lsr	x9, x9, x11
  41050c:	ldr	x11, [sp, #8]
  410510:	ldr	w10, [sp, #4]
  410514:	subs	w8, w8, w10
  410518:	mov	w12, w8
  41051c:	lsl	x11, x11, x12
  410520:	orr	x0, x9, x11
  410524:	add	sp, sp, #0x10
  410528:	ret
  41052c:	sub	sp, sp, #0x10
  410530:	mov	w8, #0x20                  	// #32
  410534:	str	w0, [sp, #12]
  410538:	str	w1, [sp, #8]
  41053c:	ldr	w9, [sp, #12]
  410540:	ldr	w10, [sp, #8]
  410544:	lsl	w9, w9, w10
  410548:	ldr	w10, [sp, #12]
  41054c:	ldr	w11, [sp, #8]
  410550:	subs	w8, w8, w11
  410554:	lsr	w8, w10, w8
  410558:	orr	w0, w9, w8
  41055c:	add	sp, sp, #0x10
  410560:	ret
  410564:	sub	sp, sp, #0x10
  410568:	mov	w8, #0x20                  	// #32
  41056c:	str	w0, [sp, #12]
  410570:	str	w1, [sp, #8]
  410574:	ldr	w9, [sp, #12]
  410578:	ldr	w10, [sp, #8]
  41057c:	lsr	w9, w9, w10
  410580:	ldr	w10, [sp, #12]
  410584:	ldr	w11, [sp, #8]
  410588:	subs	w8, w8, w11
  41058c:	lsl	w8, w10, w8
  410590:	orr	w0, w9, w8
  410594:	add	sp, sp, #0x10
  410598:	ret
  41059c:	sub	sp, sp, #0x10
  4105a0:	mov	x8, #0x40                  	// #64
  4105a4:	str	x0, [sp, #8]
  4105a8:	str	w1, [sp, #4]
  4105ac:	ldr	x9, [sp, #8]
  4105b0:	ldr	w10, [sp, #4]
  4105b4:	mov	w11, w10
  4105b8:	lsl	x9, x9, x11
  4105bc:	ldr	x11, [sp, #8]
  4105c0:	ldrsw	x12, [sp, #4]
  4105c4:	subs	x8, x8, x12
  4105c8:	lsr	x8, x11, x8
  4105cc:	orr	x0, x9, x8
  4105d0:	add	sp, sp, #0x10
  4105d4:	ret
  4105d8:	sub	sp, sp, #0x10
  4105dc:	mov	x8, #0x40                  	// #64
  4105e0:	str	x0, [sp, #8]
  4105e4:	str	w1, [sp, #4]
  4105e8:	ldr	x9, [sp, #8]
  4105ec:	ldr	w10, [sp, #4]
  4105f0:	mov	w11, w10
  4105f4:	lsr	x9, x9, x11
  4105f8:	ldr	x11, [sp, #8]
  4105fc:	ldrsw	x12, [sp, #4]
  410600:	subs	x8, x8, x12
  410604:	lsl	x8, x11, x8
  410608:	orr	x0, x9, x8
  41060c:	add	sp, sp, #0x10
  410610:	ret
  410614:	sub	sp, sp, #0x10
  410618:	mov	w8, #0x10                  	// #16
  41061c:	strh	w0, [sp, #14]
  410620:	str	w1, [sp, #8]
  410624:	ldrh	w9, [sp, #14]
  410628:	ldr	w10, [sp, #8]
  41062c:	lsl	w9, w9, w10
  410630:	ldrh	w10, [sp, #14]
  410634:	ldr	w11, [sp, #8]
  410638:	subs	w8, w8, w11
  41063c:	asr	w8, w10, w8
  410640:	orr	w8, w9, w8
  410644:	and	w8, w8, #0xffff
  410648:	mov	w0, w8
  41064c:	add	sp, sp, #0x10
  410650:	ret
  410654:	sub	sp, sp, #0x10
  410658:	mov	w8, #0x10                  	// #16
  41065c:	strh	w0, [sp, #14]
  410660:	str	w1, [sp, #8]
  410664:	ldrh	w9, [sp, #14]
  410668:	ldr	w10, [sp, #8]
  41066c:	asr	w9, w9, w10
  410670:	ldrh	w10, [sp, #14]
  410674:	ldr	w11, [sp, #8]
  410678:	subs	w8, w8, w11
  41067c:	lsl	w8, w10, w8
  410680:	orr	w8, w9, w8
  410684:	and	w8, w8, #0xffff
  410688:	mov	w0, w8
  41068c:	add	sp, sp, #0x10
  410690:	ret
  410694:	sub	sp, sp, #0x10
  410698:	mov	w8, #0x8                   	// #8
  41069c:	strb	w0, [sp, #15]
  4106a0:	str	w1, [sp, #8]
  4106a4:	ldrb	w9, [sp, #15]
  4106a8:	ldr	w10, [sp, #8]
  4106ac:	lsl	w9, w9, w10
  4106b0:	ldrb	w10, [sp, #15]
  4106b4:	ldr	w11, [sp, #8]
  4106b8:	subs	w8, w8, w11
  4106bc:	asr	w8, w10, w8
  4106c0:	orr	w8, w9, w8
  4106c4:	and	w8, w8, #0xff
  4106c8:	mov	w0, w8
  4106cc:	add	sp, sp, #0x10
  4106d0:	ret
  4106d4:	sub	sp, sp, #0x10
  4106d8:	mov	w8, #0x8                   	// #8
  4106dc:	strb	w0, [sp, #15]
  4106e0:	str	w1, [sp, #8]
  4106e4:	ldrb	w9, [sp, #15]
  4106e8:	ldr	w10, [sp, #8]
  4106ec:	asr	w9, w9, w10
  4106f0:	ldrb	w10, [sp, #15]
  4106f4:	ldr	w11, [sp, #8]
  4106f8:	subs	w8, w8, w11
  4106fc:	lsl	w8, w10, w8
  410700:	orr	w8, w9, w8
  410704:	and	w8, w8, #0xff
  410708:	mov	w0, w8
  41070c:	add	sp, sp, #0x10
  410710:	ret
  410714:	sub	sp, sp, #0x40
  410718:	stp	x29, x30, [sp, #48]
  41071c:	add	x29, sp, #0x30
  410720:	stur	x0, [x29, #-16]
  410724:	str	x1, [sp, #24]
  410728:	ldur	x8, [x29, #-16]
  41072c:	str	x8, [sp, #16]
  410730:	ldr	x8, [sp, #24]
  410734:	str	x8, [sp, #8]
  410738:	ldr	x8, [sp, #16]
  41073c:	ldr	x9, [sp, #8]
  410740:	cmp	x8, x9
  410744:	b.ne	410750 <__fxstatat@plt+0xe5e0>  // b.any
  410748:	stur	wzr, [x29, #-4]
  41074c:	b	4107b4 <__fxstatat@plt+0xe644>
  410750:	ldr	x8, [sp, #16]
  410754:	ldrb	w0, [x8]
  410758:	bl	406bd8 <__fxstatat@plt+0x4a68>
  41075c:	strb	w0, [sp, #7]
  410760:	ldr	x8, [sp, #8]
  410764:	ldrb	w0, [x8]
  410768:	bl	406bd8 <__fxstatat@plt+0x4a68>
  41076c:	strb	w0, [sp, #6]
  410770:	ldrb	w9, [sp, #7]
  410774:	cbnz	w9, 41077c <__fxstatat@plt+0xe60c>
  410778:	b	4107a4 <__fxstatat@plt+0xe634>
  41077c:	ldr	x8, [sp, #16]
  410780:	add	x8, x8, #0x1
  410784:	str	x8, [sp, #16]
  410788:	ldr	x8, [sp, #8]
  41078c:	add	x8, x8, #0x1
  410790:	str	x8, [sp, #8]
  410794:	ldrb	w8, [sp, #7]
  410798:	ldrb	w9, [sp, #6]
  41079c:	cmp	w8, w9
  4107a0:	b.eq	410750 <__fxstatat@plt+0xe5e0>  // b.none
  4107a4:	ldrb	w8, [sp, #7]
  4107a8:	ldrb	w9, [sp, #6]
  4107ac:	subs	w8, w8, w9
  4107b0:	stur	w8, [x29, #-4]
  4107b4:	ldur	w0, [x29, #-4]
  4107b8:	ldp	x29, x30, [sp, #48]
  4107bc:	add	sp, sp, #0x40
  4107c0:	ret
  4107c4:	sub	sp, sp, #0x30
  4107c8:	stp	x29, x30, [sp, #32]
  4107cc:	add	x29, sp, #0x20
  4107d0:	str	x0, [sp, #16]
  4107d4:	ldr	x0, [sp, #16]
  4107d8:	bl	401d30 <__fpending@plt>
  4107dc:	cmp	x0, #0x0
  4107e0:	cset	w8, ne  // ne = any
  4107e4:	mov	w9, #0x1                   	// #1
  4107e8:	and	w8, w8, w9
  4107ec:	strb	w8, [sp, #15]
  4107f0:	ldr	x0, [sp, #16]
  4107f4:	str	w9, [sp, #8]
  4107f8:	bl	401cc0 <ferror_unlocked@plt>
  4107fc:	cmp	w0, #0x0
  410800:	cset	w8, ne  // ne = any
  410804:	ldr	w9, [sp, #8]
  410808:	and	w8, w8, w9
  41080c:	strb	w8, [sp, #14]
  410810:	ldr	x0, [sp, #16]
  410814:	bl	410b6c <__fxstatat@plt+0xe9fc>
  410818:	cmp	w0, #0x0
  41081c:	cset	w8, ne  // ne = any
  410820:	and	w8, w8, #0x1
  410824:	strb	w8, [sp, #13]
  410828:	ldrb	w8, [sp, #14]
  41082c:	tbnz	w8, #0, 410854 <__fxstatat@plt+0xe6e4>
  410830:	ldrb	w8, [sp, #13]
  410834:	tbnz	w8, #0, 41083c <__fxstatat@plt+0xe6cc>
  410838:	b	410870 <__fxstatat@plt+0xe700>
  41083c:	ldrb	w8, [sp, #15]
  410840:	tbnz	w8, #0, 410854 <__fxstatat@plt+0xe6e4>
  410844:	bl	402100 <__errno_location@plt>
  410848:	ldr	w8, [x0]
  41084c:	cmp	w8, #0x9
  410850:	b.eq	410870 <__fxstatat@plt+0xe700>  // b.none
  410854:	ldrb	w8, [sp, #13]
  410858:	tbnz	w8, #0, 410864 <__fxstatat@plt+0xe6f4>
  41085c:	bl	402100 <__errno_location@plt>
  410860:	str	wzr, [x0]
  410864:	mov	w8, #0xffffffff            	// #-1
  410868:	stur	w8, [x29, #-4]
  41086c:	b	410874 <__fxstatat@plt+0xe704>
  410870:	stur	wzr, [x29, #-4]
  410874:	ldur	w0, [x29, #-4]
  410878:	ldp	x29, x30, [sp, #32]
  41087c:	add	sp, sp, #0x30
  410880:	ret
  410884:	sub	sp, sp, #0x120
  410888:	stp	x29, x30, [sp, #256]
  41088c:	str	x28, [sp, #272]
  410890:	add	x29, sp, #0x100
  410894:	str	q7, [sp, #144]
  410898:	str	q6, [sp, #128]
  41089c:	str	q5, [sp, #112]
  4108a0:	str	q4, [sp, #96]
  4108a4:	str	q3, [sp, #80]
  4108a8:	str	q2, [sp, #64]
  4108ac:	str	q1, [sp, #48]
  4108b0:	str	q0, [sp, #32]
  4108b4:	stur	x7, [x29, #-56]
  4108b8:	stur	x6, [x29, #-64]
  4108bc:	stur	x5, [x29, #-72]
  4108c0:	stur	x4, [x29, #-80]
  4108c4:	stur	x3, [x29, #-88]
  4108c8:	stur	x2, [x29, #-96]
  4108cc:	stur	x0, [x29, #-8]
  4108d0:	stur	w1, [x29, #-12]
  4108d4:	mov	w8, wzr
  4108d8:	stur	w8, [x29, #-16]
  4108dc:	ldurb	w8, [x29, #-12]
  4108e0:	tbz	w8, #6, 41098c <__fxstatat@plt+0xe81c>
  4108e4:	b	4108e8 <__fxstatat@plt+0xe778>
  4108e8:	mov	w8, #0xffffff80            	// #-128
  4108ec:	stur	w8, [x29, #-20]
  4108f0:	mov	w8, #0xffffffd0            	// #-48
  4108f4:	stur	w8, [x29, #-24]
  4108f8:	add	x9, x29, #0x20
  4108fc:	stur	x9, [x29, #-48]
  410900:	add	x9, sp, #0x20
  410904:	add	x9, x9, #0x80
  410908:	stur	x9, [x29, #-32]
  41090c:	sub	x9, x29, #0x60
  410910:	add	x9, x9, #0x30
  410914:	stur	x9, [x29, #-40]
  410918:	sub	x9, x29, #0x30
  41091c:	add	x9, x9, #0x18
  410920:	ldur	w8, [x29, #-24]
  410924:	mov	w10, w8
  410928:	str	x9, [sp, #24]
  41092c:	str	w10, [sp, #20]
  410930:	tbz	w8, #31, 410968 <__fxstatat@plt+0xe7f8>
  410934:	b	410938 <__fxstatat@plt+0xe7c8>
  410938:	ldr	w8, [sp, #20]
  41093c:	add	w9, w8, #0x8
  410940:	ldr	x10, [sp, #24]
  410944:	str	w9, [x10]
  410948:	subs	w9, w9, #0x0
  41094c:	b.gt	410968 <__fxstatat@plt+0xe7f8>
  410950:	b	410954 <__fxstatat@plt+0xe7e4>
  410954:	ldur	x8, [x29, #-40]
  410958:	ldr	w9, [sp, #20]
  41095c:	add	x8, x8, w9, sxtw
  410960:	str	x8, [sp, #8]
  410964:	b	41097c <__fxstatat@plt+0xe80c>
  410968:	ldur	x8, [x29, #-48]
  41096c:	add	x9, x8, #0x8
  410970:	stur	x9, [x29, #-48]
  410974:	str	x8, [sp, #8]
  410978:	b	41097c <__fxstatat@plt+0xe80c>
  41097c:	ldr	x8, [sp, #8]
  410980:	ldr	w9, [x8]
  410984:	stur	w9, [x29, #-16]
  410988:	b	41098c <__fxstatat@plt+0xe81c>
  41098c:	ldur	x0, [x29, #-8]
  410990:	ldur	w1, [x29, #-12]
  410994:	ldur	w2, [x29, #-16]
  410998:	bl	401dd0 <open@plt>
  41099c:	bl	410af0 <__fxstatat@plt+0xe980>
  4109a0:	ldr	x28, [sp, #272]
  4109a4:	ldp	x29, x30, [sp, #256]
  4109a8:	add	sp, sp, #0x120
  4109ac:	ret
  4109b0:	sub	sp, sp, #0x20
  4109b4:	stp	x29, x30, [sp, #16]
  4109b8:	add	x29, sp, #0x10
  4109bc:	mov	w8, #0x1                   	// #1
  4109c0:	mov	x9, xzr
  4109c4:	stur	w0, [x29, #-4]
  4109c8:	sturb	w8, [x29, #-5]
  4109cc:	ldur	w0, [x29, #-4]
  4109d0:	mov	x1, x9
  4109d4:	bl	402160 <setlocale@plt>
  4109d8:	str	x0, [sp]
  4109dc:	ldr	x9, [sp]
  4109e0:	cbz	x9, 410a14 <__fxstatat@plt+0xe8a4>
  4109e4:	ldr	x0, [sp]
  4109e8:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  4109ec:	add	x1, x1, #0xab8
  4109f0:	bl	401f50 <strcmp@plt>
  4109f4:	cbz	w0, 410a0c <__fxstatat@plt+0xe89c>
  4109f8:	ldr	x0, [sp]
  4109fc:	adrp	x1, 414000 <__fxstatat@plt+0x11e90>
  410a00:	add	x1, x1, #0xaba
  410a04:	bl	401f50 <strcmp@plt>
  410a08:	cbnz	w0, 410a14 <__fxstatat@plt+0xe8a4>
  410a0c:	mov	w8, #0x0                   	// #0
  410a10:	sturb	w8, [x29, #-5]
  410a14:	ldurb	w8, [x29, #-5]
  410a18:	and	w0, w8, #0x1
  410a1c:	ldp	x29, x30, [sp, #16]
  410a20:	add	sp, sp, #0x20
  410a24:	ret
  410a28:	sub	sp, sp, #0x20
  410a2c:	str	x0, [sp, #24]
  410a30:	str	x1, [sp, #16]
  410a34:	str	xzr, [sp]
  410a38:	ldr	x8, [sp, #24]
  410a3c:	str	x8, [sp, #8]
  410a40:	ldr	x8, [sp, #8]
  410a44:	ldrb	w9, [x8]
  410a48:	cbz	w9, 410a80 <__fxstatat@plt+0xe910>
  410a4c:	ldr	x8, [sp, #8]
  410a50:	ldrb	w9, [x8]
  410a54:	mov	w8, w9
  410a58:	ldr	x10, [sp]
  410a5c:	ldr	x11, [sp]
  410a60:	lsr	x11, x11, #55
  410a64:	orr	x10, x11, x10, lsl #9
  410a68:	add	x8, x8, x10
  410a6c:	str	x8, [sp]
  410a70:	ldr	x8, [sp, #8]
  410a74:	add	x8, x8, #0x1
  410a78:	str	x8, [sp, #8]
  410a7c:	b	410a40 <__fxstatat@plt+0xe8d0>
  410a80:	ldr	x8, [sp]
  410a84:	ldr	x9, [sp, #16]
  410a88:	udiv	x10, x8, x9
  410a8c:	mul	x9, x10, x9
  410a90:	subs	x0, x8, x9
  410a94:	add	sp, sp, #0x20
  410a98:	ret
  410a9c:	sub	sp, sp, #0x20
  410aa0:	stp	x29, x30, [sp, #16]
  410aa4:	add	x29, sp, #0x10
  410aa8:	mov	w0, #0xe                   	// #14
  410aac:	bl	401d90 <nl_langinfo@plt>
  410ab0:	str	x0, [sp, #8]
  410ab4:	ldr	x8, [sp, #8]
  410ab8:	cbnz	x8, 410ac8 <__fxstatat@plt+0xe958>
  410abc:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  410ac0:	add	x8, x8, #0x4f6
  410ac4:	str	x8, [sp, #8]
  410ac8:	ldr	x8, [sp, #8]
  410acc:	ldrb	w9, [x8]
  410ad0:	cbnz	w9, 410ae0 <__fxstatat@plt+0xe970>
  410ad4:	adrp	x8, 414000 <__fxstatat@plt+0x11e90>
  410ad8:	add	x8, x8, #0xac0
  410adc:	str	x8, [sp, #8]
  410ae0:	ldr	x0, [sp, #8]
  410ae4:	ldp	x29, x30, [sp, #16]
  410ae8:	add	sp, sp, #0x20
  410aec:	ret
  410af0:	sub	sp, sp, #0x20
  410af4:	stp	x29, x30, [sp, #16]
  410af8:	add	x29, sp, #0x10
  410afc:	mov	w8, wzr
  410b00:	stur	w0, [x29, #-4]
  410b04:	ldur	w9, [x29, #-4]
  410b08:	cmp	w8, w9
  410b0c:	cset	w8, gt
  410b10:	tbnz	w8, #0, 410b5c <__fxstatat@plt+0xe9ec>
  410b14:	ldur	w8, [x29, #-4]
  410b18:	cmp	w8, #0x2
  410b1c:	b.gt	410b5c <__fxstatat@plt+0xe9ec>
  410b20:	ldur	w0, [x29, #-4]
  410b24:	bl	410da8 <__fxstatat@plt+0xec38>
  410b28:	str	w0, [sp, #8]
  410b2c:	bl	402100 <__errno_location@plt>
  410b30:	ldr	w8, [x0]
  410b34:	str	w8, [sp, #4]
  410b38:	ldur	w0, [x29, #-4]
  410b3c:	bl	401ea0 <close@plt>
  410b40:	ldr	w8, [sp, #4]
  410b44:	str	w8, [sp]
  410b48:	bl	402100 <__errno_location@plt>
  410b4c:	ldr	w8, [sp]
  410b50:	str	w8, [x0]
  410b54:	ldr	w9, [sp, #8]
  410b58:	stur	w9, [x29, #-4]
  410b5c:	ldur	w0, [x29, #-4]
  410b60:	ldp	x29, x30, [sp, #16]
  410b64:	add	sp, sp, #0x20
  410b68:	ret
  410b6c:	sub	sp, sp, #0x30
  410b70:	stp	x29, x30, [sp, #32]
  410b74:	add	x29, sp, #0x20
  410b78:	str	x0, [sp, #16]
  410b7c:	str	wzr, [sp, #12]
  410b80:	str	wzr, [sp, #4]
  410b84:	ldr	x0, [sp, #16]
  410b88:	bl	401d60 <fileno@plt>
  410b8c:	str	w0, [sp, #8]
  410b90:	ldr	w8, [sp, #8]
  410b94:	cmp	w8, #0x0
  410b98:	cset	w8, ge  // ge = tcont
  410b9c:	tbnz	w8, #0, 410bb0 <__fxstatat@plt+0xea40>
  410ba0:	ldr	x0, [sp, #16]
  410ba4:	bl	401d80 <fclose@plt>
  410ba8:	stur	w0, [x29, #-4]
  410bac:	b	410c30 <__fxstatat@plt+0xeac0>
  410bb0:	ldr	x0, [sp, #16]
  410bb4:	bl	4020a0 <__freading@plt>
  410bb8:	cbz	w0, 410be0 <__fxstatat@plt+0xea70>
  410bbc:	ldr	x0, [sp, #16]
  410bc0:	bl	401d60 <fileno@plt>
  410bc4:	mov	x8, xzr
  410bc8:	mov	x1, x8
  410bcc:	mov	w2, #0x1                   	// #1
  410bd0:	bl	401d20 <lseek@plt>
  410bd4:	mov	x8, #0xffffffffffffffff    	// #-1
  410bd8:	cmp	x0, x8
  410bdc:	b.eq	410bf8 <__fxstatat@plt+0xea88>  // b.none
  410be0:	ldr	x0, [sp, #16]
  410be4:	bl	410c40 <__fxstatat@plt+0xead0>
  410be8:	cbz	w0, 410bf8 <__fxstatat@plt+0xea88>
  410bec:	bl	402100 <__errno_location@plt>
  410bf0:	ldr	w8, [x0]
  410bf4:	str	w8, [sp, #12]
  410bf8:	ldr	x0, [sp, #16]
  410bfc:	bl	401d80 <fclose@plt>
  410c00:	str	w0, [sp, #4]
  410c04:	ldr	w8, [sp, #12]
  410c08:	cbz	w8, 410c28 <__fxstatat@plt+0xeab8>
  410c0c:	ldr	w8, [sp, #12]
  410c10:	str	w8, [sp]
  410c14:	bl	402100 <__errno_location@plt>
  410c18:	ldr	w8, [sp]
  410c1c:	str	w8, [x0]
  410c20:	mov	w9, #0xffffffff            	// #-1
  410c24:	str	w9, [sp, #4]
  410c28:	ldr	w8, [sp, #4]
  410c2c:	stur	w8, [x29, #-4]
  410c30:	ldur	w0, [x29, #-4]
  410c34:	ldp	x29, x30, [sp, #32]
  410c38:	add	sp, sp, #0x30
  410c3c:	ret
  410c40:	sub	sp, sp, #0x20
  410c44:	stp	x29, x30, [sp, #16]
  410c48:	add	x29, sp, #0x10
  410c4c:	str	x0, [sp]
  410c50:	ldr	x8, [sp]
  410c54:	cbz	x8, 410c64 <__fxstatat@plt+0xeaf4>
  410c58:	ldr	x0, [sp]
  410c5c:	bl	4020a0 <__freading@plt>
  410c60:	cbnz	w0, 410c74 <__fxstatat@plt+0xeb04>
  410c64:	ldr	x0, [sp]
  410c68:	bl	402020 <fflush@plt>
  410c6c:	stur	w0, [x29, #-4]
  410c70:	b	410c88 <__fxstatat@plt+0xeb18>
  410c74:	ldr	x0, [sp]
  410c78:	bl	410c98 <__fxstatat@plt+0xeb28>
  410c7c:	ldr	x0, [sp]
  410c80:	bl	402020 <fflush@plt>
  410c84:	stur	w0, [x29, #-4]
  410c88:	ldur	w0, [x29, #-4]
  410c8c:	ldp	x29, x30, [sp, #16]
  410c90:	add	sp, sp, #0x20
  410c94:	ret
  410c98:	sub	sp, sp, #0x20
  410c9c:	stp	x29, x30, [sp, #16]
  410ca0:	add	x29, sp, #0x10
  410ca4:	str	x0, [sp, #8]
  410ca8:	ldr	x8, [sp, #8]
  410cac:	ldr	w9, [x8]
  410cb0:	and	w9, w9, #0x100
  410cb4:	cbz	w9, 410ccc <__fxstatat@plt+0xeb5c>
  410cb8:	ldr	x0, [sp, #8]
  410cbc:	mov	x8, xzr
  410cc0:	mov	x1, x8
  410cc4:	mov	w2, #0x1                   	// #1
  410cc8:	bl	410cd8 <__fxstatat@plt+0xeb68>
  410ccc:	ldp	x29, x30, [sp, #16]
  410cd0:	add	sp, sp, #0x20
  410cd4:	ret
  410cd8:	sub	sp, sp, #0x40
  410cdc:	stp	x29, x30, [sp, #48]
  410ce0:	add	x29, sp, #0x30
  410ce4:	stur	x0, [x29, #-16]
  410ce8:	str	x1, [sp, #24]
  410cec:	str	w2, [sp, #20]
  410cf0:	ldur	x8, [x29, #-16]
  410cf4:	ldr	x8, [x8, #16]
  410cf8:	ldur	x9, [x29, #-16]
  410cfc:	ldr	x9, [x9, #8]
  410d00:	cmp	x8, x9
  410d04:	b.ne	410d84 <__fxstatat@plt+0xec14>  // b.any
  410d08:	ldur	x8, [x29, #-16]
  410d0c:	ldr	x8, [x8, #40]
  410d10:	ldur	x9, [x29, #-16]
  410d14:	ldr	x9, [x9, #32]
  410d18:	cmp	x8, x9
  410d1c:	b.ne	410d84 <__fxstatat@plt+0xec14>  // b.any
  410d20:	ldur	x8, [x29, #-16]
  410d24:	ldr	x8, [x8, #72]
  410d28:	cbnz	x8, 410d84 <__fxstatat@plt+0xec14>
  410d2c:	ldur	x0, [x29, #-16]
  410d30:	bl	401d60 <fileno@plt>
  410d34:	ldr	x1, [sp, #24]
  410d38:	ldr	w2, [sp, #20]
  410d3c:	bl	401d20 <lseek@plt>
  410d40:	str	x0, [sp, #8]
  410d44:	ldr	x8, [sp, #8]
  410d48:	mov	x9, #0xffffffffffffffff    	// #-1
  410d4c:	cmp	x8, x9
  410d50:	b.ne	410d60 <__fxstatat@plt+0xebf0>  // b.any
  410d54:	mov	w8, #0xffffffff            	// #-1
  410d58:	stur	w8, [x29, #-4]
  410d5c:	b	410d98 <__fxstatat@plt+0xec28>
  410d60:	ldur	x8, [x29, #-16]
  410d64:	ldr	w9, [x8]
  410d68:	and	w9, w9, #0xffffffef
  410d6c:	str	w9, [x8]
  410d70:	ldr	x8, [sp, #8]
  410d74:	ldur	x10, [x29, #-16]
  410d78:	str	x8, [x10, #144]
  410d7c:	stur	wzr, [x29, #-4]
  410d80:	b	410d98 <__fxstatat@plt+0xec28>
  410d84:	ldur	x0, [x29, #-16]
  410d88:	ldr	x1, [sp, #24]
  410d8c:	ldr	w2, [sp, #20]
  410d90:	bl	401f70 <fseeko@plt>
  410d94:	stur	w0, [x29, #-4]
  410d98:	ldur	w0, [x29, #-4]
  410d9c:	ldp	x29, x30, [sp, #48]
  410da0:	add	sp, sp, #0x40
  410da4:	ret
  410da8:	sub	sp, sp, #0x20
  410dac:	stp	x29, x30, [sp, #16]
  410db0:	add	x29, sp, #0x10
  410db4:	mov	w8, wzr
  410db8:	mov	w2, #0x3                   	// #3
  410dbc:	stur	w0, [x29, #-4]
  410dc0:	ldur	w0, [x29, #-4]
  410dc4:	mov	w1, w8
  410dc8:	bl	410dd8 <__fxstatat@plt+0xec68>
  410dcc:	ldp	x29, x30, [sp, #16]
  410dd0:	add	sp, sp, #0x20
  410dd4:	ret
  410dd8:	sub	sp, sp, #0x180
  410ddc:	stp	x29, x30, [sp, #352]
  410de0:	str	x28, [sp, #368]
  410de4:	add	x29, sp, #0x160
  410de8:	str	q7, [sp, #224]
  410dec:	str	q6, [sp, #208]
  410df0:	str	q5, [sp, #192]
  410df4:	str	q4, [sp, #176]
  410df8:	str	q3, [sp, #160]
  410dfc:	str	q2, [sp, #144]
  410e00:	str	q1, [sp, #128]
  410e04:	str	q0, [sp, #112]
  410e08:	stur	x7, [x29, #-72]
  410e0c:	stur	x6, [x29, #-80]
  410e10:	stur	x5, [x29, #-88]
  410e14:	stur	x4, [x29, #-96]
  410e18:	stur	x3, [x29, #-104]
  410e1c:	stur	x2, [x29, #-112]
  410e20:	stur	w0, [x29, #-4]
  410e24:	stur	w1, [x29, #-8]
  410e28:	mov	w8, #0xffffffff            	// #-1
  410e2c:	stur	w8, [x29, #-44]
  410e30:	mov	w8, #0xffffff80            	// #-128
  410e34:	stur	w8, [x29, #-12]
  410e38:	mov	w8, #0xffffffd0            	// #-48
  410e3c:	stur	w8, [x29, #-16]
  410e40:	add	x9, sp, #0x70
  410e44:	add	x9, x9, #0x80
  410e48:	stur	x9, [x29, #-24]
  410e4c:	sub	x9, x29, #0x70
  410e50:	add	x9, x9, #0x30
  410e54:	stur	x9, [x29, #-32]
  410e58:	add	x9, x29, #0x20
  410e5c:	stur	x9, [x29, #-40]
  410e60:	ldur	w8, [x29, #-8]
  410e64:	mov	w10, w8
  410e68:	str	w10, [sp, #108]
  410e6c:	cbz	w8, 410e84 <__fxstatat@plt+0xed14>
  410e70:	b	410e74 <__fxstatat@plt+0xed04>
  410e74:	ldr	w8, [sp, #108]
  410e78:	subs	w9, w8, #0x406
  410e7c:	b.eq	410f08 <__fxstatat@plt+0xed98>  // b.none
  410e80:	b	410f8c <__fxstatat@plt+0xee1c>
  410e84:	sub	x8, x29, #0x28
  410e88:	add	x8, x8, #0x18
  410e8c:	ldur	w9, [x29, #-16]
  410e90:	mov	w10, w9
  410e94:	str	x8, [sp, #96]
  410e98:	str	w10, [sp, #92]
  410e9c:	tbz	w9, #31, 410ed4 <__fxstatat@plt+0xed64>
  410ea0:	b	410ea4 <__fxstatat@plt+0xed34>
  410ea4:	ldr	w8, [sp, #92]
  410ea8:	add	w9, w8, #0x8
  410eac:	ldr	x10, [sp, #96]
  410eb0:	str	w9, [x10]
  410eb4:	subs	w9, w9, #0x0
  410eb8:	b.gt	410ed4 <__fxstatat@plt+0xed64>
  410ebc:	b	410ec0 <__fxstatat@plt+0xed50>
  410ec0:	ldur	x8, [x29, #-32]
  410ec4:	ldr	w9, [sp, #92]
  410ec8:	add	x8, x8, w9, sxtw
  410ecc:	str	x8, [sp, #80]
  410ed0:	b	410ee8 <__fxstatat@plt+0xed78>
  410ed4:	ldur	x8, [x29, #-40]
  410ed8:	add	x9, x8, #0x8
  410edc:	stur	x9, [x29, #-40]
  410ee0:	str	x8, [sp, #80]
  410ee4:	b	410ee8 <__fxstatat@plt+0xed78>
  410ee8:	ldr	x8, [sp, #80]
  410eec:	ldr	w9, [x8]
  410ef0:	stur	w9, [x29, #-48]
  410ef4:	ldur	w0, [x29, #-4]
  410ef8:	ldur	w1, [x29, #-48]
  410efc:	bl	4111d0 <__fxstatat@plt+0xf060>
  410f00:	stur	w0, [x29, #-44]
  410f04:	b	4111bc <__fxstatat@plt+0xf04c>
  410f08:	sub	x8, x29, #0x28
  410f0c:	add	x8, x8, #0x18
  410f10:	ldur	w9, [x29, #-16]
  410f14:	mov	w10, w9
  410f18:	str	x8, [sp, #72]
  410f1c:	str	w10, [sp, #68]
  410f20:	tbz	w9, #31, 410f58 <__fxstatat@plt+0xede8>
  410f24:	b	410f28 <__fxstatat@plt+0xedb8>
  410f28:	ldr	w8, [sp, #68]
  410f2c:	add	w9, w8, #0x8
  410f30:	ldr	x10, [sp, #72]
  410f34:	str	w9, [x10]
  410f38:	subs	w9, w9, #0x0
  410f3c:	b.gt	410f58 <__fxstatat@plt+0xede8>
  410f40:	b	410f44 <__fxstatat@plt+0xedd4>
  410f44:	ldur	x8, [x29, #-32]
  410f48:	ldr	w9, [sp, #68]
  410f4c:	add	x8, x8, w9, sxtw
  410f50:	str	x8, [sp, #56]
  410f54:	b	410f6c <__fxstatat@plt+0xedfc>
  410f58:	ldur	x8, [x29, #-40]
  410f5c:	add	x9, x8, #0x8
  410f60:	stur	x9, [x29, #-40]
  410f64:	str	x8, [sp, #56]
  410f68:	b	410f6c <__fxstatat@plt+0xedfc>
  410f6c:	ldr	x8, [sp, #56]
  410f70:	ldr	w9, [x8]
  410f74:	stur	w9, [x29, #-52]
  410f78:	ldur	w0, [x29, #-4]
  410f7c:	ldur	w1, [x29, #-52]
  410f80:	bl	41120c <__fxstatat@plt+0xf09c>
  410f84:	stur	w0, [x29, #-44]
  410f88:	b	4111bc <__fxstatat@plt+0xf04c>
  410f8c:	ldur	w8, [x29, #-8]
  410f90:	mov	w9, w8
  410f94:	str	w9, [sp, #52]
  410f98:	cbz	w8, 4110a8 <__fxstatat@plt+0xef38>
  410f9c:	b	410fa0 <__fxstatat@plt+0xee30>
  410fa0:	ldr	w8, [sp, #52]
  410fa4:	subs	w9, w8, #0x1
  410fa8:	b.eq	411094 <__fxstatat@plt+0xef24>  // b.none
  410fac:	b	410fb0 <__fxstatat@plt+0xee40>
  410fb0:	ldr	w8, [sp, #52]
  410fb4:	subs	w9, w8, #0x2
  410fb8:	b.eq	4110a8 <__fxstatat@plt+0xef38>  // b.none
  410fbc:	b	410fc0 <__fxstatat@plt+0xee50>
  410fc0:	ldr	w8, [sp, #52]
  410fc4:	subs	w9, w8, #0x3
  410fc8:	b.eq	411094 <__fxstatat@plt+0xef24>  // b.none
  410fcc:	b	410fd0 <__fxstatat@plt+0xee60>
  410fd0:	ldr	w8, [sp, #52]
  410fd4:	subs	w9, w8, #0x4
  410fd8:	b.eq	4110a8 <__fxstatat@plt+0xef38>  // b.none
  410fdc:	b	410fe0 <__fxstatat@plt+0xee70>
  410fe0:	ldr	w8, [sp, #52]
  410fe4:	subs	w9, w8, #0x8
  410fe8:	b.eq	4110a8 <__fxstatat@plt+0xef38>  // b.none
  410fec:	b	410ff0 <__fxstatat@plt+0xee80>
  410ff0:	ldr	w8, [sp, #52]
  410ff4:	subs	w9, w8, #0x9
  410ff8:	b.eq	411094 <__fxstatat@plt+0xef24>  // b.none
  410ffc:	b	411000 <__fxstatat@plt+0xee90>
  411000:	ldr	w8, [sp, #52]
  411004:	subs	w9, w8, #0xa
  411008:	b.eq	4110a8 <__fxstatat@plt+0xef38>  // b.none
  41100c:	b	411010 <__fxstatat@plt+0xeea0>
  411010:	ldr	w8, [sp, #52]
  411014:	subs	w9, w8, #0xb
  411018:	b.eq	411094 <__fxstatat@plt+0xef24>  // b.none
  41101c:	b	411020 <__fxstatat@plt+0xeeb0>
  411020:	ldr	w8, [sp, #52]
  411024:	subs	w9, w8, #0x400
  411028:	b.eq	4110a8 <__fxstatat@plt+0xef38>  // b.none
  41102c:	b	411030 <__fxstatat@plt+0xeec0>
  411030:	ldr	w8, [sp, #52]
  411034:	subs	w9, w8, #0x401
  411038:	b.eq	411094 <__fxstatat@plt+0xef24>  // b.none
  41103c:	b	411040 <__fxstatat@plt+0xeed0>
  411040:	ldr	w8, [sp, #52]
  411044:	subs	w9, w8, #0x402
  411048:	b.eq	4110a8 <__fxstatat@plt+0xef38>  // b.none
  41104c:	b	411050 <__fxstatat@plt+0xeee0>
  411050:	ldr	w8, [sp, #52]
  411054:	subs	w9, w8, #0x406
  411058:	subs	w9, w9, #0x2
  41105c:	b.cc	4110a8 <__fxstatat@plt+0xef38>  // b.lo, b.ul, b.last
  411060:	b	411064 <__fxstatat@plt+0xeef4>
  411064:	ldr	w8, [sp, #52]
  411068:	subs	w9, w8, #0x408
  41106c:	b.eq	411094 <__fxstatat@plt+0xef24>  // b.none
  411070:	b	411074 <__fxstatat@plt+0xef04>
  411074:	ldr	w8, [sp, #52]
  411078:	subs	w9, w8, #0x409
  41107c:	b.eq	4110a8 <__fxstatat@plt+0xef38>  // b.none
  411080:	b	411084 <__fxstatat@plt+0xef14>
  411084:	ldr	w8, [sp, #52]
  411088:	subs	w9, w8, #0x40a
  41108c:	b.ne	411130 <__fxstatat@plt+0xefc0>  // b.any
  411090:	b	411094 <__fxstatat@plt+0xef24>
  411094:	ldur	w0, [x29, #-4]
  411098:	ldur	w1, [x29, #-8]
  41109c:	bl	402010 <fcntl@plt>
  4110a0:	stur	w0, [x29, #-44]
  4110a4:	b	4111b8 <__fxstatat@plt+0xf048>
  4110a8:	sub	x8, x29, #0x28
  4110ac:	add	x8, x8, #0x18
  4110b0:	ldur	w9, [x29, #-16]
  4110b4:	mov	w10, w9
  4110b8:	str	x8, [sp, #40]
  4110bc:	str	w10, [sp, #36]
  4110c0:	tbz	w9, #31, 4110f8 <__fxstatat@plt+0xef88>
  4110c4:	b	4110c8 <__fxstatat@plt+0xef58>
  4110c8:	ldr	w8, [sp, #36]
  4110cc:	add	w9, w8, #0x8
  4110d0:	ldr	x10, [sp, #40]
  4110d4:	str	w9, [x10]
  4110d8:	subs	w9, w9, #0x0
  4110dc:	b.gt	4110f8 <__fxstatat@plt+0xef88>
  4110e0:	b	4110e4 <__fxstatat@plt+0xef74>
  4110e4:	ldur	x8, [x29, #-32]
  4110e8:	ldr	w9, [sp, #36]
  4110ec:	add	x8, x8, w9, sxtw
  4110f0:	str	x8, [sp, #24]
  4110f4:	b	41110c <__fxstatat@plt+0xef9c>
  4110f8:	ldur	x8, [x29, #-40]
  4110fc:	add	x9, x8, #0x8
  411100:	stur	x9, [x29, #-40]
  411104:	str	x8, [sp, #24]
  411108:	b	41110c <__fxstatat@plt+0xef9c>
  41110c:	ldr	x8, [sp, #24]
  411110:	ldr	w9, [x8]
  411114:	stur	w9, [x29, #-56]
  411118:	ldur	w0, [x29, #-4]
  41111c:	ldur	w1, [x29, #-8]
  411120:	ldur	w2, [x29, #-56]
  411124:	bl	402010 <fcntl@plt>
  411128:	stur	w0, [x29, #-44]
  41112c:	b	4111b8 <__fxstatat@plt+0xf048>
  411130:	sub	x8, x29, #0x28
  411134:	add	x8, x8, #0x18
  411138:	ldur	w9, [x29, #-16]
  41113c:	mov	w10, w9
  411140:	str	x8, [sp, #16]
  411144:	str	w10, [sp, #12]
  411148:	tbz	w9, #31, 411180 <__fxstatat@plt+0xf010>
  41114c:	b	411150 <__fxstatat@plt+0xefe0>
  411150:	ldr	w8, [sp, #12]
  411154:	add	w9, w8, #0x8
  411158:	ldr	x10, [sp, #16]
  41115c:	str	w9, [x10]
  411160:	subs	w9, w9, #0x0
  411164:	b.gt	411180 <__fxstatat@plt+0xf010>
  411168:	b	41116c <__fxstatat@plt+0xeffc>
  41116c:	ldur	x8, [x29, #-32]
  411170:	ldr	w9, [sp, #12]
  411174:	add	x8, x8, w9, sxtw
  411178:	str	x8, [sp]
  41117c:	b	411194 <__fxstatat@plt+0xf024>
  411180:	ldur	x8, [x29, #-40]
  411184:	add	x9, x8, #0x8
  411188:	stur	x9, [x29, #-40]
  41118c:	str	x8, [sp]
  411190:	b	411194 <__fxstatat@plt+0xf024>
  411194:	ldr	x8, [sp]
  411198:	ldr	x8, [x8]
  41119c:	stur	x8, [x29, #-64]
  4111a0:	ldur	w0, [x29, #-4]
  4111a4:	ldur	w1, [x29, #-8]
  4111a8:	ldur	x2, [x29, #-64]
  4111ac:	bl	402010 <fcntl@plt>
  4111b0:	stur	w0, [x29, #-44]
  4111b4:	b	4111b8 <__fxstatat@plt+0xf048>
  4111b8:	b	4111bc <__fxstatat@plt+0xf04c>
  4111bc:	ldur	w0, [x29, #-44]
  4111c0:	ldr	x28, [sp, #368]
  4111c4:	ldp	x29, x30, [sp, #352]
  4111c8:	add	sp, sp, #0x180
  4111cc:	ret
  4111d0:	sub	sp, sp, #0x20
  4111d4:	stp	x29, x30, [sp, #16]
  4111d8:	add	x29, sp, #0x10
  4111dc:	mov	w8, wzr
  4111e0:	stur	w0, [x29, #-4]
  4111e4:	str	w1, [sp, #8]
  4111e8:	ldur	w0, [x29, #-4]
  4111ec:	ldr	w2, [sp, #8]
  4111f0:	mov	w1, w8
  4111f4:	bl	402010 <fcntl@plt>
  4111f8:	str	w0, [sp, #4]
  4111fc:	ldr	w0, [sp, #4]
  411200:	ldp	x29, x30, [sp, #16]
  411204:	add	sp, sp, #0x20
  411208:	ret
  41120c:	sub	sp, sp, #0x40
  411210:	stp	x29, x30, [sp, #48]
  411214:	add	x29, sp, #0x30
  411218:	adrp	x8, 425000 <__fxstatat@plt+0x22e90>
  41121c:	add	x8, x8, #0x7c0
  411220:	mov	w9, wzr
  411224:	stur	w0, [x29, #-4]
  411228:	stur	w1, [x29, #-8]
  41122c:	ldr	w10, [x8]
  411230:	cmp	w9, w10
  411234:	cset	w9, gt
  411238:	str	x8, [sp, #16]
  41123c:	tbnz	w9, #0, 4112b8 <__fxstatat@plt+0xf148>
  411240:	ldur	w0, [x29, #-4]
  411244:	ldur	w2, [x29, #-8]
  411248:	mov	w1, #0x406                 	// #1030
  41124c:	bl	402010 <fcntl@plt>
  411250:	stur	w0, [x29, #-12]
  411254:	ldur	w8, [x29, #-12]
  411258:	mov	w9, wzr
  41125c:	cmp	w9, w8
  411260:	cset	w8, le
  411264:	tbnz	w8, #0, 411278 <__fxstatat@plt+0xf108>
  411268:	bl	402100 <__errno_location@plt>
  41126c:	ldr	w8, [x0]
  411270:	cmp	w8, #0x16
  411274:	b.eq	411288 <__fxstatat@plt+0xf118>  // b.none
  411278:	mov	w8, #0x1                   	// #1
  41127c:	ldr	x9, [sp, #16]
  411280:	str	w8, [x9]
  411284:	b	4112b4 <__fxstatat@plt+0xf144>
  411288:	ldur	w0, [x29, #-4]
  41128c:	ldur	w1, [x29, #-8]
  411290:	bl	4111d0 <__fxstatat@plt+0xf060>
  411294:	stur	w0, [x29, #-12]
  411298:	ldur	w8, [x29, #-12]
  41129c:	cmp	w8, #0x0
  4112a0:	cset	w8, lt  // lt = tstop
  4112a4:	tbnz	w8, #0, 4112b4 <__fxstatat@plt+0xf144>
  4112a8:	mov	w8, #0xffffffff            	// #-1
  4112ac:	ldr	x9, [sp, #16]
  4112b0:	str	w8, [x9]
  4112b4:	b	4112c8 <__fxstatat@plt+0xf158>
  4112b8:	ldur	w0, [x29, #-4]
  4112bc:	ldur	w1, [x29, #-8]
  4112c0:	bl	4111d0 <__fxstatat@plt+0xf060>
  4112c4:	stur	w0, [x29, #-12]
  4112c8:	ldur	w8, [x29, #-12]
  4112cc:	mov	w9, wzr
  4112d0:	cmp	w9, w8
  4112d4:	cset	w8, gt
  4112d8:	tbnz	w8, #0, 411360 <__fxstatat@plt+0xf1f0>
  4112dc:	ldr	x8, [sp, #16]
  4112e0:	ldr	w9, [x8]
  4112e4:	mov	w10, #0xffffffff            	// #-1
  4112e8:	cmp	w9, w10
  4112ec:	b.ne	411360 <__fxstatat@plt+0xf1f0>  // b.any
  4112f0:	ldur	w0, [x29, #-12]
  4112f4:	mov	w1, #0x1                   	// #1
  4112f8:	bl	402010 <fcntl@plt>
  4112fc:	stur	w0, [x29, #-16]
  411300:	ldur	w8, [x29, #-16]
  411304:	cmp	w8, #0x0
  411308:	cset	w8, lt  // lt = tstop
  41130c:	tbnz	w8, #0, 411330 <__fxstatat@plt+0xf1c0>
  411310:	ldur	w0, [x29, #-12]
  411314:	ldur	w8, [x29, #-16]
  411318:	orr	w2, w8, #0x1
  41131c:	mov	w1, #0x2                   	// #2
  411320:	bl	402010 <fcntl@plt>
  411324:	mov	w8, #0xffffffff            	// #-1
  411328:	cmp	w0, w8
  41132c:	b.ne	411360 <__fxstatat@plt+0xf1f0>  // b.any
  411330:	bl	402100 <__errno_location@plt>
  411334:	ldr	w8, [x0]
  411338:	stur	w8, [x29, #-20]
  41133c:	ldur	w0, [x29, #-12]
  411340:	bl	401ea0 <close@plt>
  411344:	ldur	w8, [x29, #-20]
  411348:	str	w8, [sp, #12]
  41134c:	bl	402100 <__errno_location@plt>
  411350:	ldr	w8, [sp, #12]
  411354:	str	w8, [x0]
  411358:	mov	w9, #0xffffffff            	// #-1
  41135c:	stur	w9, [x29, #-12]
  411360:	ldur	w0, [x29, #-12]
  411364:	ldp	x29, x30, [sp, #48]
  411368:	add	sp, sp, #0x40
  41136c:	ret
  411370:	stp	x29, x30, [sp, #-48]!
  411374:	mov	x29, sp
  411378:	str	q0, [sp, #16]
  41137c:	str	q1, [sp, #32]
  411380:	ldp	x2, x0, [sp, #16]
  411384:	ldp	x5, x3, [sp, #32]
  411388:	mrs	x10, fpcr
  41138c:	lsr	x1, x0, #63
  411390:	ubfx	x6, x0, #0, #48
  411394:	and	w13, w1, #0xff
  411398:	mov	x14, x1
  41139c:	ubfx	x7, x0, #48, #15
  4113a0:	cbz	w7, 4117c0 <__fxstatat@plt+0xf650>
  4113a4:	mov	w4, #0x7fff                	// #32767
  4113a8:	cmp	w7, w4
  4113ac:	b.eq	411808 <__fxstatat@plt+0xf698>  // b.none
  4113b0:	and	x7, x7, #0xffff
  4113b4:	extr	x6, x6, x2, #61
  4113b8:	mov	x15, #0xffffffffffffc001    	// #-16383
  4113bc:	orr	x4, x6, #0x8000000000000
  4113c0:	add	x7, x7, x15
  4113c4:	lsl	x2, x2, #3
  4113c8:	mov	x1, #0x0                   	// #0
  4113cc:	mov	x16, #0x0                   	// #0
  4113d0:	mov	w0, #0x0                   	// #0
  4113d4:	lsr	x8, x3, #63
  4113d8:	ubfx	x6, x3, #0, #48
  4113dc:	and	w15, w8, #0xff
  4113e0:	ubfx	x9, x3, #48, #15
  4113e4:	cbz	w9, 41177c <__fxstatat@plt+0xf60c>
  4113e8:	mov	w11, #0x7fff                	// #32767
  4113ec:	cmp	w9, w11
  4113f0:	b.eq	4114b4 <__fxstatat@plt+0xf344>  // b.none
  4113f4:	and	x9, x9, #0xffff
  4113f8:	extr	x6, x6, x5, #61
  4113fc:	mov	x12, #0xffffffffffffc001    	// #-16383
  411400:	orr	x6, x6, #0x8000000000000
  411404:	add	x9, x9, x12
  411408:	lsl	x5, x5, #3
  41140c:	sub	x7, x7, x9
  411410:	mov	x9, #0x0                   	// #0
  411414:	eor	w11, w13, w15
  411418:	cmp	x1, #0x9
  41141c:	and	x3, x11, #0xff
  411420:	mov	x12, x3
  411424:	b.gt	411754 <__fxstatat@plt+0xf5e4>
  411428:	cmp	x1, #0x7
  41142c:	b.gt	411914 <__fxstatat@plt+0xf7a4>
  411430:	cmp	x1, #0x3
  411434:	b.eq	411450 <__fxstatat@plt+0xf2e0>  // b.none
  411438:	b.le	411724 <__fxstatat@plt+0xf5b4>
  41143c:	cmp	x1, #0x5
  411440:	b.eq	411764 <__fxstatat@plt+0xf5f4>  // b.none
  411444:	b.le	411548 <__fxstatat@plt+0xf3d8>
  411448:	cmp	x1, #0x6
  41144c:	b.eq	411518 <__fxstatat@plt+0xf3a8>  // b.none
  411450:	cmp	x9, #0x1
  411454:	b.eq	411898 <__fxstatat@plt+0xf728>  // b.none
  411458:	cbz	x9, 41146c <__fxstatat@plt+0xf2fc>
  41145c:	cmp	x9, #0x2
  411460:	b.eq	411a9c <__fxstatat@plt+0xf92c>  // b.none
  411464:	cmp	x9, #0x3
  411468:	b.eq	411a84 <__fxstatat@plt+0xf914>  // b.none
  41146c:	mov	x1, #0x3fff                	// #16383
  411470:	mov	x12, x8
  411474:	add	x3, x7, x1
  411478:	cmp	x3, #0x0
  41147c:	b.le	411958 <__fxstatat@plt+0xf7e8>
  411480:	tst	x5, #0x7
  411484:	b.ne	4118c8 <__fxstatat@plt+0xf758>  // b.any
  411488:	and	w11, w12, #0x1
  41148c:	tbz	x6, #52, 411498 <__fxstatat@plt+0xf328>
  411490:	and	x6, x6, #0xffefffffffffffff
  411494:	add	x3, x7, #0x4, lsl #12
  411498:	mov	x1, #0x7ffe                	// #32766
  41149c:	cmp	x3, x1
  4114a0:	b.gt	411a40 <__fxstatat@plt+0xf8d0>
  4114a4:	and	w1, w3, #0x7fff
  4114a8:	extr	x2, x6, x5, #3
  4114ac:	ubfx	x6, x6, #3, #48
  4114b0:	b	411524 <__fxstatat@plt+0xf3b4>
  4114b4:	mov	x9, #0xffffffffffff8001    	// #-32767
  4114b8:	orr	x3, x6, x5
  4114bc:	add	x7, x7, x9
  4114c0:	cbz	x3, 41183c <__fxstatat@plt+0xf6cc>
  4114c4:	tst	x6, #0x800000000000
  4114c8:	orr	x1, x1, #0x3
  4114cc:	csinc	w0, w0, wzr, ne  // ne = any
  4114d0:	mov	x9, #0x3                   	// #3
  4114d4:	eor	w11, w13, w15
  4114d8:	cmp	x1, #0x9
  4114dc:	and	x3, x11, #0xff
  4114e0:	mov	x12, x3
  4114e4:	b.le	411428 <__fxstatat@plt+0xf2b8>
  4114e8:	cmp	x1, #0xf
  4114ec:	b.ne	411754 <__fxstatat@plt+0xf5e4>  // b.any
  4114f0:	tbz	x4, #47, 411900 <__fxstatat@plt+0xf790>
  4114f4:	tbnz	x6, #47, 411900 <__fxstatat@plt+0xf790>
  4114f8:	orr	x6, x6, #0x800000000000
  4114fc:	mov	w11, w15
  411500:	and	x6, x6, #0xffffffffffff
  411504:	mov	x2, x5
  411508:	mov	w1, #0x7fff                	// #32767
  41150c:	b	411524 <__fxstatat@plt+0xf3b4>
  411510:	cmp	x1, #0x2
  411514:	b.ne	411550 <__fxstatat@plt+0xf3e0>  // b.any
  411518:	mov	w1, #0x0                   	// #0
  41151c:	mov	x6, #0x0                   	// #0
  411520:	mov	x2, #0x0                   	// #0
  411524:	mov	x5, #0x0                   	// #0
  411528:	orr	w1, w1, w11, lsl #15
  41152c:	bfxil	x5, x6, #0, #48
  411530:	fmov	d0, x2
  411534:	bfi	x5, x1, #48, #16
  411538:	fmov	v0.d[1], x5
  41153c:	cbnz	w0, 411744 <__fxstatat@plt+0xf5d4>
  411540:	ldp	x29, x30, [sp], #48
  411544:	ret
  411548:	cmp	x1, #0x4
  41154c:	b.eq	411518 <__fxstatat@plt+0xf3a8>  // b.none
  411550:	cmp	x4, x6
  411554:	b.ls	4118ac <__fxstatat@plt+0xf73c>  // b.plast
  411558:	lsr	x3, x4, #1
  41155c:	extr	x8, x4, x2, #1
  411560:	lsl	x2, x2, #63
  411564:	ubfx	x14, x6, #20, #32
  411568:	extr	x9, x6, x5, #52
  41156c:	lsl	x13, x5, #12
  411570:	and	x15, x9, #0xffffffff
  411574:	udiv	x5, x3, x14
  411578:	msub	x3, x5, x14, x3
  41157c:	mul	x1, x15, x5
  411580:	extr	x3, x3, x8, #32
  411584:	cmp	x1, x3
  411588:	b.ls	41159c <__fxstatat@plt+0xf42c>  // b.plast
  41158c:	adds	x3, x9, x3
  411590:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  411594:	b.hi	411b7c <__fxstatat@plt+0xfa0c>  // b.pmore
  411598:	sub	x5, x5, #0x1
  41159c:	sub	x3, x3, x1
  4115a0:	mov	x4, x8
  4115a4:	udiv	x1, x3, x14
  4115a8:	msub	x3, x1, x14, x3
  4115ac:	mul	x6, x15, x1
  4115b0:	bfi	x4, x3, #32, #32
  4115b4:	cmp	x6, x4
  4115b8:	b.ls	4115cc <__fxstatat@plt+0xf45c>  // b.plast
  4115bc:	adds	x4, x9, x4
  4115c0:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  4115c4:	b.hi	411b70 <__fxstatat@plt+0xfa00>  // b.pmore
  4115c8:	sub	x1, x1, #0x1
  4115cc:	orr	x8, x1, x5, lsl #32
  4115d0:	and	x17, x13, #0xffffffff
  4115d4:	and	x1, x8, #0xffffffff
  4115d8:	lsr	x16, x13, #32
  4115dc:	lsr	x5, x8, #32
  4115e0:	sub	x4, x4, x6
  4115e4:	mov	x18, #0x100000000           	// #4294967296
  4115e8:	mul	x3, x1, x17
  4115ec:	mul	x30, x5, x17
  4115f0:	madd	x6, x16, x1, x30
  4115f4:	and	x1, x3, #0xffffffff
  4115f8:	mul	x5, x5, x16
  4115fc:	add	x3, x6, x3, lsr #32
  411600:	add	x6, x5, x18
  411604:	cmp	x30, x3
  411608:	csel	x5, x6, x5, hi  // hi = pmore
  41160c:	add	x1, x1, x3, lsl #32
  411610:	add	x5, x5, x3, lsr #32
  411614:	cmp	x4, x5
  411618:	b.cc	411924 <__fxstatat@plt+0xf7b4>  // b.lo, b.ul, b.last
  41161c:	ccmp	x2, x1, #0x2, eq  // eq = none
  411620:	mov	x6, x8
  411624:	b.cc	411924 <__fxstatat@plt+0xf7b4>  // b.lo, b.ul, b.last
  411628:	subs	x8, x2, x1
  41162c:	mov	x3, #0x3fff                	// #16383
  411630:	cmp	x2, x1
  411634:	add	x3, x7, x3
  411638:	sbc	x4, x4, x5
  41163c:	cmp	x9, x4
  411640:	b.eq	411b88 <__fxstatat@plt+0xfa18>  // b.none
  411644:	udiv	x5, x4, x14
  411648:	msub	x4, x5, x14, x4
  41164c:	mul	x2, x15, x5
  411650:	extr	x1, x4, x8, #32
  411654:	cmp	x2, x1
  411658:	b.ls	41166c <__fxstatat@plt+0xf4fc>  // b.plast
  41165c:	adds	x1, x9, x1
  411660:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  411664:	b.hi	411c40 <__fxstatat@plt+0xfad0>  // b.pmore
  411668:	sub	x5, x5, #0x1
  41166c:	sub	x1, x1, x2
  411670:	udiv	x2, x1, x14
  411674:	msub	x1, x2, x14, x1
  411678:	mul	x15, x15, x2
  41167c:	bfi	x8, x1, #32, #32
  411680:	mov	x1, x8
  411684:	cmp	x15, x8
  411688:	b.ls	41169c <__fxstatat@plt+0xf52c>  // b.plast
  41168c:	adds	x1, x9, x8
  411690:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  411694:	b.hi	411c4c <__fxstatat@plt+0xfadc>  // b.pmore
  411698:	sub	x2, x2, #0x1
  41169c:	orr	x5, x2, x5, lsl #32
  4116a0:	mov	x11, #0x100000000           	// #4294967296
  4116a4:	and	x4, x5, #0xffffffff
  4116a8:	sub	x1, x1, x15
  4116ac:	lsr	x14, x5, #32
  4116b0:	mul	x2, x17, x4
  4116b4:	mul	x17, x14, x17
  4116b8:	madd	x4, x16, x4, x17
  4116bc:	and	x8, x2, #0xffffffff
  4116c0:	mul	x16, x16, x14
  4116c4:	add	x2, x4, x2, lsr #32
  4116c8:	add	x4, x16, x11
  4116cc:	cmp	x17, x2
  4116d0:	csel	x16, x4, x16, hi  // hi = pmore
  4116d4:	add	x4, x8, x2, lsl #32
  4116d8:	add	x16, x16, x2, lsr #32
  4116dc:	cmp	x1, x16
  4116e0:	b.cs	411ac0 <__fxstatat@plt+0xf950>  // b.hs, b.nlast
  4116e4:	adds	x2, x9, x1
  4116e8:	sub	x8, x5, #0x1
  4116ec:	mov	x1, x2
  4116f0:	b.cs	411704 <__fxstatat@plt+0xf594>  // b.hs, b.nlast
  4116f4:	cmp	x2, x16
  4116f8:	b.cc	411bc0 <__fxstatat@plt+0xfa50>  // b.lo, b.ul, b.last
  4116fc:	ccmp	x13, x4, #0x2, eq  // eq = none
  411700:	b.cc	411bc0 <__fxstatat@plt+0xfa50>  // b.lo, b.ul, b.last
  411704:	cmp	x13, x4
  411708:	mov	x5, x8
  41170c:	cset	w2, ne  // ne = any
  411710:	cmp	w2, #0x0
  411714:	orr	x2, x5, #0x1
  411718:	ccmp	x1, x16, #0x0, eq  // eq = none
  41171c:	csel	x5, x2, x5, ne  // ne = any
  411720:	b	411478 <__fxstatat@plt+0xf308>
  411724:	cmp	x1, #0x1
  411728:	b.ne	411510 <__fxstatat@plt+0xf3a0>  // b.any
  41172c:	mov	x4, #0x0                   	// #0
  411730:	fmov	d0, x4
  411734:	lsl	x3, x3, #63
  411738:	orr	w0, w0, #0x2
  41173c:	orr	x5, x3, #0x7fff000000000000
  411740:	fmov	v0.d[1], x5
  411744:	str	q0, [sp, #16]
  411748:	bl	4128e8 <__fxstatat@plt+0x10778>
  41174c:	ldr	q0, [sp, #16]
  411750:	b	411540 <__fxstatat@plt+0xf3d0>
  411754:	cmp	x1, #0xb
  411758:	b.gt	411828 <__fxstatat@plt+0xf6b8>
  41175c:	cmp	x1, #0xa
  411760:	b.ne	411450 <__fxstatat@plt+0xf2e0>  // b.any
  411764:	mov	w11, #0x0                   	// #0
  411768:	mov	x6, #0xffffffffffff        	// #281474976710655
  41176c:	mov	x2, #0xffffffffffffffff    	// #-1
  411770:	mov	w0, #0x1                   	// #1
  411774:	mov	w1, #0x7fff                	// #32767
  411778:	b	411524 <__fxstatat@plt+0xf3b4>
  41177c:	orr	x3, x6, x5
  411780:	cbz	x3, 411868 <__fxstatat@plt+0xf6f8>
  411784:	cbz	x6, 411a1c <__fxstatat@plt+0xf8ac>
  411788:	clz	x3, x6
  41178c:	sub	x9, x3, #0xf
  411790:	add	w12, w9, #0x3
  411794:	mov	w11, #0x3d                  	// #61
  411798:	sub	w9, w11, w9
  41179c:	lsl	x6, x6, x12
  4117a0:	lsr	x9, x5, x9
  4117a4:	orr	x6, x9, x6
  4117a8:	lsl	x5, x5, x12
  4117ac:	add	x7, x3, x7
  4117b0:	mov	x11, #0x3fef                	// #16367
  4117b4:	mov	x9, #0x0                   	// #0
  4117b8:	add	x7, x7, x11
  4117bc:	b	411414 <__fxstatat@plt+0xf2a4>
  4117c0:	orr	x4, x6, x2
  4117c4:	cbz	x4, 411850 <__fxstatat@plt+0xf6e0>
  4117c8:	cbz	x6, 4119f8 <__fxstatat@plt+0xf888>
  4117cc:	clz	x0, x6
  4117d0:	sub	x4, x0, #0xf
  4117d4:	add	w7, w4, #0x3
  4117d8:	mov	w1, #0x3d                  	// #61
  4117dc:	sub	w4, w1, w4
  4117e0:	lsl	x6, x6, x7
  4117e4:	lsr	x4, x2, x4
  4117e8:	orr	x4, x4, x6
  4117ec:	lsl	x2, x2, x7
  4117f0:	mov	x7, #0xffffffffffffc011    	// #-16367
  4117f4:	mov	x1, #0x0                   	// #0
  4117f8:	sub	x7, x7, x0
  4117fc:	mov	x16, #0x0                   	// #0
  411800:	mov	w0, #0x0                   	// #0
  411804:	b	4113d4 <__fxstatat@plt+0xf264>
  411808:	orr	x4, x6, x2
  41180c:	cbnz	x4, 41187c <__fxstatat@plt+0xf70c>
  411810:	mov	x2, #0x0                   	// #0
  411814:	mov	x1, #0x8                   	// #8
  411818:	mov	x7, #0x7fff                	// #32767
  41181c:	mov	x16, #0x2                   	// #2
  411820:	mov	w0, #0x0                   	// #0
  411824:	b	4113d4 <__fxstatat@plt+0xf264>
  411828:	mov	x6, x4
  41182c:	mov	x5, x2
  411830:	mov	x8, x14
  411834:	mov	x9, x16
  411838:	b	411450 <__fxstatat@plt+0xf2e0>
  41183c:	orr	x1, x1, #0x2
  411840:	mov	x6, #0x0                   	// #0
  411844:	mov	x5, #0x0                   	// #0
  411848:	mov	x9, #0x2                   	// #2
  41184c:	b	4114d4 <__fxstatat@plt+0xf364>
  411850:	mov	x2, #0x0                   	// #0
  411854:	mov	x1, #0x4                   	// #4
  411858:	mov	x7, #0x0                   	// #0
  41185c:	mov	x16, #0x1                   	// #1
  411860:	mov	w0, #0x0                   	// #0
  411864:	b	4113d4 <__fxstatat@plt+0xf264>
  411868:	orr	x1, x1, #0x1
  41186c:	mov	x6, #0x0                   	// #0
  411870:	mov	x5, #0x0                   	// #0
  411874:	mov	x9, #0x1                   	// #1
  411878:	b	411414 <__fxstatat@plt+0xf2a4>
  41187c:	lsr	x0, x6, #47
  411880:	mov	x4, x6
  411884:	eor	w0, w0, #0x1
  411888:	mov	x1, #0xc                   	// #12
  41188c:	mov	x7, #0x7fff                	// #32767
  411890:	mov	x16, #0x3                   	// #3
  411894:	b	4113d4 <__fxstatat@plt+0xf264>
  411898:	mov	w11, w8
  41189c:	mov	w1, #0x0                   	// #0
  4118a0:	mov	x6, #0x0                   	// #0
  4118a4:	mov	x2, #0x0                   	// #0
  4118a8:	b	411524 <__fxstatat@plt+0xf3b4>
  4118ac:	ccmp	x5, x2, #0x2, eq  // eq = none
  4118b0:	b.ls	411558 <__fxstatat@plt+0xf3e8>  // b.plast
  4118b4:	mov	x8, x2
  4118b8:	sub	x7, x7, #0x1
  4118bc:	mov	x3, x4
  4118c0:	mov	x2, #0x0                   	// #0
  4118c4:	b	411564 <__fxstatat@plt+0xf3f4>
  4118c8:	and	x1, x10, #0xc00000
  4118cc:	orr	w0, w0, #0x10
  4118d0:	cmp	x1, #0x400, lsl #12
  4118d4:	b.eq	411c28 <__fxstatat@plt+0xfab8>  // b.none
  4118d8:	cmp	x1, #0x800, lsl #12
  4118dc:	b.eq	411b3c <__fxstatat@plt+0xf9cc>  // b.none
  4118e0:	cbnz	x1, 411488 <__fxstatat@plt+0xf318>
  4118e4:	and	x1, x5, #0xf
  4118e8:	and	w11, w12, #0x1
  4118ec:	cmp	x1, #0x4
  4118f0:	b.eq	41148c <__fxstatat@plt+0xf31c>  // b.none
  4118f4:	adds	x5, x5, #0x4
  4118f8:	cinc	x6, x6, cs  // cs = hs, nlast
  4118fc:	b	41148c <__fxstatat@plt+0xf31c>
  411900:	orr	x6, x4, #0x800000000000
  411904:	mov	w11, w13
  411908:	and	x6, x6, #0xffffffffffff
  41190c:	mov	w1, #0x7fff                	// #32767
  411910:	b	411524 <__fxstatat@plt+0xf3b4>
  411914:	mov	w1, #0x7fff                	// #32767
  411918:	mov	x6, #0x0                   	// #0
  41191c:	mov	x2, #0x0                   	// #0
  411920:	b	411524 <__fxstatat@plt+0xf3b4>
  411924:	adds	x3, x2, x13
  411928:	sub	x6, x8, #0x1
  41192c:	adc	x4, x4, x9
  411930:	cset	x18, cs  // cs = hs, nlast
  411934:	mov	x2, x3
  411938:	cmp	x9, x4
  41193c:	b.cs	411ab0 <__fxstatat@plt+0xf940>  // b.hs, b.nlast
  411940:	cmp	x5, x4
  411944:	b.ls	411ad8 <__fxstatat@plt+0xf968>  // b.plast
  411948:	adds	x2, x13, x3
  41194c:	sub	x6, x8, #0x2
  411950:	adc	x4, x4, x9
  411954:	b	411628 <__fxstatat@plt+0xf4b8>
  411958:	mov	x1, #0x1                   	// #1
  41195c:	sub	x1, x1, x3
  411960:	cmp	x1, #0x74
  411964:	and	w11, w12, #0x1
  411968:	b.le	411984 <__fxstatat@plt+0xf814>
  41196c:	orr	x2, x5, x6
  411970:	cbnz	x2, 411ba4 <__fxstatat@plt+0xfa34>
  411974:	orr	w0, w0, #0x8
  411978:	mov	w1, #0x0                   	// #0
  41197c:	mov	x6, #0x0                   	// #0
  411980:	b	411a68 <__fxstatat@plt+0xf8f8>
  411984:	cmp	x1, #0x3f
  411988:	b.le	411ae4 <__fxstatat@plt+0xf974>
  41198c:	mov	w2, #0x80                  	// #128
  411990:	sub	w2, w2, w1
  411994:	cmp	x1, #0x40
  411998:	sub	w1, w1, #0x40
  41199c:	lsl	x2, x6, x2
  4119a0:	orr	x2, x5, x2
  4119a4:	csel	x5, x2, x5, ne  // ne = any
  4119a8:	lsr	x6, x6, x1
  4119ac:	cmp	x5, #0x0
  4119b0:	cset	x2, ne  // ne = any
  4119b4:	orr	x2, x2, x6
  4119b8:	ands	x6, x2, #0x7
  4119bc:	b.eq	411b18 <__fxstatat@plt+0xf9a8>  // b.none
  4119c0:	mov	x6, #0x0                   	// #0
  4119c4:	and	x10, x10, #0xc00000
  4119c8:	orr	w0, w0, #0x10
  4119cc:	cmp	x10, #0x400, lsl #12
  4119d0:	b.eq	411c64 <__fxstatat@plt+0xfaf4>  // b.none
  4119d4:	cmp	x10, #0x800, lsl #12
  4119d8:	b.eq	411c78 <__fxstatat@plt+0xfb08>  // b.none
  4119dc:	cbz	x10, 411be0 <__fxstatat@plt+0xfa70>
  4119e0:	tbnz	x6, #51, 411bf8 <__fxstatat@plt+0xfa88>
  4119e4:	orr	w0, w0, #0x8
  4119e8:	extr	x2, x6, x2, #3
  4119ec:	mov	w1, #0x0                   	// #0
  4119f0:	ubfx	x6, x6, #3, #48
  4119f4:	b	411a68 <__fxstatat@plt+0xf8f8>
  4119f8:	clz	x7, x2
  4119fc:	add	x4, x7, #0x31
  411a00:	add	x0, x7, #0x40
  411a04:	cmp	x4, #0x3c
  411a08:	b.le	4117d4 <__fxstatat@plt+0xf664>
  411a0c:	sub	w4, w4, #0x3d
  411a10:	lsl	x4, x2, x4
  411a14:	mov	x2, #0x0                   	// #0
  411a18:	b	4117f0 <__fxstatat@plt+0xf680>
  411a1c:	clz	x3, x5
  411a20:	add	x9, x3, #0x31
  411a24:	add	x3, x3, #0x40
  411a28:	cmp	x9, #0x3c
  411a2c:	b.le	411790 <__fxstatat@plt+0xf620>
  411a30:	sub	w6, w9, #0x3d
  411a34:	lsl	x6, x5, x6
  411a38:	mov	x5, #0x0                   	// #0
  411a3c:	b	4117ac <__fxstatat@plt+0xf63c>
  411a40:	and	x2, x10, #0xc00000
  411a44:	cmp	x2, #0x400, lsl #12
  411a48:	b.eq	411c0c <__fxstatat@plt+0xfa9c>  // b.none
  411a4c:	cmp	x2, #0x800, lsl #12
  411a50:	b.eq	411b54 <__fxstatat@plt+0xf9e4>  // b.none
  411a54:	cbz	x2, 411b30 <__fxstatat@plt+0xf9c0>
  411a58:	mov	x6, #0xffffffffffff        	// #281474976710655
  411a5c:	mov	x2, #0xffffffffffffffff    	// #-1
  411a60:	mov	w3, #0x14                  	// #20
  411a64:	orr	w0, w0, w3
  411a68:	mov	x5, #0x0                   	// #0
  411a6c:	orr	w1, w1, w11, lsl #15
  411a70:	bfxil	x5, x6, #0, #48
  411a74:	fmov	d0, x2
  411a78:	bfi	x5, x1, #48, #16
  411a7c:	fmov	v0.d[1], x5
  411a80:	b	411744 <__fxstatat@plt+0xf5d4>
  411a84:	orr	x6, x6, #0x800000000000
  411a88:	mov	w11, w8
  411a8c:	and	x6, x6, #0xffffffffffff
  411a90:	mov	x2, x5
  411a94:	mov	w1, #0x7fff                	// #32767
  411a98:	b	411524 <__fxstatat@plt+0xf3b4>
  411a9c:	mov	w11, w8
  411aa0:	mov	w1, #0x7fff                	// #32767
  411aa4:	mov	x6, #0x0                   	// #0
  411aa8:	mov	x2, #0x0                   	// #0
  411aac:	b	411524 <__fxstatat@plt+0xf3b4>
  411ab0:	cmp	x18, #0x0
  411ab4:	ccmp	x9, x4, #0x0, eq  // eq = none
  411ab8:	b.ne	411628 <__fxstatat@plt+0xf4b8>  // b.any
  411abc:	b	411940 <__fxstatat@plt+0xf7d0>
  411ac0:	cmp	x4, #0x0
  411ac4:	cset	w2, ne  // ne = any
  411ac8:	cmp	w2, #0x0
  411acc:	ccmp	x1, x16, #0x0, ne  // ne = any
  411ad0:	b.ne	411710 <__fxstatat@plt+0xf5a0>  // b.any
  411ad4:	b	4116e4 <__fxstatat@plt+0xf574>
  411ad8:	ccmp	x1, x3, #0x0, eq  // eq = none
  411adc:	b.ls	411628 <__fxstatat@plt+0xf4b8>  // b.plast
  411ae0:	b	411948 <__fxstatat@plt+0xf7d8>
  411ae4:	mov	w2, #0x40                  	// #64
  411ae8:	sub	w2, w2, w1
  411aec:	lsr	x4, x5, x1
  411af0:	lsl	x5, x5, x2
  411af4:	cmp	x5, #0x0
  411af8:	cset	x3, ne  // ne = any
  411afc:	lsl	x2, x6, x2
  411b00:	orr	x2, x2, x4
  411b04:	lsr	x6, x6, x1
  411b08:	orr	x2, x2, x3
  411b0c:	tst	x2, #0x7
  411b10:	b.ne	4119c4 <__fxstatat@plt+0xf854>  // b.any
  411b14:	tbnz	x6, #51, 411c84 <__fxstatat@plt+0xfb14>
  411b18:	mov	w1, #0x0                   	// #0
  411b1c:	extr	x2, x6, x2, #3
  411b20:	ubfx	x6, x6, #3, #48
  411b24:	tbz	w10, #11, 411524 <__fxstatat@plt+0xf3b4>
  411b28:	orr	w0, w0, #0x8
  411b2c:	b	411a68 <__fxstatat@plt+0xf8f8>
  411b30:	mov	w1, #0x7fff                	// #32767
  411b34:	mov	x6, #0x0                   	// #0
  411b38:	b	411a60 <__fxstatat@plt+0xf8f0>
  411b3c:	mov	w11, #0x0                   	// #0
  411b40:	cbz	x12, 41148c <__fxstatat@plt+0xf31c>
  411b44:	adds	x5, x5, #0x8
  411b48:	mov	w11, #0x1                   	// #1
  411b4c:	cinc	x6, x6, cs  // cs = hs, nlast
  411b50:	b	41148c <__fxstatat@plt+0xf31c>
  411b54:	cmp	x12, #0x0
  411b58:	mov	w2, #0x7fff                	// #32767
  411b5c:	mov	x6, #0xffffffffffff        	// #281474976710655
  411b60:	csel	w1, w1, w2, eq  // eq = none
  411b64:	csel	x6, x6, xzr, eq  // eq = none
  411b68:	csetm	x2, eq  // eq = none
  411b6c:	b	411a60 <__fxstatat@plt+0xf8f0>
  411b70:	sub	x1, x1, #0x2
  411b74:	add	x4, x4, x9
  411b78:	b	4115cc <__fxstatat@plt+0xf45c>
  411b7c:	sub	x5, x5, #0x2
  411b80:	add	x3, x3, x9
  411b84:	b	41159c <__fxstatat@plt+0xf42c>
  411b88:	cmp	x3, #0x0
  411b8c:	mov	x5, #0xffffffffffffffff    	// #-1
  411b90:	b.gt	4118c8 <__fxstatat@plt+0xf758>
  411b94:	mov	x1, #0x1                   	// #1
  411b98:	sub	x1, x1, x3
  411b9c:	cmp	x1, #0x74
  411ba0:	b.le	411984 <__fxstatat@plt+0xf814>
  411ba4:	and	x10, x10, #0xc00000
  411ba8:	orr	w0, w0, #0x10
  411bac:	cmp	x10, #0x400, lsl #12
  411bb0:	b.eq	411c58 <__fxstatat@plt+0xfae8>  // b.none
  411bb4:	cmp	x10, #0x800, lsl #12
  411bb8:	csel	x2, x12, xzr, eq  // eq = none
  411bbc:	b	411974 <__fxstatat@plt+0xf804>
  411bc0:	lsl	x8, x13, #1
  411bc4:	sub	x5, x5, #0x2
  411bc8:	cmp	x13, x8
  411bcc:	cinc	x1, x9, hi  // hi = pmore
  411bd0:	cmp	x4, x8
  411bd4:	add	x1, x2, x1
  411bd8:	cset	w2, ne  // ne = any
  411bdc:	b	411710 <__fxstatat@plt+0xf5a0>
  411be0:	and	x1, x2, #0xf
  411be4:	cmp	x1, #0x4
  411be8:	b.eq	411bf4 <__fxstatat@plt+0xfa84>  // b.none
  411bec:	adds	x2, x2, #0x4
  411bf0:	cinc	x6, x6, cs  // cs = hs, nlast
  411bf4:	tbz	x6, #51, 4119e4 <__fxstatat@plt+0xf874>
  411bf8:	orr	w0, w0, #0x8
  411bfc:	mov	w1, #0x1                   	// #1
  411c00:	mov	x6, #0x0                   	// #0
  411c04:	mov	x2, #0x0                   	// #0
  411c08:	b	411a68 <__fxstatat@plt+0xf8f8>
  411c0c:	cmp	x12, #0x0
  411c10:	mov	w2, #0x7fff                	// #32767
  411c14:	mov	x6, #0xffffffffffff        	// #281474976710655
  411c18:	csel	w1, w1, w2, ne  // ne = any
  411c1c:	csel	x6, x6, xzr, ne  // ne = any
  411c20:	csetm	x2, ne  // ne = any
  411c24:	b	411a60 <__fxstatat@plt+0xf8f0>
  411c28:	mov	w11, #0x1                   	// #1
  411c2c:	cbnz	x12, 41148c <__fxstatat@plt+0xf31c>
  411c30:	adds	x5, x5, #0x8
  411c34:	mov	w11, #0x0                   	// #0
  411c38:	cinc	x6, x6, cs  // cs = hs, nlast
  411c3c:	b	41148c <__fxstatat@plt+0xf31c>
  411c40:	sub	x5, x5, #0x2
  411c44:	add	x1, x1, x9
  411c48:	b	41166c <__fxstatat@plt+0xf4fc>
  411c4c:	sub	x2, x2, #0x2
  411c50:	add	x1, x1, x9
  411c54:	b	41169c <__fxstatat@plt+0xf52c>
  411c58:	mov	x2, #0x1                   	// #1
  411c5c:	sub	x2, x2, x12
  411c60:	b	411974 <__fxstatat@plt+0xf804>
  411c64:	cbnz	x12, 411bf4 <__fxstatat@plt+0xfa84>
  411c68:	adds	x2, x2, #0x8
  411c6c:	cinc	x6, x6, cs  // cs = hs, nlast
  411c70:	tbnz	x6, #51, 411bf8 <__fxstatat@plt+0xfa88>
  411c74:	b	4119e4 <__fxstatat@plt+0xf874>
  411c78:	cbnz	x12, 411c68 <__fxstatat@plt+0xfaf8>
  411c7c:	tbnz	x6, #51, 411bf8 <__fxstatat@plt+0xfa88>
  411c80:	b	4119e4 <__fxstatat@plt+0xf874>
  411c84:	orr	w0, w0, #0x10
  411c88:	b	411bf8 <__fxstatat@plt+0xfa88>
  411c8c:	nop
  411c90:	stp	x29, x30, [sp, #-48]!
  411c94:	mov	x29, sp
  411c98:	str	q0, [sp, #16]
  411c9c:	str	q1, [sp, #32]
  411ca0:	ldp	x6, x1, [sp, #16]
  411ca4:	ldp	x7, x0, [sp, #32]
  411ca8:	mrs	x2, fpcr
  411cac:	ubfx	x4, x1, #48, #15
  411cb0:	lsr	x2, x1, #63
  411cb4:	lsr	x3, x0, #63
  411cb8:	ubfx	x9, x0, #0, #48
  411cbc:	mov	x5, #0x7fff                	// #32767
  411cc0:	mov	x10, x6
  411cc4:	cmp	x4, x5
  411cc8:	and	w2, w2, #0xff
  411ccc:	ubfx	x1, x1, #0, #48
  411cd0:	and	w3, w3, #0xff
  411cd4:	ubfx	x0, x0, #48, #15
  411cd8:	b.eq	411d0c <__fxstatat@plt+0xfb9c>  // b.none
  411cdc:	cmp	x0, x5
  411ce0:	b.eq	411cf8 <__fxstatat@plt+0xfb88>  // b.none
  411ce4:	cmp	x4, x0
  411ce8:	mov	w0, #0x1                   	// #1
  411cec:	b.eq	411d24 <__fxstatat@plt+0xfbb4>  // b.none
  411cf0:	ldp	x29, x30, [sp], #48
  411cf4:	ret
  411cf8:	orr	x8, x9, x7
  411cfc:	cbnz	x8, 411d88 <__fxstatat@plt+0xfc18>
  411d00:	mov	w0, #0x1                   	// #1
  411d04:	ldp	x29, x30, [sp], #48
  411d08:	ret
  411d0c:	orr	x5, x1, x6
  411d10:	cbnz	x5, 411d58 <__fxstatat@plt+0xfbe8>
  411d14:	cmp	x0, x4
  411d18:	b.ne	411d00 <__fxstatat@plt+0xfb90>  // b.any
  411d1c:	orr	x8, x9, x7
  411d20:	cbnz	x8, 411d88 <__fxstatat@plt+0xfc18>
  411d24:	cmp	x1, x9
  411d28:	mov	w0, #0x1                   	// #1
  411d2c:	ccmp	x6, x7, #0x0, eq  // eq = none
  411d30:	b.ne	411cf0 <__fxstatat@plt+0xfb80>  // b.any
  411d34:	cmp	w2, w3
  411d38:	mov	w0, #0x0                   	// #0
  411d3c:	b.eq	411cf0 <__fxstatat@plt+0xfb80>  // b.none
  411d40:	mov	w0, #0x1                   	// #1
  411d44:	cbnz	x4, 411cf0 <__fxstatat@plt+0xfb80>
  411d48:	orr	x1, x1, x10
  411d4c:	cmp	x1, #0x0
  411d50:	cset	w0, ne  // ne = any
  411d54:	b	411cf0 <__fxstatat@plt+0xfb80>
  411d58:	tst	x1, #0x800000000000
  411d5c:	b.ne	411d74 <__fxstatat@plt+0xfc04>  // b.any
  411d60:	mov	w0, #0x1                   	// #1
  411d64:	bl	4128e8 <__fxstatat@plt+0x10778>
  411d68:	mov	w0, #0x1                   	// #1
  411d6c:	ldp	x29, x30, [sp], #48
  411d70:	ret
  411d74:	cmp	x0, x4
  411d78:	mov	w0, #0x1                   	// #1
  411d7c:	b.ne	411cf0 <__fxstatat@plt+0xfb80>  // b.any
  411d80:	orr	x8, x9, x7
  411d84:	cbz	x8, 411cf0 <__fxstatat@plt+0xfb80>
  411d88:	tst	x9, #0x800000000000
  411d8c:	b.eq	411d60 <__fxstatat@plt+0xfbf0>  // b.none
  411d90:	b	411d00 <__fxstatat@plt+0xfb90>
  411d94:	nop
  411d98:	stp	x29, x30, [sp, #-48]!
  411d9c:	mov	x29, sp
  411da0:	str	q0, [sp, #16]
  411da4:	str	q1, [sp, #32]
  411da8:	ldp	x8, x1, [sp, #16]
  411dac:	ldp	x9, x0, [sp, #32]
  411db0:	mrs	x2, fpcr
  411db4:	ubfx	x4, x1, #48, #15
  411db8:	ubfx	x10, x1, #0, #48
  411dbc:	lsr	x2, x1, #63
  411dc0:	mov	x5, #0x7fff                	// #32767
  411dc4:	mov	x6, x8
  411dc8:	cmp	x4, x5
  411dcc:	ubfx	x11, x0, #0, #48
  411dd0:	ubfx	x7, x0, #48, #15
  411dd4:	lsr	x1, x0, #63
  411dd8:	mov	x3, x9
  411ddc:	b.eq	411e14 <__fxstatat@plt+0xfca4>  // b.none
  411de0:	cmp	x7, x5
  411de4:	b.eq	411e24 <__fxstatat@plt+0xfcb4>  // b.none
  411de8:	cbnz	x4, 411e50 <__fxstatat@plt+0xfce0>
  411dec:	orr	x6, x10, x8
  411df0:	cmp	x6, #0x0
  411df4:	cset	w0, eq  // eq = none
  411df8:	cbnz	x7, 411e3c <__fxstatat@plt+0xfccc>
  411dfc:	orr	x3, x11, x9
  411e00:	cbnz	x3, 411e3c <__fxstatat@plt+0xfccc>
  411e04:	mov	w0, #0x0                   	// #0
  411e08:	cbnz	x6, 411e64 <__fxstatat@plt+0xfcf4>
  411e0c:	ldp	x29, x30, [sp], #48
  411e10:	ret
  411e14:	orr	x0, x10, x8
  411e18:	cbnz	x0, 411e78 <__fxstatat@plt+0xfd08>
  411e1c:	cmp	x7, x4
  411e20:	b.ne	411e50 <__fxstatat@plt+0xfce0>  // b.any
  411e24:	orr	x3, x11, x3
  411e28:	cbnz	x3, 411e78 <__fxstatat@plt+0xfd08>
  411e2c:	cbnz	x4, 411e5c <__fxstatat@plt+0xfcec>
  411e30:	orr	x6, x10, x6
  411e34:	cmp	x6, #0x0
  411e38:	cset	w0, eq  // eq = none
  411e3c:	cbz	w0, 411e5c <__fxstatat@plt+0xfcec>
  411e40:	cmp	x1, #0x0
  411e44:	csinv	w0, w0, wzr, ne  // ne = any
  411e48:	ldp	x29, x30, [sp], #48
  411e4c:	ret
  411e50:	cbnz	x7, 411e5c <__fxstatat@plt+0xfcec>
  411e54:	orr	x3, x11, x3
  411e58:	cbz	x3, 411e64 <__fxstatat@plt+0xfcf4>
  411e5c:	cmp	x2, x1
  411e60:	b.eq	411e8c <__fxstatat@plt+0xfd1c>  // b.none
  411e64:	cmp	x2, #0x0
  411e68:	mov	w0, #0xffffffff            	// #-1
  411e6c:	cneg	w0, w0, eq  // eq = none
  411e70:	ldp	x29, x30, [sp], #48
  411e74:	ret
  411e78:	mov	w0, #0x1                   	// #1
  411e7c:	bl	4128e8 <__fxstatat@plt+0x10778>
  411e80:	mov	w0, #0x2                   	// #2
  411e84:	ldp	x29, x30, [sp], #48
  411e88:	ret
  411e8c:	cmp	x4, x7
  411e90:	b.gt	411e64 <__fxstatat@plt+0xfcf4>
  411e94:	b.lt	411ec8 <__fxstatat@plt+0xfd58>  // b.tstop
  411e98:	cmp	x10, x11
  411e9c:	b.hi	411e64 <__fxstatat@plt+0xfcf4>  // b.pmore
  411ea0:	cset	w0, eq  // eq = none
  411ea4:	cmp	w0, #0x0
  411ea8:	ccmp	x8, x9, #0x0, ne  // ne = any
  411eac:	b.hi	411e64 <__fxstatat@plt+0xfcf4>  // b.pmore
  411eb0:	cmp	x10, x11
  411eb4:	b.cc	411ec8 <__fxstatat@plt+0xfd58>  // b.lo, b.ul, b.last
  411eb8:	cmp	w0, #0x0
  411ebc:	mov	w0, #0x0                   	// #0
  411ec0:	ccmp	x8, x9, #0x2, ne  // ne = any
  411ec4:	b.cs	411e0c <__fxstatat@plt+0xfc9c>  // b.hs, b.nlast
  411ec8:	cmp	x2, #0x0
  411ecc:	mov	w0, #0x1                   	// #1
  411ed0:	cneg	w0, w0, eq  // eq = none
  411ed4:	b	411e0c <__fxstatat@plt+0xfc9c>
  411ed8:	stp	x29, x30, [sp, #-80]!
  411edc:	mov	x29, sp
  411ee0:	str	q0, [sp, #48]
  411ee4:	str	q1, [sp, #64]
  411ee8:	ldp	x1, x0, [sp, #48]
  411eec:	ldp	x6, x2, [sp, #64]
  411ef0:	mrs	x11, fpcr
  411ef4:	lsr	x3, x0, #63
  411ef8:	ubfx	x7, x0, #0, #48
  411efc:	and	w12, w3, #0xff
  411f00:	mov	x14, x3
  411f04:	ubfx	x3, x0, #48, #15
  411f08:	cbz	w3, 4122b0 <__fxstatat@plt+0x10140>
  411f0c:	mov	w4, #0x7fff                	// #32767
  411f10:	cmp	w3, w4
  411f14:	b.eq	412354 <__fxstatat@plt+0x101e4>  // b.none
  411f18:	and	x3, x3, #0xffff
  411f1c:	extr	x4, x7, x1, #61
  411f20:	mov	x18, #0xffffffffffffc001    	// #-16383
  411f24:	orr	x7, x4, #0x8000000000000
  411f28:	add	x3, x3, x18
  411f2c:	lsl	x5, x1, #3
  411f30:	mov	x16, #0x0                   	// #0
  411f34:	mov	x1, #0x0                   	// #0
  411f38:	mov	w0, #0x0                   	// #0
  411f3c:	lsr	x8, x2, #63
  411f40:	ubfx	x4, x2, #0, #48
  411f44:	and	w15, w8, #0xff
  411f48:	mov	x13, x8
  411f4c:	ubfx	x9, x2, #48, #15
  411f50:	cbz	w9, 412310 <__fxstatat@plt+0x101a0>
  411f54:	mov	w8, #0x7fff                	// #32767
  411f58:	cmp	w9, w8
  411f5c:	b.eq	411fe0 <__fxstatat@plt+0xfe70>  // b.none
  411f60:	and	x9, x9, #0xffff
  411f64:	mov	x17, #0xffffffffffffc001    	// #-16383
  411f68:	add	x9, x9, x17
  411f6c:	extr	x2, x4, x6, #61
  411f70:	add	x9, x9, x3
  411f74:	lsl	x6, x6, #3
  411f78:	orr	x4, x2, #0x8000000000000
  411f7c:	mov	x2, #0x0                   	// #0
  411f80:	eor	w8, w12, w15
  411f84:	cmp	x1, #0xa
  411f88:	and	w10, w8, #0xff
  411f8c:	add	x3, x9, #0x1
  411f90:	and	x8, x8, #0xff
  411f94:	b.le	412018 <__fxstatat@plt+0xfea8>
  411f98:	cmp	x1, #0xb
  411f9c:	b.eq	4126b0 <__fxstatat@plt+0x10540>  // b.none
  411fa0:	mov	w15, w12
  411fa4:	mov	x13, x14
  411fa8:	mov	w10, w15
  411fac:	cmp	x16, #0x2
  411fb0:	b.eq	412374 <__fxstatat@plt+0x10204>  // b.none
  411fb4:	mov	x4, x7
  411fb8:	mov	x6, x5
  411fbc:	mov	x2, x16
  411fc0:	mov	x8, x13
  411fc4:	cmp	x2, #0x3
  411fc8:	b.ne	412034 <__fxstatat@plt+0xfec4>  // b.any
  411fcc:	orr	x4, x4, #0x800000000000
  411fd0:	mov	x5, x6
  411fd4:	and	x4, x4, #0xffffffffffff
  411fd8:	mov	w1, #0x7fff                	// #32767
  411fdc:	b	412048 <__fxstatat@plt+0xfed8>
  411fe0:	mov	x8, #0x7fff                	// #32767
  411fe4:	orr	x2, x4, x6
  411fe8:	add	x9, x3, x8
  411fec:	cbnz	x2, 41206c <__fxstatat@plt+0xfefc>
  411ff0:	eor	w8, w12, w15
  411ff4:	orr	x1, x1, #0x2
  411ff8:	and	w10, w8, #0xff
  411ffc:	cmp	x1, #0xa
  412000:	add	x3, x3, #0x8, lsl #12
  412004:	and	x8, x8, #0xff
  412008:	mov	x6, #0x0                   	// #0
  41200c:	b.gt	412624 <__fxstatat@plt+0x104b4>
  412010:	mov	x4, #0x0                   	// #0
  412014:	mov	x2, #0x2                   	// #2
  412018:	cmp	x1, #0x2
  41201c:	b.gt	412094 <__fxstatat@plt+0xff24>
  412020:	sub	x1, x1, #0x1
  412024:	cmp	x1, #0x1
  412028:	b.hi	4120d0 <__fxstatat@plt+0xff60>  // b.pmore
  41202c:	cmp	x2, #0x2
  412030:	b.eq	412374 <__fxstatat@plt+0x10204>  // b.none
  412034:	cmp	x2, #0x1
  412038:	b.ne	412230 <__fxstatat@plt+0x100c0>  // b.any
  41203c:	mov	w1, #0x0                   	// #0
  412040:	mov	x4, #0x0                   	// #0
  412044:	mov	x5, #0x0                   	// #0
  412048:	mov	x3, #0x0                   	// #0
  41204c:	orr	w1, w1, w10, lsl #15
  412050:	bfxil	x3, x4, #0, #48
  412054:	fmov	d0, x5
  412058:	bfi	x3, x1, #48, #16
  41205c:	fmov	v0.d[1], x3
  412060:	cbnz	w0, 4124a0 <__fxstatat@plt+0x10330>
  412064:	ldp	x29, x30, [sp], #80
  412068:	ret
  41206c:	tst	x4, #0x800000000000
  412070:	eor	w8, w12, w15
  412074:	orr	x1, x1, #0x3
  412078:	csinc	w0, w0, wzr, ne  // ne = any
  41207c:	and	w10, w8, #0xff
  412080:	add	x3, x3, #0x8, lsl #12
  412084:	cmp	x1, #0xa
  412088:	and	x8, x8, #0xff
  41208c:	mov	x2, #0x3                   	// #3
  412090:	b.gt	4126a4 <__fxstatat@plt+0x10534>
  412094:	mov	x12, #0x1                   	// #1
  412098:	mov	x14, #0x530                 	// #1328
  41209c:	lsl	x1, x12, x1
  4120a0:	tst	x1, x14
  4120a4:	b.ne	4122a4 <__fxstatat@plt+0x10134>  // b.any
  4120a8:	mov	x14, #0x240                 	// #576
  4120ac:	tst	x1, x14
  4120b0:	b.ne	41228c <__fxstatat@plt+0x1011c>  // b.any
  4120b4:	mov	x12, #0x88                  	// #136
  4120b8:	tst	x1, x12
  4120bc:	b.eq	4120d0 <__fxstatat@plt+0xff60>  // b.none
  4120c0:	mov	x7, x4
  4120c4:	mov	x5, x6
  4120c8:	mov	x16, x2
  4120cc:	b	411fa8 <__fxstatat@plt+0xfe38>
  4120d0:	lsr	x13, x5, #32
  4120d4:	and	x12, x6, #0xffffffff
  4120d8:	and	x15, x5, #0xffffffff
  4120dc:	lsr	x6, x6, #32
  4120e0:	and	x18, x4, #0xffffffff
  4120e4:	lsr	x2, x4, #32
  4120e8:	mul	x4, x13, x12
  4120ec:	stp	x21, x22, [sp, #32]
  4120f0:	lsr	x22, x7, #32
  4120f4:	and	x5, x7, #0xffffffff
  4120f8:	mul	x16, x12, x15
  4120fc:	madd	x7, x6, x15, x4
  412100:	stp	x19, x20, [sp, #16]
  412104:	mul	x1, x13, x18
  412108:	mul	x17, x15, x18
  41210c:	and	x30, x16, #0xffffffff
  412110:	madd	x15, x2, x15, x1
  412114:	add	x16, x7, x16, lsr #32
  412118:	mul	x21, x22, x12
  41211c:	cmp	x4, x16
  412120:	mul	x20, x22, x18
  412124:	mov	x14, #0x100000000           	// #4294967296
  412128:	mul	x19, x13, x6
  41212c:	add	x15, x15, x17, lsr #32
  412130:	mul	x12, x12, x5
  412134:	and	x17, x17, #0xffffffff
  412138:	mul	x18, x5, x18
  41213c:	add	x4, x19, x14
  412140:	madd	x7, x6, x5, x21
  412144:	csel	x19, x4, x19, hi  // hi = pmore
  412148:	madd	x5, x2, x5, x20
  41214c:	cmp	x1, x15
  412150:	mul	x13, x13, x2
  412154:	add	x17, x17, x15, lsl #32
  412158:	mul	x6, x6, x22
  41215c:	add	x7, x7, x12, lsr #32
  412160:	add	x5, x5, x18, lsr #32
  412164:	add	x4, x13, x14
  412168:	mul	x2, x2, x22
  41216c:	csel	x13, x4, x13, hi  // hi = pmore
  412170:	and	x1, x18, #0xffffffff
  412174:	cmp	x21, x7
  412178:	add	x4, x6, x14
  41217c:	add	x30, x30, x16, lsl #32
  412180:	csel	x6, x4, x6, hi  // hi = pmore
  412184:	add	x13, x13, x15, lsr #32
  412188:	cmp	x20, x5
  41218c:	add	x1, x1, x5, lsl #32
  412190:	add	x16, x17, x16, lsr #32
  412194:	add	x14, x2, x14
  412198:	csel	x2, x14, x2, hi  // hi = pmore
  41219c:	add	x16, x19, x16
  4121a0:	adds	x1, x1, x13
  4121a4:	and	x12, x12, #0xffffffff
  4121a8:	cset	x13, cs  // cs = hs, nlast
  4121ac:	cmp	x16, x17
  4121b0:	cset	x4, cc  // cc = lo, ul, last
  4121b4:	add	x12, x12, x7, lsl #32
  4121b8:	adds	x1, x1, x4
  4121bc:	lsr	x5, x5, #32
  4121c0:	cset	x4, cs  // cs = hs, nlast
  4121c4:	cmp	x13, #0x0
  4121c8:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  4121cc:	add	x7, x6, x7, lsr #32
  4121d0:	cinc	x5, x5, ne  // ne = any
  4121d4:	adds	x6, x16, x12
  4121d8:	cset	x4, cs  // cs = hs, nlast
  4121dc:	adds	x1, x1, x7
  4121e0:	cset	x7, cs  // cs = hs, nlast
  4121e4:	adds	x4, x1, x4
  4121e8:	cset	x1, cs  // cs = hs, nlast
  4121ec:	cmp	x7, #0x0
  4121f0:	orr	x30, x30, x6, lsl #13
  4121f4:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  4121f8:	cinc	x1, x2, ne  // ne = any
  4121fc:	cmp	x30, #0x0
  412200:	add	x1, x1, x5
  412204:	cset	x2, ne  // ne = any
  412208:	orr	x6, x2, x6, lsr #51
  41220c:	orr	x6, x6, x4, lsl #13
  412210:	extr	x4, x1, x4, #51
  412214:	tbz	x1, #39, 412528 <__fxstatat@plt+0x103b8>
  412218:	ldp	x19, x20, [sp, #16]
  41221c:	and	x1, x6, #0x1
  412220:	ldp	x21, x22, [sp, #32]
  412224:	orr	x6, x1, x6, lsr #1
  412228:	orr	x6, x6, x4, lsl #63
  41222c:	lsr	x4, x4, #1
  412230:	mov	x1, #0x3fff                	// #16383
  412234:	add	x2, x3, x1
  412238:	cmp	x2, #0x0
  41223c:	b.le	4123d4 <__fxstatat@plt+0x10264>
  412240:	tst	x6, #0x7
  412244:	b.eq	412264 <__fxstatat@plt+0x100f4>  // b.none
  412248:	and	x1, x11, #0xc00000
  41224c:	orr	w0, w0, #0x10
  412250:	cmp	x1, #0x400, lsl #12
  412254:	b.eq	41261c <__fxstatat@plt+0x104ac>  // b.none
  412258:	cmp	x1, #0x800, lsl #12
  41225c:	b.eq	4125c4 <__fxstatat@plt+0x10454>  // b.none
  412260:	cbz	x1, 4125ac <__fxstatat@plt+0x1043c>
  412264:	tbz	x4, #52, 412270 <__fxstatat@plt+0x10100>
  412268:	and	x4, x4, #0xffefffffffffffff
  41226c:	add	x2, x3, #0x4, lsl #12
  412270:	mov	x1, #0x7ffe                	// #32766
  412274:	cmp	x2, x1
  412278:	b.gt	4124fc <__fxstatat@plt+0x1038c>
  41227c:	and	w1, w2, #0x7fff
  412280:	extr	x5, x4, x6, #3
  412284:	ubfx	x4, x4, #3, #48
  412288:	b	412048 <__fxstatat@plt+0xfed8>
  41228c:	mov	w0, w12
  412290:	mov	w10, #0x0                   	// #0
  412294:	mov	x4, #0xffffffffffff        	// #281474976710655
  412298:	mov	x5, #0xffffffffffffffff    	// #-1
  41229c:	mov	w1, #0x7fff                	// #32767
  4122a0:	b	412048 <__fxstatat@plt+0xfed8>
  4122a4:	mov	w15, w10
  4122a8:	mov	x13, x8
  4122ac:	b	411fa8 <__fxstatat@plt+0xfe38>
  4122b0:	orr	x5, x7, x1
  4122b4:	cbz	x5, 4123bc <__fxstatat@plt+0x1024c>
  4122b8:	cbz	x7, 4124d8 <__fxstatat@plt+0x10368>
  4122bc:	clz	x0, x7
  4122c0:	sub	x4, x0, #0xf
  4122c4:	add	w5, w4, #0x3
  4122c8:	mov	w3, #0x3d                  	// #61
  4122cc:	sub	w3, w3, w4
  4122d0:	lsl	x4, x7, x5
  4122d4:	lsr	x3, x1, x3
  4122d8:	orr	x7, x3, x4
  4122dc:	lsl	x5, x1, x5
  4122e0:	lsr	x8, x2, #63
  4122e4:	mov	x3, #0xffffffffffffc011    	// #-16367
  4122e8:	ubfx	x4, x2, #0, #48
  4122ec:	sub	x3, x3, x0
  4122f0:	and	w15, w8, #0xff
  4122f4:	mov	x13, x8
  4122f8:	ubfx	x9, x2, #48, #15
  4122fc:	mov	x1, #0x0                   	// #0
  412300:	mov	x16, #0x0                   	// #0
  412304:	mov	w0, #0x0                   	// #0
  412308:	cbnz	w9, 411f54 <__fxstatat@plt+0xfde4>
  41230c:	nop
  412310:	orr	x2, x4, x6
  412314:	cbz	x2, 412384 <__fxstatat@plt+0x10214>
  412318:	cbz	x4, 4124b4 <__fxstatat@plt+0x10344>
  41231c:	clz	x9, x4
  412320:	sub	x2, x9, #0xf
  412324:	add	w10, w2, #0x3
  412328:	mov	w8, #0x3d                  	// #61
  41232c:	sub	w8, w8, w2
  412330:	lsl	x2, x4, x10
  412334:	lsr	x8, x6, x8
  412338:	orr	x4, x8, x2
  41233c:	lsl	x6, x6, x10
  412340:	sub	x9, x3, x9
  412344:	mov	x10, #0xffffffffffffc011    	// #-16367
  412348:	mov	x2, #0x0                   	// #0
  41234c:	add	x9, x9, x10
  412350:	b	411f80 <__fxstatat@plt+0xfe10>
  412354:	orr	x5, x7, x1
  412358:	cbnz	x5, 41239c <__fxstatat@plt+0x1022c>
  41235c:	mov	x7, #0x0                   	// #0
  412360:	mov	x1, #0x8                   	// #8
  412364:	mov	x3, #0x7fff                	// #32767
  412368:	mov	x16, #0x2                   	// #2
  41236c:	mov	w0, #0x0                   	// #0
  412370:	b	411f3c <__fxstatat@plt+0xfdcc>
  412374:	mov	w1, #0x7fff                	// #32767
  412378:	mov	x4, #0x0                   	// #0
  41237c:	mov	x5, #0x0                   	// #0
  412380:	b	412048 <__fxstatat@plt+0xfed8>
  412384:	orr	x1, x1, #0x1
  412388:	mov	x9, x3
  41238c:	mov	x4, #0x0                   	// #0
  412390:	mov	x6, #0x0                   	// #0
  412394:	mov	x2, #0x1                   	// #1
  412398:	b	411f80 <__fxstatat@plt+0xfe10>
  41239c:	lsr	x0, x7, #47
  4123a0:	mov	x5, x1
  4123a4:	eor	x0, x0, #0x1
  4123a8:	mov	x1, #0xc                   	// #12
  4123ac:	and	w0, w0, #0x1
  4123b0:	mov	x3, #0x7fff                	// #32767
  4123b4:	mov	x16, #0x3                   	// #3
  4123b8:	b	411f3c <__fxstatat@plt+0xfdcc>
  4123bc:	mov	x7, #0x0                   	// #0
  4123c0:	mov	x1, #0x4                   	// #4
  4123c4:	mov	x3, #0x0                   	// #0
  4123c8:	mov	x16, #0x1                   	// #1
  4123cc:	mov	w0, #0x0                   	// #0
  4123d0:	b	411f3c <__fxstatat@plt+0xfdcc>
  4123d4:	mov	x1, #0x1                   	// #1
  4123d8:	sub	x2, x1, x2
  4123dc:	cmp	x2, #0x74
  4123e0:	b.gt	412458 <__fxstatat@plt+0x102e8>
  4123e4:	cmp	x2, #0x3f
  4123e8:	b.le	412538 <__fxstatat@plt+0x103c8>
  4123ec:	mov	w1, #0x80                  	// #128
  4123f0:	sub	w1, w1, w2
  4123f4:	cmp	x2, #0x40
  4123f8:	sub	w2, w2, #0x40
  4123fc:	lsl	x1, x4, x1
  412400:	orr	x1, x6, x1
  412404:	csel	x6, x1, x6, ne  // ne = any
  412408:	lsr	x2, x4, x2
  41240c:	cmp	x6, #0x0
  412410:	cset	x5, ne  // ne = any
  412414:	orr	x5, x5, x2
  412418:	ands	x2, x5, #0x7
  41241c:	b.eq	41256c <__fxstatat@plt+0x103fc>  // b.none
  412420:	mov	x2, #0x0                   	// #0
  412424:	and	x11, x11, #0xc00000
  412428:	orr	w0, w0, #0x10
  41242c:	cmp	x11, #0x400, lsl #12
  412430:	b.eq	41267c <__fxstatat@plt+0x1050c>  // b.none
  412434:	cmp	x11, #0x800, lsl #12
  412438:	b.eq	412690 <__fxstatat@plt+0x10520>  // b.none
  41243c:	cbz	x11, 4125d4 <__fxstatat@plt+0x10464>
  412440:	tbnz	x2, #51, 4125ec <__fxstatat@plt+0x1047c>
  412444:	ubfx	x4, x2, #3, #48
  412448:	extr	x5, x2, x5, #3
  41244c:	orr	w0, w0, #0x8
  412450:	mov	w1, #0x0                   	// #0
  412454:	b	412488 <__fxstatat@plt+0x10318>
  412458:	orr	x5, x6, x4
  41245c:	cbz	x5, 41247c <__fxstatat@plt+0x1030c>
  412460:	and	x11, x11, #0xc00000
  412464:	orr	w0, w0, #0x10
  412468:	cmp	x11, #0x400, lsl #12
  41246c:	sub	x5, x1, x8
  412470:	b.eq	41247c <__fxstatat@plt+0x1030c>  // b.none
  412474:	cmp	x11, #0x800, lsl #12
  412478:	csel	x5, x8, xzr, eq  // eq = none
  41247c:	orr	w0, w0, #0x8
  412480:	mov	w1, #0x0                   	// #0
  412484:	mov	x4, #0x0                   	// #0
  412488:	mov	x3, #0x0                   	// #0
  41248c:	fmov	d0, x5
  412490:	bfxil	x3, x4, #0, #48
  412494:	bfi	x3, x1, #48, #15
  412498:	bfi	x3, x10, #63, #1
  41249c:	fmov	v0.d[1], x3
  4124a0:	str	q0, [sp, #48]
  4124a4:	bl	4128e8 <__fxstatat@plt+0x10778>
  4124a8:	ldr	q0, [sp, #48]
  4124ac:	ldp	x29, x30, [sp], #80
  4124b0:	ret
  4124b4:	clz	x9, x6
  4124b8:	add	x2, x9, #0x31
  4124bc:	add	x9, x9, #0x40
  4124c0:	cmp	x2, #0x3c
  4124c4:	b.le	412324 <__fxstatat@plt+0x101b4>
  4124c8:	sub	w2, w2, #0x3d
  4124cc:	lsl	x4, x6, x2
  4124d0:	mov	x6, #0x0                   	// #0
  4124d4:	b	412340 <__fxstatat@plt+0x101d0>
  4124d8:	clz	x3, x1
  4124dc:	add	x4, x3, #0x31
  4124e0:	add	x0, x3, #0x40
  4124e4:	cmp	x4, #0x3c
  4124e8:	b.le	4122c4 <__fxstatat@plt+0x10154>
  4124ec:	sub	w4, w4, #0x3d
  4124f0:	mov	x5, #0x0                   	// #0
  4124f4:	lsl	x7, x1, x4
  4124f8:	b	4122e0 <__fxstatat@plt+0x10170>
  4124fc:	and	x5, x11, #0xc00000
  412500:	cmp	x5, #0x400, lsl #12
  412504:	b.eq	412600 <__fxstatat@plt+0x10490>  // b.none
  412508:	cmp	x5, #0x800, lsl #12
  41250c:	b.eq	412590 <__fxstatat@plt+0x10420>  // b.none
  412510:	cbz	x5, 412584 <__fxstatat@plt+0x10414>
  412514:	mov	x4, #0xffffffffffff        	// #281474976710655
  412518:	mov	x5, #0xffffffffffffffff    	// #-1
  41251c:	mov	w2, #0x14                  	// #20
  412520:	orr	w0, w0, w2
  412524:	b	412488 <__fxstatat@plt+0x10318>
  412528:	mov	x3, x9
  41252c:	ldp	x19, x20, [sp, #16]
  412530:	ldp	x21, x22, [sp, #32]
  412534:	b	412230 <__fxstatat@plt+0x100c0>
  412538:	mov	w1, #0x40                  	// #64
  41253c:	sub	w1, w1, w2
  412540:	lsr	x3, x6, x2
  412544:	lsl	x6, x6, x1
  412548:	cmp	x6, #0x0
  41254c:	lsl	x5, x4, x1
  412550:	cset	x1, ne  // ne = any
  412554:	orr	x5, x5, x3
  412558:	lsr	x2, x4, x2
  41255c:	orr	x5, x5, x1
  412560:	tst	x5, #0x7
  412564:	b.ne	412424 <__fxstatat@plt+0x102b4>  // b.any
  412568:	tbnz	x2, #51, 41269c <__fxstatat@plt+0x1052c>
  41256c:	ubfx	x4, x2, #3, #48
  412570:	extr	x5, x2, x5, #3
  412574:	mov	w1, #0x0                   	// #0
  412578:	tbz	w11, #11, 412048 <__fxstatat@plt+0xfed8>
  41257c:	orr	w0, w0, #0x8
  412580:	b	412488 <__fxstatat@plt+0x10318>
  412584:	mov	w1, #0x7fff                	// #32767
  412588:	mov	x4, #0x0                   	// #0
  41258c:	b	41251c <__fxstatat@plt+0x103ac>
  412590:	cmp	x8, #0x0
  412594:	mov	w2, #0x7fff                	// #32767
  412598:	mov	x4, #0xffffffffffff        	// #281474976710655
  41259c:	csel	w1, w1, w2, eq  // eq = none
  4125a0:	csel	x4, x4, xzr, eq  // eq = none
  4125a4:	csetm	x5, eq  // eq = none
  4125a8:	b	41251c <__fxstatat@plt+0x103ac>
  4125ac:	and	x1, x6, #0xf
  4125b0:	cmp	x1, #0x4
  4125b4:	b.eq	412264 <__fxstatat@plt+0x100f4>  // b.none
  4125b8:	adds	x6, x6, #0x4
  4125bc:	cinc	x4, x4, cs  // cs = hs, nlast
  4125c0:	b	412264 <__fxstatat@plt+0x100f4>
  4125c4:	cbz	x8, 412264 <__fxstatat@plt+0x100f4>
  4125c8:	adds	x6, x6, #0x8
  4125cc:	cinc	x4, x4, cs  // cs = hs, nlast
  4125d0:	b	412264 <__fxstatat@plt+0x100f4>
  4125d4:	and	x1, x5, #0xf
  4125d8:	cmp	x1, #0x4
  4125dc:	b.eq	4125e8 <__fxstatat@plt+0x10478>  // b.none
  4125e0:	adds	x5, x5, #0x4
  4125e4:	cinc	x2, x2, cs  // cs = hs, nlast
  4125e8:	tbz	x2, #51, 412444 <__fxstatat@plt+0x102d4>
  4125ec:	orr	w0, w0, #0x8
  4125f0:	mov	w1, #0x1                   	// #1
  4125f4:	mov	x4, #0x0                   	// #0
  4125f8:	mov	x5, #0x0                   	// #0
  4125fc:	b	412488 <__fxstatat@plt+0x10318>
  412600:	cmp	x8, #0x0
  412604:	mov	w2, #0x7fff                	// #32767
  412608:	mov	x4, #0xffffffffffff        	// #281474976710655
  41260c:	csel	w1, w1, w2, ne  // ne = any
  412610:	csel	x4, x4, xzr, ne  // ne = any
  412614:	csetm	x5, ne  // ne = any
  412618:	b	41251c <__fxstatat@plt+0x103ac>
  41261c:	cbnz	x8, 412264 <__fxstatat@plt+0x100f4>
  412620:	b	4125c8 <__fxstatat@plt+0x10458>
  412624:	mov	x4, #0x2                   	// #2
  412628:	cmp	x1, #0xf
  41262c:	b.ne	412650 <__fxstatat@plt+0x104e0>  // b.any
  412630:	tbz	x7, #47, 412668 <__fxstatat@plt+0x104f8>
  412634:	tbnz	x2, #47, 412668 <__fxstatat@plt+0x104f8>
  412638:	orr	x4, x2, #0x800000000000
  41263c:	mov	w10, w15
  412640:	and	x4, x4, #0xffffffffffff
  412644:	mov	x5, x6
  412648:	mov	w1, #0x7fff                	// #32767
  41264c:	b	412048 <__fxstatat@plt+0xfed8>
  412650:	cmp	x1, #0xb
  412654:	b.ne	411fa0 <__fxstatat@plt+0xfe30>  // b.any
  412658:	mov	x7, x2
  41265c:	mov	x5, x6
  412660:	mov	x16, x4
  412664:	b	411fa8 <__fxstatat@plt+0xfe38>
  412668:	orr	x4, x7, #0x800000000000
  41266c:	mov	w10, w12
  412670:	and	x4, x4, #0xffffffffffff
  412674:	mov	w1, #0x7fff                	// #32767
  412678:	b	412048 <__fxstatat@plt+0xfed8>
  41267c:	cbnz	x8, 4125e8 <__fxstatat@plt+0x10478>
  412680:	adds	x5, x5, #0x8
  412684:	cinc	x2, x2, cs  // cs = hs, nlast
  412688:	tbnz	x2, #51, 4125ec <__fxstatat@plt+0x1047c>
  41268c:	b	412444 <__fxstatat@plt+0x102d4>
  412690:	cbnz	x8, 412680 <__fxstatat@plt+0x10510>
  412694:	tbnz	x2, #51, 4125ec <__fxstatat@plt+0x1047c>
  412698:	b	412444 <__fxstatat@plt+0x102d4>
  41269c:	orr	w0, w0, #0x10
  4126a0:	b	4125ec <__fxstatat@plt+0x1047c>
  4126a4:	mov	x2, x4
  4126a8:	mov	x4, #0x3                   	// #3
  4126ac:	b	412628 <__fxstatat@plt+0x104b8>
  4126b0:	mov	w10, w15
  4126b4:	mov	x8, x13
  4126b8:	b	411fc4 <__fxstatat@plt+0xfe54>
  4126bc:	nop
  4126c0:	cbz	w0, 412704 <__fxstatat@plt+0x10594>
  4126c4:	mov	w0, w0
  4126c8:	mov	w1, #0x403e                	// #16446
  4126cc:	clz	x3, x0
  4126d0:	mov	w2, #0x402f                	// #16431
  4126d4:	sub	w1, w1, w3
  4126d8:	mov	x3, #0x0                   	// #0
  4126dc:	sub	w2, w2, w1
  4126e0:	and	w1, w1, #0x7fff
  4126e4:	lsl	x0, x0, x2
  4126e8:	and	x0, x0, #0xffffffffffff
  4126ec:	mov	x2, #0x0                   	// #0
  4126f0:	fmov	d0, x2
  4126f4:	bfxil	x3, x0, #0, #48
  4126f8:	bfi	x3, x1, #48, #16
  4126fc:	fmov	v0.d[1], x3
  412700:	ret
  412704:	mov	x0, #0x0                   	// #0
  412708:	mov	x3, #0x0                   	// #0
  41270c:	bfxil	x3, x0, #0, #48
  412710:	mov	x2, #0x0                   	// #0
  412714:	fmov	d0, x2
  412718:	mov	w1, #0x0                   	// #0
  41271c:	bfi	x3, x1, #48, #16
  412720:	fmov	v0.d[1], x3
  412724:	ret
  412728:	stp	x29, x30, [sp, #-48]!
  41272c:	mov	x29, sp
  412730:	str	x19, [sp, #16]
  412734:	str	q0, [sp, #32]
  412738:	ldr	x19, [sp, #32]
  41273c:	ldr	x1, [sp, #40]
  412740:	mrs	x0, fpcr
  412744:	ubfx	x3, x1, #48, #15
  412748:	mov	x2, x19
  41274c:	mov	x4, #0x3ffe                	// #16382
  412750:	ubfx	x19, x1, #0, #48
  412754:	cmp	x3, x4
  412758:	b.gt	412784 <__fxstatat@plt+0x10614>
  41275c:	cbnz	x3, 412768 <__fxstatat@plt+0x105f8>
  412760:	orr	x19, x2, x19
  412764:	cbz	x19, 412774 <__fxstatat@plt+0x10604>
  412768:	mov	w0, #0x10                  	// #16
  41276c:	mov	x19, #0x0                   	// #0
  412770:	bl	4128e8 <__fxstatat@plt+0x10778>
  412774:	mov	x0, x19
  412778:	ldr	x19, [sp, #16]
  41277c:	ldp	x29, x30, [sp], #48
  412780:	ret
  412784:	lsr	x0, x1, #63
  412788:	mov	x4, #0x403f                	// #16447
  41278c:	and	w0, w0, #0xff
  412790:	and	x5, x0, #0xff
  412794:	sub	x4, x4, x5
  412798:	cmp	x4, x3
  41279c:	b.le	4127f0 <__fxstatat@plt+0x10680>
  4127a0:	cbnz	x5, 412804 <__fxstatat@plt+0x10694>
  4127a4:	mov	x1, x3
  4127a8:	mov	x0, #0x406f                	// #16495
  4127ac:	sub	x3, x0, x3
  4127b0:	orr	x4, x19, #0x1000000000000
  4127b4:	cmp	x3, #0x3f
  4127b8:	b.gt	412814 <__fxstatat@plt+0x106a4>
  4127bc:	mov	w3, #0xffffbfd1            	// #-16431
  4127c0:	add	w3, w1, w3
  4127c4:	sub	w1, w0, w1
  4127c8:	lsl	x0, x2, x3
  4127cc:	cmp	x0, #0x0
  4127d0:	lsr	x19, x2, x1
  4127d4:	cset	w0, ne  // ne = any
  4127d8:	lsl	x4, x4, x3
  4127dc:	orr	x19, x19, x4
  4127e0:	cbz	w0, 412774 <__fxstatat@plt+0x10604>
  4127e4:	mov	w0, #0x10                  	// #16
  4127e8:	bl	4128e8 <__fxstatat@plt+0x10778>
  4127ec:	b	412774 <__fxstatat@plt+0x10604>
  4127f0:	eor	w19, w0, #0x1
  4127f4:	mov	w0, #0x1                   	// #1
  4127f8:	sbfx	x19, x19, #0, #1
  4127fc:	bl	4128e8 <__fxstatat@plt+0x10778>
  412800:	b	412774 <__fxstatat@plt+0x10604>
  412804:	mov	w0, #0x1                   	// #1
  412808:	mov	x19, #0x0                   	// #0
  41280c:	bl	4128e8 <__fxstatat@plt+0x10778>
  412810:	b	412774 <__fxstatat@plt+0x10604>
  412814:	mov	w0, #0xffffc011            	// #-16367
  412818:	add	w5, w1, w0
  41281c:	mov	w0, #0x402f                	// #16431
  412820:	cmp	x3, #0x40
  412824:	sub	w1, w0, w1
  412828:	lsl	x0, x4, x5
  41282c:	orr	x0, x2, x0
  412830:	csel	x2, x0, x2, ne  // ne = any
  412834:	lsr	x19, x4, x1
  412838:	cmp	x2, #0x0
  41283c:	cset	w0, ne  // ne = any
  412840:	b	4127e0 <__fxstatat@plt+0x10670>
  412844:	nop
  412848:	cbz	x0, 41289c <__fxstatat@plt+0x1072c>
  41284c:	clz	x2, x0
  412850:	mov	w1, #0x403e                	// #16446
  412854:	sub	w1, w1, w2
  412858:	mov	x2, #0x406f                	// #16495
  41285c:	and	w4, w1, #0x7fff
  412860:	sub	x3, x2, w1, sxtw
  412864:	cmp	x3, #0x3f
  412868:	b.gt	4128bc <__fxstatat@plt+0x1074c>
  41286c:	sub	w2, w2, w1
  412870:	mov	w3, #0xffffbfd1            	// #-16431
  412874:	add	w1, w1, w3
  412878:	mov	x3, #0x0                   	// #0
  41287c:	lsr	x1, x0, x1
  412880:	and	x1, x1, #0xffffffffffff
  412884:	lsl	x0, x0, x2
  412888:	fmov	d0, x0
  41288c:	bfxil	x3, x1, #0, #48
  412890:	bfi	x3, x4, #48, #16
  412894:	fmov	v0.d[1], x3
  412898:	ret
  41289c:	mov	x1, #0x0                   	// #0
  4128a0:	mov	x3, #0x0                   	// #0
  4128a4:	bfxil	x3, x1, #0, #48
  4128a8:	fmov	d0, x0
  4128ac:	mov	w4, #0x0                   	// #0
  4128b0:	bfi	x3, x4, #48, #16
  4128b4:	fmov	v0.d[1], x3
  4128b8:	ret
  4128bc:	mov	w2, #0x402f                	// #16431
  4128c0:	sub	w1, w2, w1
  4128c4:	mov	x3, #0x0                   	// #0
  4128c8:	lsl	x1, x0, x1
  4128cc:	and	x1, x1, #0xffffffffffff
  4128d0:	mov	x0, #0x0                   	// #0
  4128d4:	fmov	d0, x0
  4128d8:	bfxil	x3, x1, #0, #48
  4128dc:	bfi	x3, x4, #48, #16
  4128e0:	fmov	v0.d[1], x3
  4128e4:	ret
  4128e8:	tbz	w0, #0, 4128f8 <__fxstatat@plt+0x10788>
  4128ec:	movi	v1.2s, #0x0
  4128f0:	fdiv	s0, s1, s1
  4128f4:	mrs	x1, fpsr
  4128f8:	tbz	w0, #1, 41290c <__fxstatat@plt+0x1079c>
  4128fc:	fmov	s1, #1.000000000000000000e+00
  412900:	movi	v2.2s, #0x0
  412904:	fdiv	s0, s1, s2
  412908:	mrs	x1, fpsr
  41290c:	tbz	w0, #2, 41292c <__fxstatat@plt+0x107bc>
  412910:	mov	w2, #0xc5ae                	// #50606
  412914:	mov	w1, #0x7f7fffff            	// #2139095039
  412918:	movk	w2, #0x749d, lsl #16
  41291c:	fmov	s1, w1
  412920:	fmov	s2, w2
  412924:	fadd	s0, s1, s2
  412928:	mrs	x1, fpsr
  41292c:	tbz	w0, #3, 41293c <__fxstatat@plt+0x107cc>
  412930:	movi	v1.2s, #0x80, lsl #16
  412934:	fmul	s0, s1, s1
  412938:	mrs	x1, fpsr
  41293c:	tbz	w0, #4, 412954 <__fxstatat@plt+0x107e4>
  412940:	mov	w0, #0x7f7fffff            	// #2139095039
  412944:	fmov	s2, #1.000000000000000000e+00
  412948:	fmov	s1, w0
  41294c:	fsub	s0, s1, s2
  412950:	mrs	x0, fpsr
  412954:	ret
  412958:	stp	x29, x30, [sp, #-64]!
  41295c:	mov	x29, sp
  412960:	stp	x19, x20, [sp, #16]
  412964:	adrp	x20, 424000 <__fxstatat@plt+0x21e90>
  412968:	add	x20, x20, #0xdf0
  41296c:	stp	x21, x22, [sp, #32]
  412970:	adrp	x21, 424000 <__fxstatat@plt+0x21e90>
  412974:	add	x21, x21, #0xde8
  412978:	sub	x20, x20, x21
  41297c:	mov	w22, w0
  412980:	stp	x23, x24, [sp, #48]
  412984:	mov	x23, x1
  412988:	mov	x24, x2
  41298c:	bl	401bc8 <mbrtowc@plt-0x38>
  412990:	cmp	xzr, x20, asr #3
  412994:	b.eq	4129c0 <__fxstatat@plt+0x10850>  // b.none
  412998:	asr	x20, x20, #3
  41299c:	mov	x19, #0x0                   	// #0
  4129a0:	ldr	x3, [x21, x19, lsl #3]
  4129a4:	mov	x2, x24
  4129a8:	add	x19, x19, #0x1
  4129ac:	mov	x1, x23
  4129b0:	mov	w0, w22
  4129b4:	blr	x3
  4129b8:	cmp	x20, x19
  4129bc:	b.ne	4129a0 <__fxstatat@plt+0x10830>  // b.any
  4129c0:	ldp	x19, x20, [sp, #16]
  4129c4:	ldp	x21, x22, [sp, #32]
  4129c8:	ldp	x23, x24, [sp, #48]
  4129cc:	ldp	x29, x30, [sp], #64
  4129d0:	ret
  4129d4:	nop
  4129d8:	ret
  4129dc:	nop
  4129e0:	adrp	x2, 425000 <__fxstatat@plt+0x22e90>
  4129e4:	mov	x1, #0x0                   	// #0
  4129e8:	ldr	x2, [x2, #712]
  4129ec:	b	401ce0 <__cxa_atexit@plt>
  4129f0:	mov	x2, x1
  4129f4:	mov	x1, x0
  4129f8:	mov	w0, #0x0                   	// #0
  4129fc:	b	402130 <__xstat@plt>
  412a00:	mov	x2, x1
  412a04:	mov	x1, x0
  412a08:	mov	w0, #0x0                   	// #0
  412a0c:	b	402030 <__lxstat@plt>
  412a10:	mov	x4, x1
  412a14:	mov	x5, x2
  412a18:	mov	w1, w0
  412a1c:	mov	x2, x4
  412a20:	mov	w0, #0x0                   	// #0
  412a24:	mov	w4, w3
  412a28:	mov	x3, x5
  412a2c:	b	402170 <__fxstatat@plt>

Disassembly of section .fini:

0000000000412a30 <.fini>:
  412a30:	stp	x29, x30, [sp, #-16]!
  412a34:	mov	x29, sp
  412a38:	ldp	x29, x30, [sp], #16
  412a3c:	ret
