-- generated by newgenasym Thu May 28 15:41:42 2015

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity power is
    port (    
	VCC_IO_EN: IN     STD_LOGIC);
end power;
