Start Snps Version Data
CSgfxDisplay
2
CSgfxInstShape
2
CSgfxSymbolShape
6
CSgfxSheet
3
CSheAddPrimCircleOp
2
CSheAddPrimRectOp
2
CSheAddPrimPolylineOp
2
CSheDesign
6
CSheSheet
3
CSheSheetGroup
2
CSheCell
2
CSheState
2
CSheNet
2
CSheTransArcRelText
2
CSheTextInstSpecData
2
CShePin
2
CSheSymbolEditPin
2
CSheSymbol
4
CSheIntf
3
CShePrimCircle
2
CShePrimRect
2
CShePrimPolyline
2
CSheSCPin
2
CSheSCPortPin
2
CSheSCSymbolEditPin
2
CSheSCIntfPin
2
CSgfxKDTreeLayer
5
EgDBCell
2
EgDBCsdf
3
EgDBHierSystemC
2
EgDBImpl
6
EgDBInstInfo
4
EgDBIntfPort
5
EgDBModel
7
EgDBPage
2
EgDBParameter
2
EgDBPlainSystemC
2
EgDBPort
2
EgDBPrimImpl
2
EgDBPrimModel
2
EgDBPrimSystemC
3
EgDBSds
2
EgDBSymbol
2
End Snps Version Data
<MODEL>
2147483655
1
<type>
11
</type>
<ver>

</ver>
<ts>
1015627891
1043953515
1059085022
</ts>
<desc>
\
This is the example test design for the ARM926 DesignWare Processor Model
using no Interconnect Matrix.

This example shows how to design the ARM926 processor model into your design
without using an Interconnect Matrix. Although this proves an Interconnect
Matrix module is not required, it's inclusion results in a faster simulation
due to less arbitration requirements on the two buses.

This example design supports 8, 16, and 32 bit reads and 
writes, and nIRQ, nFIQ, and nRESET interrupts. It contains
the following modules:
 
     Instance Name       Purpose
	 =============       =======
	 arm926       -      Processor Model.
     ahb_bus             Processor data and instruction bus.
	 ProgMem      -      Program Memory - memory that holds. 
	                     the ARM target code. Target code is copied
						 to and read from this location via the ARM 
						 debugger and CCM. Address range 0x0 - 0x1ffff.
     StackMem     -      Stack Memory - memory the arm926 processor
	                     needs for stack read and writes. Address range
						 0x10000000 - 0x1000ffff.
     DataMem      -      Data Memory - Memory location for testing basic
	                     reads and writes.  Address range 
						 0x90000000 - 0x900003ff
     IntrGen      -      Interrupt Generator - Target code writes to this
	  					 module when testing interrupts. Address range
						 0xb0000000 - 0xb00003ff. See module description
						 for bit assignments.
     Itcm         -      Instruction Tightly Coupled Memory - Memory for 
	                     Instruction TCM. Address range is 4K starting at
						 address 0xff000.
     Dtcm         -      Data Tightly Coupled Memory - Memory for Data TCM. 
	                     Address range is 4K starting at address 0x20000.
							 

A configuration control file (examples.scf) is located at 
dw_arm_processors_sc/dw_arm_processors_examples. It can
be used to modify all design parameters from their default
design values.  These include changing which of several ARM debuggers to
use, the endianism of the design (big or little),
to preload a target program file into program memory, to 
set wait states on memory modules, and to turn on and off 
System Studio monitor tracing.


Example pre-compiled ARM target code, named "examples.axf",  
is located at:

    dw_arm_processors_sc/dw_arm_processors_examples/arm926_target

This target code performs basic read/writes and asserts the
nIRQ, nFIQ, and nRESET interrupts.

To load and run the software:

1) Start the simulation from the simulation control panel, in
   either -pause mode or non-pause mode. If -pause mode is used
   you will have to continue simulation with the pause/continue
   simulation button at the appropriate time.
   
2) When the simulation is correctly launched, the ARM debugger 
   will appear. When the ARM debugger is fully launched (the ARM
   debugger's "Execution Window" 
   shows memory locations starting from 0x0), load the 
   arm926_target/examples.axf image via the following  pull 
   down window of the ARM debugger:

        File->Load Image

   You will have to navigate to the target binary location to load it.

3) Once the target code is loaded into the ARM debugger, breakpoints can be set at 
   different locations in this target code. To run or continue the
   the target program simply type "go" at the "Debug:" prompt in the 
   "Command Window" of the ARM debugger, or by using the "Go" button on the
   ARM debugger's toolbar.

   Below is a list of function names where break points can be set:
      main       - main function of program
      ram8test   - test for 8 bit memory accesses
      ram16test  - test for 16 bit memory accesses.
      ram32test  - test for 32 bit memory accesses.
      irqtest    - nIRQ interrupt test. Program will jump to the 
	               irq_hndlr when an IRQ interrupt occurs.
      fiqtest    - nFIQ interrupt test. Program will jump to the 
	               fiq_hndlr when an FIQ interrupt occurs.
      irq_hndlr  - nIRQ interrupt handler. Program execution will 
	               jump to this handler when an IRQ interrupt occurs 
				   (part of irqtest).
      fiq_hndlr  - nFIQ interrupt handler. Program execution will jump 
	               to this handler when an FIQ interrupt occurs 
				   (part of fiqtest).
      dataaborttest - test for data abort handling (program will jump 
	                  to the DABORTHandler() when a data abort occurs).
      DABORTHandler - Data Abort interrupt handler (program execution 
	                  will jump to this handler when a data abort occurs 
					  (part of the dataaborttest). NOTE: The debugger will
					  issue a data abort error message in the Command Window
					  when a Data Abort occurs.  Just continue of step through
					  the program to get through the data abort interrupt handler.
      resettest     - test for reset. The target program will jump to 
	                  the RESETHandler when a reset is detected.
      RESETHandler  - nRESET interrupt handler. Program execution jumps 
	                  to this handler when a reset is detected. Currently a reset
					  handler is not implemented. Continuing to step through the
					  code will show that the RESETHandler was hit.


4) Once a breakpoint is hit, you can step through the code by either typing
   "step" or "s" at the "Debug:" prompt in the Command Window, or using the 
    ARM debugger's step buttons.

For more information about running the ARM debugger and running the simulation, 
please see the supplied documentation at dw_arm_processors_sc/doc
\
</desc>
<s_desc>
Arm926 Basic Test Design With No Interconnect Matrix
</s_desc>
<header>

</header>
<source>

</source>
<class>
<STR_ARRAY>
0
0
</STR_ARRAY>
</class>
<base>
0


</base>
<params>
21
<PARAM>
2147483650
2
<name>
ProgMemStartAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
Low address of program memory address range.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
2 </PARAM>
<PARAM>
2147483650
3
<name>
ProgMemEndAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
High address of program memory adddress range
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x1ffff
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
3 </PARAM>
<PARAM>
2147483650
4
<name>
ProgMemImageFile
</name>
<data_type>
sc_string
</data_type>
<desc>
File name for initialization of memory
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
""
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
4 </PARAM>
<PARAM>
2147483650
5
<name>
ProgName
</name>
<data_type>
sc_string
</data_type>
<desc>
ProgName is the name of the Arm-compiled target application
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
""
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
5 </PARAM>
<PARAM>
2147483650
6
<name>
BigEndian
</name>
<data_type>
bool
</data_type>
<desc>
BigEndian==true will invoke armsd in big endian byte order.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
false
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
6 </PARAM>
<PARAM>
2147483650
7
<name>
Debugger
</name>
<data_type>
sc_string
</data_type>
<desc>
Select armsd, axd, or a user-created script to launch an Arm debugger
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
"axd"
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
7 </PARAM>
<PARAM>
2147483650
8
<name>
DoTrace
</name>
<data_type>
bool
</data_type>
<desc>

</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
false
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
8 </PARAM>
<PARAM>
2147483650
9
<name>
ProgMemReadWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
9 </PARAM>
<PARAM>
2147483650
10
<name>
ProgMemWriteWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
10 </PARAM>
<PARAM>
2147483650
11
<name>
StackMemStartAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
Low address for processor stack memory
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x10000000
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
11 </PARAM>
<PARAM>
2147483650
12
<name>
StackMemEndAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
High address for processor stack memory
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x1000ffff
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
12 </PARAM>
<PARAM>
2147483650
13
<name>
StackMemReadWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
13 </PARAM>
<PARAM>
2147483650
14
<name>
StackMemWriteWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
14 </PARAM>
<PARAM>
2147483650
15
<name>
DataMemStartAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
Low address for data memory - arm target code reads and writes to this memory.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x90000000
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
15 </PARAM>
<PARAM>
2147483650
16
<name>
DataMemEndAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
High address for data memory - arm target code reads and writes to this memory
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x900003ff
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
16 </PARAM>
<PARAM>
2147483650
17
<name>
DataMemReadWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
17 </PARAM>
<PARAM>
2147483650
18
<name>
DataMemWriteWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
18 </PARAM>
<PARAM>
2147483650
19
<name>
IntrGenStartAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
Address for the Interrupt Generator to enable and disable interrupts
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0xb0000000
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
19 </PARAM>
<PARAM>
2147483650
20
<name>
IntrGenEndAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
High address of Interrupt Generator.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0xb00003ff
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
20 </PARAM>
<PARAM>
2147483650
21
<name>
TraceStartTime
</name>
<data_type>
double
</data_type>
<desc>
Start time of the file trace.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0.0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
21 </PARAM>
<PARAM>
2147483650
22
<name>
TraceEndTime
</name>
<data_type>
double
</data_type>
<desc>
\
End time of the file trace. To disable the trace end time enter
a value less than zero.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0.0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
22 </PARAM>
<MAP_S2O>
0
21
TraceEndTime
#22
ProgMemReadWaitStates
#9
StackMemStartAddr
#11
TraceStartTime
#21
DataMemWriteWaitStates
#18
Debugger
#7
DoTrace
#8
ProgName
#5
IntrGenStartAddr
#19
StackMemWriteWaitStates
#14
StackMemReadWaitStates
#13
IntrGenEndAddr
#20
ProgMemStartAddr
#2
DataMemStartAddr
#15
ProgMemImageFile
#4
DataMemReadWaitStates
#17
ProgMemEndAddr
#3
BigEndian
#6
StackMemEndAddr
#12
ProgMemWriteWaitStates
#10
DataMemEndAddr
#16
</MAP_S2O>
</params>
<constructor>
<STR_ARRAY>
0
1
DW_arm926_no_icm_example(sc_module_name name_)
</STR_ARRAY>
</constructor>
<protected_constructor>
<STR_ARRAY>
0
0
</STR_ARRAY>
</protected_constructor>
<private_constructor>
<STR_ARRAY>
0
0
</STR_ARRAY>
</private_constructor>
<intfgate>
0
</intfgate>
<syms>
<CSheDesign>
2147483654
23
1
0
1
1
1
1
1
1
1
1

3
1
0
<OB_LIST>
0
0
</OB_LIST>

0

0

0

0
<OB_LIST>
0
0
</OB_LIST>
<CSheIntf>
2147483651
24



0
0
1
0

<OB_ARRAY>
0
0
</OB_ARRAY>
#0
#23
<OB_LIST>
0
2
<SYMBOL>
2147483650
25

__df_sym__

1


0

3
700000000
0
200000001
0
200000002
1
3
2
-5120 -2560
-5120 2560
2
5120 -2560
5120 2560
0
0
0
0
0
-5120 -3072 5120 3072
0
0
3
0
0
0
0
1
9
-5120 -2560
-4608 -3072
4608 -3072
5120 -2560
5120 2560
4608 3072
-4608 3072
-5120 2560
-5120 -2560
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#23
<ts>
1015438538
</ts>
0
0
25 </SYMBOL>
<SYMBOL>
2147483650
26

__fsm_sym__

1


0

1
100000000
0
1
0
0
0
1
0 0 10240 10240
0
0
0
0 0 10240 10240
0
0
1
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#23
<ts>
1015438538
</ts>
1
0
26 </SYMBOL>
</OB_LIST>
24 </CSheIntf>
#0
#0
#0
#0
23 </CSheDesign>
__df_sym__
__fsm_sym__
</syms>
<attrs>
0
</attrs>
<impl>
<SCHIERARCHICAL_MODEL>
2147483650
27
<desc>

</desc>
<model>
#1
</model>
<lib_r>
<STR_ARRAY>
0
0
</STR_ARRAY>
</lib_r>
<lib_r_d>
<STR_ARRAY>
0
0
</STR_ARRAY>
</lib_r_d>
<src_r>
<STR_ARRAY>
0
0
</STR_ARRAY>
</src_r>
<locals>
<MAP_S2O>
0
0
</MAP_S2O>
</locals>
<locals_idx>
0
</locals_idx>
<attr>
0
</attr>
<cflags_keys>
<STR_ARRAY>
0
8
hp32|optimized
gccsparcOS5|debug
sparcOS5|debug
linux|optimized
hp32|debug
sparcOS5|optimized
linux|debug
gccsparcOS5|optimized
</STR_ARRAY>
</cflags_keys>
<cflags_values>
<STR_ARRAY>
0
8
-DNDEBUG
-DMONITOR
-DMONITOR
-DNDEBUG
-DMONITOR
-DNDEBUG
-DMONITOR
-DNDEBUG
</STR_ARRAY>
</cflags_values>
<lflags_keys>
<STR_ARRAY>
0
0
</STR_ARRAY>
</lflags_keys>
<lflags_values>
<STR_ARRAY>
0
0
</STR_ARRAY>
</lflags_values>
<cmode>
2
</cmode>
<headermmt_keys>
<STR_ARRAY>
0
308
289
278
267
256
245
234
223
212
201
22
168
157
33
113
124
102
55
44
11
66
77
88
99
135
146
179
300
311
279
268
257
246
235
224
213
202
158
34
114
125
103
56
45
12
67
78
89
136
147
169
301
23
312
269
258
247
236
225
214
203
159
35
115
126
104
46
13
57
68
79
137
148
302
24
313
259
248
237
226
215
204
58
149
138
127
116
25
105
47
14
69
36
303
314
304
249
238
227
216
205
128
117
106
48
37
26
15
59
139
315
305
239
228
217
206
129
118
107
49
38
27
16
316
306
229
218
207
190
119
17
39
28
108
317
307
290
219
208
191
18
29
109
180
318
308
291
280
192
209
19
90
170
181
309
292
281
270
193
160
80
91
171
182
282
271
260
194
172
161
150
70
81
92
183
293
283
272
261
250
195
173
162
151
140
60
71
82
93
184
294
284
273
262
251
240
196
174
163
152
141
130
72
50
61
83
94
185
295
285
274
263
252
241
230
197
186
153
164
142
131
120
51
40
62
73
84
95
175
296
286
275
264
253
242
231
220
198
187
165
143
132
121
110
52
41
30
63
74
96
85
154
176
297
287
276
265
254
243
232
221
210
199
188
166
155
20
144
133
122
111
42
31
53
64
75
86
97
100
177
298
288
277
266
255
244
233
222
211
200
189
167
21
156
43
145
134
123
112
54
65
76
87
98
101
32
178
299
310
</STR_ARRAY>
</headermmt_keys>
<headermmt_values>
<STR_ARRAY>
0
308
interface /DoTrace
interface /ProgMemStartAddr
open dw_amba_ahb/DW_ahb_tlm
schematic /nFIQ
interface /TraceEndTime
interface /IntrGenStartAddr
interface /DataMemEndAddr
interface /DataMemStartAddr
interface /StackMemEndAddr
open dw_amba_ahb/DW_AHB_Monitor
interface /ProgMemImageFile
interface /StackMemWriteWaitStates
schematic /C175
schematic /C173
interface /ProgMemImageFile
interface /StackMemReadWaitStates
schematic /INITRAM
schematic /High
open dw_amba_ahb/DW_AHB_Arbiter
interface /SharedMemLowAddr
interface /ProgMemEndAddr
interface /SharedMemReadWaitStates
interface /SharedMemReadOnly
interface /ProgMemStartAddr
interface /StackMemStartAddr
interface /ProgMemStartAddr
interface /StackMemReadWaitStates
interface /IntrGenStartAddr
interface /ProgMemEndAddr
open dw_amba_ahb/DW_AHB_Arbiter
schematic /nIRQ
schematic /High
interface /IntrGenStartAddr
interface /DataMemEndAddr
interface /StackMemReadWaitStates
interface /StackMemStartAddr
interface /ProgName
schematic /C173
interface /IntrGenStartAddr
interface /ProgMemImageFile
interface /DataMemEndAddr
schematic /VINITHI
schematic /INITRAM
open arm926_aux/TCM_Memory
interface /SharedMemLowAddr
interface /SharedMemHighAddr
interface /StackMemEndAddr
open dw_amba_ahb/DW_AHB_Memory
interface /BigEndian
interface /ProgMemEndAddr
interface /StackMemWriteWaitStates
open dw_amba_ahb/DW_AHB_Memory
interface /IntrGenStartAddr
open dw_arm_processors/DW_arm926ejs
schematic /nRESET
schematic /C173
interface /TraceStartTime
interface /DataMemWriteWaitStates
interface /StackMemReadWaitStates
interface /ProgMemWriteWaitStates
interface /ProgMemWriteWaitStates
schematic /C175
interface /DataMemStartAddr
schematic /High
interface /StackMemEndAddr
schematic /Low1
open dw_amba_ahb/DW_AHB_Monitor
schematic /clock
interface /ProgName
interface /ProgMemReadWaitStates
open source_sc/ConstGen
interface /StackMemEndAddr
interface /StackMemWriteWaitStates
open source_sc/ConstGen
interface /IntrGenEndAddr
open dw_amba_ahb/DW_AHB_Memory
schematic /C173
interface /IntrGenEndAddr
interface /IntrGenStartAddr
interface /DataMemEndAddr
interface /ProgMemWriteWaitStates
schematic /nFIQ
interface /StackMemEndAddr
interface /ProgMemEndAddr
interface /ProgName
schematic /C187
open dw_amba_ahb/DW_ahb_tlm
interface /SharedMemReadWaitStates
schematic /VINITHI
open dw_amba_ahb/DW_AHB_Memory
interface /SharedMemHighAddr
schematic /C173
interface /DataMemStartAddr
interface /IntrGenEndAddr
interface /DataMemStartAddr
schematic /C175
interface /IntrGenEndAddr
interface /DataMemReadWaitStates
interface /DataMemStartAddr
interface /StackMemEndAddr
interface /ProgName
interface /IntrGenEndAddr
interface /StackMemWriteWaitStates
schematic /clock
schematic /C175
open dw_amba_ahb/DW_AHB_Arbiter
open dw_amba_ahb/DW_AHB_Monitor
interface /ProgMemStartAddr
interface /ProgMemReadWaitStates
interface /TraceStartTime
interface /DataMemEndAddr
schematic /C173
interface /DataMemReadWaitStates
interface /StackMemWriteWaitStates
interface /StackMemStartAddr
schematic /VINITHI
interface /ProgMemStartAddr
interface /DataMemReadWaitStates
schematic /nFIQ
schematic /C189
open dw_arm_processors/DW_arm926ejs
open dw_amba_ahb/DW_AHB_Memory
interface /TraceStartTime
interface /DataMemEndAddr
interface /IntrGenEndAddr
interface /StackMemWriteWaitStates
interface /StackMemStartAddr
interface /Debugger
interface /ProgMemStartAddr
open dw_amba_ahb/DW_AHB_Monitor
schematic /High
open dw_amba_ahb/DW_AHB_Decoder
interface /StackMemReadWaitStates
interface /TraceEndTime
interface /DataMemReadWaitStates
interface /DoTrace
interface /DataMemEndAddr
interface /StackMemWriteWaitStates
interface /BigEndian
open dw_amba_ahb/DW_AHB_Memory
open dw_arm_processors_aux/DW_TCMemory
interface /SharedMemWriteWaitStates
interface /ProgMemStartAddr
interface /TraceEndTime
interface /DataMemReadWaitStates
interface /ProgMemReadWaitStates
interface /ProgMemEndAddr
interface /BigEndian
interface /StackMemEndAddr
open source_sc/ConstGen
interface /DoTrace
interface /ProgMemStartAddr
interface /ProgMemImageFile
interface /DataMemWriteWaitStates
interface /ProgMemReadWaitStates
interface /ProgMemImageFile
open dw_amba_ahb/DW_AHB_Decoder
interface /ProgMemReadWaitStates
interface /DataMemStartAddr
interface /ProgMemImageFile
interface /SharedMemWriteWaitStates
interface /ProgMemStartAddr
interface /ProgMemEndAddr
interface /ProgMemImageFile
open dw_arm_processors_aux/DW_TCMemory
open dw_amba_ahb/DW_AHB_Monitor
interface /Debugger
interface /ProgMemImageFile
interface /Debugger
interface /Debugger
interface /SharedMemHighAddr
interface /SharedMemImageFile
interface /SharedMemWriteWaitStates
interface /ProgMemEndAddr
interface /ProgMemWriteWaitStates
interface /ProgName
open dw_arm_processors_aux/DW_IntrGen
open dw_amba_ahb/DW_AHB_Monitor
schematic /C189
interface /Debugger
interface /ProgMemStartAddr
interface /ProgMemStartAddr
interface /DoTrace
open dw_amba_ahb/DW_AHB_Memory
schematic /nRESET
interface /BigEndian
interface /SharedMemHighAddr
interface /StackMemReadWaitStates
interface /ProgName
interface /ProgMemWriteWaitStates
interface /ProgName
open dw_arm_processors_aux/DW_TCMemory
open dw_amba_ahb/DW_AHB_Memory
schematic /High
interface /TraceStartTime
interface /DoTrace
interface /ProgMemEndAddr
interface /ProgMemStartAddr
interface /StackMemReadWaitStates
interface /ProgMemImageFile
interface /BigEndian
interface /SharedMemImageFile
schematic /nIRQ
schematic /remap
interface /ProgMemWriteWaitStates
interface /ProgMemReadWaitStates
interface /ProgMemImageFile
interface /StackMemStartAddr
interface /BigEndian
interface /ProgMemEndAddr
open source_sc/ConstGen
schematic /INITRAM
interface /TraceStartTime
interface /IntrGenStartAddr
interface /ProgMemWriteWaitStates
interface /ProgMemImageFile
interface /StackMemReadWaitStates
interface /DoTrace
interface /ProgMemWriteWaitStates
interface /BigEndian
schematic /C173
schematic /nRESET
schematic /C173
interface /ProgMemEndAddr
interface /SharedMemImageFile
interface /SharedMemBigEndian
interface /SharedMemReadOnly
interface /ProgMemStartAddr
interface /StackMemStartAddr
interface /BigEndian
interface /ProgMemEndAddr
open dw_amba_ahb/DW_AHB_Memory
schematic /Low1
schematic /C175
interface /DataMemWriteWaitStates
interface /DataMemStartAddr
interface /StackMemStartAddr
interface /BigEndian
interface /ProgMemEndAddr
interface /ProgMemWriteWaitStates
schematic /nIRQ
interface /ProgMemEndAddr
interface /DataMemReadWaitStates
schematic /C187
schematic /C173
open dw_arm_processors_aux/DW_IntrGen
interface /SharedMemLowAddr
interface /Debugger
interface /SharedMemWriteWaitStates
interface /SharedMemImageFile
interface /ProgMemEndAddr
interface /ProgMemEndAddr
interface /StackMemEndAddr
interface /Debugger
interface /ProgMemStartAddr
open source_sc/ConstGen
schematic /VINITHI
schematic /C173
interface /DataMemWriteWaitStates
interface /DataMemStartAddr
interface /StackMemEndAddr
interface /ProgMemReadWaitStates
interface /ProgName
interface /ProgMemStartAddr
interface /ProgMemReadWaitStates
open dw_amba_ahb/DW_ahb_tlm
interface /ProgName
interface /Debugger
interface /ProgMemEndAddr
interface /DataMemWriteWaitStates
schematic /C175
schematic /C173
schematic /C188
interface /SharedMemLowAddr
interface /DoTrace
interface /StackMemStartAddr
interface /StackMemWriteWaitStates
interface /DataMemStartAddr
interface /ProgMemImageFile
interface /StackMemEndAddr
interface /Debugger
interface /ProgMemStartAddr
open dw_amba_ahb/DW_AHB_Memory
schematic /clock
interface /TraceEndTime
interface /IntrGenEndAddr
interface /DataMemWriteWaitStates
interface /StackMemWriteWaitStates
interface /ProgMemReadWaitStates
interface /ProgName
interface /DataMemReadWaitStates
open dw_amba_ahb/DW_AHB_Monitor
interface /StackMemWriteWaitStates
schematic /C189
interface /StackMemStartAddr
interface /Debugger
schematic /C187
interface /StackMemWriteWaitStates
schematic /C189
interface /ProgMemImageFile
interface /SharedMemBigEndian
interface /SharedMemReadWaitStates
interface /ProgMemWriteWaitStates
interface /StackMemStartAddr
schematic /C173
interface /ProgMemEndAddr
interface /StackMemReadWaitStates
interface /DataMemWriteWaitStates
</STR_ARRAY>
</headermmt_values>
<sourcemmt_keys>
<STR_ARRAY>
0
325
322
311
289
278
267
256
245
234
223
212
11
157
146
135
124
113
88
77
55
44
33
22
3
66
99
102
168
179
201
323
312
279
268
257
246
235
224
213
147
136
125
114
89
78
56
45
34
23
12
4
67
103
158
169
202
324
313
302
269
258
247
236
225
148
137
126
104
68
79
57
46
35
24
13
5
115
159
203
325
314
303
259
248
237
226
215
149
138
127
105
69
47
58
36
25
14
6
116
204
326
315
304
249
238
227
216
139
128
106
48
26
59
37
15
7
117
205
327
316
305
239
228
217
129
107
49
38
27
16
8
118
206
328
317
306
229
218
207
119
108
9
39
28
17
190
329
318
307
290
219
208
109
29
18
180
191
319
308
291
280
209
90
19
170
181
192
309
292
281
270
80
91
160
171
182
193
293
282
271
260
150
70
81
92
161
172
183
194
294
283
272
261
250
151
140
71
60
82
93
162
173
184
195
295
284
273
262
251
240
185
152
141
130
72
61
50
83
94
163
174
196
296
285
274
263
252
241
230
186
153
142
131
120
84
73
62
51
40
95
164
175
197
330
297
286
275
264
253
242
231
220
187
154
143
132
121
110
85
74
63
52
41
30
96
165
176
198
320
298
287
276
265
254
243
232
221
210
155
144
133
122
111
86
75
64
53
42
31
20
97
100
166
177
188
199
321
310
288
277
266
255
244
233
222
211
156
145
134
123
10
112
2
87
76
65
54
43
32
21
98
101
167
178
189
200
</STR_ARRAY>
</sourcemmt_keys>
<sourcemmt_values>
<STR_ARRAY>
0
325
schematic /intr_gen1
schematic /armiss
schematic /intr_gen1/nFIQ
schematic /intr_gen1/INITRAM
schematic /ICM1/decoder_port
schematic /intr_gen_946/VINITHI
schematic /mem1_946/hresetn
schematic /ibiu_bus/hresetn
schematic /icm_arbiter/ahb_wt_mask
schematic /mem3/DoTrace
open dw_arm_processors_aux/DW_TCMemory
schematic /arbiter/ahb_wt_mask
schematic /arm926/ibiu
schematic /itcm/WriteWaitStates
schematic /intr_gen/ReadOnly
schematic /dtcm/DoTrace
schematic /arbiter/EBTEN
schematic /ahb_bus/BusID
schematic /ProgMem/DisableMonitor
schematic /FalseGen/ConstValue
schematic /DataMem/ReadWaitStates
schematic /AHBMonitor/StatisticsInterval
open dw_amba_ahb/DW_AHB_Memory
schematic /StackMem/ReadWaitStates
schematic /arm926/MasterIDdbiu
schematic /decoder/DoTrace
schematic /arbiter/pause
schematic /intr_gen/nRESET
schematic /mem2_946/DoTrace
schematic /intr_gen_946
schematic /dbiu_arbiter
schematic /intr_gen1/VINITHI
schematic /ICM1/slave_port
schematic /arm946/INITRAM
schematic /ahb_bus_946/slave_port
schematic /ResetTrue/Out
schematic /icm_arbiter/ahbarbint
schematic /mem3/#
schematic /arm926/dtcm
schematic /itcm/ReadOnly
schematic /intr_gen/DisableMonitor
schematic /dtcm/WarningEnable
schematic /arbiter/AHB_WTEN
schematic /ahb_bus/Priority
schematic /ProgMem/DisableMonitor
schematic /FalseGen/ConstValue
schematic /DataMem/ReadWaitStates
schematic /AHBMonitor/StatisticsInterval
open dw_arm_processors_aux/DW_IntrGen
open dw_amba_ahb/DW_AHB_Monitor
schematic /StackMem/WriteWaitStates
schematic /decoder/#
schematic /ResetGen/Out
schematic /FalseGen/Out
schematic /mem2_946/#
schematic /itcm_946
schematic /dbiu_bus
schematic /DtcmMem
schematic /dbiu_bus/decoder_port
schematic /intr_gen_946/INITRAM
schematic /ahb_bus_946/slave_port
schematic /dbiu_bus/hresetn
schematic /FalseGen/Out
schematic /arm926/itcm
schematic /itcm/ReadOnly
schematic /intr_gen/DisableMonitor
schematic /dtcm/SlaveID
schematic /StackMem/WriteWaitStates
schematic /ahb_bus/Priority
schematic /ProgMem/DoTrace
schematic /FalseGen/#
schematic /DataMem/WriteWaitStates
schematic /AHBMonitor/FileTraceStartTime
schematic /DataMem/SlaveID
open dw_amba_ahb/DW_AHB_Memory
schematic /dtcm/WarningEnable
schematic /decoder/remap_n
schematic /mem3/SlaveID
schematic /m3m3_946
schematic /dbiu_decoder
schematic /FalseGen
schematic /ahb_bus_946/slave_port
schematic /ahb_bus_946/slave_port
schematic /ahb_bus_946/hresetn
schematic /ibiu_arbiter/pause
schematic /armiss/dtcm
schematic /ahb_bus/decoder_port
schematic /itcm/DoTrace
schematic /intr_gen/DoTrace
schematic /dtcm/SlaveID
schematic /StackMem/ReadOnly
schematic /ProgMem/SlaveID
schematic /ProgMem/DoTrace
schematic /DataMem/WriteWaitStates
schematic /AHBMonitor/FileTraceStartTime
schematic /AHBMonitor/MonitorTrace
open source_sc/ConstGen
schematic /dtcm/#
schematic /mem3/SlaveID
schematic /mem1
schematic /decoder_946
schematic /ICM1
schematic /arm946/nIRQ
schematic /arm946/biu
schematic /dbiu_arbiter/pause
schematic /dbiu_arbiter/ahb_wt_aps
schematic /itcm/DoTrace
schematic /intr_gen/DoTrace
schematic /dtcm/ReadWaitStates
schematic /ProgMem/SlaveID
schematic /AHBMonitor/FileTraceEndTime
schematic /ProgMem/#
schematic /DataMem/ReadOnly
schematic /AHBMonitor/MonitorTrace
open dw_amba_ahb/DW_ahb_tlm
schematic /intr_gen/SlaveID
schematic /mem3/ReadWaitStates
schematic /mem1_946
schematic /dtcm_946
schematic /ItcmMem
schematic /arm946/dtcm
schematic /icm_arbiter/pause
schematic /dbiu_arbiter/ahb_wt_mask
schematic /intr_gen/#
schematic /dtcm/ReadWaitStates
schematic /ProgMem/ReadWaitStates
schematic /DataMem/ReadOnly
schematic /AHBMonitor/FileTraceEndTime
schematic /AHBMonitor/MonitorTrace
open dw_amba_ahb/DW_AHB_Arbiter
schematic /intr_gen/SlaveID
schematic /mem3/ReadWaitStates
schematic /mem2
schematic /ibiu_arbiter
schematic /RemapGen
schematic /arbiter_946/pause
schematic /dbiu_arbiter/ahbarbint
schematic /mem3/WriteWaitStates
schematic /intr_gen/ReadWaitStates
schematic /dtcm/WriteWaitStates
open dw_arm_processors/DW_arm926ejs
schematic /DataMem/DisableMonitor
schematic /AHBMonitor/FileTraceTimeUnit
schematic /AHBMonitor/MonitorTrace
schematic /ahb_bus
schematic /mem2_946
schematic /ibiu_bus
schematic /ResetTrue
schematic /armiss/nIRQ
schematic /ibiu_arbiter/ahb_wt_aps
schematic /mem3/WriteWaitStates
schematic /dtcm/WriteWaitStates
schematic /AHBMonitor/FileTraceTimeUnit
schematic /AHBMonitor/SignalTrace
schematic /arm926/nRESET
schematic /arbiter
schematic /ibiu_decoder
schematic /ahb_bus_946
schematic /intr_gen1/nIRQ
schematic /armiss/VINITHI
schematic /mem3/ReadOnly
schematic /arbiter/AHB_WTEN
schematic /AHBMonitor/SignalTrace
schematic /intr_gen/VINITHI
schematic /DataMem
schematic /arm926
schematic /arbiter_946
schematic /armiss/nRESET
schematic /armiss/clock
schematic /dbiu_bus/arbiter_port
schematic /ahb_bus/MonitorDelay
schematic /arbiter/DoTrace
schematic /arm926/DHClkEn
schematic /arm926/VINITHI
schematic /AHBMonitor
schematic /decoder
schematic /intr_gen1/nRESET
schematic /intr_gen1/clk
schematic /ibiu_bus/arbiter_port
schematic /mem2_946/hresetn
schematic /ahb_bus/arbiter_port
schematic /StackMem/ReadOnly
schematic /ahb_bus/MonitorDelay
schematic /arbiter/DoTrace
schematic /arm926/IHClkEn
schematic /arm926/clock
schematic /DataMem
schematic /dtcm
schematic /RemapGen/Out
schematic /dbiu_bus/hclk
schematic /ibiu_bus/decoder_port
schematic /m3m3_946/hresetn
schematic /intr_gen_946/nIRQ
schematic /arbiter/ahb_wt_aps
schematic /itcm/WarningEnable
schematic /StackMem/DisableMonitor
schematic /ResetGen/ConstValue
schematic /ahb_bus/#
schematic /arbiter/CombinatoricMode
schematic /ProgMem/hresetn
schematic /intr_gen/clk
schematic /AHBMonitor
schematic /intr_gen
schematic /icm_decoder/remap_n
schematic /ibiu_bus/hclk
schematic /dbiu_bus/slave_port
schematic /arbiter_946/ahb_wt_mask
schematic /arm946/nFIQ
schematic /arm946/itcm
schematic /DataMem
schematic /arbiter/ahbarbint
schematic /itcm/WarningEnable
schematic /itcm/SlaveID
schematic /StackMem/DisableMonitor
schematic /ResetGen/ConstValue
schematic /ProgMem/ReadWaitStates
schematic /arbiter/SlaveID
schematic /arbiter/CombinatoricMode
schematic /DataMem/hresetn
schematic /ahb_bus/hclk
schematic /itcm
schematic /ibiu_decoder/remap_n
schematic /ahb_bus_946/hclk
schematic /dbiu_bus/slave_port
schematic /armiss/ibiu
schematic /intr_gen_946/nFIQ
schematic /ahb_bus_946/decoder_port
schematic /armiss/dbiu
schematic /FalseGen
schematic /ahb_bus/slave_port
schematic /itcm/#
schematic /itcm/SlaveID
schematic /intr_gen/ReadWaitStates
schematic /arbiter/SlaveID
schematic /StackMem/DoTrace
schematic /ResetGen/#
schematic /ProgMem/WriteWaitStates
schematic /DataMem/DisableMonitor
schematic /arbiter/#
schematic /ahb_bus/hresetn
schematic /arm926/nFIQ
schematic /mem2_946/WriteWaitStates
schematic /mem3
schematic /dbiu_decoder/remap_n
schematic /intr_gen_946/clk
schematic /ICM1/arbiter_port
schematic /dbiu_bus/slave_port
schematic /arm946/nRESET
schematic /ahb_bus_946/arbiter_port
schematic /mem3/hresetn
schematic /ibiu_arbiter/ahb_wt_mask
schematic /ProgMem
schematic /ahb_bus/slave_port
schematic /arm926/dbiu
schematic /itcm/ReadWaitStates
schematic /intr_gen/WriteWaitStates
schematic /dtcm/ReadOnly
schematic /arbiter/AHB_FULL_INCR
schematic /StackMem/DoTrace
schematic /StackMem/SlaveID
schematic /ProgMem/WriteWaitStates
schematic /DataMem/DoTrace
schematic /AHBMonitor/#
schematic /arm926/MasterIDibiu
schematic /StackMem/hresetn
schematic /intr_gen/nFIQ
schematic /mem2_946/ReadOnly
schematic /icm_arbiter
schematic /decoder_946/remap_n
schematic /arm946/clock
schematic /armiss/itcm
schematic /dbiu_bus/slave_port
schematic /intr_gen_946/nRESET
schematic /arbiter_946/ahb_wt_aps
schematic /mem1/hresetn
schematic /ibiu_arbiter/ahbarbint
schematic /mem3/ReadOnly
schematic /ahb_bus/slave_port
schematic /AHBMonitor/p
schematic /itcm/ReadWaitStates
schematic /intr_gen/WriteWaitStates
schematic /dtcm/ReadOnly
schematic /arbiter/AHB_FULL_INCR
schematic /StackMem/#
schematic /StackMem/SlaveID
schematic /ProgMem/ReadOnly
schematic /DataMem/DoTrace
schematic /DataMem/SlaveID
schematic /AHBMonitor/StatisticsTrace
schematic /arm926/MasterIDibiu
schematic /arm926/#
schematic /arm926/INITRAM
schematic /arm926/nIRQ
schematic /ResetGen
schematic /mem2_946/ReadOnly
schematic /icm_decoder
schematic /arm946
schematic /armiss/nFIQ
schematic /armiss/INITRAM
schematic /ibiu_bus/slave_port
schematic /arm946/VINITHI
schematic /arbiter_946/ahbarbint
schematic /mem2/hresetn
schematic /icm_arbiter/ahb_wt_aps
schematic /mem3/DoTrace
schematic /ahb_bus/slave_port
schematic /arm926/dbiu
schematic /itcm/WriteWaitStates
schematic /intr_gen/ReadOnly
open dw_amba_ahb/DW_AHB_Decoder
schematic /dtcm/DoTrace
open dw_amba_ahb/DW_AHB_Monitor
schematic /arbiter/EBTEN
schematic /ahb_bus/BusID
schematic /StackMem/ReadWaitStates
schematic /ProgMem/ReadOnly
schematic /DataMem/#
schematic /DataMem/SlaveID
schematic /AHBMonitor/StatisticsTrace
schematic /arm926/MasterIDdbiu
schematic /decoder/DoTrace
schematic /intr_gen/INITRAM
schematic /intr_gen/nIRQ
schematic /StackMem
schematic /mem2_946/DoTrace
</STR_ARRAY>
</sourcemmt_values>
<pages>
<OB_ARRAY>
0
1
<PAGE>
2147483650
28
1
0
114
69
1
1
1
32
196
32
SystemC Schematic
4
2
0
<OB_LIST>
0
1
<SHEET>
1
29
SystemC Schematic
1024
#28
2
30
16777215
1
16777215
0
1
0
0
0
0
1024
5
<CSgfxPassStyle>
1
30
1
0
0
0
0
1
0
1
1
2048
30 </CSgfxPassStyle>
<CSgfxPassStyle>
1
31
1
0
0
0
0
1
10526880
1
1
2048
31 </CSgfxPassStyle>
#0
#0
kdtree layers
256
<OB_ARRAY>
0
30
<CSheEditKDTreeLayer>
1
32
Prim_Layer
#29
0
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
33
#0
<CSgfxPassStyle>
1
34
1
0
0
0
8384
0
0
34 </CSgfxPassStyle>
#0
#0
33 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
35
#0
<CSgfxPassStyle>
1
36
1
0
0
0
16711680
1
16711680
0
36 </CSgfxPassStyle>
#0
#0
35 </CSgfxLayerStyle>
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
37
1
0
0
0
10040064
1
12632256
1
1
2048
37 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
32 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
38
Cell_Layer
#29
1
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
39
#0
<CSgfxPassStyle>
1
40
1
0
150
0
8384
1
65535
0
40 </CSgfxPassStyle>
#0
#0
39 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
41
1
0
150
0
0
1
15651252
0
41 </CSgfxPassStyle>
#0
#0
13
Begin Nodes in KDTree
<CELL>
2147483650
42
ahb_bus
-25600 36864
7
<SYMBOL>
2147483650
43
dw_amba_ahb
DW_ahb_tlm/__df_sym__

0


1
m_pFilledRects 0
<CShePrimInstSpecData>
1
44
16776960
-268435456
-1
1024 1024
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
44 </CShePrimInstSpecData>

1
800000000
0
1
0
0
0
0
0
0
0
-2048 -22528 2048 22528
1
0
1
0
0
0
1
-2048 -22528 2048 22528
0
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
45
3
1024 -22528
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#43
1
0
0
45 </CSheSymbolPin>
<CSheSymbolPin>
1
46
3
-1024 -22528
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#43
1
0
0
46 </CSheSymbolPin>
<CSheSymbolPin>
1
47
2
2048 0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#43
1
0
0
47 </CSheSymbolPin>
<CSheSymbolPin>
1
48
4
-1024 22528
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#43
1
0
0
48 </CSheSymbolPin>
<CSheSymbolPin>
1
49
4
1024 22528
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#43
1
0
0
49 </CSheSymbolPin>
<CSheSymbolPin>
1
50
1
-2048 0
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#43
1
0
0
50 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1046338105
</ts>
0
1
43 </SYMBOL>
<OB_ARRAY>
0
11
<SCPIN>
1
51
0
<OB_ARRAY>
0
2
<CSheRelText>
1
52
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
53
0
0
-27171 58188
hclk
<OB_ARRAY>
0
0
</OB_ARRAY>
#52
1
0
0
53 </CSheEditText>
</OB_ARRAY>
#51
1
0
0
52 </CSheRelText>
<CSheRelText>
1
54
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
55
1
0
-27330 59894
clock
<OB_ARRAY>
0
0
</OB_ARRAY>
#54
1
0
0
55 </CSheEditText>
</OB_ARRAY>
#51
1
0
0
54 </CSheRelText>
</OB_ARRAY>
#42
1
0
0
<CHANNEL>
1
56

clock
<OB_ARRAY>
0
6
<CSheSCNetLine>
1
57
-57344 53248
-73728 53248
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#56
1
0
0
57 </CSheSCNetLine>
<CSheSCNetLine>
1
58
-73728 47104
-71680 47104
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#56
1
0
0
58 </CSheSCNetLine>
<CSheSCNetLine>
1
59
-73728 47104
-73728 62464
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#56
1
0
0
59 </CSheSCNetLine>
<CSheSCNetLine>
1
60
-73728 62464
-26624 62464
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#56
1
0
0
60 </CSheSCNetLine>
<CSheSCNetLine>
1
61
-26624 62464
-26624 59392
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#56
1
0
0
61 </CSheSCNetLine>
<CSheSolderDot>
1
62
-73728 53248
<OB_ARRAY>
0
0
</OB_ARRAY>
#56
1
0
0
62 </CSheSolderDot>
</OB_ARRAY>
#0
1
0
0
<CSheSheetGroup>
2147483650
63
SystemC Schematic
#28
<OB_LIST>
0
1
#29
</OB_LIST>

13
dtcm
<CELL>
2147483650
64
dtcm
-35840 43008
6
<SYMBOL>
2147483650
65
dw_arm_processors_aux
DW_TCMemory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
2
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
66
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#65
1
0
0
66 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
997868117
</ts>
0
1
65 </SYMBOL>
<OB_ARRAY>
0
3
<SCPIN>
1
67
0
<OB_ARRAY>
0
1
<CSheRelText>
1
68
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
69
1
0
-41832 41906
dtcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#68
1
0
0
69 </CSheEditText>
</OB_ARRAY>
#67
1
0
0
68 </CSheRelText>
</OB_ARRAY>
#64
1
0
0
<CHANNEL>
1
70

C169
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
71
-39936 43008
-47104 43008
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#70
1
0
0
71 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
2
<SCPIN>
1
72
11
<OB_ARRAY>
0
2
<CSheRelText>
1
73
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
74
0
0
-49102 42708
dtcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#73
1
0
0
74 </CSheEditText>
</OB_ARRAY>
#72
1
0
0
73 </CSheRelText>
<CSheRelText>
1
75
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
76
1
0
-46602 41906
dtcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#75
1
0
0
76 </CSheEditText>
</OB_ARRAY>
#72
1
0
0
75 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
77
arm926
-52224 44032
1
<SYMBOL>
2147483650
78
dw_arm_processors
DW_arm926ejs/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -7168 5120 11264
1
0
1
0
0
0
0
1
9
-5120 -6144
-4096 -7168
4096 -7168
5120 -6144
5120 10240
4096 11264
-4096 11264
-5120 10240
-5120 -6144
<OB_ARRAY>
0
12
<CSheSymbolPin>
1
79
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#78
1
0
0
79 </CSheSymbolPin>
<CSheSymbolPin>
1
80
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#78
1
0
0
80 </CSheSymbolPin>
<CSheSymbolPin>
1
81
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#78
1
0
0
81 </CSheSymbolPin>
<CSheSymbolPin>
1
82
1
-5120 9216
clock
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#78
1
0
0
82 </CSheSymbolPin>
<CSheSymbolPin>
1
83
2
5120 3072
ibiu
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#78
1
0
0
83 </CSheSymbolPin>
<CSheSymbolPin>
1
84
2
5120 7168
dbiu
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#78
1
0
0
84 </CSheSymbolPin>
<CSheSymbolPin>
1
85
1
-5120 1024
VINITHI
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#78
1
0
0
85 </CSheSymbolPin>
<CSheSymbolPin>
1
86
1
-5120 3072
INITRAM
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#78
1
0
0
86 </CSheSymbolPin>
<CSheSymbolPin>
1
87
2
5120 -5120
itcm
10
<OB_ARRAY>
0
0
</OB_ARRAY>
#78
1
0
0
87 </CSheSymbolPin>
<CSheSymbolPin>
1
88
2
5120 -1024
dtcm
11
<OB_ARRAY>
0
0
</OB_ARRAY>
#78
1
0
0
88 </CSheSymbolPin>
<CSheSymbolPin>
1
89
1
-5120 5120
IHClkEn
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#78
1
0
0
89 </CSheSymbolPin>
<CSheSymbolPin>
1
90
1
-5120 7168
DHClkEn
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#78
1
0
0
90 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1044322658
</ts>
0
1
78 </SYMBOL>
<OB_ARRAY>
0
14
<SCPIN>
1
91
0
<OB_ARRAY>
0
2
<CSheRelText>
1
92
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
93
0
0
-56740 38612
nIRQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#92
1
0
0
93 </CSheEditText>
</OB_ARRAY>
#91
1
0
0
92 </CSheRelText>
<CSheRelText>
1
94
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
95
1
0
-59081 37810
nIRQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#94
1
0
0
95 </CSheEditText>
</OB_ARRAY>
#91
1
0
0
94 </CSheRelText>
</OB_ARRAY>
#77
1
0
0
<CHANNEL>
1
96

nIRQ
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
97
-65536 38912
-57344 38912
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#96
1
0
0
97 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
2
#91
<SCPIN>
1
98
1
<OB_ARRAY>
0
2
<CSheRelText>
1
99
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
100
0
0
-67375 38612
nIRQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#99
1
0
0
100 </CSheEditText>
</OB_ARRAY>
#98
1
0
0
99 </CSheRelText>
<CSheRelText>
1
101
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
102
1
0
-65034 37810
nIRQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#101
1
0
0
102 </CSheEditText>
</OB_ARRAY>
#98
1
0
0
101 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
103
intr_gen
-62464 47104
1
<SYMBOL>
2147483650
104
dw_arm_processors_aux
DW_IntrGen/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-9216 -10240 -3072 2048
1
0
1
0
0
0
0
1
5
-9216 2048
-9216 -10240
-3072 -10240
-3072 2048
-9216 2048
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
105
2
-3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#104
1
0
0
105 </CSheSymbolPin>
<CSheSymbolPin>
1
106
2
-3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#104
1
0
0
106 </CSheSymbolPin>
<CSheSymbolPin>
1
107
2
-3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#104
1
0
0
107 </CSheSymbolPin>
<CSheSymbolPin>
1
108
2
-3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#104
1
0
0
108 </CSheSymbolPin>
<CSheSymbolPin>
1
109
1
-9216 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#104
1
0
0
109 </CSheSymbolPin>
<CSheSymbolPin>
1
110
2
-3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#104
1
0
0
110 </CSheSymbolPin>
<CSheSymbolPin>
1
111
1
-9216 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#104
1
0
0
111 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1057684063
</ts>
0
1
104 </SYMBOL>
<OB_ARRAY>
0
9
<SCPIN>
1
112
0
<OB_ARRAY>
0
2
<CSheRelText>
1
113
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
114
0
0
-67322 40660
nFIQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#113
1
0
0
114 </CSheEditText>
</OB_ARRAY>
#112
1
0
0
113 </CSheRelText>
<CSheRelText>
1
115
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
116
1
0
-65034 39858
nFIQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#115
1
0
0
116 </CSheEditText>
</OB_ARRAY>
#112
1
0
0
115 </CSheRelText>
</OB_ARRAY>
#103
1
0
0
<CHANNEL>
1
117

nFIQ
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
118
-65536 40960
-57344 40960
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#117
1
0
0
118 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
2
<SCPIN>
1
119
1
<OB_ARRAY>
0
2
<CSheRelText>
1
120
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
121
0
0
-56740 40660
nFIQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#120
1
0
0
121 </CSheEditText>
</OB_ARRAY>
#119
1
0
0
120 </CSheRelText>
<CSheRelText>
1
122
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
123
1
0
-59028 39858
nFIQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#122
1
0
0
123 </CSheEditText>
</OB_ARRAY>
#119
1
0
0
122 </CSheRelText>
</OB_ARRAY>
#77
1
0
0
#117
-1
#0
0
119 </SCPIN>
#112
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
117 </CHANNEL>
-1
#0
0
112 </SCPIN>
#98
<SCPIN>
1
124
2
<OB_ARRAY>
0
2
<CSheRelText>
1
125
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
126
0
0
-68152 42708
nRESET
<OB_ARRAY>
0
0
</OB_ARRAY>
#125
1
0
0
126 </CSheEditText>
</OB_ARRAY>
#124
1
0
0
125 </CSheRelText>
<CSheRelText>
1
127
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
128
1
0
-65034 41906
nRESET
<OB_ARRAY>
0
0
</OB_ARRAY>
#127
1
0
0
128 </CSheEditText>
</OB_ARRAY>
#124
1
0
0
127 </CSheRelText>
</OB_ARRAY>
#103
1
0
0
<CHANNEL>
1
129

nRESET
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
130
-65536 43008
-57344 43008
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#129
1
0
0
130 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
2
#124
<SCPIN>
1
131
2
<OB_ARRAY>
0
2
<CSheRelText>
1
132
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
133
0
0
-56740 42708
nRESET
<OB_ARRAY>
0
0
</OB_ARRAY>
#132
1
0
0
133 </CSheEditText>
</OB_ARRAY>
#131
1
0
0
132 </CSheRelText>
<CSheRelText>
1
134
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
135
1
0
-59858 41906
nRESET
<OB_ARRAY>
0
0
</OB_ARRAY>
#134
1
0
0
135 </CSheEditText>
</OB_ARRAY>
#131
1
0
0
134 </CSheRelText>
</OB_ARRAY>
#77
1
0
0
#129
-1
#0
0
131 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
129 </CHANNEL>
-1
#0
0
124 </SCPIN>
<SCPIN>
1
136
3
<OB_ARRAY>
0
2
<CSheRelText>
1
137
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
138
0
0
-67940 44756
VINITHI
<OB_ARRAY>
0
0
</OB_ARRAY>
#137
1
0
0
138 </CSheEditText>
</OB_ARRAY>
#136
1
0
0
137 </CSheRelText>
<CSheRelText>
1
139
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
140
1
0
-65034 43954
VINITHI
<OB_ARRAY>
0
0
</OB_ARRAY>
#139
1
0
0
140 </CSheEditText>
</OB_ARRAY>
#136
1
0
0
139 </CSheRelText>
</OB_ARRAY>
#103
1
0
0
<CHANNEL>
1
141

VINITHI
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
142
-65536 45056
-57344 45056
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#141
1
0
0
142 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
2
#136
<SCPIN>
1
143
8
<OB_ARRAY>
0
2
<CSheRelText>
1
144
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
145
0
0
-56740 44756
VINITHI
<OB_ARRAY>
0
0
</OB_ARRAY>
#144
1
0
0
145 </CSheEditText>
</OB_ARRAY>
#143
1
0
0
144 </CSheRelText>
<CSheRelText>
1
146
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
147
1
0
-59646 43954
VINITHI
<OB_ARRAY>
0
0
</OB_ARRAY>
#146
1
0
0
147 </CSheEditText>
</OB_ARRAY>
#143
1
0
0
146 </CSheRelText>
</OB_ARRAY>
#77
1
0
0
#141
-1
#0
0
143 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
141 </CHANNEL>
-1
#0
0
136 </SCPIN>
<SCPIN>
1
148
4
<OB_ARRAY>
0
2
<CSheRelText>
1
149
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
150
0
0
-71076 46804
clk
<OB_ARRAY>
0
0
</OB_ARRAY>
#149
1
0
0
150 </CSheEditText>
</OB_ARRAY>
#148
1
0
0
149 </CSheRelText>
<CSheRelText>
1
151
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
152
1
0
-73594 46002
clock
<OB_ARRAY>
0
0
</OB_ARRAY>
#151
1
0
0
152 </CSheEditText>
</OB_ARRAY>
#148
1
0
0
151 </CSheRelText>
</OB_ARRAY>
#103
1
0
0
#56
-1
#0
0
148 </SCPIN>
<SCPIN>
1
153
5
<OB_ARRAY>
0
2
<CSheRelText>
1
154
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
155
0
0
-68205 46804
INITRAM
<OB_ARRAY>
0
0
</OB_ARRAY>
#154
1
0
0
155 </CSheEditText>
</OB_ARRAY>
#153
1
0
0
154 </CSheRelText>
<CSheRelText>
1
156
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
157
1
0
-65034 46002
INITRAM
<OB_ARRAY>
0
0
</OB_ARRAY>
#156
1
0
0
157 </CSheEditText>
</OB_ARRAY>
#153
1
0
0
156 </CSheRelText>
</OB_ARRAY>
#103
1
0
0
<CHANNEL>
1
158

INITRAM
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
159
-65536 47104
-57344 47104
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#158
1
0
0
159 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
2
<SCPIN>
1
160
9
<OB_ARRAY>
0
2
<CSheRelText>
1
161
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
162
0
0
-56740 46804
INITRAM
<OB_ARRAY>
0
0
</OB_ARRAY>
#161
1
0
0
162 </CSheEditText>
</OB_ARRAY>
#160
1
0
0
161 </CSheRelText>
<CSheRelText>
1
163
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
164
1
0
-59911 46002
INITRAM
<OB_ARRAY>
0
0
</OB_ARRAY>
#163
1
0
0
164 </CSheEditText>
</OB_ARRAY>
#160
1
0
0
163 </CSheRelText>
</OB_ARRAY>
#77
1
0
0
#158
-1
#0
0
160 </SCPIN>
#153
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
158 </CHANNEL>
-1
#0
0
153 </SCPIN>
<SCPIN>
1
165
6
<OB_ARRAY>
0
1
<CSheRelText>
1
166
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
167
1
0
-74370 41906
intr_gen
<OB_ARRAY>
0
0
</OB_ARRAY>
#166
1
0
0
167 </CSheEditText>
</OB_ARRAY>
#165
1
0
0
166 </CSheRelText>
</OB_ARRAY>
#103
1
0
0
<CHANNEL>
1
168

C186
<OB_ARRAY>
0
5
<CSheSCNetLine>
1
169
-71680 43008
-74752 43008
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#168
1
0
0
169 </CSheSCNetLine>
<CSheSCNetLine>
1
170
-74752 43008
-74752 63488
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#168
1
0
0
170 </CSheSCNetLine>
<CSheSCNetLine>
1
171
-74752 63488
-20480 63488
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#168
1
0
0
171 </CSheSCNetLine>
<CSheSCNetLine>
1
172
-20480 63488
-20480 54272
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#168
1
0
0
172 </CSheSCNetLine>
<CSheSCNetLine>
1
173
-20480 54272
-23552 54272
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#168
1
0
0
173 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
2
#165
<SCPIN>
1
174
19
<OB_ARRAY>
0
2
<CSheRelText>
1
175
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
176
0
0
-26927 53972
slave_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#175
1
0
0
176 </CSheEditText>
</OB_ARRAY>
#174
1
0
0
175 </CSheRelText>
<CSheRelText>
1
177
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
178
1
0
-23050 53170
intr_gen
<OB_ARRAY>
0
0
</OB_ARRAY>
#177
1
0
0
178 </CSheEditText>
</OB_ARRAY>
#174
1
0
0
177 </CSheRelText>
</OB_ARRAY>
#42
1
0
0
#168
2
<CSheSymbolPin>
1
179
2
2048 -17408
slave_port_19
19
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
179 </CSheSymbolPin>
0
174 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
168 </CHANNEL>
-1
#0
0
165 </SCPIN>
<CSheRelText>
1
180
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
181
0
0
-71161 43008
DW_IntrGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#180
1
0
0
181 </CSheEditText>
</OB_ARRAY>
#103
1
0
0
180 </CSheRelText>
<CSheRelText>
1
182
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
183
0
0
-71106 41313
intr_gen
<OB_ARRAY>
0
0
</OB_ARRAY>
#182
1
0
0
183 </CSheEditText>
</OB_ARRAY>
#103
1
0
0
182 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
184
dw_arm_processors_aux
DW_IntrGen

0
0
0
1

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
185
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#184
1
0
0
0
185 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
186
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#184
1
0
0
0
186 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
187
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#184
1
0
0
0
187 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
188
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#184
1
0
0
0
188 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
189
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#184
1
0
0
0
189 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
190
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#184
1
0
0
0
190 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
191

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#184
1
0
0
2
191 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
184 </CSheIntf>
19
<ts>
1057683677
</ts>
<ctor>
$name, IntrGenStartAddr, IntrGenEndAddr, "", BigEndian
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
DisableMonitor
<STR_ARRAY>
0
1
false
</STR_ARRAY>
WriteWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
3
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#103
</inst>
<isSystemC>
1
</isSystemC>
103 </CELL>
1
0
0
#96
-1
#0
0
98 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
96 </CHANNEL>
-1
#0
0
91 </SCPIN>
#119
#131
<SCPIN>
1
192
3
<OB_ARRAY>
0
2
<CSheRelText>
1
193
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
194
0
0
-56740 48852
IHClkEn
<OB_ARRAY>
0
0
</OB_ARRAY>
#193
1
0
0
194 </CSheEditText>
</OB_ARRAY>
#192
1
0
0
193 </CSheRelText>
<CSheRelText>
1
195
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
196
1
0
-59046 48050
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#195
1
0
0
196 </CSheEditText>
</OB_ARRAY>
#192
1
0
0
195 </CSheRelText>
</OB_ARRAY>
#77
1
0
0
<CHANNEL>
1
197

High
<OB_ARRAY>
0
12
<CSheSCNetLine>
1
198
-63488 13312
-31744 13312
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
199
-31744 13312
<OB_ARRAY>
0
1
<CSheRelText>
1
200
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
201
0
1
-32344 12200
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#200
1
0
0
201 </CSheEditText>
</OB_ARRAY>
#199
1
0
0
200 </CSheRelText>
</OB_ARRAY>
#198
1
0
0
199 </CSheNetEndPt>
</OB_ARRAY>
#197
1
0
0
198 </CSheSCNetLine>
<CSheSCNetLine>
1
202
-35840 13312
-35840 19456
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#197
1
0
0
202 </CSheSCNetLine>
<CSheSolderDot>
1
203
-35840 13312
<OB_ARRAY>
0
0
</OB_ARRAY>
#197
1
0
0
203 </CSheSolderDot>
<CSheSCNetLine>
1
204
-61440 13312
-61440 51200
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#197
1
0
0
204 </CSheSCNetLine>
<CSheSCNetLine>
1
205
-61440 51200
-57344 51200
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#197
1
0
0
205 </CSheSCNetLine>
<CSheSCNetLine>
1
206
-61440 49152
-57344 49152
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#197
1
0
0
206 </CSheSCNetLine>
<CSheSCNetLine>
1
207
-15360 17408
-15360 19456
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
208
-15360 17408
<OB_ARRAY>
0
1
<CSheRelText>
1
209
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
210
0
1
-15960 16296
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#209
1
0
0
210 </CSheEditText>
</OB_ARRAY>
#208
1
0
0
209 </CSheRelText>
</OB_ARRAY>
#207
1
0
0
208 </CSheNetEndPt>
</OB_ARRAY>
#197
1
0
0
207 </CSheSCNetLine>
<CSheSCNetLine>
1
211
-14336 30720
-14336 33792
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
212
-14336 30720
<OB_ARRAY>
0
1
<CSheRelText>
1
213
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
214
0
1
-14936 29608
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#213
1
0
0
214 </CSheEditText>
</OB_ARRAY>
#212
1
0
0
213 </CSheRelText>
</OB_ARRAY>
#211
1
0
0
212 </CSheNetEndPt>
</OB_ARRAY>
#197
1
0
0
211 </CSheSCNetLine>
<CSheSCNetLine>
1
215
-14336 41984
-14336 44032
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
216
-14336 41984
<OB_ARRAY>
0
1
<CSheRelText>
1
217
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
218
0
1
-14936 40872
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#217
1
0
0
218 </CSheEditText>
</OB_ARRAY>
#216
1
0
0
217 </CSheRelText>
</OB_ARRAY>
#215
1
0
0
216 </CSheNetEndPt>
</OB_ARRAY>
#197
1
0
0
215 </CSheSCNetLine>
<CSheSCNetLine>
1
219
-24576 59392
-24576 62464
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
220
-24576 62464
<OB_ARRAY>
0
1
<CSheRelText>
1
221
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
222
0
1
-25176 62976
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#221
1
0
0
222 </CSheEditText>
</OB_ARRAY>
#220
1
0
0
221 </CSheRelText>
</OB_ARRAY>
#219
1
0
0
220 </CSheNetEndPt>
</OB_ARRAY>
#197
1
0
0
219 </CSheSCNetLine>
<CSheSolderDot>
1
223
-61440 13312
<OB_ARRAY>
0
0
</OB_ARRAY>
#197
1
0
0
223 </CSheSolderDot>
<CSheSolderDot>
1
224
-61440 49152
<OB_ARRAY>
0
0
</OB_ARRAY>
#197
1
0
0
224 </CSheSolderDot>
</OB_ARRAY>
#0
1
0
0
#63
8
<SCPIN>
1
225
0
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
226
2
0 0
<OB_ARRAY>
0
0
</OB_ARRAY>
#225
1
0
0
226 </CShePinInstSpecData>
<CSheRelText>
1
227
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
228
0
0
-65027 13012
Out
<OB_ARRAY>
0
0
</OB_ARRAY>
#227
1
0
0
228 </CSheEditText>
</OB_ARRAY>
#225
1
0
0
227 </CSheRelText>
<CSheRelText>
1
229
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
230
1
0
-62986 12210
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#229
1
0
0
230 </CSheEditText>
</OB_ARRAY>
#225
1
0
0
229 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
231
ResetGen
-68608 13312
7
<SYMBOL>
2147483650
232
source_sc
ConstGen/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -3072 5120 3072
2
0
1
0
0
0
0
1
9
-5120 -2560
-4608 -3072
4608 -3072
5120 -2560
5120 2560
4608 3072
-4608 3072
-5120 2560
-5120 -2560
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
233
2
5120 0
Out
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#232
1
0
0
233 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1006249447
</ts>
0
0
232 </SYMBOL>
<OB_ARRAY>
0
3
#225
<CSheRelText>
1
234
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
235
0
0
-70717 13312
ConstGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#234
1
0
0
235 </CSheEditText>
</OB_ARRAY>
#231
1
0
0
234 </CSheRelText>
<CSheRelText>
1
236
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
237
0
0
-71605 11617
ResetGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#236
1
0
0
237 </CSheEditText>
</OB_ARRAY>
#231
1
0
0
236 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
238
source_sc
ConstGen

0
0
0
2

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
239
sc_out<T>
2
Out
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#238
1
0
0
0
239 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
238 </CSheIntf>
2
<ts>
1006249371
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
2
ConstValue
<STR_ARRAY>
0
1
true
</STR_ARRAY>
T
<STR_ARRAY>
0
1
bool
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
10
M55/Out
<VALUES_BY_NAME>
1
240
0
240 </VALUES_BY_NAME>
ResetTrue/Out
<VALUES_BY_NAME>
1
241
0
241 </VALUES_BY_NAME>
ResetGen/Out
<VALUES_BY_NAME>
1
242
0
242 </VALUES_BY_NAME>
ResetLow/Out
<VALUES_BY_NAME>
1
243
0
243 </VALUES_BY_NAME>
RestLow/Out
<VALUES_BY_NAME>
1
244
0
244 </VALUES_BY_NAME>
High1/Out
<VALUES_BY_NAME>
1
245
0
245 </VALUES_BY_NAME>
M31/Out
<VALUES_BY_NAME>
1
246
0
246 </VALUES_BY_NAME>
FalseGen/Out
<VALUES_BY_NAME>
1
247
0
247 </VALUES_BY_NAME>
M32/Out
<VALUES_BY_NAME>
1
248
0
248 </VALUES_BY_NAME>
High/Out
<VALUES_BY_NAME>
1
249
0
249 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#231
</inst>
<isSystemC>
1
</isSystemC>
231 </CELL>
1
0
0
#197
-1
#0
0
225 </SCPIN>
<SCPIN>
1
250
0
<OB_ARRAY>
0
2
<CSheRelText>
1
251
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
252
0
0
-37023 20060
remap_n
<OB_ARRAY>
0
0
</OB_ARRAY>
#251
1
0
0
252 </CSheEditText>
</OB_ARRAY>
#250
1
0
0
251 </CSheRelText>
<CSheRelText>
1
253
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
254
1
0
-36440 18354
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#253
1
0
0
254 </CSheEditText>
</OB_ARRAY>
#250
1
0
0
253 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
255
decoder
-35840 22528
4
<SYMBOL>
2147483650
256
dw_amba_ahb
DW_AHB_Decoder/__df_sym__

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
257
12639424
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
257 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
1
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
258
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#256
1
0
0
258 </CSheSymbolPin>
<CSheSymbolPin>
1
259
1
-3072 0
remap_n
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#256
1
0
0
259 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1022849692
</ts>
0
1
256 </SYMBOL>
<OB_ARRAY>
0
4
<SCPIN>
1
260
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#255
1
0
0
<CHANNEL>
1
261

C171
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
262
-31744 22528
-27648 22528
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#261
1
0
0
262 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
2
#260
<SCPIN>
1
263
4
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
264
1
-3072 -8192
<OB_ARRAY>
0
0
</OB_ARRAY>
#263
1
0
0
264 </CShePinInstSpecData>
<CSheRelText>
1
265
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
266
0
0
-27044 22228
decoder_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#265
1
0
0
266 </CSheEditText>
</OB_ARRAY>
#263
1
0
0
265 </CSheRelText>
<CSheRelText>
1
267
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
268
1
0
-30338 21426
decoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#267
1
0
0
268 </CSheEditText>
</OB_ARRAY>
#263
1
0
0
267 </CSheRelText>
</OB_ARRAY>
#42
1
0
0
#261
-1
#0
0
263 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
261 </CHANNEL>
-1
#0
0
260 </SCPIN>
#250
<CSheRelText>
1
269
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
270
0
0
-39836 22528
DW_AHB_Decoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#269
1
0
0
270 </CSheEditText>
</OB_ARRAY>
#255
1
0
0
269 </CSheRelText>
<CSheRelText>
1
271
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
272
0
0
-38393 20833
decoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#271
1
0
0
272 </CSheEditText>
</OB_ARRAY>
#255
1
0
0
271 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
273
dw_amba_ahb
DW_AHB_Decoder

0
0
0
1

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
274

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#273
1
0
0
2
274 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
275
sc_port<sc_signal_in_if<bool>,2>
0
remap_n
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#273
1
0
0
0
275 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
273 </CSheIntf>
7
<ts>
1027928945
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
1
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
3
dec_946/remap_n
<VALUES_BY_NAME>
1
276
0
276 </VALUES_BY_NAME>
decoder_946/remap_n
<VALUES_BY_NAME>
1
277
0
277 </VALUES_BY_NAME>
decoder/remap_n
<VALUES_BY_NAME>
1
278
0
278 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#255
</inst>
<isSystemC>
1
</isSystemC>
255 </CELL>
1
0
0
#197
-1
#0
0
250 </SCPIN>
<SCPIN>
1
279
4
<OB_ARRAY>
0
2
<CSheRelText>
1
280
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
281
0
0
-56740 50900
DHClkEn
<OB_ARRAY>
0
0
</OB_ARRAY>
#280
1
0
0
281 </CSheEditText>
</OB_ARRAY>
#279
1
0
0
280 </CSheRelText>
<CSheRelText>
1
282
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
283
1
0
-59046 50098
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#282
1
0
0
283 </CSheEditText>
</OB_ARRAY>
#279
1
0
0
282 </CSheRelText>
</OB_ARRAY>
#77
1
0
0
#197
-1
#0
0
279 </SCPIN>
#192
<SCPIN>
1
284
0
<OB_ARRAY>
0
2
<CSheRelText>
1
285
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
286
0
0
-16384 20060
hresetn
<OB_ARRAY>
0
0
</OB_ARRAY>
#285
1
0
0
286 </CSheEditText>
</OB_ARRAY>
#284
1
0
0
285 </CSheRelText>
<CSheRelText>
1
287
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
288
1
0
-15960 18354
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#287
1
0
0
288 </CSheEditText>
</OB_ARRAY>
#284
1
0
0
287 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
289
ProgMem
-15360 22528
2
<SYMBOL>
2147483650
290
dw_amba_ahb
DW_AHB_Memory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
3
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
291
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#290
1
0
0
291 </CSheSymbolPin>
<CSheSymbolPin>
1
292
2
3072 0
hresetn
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#290
1
0
0
292 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1022850175
</ts>
0
1
290 </SYMBOL>
<OB_ARRAY>
0
4
<SCPIN>
1
293
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#289
1
0
0
<CHANNEL>
1
294

C178
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
295
-23552 22528
-19456 22528
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#294
1
0
0
295 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
2
#293
<SCPIN>
1
296
15
<OB_ARRAY>
0
2
<CSheRelText>
1
297
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
298
0
0
-26927 22228
slave_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#297
1
0
0
298 </CSheEditText>
</OB_ARRAY>
#296
1
0
0
297 </CSheRelText>
<CSheRelText>
1
299
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
300
1
0
-23050 21426
ProgMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#299
1
0
0
300 </CSheEditText>
</OB_ARRAY>
#296
1
0
0
299 </CSheRelText>
</OB_ARRAY>
#42
1
0
0
#294
2
<CSheSymbolPin>
1
301
2
2048 14336
slave_port_15
15
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
301 </CSheSymbolPin>
0
296 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
294 </CHANNEL>
-1
#0
0
293 </SCPIN>
#284
<CSheRelText>
1
302
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
303
0
0
-19245 22528
DW_AHB_Memory
<OB_ARRAY>
0
0
</OB_ARRAY>
#302
1
0
0
303 </CSheEditText>
</OB_ARRAY>
#289
1
0
0
302 </CSheRelText>
<CSheRelText>
1
304
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
305
0
0
-18302 20833
ProgMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#304
1
0
0
305 </CSheEditText>
</OB_ARRAY>
#289
1
0
0
304 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
306
dw_amba_ahb
DW_AHB_Memory

0
0
0
3

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
307

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#306
1
0
0
2
307 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
308
sc_in<bool>
1
hresetn
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#306
1
0
0
0
308 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
306 </CSheIntf>
12
<ts>
1049791543
</ts>
<ctor>
$name, ProgMemStartAddr,ProgMemEndAddr, ProgMemImageFile, BigEndian
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
WriteWaitStates
<STR_ARRAY>
0
1
ProgMemWriteWaitStates
</STR_ARRAY>
DisableMonitor
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
ProgMemReadWaitStates
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
1
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#289
</inst>
<isSystemC>
1
</isSystemC>
289 </CELL>
1
0
0
#197
-1
#0
0
284 </SCPIN>
<SCPIN>
1
309
0
<OB_ARRAY>
0
2
<CSheRelText>
1
310
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
311
0
0
-15360 44636
hresetn
<OB_ARRAY>
0
0
</OB_ARRAY>
#310
1
0
0
311 </CSheEditText>
</OB_ARRAY>
#309
1
0
0
310 </CSheRelText>
<CSheRelText>
1
312
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
313
1
0
-14936 42930
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#312
1
0
0
313 </CSheEditText>
</OB_ARRAY>
#309
1
0
0
312 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
314
DataMem
-14336 47104
2
#290
<OB_ARRAY>
0
4
<SCPIN>
1
315
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#314
1
0
0
<CHANNEL>
1
316

C180
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
317
-23552 47104
-18432 47104
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#316
1
0
0
317 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
2
#315
<SCPIN>
1
318
16
<OB_ARRAY>
0
2
<CSheRelText>
1
319
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
320
0
0
-26927 46804
slave_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#319
1
0
0
320 </CSheEditText>
</OB_ARRAY>
#318
1
0
0
319 </CSheRelText>
<CSheRelText>
1
321
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
322
1
0
-23050 46002
DataMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#321
1
0
0
322 </CSheEditText>
</OB_ARRAY>
#318
1
0
0
321 </CSheRelText>
</OB_ARRAY>
#42
1
0
0
#316
2
<CSheSymbolPin>
1
323
2
2048 -10240
slave_port_16
16
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
323 </CSheSymbolPin>
0
318 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
316 </CHANNEL>
-1
#0
0
315 </SCPIN>
#309
<CSheRelText>
1
324
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
325
0
0
-18221 47104
DW_AHB_Memory
<OB_ARRAY>
0
0
</OB_ARRAY>
#324
1
0
0
325 </CSheEditText>
</OB_ARRAY>
#314
1
0
0
324 </CSheRelText>
<CSheRelText>
1
326
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
327
0
0
-17278 45409
DataMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#326
1
0
0
327 </CSheEditText>
</OB_ARRAY>
#314
1
0
0
326 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#306
7
<ts>
1049791543
</ts>
<ctor>
$name,DataMemStartAddr, DataMemEndAddr, "", BigEndian
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
WriteWaitStates
<STR_ARRAY>
0
1
DataMemWriteWaitStates
</STR_ARRAY>
DisableMonitor
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
DataMemReadWaitStates
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
4
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#314
</inst>
<isSystemC>
1
</isSystemC>
314 </CELL>
1
0
0
#197
-1
#0
0
309 </SCPIN>
<SCPIN>
1
328
1
<OB_ARRAY>
0
2
<CSheRelText>
1
329
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
330
0
0
-25600 58188
hresetn
<OB_ARRAY>
0
0
</OB_ARRAY>
#329
1
0
0
330 </CSheEditText>
</OB_ARRAY>
#328
1
0
0
329 </CSheRelText>
<CSheRelText>
1
331
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
332
1
0
-25176 59894
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#331
1
0
0
332 </CSheEditText>
</OB_ARRAY>
#328
1
0
0
331 </CSheRelText>
</OB_ARRAY>
#42
1
0
0
#197
-1
#0
0
328 </SCPIN>
<SCPIN>
1
333
0
<OB_ARRAY>
0
2
<CSheRelText>
1
334
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
335
0
0
-15360 34396
hresetn
<OB_ARRAY>
0
0
</OB_ARRAY>
#334
1
0
0
335 </CSheEditText>
</OB_ARRAY>
#333
1
0
0
334 </CSheRelText>
<CSheRelText>
1
336
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
337
1
0
-14936 32690
High
<OB_ARRAY>
0
0
</OB_ARRAY>
#336
1
0
0
337 </CSheEditText>
</OB_ARRAY>
#333
1
0
0
336 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
338
StackMem
-14336 36864
2
#290
<OB_ARRAY>
0
4
<SCPIN>
1
339
1
<OB_ARRAY>
0
1
<CSheRelText>
1
340
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
341
1
0
-21722 35762
StackMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#340
1
0
0
341 </CSheEditText>
</OB_ARRAY>
#339
1
0
0
340 </CSheRelText>
</OB_ARRAY>
#338
1
0
0
<CHANNEL>
1
342

C179
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
343
-23552 36864
-18432 36864
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#342
1
0
0
343 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
2
<SCPIN>
1
344
2
<OB_ARRAY>
0
1
<CSheRelText>
1
345
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
346
0
0
-26927 36564
slave_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#345
1
0
0
346 </CSheEditText>
</OB_ARRAY>
#344
1
0
0
345 </CSheRelText>
</OB_ARRAY>
#42
1
0
0
#342
-1
#0
0
344 </SCPIN>
#339
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
342 </CHANNEL>
-1
#0
0
339 </SCPIN>
#333
<CSheRelText>
1
347
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
348
0
0
-18221 36864
DW_AHB_Memory
<OB_ARRAY>
0
0
</OB_ARRAY>
#347
1
0
0
348 </CSheEditText>
</OB_ARRAY>
#338
1
0
0
347 </CSheRelText>
<CSheRelText>
1
349
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
350
0
0
-17555 35169
StackMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#349
1
0
0
350 </CSheEditText>
</OB_ARRAY>
#338
1
0
0
349 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#306
9
<ts>
1049791543
</ts>
<ctor>
$name, StackMemStartAddr, StackMemEndAddr, "", BigEndian
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
WriteWaitStates
<STR_ARRAY>
0
1
StackMemWriteWaitStates
</STR_ARRAY>
DisableMonitor
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
StackMemReadWaitStates
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
2
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#338
</inst>
<isSystemC>
1
</isSystemC>
338 </CELL>
1
0
0
#197
-1
#0
0
333 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
197 </CHANNEL>
-1
#0
0
192 </SCPIN>
#279
<SCPIN>
1
351
5
<OB_ARRAY>
0
2
<CSheRelText>
1
352
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
353
0
0
-56740 52948
clock
<OB_ARRAY>
0
0
</OB_ARRAY>
#352
1
0
0
353 </CSheEditText>
</OB_ARRAY>
#351
1
0
0
352 </CSheRelText>
<CSheRelText>
1
354
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
355
1
0
-59258 52146
clock
<OB_ARRAY>
0
0
</OB_ARRAY>
#354
1
0
0
355 </CSheEditText>
</OB_ARRAY>
#351
1
0
0
354 </CSheRelText>
</OB_ARRAY>
#77
1
0
0
#56
-1
#0
0
351 </SCPIN>
<SCPIN>
1
356
6
<OB_ARRAY>
0
2
<CSheRelText>
1
357
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
358
0
0
-48661 46804
ibiu
<OB_ARRAY>
0
0
</OB_ARRAY>
#357
1
0
0
358 </CSheEditText>
</OB_ARRAY>
#356
1
0
0
357 </CSheRelText>
<CSheRelText>
1
359
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
360
1
0
-46602 46002
ahb_bus
<OB_ARRAY>
0
0
</OB_ARRAY>
#359
1
0
0
360 </CSheEditText>
</OB_ARRAY>
#356
1
0
0
359 </CSheRelText>
</OB_ARRAY>
#77
1
0
0
<CHANNEL>
1
361

C168
<OB_ARRAY>
0
5
<CSheSCNetLine>
1
362
-35840 51200
-47104 51200
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#361
1
0
0
362 </CSheSCNetLine>
<CSheSCNetLine>
1
363
-35840 54272
-35840 47104
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#361
1
0
0
363 </CSheSCNetLine>
<CSheSolderDot>
1
364
-35840 51200
<OB_ARRAY>
0
0
</OB_ARRAY>
#361
1
0
0
364 </CSheSolderDot>
<CSheSCNetLine>
1
365
-27648 47104
-47104 47104
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#361
1
0
0
365 </CSheSCNetLine>
<CSheSolderDot>
1
366
-35840 47104
<OB_ARRAY>
0
0
</OB_ARRAY>
#361
1
0
0
366 </CSheSolderDot>
</OB_ARRAY>
#0
1
0
0
#63
4
<SCPIN>
1
367
0
<OB_ARRAY>
0
2
<CSheRelText>
1
368
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
369
0
0
-36008 54876
p
<OB_ARRAY>
0
0
</OB_ARRAY>
#368
1
0
0
369 </CSheEditText>
</OB_ARRAY>
#367
1
0
0
368 </CSheRelText>
<CSheRelText>
1
370
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
371
1
0
-36970 53170
ahb_bus
<OB_ARRAY>
0
0
</OB_ARRAY>
#370
1
0
0
371 </CSheEditText>
</OB_ARRAY>
#367
1
0
0
370 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
372
AHBMonitor
-35840 57344
1
<SYMBOL>
2147483650
373
dw_amba_ahb
DW_AHB_Monitor/__df_sym__

0


13
m_pFilledPts 0
<CShePrimInstSpecData>
1
374
15780518
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
374 </CShePrimInstSpecData>
m_pFilledPts 2
<CShePrimInstSpecData>
1
375
12632256
8421504
-1
0 512
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
375 </CShePrimInstSpecData>
m_pFilledPts 3
<CShePrimInstSpecData>
1
376
16776960
16776960
-1
-1151 256
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
376 </CShePrimInstSpecData>
m_pFilledPts 4
<CShePrimInstSpecData>
1
377
8421504
8421504
-1
-2431 1664
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
377 </CShePrimInstSpecData>
m_pText 2
<CSheTextInstSpecData>
2147483650
378
512
10789024
-1
0
2191 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
378 </CSheTextInstSpecData>
m_pFilledPts 5
<CShePrimInstSpecData>
1
379
8421504
8421504
-1
2432 1664
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
379 </CShePrimInstSpecData>
m_pPts 0
<CShePrimInstSpecData>
1
380
16777215
10789024
-1
-1151 256
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
380 </CShePrimInstSpecData>
m_pText 5
<CSheTextInstSpecData>
2147483650
381
1024
10789024
-1
0
2334 1024
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
381 </CSheTextInstSpecData>
m_pText 4
<CSheTextInstSpecData>
2147483650
382
1024
10789024
-1
0
1566 1024
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
382 </CSheTextInstSpecData>
m_pText 1
<CSheTextInstSpecData>
2147483650
383
512
10789024
-1
0
1679 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
383 </CSheTextInstSpecData>
m_pText 3
<CSheTextInstSpecData>
2147483650
384
512
10789024
-1
0
2703 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
384 </CSheTextInstSpecData>
m_pFilledPts 1
<CShePrimInstSpecData>
1
385
8421504
8421504
-1
0 -767
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
385 </CShePrimInstSpecData>
m_pText 0
<CSheTextInstSpecData>
2147483650
386
512
10789024
-1
0
1167 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
386 </CSheTextInstSpecData>

13
700000000
0
700000001
1
700000002
2
700000003
3
700000004
4
700000005
5
300000006
0
500000007
0
500000008
1
500000009
2
500000010
3
500000011
4
500000012
5
13
0
0
0
0
0
0
0
-4096 -3072 4096 3072
1
1
20
-2816 0
-2560 0
-2304 0
-2304 512
-1792 512
-1792 0
-1536 0
-1536 512
-1280 512
-1280 0
-1024 0
-1024 512
-256 512
-256 0
0 0
0 512
256 512
256 0
512 0
512 0
13
6
o
o
o
o
o
o
6
1024 -256 1310 256
1536 -256 1822 256
2048 -256 2334 256
2560 -256 2846 256
1280 512 1852 1536
2048 512 2620 1536
0
0
6
9
-4096 -2560
-3584 -3072
3584 -3072
4096 -2560
4096 2560
3584 3072
-3584 3072
-4096 2560
-4096 -2560
5
-3072 -512
-2560 -1024
2560 -1024
3072 -512
-3072 -512
6
-3072 -512
-3072 1536
3072 1536
3072 -512
3072 -512
-3072 -512
5
-2816 -256
512 -256
512 768
-2816 768
-2816 -256
5
-2816 1536
-2048 1536
-2048 1792
-2816 1792
-2816 1536
5
2048 1536
2816 1536
2816 1792
2048 1792
2048 1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
387
3
0 -3072
p
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#373
1
0
0
387 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1013096019
</ts>
0
1
373 </SYMBOL>
<OB_ARRAY>
0
3
#367
<CSheRelText>
1
388
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
389
0
0
-39781 57344
DW_AHB_Monitor
<OB_ARRAY>
0
0
</OB_ARRAY>
#388
1
0
0
389 </CSheEditText>
</OB_ARRAY>
#372
1
0
0
388 </CSheRelText>
<CSheRelText>
1
390
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
391
0
0
-39614 55649
AHBMonitor
<OB_ARRAY>
0
0
</OB_ARRAY>
#390
1
0
0
391 </CSheEditText>
</OB_ARRAY>
#372
1
0
0
390 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
392
dw_amba_ahb
DW_AHB_Monitor

0
0
0
1

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
393
sc_port<ahb_monitor_if>
0
p
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#392
1
0
0
0
393 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
392 </CSheIntf>
2
<ts>
1018332748
</ts>
<ctor>
$name, "AHBTraceFile", "AHBStatFile"
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
MonitorTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
StatisticsTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
FileTraceStartTime
<STR_ARRAY>
0
1
TraceStartTime
</STR_ARRAY>
FileTraceTimeUnit
<STR_ARRAY>
0
1
SC_NS
</STR_ARRAY>
FileTraceEndTime
<STR_ARRAY>
0
1
TraceEndTime
</STR_ARRAY>
StatisticsInterval
<STR_ARRAY>
0
1
128
</STR_ARRAY>
SignalTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
2
M68/p
<VALUES_BY_NAME>
1
394
0
394 </VALUES_BY_NAME>
AHBMonitor/p
<VALUES_BY_NAME>
1
395
0
395 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#372
</inst>
<isSystemC>
1
</isSystemC>
372 </CELL>
1
0
0
#361
-1
#0
0
367 </SCPIN>
<SCPIN>
1
396
7
<OB_ARRAY>
0
2
<CSheRelText>
1
397
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
398
0
0
-48855 50900
dbiu
<OB_ARRAY>
0
0
</OB_ARRAY>
#397
1
0
0
398 </CSheEditText>
</OB_ARRAY>
#396
1
0
0
397 </CSheRelText>
<CSheRelText>
1
399
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
400
1
0
-46602 50098
ahb_bus
<OB_ARRAY>
0
0
</OB_ARRAY>
#399
1
0
0
400 </CSheEditText>
</OB_ARRAY>
#396
1
0
0
399 </CSheRelText>
</OB_ARRAY>
#77
1
0
0
#361
-1
#0
0
396 </SCPIN>
#356
<SCPIN>
1
401
5
<OB_ARRAY>
0
2
<CShePinInstSpecData>
1
402
1
0 -10240
<OB_ARRAY>
0
0
</OB_ARRAY>
#401
1
0
0
402 </CShePinInstSpecData>
<CSheRelText>
1
403
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
404
1
0
-30409 46002
ahb_bus
<OB_ARRAY>
0
0
</OB_ARRAY>
#403
1
0
0
404 </CSheEditText>
</OB_ARRAY>
#401
1
0
0
403 </CSheRelText>
</OB_ARRAY>
#42
1
0
0
#361
-1
#0
0
401 </SCPIN>
<type>
sc_signal<long unsigned int>
</type>
<attrs>
0
</attrs>
361 </CHANNEL>
-1
#0
0
356 </SCPIN>
#396
#143
#160
<SCPIN>
1
405
10
<OB_ARRAY>
0
2
<CSheRelText>
1
406
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
407
0
0
-48908 38612
itcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#406
1
0
0
407 </CSheEditText>
</OB_ARRAY>
#405
1
0
0
406 </CSheRelText>
<CSheRelText>
1
408
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
409
1
0
-46602 37810
itcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#408
1
0
0
409 </CSheEditText>
</OB_ARRAY>
#405
1
0
0
408 </CSheRelText>
</OB_ARRAY>
#77
1
0
0
<CHANNEL>
1
410

C170
<OB_ARRAY>
0
3
<CSheSCNetLine>
1
411
-39936 34816
-43008 34816
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#410
1
0
0
411 </CSheSCNetLine>
<CSheSCNetLine>
1
412
-43008 34816
-43008 38912
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#410
1
0
0
412 </CSheSCNetLine>
<CSheSCNetLine>
1
413
-43008 38912
-47104 38912
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#410
1
0
0
413 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
2
<SCPIN>
1
414
0
<OB_ARRAY>
0
1
<CSheRelText>
1
415
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
416
1
0
-41638 33714
itcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#415
1
0
0
416 </CSheEditText>
</OB_ARRAY>
#414
1
0
0
415 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
417
itcm
-35840 34816
6
#65
<OB_ARRAY>
0
3
#414
<CSheRelText>
1
418
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
419
0
0
-39004 34816
DW_TCMemory
<OB_ARRAY>
0
0
</OB_ARRAY>
#418
1
0
0
419 </CSheEditText>
</OB_ARRAY>
#417
1
0
0
418 </CSheRelText>
<CSheRelText>
1
420
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
421
0
0
-37061 33121
itcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#420
1
0
0
421 </CSheEditText>
</OB_ARRAY>
#417
1
0
0
420 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
422
dw_arm_processors_aux
DW_TCMemory

0
0
0
2

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
423

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#422
1
0
0
2
423 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
422 </CSheIntf>
11
<ts>
1029279202
</ts>
<ctor>
$name, TCM_4KB, 0xff000
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
6
WarningEnable
<STR_ARRAY>
0
1
false
</STR_ARRAY>
WriteWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#417
</inst>
<isSystemC>
1
</isSystemC>
417 </CELL>
1
0
0
#410
-1
#0
0
414 </SCPIN>
#405
<type>
sc_signal<long unsigned int>
</type>
<attrs>
0
</attrs>
410 </CHANNEL>
-1
#0
0
405 </SCPIN>
#72
<CSheRelText>
1
424
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
425
0
0
-55332 46080
DW_arm926ejs
<OB_ARRAY>
0
0
</OB_ARRAY>
#424
1
0
0
425 </CSheEditText>
</OB_ARRAY>
#77
1
0
0
424 </CSheRelText>
<CSheRelText>
1
426
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
427
0
0
-54500 44385
arm926
<OB_ARRAY>
0
0
</OB_ARRAY>
#426
1
0
0
427 </CSheEditText>
</OB_ARRAY>
#77
1
0
0
426 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
428
dw_arm_processors
DW_arm926ejs

0
0
0
1

<OB_ARRAY>
0
12
<CSheSCIntfPin>
2147483650
429
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#428
1
0
0
0
429 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
430
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#428
1
0
0
0
430 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
431
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#428
1
0
0
0
431 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
432
sc_in_clk
1
clock
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#428
1
0
0
0
432 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
433
ahb_master_port
0
ibiu
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#428
1
0
0
0
433 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
434
ahb_master_port
0
dbiu
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#428
1
0
0
0
434 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
435
sc_in<bool>
1
VINITHI
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#428
1
0
0
0
435 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
436
sc_in<bool>
1
INITRAM
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#428
1
0
0
0
436 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
437
sc_port<tcm_slave_if>
0
itcm
10
<OB_ARRAY>
0
0
</OB_ARRAY>
#428
1
0
0
0
437 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
438
sc_port<tcm_slave_if>
0
dtcm
11
<OB_ARRAY>
0
0
</OB_ARRAY>
#428
1
0
0
0
438 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
439
sc_in<bool>
1
DHClkEn
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#428
1
0
0
0
439 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
440
sc_in<bool>
1
IHClkEn
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#428
1
0
0
0
440 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
428 </CSheIntf>
29
<ts>
1044322524
</ts>
<ctor>
$name, 2, true, 1, true, BigEndian, ProgName, Debugger
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
2
MasterIDibiu
<STR_ARRAY>
0
1
1
</STR_ARRAY>
MasterIDdbiu
<STR_ARRAY>
0
1
2
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
12
arm926/itcm
<VALUES_BY_NAME>
1
441
0
441 </VALUES_BY_NAME>
arm926/ibiu
<VALUES_BY_NAME>
1
442
0
442 </VALUES_BY_NAME>
arm926/nRESET
<VALUES_BY_NAME>
1
443
0
443 </VALUES_BY_NAME>
arm926/DHClkEn
<VALUES_BY_NAME>
1
444
0
444 </VALUES_BY_NAME>
arm926/dtcm
<VALUES_BY_NAME>
1
445
0
445 </VALUES_BY_NAME>
arm926/dbiu
<VALUES_BY_NAME>
1
446
0
446 </VALUES_BY_NAME>
arm926/IHClkEn
<VALUES_BY_NAME>
1
447
0
447 </VALUES_BY_NAME>
arm926/nIRQ
<VALUES_BY_NAME>
1
448
0
448 </VALUES_BY_NAME>
arm926/clock
<VALUES_BY_NAME>
1
449
0
449 </VALUES_BY_NAME>
arm926/INITRAM
<VALUES_BY_NAME>
1
450
0
450 </VALUES_BY_NAME>
arm926/nFIQ
<VALUES_BY_NAME>
1
451
0
451 </VALUES_BY_NAME>
arm926/VINITHI
<VALUES_BY_NAME>
1
452
0
452 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#77
</inst>
<isSystemC>
1
</isSystemC>
77 </CELL>
1
0
0
#70
-1
#0
0
72 </SCPIN>
#67
<type>
sc_signal<long unsigned int>
</type>
<attrs>
0
</attrs>
70 </CHANNEL>
-1
#0
0
67 </SCPIN>
<CSheRelText>
1
453
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
454
0
0
-39004 43008
DW_TCMemory
<OB_ARRAY>
0
0
</OB_ARRAY>
#453
1
0
0
454 </CSheEditText>
</OB_ARRAY>
#64
1
0
0
453 </CSheRelText>
<CSheRelText>
1
455
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
456
0
0
-37283 41313
dtcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#455
1
0
0
456 </CSheEditText>
</OB_ARRAY>
#64
1
0
0
455 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#422
10
<ts>
1029279202
</ts>
<ctor>
$name, TCM_4KB, 0x20000
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
6
WarningEnable
<STR_ARRAY>
0
1
false
</STR_ARRAY>
WriteWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#64
</inst>
<isSystemC>
1
</isSystemC>
64 </CELL>
decoder
#255
StackMem
#338
itcm
#417
ProgMem
#289
DataMem
#314
arbiter
<CELL>
2147483650
457
arbiter
-50176 28672
4
<SYMBOL>
2147483650
458
dw_amba_ahb
DW_AHB_Arbiter/__df_sym__

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
459
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
459 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 8192
1
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 5632
0 8192
-3072 5632
-3072 -1536
<OB_ARRAY>
0
5
<CSheSymbolPin>
1
460
1
-3072 2048
pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#458
1
0
0
460 </CSheSymbolPin>
<CSheSymbolPin>
1
461
2
3072 2048
ahb_wt_mask
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#458
1
0
0
461 </CSheSymbolPin>
<CSheSymbolPin>
1
462
2
3072 4096
ahb_wt_aps
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#458
1
0
0
462 </CSheSymbolPin>
<CSheSymbolPin>
1
463
2
3072 0
ahbarbint
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#458
1
0
0
463 </CSheSymbolPin>
<CSheSymbolPin>
1
464
3
0 -4096
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#458
1
0
0
464 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1022849758
</ts>
0
1
458 </SYMBOL>
<OB_ARRAY>
0
7
<SCPIN>
1
465
4
<OB_ARRAY>
0
1
<CSheRelText>
1
466
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
467
1
0
-45578 27570
arbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#466
1
0
0
467 </CSheEditText>
</OB_ARRAY>
#465
1
0
0
466 </CSheRelText>
</OB_ARRAY>
#457
1
0
0
<CHANNEL>
1
468

C172
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
469
-46080 28672
-27648 28672
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#468
1
0
0
469 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
2
<SCPIN>
1
470
3
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
471
1
-1024 -14336
<OB_ARRAY>
0
0
</OB_ARRAY>
#470
1
0
0
471 </CShePinInstSpecData>
<CSheRelText>
1
472
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
473
0
0
-27044 28372
arbiter_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#472
1
0
0
473 </CSheEditText>
</OB_ARRAY>
#470
1
0
0
472 </CSheRelText>
<CSheRelText>
1
474
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
475
1
0
-29950 27570
arbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#474
1
0
0
475 </CSheEditText>
</OB_ARRAY>
#470
1
0
0
474 </CSheRelText>
</OB_ARRAY>
#42
1
0
0
#468
-1
#0
0
470 </SCPIN>
#465
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
468 </CHANNEL>
-1
#0
0
465 </SCPIN>
<SCPIN>
1
476
0
<OB_ARRAY>
0
2
<CSheRelText>
1
477
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
478
0
0
-53036 26204
pause
<OB_ARRAY>
0
0
</OB_ARRAY>
#477
1
0
0
478 </CSheEditText>
</OB_ARRAY>
#476
1
0
0
477 </CSheRelText>
<CSheRelText>
1
479
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
480
1
0
-52912 24498
Low1
<OB_ARRAY>
0
0
</OB_ARRAY>
#479
1
0
0
480 </CSheEditText>
</OB_ARRAY>
#476
1
0
0
479 </CSheRelText>
</OB_ARRAY>
#457
1
0
0
<CHANNEL>
1
481

Low1
<OB_ARRAY>
0
2
<CSheSCNetLine>
1
482
-52224 21504
-52224 25600
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#481
1
0
0
482 </CSheSCNetLine>
<CSheSCNetLine>
1
483
-63488 21504
-52224 21504
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#481
1
0
0
483 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
2
#476
<SCPIN>
1
484
0
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
485
2
0 0
<OB_ARRAY>
0
0
</OB_ARRAY>
#484
1
0
0
485 </CShePinInstSpecData>
<CSheRelText>
1
486
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
487
0
0
-65027 21204
Out
<OB_ARRAY>
0
0
</OB_ARRAY>
#486
1
0
0
487 </CSheEditText>
</OB_ARRAY>
#484
1
0
0
486 </CSheRelText>
<CSheRelText>
1
488
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
489
1
0
-62986 20402
Low1
<OB_ARRAY>
0
0
</OB_ARRAY>
#488
1
0
0
489 </CSheEditText>
</OB_ARRAY>
#484
1
0
0
488 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
490
FalseGen
-68608 21504
1
#232
<OB_ARRAY>
0
3
#484
<CSheRelText>
1
491
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
492
0
0
-70717 21504
ConstGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#491
1
0
0
492 </CSheEditText>
</OB_ARRAY>
#490
1
0
0
491 </CSheRelText>
<CSheRelText>
1
493
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
494
0
0
-71605 19809
FalseGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#493
1
0
0
494 </CSheEditText>
</OB_ARRAY>
#490
1
0
0
493 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#238
2
<ts>
1006249371
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
2
ConstValue
<STR_ARRAY>
0
1
false
</STR_ARRAY>
T
<STR_ARRAY>
0
1
bool
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
7
M66/Out
<VALUES_BY_NAME>
1
495
0
495 </VALUES_BY_NAME>
ResetGen/Out
<VALUES_BY_NAME>
1
496
0
496 </VALUES_BY_NAME>
ResetLow/Out
<VALUES_BY_NAME>
1
497
0
497 </VALUES_BY_NAME>
RestLow/Out
<VALUES_BY_NAME>
1
498
0
498 </VALUES_BY_NAME>
M31/Out
<VALUES_BY_NAME>
1
499
0
499 </VALUES_BY_NAME>
FalseGen/Out
<VALUES_BY_NAME>
1
500
0
500 </VALUES_BY_NAME>
M32/Out
<VALUES_BY_NAME>
1
501
0
501 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#490
</inst>
<isSystemC>
1
</isSystemC>
490 </CELL>
1
0
0
#481
-1
#0
0
484 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
481 </CHANNEL>
-1
#0
0
476 </SCPIN>
<SCPIN>
1
502
1
<OB_ARRAY>
0
2
<CSheRelText>
1
503
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
504
0
0
-51473 30540
ahbarbint
<OB_ARRAY>
0
0
</OB_ARRAY>
#503
1
0
0
504 </CSheEditText>
</OB_ARRAY>
#502
1
0
0
503 </CSheRelText>
<CSheRelText>
1
505
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
506
1
0
-50891 32246
C175
<OB_ARRAY>
0
0
</OB_ARRAY>
#505
1
0
0
506 </CSheEditText>
</OB_ARRAY>
#502
1
0
0
505 </CSheRelText>
</OB_ARRAY>
#457
1
0
0
<CHANNEL>
1
507

C175
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
508
-50176 35840
-50176 31744
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
509
-50176 35840
<OB_ARRAY>
0
0
</OB_ARRAY>
#508
1
0
0
509 </CSheNetEndPt>
</OB_ARRAY>
#507
1
0
0
508 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
1
#502
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
507 </CHANNEL>
-1
#0
0
502 </SCPIN>
<SCPIN>
1
510
2
<OB_ARRAY>
0
2
<CSheRelText>
1
511
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
512
0
0
-54042 30540
ahb_wt_mask
<OB_ARRAY>
0
0
</OB_ARRAY>
#511
1
0
0
512 </CSheEditText>
</OB_ARRAY>
#510
1
0
0
511 </CSheRelText>
<CSheRelText>
1
513
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
514
1
0
-52939 32246
C189
<OB_ARRAY>
0
0
</OB_ARRAY>
#513
1
0
0
514 </CSheEditText>
</OB_ARRAY>
#510
1
0
0
513 </CSheRelText>
</OB_ARRAY>
#457
1
0
0
<CHANNEL>
1
515

C189
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
516
-52224 35840
-52224 31744
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
517
-52224 35840
<OB_ARRAY>
0
0
</OB_ARRAY>
#516
1
0
0
517 </CSheNetEndPt>
</OB_ARRAY>
#515
1
0
0
516 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
1
#510
<type>
sc_signal<sc_bv<NUM_MASTERS> >
</type>
<attrs>
0
</attrs>
515 </CHANNEL>
-1
#0
0
510 </SCPIN>
<SCPIN>
1
518
3
<OB_ARRAY>
0
2
<CSheRelText>
1
519
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
520
0
0
-55843 30540
ahb_wt_aps
<OB_ARRAY>
0
0
</OB_ARRAY>
#519
1
0
0
520 </CSheEditText>
</OB_ARRAY>
#518
1
0
0
519 </CSheRelText>
<CSheRelText>
1
521
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
522
1
0
-54987 32246
C173
<OB_ARRAY>
0
0
</OB_ARRAY>
#521
1
0
0
522 </CSheEditText>
</OB_ARRAY>
#518
1
0
0
521 </CSheRelText>
</OB_ARRAY>
#457
1
0
0
<CHANNEL>
1
523

C173
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
524
-54272 35840
-54272 31744
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
525
-54272 35840
<OB_ARRAY>
0
1
<CSheRelText>
1
526
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
527
0
1
-54987 36096
C173
<OB_ARRAY>
0
0
</OB_ARRAY>
#526
1
0
0
527 </CSheEditText>
</OB_ARRAY>
#525
1
0
0
526 </CSheRelText>
</OB_ARRAY>
#524
1
0
0
525 </CSheNetEndPt>
</OB_ARRAY>
#523
1
0
0
524 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#63
1
#518
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
523 </CHANNEL>
-1
#0
0
518 </SCPIN>
<CSheRelText>
1
528
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
529
0
0
-55943 28672
DW_AHB_Arbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#528
1
0
0
529 </CSheEditText>
</OB_ARRAY>
#457
1
0
0
528 </CSheRelText>
<CSheRelText>
1
530
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
531
0
0
-54167 26977
arbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#530
1
0
0
531 </CSheEditText>
</OB_ARRAY>
#457
1
0
0
530 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
532
dw_amba_ahb
DW_AHB_Arbiter

0
0
0
1

<OB_ARRAY>
0
5
<CSheSCIntfPin>
2147483650
533
sc_port<sc_signal_in_if<bool>,2>
0
pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#532
1
0
0
0
533 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
534

2
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#532
1
0
0
2
534 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
535
sc_out<bool>
2
ahbarbint
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#532
1
0
0
0
535 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
536
sc_out<sc_bv<AHB_NUM_MASTERS> >
2
ahb_wt_mask
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#532
1
0
0
0
536 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
537
sc_out<bool>
2
ahb_wt_aps
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#532
1
0
0
0
537 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
532 </CSheIntf>
12
<ts>
1033998073
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
6
AHB_FULL_INCR
<STR_ARRAY>
0
1
false
</STR_ARRAY>
AHB_WTEN
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
0
</STR_ARRAY>
EBTEN
<STR_ARRAY>
0
1
false
</STR_ARRAY>
CombinatoricMode
<STR_ARRAY>
0
1
false
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
4
arbiter/ahbarbint
<VALUES_BY_NAME>
1
538
0
538 </VALUES_BY_NAME>
arbiter/pause
<VALUES_BY_NAME>
1
539
0
539 </VALUES_BY_NAME>
arbiter/ahb_wt_mask
<VALUES_BY_NAME>
1
540
0
540 </VALUES_BY_NAME>
arbiter/ahb_wt_aps
<VALUES_BY_NAME>
1
541
0
541 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#457
</inst>
<isSystemC>
1
</isSystemC>
457 </CELL>
FalseGen
#490
ResetGen
#231
AHBMonitor
#372
arm926
#77
ahb_bus
#42
intr_gen
#103

20
VINITHI
#141
C178
#294
clock
#56
nIRQ
#96
C169
#70
C172
#468
C175
#507
C168
#361
C173
#523
C171
#261
High
#197
INITRAM
#158
nFIQ
#117
C186
#168
Low1
#481
C170
#410
C180
#316
nRESET
#129
C189
#515
C179
#342

0

0

0

0

0
63 </CSheSheetGroup>
3
#351
#148
#51
<type>
sc_clock
</type>
<attrs>
0
</attrs>
56 </CHANNEL>
-1
#0
0
51 </SCPIN>
#328
#344
#470
#263
#401
<CSheRelText>
1
542
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
543
0
0
-28264 36864
DW_ahb_tlm
<OB_ARRAY>
0
0
</OB_ARRAY>
#542
1
0
0
543 </CSheEditText>
</OB_ARRAY>
#42
1
0
0
542 </CSheRelText>
<CSheRelText>
1
544
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
545
0
0
-28264 35169
ahb_bus
<OB_ARRAY>
0
0
</OB_ARRAY>
#544
1
0
0
545 </CSheEditText>
</OB_ARRAY>
#42
1
0
0
544 </CSheRelText>
#296
#318
#174
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
546
dw_amba_ahb
DW_ahb_tlm

0
0
0
1

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
547
sc_in<bool>
1
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#546
1
0
0
0
547 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
548
sc_port<SIF, AHB_NUM_SLAVES>
0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#546
1
0
0
0
548 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
549
sc_port<ahb_arbiter_if,1>
0
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#546
1
0
0
0
549 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
550

2
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#546
1
0
0
2
550 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
551
sc_port<ahb_decoder_if,1>
0
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#546
1
0
0
0
551 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
552
sc_in<bool>
1
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#546
1
0
0
0
552 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
546 </CSheIntf>
24
<ts>
1046338105
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
5
Priority
<STR_ARRAY>
0
1
3
</STR_ARRAY>
MIF
<STR_ARRAY>
0
1
ahb_bus_if
</STR_ARRAY>
BusID
<STR_ARRAY>
0
1
1
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
MonitorDelay
<STR_ARRAY>
0
1
SC_ZERO_TIME
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#42
</inst>
<isSystemC>
1
</isSystemC>
42 </CELL>
#314
#338
#289
#490
#457
#64
#372
#255
#417
#77
#103
#231
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
38 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
553
Port_Layer
#29
2
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
554
#0
<CSgfxPassStyle>
1
555
1
0
150
0
8384
1
65535
0
555 </CSgfxPassStyle>
#0
#0
554 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
556
1
0
150
0
0
1
14601919
0
556 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
553 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
557
Hier_Chan_Layer
#29
3
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
558
#0
<CSgfxPassStyle>
1
559
1
0
150
0
8384
1
65535
0
559 </CSgfxPassStyle>
#0
#0
558 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
560
1
0
150
0
14601919
1
0
0
560 </CSgfxPassStyle>
#0
#0
19
Begin Nodes in KDTree
#172
#343
#317
#173
#171
#170
#364
#363
#366
#362
#365
#413
#71
#169
#295
#412
#469
#411
#262
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
557 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
561
Prim_Chan_Layer
#29
4
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
562
#0
<CSgfxPassStyle>
1
563
1
0
250
0
8384
1
65535
0
563 </CSgfxPassStyle>
#0
#0
562 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
564
1
0
250
0
10485760
1
10485760
0
564 </CSgfxPassStyle>
#0
#0
36
Begin Nodes in KDTree
#130
#61
#219
#220
#159
#205
#206
#199
#207
#215
#211
#216
#212
#508
#509
#202
#208
#482
#516
#517
#524
#525
#203
#198
#483
#224
#204
#142
#223
#60
#59
#62
#58
#57
#97
#118
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
561 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
565
MultiPort_Connector_Layer
#29
5
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
566
#0
<CSgfxPassStyle>
1
567
1
0
150
0
8384
1
65535
0
567 </CSgfxPassStyle>
#0
#0
566 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
568
1
0
150
0
10526880
1
10526880
0
568 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
565 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
569
Bus_Net_Layer
#29
6
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
570
#0
<CSgfxPassStyle>
1
571
1
0
256
0
255
0
0
571 </CSgfxPassStyle>
#0
#0
570 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
572
1
0
256
0
0
1
0
0
572 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
569 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
573
Net_Layer
#29
7
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
574
#0
<CSgfxPassStyle>
1
575
1
0
184
0
255
0
0
575 </CSgfxPassStyle>
#0
#0
574 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
576
1
0
184
0
0
1
0
0
576 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
573 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
577
Pin_Layer
#29
8
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
578
<CSgfxPassStyle>
1
579
1
0
0
0
16777215
1
16777215
0
579 </CSgfxPassStyle>
<CSgfxPassStyle>
1
580
1
0
0
0
8384
1
65535
0
580 </CSgfxPassStyle>
#0
#0
578 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
581
<CSgfxPassStyle>
1
582
1
0
0
0
15793151
1
15793151
0
582 </CSgfxPassStyle>
<CSgfxPassStyle>
1
583
1
0
0
0
0
1
0
0
583 </CSgfxPassStyle>
#0
#0
581 </CSgfxLayerStyle>
</OB_ARRAY>
<CSgfxPassStyle>
1
584
1
0
0
0
16777215
1
16777215
0
584 </CSgfxPassStyle>
<CSgfxPassStyle>
1
585
1
0
0
0
0
1
0
0
585 </CSgfxPassStyle>
#0
#0
46
Begin Nodes in KDTree
#293
#339
#315
#309
#284
#333
#328
#344
#318
#174
#279
#367
#51
#351
#396
#356
#401
#67
#260
#296
#470
#263
#250
#414
#465
#72
#192
#136
#160
#148
#153
#143
#124
#131
#119
#502
#405
#510
#518
#476
#91
#484
#225
#165
#112
#98
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
577 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
586
State_Layer
#29
9
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
587
#0
<CSgfxPassStyle>
1
588
1
0
1000
0
255
1
65535
0
588 </CSgfxPassStyle>
#0
#0
587 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
589
#0
<CSgfxPassStyle>
1
590
1
0
1000
0
0
1
16777215
0
590 </CSgfxPassStyle>
#0
#0
589 </CSgfxLayerStyle>
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
591
1
0
1000
0
0
1
16777215
0
591 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
586 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
592
State_Shadow_Layer
#29
10
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
593
#0
<CSgfxPassStyle>
1
594
1
0
0
0
8421504
1
8421504
0
594 </CSgfxPassStyle>
#0
#0
593 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
595
1
0
0
0
8421504
1
8421504
0
595 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
592 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
596
State_Extras_Layer
#29
11
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
597
#0
<CSgfxPassStyle>
1
598
1
0
0
0
255
0
0
598 </CSgfxPassStyle>
#0
#0
597 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
599
#0
<CSgfxPassStyle>
1
600
1
0
0
0
0
0
0
600 </CSgfxPassStyle>
#0
#0
599 </CSgfxLayerStyle>
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
601
1
0
0
0
0
0
0
601 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
596 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
602
State_3D_Shadow_Layer
#29
12
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
#0
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
602 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
603
State_3D_Top_Layer
#29
13
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
#0
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
603 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
604
Transition_Layer
#29
14
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
605
#0
<CSgfxPassStyle>
1
606
1
0
1000
0
255
1
255
0
606 </CSgfxPassStyle>
#0
#0
605 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
607
#0
<CSgfxPassStyle>
1
608
1
0
1000
0
0
1
0
0
608 </CSgfxPassStyle>
#0
#0
607 </CSgfxLayerStyle>
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
609
1
0
1000
0
0
1
0
1
1
682
609 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
604 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
610
Sym_Ed_Pin_Layer
#29
15
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
611
<CSgfxPassStyle>
1
612
1
0
0
0
15793151
1
15793151
0
612 </CSgfxPassStyle>
<CSgfxPassStyle>
1
613
1
0
0
0
255
1
255
0
613 </CSgfxPassStyle>
#0
#0
611 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
614
<CSgfxPassStyle>
1
615
1
0
0
0
15793151
1
15793151
0
615 </CSgfxPassStyle>
<CSgfxPassStyle>
1
616
1
0
0
0
0
1
0
0
616 </CSgfxPassStyle>
#0
#0
614 </CSgfxLayerStyle>
</OB_ARRAY>
<CSgfxPassStyle>
1
617
1
0
0
0
15793151
1
15793151
0
617 </CSgfxPassStyle>
<CSgfxPassStyle>
1
618
1
0
0
0
0
1
0
0
618 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
610 </CSheEditKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
619
State_Name_Layer
#29
16
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
620
#0
<CSgfxPassStyle>
1
621
1
0
0
0
255
1
65535
0
621 </CSgfxPassStyle>
#0
#0
620 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
622
1
0
0
0
0
0
1
1
200
622 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
619 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
623
State_Ref_Name_Layer
#29
17
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
624
#0
<CSgfxPassStyle>
1
625
1
0
0
0
255
1
65535
0
625 </CSgfxPassStyle>
#0
#0
624 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
626
1
0
0
0
0
0
1
1
200
626 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
623 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
627
Transition_Name_Layer
#29
18
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
628
1
0
0
0
0
0
1
1
200
628 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
627 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
629
Cell_Name_Layer
#29
19
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
630
1
0
0
0
8384
0
1
1
1400
630 </CSgfxPassStyle>
#0
#0
13
Begin Nodes in KDTree
#544
#326
#349
#304
#530
#182
#426
#390
#455
#420
#271
#493
#236
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
629 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
631
Cell_Ref_Name_Layer
#29
20
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
632
1
0
0
0
10040064
0
1
1
1000
632 </CSgfxPassStyle>
#0
#0
13
Begin Nodes in KDTree
#542
#324
#347
#302
#424
#388
#180
#269
#528
#418
#453
#491
#234
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
631 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
633
Net_Name_Layer
#29
21
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
634
1
0
0
0
0
0
1
1
1024
634 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
633 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
635
Port_Name_Layer
#29
22
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
636
1
0
0
0
0
0
1
1
1000
636 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
635 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
637
Pin_Name_Layer
#29
23
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
638
1
0
0
0
8421504
0
1
1
600
638 </CSgfxPassStyle>
#0
#0
37
Begin Nodes in KDTree
#285
#334
#310
#329
#251
#345
#175
#52
#319
#265
#297
#472
#227
#368
#193
#280
#397
#352
#406
#357
#73
#137
#154
#161
#144
#149
#125
#503
#132
#120
#113
#92
#99
#511
#519
#477
#486
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
637 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
639
Sym_Ed_Pin_Name_Layer
#29
24
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
640
1
0
0
0
0
1
16777215
1
1
1024
640 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
639 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
641
Hier_Chan_Name_Layer
#29
25
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
642
1
0
0
0
8384
0
1
1
600
642 </CSgfxPassStyle>
#0
#0
16
Begin Nodes in KDTree
#166
#75
#370
#321
#177
#403
#399
#359
#68
#340
#299
#474
#415
#408
#466
#267
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
641 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
643
Prim_Chan_Name_Layer
#29
26
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
644
1
0
0
0
10040064
0
1
1
600
644 </CSgfxPassStyle>
#0
#0
32
Begin Nodes in KDTree
#221
#209
#213
#312
#217
#336
#287
#331
#505
#200
#253
#54
#526
#282
#122
#354
#195
#134
#146
#163
#151
#156
#139
#94
#127
#115
#101
#521
#513
#479
#488
#229
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
643 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
645
MultiPort_Connector_Name_Layer
#29
27
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
646
1
0
0
0
10526880
0
1
1
600
646 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
645 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
647
Text Layer
#29
28
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
648
1
0
0
0
0
1
255
1
1
2048
648 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
647 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
649
Ctrl Point Layer
#29
29
1
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
650
#0
<CSgfxPassStyle>
1
651
1
0
0
0
8384
1
65535
0
651 </CSgfxPassStyle>
#0
#0
650 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
652
1
0
0
0
255
1
65535
0
652 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
649 </CSheEditTextKDTreeLayer>
</OB_ARRAY>
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
653
#0
<CSgfxPassStyle>
1
654
1
0
0
0
8384
1
65535
0
654 </CSgfxPassStyle>
#0
#0
653 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
655
#0
<CSgfxPassStyle>
1
656
1
0
0
0
0
1
10040064
0
656 </CSgfxPassStyle>
#0
#0
655 </CSgfxLayerStyle>
</OB_ARRAY>

30
Prim_Layer
#32
Hier_Chan_Layer
#557
State_Ref_Name_Layer
#623
Port_Name_Layer
#635
Prim_Chan_Layer
#561
Prim_Chan_Name_Layer
#643
MultiPort_Connector_Layer
#565
Bus_Net_Layer
#569
State_Extras_Layer
#596
State_3D_Top_Layer
#603
State_Name_Layer
#619
Cell_Ref_Name_Layer
#631
Pin_Name_Layer
#637
MultiPort_Connector_Name_Layer
#645
Net_Layer
#573
Cell_Layer
#38
State_Shadow_Layer
#592
Transition_Layer
#604
Transition_Name_Layer
#627
Port_Layer
#553
State_Layer
#586
State_3D_Shadow_Layer
#602
Text Layer
#647
Pin_Layer
#577
Sym_Ed_Pin_Layer
#610
Cell_Name_Layer
#629
Sym_Ed_Pin_Name_Layer
#639
Net_Name_Layer
#633
Hier_Chan_Name_Layer
#641
Ctrl Point Layer
#649
#63
29 </SHEET>
</OB_LIST>

52
:in_port
<SYMBOL>
2147483650
657

in_port

0


0

0
0
0
0
0
0
0
0
0
-1024 -1024 2048 1024
0
0
1
0
0
0
0
1
6
-1024 -1024
-1024 1024
0 1024
2048 0
0 -1024
-1024 -1024
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
658
2
0 0
p
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#657
1
0
0
658 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1015438542
</ts>
2
0
657 </SYMBOL>
:out_port
<SYMBOL>
2147483650
659

out_port

0


0

0
0
0
0
0
0
0
0
0
-1024 -1024 2048 1024
0
0
1
0
0
0
0
1
6
-1024 -1024
-1024 1024
0 1024
2048 0
0 -1024
-1024 -1024
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
660
1
0 0
p
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#659
1
0
0
660 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1015438542
</ts>
2
0
659 </SYMBOL>
arm926:_tmp_SYM_name__0
<SYMBOL>
2147483650
661
arm926
_tmp_SYM_name__0

0


0

0
0
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
662
1
-5120 -4096
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#661
1
0
0
662 </CSheSymbolPin>
<CSheSymbolPin>
1
663
1
-5120 -2048
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#661
1
0
0
663 </CSheSymbolPin>
<CSheSymbolPin>
1
664
1
-5120 0
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#661
1
0
0
664 </CSheSymbolPin>
<CSheSymbolPin>
1
665
1
-5120 2048
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#661
1
0
0
665 </CSheSymbolPin>
<CSheSymbolPin>
1
666
2
5120 -1024
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#661
1
0
0
666 </CSheSymbolPin>
<CSheSymbolPin>
1
667
2
5120 1024
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#661
1
0
0
667 </CSheSymbolPin>
<CSheSymbolPin>
1
668
1
-5120 4096
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#661
1
0
0
668 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1012359540
</ts>
0
0
661 </SYMBOL>
arm_processors_aux:TCM_Memory/__df_sym__
<SYMBOL>
2147483650
669
arm_processors_aux
TCM_Memory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
670
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#669
1
0
0
670 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
997868117
</ts>
0
1
669 </SYMBOL>
dw_amba_ahb:DW_AHB_Memory/__df_sym__
#290
dw_amba_ahb:_tmp_SYM_name__4
<SYMBOL>
2147483650
671
dw_amba_ahb
_tmp_SYM_name__4

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
672
16776960
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
672 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-2048 -11264 2048 11264
0
0
1
0
0
0
0
1
9
-2048 -10240
-1024 -11264
1024 -11264
2048 -10240
2048 10240
2048 11264
-2048 11264
-2048 10240
-2048 -10240
<OB_ARRAY>
0
5
<CSheSymbolPin>
1
673
1
-2048 0
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#671
1
0
0
673 </CSheSymbolPin>
<CSheSymbolPin>
1
674
3
0 -11264
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#671
1
0
0
674 </CSheSymbolPin>
<CSheSymbolPin>
1
675
2
2048 0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#671
1
0
0
675 </CSheSymbolPin>
<CSheSymbolPin>
1
676
4
1024 11264
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#671
1
0
0
676 </CSheSymbolPin>
<CSheSymbolPin>
1
677
4
-1024 11264
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#671
1
0
0
677 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1015951221
</ts>
0
1
671 </SYMBOL>
dw_arm_processors_aux:_Intf_temp_!_DW_TCMemory_#_6
<SYMBOL>
2147483650
678
dw_arm_processors_aux
_Intf_temp_!_DW_TCMemory_#_6

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
679
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#678
1
0
0
679 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
997868117
</ts>
0
1
678 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__3
<SYMBOL>
2147483650
680
dw_amba_ahb
_tmp_SYM_name__3

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
681
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#680
1
0
0
681 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
997868117
</ts>
0
1
680 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__0
<SYMBOL>
2147483650
682
dw_amba_ahb
_tmp_SYM_name__0

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
683
16776960
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
683 </CShePrimInstSpecData>

0
0
0
0
0
0
0
0
0
-2048 -11264 2048 11264
0
0
1
0
0
0
0
1
9
-2048 -10240
-1024 -11264
1024 -11264
2048 -10240
2048 10240
1024 11264
-1024 11264
-2048 10240
-2048 -10240
<OB_ARRAY>
0
4
<CSheSymbolPin>
1
684
1
-2048 0
__InterfaceGate
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#682
1
0
0
684 </CSheSymbolPin>
<CSheSymbolPin>
1
685
4
0 11264
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#682
1
0
0
685 </CSheSymbolPin>
<CSheSymbolPin>
1
686
2
2048 0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#682
1
0
0
686 </CSheSymbolPin>
<CSheSymbolPin>
1
687
3
0 -11264
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#682
1
0
0
687 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
999706397
</ts>
0
1
682 </SYMBOL>
arm_processors_aux:intr_gen/__df_sym__
<SYMBOL>
2147483650
688
arm_processors_aux
intr_gen/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
689
1
-3072 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#688
1
0
0
689 </CSheSymbolPin>
<CSheSymbolPin>
1
690
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#688
1
0
0
690 </CSheSymbolPin>
<CSheSymbolPin>
1
691
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#688
1
0
0
691 </CSheSymbolPin>
<CSheSymbolPin>
1
692
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#688
1
0
0
692 </CSheSymbolPin>
<CSheSymbolPin>
1
693
2
3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#688
1
0
0
693 </CSheSymbolPin>
<CSheSymbolPin>
1
694
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#688
1
0
0
694 </CSheSymbolPin>
<CSheSymbolPin>
1
695
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#688
1
0
0
695 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1018290147
</ts>
0
1
688 </SYMBOL>
arm926:_tmp_SYM_name__1
<SYMBOL>
2147483650
696
arm926
_tmp_SYM_name__1

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
8
<CSheSymbolPin>
1
697
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#696
1
0
0
697 </CSheSymbolPin>
<CSheSymbolPin>
1
698
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#696
1
0
0
698 </CSheSymbolPin>
<CSheSymbolPin>
1
699
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#696
1
0
0
699 </CSheSymbolPin>
<CSheSymbolPin>
1
700
1
-5120 1024
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#696
1
0
0
700 </CSheSymbolPin>
<CSheSymbolPin>
1
701
2
5120 -1024
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#696
1
0
0
701 </CSheSymbolPin>
<CSheSymbolPin>
1
702
2
5120 1024
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#696
1
0
0
702 </CSheSymbolPin>
<CSheSymbolPin>
1
703
1
-5120 3072
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#696
1
0
0
703 </CSheSymbolPin>
<CSheSymbolPin>
1
704
1
-5120 5120
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#696
1
0
0
704 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1018289456
</ts>
0
0
696 </SYMBOL>
source_sc:ConstGen/__df_sym__
#232
dw_amba_ahb:abm_memory/__df_sym__
<SYMBOL>
2147483650
705
dw_amba_ahb
abm_memory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
706
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#705
1
0
0
706 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
997868117
</ts>
0
1
705 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__7
<SYMBOL>
2147483650
707
dw_amba_ahb
_tmp_SYM_name__7

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
708
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
708 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
709
2
3072 0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#707
1
0
0
709 </CSheSymbolPin>
<CSheSymbolPin>
1
710
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#707
1
0
0
710 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1017317519
</ts>
0
1
707 </SYMBOL>
arm926_aux:_tmp_SYM_name__2
<SYMBOL>
2147483650
711
arm926_aux
_tmp_SYM_name__2

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
712
1
-3072 -4096
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#711
1
0
0
712 </CSheSymbolPin>
<CSheSymbolPin>
1
713
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#711
1
0
0
713 </CSheSymbolPin>
<CSheSymbolPin>
1
714
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#711
1
0
0
714 </CSheSymbolPin>
<CSheSymbolPin>
1
715
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#711
1
0
0
715 </CSheSymbolPin>
<CSheSymbolPin>
1
716
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#711
1
0
0
716 </CSheSymbolPin>
<CSheSymbolPin>
1
717
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#711
1
0
0
717 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1017356359
</ts>
0
1
711 </SYMBOL>
arm946:arm946es/__df_sym__
<SYMBOL>
2147483650
718
arm946
arm946es/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
9
<CSheSymbolPin>
1
719
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#718
1
0
0
719 </CSheSymbolPin>
<CSheSymbolPin>
1
720
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#718
1
0
0
720 </CSheSymbolPin>
<CSheSymbolPin>
1
721
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#718
1
0
0
721 </CSheSymbolPin>
<CSheSymbolPin>
1
722
2
5120 -1024
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#718
1
0
0
722 </CSheSymbolPin>
<CSheSymbolPin>
1
723
1
-5120 3072
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#718
1
0
0
723 </CSheSymbolPin>
<CSheSymbolPin>
1
724
2
5120 -3072
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#718
1
0
0
724 </CSheSymbolPin>
<CSheSymbolPin>
1
725
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#718
1
0
0
725 </CSheSymbolPin>
<CSheSymbolPin>
1
726
2
5120 3072
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#718
1
0
0
726 </CSheSymbolPin>
<CSheSymbolPin>
1
727
1
-5120 1024
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#718
1
0
0
727 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1027461262
</ts>
0
1
718 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__2
<SYMBOL>
2147483650
728
dw_amba_ahb
_tmp_SYM_name__2

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
729
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#728
1
0
0
729 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
997868117
</ts>
0
1
728 </SYMBOL>
arm_processors_aux:_Intf_temp_!_TCM_Memory_#_1
<SYMBOL>
2147483650
730
arm_processors_aux
_Intf_temp_!_TCM_Memory_#_1

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
731
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#730
1
0
0
731 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
997868117
</ts>
0
1
730 </SYMBOL>
arm_processors:arm946es/__df_sym__
<SYMBOL>
2147483650
732
arm_processors
arm946es/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
9
<CSheSymbolPin>
1
733
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#732
1
0
0
733 </CSheSymbolPin>
<CSheSymbolPin>
1
734
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#732
1
0
0
734 </CSheSymbolPin>
<CSheSymbolPin>
1
735
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#732
1
0
0
735 </CSheSymbolPin>
<CSheSymbolPin>
1
736
2
5120 -1024
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#732
1
0
0
736 </CSheSymbolPin>
<CSheSymbolPin>
1
737
1
-5120 3072
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#732
1
0
0
737 </CSheSymbolPin>
<CSheSymbolPin>
1
738
2
5120 -3072
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#732
1
0
0
738 </CSheSymbolPin>
<CSheSymbolPin>
1
739
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#732
1
0
0
739 </CSheSymbolPin>
<CSheSymbolPin>
1
740
2
5120 3072
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#732
1
0
0
740 </CSheSymbolPin>
<CSheSymbolPin>
1
741
1
-5120 1024
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#732
1
0
0
741 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1027461262
</ts>
0
1
732 </SYMBOL>
arm_processors_aux:_Intf_temp_!_intr_gen_#_0
<SYMBOL>
2147483650
742
arm_processors_aux
_Intf_temp_!_intr_gen_#_0

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
743
1
-3072 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#742
1
0
0
743 </CSheSymbolPin>
<CSheSymbolPin>
1
744
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#742
1
0
0
744 </CSheSymbolPin>
<CSheSymbolPin>
1
745
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#742
1
0
0
745 </CSheSymbolPin>
<CSheSymbolPin>
1
746
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#742
1
0
0
746 </CSheSymbolPin>
<CSheSymbolPin>
1
747
2
3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#742
1
0
0
747 </CSheSymbolPin>
<CSheSymbolPin>
1
748
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#742
1
0
0
748 </CSheSymbolPin>
<CSheSymbolPin>
1
749
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#742
1
0
0
749 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1018290147
</ts>
0
1
742 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__5
<SYMBOL>
2147483650
750
dw_amba_ahb
_tmp_SYM_name__5

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
751
16776960
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
751 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-2048 -11264 2048 11264
0
0
1
0
0
0
0
1
9
-2048 -10240
-1024 -11264
1024 -11264
2048 -10240
2048 10240
2048 11264
-2048 11264
-2048 10240
-2048 -10240
<OB_ARRAY>
0
5
<CSheSymbolPin>
1
752
1
-2048 0
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#750
1
0
0
752 </CSheSymbolPin>
<CSheSymbolPin>
1
753
3
0 -11264
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#750
1
0
0
753 </CSheSymbolPin>
<CSheSymbolPin>
1
754
2
2048 0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#750
1
0
0
754 </CSheSymbolPin>
<CSheSymbolPin>
1
755
4
1024 11264
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#750
1
0
0
755 </CSheSymbolPin>
<CSheSymbolPin>
1
756
4
-1024 11264
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#750
1
0
0
756 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1015951221
</ts>
0
1
750 </SYMBOL>
dw_arm_processors_aux:_Intf_temp_!_DW_TCMemory_#_7
<SYMBOL>
2147483650
757
dw_arm_processors_aux
_Intf_temp_!_DW_TCMemory_#_7

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
758
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#757
1
0
0
758 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
997868117
</ts>
0
1
757 </SYMBOL>
dw_amba_ahb:DW_AHB_Decoder/__df_sym__
#256
dw_amba_ahb:DW_AHB_Arbiter/__df_sym__
#458
arm926_aux:_tmp_SYM_name__0
<SYMBOL>
2147483650
759
arm926_aux
_tmp_SYM_name__0

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
760
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#759
1
0
0
760 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
997868117
</ts>
0
1
759 </SYMBOL>
arm926_aux:TCM_Memory/__df_sym__
<SYMBOL>
2147483650
761
arm926_aux
TCM_Memory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
762
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#761
1
0
0
762 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
997868117
</ts>
0
1
761 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__11
<SYMBOL>
2147483650
763
dw_amba_ahb
_tmp_SYM_name__11

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
764
12639424
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
764 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
765
2
3072 0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#763
1
0
0
765 </CSheSymbolPin>
<CSheSymbolPin>
1
766
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#763
1
0
0
766 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1017317633
</ts>
0
1
763 </SYMBOL>
dw_amba_ahb:abm_arbiter/__df_sym__
<SYMBOL>
2147483650
767
dw_amba_ahb
abm_arbiter/__df_sym__

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
768
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
768 </CShePrimInstSpecData>

0
0
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
769
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#767
1
0
0
769 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1003413850
</ts>
0
1
767 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__9
<SYMBOL>
2147483650
770
dw_amba_ahb
_tmp_SYM_name__9

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
771
12639424
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
771 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
772
2
3072 0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#770
1
0
0
772 </CSheSymbolPin>
<CSheSymbolPin>
1
773
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#770
1
0
0
773 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1017317633
</ts>
0
1
770 </SYMBOL>
dw_amba_ahb:abm_bus/__df_sym__
<SYMBOL>
2147483650
774
dw_amba_ahb
abm_bus/__df_sym__

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
775
16776960
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
775 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-2048 -11264 2048 11264
0
0
1
0
0
0
0
1
9
-2048 -10240
-1024 -11264
1024 -11264
2048 -10240
2048 10240
2048 11264
-2048 11264
-2048 10240
-2048 -10240
<OB_ARRAY>
0
5
<CSheSymbolPin>
1
776
1
-2048 0
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#774
1
0
0
776 </CSheSymbolPin>
<CSheSymbolPin>
1
777
3
0 -11264
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#774
1
0
0
777 </CSheSymbolPin>
<CSheSymbolPin>
1
778
2
2048 0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#774
1
0
0
778 </CSheSymbolPin>
<CSheSymbolPin>
1
779
4
1024 11264
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#774
1
0
0
779 </CSheSymbolPin>
<CSheSymbolPin>
1
780
4
-1024 11264
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#774
1
0
0
780 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1015951221
</ts>
0
1
774 </SYMBOL>
arm_processors:_Intf_temp_!_arm946es_#_2
<SYMBOL>
2147483650
781
arm_processors
_Intf_temp_!_arm946es_#_2

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
9
<CSheSymbolPin>
1
782
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
782 </CSheSymbolPin>
<CSheSymbolPin>
1
783
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
783 </CSheSymbolPin>
<CSheSymbolPin>
1
784
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
784 </CSheSymbolPin>
<CSheSymbolPin>
1
785
2
5120 -1024
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
785 </CSheSymbolPin>
<CSheSymbolPin>
1
786
1
-5120 3072
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
786 </CSheSymbolPin>
<CSheSymbolPin>
1
787
2
5120 -3072
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
787 </CSheSymbolPin>
<CSheSymbolPin>
1
788
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
788 </CSheSymbolPin>
<CSheSymbolPin>
1
789
2
5120 3072
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
789 </CSheSymbolPin>
<CSheSymbolPin>
1
790
1
-5120 1024
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#781
1
0
0
790 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1027461262
</ts>
0
1
781 </SYMBOL>
arm_processors_aux:_Intf_temp_!_TCM_Memory_#_3
<SYMBOL>
2147483650
791
arm_processors_aux
_Intf_temp_!_TCM_Memory_#_3

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
792
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#791
1
0
0
792 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
997868117
</ts>
0
1
791 </SYMBOL>
dw_amba_ahb:abm_decoder/__df_sym__
<SYMBOL>
2147483650
793
dw_amba_ahb
abm_decoder/__df_sym__

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
794
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
794 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
795
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#793
1
0
0
795 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1003413850
</ts>
0
1
793 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__1
<SYMBOL>
2147483650
796
dw_amba_ahb
_tmp_SYM_name__1

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
797
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#796
1
0
0
797 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
997868117
</ts>
0
1
796 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__10
<SYMBOL>
2147483650
798
dw_amba_ahb
_tmp_SYM_name__10

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
799
12639424
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
799 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
800
2
3072 0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#798
1
0
0
800 </CSheSymbolPin>
<CSheSymbolPin>
1
801
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#798
1
0
0
801 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1017317633
</ts>
0
1
798 </SYMBOL>
dw_arm_processors:_Intf_temp_!_DW_arm946es_#_5
<SYMBOL>
2147483650
802
dw_arm_processors
_Intf_temp_!_DW_arm946es_#_5

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
9
<CSheSymbolPin>
1
803
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#802
1
0
0
803 </CSheSymbolPin>
<CSheSymbolPin>
1
804
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#802
1
0
0
804 </CSheSymbolPin>
<CSheSymbolPin>
1
805
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#802
1
0
0
805 </CSheSymbolPin>
<CSheSymbolPin>
1
806
2
5120 -1024
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#802
1
0
0
806 </CSheSymbolPin>
<CSheSymbolPin>
1
807
1
-5120 3072
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#802
1
0
0
807 </CSheSymbolPin>
<CSheSymbolPin>
1
808
2
5120 -3072
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#802
1
0
0
808 </CSheSymbolPin>
<CSheSymbolPin>
1
809
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#802
1
0
0
809 </CSheSymbolPin>
<CSheSymbolPin>
1
810
2
5120 3072
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#802
1
0
0
810 </CSheSymbolPin>
<CSheSymbolPin>
1
811
1
-5120 1024
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#802
1
0
0
811 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1027461262
</ts>
0
1
802 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__6
<SYMBOL>
2147483650
812
dw_amba_ahb
_tmp_SYM_name__6

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
813
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
813 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
814
2
3072 0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#812
1
0
0
814 </CSheSymbolPin>
<CSheSymbolPin>
1
815
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#812
1
0
0
815 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1017317519
</ts>
0
1
812 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__8
<SYMBOL>
2147483650
816
dw_amba_ahb
_tmp_SYM_name__8

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
817
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
817 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
818
2
3072 0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#816
1
0
0
818 </CSheSymbolPin>
<CSheSymbolPin>
1
819
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#816
1
0
0
819 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1017317519
</ts>
0
1
816 </SYMBOL>
arm926_aux:intr_gen/__df_sym__
<SYMBOL>
2147483650
820
arm926_aux
intr_gen/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
821
1
-3072 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#820
1
0
0
821 </CSheSymbolPin>
<CSheSymbolPin>
1
822
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#820
1
0
0
822 </CSheSymbolPin>
<CSheSymbolPin>
1
823
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#820
1
0
0
823 </CSheSymbolPin>
<CSheSymbolPin>
1
824
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#820
1
0
0
824 </CSheSymbolPin>
<CSheSymbolPin>
1
825
2
3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#820
1
0
0
825 </CSheSymbolPin>
<CSheSymbolPin>
1
826
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#820
1
0
0
826 </CSheSymbolPin>
<CSheSymbolPin>
1
827
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#820
1
0
0
827 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1018290147
</ts>
0
1
820 </SYMBOL>
dw_arm_processors_aux:DW_TCMemory/__df_sym__
#65
library_3:TCM_Memory/__df_sym__
<SYMBOL>
2147483650
828
library_3
TCM_Memory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
829
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#828
1
0
0
829 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
997868117
</ts>
0
1
828 </SYMBOL>
dw_arm_processors_aux:_Intf_temp_!_DW_IntrGen_#_8
<SYMBOL>
2147483650
830
dw_arm_processors_aux
_Intf_temp_!_DW_IntrGen_#_8

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
831
1
-3072 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#830
1
0
0
831 </CSheSymbolPin>
<CSheSymbolPin>
1
832
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#830
1
0
0
832 </CSheSymbolPin>
<CSheSymbolPin>
1
833
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#830
1
0
0
833 </CSheSymbolPin>
<CSheSymbolPin>
1
834
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#830
1
0
0
834 </CSheSymbolPin>
<CSheSymbolPin>
1
835
2
3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#830
1
0
0
835 </CSheSymbolPin>
<CSheSymbolPin>
1
836
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#830
1
0
0
836 </CSheSymbolPin>
<CSheSymbolPin>
1
837
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#830
1
0
0
837 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1018290147
</ts>
0
1
830 </SYMBOL>
dw_amba_ahb:_Intf_temp_!_DW_ahb_tlm_#_1
<SYMBOL>
2147483650
838
dw_amba_ahb
_Intf_temp_!_DW_ahb_tlm_#_1

0


1
m_pFilledRects 0
<CShePrimInstSpecData>
1
839
16776960
-268435456
-1
1024 1024
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
839 </CShePrimInstSpecData>

1
800000000
0
1
0
0
0
0
0
0
0
-2048 -12288 2048 12288
0
0
1
0
0
0
1
-2048 -12288 2048 12288
0
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
840
2
2048 0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#838
1
0
0
840 </CSheSymbolPin>
<CSheSymbolPin>
1
841
4
-1024 12288
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#838
1
0
0
841 </CSheSymbolPin>
<CSheSymbolPin>
1
842
1
-2048 0
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#838
1
0
0
842 </CSheSymbolPin>
<CSheSymbolPin>
1
843
3
-1024 -12288
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#838
1
0
0
843 </CSheSymbolPin>
<CSheSymbolPin>
1
844
4
1024 12288
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#838
1
0
0
844 </CSheSymbolPin>
<CSheSymbolPin>
1
845
3
1024 -12288
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#838
1
0
0
845 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1022847951
</ts>
0
1
838 </SYMBOL>
:multiport_adapter
<SYMBOL>
2147483650
846

multiport_adapter

0


0

0
0
1
0 0
1
1024 0
0
0
0
0
0
0 0 1024 0
0
0
1
0
0
0
0
0
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
847
1
0 0
pl
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#846
1
0
0
847 </CSheSymbolPin>
<CSheSymbolPin>
1
848
2
1024 0
pr
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#846
1
0
0
848 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1015451964
</ts>
2
0
846 </SYMBOL>
arm926_aux:_tmp_SYM_name__1
<SYMBOL>
2147483650
849
arm926_aux
_tmp_SYM_name__1

0


0

0
0
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
850
1
-3072 -4096
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#849
1
0
0
850 </CSheSymbolPin>
<CSheSymbolPin>
1
851
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#849
1
0
0
851 </CSheSymbolPin>
<CSheSymbolPin>
1
852
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#849
1
0
0
852 </CSheSymbolPin>
<CSheSymbolPin>
1
853
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#849
1
0
0
853 </CSheSymbolPin>
<CSheSymbolPin>
1
854
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#849
1
0
0
854 </CSheSymbolPin>
<CSheSymbolPin>
1
855
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#849
1
0
0
855 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1015451859
</ts>
0
1
849 </SYMBOL>
dw_amba_ahb:DW_AHB_Monitor/__df_sym__
#373
dw_arm_processors:_Intf_temp_!_DW_arm926ejs_#_3
<SYMBOL>
2147483650
856
dw_arm_processors
_Intf_temp_!_DW_arm926ejs_#_3

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
10
<CSheSymbolPin>
1
857
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#856
1
0
0
857 </CSheSymbolPin>
<CSheSymbolPin>
1
858
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#856
1
0
0
858 </CSheSymbolPin>
<CSheSymbolPin>
1
859
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#856
1
0
0
859 </CSheSymbolPin>
<CSheSymbolPin>
1
860
2
5120 1024
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#856
1
0
0
860 </CSheSymbolPin>
<CSheSymbolPin>
1
861
2
5120 -1024
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#856
1
0
0
861 </CSheSymbolPin>
<CSheSymbolPin>
1
862
1
-5120 3072
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#856
1
0
0
862 </CSheSymbolPin>
<CSheSymbolPin>
1
863
2
5120 -3072
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#856
1
0
0
863 </CSheSymbolPin>
<CSheSymbolPin>
1
864
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#856
1
0
0
864 </CSheSymbolPin>
<CSheSymbolPin>
1
865
2
5120 3072
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#856
1
0
0
865 </CSheSymbolPin>
<CSheSymbolPin>
1
866
1
-5120 1024
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#856
1
0
0
866 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1020201370
</ts>
0
1
856 </SYMBOL>
dw_arm_processors:DW_arm926ejs/__df_sym__
#78
dw_amba_ahb:_Intf_temp_!_DW_ahb_tlm_#_0
<SYMBOL>
2147483650
867
dw_amba_ahb
_Intf_temp_!_DW_ahb_tlm_#_0

0


1
m_pFilledRects 0
<CShePrimInstSpecData>
1
868
16776960
-268435456
-1
1024 1024
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
868 </CShePrimInstSpecData>

1
800000000
0
1
0
0
0
0
0
0
0
-2048 -22528 2048 22528
0
0
1
0
0
0
1
-2048 -22528 2048 22528
0
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
869
2
2048 0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#867
1
0
0
869 </CSheSymbolPin>
<CSheSymbolPin>
1
870
4
-1024 22528
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#867
1
0
0
870 </CSheSymbolPin>
<CSheSymbolPin>
1
871
1
-2048 0
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#867
1
0
0
871 </CSheSymbolPin>
<CSheSymbolPin>
1
872
3
-1024 -22528
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#867
1
0
0
872 </CSheSymbolPin>
<CSheSymbolPin>
1
873
3
1024 -22528
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#867
1
0
0
873 </CSheSymbolPin>
<CSheSymbolPin>
1
874
4
1024 22528
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#867
1
0
0
874 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1037175240
</ts>
0
1
867 </SYMBOL>
dw_amba_ahb:DW_ahb_tlm/__df_sym__
#43
dw_arm_processors_aux:_Intf_temp_!_DW_IntrGen_#_0
<SYMBOL>
2147483650
875
dw_arm_processors_aux
_Intf_temp_!_DW_IntrGen_#_0

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
876
1
-3072 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#875
1
0
0
876 </CSheSymbolPin>
<CSheSymbolPin>
1
877
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#875
1
0
0
877 </CSheSymbolPin>
<CSheSymbolPin>
1
878
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#875
1
0
0
878 </CSheSymbolPin>
<CSheSymbolPin>
1
879
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#875
1
0
0
879 </CSheSymbolPin>
<CSheSymbolPin>
1
880
2
3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#875
1
0
0
880 </CSheSymbolPin>
<CSheSymbolPin>
1
881
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#875
1
0
0
881 </CSheSymbolPin>
<CSheSymbolPin>
1
882
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#875
1
0
0
882 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#28
<ts>
1018290147
</ts>
0
1
875 </SYMBOL>
dw_arm_processors_aux:DW_IntrGen/__df_sym__
#104

0

49
dw_amba_ahb:abm_decoder
<CSheIntf>
2147483651
883
dw_amba_ahb
abm_decoder

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
884

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#883
1
0
0
2
884 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
883 </CSheIntf>
dw_amba_ahb:abm_memory
<CSheIntf>
2147483651
885
dw_amba_ahb
abm_memory

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
886

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#885
1
0
0
2
886 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
885 </CSheIntf>
dw_amba_ahb:DW_AHB_Decoder
#273
dw_amba_ahb:_tmp_SYM_name__4
<CSheIntf>
2147483651
887
dw_amba_ahb
_tmp_SYM_name__4

0
0
0
0

<OB_ARRAY>
0
5
<CSheSCIntfPin>
2147483650
888
sc_in<bool>
1
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#887
1
0
0
0
888 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
889
sc_port<ahb_slave_if, 0>
0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#887
1
0
0
0
889 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
890
sc_port<ahb_arbiter_if,1>
0
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#887
1
0
0
0
890 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
891

2
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#887
1
0
0
2
891 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
892
sc_port<ahb_decoder_if,1>
0
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#887
1
0
0
0
892 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
887 </CSheIntf>
dw_arm_processors_aux:_Intf_temp_!_DW_TCMemory_#_6
<CSheIntf>
2147483651
893
dw_arm_processors_aux
_Intf_temp_!_DW_TCMemory_#_6

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
894

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#893
1
0
0
2
894 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
893 </CSheIntf>
arm926:_tmp_SYM_name__0
<CSheIntf>
2147483651
895
arm926
_tmp_SYM_name__0

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
896
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
0
896 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
897
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
0
897 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
898
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
0
898 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
899
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
0
899 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
900
abm_master_port
0
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
0
900 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
901
abm_master_port
0
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
0
901 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
902
sc_in<bool>
1
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#895
1
0
0
0
902 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
895 </CSheIntf>
arm926_aux:TCM_Memory
<CSheIntf>
2147483651
903
arm926_aux
TCM_Memory

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
904

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#903
1
0
0
2
904 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
903 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__3
<CSheIntf>
2147483651
905
dw_amba_ahb
_tmp_SYM_name__3

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
906

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#905
1
0
0
2
906 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
905 </CSheIntf>
dw_arm_processors_aux:DW_TCMemory
#422
arm926:_tmp_SYM_name__1
<CSheIntf>
2147483651
907
arm926
_tmp_SYM_name__1

0
0
0
0

<OB_ARRAY>
0
8
<CSheSCIntfPin>
2147483650
908
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#907
1
0
0
0
908 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
909
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#907
1
0
0
0
909 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
910
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#907
1
0
0
0
910 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
911
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#907
1
0
0
0
911 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
912
abm_master_port
0
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#907
1
0
0
0
912 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
913
abm_master_port
0
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#907
1
0
0
0
913 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
914
sc_in<bool>
1
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#907
1
0
0
0
914 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
915
sc_in<bool>
1
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#907
1
0
0
0
915 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
907 </CSheIntf>
arm946:arm946es
<CSheIntf>
2147483651
916
arm946
arm946es

0
0
0
0

<OB_ARRAY>
0
9
<CSheSCIntfPin>
2147483650
917
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#916
1
0
0
0
917 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
918
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#916
1
0
0
0
918 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
919
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#916
1
0
0
0
919 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
920
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#916
1
0
0
0
920 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
921
ahb_master_port
0
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#916
1
0
0
0
921 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
922
sc_in<bool>
1
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#916
1
0
0
0
922 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
923
sc_in<bool>
1
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#916
1
0
0
0
923 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
924
sc_port<tcm_slave_if>
0
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#916
1
0
0
0
924 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
925
sc_port<tcm_slave_if>
0
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#916
1
0
0
0
925 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
916 </CSheIntf>
arm_processors_aux:intr_gen
<CSheIntf>
2147483651
926
arm_processors_aux
intr_gen

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
927

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#926
1
0
0
2
927 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
928
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#926
1
0
0
0
928 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
929
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#926
1
0
0
0
929 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
930
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#926
1
0
0
0
930 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
931
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#926
1
0
0
0
931 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
932
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#926
1
0
0
0
932 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
933
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#926
1
0
0
0
933 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
926 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__2
<CSheIntf>
2147483651
934
dw_amba_ahb
_tmp_SYM_name__2

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
935

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#934
1
0
0
2
935 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
934 </CSheIntf>
arm_processors_aux:_Intf_temp_!_TCM_Memory_#_1
<CSheIntf>
2147483651
936
arm_processors_aux
_Intf_temp_!_TCM_Memory_#_1

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
937

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#936
1
0
0
2
937 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
936 </CSheIntf>
dw_amba_ahb:abm_arbiter
<CSheIntf>
2147483651
938
dw_amba_ahb
abm_arbiter

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
939

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#938
1
0
0
2
939 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
938 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__0
<CSheIntf>
2147483651
940
dw_amba_ahb
_tmp_SYM_name__0

0
0
0
0

<OB_ARRAY>
0
4
<CSheSCIntfPin>
2147483650
941
sc_in<bool>
1
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#940
1
0
0
0
941 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
942
abm_slave_port
0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#940
1
0
0
0
942 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
943
abm_arbiter_port
0
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#940
1
0
0
0
943 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
944

2
__InterfaceGate
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#940
1
0
0
2
944 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
940 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__7
<CSheIntf>
2147483651
945
dw_amba_ahb
_tmp_SYM_name__7

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
946
sc_port<sc_signal_in_if<bool>,2>
0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#945
1
0
0
0
946 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
947

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#945
1
0
0
2
947 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
945 </CSheIntf>
arm926_aux:_tmp_SYM_name__2
<CSheIntf>
2147483651
948
arm926_aux
_tmp_SYM_name__2

0
0
0
0

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
949

2
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#948
1
0
0
2
949 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
950
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#948
1
0
0
0
950 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
951
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#948
1
0
0
0
951 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
952
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#948
1
0
0
0
952 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
953
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#948
1
0
0
0
953 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
954
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#948
1
0
0
0
954 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
948 </CSheIntf>
dw_amba_ahb:DW_AHB_Memory
#306
arm_processors_aux:_Intf_temp_!_intr_gen_#_0
<CSheIntf>
2147483651
955
arm_processors_aux
_Intf_temp_!_intr_gen_#_0

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
956

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#955
1
0
0
2
956 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
957
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#955
1
0
0
0
957 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
958
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#955
1
0
0
0
958 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
959
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#955
1
0
0
0
959 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
960
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#955
1
0
0
0
960 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
961
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#955
1
0
0
0
961 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
962
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#955
1
0
0
0
962 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
955 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__5
<CSheIntf>
2147483651
963
dw_amba_ahb
_tmp_SYM_name__5

0
0
0
0

<OB_ARRAY>
0
5
<CSheSCIntfPin>
2147483650
964
sc_in<bool>
1
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#963
1
0
0
0
964 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
965
sc_port<ahb_slave_if, 0>
0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#963
1
0
0
0
965 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
966
sc_port<ahb_arbiter_if,1>
0
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#963
1
0
0
0
966 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
967

2
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#963
1
0
0
2
967 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
968
sc_port<ahb_decoder_if,1>
0
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#963
1
0
0
0
968 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
963 </CSheIntf>
dw_arm_processors_aux:_Intf_temp_!_DW_TCMemory_#_7
<CSheIntf>
2147483651
969
dw_arm_processors_aux
_Intf_temp_!_DW_TCMemory_#_7

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
970

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#969
1
0
0
2
970 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
969 </CSheIntf>
arm926_aux:intr_gen
<CSheIntf>
2147483651
971
arm926_aux
intr_gen

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
972

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#971
1
0
0
2
972 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
973
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#971
1
0
0
0
973 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
974
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#971
1
0
0
0
974 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
975
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#971
1
0
0
0
975 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
976
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#971
1
0
0
0
976 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
977
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#971
1
0
0
0
977 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
978
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#971
1
0
0
0
978 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
971 </CSheIntf>
source_sc:ConstGen
#238
library_3:TCM_Memory
<CSheIntf>
2147483651
979
library_3
TCM_Memory

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
980

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#979
1
0
0
2
980 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
979 </CSheIntf>
arm926_aux:_tmp_SYM_name__0
<CSheIntf>
2147483651
981
arm926_aux
_tmp_SYM_name__0

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
982

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#981
1
0
0
2
982 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
981 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__11
<CSheIntf>
2147483651
983
dw_amba_ahb
_tmp_SYM_name__11

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
984

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#983
1
0
0
2
984 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
985
sc_port<sc_signal_in_if<bool>,2>
0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#983
1
0
0
0
985 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
983 </CSheIntf>
dw_amba_ahb:abm_bus
<CSheIntf>
2147483651
986
dw_amba_ahb
abm_bus

0
0
0
0

<OB_ARRAY>
0
5
<CSheSCIntfPin>
2147483650
987
sc_in<bool>
1
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#986
1
0
0
0
987 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
988
sc_port<abm_slave_if, 0>
0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#986
1
0
0
0
988 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
989
sc_port<abm_arbiter_if,1>
0
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#986
1
0
0
0
989 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
990

2
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#986
1
0
0
2
990 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
991
sc_port<abm_decoder_if,1>
0
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#986
1
0
0
0
991 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
986 </CSheIntf>
dw_amba_ahb:DW_AHB_Arbiter
#532
arm_processors:_Intf_temp_!_arm946es_#_2
<CSheIntf>
2147483651
992
arm_processors
_Intf_temp_!_arm946es_#_2

0
0
0
0

<OB_ARRAY>
0
9
<CSheSCIntfPin>
2147483650
993
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#992
1
0
0
0
993 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
994
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#992
1
0
0
0
994 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
995
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#992
1
0
0
0
995 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
996
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#992
1
0
0
0
996 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
997
ahb_master_port
0
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#992
1
0
0
0
997 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
998
sc_in<bool>
1
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#992
1
0
0
0
998 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
999
sc_in<bool>
1
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#992
1
0
0
0
999 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1000
sc_port<tcm_slave_if>
0
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#992
1
0
0
0
1000 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1001
sc_port<tcm_slave_if>
0
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#992
1
0
0
0
1001 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
992 </CSheIntf>
arm_processors_aux:_Intf_temp_!_TCM_Memory_#_3
<CSheIntf>
2147483651
1002
arm_processors_aux
_Intf_temp_!_TCM_Memory_#_3

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1003

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1002
1
0
0
2
1003 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
1002 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__9
<CSheIntf>
2147483651
1004
dw_amba_ahb
_tmp_SYM_name__9

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1005

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1004
1
0
0
2
1005 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1006
sc_port<sc_signal_in_if<bool>,2>
0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1004
1
0
0
0
1006 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
1004 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__1
<CSheIntf>
2147483651
1007
dw_amba_ahb
_tmp_SYM_name__1

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1008

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1007
1
0
0
2
1008 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
1007 </CSheIntf>
arm_processors_aux:TCM_Memory
<CSheIntf>
2147483651
1009
arm_processors_aux
TCM_Memory

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1010

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1009
1
0
0
2
1010 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
1009 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__10
<CSheIntf>
2147483651
1011
dw_amba_ahb
_tmp_SYM_name__10

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1012

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1011
1
0
0
2
1012 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1013
sc_port<sc_signal_in_if<bool>,2>
0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1011
1
0
0
0
1013 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
1011 </CSheIntf>
dw_arm_processors:_Intf_temp_!_DW_arm946es_#_5
<CSheIntf>
2147483651
1014
dw_arm_processors
_Intf_temp_!_DW_arm946es_#_5

0
0
0
0

<OB_ARRAY>
0
9
<CSheSCIntfPin>
2147483650
1015
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1014
1
0
0
0
1015 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1016
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1014
1
0
0
0
1016 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1017
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1014
1
0
0
0
1017 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1018
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1014
1
0
0
0
1018 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1019
ahb_master_port
0
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1014
1
0
0
0
1019 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1020
sc_in<bool>
1
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1014
1
0
0
0
1020 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1021
sc_in<bool>
1
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1014
1
0
0
0
1021 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1022
sc_port<tcm_slave_if>
0
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1014
1
0
0
0
1022 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1023
sc_port<tcm_slave_if>
0
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1014
1
0
0
0
1023 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
1014 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__8
<CSheIntf>
2147483651
1024
dw_amba_ahb
_tmp_SYM_name__8

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1025
sc_port<sc_signal_in_if<bool>,2>
0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1024
1
0
0
0
1025 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1026

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1024
1
0
0
2
1026 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
1024 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__6
<CSheIntf>
2147483651
1027
dw_amba_ahb
_tmp_SYM_name__6

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1028
sc_port<sc_signal_in_if<bool>,2>
0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1027
1
0
0
0
1028 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1029

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1027
1
0
0
2
1029 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
1027 </CSheIntf>
dw_arm_processors_aux:_Intf_temp_!_DW_IntrGen_#_8
<CSheIntf>
2147483651
1030
dw_arm_processors_aux
_Intf_temp_!_DW_IntrGen_#_8

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
1031

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1030
1
0
0
2
1031 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1032
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1030
1
0
0
0
1032 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1033
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1030
1
0
0
0
1033 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1034
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1030
1
0
0
0
1034 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1035
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1030
1
0
0
0
1035 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1036
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1030
1
0
0
0
1036 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1037
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1030
1
0
0
0
1037 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
1030 </CSheIntf>
dw_amba_ahb:_Intf_temp_!_DW_ahb_tlm_#_1
<CSheIntf>
2147483651
1038
dw_amba_ahb
_Intf_temp_!_DW_ahb_tlm_#_1

0
0
0
0

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
1039
sc_in<bool>
1
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1038
1
0
0
0
1039 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1040
sc_port<ahb_slave_if, AHB_NUM_SLAVES>
0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1038
1
0
0
0
1040 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1041
sc_port<ahb_arbiter_if,1>
0
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1038
1
0
0
0
1041 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1042

2
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1038
1
0
0
2
1042 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1043
sc_port<ahb_decoder_if,1>
0
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1038
1
0
0
0
1043 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1044
sc_in<bool>
1
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1038
1
0
0
0
1044 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
1038 </CSheIntf>
arm926_aux:_tmp_SYM_name__1
<CSheIntf>
2147483651
1045
arm926_aux
_tmp_SYM_name__1

0
0
0
0

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
1046

2
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1045
1
0
0
2
1046 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1047
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1045
1
0
0
0
1047 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1048
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1045
1
0
0
0
1048 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1049
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1045
1
0
0
0
1049 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1050
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1045
1
0
0
0
1050 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1051
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1045
1
0
0
0
1051 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
1045 </CSheIntf>
arm_processors:arm946es
<CSheIntf>
2147483651
1052
arm_processors
arm946es

0
0
0
0

<OB_ARRAY>
0
9
<CSheSCIntfPin>
2147483650
1053
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
0
1053 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1054
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
0
1054 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1055
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
0
1055 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1056
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
0
1056 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1057
ahb_master_port
0
biu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
0
1057 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1058
sc_in<bool>
1
VINITHI
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
0
1058 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1059
sc_in<bool>
1
INITRAM
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
0
1059 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1060
sc_port<tcm_slave_if>
0
itcm
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
0
1060 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1061
sc_port<tcm_slave_if>
0
dtcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
0
1061 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
1052 </CSheIntf>
dw_amba_ahb:DW_AHB_Monitor
#392
dw_arm_processors:_Intf_temp_!_DW_arm926ejs_#_3
<CSheIntf>
2147483651
1062
dw_arm_processors
_Intf_temp_!_DW_arm926ejs_#_3

0
0
0
0

<OB_ARRAY>
0
10
<CSheSCIntfPin>
2147483650
1063
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1062
1
0
0
0
1063 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1064
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1062
1
0
0
0
1064 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1065
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1062
1
0
0
0
1065 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1066
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1062
1
0
0
0
1066 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1067
ahb_master_port
0
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1062
1
0
0
0
1067 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1068
ahb_master_port
0
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1062
1
0
0
0
1068 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1069
sc_in<bool>
1
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1062
1
0
0
0
1069 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1070
sc_in<bool>
1
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1062
1
0
0
0
1070 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1071
sc_port<tcm_slave_if>
0
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1062
1
0
0
0
1071 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1072
sc_port<tcm_slave_if>
0
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#1062
1
0
0
0
1072 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
1062 </CSheIntf>
dw_arm_processors:DW_arm926ejs
#428
dw_amba_ahb:_Intf_temp_!_DW_ahb_tlm_#_0
<CSheIntf>
2147483651
1073
dw_amba_ahb
_Intf_temp_!_DW_ahb_tlm_#_0

0
0
0
0

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
1074
sc_in<bool>
1
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1073
1
0
0
0
1074 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1075
sc_port<ahb_slave_if, AHB_NUM_SLAVES>
0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1073
1
0
0
0
1075 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1076
sc_port<ahb_arbiter_if,1>
0
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1073
1
0
0
0
1076 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1077

2
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1073
1
0
0
2
1077 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1078
sc_port<ahb_decoder_if,1>
0
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1073
1
0
0
0
1078 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1079
sc_in<bool>
1
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1073
1
0
0
0
1079 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
1073 </CSheIntf>
dw_amba_ahb:DW_ahb_tlm
#546
dw_arm_processors_aux:_Intf_temp_!_DW_IntrGen_#_0
<CSheIntf>
2147483651
1080
dw_arm_processors_aux
_Intf_temp_!_DW_IntrGen_#_0

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
1081

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1080
1
0
0
2
1081 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1082
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1080
1
0
0
0
1082 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1083
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1080
1
0
0
0
1083 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1084
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1080
1
0
0
0
1084 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1085
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1080
1
0
0
0
1085 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1086
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1080
1
0
0
0
1086 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1087
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1080
1
0
0
0
1087 </CSheSCIntfPin>
</OB_ARRAY>
#0
#28
<OB_LIST>
0
0
</OB_LIST>
1080 </CSheIntf>
dw_arm_processors_aux:DW_IntrGen
#184

1

#392
<OB_LIST>
0
1
#63
</OB_LIST>
#0
#657
#659
#0
#0
<attrs>
0
</attrs>
<locals>
<MAP_S2O>
0
0
</MAP_S2O>
</locals>
<locals_idx>
0
</locals_idx>
<scope>
<MAP_S2O>
0
33
nfiq
#117
low1
#481
decoder
#255
c189
#515
high
#197
c178
#294
c179
#342
c168
#361
arm926
#77
c169
#70
progmem
#289
itcm
#417
arbiter
#457
datamem
#314
clock
#56
falsegen
#490
ahbmonitor
#372
dtcm
#64
c180
#316
initram
#158
stackmem
#338
c170
#410
nirq
#96
ahb_bus
#42
c171
#261
c172
#468
c173
#523
vinithi
#141
resetgen
#231
nreset
#129
intr_gen
#103
c186
#168
c175
#507
</MAP_S2O>
</scope>
<exit>

</exit>
#29
#63
#657
#659
#27
28 </PAGE>
</OB_ARRAY>
</pages>
<section_hdr_0>
\
#ifndef __DW_arm926_no_icm_example_h
#define __DW_arm926_no_icm_example_h

#include <systemc.h>

#ifndef SYNTHESIS
#include <ccss_systemc.h>
#endif

#include "ahb_types.h"

using namespace ahb_namespace;

#include "DW_ahb_tlm.h"

#define CCSS_USE_SC_CTOR
#include "ahb_slave_if.h"
#include "ahb_bus_if.h"



\
</section_hdr_0>
<section_hdr_1>
\
: public sc_module

\
</section_hdr_1>
<section_hdr_2>
\


\
</section_hdr_2>
<section_hdr_3>
\

#ifndef SYNTHESIS
	SC_HAS_PROCESS(DW_arm926_no_icm_example);
#endif

	// default constructor
	DW_arm926_no_icm_example(sc_module_name name_)
	  CCSS_INIT_CHANNELS
	{
		InitParameters();

		// process declarations

		InitInstances();

	}

#ifndef SYNTHESIS
	// destructor
	~DW_arm926_no_icm_example()
	{
		DeleteInstances();
	}
#endif


\
</section_hdr_3>
<section_hdr_4>
\

#endif

\
</section_hdr_4>
<section_src_0>
\
// basic_926 source file
#include "DW_arm926_no_icm_example.h"


\
</section_src_0>
<section_src_1>

</section_src_1>
27 </SCHIERARCHICAL_MODEL>
</impl>
1 </MODEL>
