// Seed: 1008211036
module module_0 (
    output uwire id_0,
    input supply1 id_1
    , id_6,
    input wire id_2,
    input uwire id_3,
    output uwire id_4
);
  assign id_6 = id_1 ? id_3 : id_2;
  wor id_7 = id_2;
  wire id_8, id_9;
  wire id_10;
endmodule
module module_0 (
    output supply1 id_0,
    input uwire module_1,
    output wand id_2,
    output uwire id_3,
    input tri1 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output uwire id_7
);
  initial $display;
  id_9 :
  assert property (@(posedge id_4 - id_4) id_6)
  else $display;
  id_10(
      .id_0(1),
      .id_1(),
      .id_2(1),
      .id_3(id_4),
      .id_4(1),
      .id_5(id_6),
      .id_6(id_3),
      .id_7(1),
      .id_8(1),
      .id_9(1'b0 * 1),
      .id_10({1{id_0}}),
      .id_11(id_9),
      .id_12(id_7),
      .id_13(id_7)
  );
  module_0 modCall_1 (
      id_3,
      id_9,
      id_4,
      id_9,
      id_5
  );
  assign modCall_1.type_2 = 0;
  assign id_3 = 1;
  id_11(
      .id_0(1),
      .id_1(1),
      .id_2(id_4),
      .id_3(~id_7),
      .id_4(id_4),
      .id_5(id_0),
      .id_6(!id_1),
      .id_7(id_1),
      .id_8(id_10)
  ); id_12(
      .id_0(id_1),
      .id_1(id_6),
      .id_2(1 * 1),
      .id_3(id_2),
      .id_4(id_1),
      .id_5(id_2),
      .id_6(id_3),
      .id_7(id_7),
      .id_8(1),
      .id_9(!id_3)
  );
  wire id_13;
endmodule
