{
	"author": [
		"Wanping Zhang",
		"Yi Zhu",
		"Wenjian Yu",
		"Ling Zhang",
		"Rui Shi",
		"He Peng",
		"Zhi Zhu",
		"Lew Chua-Eoan",
		"Rajeev Murgai",
		"Toshiyuki Shibuya",
		"Nuriyoki Ito",
		"Chung-Kuan Cheng"
	],
	"booktitle": "Proceedings of the 12th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2008",
	"dblpkey": "conf/date/ZhangZYZSPZCMSIC08",
	"doi": "10.1109/DATE.2008.4484906",
	"ee": "http://dx.doi.org/10.1109/DATE.2008.4484906",
	"pages": "537-540",
	"publisher": "IEEE",
	"stemmed": [
		"find",
		"the",
		"worst",
		"voltag",
		"violat",
		"in",
		"multi",
		"domain",
		"clock",
		"gate",
		"power",
		"network"
	],
	"tag": [
		"multi",
		"network"
	],
	"title": "Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power Network",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2008
}