[2025-09-17 07:03:44] START suite=qualcomm_srv trace=srv258_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv258_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2648231 heartbeat IPC: 3.776 cumulative IPC: 3.776 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5061526 heartbeat IPC: 4.144 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5061526 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5061526 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13820826 heartbeat IPC: 1.142 cumulative IPC: 1.142 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22405442 heartbeat IPC: 1.165 cumulative IPC: 1.153 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 30915751 heartbeat IPC: 1.175 cumulative IPC: 1.16 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 39498568 heartbeat IPC: 1.165 cumulative IPC: 1.162 (Simulation time: 00 hr 05 min 38 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 48040197 heartbeat IPC: 1.171 cumulative IPC: 1.163 (Simulation time: 00 hr 06 min 43 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 56531055 heartbeat IPC: 1.178 cumulative IPC: 1.166 (Simulation time: 00 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 65069783 heartbeat IPC: 1.171 cumulative IPC: 1.167 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 73666967 heartbeat IPC: 1.163 cumulative IPC: 1.166 (Simulation time: 00 hr 10 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv258_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000022 cycles: 82124225 heartbeat IPC: 1.182 cumulative IPC: 1.168 (Simulation time: 00 hr 11 min 03 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 85574482 cumulative IPC: 1.169 (Simulation time: 00 hr 12 min 06 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 85574482 cumulative IPC: 1.169 (Simulation time: 00 hr 12 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv258_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.169 instructions: 100000003 cycles: 85574482
CPU 0 Branch Prediction Accuracy: 91.39% MPKI: 15.2 Average ROB Occupancy at Mispredict: 27.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2838
BRANCH_INDIRECT: 0.4175
BRANCH_CONDITIONAL: 12.81
BRANCH_DIRECT_CALL: 0.7102
BRANCH_INDIRECT_CALL: 0.5093
BRANCH_RETURN: 0.4714


====Backend Stall Breakdown====
ROB_STALL: 173993
LQ_STALL: 0
SQ_STALL: 566985


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 87.08572
REPLAY_LOAD: 75.21168
NON_REPLAY_LOAD: 15.321205

== Total ==
ADDR_TRANS: 9144
REPLAY_LOAD: 10304
NON_REPLAY_LOAD: 154545

== Counts ==
ADDR_TRANS: 105
REPLAY_LOAD: 137
NON_REPLAY_LOAD: 10087

cpu0->cpu0_STLB TOTAL        ACCESS:    1760900 HIT:    1755301 MISS:       5599 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1760900 HIT:    1755301 MISS:       5599 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 190.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7690770 HIT:    6731736 MISS:     959034 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6230543 HIT:    5455668 MISS:     774875 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     537649 HIT:     377272 MISS:     160377 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     912427 HIT:     897538 MISS:      14889 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10151 HIT:       1258 MISS:       8893 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.95 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14431207 HIT:    8072463 MISS:    6358744 MSHR_MERGE:    1521652
cpu0->cpu0_L1I LOAD         ACCESS:   14431207 HIT:    8072463 MISS:    6358744 MSHR_MERGE:    1521652
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.58 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29926841 HIT:   26596276 MISS:    3330565 MSHR_MERGE:    1389291
cpu0->cpu0_L1D LOAD         ACCESS:   16897179 HIT:   15160612 MISS:    1736567 MSHR_MERGE:     343100
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13018000 HIT:   11434173 MISS:    1583827 MSHR_MERGE:    1046171
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11662 HIT:       1491 MISS:      10171 MSHR_MERGE:         20
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12079988 HIT:   10352781 MISS:    1727207 MSHR_MERGE:     869114
cpu0->cpu0_ITLB LOAD         ACCESS:   12079988 HIT:   10352781 MISS:    1727207 MSHR_MERGE:     869114
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.138 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28316052 HIT:   27114188 MISS:    1201864 MSHR_MERGE:     299057
cpu0->cpu0_DTLB LOAD         ACCESS:   28316052 HIT:   27114188 MISS:    1201864 MSHR_MERGE:     299057
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.061 cycles
cpu0->LLC TOTAL        ACCESS:    1173935 HIT:    1104512 MISS:      69423 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     774875 HIT:     748476 MISS:      26399 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     160377 HIT:     121920 MISS:      38457 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     229790 HIT:     229551 MISS:        239 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8893 HIT:       4565 MISS:       4328 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4017
  ROW_BUFFER_MISS:      65166
  AVG DBUS CONGESTED CYCLE: 3.639
Channel 0 WQ ROW_BUFFER_HIT:       1580
  ROW_BUFFER_MISS:      33442
  FULL:          0
Channel 0 REFRESHES ISSUED:       7132

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       527971       410206        75121         4783
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          281          553          260
  STLB miss resolved @ L2C                0          294          262          663          193
  STLB miss resolved @ LLC                0          308          516         2424          908
  STLB miss resolved @ MEM                0            5          243         2015         2307

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             154465        52257      1152284       110298          613
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          288          152           70
  STLB miss resolved @ L2C                0          176          229           70           14
  STLB miss resolved @ LLC                0          152          347          568           90
  STLB miss resolved @ MEM                0            2          113          309          165
[2025-09-17 07:15:50] END   suite=qualcomm_srv trace=srv258_ap (rc=0)
