// Seed: 4090172600
module module_0;
  supply1 id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  tri0  id_0,
    output logic id_1,
    output uwire id_2
);
  always id_1 <= 1;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = id_4 != 1;
endmodule
