// Seed: 2999537281
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_12 = 32'd36,
    parameter id_4  = 32'd11
) (
    output id_1,
    input id_2,
    input id_3,
    input logic _id_4,
    output logic id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input id_10,
    input reg id_11,
    output _id_12,
    input reg id_13,
    input id_14
);
  logic id_15;
  logic id_16;
  logic id_17;
  logic id_18;
  always @(posedge ~id_17[1+~id_4] or posedge id_5)
    if (1) begin
      id_4 <= id_11;
      id_13 = new(1);
      id_14[id_12] <= 1;
      #1;
      id_18 = 1;
      id_2 <= 1;
      SystemTFIdentifier;
    end
endmodule
