\begin{table*}[!htp]
\centering
\caption{Related Work Overview}
\begin{adjustbox}{max width=\textwidth}

\label{tab:05related_work}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline
\textbf{Related Work}                                                                                                                                         & \textbf{Description}                                                                                          & \textbf{Year} & \textbf{Language}                                                                       & \textbf{\begin{tabular}[c]{@{}c@{}}Hardware\\ or\\ Software\end{tabular}} & \textbf{Model}                                                                                 & %\textbf{\begin{tabular}[c]{@{}c@{}}Estudo de caso(s) \\ implementado(s)\end{tabular}}                                    
\textbf{\begin{tabular}[c]{@{}c@{}}Zero \\ Downtime\\ installation \end{tabular}}
& \textbf{\begin{tabular}[c]{@{}c@{}}Self\\Populate\\Tables \end{tabular}}
\\ \hline
\textbf{eBPFlow} & \begin{tabular}[c]{@{}c@{}}Arquitecture with \\ eBPF hardware\end{tabular} & 2018 & \begin{tabular}[c]{@{}c@{}} C or P4\\ for eBPF \end{tabular}  & Hardware & NetFPGA 1G                  & \checkmark & \checkmark
\\ \hline
\begin{tabular}[c]{@{}c@{}}P4FPGA\\ \cite{p4fpga}\end{tabular}                                                  & \begin{tabular}[c]{@{}c@{}}Implementation of P4 \\ in hardware\end{tabular}                                     & 2017         & \begin{tabular}[c]{@{}c@{}}P4 for \\ Verilog\end{tabular}                        & Hardware                                                                  & \begin{tabular}[c]{@{}c@{}}FPGA \\ Virtex 7 \\ XC7V690T\end{tabular}                  & %\begin{tabular}[c]{@{}c@{}}Encaminhamento L2/L3, \\ Paxos e protocolo \\ de dados de mercado\end{tabular}
&
\\ \hline
\begin{tabular}[c]{@{}c@{}}FlexPipe\\ \cite{FlexPipe2012}\end{tabular}                                & \begin{tabular}[c]{@{}c@{}}Reconfigurable \\match-action\end{tabular} & 2012         & \begin{tabular}[c]{@{}c@{}}Microcode \end{tabular}                        & Hardware                                                                  & FM6000                                                                                     & 
&
\\ \hline

\begin{tabular}[c]{@{}c@{}}dRMT\\ \cite{chole2017drmt}\end{tabular}                                & \begin{tabular}[c]{@{}c@{}}Reconfigurable \\ match-action\end{tabular} & 2017         & \begin{tabular}[c]{@{}c@{}}  P4 \end{tabular} & Hardware                                                                  & \begin{tabular}[c]{@{}c@{}} dRMT\\ hardware\end{tabular}   &         &
\\ \hline

\begin{tabular}[c]{@{}c@{}}POF\\ \cite{Song:2013:POF:2491185.2491190}\end{tabular}                                & \begin{tabular}[c]{@{}c@{}}Protocol \\ independent switch\end{tabular} & 2013         & \begin{tabular}[c]{@{}c@{}} flow \\instruction\\ set \end{tabular}   &  \begin{tabular}[c]{@{}c@{}} Hardware\\ and\\ Software\end{tabular}                                                                 &  Huawei  &          &
\\ \hline

\begin{tabular}[c]{@{}c@{}}BPFabric\\ \cite{Jouet:2017:BPFabric}\end{tabular}                       & \begin{tabular}[c]{@{}c@{}}Arquitecture with \\ eBPF support\end{tabular}                                     & 2017         & \begin{tabular}[c]{@{}c@{}} C or P4\\ for eBPF \end{tabular}          & Software                                                                  & Intel DPDK        & 
%\begin{tabular}[c]{@{}c@{}}L2 learning, \\ telemetria na rede e \\ detecção de anomalia\end{tabular}
\checkmark
& \checkmark
\\ \hline
%\begin{tabular}[c]{@{}c@{}}Workshop tutorial P4 \\ na NetFPGA \\ SIGCOOM \\ ~\cite{ACMSIGCOMM2017}\end{tabular}                                                      & \begin{tabular}[c]{@{}c@{}}Implementação P4 \\ em hardware\end{tabular}                                     & 2017         & \begin{tabular}[c]{@{}c@{}}P4 para \\ linguagem \\ descrição de \\ hardware\end{tabular} & Hardware                                                                  & \begin{tabular}[c]{@{}c@{}}NetFPGA \\ SUME - \\ FPGA \\ Xilinx \\ Virtex-7 \\ 690T\end{tabular} & \begin{tabular}[c]{@{}c@{}}Detecção heavy hitter, \\ monitoramento de rede, \\ packet fuzzer e tic-tac-toe\end{tabular}                                   \\ \hline
%\begin{tabular}[c]{@{}c@{}}P4 Compiler \& \\ Interpreter: \\ A Survey~\cite{stubbe2017p4}\end{tabular}                                                        & \begin{tabular}[c]{@{}c@{}}Visão geral dos \\ conceitos e softwares \\ da linguagem P4\end{tabular}         & 2017         & -                                                                                        & -                                                                         & -                                                                                               & -                                                                                                                                                         \\ \hline
%\begin{tabular}[c]{@{}c@{}}P4-to-VHDL: \\ Automatic \\ Generation of 100 Gbps \\ Packet Parsers \\ ~\cite{benacek2016p4}\end{tabular}                               & \begin{tabular}[c]{@{}c@{}}Implementação  gerador \\ analisador de pacotes\end{tabular}                     & 2016         & \begin{tabular}[c]{@{}c@{}}P4 para \\ VHDL\end{tabular}                                  & Hardware                                                                  & \begin{tabular}[c]{@{}c@{}}FPGA \\ Xilinx \\ Virtex-7 \\ XCVH580T\end{tabular}                  & \begin{tabular}[c]{@{}c@{}}Pilha de \\ protocolo \\ completa e \\ L2 simples\end{tabular}                                                                 \\ \hline
\begin{tabular}[c]{@{}c@{}}PISCES\\ \cite{Shahbaz:2016:Pisces}\end{tabular}                                & \begin{tabular}[c]{@{}c@{}}Switch \\ with P4 support\end{tabular} & 2016         & \begin{tabular}[c]{@{}c@{}}P4 for \\ binary code\end{tabular}                        & Software                                                                  & OpenvSwitch                                                                                     & %\begin{tabular}[c]{@{}c@{}}Análise Ethernet, \\ encapsulamento VLAN, \\ protocolos TCP/UDP\end{tabular}                                          
&
\\ \hline

%\begin{tabular}[c]{@{}c@{}}HyPer4: Using P4 to \\ Virtualize the \\ Programmable \\ Data Plane \\ ~\cite{hancock2016hyper4}\end{tabular}                               & \begin{tabular}[c]{@{}c@{}}Virtualização \\ programas P4\end{tabular}                                       & 2016         & -                                                                                        & Software                                                                  & -                                                                                               & \begin{tabular}[c]{@{}c@{}}Comutador \\ ethernet L2, \\ roteador IPv4, \\ proxy ARP e \\ firewall (tráfego \\ IPv4, TCP e UDP)\end{tabular}               \\ \hline
%\begin{tabular}[c]{@{}c@{}}High speed packet forwarding \\ compiled from protocol \\ independent data plane\\ specifications \\ ~\cite{laki2016high}\end{tabular} & \begin{tabular}[c]{@{}c@{}}Implementação \\ protótipo \\ compilador P4\end{tabular}                         & 2016         & \begin{tabular}[c]{@{}c@{}}P4 para \\ código C\end{tabular}                              & Software                                                                  & Intel DPDK                                                                                      & \begin{tabular}[c]{@{}c@{}}Encaminhamento \\ L2/L3  e  um \\ protocolo imaginário \\ na linguagem P4\end{tabular}                                         \\ \hline
%\begin{tabular}[c]{@{}c@{}}One Sketch to Rule Them \\ All: Rethinking \\ Network Flow \\ Monitoring with \\ UnivMon \\ ~\cite{liu2016one}\end{tabular}           & \begin{tabular}[c]{@{}c@{}}Framework de medição \\ baseada em scketches \\ com suporte a P4\end{tabular}    & 2016         & -                                                                                        & Software                                                                  & -                                                                                               & \begin{tabular}[c]{@{}c@{}}Detecção de \\ heavy hitter e DDoS, \\ troca de tráfego, \\ estimação de entropia e \\ detecção de iceberg global\end{tabular} \\ \hline
%\begin{tabular}[c]{@{}c@{}}P4 and \\ OpenvSwitch \\ ~\cite{P42014}\end{tabular}                                                                             & \begin{tabular}[c]{@{}c@{}}Integração P4 \\ com EBPF no \\ OpenvSwitch\end{tabular}                         & 2015         & \begin{tabular}[c]{@{}c@{}}P4 para \\ instruções eBPF\end{tabular}                       & Software                                                                  & OpenvSwitch                                                                                     & -                                                                                                                                                         \\ \hline
%\begin{tabular}[c]{@{}c@{}}DC.p4: Programming the \\ Forwarding Plane of \\ a Data-Center Switch \\ ~\cite{sivaraman2015dc}\end{tabular}                             & \begin{tabular}[c]{@{}c@{}}Estudo de caso P4 \\ em switches de \\ Data Centers\end{tabular}                 & 2015         & -                                                                                        & Software                                                                  & Mininet                                                                                         & -                                                                                                                                                         \\ \hline
\end{tabular}
\end{adjustbox}
\end{table*}
