{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401809286671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401809286671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 03 23:28:06 2014 " "Processing started: Tue Jun 03 23:28:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401809286671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401809286671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CICIP -c CICIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off CICIP -c CICIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401809286671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1401809287015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file cicfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CicFilter " "Found entity 1: CicFilter" {  } { { "CicFilter.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/cicip.v 1 1 " "Found 1 design units, including 1 entities, in source file source/cicip.v" { { "Info" "ISGN_ENTITY_NAME" "1 CICIP " "Found entity 1: CICIP" {  } { { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cicfilter_cic.vhd 4 2 " "Found 4 design units, including 2 entities, in source file cicfilter_cic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CicFilter_cic_core-arch_of_CicFilter_cic_core " "Found design unit 1: CicFilter_cic_core-arch_of_CicFilter_cic_core" {  } { { "CicFilter_cic.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287734 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CicFilter_cic-struct " "Found design unit 2: CicFilter_cic-struct" {  } { { "CicFilter_cic.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 380 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287734 ""} { "Info" "ISGN_ENTITY_NAME" "1 CicFilter_cic_core " "Found entity 1: CicFilter_cic_core" {  } { { "CicFilter_cic.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287734 ""} { "Info" "ISGN_ENTITY_NAME" "2 CicFilter_cic " "Found entity 2: CicFilter_cic" {  } { { "CicFilter_cic.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg_cic_121 " "Found design unit 1: auk_dspip_cic_lib_pkg_cic_121" {  } { { "cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_differentiator_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_differentiator_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator_cic_121-SYN " "Found design unit 1: auk_dspip_differentiator_cic_121-SYN" {  } { { "cic-library/auk_dspip_differentiator_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287781 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator_cic_121 " "Found entity 1: auk_dspip_differentiator_cic_121" {  } { { "cic-library/auk_dspip_differentiator_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_downsample_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_downsample_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_downsample_cic_121-SYN " "Found design unit 1: auk_dspip_downsample_cic_121-SYN" {  } { { "cic-library/auk_dspip_downsample_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287812 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample_cic_121 " "Found entity 1: auk_dspip_downsample_cic_121" {  } { { "cic-library/auk_dspip_downsample_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_variable_downsample_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_variable_downsample_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_variable_downsample_cic_121-SYN " "Found design unit 1: auk_dspip_variable_downsample_cic_121-SYN" {  } { { "cic-library/auk_dspip_variable_downsample_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_variable_downsample_cic_121.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287828 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample_cic_121 " "Found entity 1: auk_dspip_variable_downsample_cic_121" {  } { { "cic-library/auk_dspip_variable_downsample_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_variable_downsample_cic_121.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_integrator_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_integrator_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator_cic_121-SYN " "Found design unit 1: auk_dspip_integrator_cic_121-SYN" {  } { { "cic-library/auk_dspip_integrator_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287875 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator_cic_121 " "Found entity 1: auk_dspip_integrator_cic_121" {  } { { "cic-library/auk_dspip_integrator_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_upsample_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_upsample_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample_cic_121-SYN " "Found design unit 1: auk_dspip_upsample_cic_121-SYN" {  } { { "cic-library/auk_dspip_upsample_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_upsample_cic_121.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287890 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample_cic_121 " "Found entity 1: auk_dspip_upsample_cic_121" {  } { { "cic-library/auk_dspip_upsample_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_upsample_cic_121.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809287890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_math_pkg_cic_121.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic-library/auk_dspip_math_pkg_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_cic_121 " "Found design unit 1: auk_dspip_math_pkg_cic_121" {  } { { "cic-library/auk_dspip_math_pkg_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_cic_121-body " "Found design unit 2: auk_dspip_math_pkg_cic_121-body" {  } { { "cic-library/auk_dspip_math_pkg_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809287937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809287937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_lib_pkg_cic_121.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic-library/auk_dspip_lib_pkg_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_cic_121 " "Found design unit 1: auk_dspip_lib_pkg_cic_121" {  } { { "cic-library/auk_dspip_lib_pkg_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_lib_pkg_cic_121.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_delay_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_delay_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay_cic_121-rtl " "Found design unit 1: auk_dspip_delay_cic_121-rtl" {  } { { "cic-library/auk_dspip_delay_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288046 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay_cic_121 " "Found entity 1: auk_dspip_delay_cic_121" {  } { { "cic-library/auk_dspip_delay_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_fastadd_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_fastadd_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd_cic_121-beh " "Found design unit 1: auk_dspip_fastadd_cic_121-beh" {  } { { "cic-library/auk_dspip_fastadd_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_fastadd_cic_121.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288078 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd_cic_121 " "Found entity 1: auk_dspip_fastadd_cic_121" {  } { { "cic-library/auk_dspip_fastadd_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_fastadd_cic_121.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_fastaddsub_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_fastaddsub_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub_cic_121-beh " "Found design unit 1: auk_dspip_fastaddsub_cic_121-beh" {  } { { "cic-library/auk_dspip_fastaddsub_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_fastaddsub_cic_121.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288109 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub_cic_121 " "Found entity 1: auk_dspip_fastaddsub_cic_121" {  } { { "cic-library/auk_dspip_fastaddsub_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_fastaddsub_cic_121.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_cic_121-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_cic_121-rtl" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288203 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_cic_121 " "Found entity 1: auk_dspip_avalon_streaming_sink_cic_121" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_cic_121-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_cic_121-rtl" {  } { { "cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288265 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_cic_121 " "Found entity 1: auk_dspip_avalon_streaming_source_cic_121" {  } { { "cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_cic_121-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_cic_121-struct" {  } { { "cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288296 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_cic_121 " "Found entity 1: auk_dspip_avalon_streaming_controller_cic_121" {  } { { "cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic-library/auk_dspip_roundsat_cic_121.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic-library/auk_dspip_roundsat_cic_121.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_cic_121-beh " "Found design unit 1: auk_dspip_roundsat_cic_121-beh" {  } { { "cic-library/auk_dspip_roundsat_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_roundsat_cic_121.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1401809288343 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_cic_121 " "Found entity 1: auk_dspip_roundsat_cic_121" {  } { { "cic-library/auk_dspip_roundsat_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_roundsat_cic_121.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288343 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CICIP " "Elaborating entity \"CICIP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1401809288390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CicFilter CicFilter:CicFilter_cic_inst " "Elaborating entity \"CicFilter\" for hierarchy \"CicFilter:CicFilter_cic_inst\"" {  } { { "source/CICIP.v" "CicFilter_cic_inst" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CicFilter_cic CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst " "Elaborating entity \"CicFilter_cic\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\"" {  } { { "CicFilter.v" "CicFilter_cic_inst" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_cic_121 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_cic_121\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\"" {  } { { "CicFilter_cic.vhd" "aii_sink" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ahh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ahh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ahh1 " "Found entity 1: scfifo_ahh1" {  } { { "db/scfifo_ahh1.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/scfifo_ahh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ahh1 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated " "Elaborating entity \"scfifo_ahh1\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3s81 " "Found entity 1: a_dpfifo_3s81" {  } { { "db/a_dpfifo_3s81.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3s81 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo " "Elaborating entity \"a_dpfifo_3s81\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\"" {  } { { "db/scfifo_ahh1.tdf" "dpfifo" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/scfifo_ahh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ksf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ksf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ksf1 " "Found entity 1: altsyncram_ksf1" {  } { { "db/altsyncram_ksf1.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/altsyncram_ksf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ksf1 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|altsyncram_ksf1:FIFOram " "Elaborating entity \"altsyncram_ksf1\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|altsyncram_ksf1:FIFOram\"" {  } { { "db/a_dpfifo_3s81.tdf" "FIFOram" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809288953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809288953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3s81.tdf" "almost_full_comparer" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_3s81.tdf" "two_comparison" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809288968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809289046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809289046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3s81.tdf" "rd_ptr_msb" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809289125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809289125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_3s81.tdf" "usedw_counter" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809289203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809289203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_3s81.tdf" "wr_ptr" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_cic_121 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_source_cic_121:aii_source " "Elaborating entity \"auk_dspip_avalon_streaming_source_cic_121\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_source_cic_121:aii_source\"" {  } { { "CicFilter_cic.vhd" "aii_source" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_cic_121 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_controller_cic_121:aii_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller_cic_121\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_controller_cic_121:aii_controller\"" {  } { { "CicFilter_cic.vhd" "aii_controller" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CicFilter_cic_core CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core " "Elaborating entity \"CicFilter_cic_core\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\"" {  } { { "CicFilter_cic.vhd" "cic_core" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_121 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0 " "Elaborating entity \"auk_dspip_integrator_cic_121\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0\"" {  } { { "CicFilter_cic.vhd" "auk_dspip_integrator_0" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0\|LPM_ADD_SUB:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0\|LPM_ADD_SUB:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "cic-library/auk_dspip_integrator_cic_121.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mvi " "Found entity 1: add_sub_mvi" {  } { { "db/add_sub_mvi.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/add_sub_mvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809289437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809289437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mvi CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0\|LPM_ADD_SUB:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_mvi:auto_generated " "Elaborating entity \"add_sub_mvi\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0\|LPM_ADD_SUB:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_mvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_121 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0\|auk_dspip_delay_cic_121:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_121\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_integrator_cic_121:auk_dspip_integrator_0\|auk_dspip_delay_cic_121:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "cic-library/auk_dspip_integrator_cic_121.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|scfifo:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|scfifo:in_fifo\"" {  } { { "CicFilter_cic.vhd" "in_fifo" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_regfifo CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo " "Elaborating entity \"a_regfifo\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 254 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample_cic_121 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_downsample_cic_121:auk_dspip_downsample_inst " "Elaborating entity \"auk_dspip_downsample_cic_121\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_downsample_cic_121:auk_dspip_downsample_inst\"" {  } { { "CicFilter_cic.vhd" "auk_dspip_downsample_inst" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_121 CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0 " "Elaborating entity \"auk_dspip_differentiator_cic_121\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0\"" {  } { { "CicFilter_cic.vhd" "auk_dspip_differentiator_0" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0\|LPM_ADD_SUB:u0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0\|LPM_ADD_SUB:u0\"" {  } { { "cic-library/auk_dspip_differentiator_cic_121.vhd" "u0" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n0j " "Found entity 1: add_sub_n0j" {  } { { "db/add_sub_n0j.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/add_sub_n0j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401809289703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401809289703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n0j CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0\|LPM_ADD_SUB:u0\|add_sub_n0j:auto_generated " "Elaborating entity \"add_sub_n0j\" for hierarchy \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|CicFilter_cic_core:cic_core\|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0\|LPM_ADD_SUB:u0\|add_sub_n0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401809289703 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|altsyncram_ksf1:FIFOram\|q_b\[10\] " "Synthesized away node \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|altsyncram_ksf1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_ksf1.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/altsyncram_ksf1.tdf" 359 2 0 } } { "db/a_dpfifo_3s81.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 45 2 0 } } { "db/scfifo_ahh1.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/scfifo_ahh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" 648 0 0 } } { "CicFilter_cic.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 418 0 0 } } { "CicFilter.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter.v" 71 0 0 } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1401809290812 "|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|altsyncram_ksf1:FIFOram\|q_b\[11\] " "Synthesized away node \"CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_121:aii_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ahh1:auto_generated\|a_dpfifo_3s81:dpfifo\|altsyncram_ksf1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_ksf1.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/altsyncram_ksf1.tdf" 391 2 0 } } { "db/a_dpfifo_3s81.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/a_dpfifo_3s81.tdf" 45 2 0 } } { "db/scfifo_ahh1.tdf" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/db/scfifo_ahh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd" 648 0 0 } } { "CicFilter_cic.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd" 418 0 0 } } { "CicFilter.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter.v" 71 0 0 } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1401809290812 "|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1401809290812 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1401809290812 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "CIC (6AF7_00BB) " "\"CIC (6AF7_00BB)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1 1401809293093 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "" 0 -1 1401809293093 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "CIC " "Messages from megafunction that supports OpenCore Plus feature CIC" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "CIC MegaCore will be disabled after the timeout is reached " "CIC MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "" 0 -1 1401809293156 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "" 0 -1 1401809293156 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "" 0 -1 1401809293156 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "" 0 -1 1401809293156 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "" 0 -1 1401809293156 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" 71 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" 72 -1 0 } } { "cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1401809293281 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1401809293281 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_error\[1\] GND " "Pin \"out_error\[1\]\" is stuck at GND" {  } { { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401809293421 "|CICIP|out_error[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1401809293421 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1401809293656 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1401809294046 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1401809294359 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1401809294625 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1401809294625 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401809294718 "|CICIP|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1401809294718 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1401809294921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1401809296031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1401809296031 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_error\[1\] " "No output dependent on input pin \"in_error\[1\]\"" {  } { { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401809296187 "|CICIP|in_error[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1401809296187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "657 " "Implemented 657 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1401809296187 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1401809296187 ""} { "Info" "ICUT_CUT_TM_LCELLS" "604 " "Implemented 604 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1401809296187 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1401809296187 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1401809296187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401809296218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 03 23:28:16 2014 " "Processing ended: Tue Jun 03 23:28:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401809296218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401809296218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401809296218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401809296218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401809300984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401809300984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 03 23:28:20 2014 " "Processing started: Tue Jun 03 23:28:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401809300984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401809300984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CICIP -c CICIP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CICIP -c CICIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401809300984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1401809301109 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CICIP EP4CE15F17C8 " "Selected device EP4CE15F17C8 for design \"CICIP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1401809301187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401809301281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401809301281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401809301281 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1401809302515 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401809303078 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401809303078 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401809303078 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1401809303078 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 1526 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1401809303078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 1528 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1401809303078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 1530 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1401809303078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 1532 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1401809303078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 1534 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1401809303078 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1401809303078 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1401809303078 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1401809303093 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_error\[1\] " "Pin in_error\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { in_error[1] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 21 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_error[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[0\] " "Pin out_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[0] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[1\] " "Pin out_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[1] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[2\] " "Pin out_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[2] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[3\] " "Pin out_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[3] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[4\] " "Pin out_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[4] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[5\] " "Pin out_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[5] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[6\] " "Pin out_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[6] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[7\] " "Pin out_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[7] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[8\] " "Pin out_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[8] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[9\] " "Pin out_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[9] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 70 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[10\] " "Pin out_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[10] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 71 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[11\] " "Pin out_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[11] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[12\] " "Pin out_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[12] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[13\] " "Pin out_data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[13] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[14\] " "Pin out_data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[14] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[15\] " "Pin out_data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[15] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 76 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_data\[16\] " "Pin out_data\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_data[16] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 77 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_ready " "Pin in_ready not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { in_ready } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 23 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_valid " "Pin out_valid not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_valid } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 24 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_error\[0\] " "Pin out_error\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_error[0] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 25 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_error[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 78 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_error\[1\] " "Pin out_error\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_error[1] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 25 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_error[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { clk } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 80 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { reset_n } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 17 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 82 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ready " "Pin out_ready not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { out_ready } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 20 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 84 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clken " "Pin clken not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { clken } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clken } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 81 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_valid " "Pin in_valid not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { in_valid } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 19 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 83 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_error\[0\] " "Pin in_error\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { in_error[0] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 21 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_error[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[0\] " "Pin in_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { in_data[0] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[1\] " "Pin in_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { in_data[1] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[2\] " "Pin in_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { in_data[2] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[3\] " "Pin in_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { in_data[3] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[4\] " "Pin in_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { in_data[4] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[5\] " "Pin in_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { in_data[5] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[6\] " "Pin in_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { in_data[6] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[7\] " "Pin in_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { in_data[7] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[8\] " "Pin in_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { in_data[8] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_data\[9\] " "Pin in_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { in_data[9] } } } { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401809304265 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1401809304265 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809304890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809304890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809304890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809304890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809304890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809304890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809304890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809304890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809304890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809304890 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1401809304890 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809304890 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1401809304890 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809304890 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809304890 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1401809304890 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1401809304890 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CICIP.sdc " "Synopsys Design Constraints File file not found: 'CICIP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1401809304937 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1401809304937 "|CICIP|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1401809304953 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1401809304953 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1401809304953 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1401809304953 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1401809304953 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1401809304953 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1401809304953 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1401809304953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1401809305046 ""}  } { { "source/CICIP.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_9/CICIP/source/CICIP.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 1497 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1401809305046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1401809305046 ""}  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 912 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1401809305046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1401809305046 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 1159 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401809305046 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1401809305046 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 997 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1401809305046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1401809305046 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 1019 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1401809305046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node CicFilter:CicFilter_cic_inst\|CicFilter_cic:CicFilter_cic_inst\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1401809305046 ""}  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 0 { 0 ""} 0 516 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1401809305046 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1401809305656 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1401809305656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1401809305656 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1401809305656 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1401809305671 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1401809305671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1401809305671 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1401809305671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1401809305703 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1401809305703 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1401809305703 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 2.5V 16 21 0 " "Number of I/O pins in group: 37 (unused VREF, 2.5V VCCIO, 16 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1401809305718 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1401809305718 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1401809305718 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401809305718 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401809305718 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401809305718 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401809305718 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401809305718 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401809305718 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401809305718 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401809305718 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1401809305718 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1401809305718 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401809305765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1401809307453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401809307765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1401809307781 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1401809308375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401809308375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1401809309312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "D:/FilterVerilog/Chapter_6/E6_9/CICIP/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1401809310546 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1401809310546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401809310734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1401809310750 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1401809310750 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1401809310750 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1401809310859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1401809311234 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1401809311312 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1401809311765 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401809312390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/output_files/CICIP.fit.smsg " "Generated suppressed messages file D:/FilterVerilog/Chapter_6/E6_9/CICIP/output_files/CICIP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1401809313671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401809314421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 03 23:28:34 2014 " "Processing ended: Tue Jun 03 23:28:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401809314421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401809314421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401809314421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401809314421 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401809317093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401809317093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 03 23:28:36 2014 " "Processing started: Tue Jun 03 23:28:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401809317093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401809317093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CICIP -c CICIP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CICIP -c CICIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401809317093 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1401809318625 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1401809318671 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "" 0 -1 1401809318671 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "" 0 -1 1401809318828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401809319234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 03 23:28:39 2014 " "Processing ended: Tue Jun 03 23:28:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401809319234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401809319234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401809319234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401809319234 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1401809319828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401809321390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401809321390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 03 23:28:40 2014 " "Processing started: Tue Jun 03 23:28:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401809321390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401809321390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CICIP -c CICIP " "Command: quartus_sta CICIP -c CICIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401809321390 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1401809321515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1401809321750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401809321750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401809321875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401809321875 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809322312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809322312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809322312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809322312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809322312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809322312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809322312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809322312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809322312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809322312 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1401809322312 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809322312 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1401809322312 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809322312 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1401809322312 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1401809322312 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1401809322312 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CICIP.sdc " "Synopsys Design Constraints File file not found: 'CICIP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1401809322328 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1401809322328 "|CICIP|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1401809322468 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1401809322468 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1401809322468 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1401809322468 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1401809322484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.012 " "Worst-case setup slack is 42.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809322500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809322500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.012         0.000 altera_reserved_tck  " "   42.012         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809322500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401809322500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.455 " "Worst-case hold slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809322500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809322500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 altera_reserved_tck  " "    0.455         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809322500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401809322500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.787 " "Worst-case recovery slack is 47.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809322500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809322500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.787         0.000 altera_reserved_tck  " "   47.787         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809322500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401809322500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.140 " "Worst-case removal slack is 1.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809322515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809322515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.140         0.000 altera_reserved_tck  " "    1.140         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809322515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401809322515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.540 " "Worst-case minimum pulse width slack is 49.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809322515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809322515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.540         0.000 altera_reserved_tck  " "   49.540         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809322515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401809322515 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1401809322625 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1401809322687 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1401809323390 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1401809323562 "|CICIP|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1401809323562 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1401809323562 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1401809323562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.526 " "Worst-case setup slack is 42.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809323578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809323578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.526         0.000 altera_reserved_tck  " "   42.526         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809323578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401809323578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809323578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809323578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 altera_reserved_tck  " "    0.403         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809323578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401809323578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.077 " "Worst-case recovery slack is 48.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809323593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809323593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.077         0.000 altera_reserved_tck  " "   48.077         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809323593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401809323593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.038 " "Worst-case removal slack is 1.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809323593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809323593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.038         0.000 altera_reserved_tck  " "    1.038         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809323593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401809323593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.418 " "Worst-case minimum pulse width slack is 49.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809323593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809323593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.418         0.000 altera_reserved_tck  " "   49.418         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809323593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401809323593 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1401809323687 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1401809324000 "|CICIP|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1401809324000 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1401809324000 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1401809324000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.493 " "Worst-case setup slack is 46.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809324015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809324015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.493         0.000 altera_reserved_tck  " "   46.493         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809324015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401809324015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809324015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809324015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 altera_reserved_tck  " "    0.188         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809324015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401809324015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.190 " "Worst-case recovery slack is 49.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809324031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809324031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.190         0.000 altera_reserved_tck  " "   49.190         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809324031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401809324031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.498 " "Worst-case removal slack is 0.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809324031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809324031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498         0.000 altera_reserved_tck  " "    0.498         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809324031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401809324031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.481 " "Worst-case minimum pulse width slack is 49.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809324046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809324046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.481         0.000 altera_reserved_tck  " "   49.481         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1401809324046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1401809324046 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1401809324625 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1401809324640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "332 " "Peak virtual memory: 332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401809324765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 03 23:28:44 2014 " "Processing ended: Tue Jun 03 23:28:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401809324765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401809324765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401809324765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401809324765 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401809326406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401809326406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 03 23:28:46 2014 " "Processing started: Tue Jun 03 23:28:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401809326406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401809326406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CICIP -c CICIP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CICIP -c CICIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401809326406 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_lib_pkg_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_lib_pkg_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_lib_pkg_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_lib_pkg_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327000 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_lib_pkg_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_lib_pkg_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_lib_pkg_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_lib_pkg_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327125 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_lib_pkg_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_lib_pkg_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd " "Can't generate netlist output files because the file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_controller_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_cic_lib_pkg_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_delay_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_sink_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_math_pkg_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_differentiator_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_integrator_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_avalon_streaming_source_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/CicFilter_cic.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_lib_pkg_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_lib_pkg_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd " "Can't generate netlist output files because the license for encrypted file \"D:/FilterVerilog/Chapter_6/E6_9/CICIP/cic-library/auk_dspip_downsample_cic_121.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "" 0 -1 1401809327250 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 66 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was unsuccessful. 66 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401809327312 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 03 23:28:47 2014 " "Processing ended: Tue Jun 03 23:28:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401809327312 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401809327312 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401809327312 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401809327312 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 68 s 37 s " "Quartus II Full Compilation was unsuccessful. 68 errors, 37 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401809327937 ""}
