

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Tue Oct 28 14:00:53 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+-------------+-----------+-------------+----------+-------------+---------+
    |    Latency (cycles)    |    Latency (absolute)   |        Interval        | Pipeline|
    |    min   |     max     |    min    |     max     |    min   |     max     |   Type  |
    +----------+-------------+-----------+-------------+----------+-------------+---------+
    |  19543209|  59200941737|  0.195 sec|  592.009 sec|  19543210|  59200941738|       no|
    +----------+-------------+-----------+-------------+----------+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+-------------+-----------------------+-----------+-----------+------+----------+
        |                     |    Latency (cycles)    |       Iteration       |  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |     max     |        Latency        |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+-------------+-----------------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_239_1   |  19543208|  59200941736|  4885802 ~ 14800235434|          -|          -|     4|        no|
        | + VITIS_LOOP_242_2  |   4885800|  14800235432|   1221450 ~ 3700058858|          -|          -|     4|        no|
        +---------------------+----------+-------------+-----------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%h0 = alloca i32 1"   --->   Operation 9 'alloca' 'h0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln218 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/srcnn.cpp:218]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%patch = alloca i64 1" [src/srcnn.cpp:231]   --->   Operation 27 'alloca' 'patch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv2_buf = alloca i64 1" [src/srcnn.cpp:235]   --->   Operation 28 'alloca' 'conv2_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln239 = store i9 0, i9 %h0" [src/srcnn.cpp:239]   --->   Operation 29 'store' 'store_ln239' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln239 = br void %for.body" [src/srcnn.cpp:239]   --->   Operation 30 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%h0_2 = load i9 %h0" [src/srcnn.cpp:239]   --->   Operation 31 'load' 'h0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.77ns)   --->   "%icmp_ln239 = icmp_ult  i9 %h0_2, i9 255" [src/srcnn.cpp:239]   --->   Operation 32 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %for.end19, void %for.body.split" [src/srcnn.cpp:239]   --->   Operation 33 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln239 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/srcnn.cpp:239]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln239' <Predicate = (icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln239 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/srcnn.cpp:239]   --->   Operation 35 'specloopname' 'specloopname_ln239' <Predicate = (icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.77ns)   --->   "%h0_3 = add i9 %h0_2, i9 64" [src/srcnn.cpp:240]   --->   Operation 36 'add' 'h0_3' <Predicate = (icmp_ln239)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h0_3, i32 8" [src/srcnn.cpp:240]   --->   Operation 37 'bitselect' 'tmp' <Predicate = (icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%trunc_ln239 = trunc i9 %h0_2" [src/srcnn.cpp:239]   --->   Operation 38 'trunc' 'trunc_ln239' <Predicate = (icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%xor_ln240 = xor i8 %trunc_ln239, i8 255" [src/srcnn.cpp:240]   --->   Operation 39 'xor' 'xor_ln240' <Predicate = (icmp_ln239)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.39ns) (out node of the LUT)   --->   "%th_eff = select i1 %tmp, i8 %xor_ln240, i8 64" [src/srcnn.cpp:240]   --->   Operation 40 'select' 'th_eff' <Predicate = (icmp_ln239)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%br_ln242 = br void %for.body5" [src/srcnn.cpp:242]   --->   Operation 41 'br' 'br_ln242' <Predicate = (icmp_ln239)> <Delay = 0.42>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln261 = ret" [src/srcnn.cpp:261]   --->   Operation 42 'ret' 'ret_ln261' <Predicate = (!icmp_ln239)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.56>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%w0 = phi i9 0, void %for.body.split, i9 %w0_1, void %for.body5.split"   --->   Operation 43 'phi' 'w0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.77ns)   --->   "%icmp_ln242 = icmp_ult  i9 %w0, i9 255" [src/srcnn.cpp:242]   --->   Operation 44 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %for.inc17, void %for.body5.split" [src/srcnn.cpp:242]   --->   Operation 45 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.77ns)   --->   "%w0_1 = add i9 %w0, i9 64" [src/srcnn.cpp:243]   --->   Operation 46 'add' 'w0_1' <Predicate = (icmp_ln242)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tw_eff)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w0_1, i32 8" [src/srcnn.cpp:243]   --->   Operation 47 'bitselect' 'tmp_1' <Predicate = (icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln242 = trunc i9 %w0" [src/srcnn.cpp:242]   --->   Operation 48 'trunc' 'trunc_ln242' <Predicate = (icmp_ln242)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tw_eff)   --->   "%xor_ln243 = xor i8 %trunc_ln242, i8 255" [src/srcnn.cpp:243]   --->   Operation 49 'xor' 'xor_ln243' <Predicate = (icmp_ln242)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.39ns) (out node of the LUT)   --->   "%tw_eff = select i1 %tmp_1, i8 %xor_ln243, i8 64" [src/srcnn.cpp:243]   --->   Operation 50 'select' 'tw_eff' <Predicate = (icmp_ln242)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [2/2] (3.39ns)   --->   "%call_ln245 = call void @load_patch_tile, i32 %input_ftmap, i9 %h0_2, i8 %trunc_ln242, i8 %th_eff, i8 %tw_eff, i32 %patch" [src/srcnn.cpp:245]   --->   Operation 51 'call' 'call_ln245' <Predicate = (icmp_ln242)> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln239 = store i9 %h0_3, i9 %h0" [src/srcnn.cpp:239]   --->   Operation 52 'store' 'store_ln239' <Predicate = (!icmp_ln242)> <Delay = 0.42>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln239 = br void %for.body" [src/srcnn.cpp:239]   --->   Operation 53 'br' 'br_ln239' <Predicate = (!icmp_ln242)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln245 = call void @load_patch_tile, i32 %input_ftmap, i9 %h0_2, i8 %trunc_ln242, i8 %th_eff, i8 %tw_eff, i32 %patch" [src/srcnn.cpp:245]   --->   Operation 54 'call' 'call_ln245' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.39>
ST_5 : Operation 55 [2/2] (3.39ns)   --->   "%call_ln248 = call void @precompute_conv12_halo, i32 %patch, i9 %h0_2, i8 %trunc_ln242, i8 %th_eff, i8 %tw_eff, i32 %conv1_weights, i32 %conv1_biases, i32 %conv2_weights, i32 %conv2_biases, i32 %conv2_buf" [src/srcnn.cpp:248]   --->   Operation 55 'call' 'call_ln248' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln248 = call void @precompute_conv12_halo, i32 %patch, i9 %h0_2, i8 %trunc_ln242, i8 %th_eff, i8 %tw_eff, i32 %conv1_weights, i32 %conv1_biases, i32 %conv2_weights, i32 %conv2_biases, i32 %conv2_buf" [src/srcnn.cpp:248]   --->   Operation 56 'call' 'call_ln248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.65>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 57 'read' 'conv3_biases_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %conv3_biases_read"   --->   Operation 58 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [2/2] (1.65ns)   --->   "%call_ln255 = call void @conv3_from_precomputed_conv2, i9 %h0_2, i8 %trunc_ln242, i8 %th_eff, i8 %tw_eff, i32 %conv3_weights, i32 %empty, i32 %conv2_buf, i32 %output_ftmap" [src/srcnn.cpp:255]   --->   Operation 59 'call' 'call_ln255' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln242 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/srcnn.cpp:242]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln242' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln242 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/srcnn.cpp:242]   --->   Operation 61 'specloopname' 'specloopname_ln242' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln255 = call void @conv3_from_precomputed_conv2, i9 %h0_2, i8 %trunc_ln242, i8 %th_eff, i8 %tw_eff, i32 %conv3_weights, i32 %empty, i32 %conv2_buf, i32 %output_ftmap" [src/srcnn.cpp:255]   --->   Operation 62 'call' 'call_ln255' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln242 = br void %for.body5" [src/srcnn.cpp:242]   --->   Operation 63 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h0') [9]  (0.000 ns)
	'store' operation ('store_ln239', src/srcnn.cpp:239) of constant 0 on local variable 'h0' [29]  (0.427 ns)

 <State 2>: 1.169ns
The critical path consists of the following:
	'load' operation ('h0', src/srcnn.cpp:239) on local variable 'h0' [32]  (0.000 ns)
	'add' operation ('h0', src/srcnn.cpp:240) [38]  (0.776 ns)
	'select' operation ('th_eff', src/srcnn.cpp:240) [42]  (0.393 ns)

 <State 3>: 4.561ns
The critical path consists of the following:
	'phi' operation ('w0') with incoming values : ('w0', src/srcnn.cpp:243) [45]  (0.000 ns)
	'add' operation ('w0', src/srcnn.cpp:243) [51]  (0.776 ns)
	'select' operation ('tw_eff', src/srcnn.cpp:243) [55]  (0.393 ns)
	'call' operation ('call_ln245', src/srcnn.cpp:245) to 'load_patch_tile' [56]  (3.392 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 3.392ns
The critical path consists of the following:
	'call' operation ('call_ln248', src/srcnn.cpp:248) to 'precompute_conv12_halo' [57]  (3.392 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 1.650ns
The critical path consists of the following:
	wire read operation ('conv3_biases_read') on port 'conv3_biases' [58]  (0.000 ns)
	'call' operation ('call_ln255', src/srcnn.cpp:255) to 'conv3_from_precomputed_conv2' [60]  (1.650 ns)

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
