import assert from 'node:assert/strict';
import test from 'node:test';

import { ARM64_ARCHITECTURE, X86_64_ARCHITECTURE } from '../../../js/targets/architecture/index.js';
import { resolveABIPlugin } from '../../../js/targets/abi/index.js';
import { x86RegisterDescriptor } from '../../../js/targets/architecture/x86_64/registers.js';
import { effects, reg, vex2, physicalWrites } from '../effects/fp-simd/helpers.mjs';

test('x86 semantic selection coexists with integrated viewer implementation while public capability remains conservative', () => {
  assert.equal(X86_64_ARCHITECTURE.fixedInstructionSize, null);
  assert.equal(X86_64_ARCHITECTURE.viewerCompatible, false);
  assert.equal(typeof X86_64_ARCHITECTURE.liftExact, 'function');
  assert.equal(X86_64_ARCHITECTURE.capabilities.semanticAnalysis, 'phase5-shadow-partial');
  assert.equal(ARM64_ARCHITECTURE.viewerCompatible, true);
  assert.equal(ARM64_ARCHITECTURE.fixedInstructionSize, 4);
  assert.equal(ARM64_ARCHITECTURE.capabilities.semanticAnalysis, 'legacy-v1');
});

test('canonical x86 physical state covers legacy YMM views, AVX-512 composites, opmask, x87, and MXCSR', () => {
  const xmm0 = x86RegisterDescriptor('xmm0');
  const ymm0 = x86RegisterDescriptor('ymm0');
  const zmm0 = x86RegisterDescriptor('zmm0');
  const k1 = x86RegisterDescriptor('k1');
  const st0 = x86RegisterDescriptor('st(0)');
  const mm0 = x86RegisterDescriptor('mm0');
  const mxcsr = x86RegisterDescriptor('mxcsr');
  assert.equal(xmm0.physicalId, 'ymm0');
  assert.equal(xmm0.viewBits, 128);
  assert.equal(ymm0.physicalId, 'ymm0');
  assert.equal(ymm0.viewBits, 256);
  assert.equal(zmm0.viewBits, 512);
  assert.deepEqual(zmm0.compositeParts.map((part) => part.physicalId), ['ymm0','zmmh0']);
  assert.equal(k1.physicalId, 'k1');
  assert.equal(k1.viewBits, 64);
  assert.equal(st0.physicalId, 'x87-stack');
  assert.equal(st0.dynamicView.kind, 'x87-top-relative');
  assert.equal(mm0.physicalId, 'x87-stack');
  assert.equal(mm0.viewBits, 64);
  assert.equal(mxcsr.physicalId, 'mxcsr');
  assert.equal(mxcsr.viewBits, 32);
  assert.equal(mxcsr.kind, 'fp-environment');
});

test('legacy SSE preserves upper YMM while VEX.128 zeroes the upper half', () => {
  const legacy = effects('movaps', [reg('xmm0','write'),reg('xmm1','read')], { instructionId:'p5-i:legacy-sse' });
  assert.equal(legacy.metadata.upperLaneBehavior, 'preserve-upper-128');
  assert.equal(physicalWrites(legacy,'ymm0').length, 1);

  const vex = effects('vxorps', [reg('xmm0','write'),reg('xmm1','read'),reg('xmm2','read')], { prefixes:vex2(0xf8), instructionId:'p5-i:vex128' });
  assert.equal(vex.metadata.upperLaneBehavior, 'zero-upper-128');
  assert.equal(physicalWrites(vex,'ymm0').length, 1);
});

test('SysV AMD64 and Microsoft x64 ABI plugins remain independently selectable', () => {
  assert.equal(resolveABIPlugin({ architecture:'x86_64', abiId:'sysv-amd64' }).id, 'sysv-amd64');
  assert.equal(resolveABIPlugin({ architecture:'x86_64', abiId:'microsoft-x64' }).id, 'microsoft-x64');
});
