{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541082423277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541082423278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  1 12:27:03 2018 " "Processing started: Thu Nov  1 12:27:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541082423278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541082423278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541082423279 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541082423496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface-archInterface " "Found design unit 1: interface-archInterface" {  } { { "interface.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/interface.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423913 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082423913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_top-archTop " "Found design unit 1: traffic_light_top-archTop" {  } { { "traffic_light_top.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/traffic_light_top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423914 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_top " "Found entity 1: traffic_light_top" {  } { { "traffic_light_top.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/traffic_light_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082423914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_n_bits-archAdder " "Found design unit 1: adder_n_bits-archAdder" {  } { { "adder_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/adder_n_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423915 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_n_bits " "Found entity 1: adder_n_bits" {  } { { "adder_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/adder_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082423915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BC-archBC " "Found design unit 1: BC-archBC" {  } { { "BC.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423916 ""} { "Info" "ISGN_ENTITY_NAME" "1 BC " "Found entity 1: BC" {  } { { "BC.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082423916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_n_bits-archRegister " "Found design unit 1: register_n_bits-archRegister" {  } { { "register_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/register_n_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423917 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_n_bits " "Found entity 1: register_n_bits" {  } { { "register_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/register_n_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082423917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compareIfEqual_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compareIfEqual_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compareIfEqual_n_bits-archCompareIfEqual " "Found design unit 1: compareIfEqual_n_bits-archCompareIfEqual" {  } { { "compareIfEqual_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/compareIfEqual_n_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423917 ""} { "Info" "ISGN_ENTITY_NAME" "1 compareIfEqual_n_bits " "Found entity 1: compareIfEqual_n_bits" {  } { { "compareIfEqual_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/compareIfEqual_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082423917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BO-archBO " "Found design unit 1: BO-archBO" {  } { { "BO.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423918 ""} { "Info" "ISGN_ENTITY_NAME" "1 BO " "Found entity 1: BO" {  } { { "BO.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082423918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_n_bits-archMux " "Found design unit 1: mux2x1_n_bits-archMux" {  } { { "mux2x1_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/mux2x1_n_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423919 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_n_bits " "Found entity 1: mux2x1_n_bits" {  } { { "mux2x1_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/mux2x1_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082423919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_n_bits-archMux " "Found design unit 1: mux4x1_n_bits-archMux" {  } { { "mux4x1_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/mux4x1_n_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423919 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_n_bits " "Found entity 1: mux4x1_n_bits" {  } { { "mux4x1_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/mux4x1_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082423919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082423919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface " "Elaborating entity \"interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541082423974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_light_top traffic_light_top:top " "Elaborating entity \"traffic_light_top\" for hierarchy \"traffic_light_top:top\"" {  } { { "interface.vhd" "top" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/interface.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541082423990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BC traffic_light_top:top\|BC:bc_map " "Elaborating entity \"BC\" for hierarchy \"traffic_light_top:top\|BC:bc_map\"" {  } { { "traffic_light_top.vhd" "bc_map" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/traffic_light_top.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541082423995 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentState BC.vhd(26) " "VHDL Process Statement warning at BC.vhd(26): signal \"currentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BC.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BC.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541082423996 "|traffic_light_top|BC:bc_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentState BC.vhd(27) " "VHDL Process Statement warning at BC.vhd(27): signal \"currentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BC.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BC.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541082423996 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxEW\[0\] BC.vhd(120) " "Inferred latch for \"cMuxEW\[0\]\" at BC.vhd(120)" {  } { { "BC.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BC.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541082423996 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxEW\[1\] BC.vhd(120) " "Inferred latch for \"cMuxEW\[1\]\" at BC.vhd(120)" {  } { { "BC.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BC.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541082423996 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxNS\[0\] BC.vhd(102) " "Inferred latch for \"cMuxNS\[0\]\" at BC.vhd(102)" {  } { { "BC.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BC.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541082423996 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxNS\[1\] BC.vhd(102) " "Inferred latch for \"cMuxNS\[1\]\" at BC.vhd(102)" {  } { { "BC.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BC.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541082423997 "|traffic_light_top|BC:bc_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BO traffic_light_top:top\|BO:bo_map " "Elaborating entity \"BO\" for hierarchy \"traffic_light_top:top\|BO:bo_map\"" {  } { { "traffic_light_top.vhd" "bo_map" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/traffic_light_top.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541082423998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n_bits traffic_light_top:top\|BO:bo_map\|register_n_bits:Rcktimer " "Elaborating entity \"register_n_bits\" for hierarchy \"traffic_light_top:top\|BO:bo_map\|register_n_bits:Rcktimer\"" {  } { { "BO.vhd" "Rcktimer" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541082424000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_n_bits traffic_light_top:top\|BO:bo_map\|adder_n_bits:Acktimer " "Elaborating entity \"adder_n_bits\" for hierarchy \"traffic_light_top:top\|BO:bo_map\|adder_n_bits:Acktimer\"" {  } { { "BO.vhd" "Acktimer" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541082424001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compareIfEqual_n_bits traffic_light_top:top\|BO:bo_map\|compareIfEqual_n_bits:Cs1 " "Elaborating entity \"compareIfEqual_n_bits\" for hierarchy \"traffic_light_top:top\|BO:bo_map\|compareIfEqual_n_bits:Cs1\"" {  } { { "BO.vhd" "Cs1" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541082424003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n_bits traffic_light_top:top\|BO:bo_map\|register_n_bits:Rtime " "Elaborating entity \"register_n_bits\" for hierarchy \"traffic_light_top:top\|BO:bo_map\|register_n_bits:Rtime\"" {  } { { "BO.vhd" "Rtime" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541082424004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_n_bits traffic_light_top:top\|BO:bo_map\|adder_n_bits:Atime " "Elaborating entity \"adder_n_bits\" for hierarchy \"traffic_light_top:top\|BO:bo_map\|adder_n_bits:Atime\"" {  } { { "BO.vhd" "Atime" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541082424005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compareIfEqual_n_bits traffic_light_top:top\|BO:bo_map\|compareIfEqual_n_bits:Cs45 " "Elaborating entity \"compareIfEqual_n_bits\" for hierarchy \"traffic_light_top:top\|BO:bo_map\|compareIfEqual_n_bits:Cs45\"" {  } { { "BO.vhd" "Cs45" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541082424007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_n_bits traffic_light_top:top\|BO:bo_map\|mux4x1_n_bits:MNS " "Elaborating entity \"mux4x1_n_bits\" for hierarchy \"traffic_light_top:top\|BO:bo_map\|mux4x1_n_bits:MNS\"" {  } { { "BO.vhd" "MNS" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541082424013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n_bits traffic_light_top:top\|BO:bo_map\|register_n_bits:RNS " "Elaborating entity \"register_n_bits\" for hierarchy \"traffic_light_top:top\|BO:bo_map\|register_n_bits:RNS\"" {  } { { "BO.vhd" "RNS" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541082424014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_n_bits traffic_light_top:top\|BO:bo_map\|mux2x1_n_bits:MP " "Elaborating entity \"mux2x1_n_bits\" for hierarchy \"traffic_light_top:top\|BO:bo_map\|mux2x1_n_bits:MP\"" {  } { { "BO.vhd" "MP" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541082424015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n_bits traffic_light_top:top\|BO:bo_map\|register_n_bits:RP " "Elaborating entity \"register_n_bits\" for hierarchy \"traffic_light_top:top\|BO:bo_map\|register_n_bits:RP\"" {  } { { "BO.vhd" "RP" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541082424016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541082424766 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541082424766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541082424822 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541082424822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541082424822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541082424822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541082424832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  1 12:27:04 2018 " "Processing ended: Thu Nov  1 12:27:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541082424832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541082424832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541082424832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541082424832 ""}
