<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.272</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1736602040</Best-caseLatency>
            <Average-caseLatency>2667508152</Average-caseLatency>
            <Worst-caseLatency>3597595064</Worst-caseLatency>
            <Best-caseRealTimeLatency>17.366 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>26.675 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>35.976 sec</Worst-caseRealTimeLatency>
            <Interval-min>1736602041</Interval-min>
            <Interval-max>3597595065</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_18_1>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <Latency>12517568</Latency>
                <AbsoluteTimeLatency>125175680</AbsoluteTimeLatency>
                <IterationLatency>195587</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_19_2>
                    <Slack>7.30</Slack>
                    <TripCount>255</TripCount>
                    <Latency>195585</Latency>
                    <AbsoluteTimeLatency>1955850</AbsoluteTimeLatency>
                    <IterationLatency>767</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_20_3>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>765</Latency>
                        <AbsoluteTimeLatency>7650</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_20_3>
                </VITIS_LOOP_19_2>
            </VITIS_LOOP_18_1>
            <VITIS_LOOP_30_4>
                <Slack>7.30</Slack>
                <TripCount>32</TripCount>
                <Latency>6258784</Latency>
                <AbsoluteTimeLatency>62587840</AbsoluteTimeLatency>
                <IterationLatency>195587</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_31_5>
                    <Slack>7.30</Slack>
                    <TripCount>255</TripCount>
                    <Latency>195585</Latency>
                    <AbsoluteTimeLatency>1955850</AbsoluteTimeLatency>
                    <IterationLatency>767</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_32_6>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>765</Latency>
                        <AbsoluteTimeLatency>7650</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_32_6>
                </VITIS_LOOP_31_5>
            </VITIS_LOOP_30_4>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>11134</BRAM_18K>
            <DSP>8</DSP>
            <FF>66425</FF>
            <LUT>16466</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_address0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_ce0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_q0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_address0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_ce0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_q0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_address0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_ce0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_q0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_address0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_ce0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_q0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_address0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_ce0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_q0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_address0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_ce0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_q0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_biases</name>
            <Object>conv3_biases</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_address0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_ce0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_we0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_d0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv1_fu_1560</InstName>
                    <ModuleName>conv1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1560</ID>
                    <BindInstances>add_ln34_fu_6728_p2 sub77_fu_6764_p2 add_ln37_fu_6790_p2 add_ln40_fu_6836_p2 add_ln41_fu_6899_p2 add_ln44_fu_6914_p2 add_ln42_fu_6941_p2 sub81_fu_6868_p2 add_ln57_1_fu_6957_p2 add_ln57_fu_6977_p2 add_ln62_fu_7009_p2 tmp1_fu_7024_p2 empty_fu_7034_p2 empty_47_fu_7057_p2 sub_ln62_fu_7096_p2 add_ln58_fu_7116_p2 add_ln58_1_fu_7122_p2 add_ln62_1_fu_7142_p2 add_ln61_fu_7192_p2 add_ln61_1_fu_7202_p2 add_ln11_fu_7221_p2 add_ln62_2_fu_7260_p2 add_ln58_2_fu_7321_p2 add_ln57_2_fu_7270_p2 add_ln70_fu_7351_p2 empty_49_fu_7364_p2 add_ln75_fu_7386_p2 add_ln75_1_fu_9988_p2 add_ln75_2_fu_10005_p2 add_ln73_fu_10017_p2 add_ln75_3_fu_10027_p2 add_ln74_fu_10043_p2 add_ln91_fu_13963_p2 add_ln93_1_fu_13974_p2 empty_51_fu_13984_p2 add_ln93_fu_14011_p2 mul_6ns_8ns_13_1_1_U10 empty_52_fu_14069_p2 mul_6ns_8ns_13_1_1_U11 empty_53_fu_14099_p2 mul_6ns_8ns_13_1_1_U12 empty_54_fu_14129_p2 mul_6ns_8ns_13_1_1_U13 empty_55_fu_14159_p2 mul_6ns_8ns_13_1_1_U14 empty_56_fu_14189_p2 mul_6ns_8ns_13_1_1_U15 empty_57_fu_14219_p2 mul_6ns_8ns_13_1_1_U16 empty_58_fu_14249_p2 mul_6ns_8ns_13_1_1_U17 add_ln101_fu_14341_p2 grp_fu_14353_p0 mul_6ns_8ns_13_1_1_U65 add_ln105_fu_15115_p2 add_ln105_1_fu_15121_p2 add_ln105_2_fu_15157_p2 add_ln105_3_fu_15193_p2 add_ln105_4_fu_15228_p2 add_ln105_5_fu_15291_p2 add_ln105_6_fu_15326_p2 add_ln105_7_fu_15521_p2 add_ln105_8_fu_15556_p2 add_ln105_9_fu_15591_p2 fmul_32ns_32ns_32_3_max_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U3 add_ln101_1_fu_16054_p2 grp_fu_16066_p0 mul_6ns_8ns_13_1_1_U143 add_ln105_10_fu_16834_p2 add_ln105_11_fu_16840_p2 add_ln105_12_fu_16876_p2 add_ln105_13_fu_16912_p2 add_ln105_14_fu_16947_p2 add_ln105_15_fu_16982_p2 add_ln105_16_fu_16986_p2 add_ln105_17_fu_16990_p2 add_ln105_18_fu_16994_p2 add_ln105_19_fu_16998_p2 fmul_32ns_32ns_32_3_max_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U3 add_ln96_fu_16783_p2 add_ln93_2_fu_14287_p2 add_ln117_fu_17750_p2 empty_60_fu_17763_p2 sub_ln121_fu_17785_p2 add_ln118_fu_17821_p2 empty_61_fu_17832_p2 add_ln121_1_fu_17842_p2 sub_ln121_1_fu_17863_p2 add_ln121_2_fu_17873_p2 add_ln119_fu_17904_p2 add_ln121_fu_17920_p2 add_ln121_3_fu_17930_p2 add_ln31_fu_6770_p2 conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_1_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_2_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_3_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_4_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_5_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_6_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_7_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_8_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_0_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_1_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_2_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_3_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_4_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_5_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_6_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_7_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_8_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_0_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_1_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_2_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_3_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_4_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_5_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_6_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_7_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_8_0_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_fu_2938</InstName>
                    <ModuleName>conv2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2938</ID>
                    <BindInstances>sub_ln20_fu_209_p2 add_ln10_fu_233_p2 add_ln20_fu_251_p2 sub_ln20_1_fu_272_p2 add_ln11_fu_284_p2 add_ln20_2_fu_302_p2 add_ln12_fu_318_p2 sub_ln17_fu_344_p2 add_ln17_fu_354_p2 add_ln17_2_fu_391_p2 add_ln15_fu_407_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_fu_2950</InstName>
                    <ModuleName>conv3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2950</ID>
                    <BindInstances>sub_ln46_fu_239_p2 add_ln13_fu_255_p2 add_ln46_fu_265_p2 add_ln14_fu_285_p2 sub_ln41_fu_315_p2 add_ln41_fu_337_p2 add_ln18_fu_349_p2 add_ln41_1_fu_364_p2 add_ln41_2_fu_385_p2 add_ln19_fu_397_p2 add_ln20_fu_403_p2 add_ln20_1_fu_413_p2 add_ln41_3_fu_466_p2 sub_ln41_1_fu_487_p2 add_ln41_4_fu_497_p2 add_ln30_fu_513_p2 add_ln31_fu_519_p2 add_ln31_1_fu_529_p2 add_ln41_5_fu_582_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>sub_ln21_fu_2992_p2 add_ln18_fu_3008_p2 add_ln21_fu_3023_p2 sub_ln21_1_fu_3044_p2 add_ln19_fu_3056_p2 add_ln21_1_fu_3070_p2 add_ln20_fu_3086_p2 sub_ln33_fu_3151_p2 add_ln30_fu_3167_p2 add_ln33_fu_3182_p2 sub_ln33_1_fu_3203_p2 add_ln31_fu_3215_p2 add_ln33_1_fu_3229_p2 add_ln32_fu_3245_p2 feat1_U feat2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv1</Name>
            <Loops>
                <outputFeatureTile>
                    <outputHeightTile>
                        <outputWidthTile>
                            <initializeWithBias>
                                <VITIS_LOOP_41_1>
                                    <VITIS_LOOP_42_2/>
                                </VITIS_LOOP_41_1>
                            </initializeWithBias>
                            <VITIS_LOOP_57_3>
                                <VITIS_LOOP_58_4/>
                            </VITIS_LOOP_57_3>
                            <loadWeightTile>
                                <VITIS_LOOP_73_6>
                                    <VITIS_LOOP_74_7/>
                                </VITIS_LOOP_73_6>
                            </loadWeightTile>
                            <tileCalculation>
                                <debug1>
                                    <debug2>
                                        <debug3/>
                                        <debug3/>
                                    </debug2>
                                </debug1>
                            </tileCalculation>
                            <tileWritewBack>
                                <VITIS_LOOP_118_9>
                                    <VITIS_LOOP_119_10/>
                                </VITIS_LOOP_118_9>
                            </tileWritewBack>
                        </outputWidthTile>
                    </outputHeightTile>
                </outputFeatureTile>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.272</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21826705</Best-caseLatency>
                    <Average-caseLatency>952732817</Average-caseLatency>
                    <Worst-caseLatency>1882819729</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.218 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.527 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.828 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21826705 ~ 1882819729</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <outputFeatureTile>
                        <Name>outputFeatureTile</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>21826704 ~ 1882819728</Latency>
                        <AbsoluteTimeLatency>0.218 sec ~ 18.828 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2728338</min>
                                <max>235352466</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2728338 ~ 235352466</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <outputHeightTile>
                            <Name>outputHeightTile</Name>
                            <Slack>7.30</Slack>
                            <TripCount>8</TripCount>
                            <Latency>2728336 ~ 235352464</Latency>
                            <AbsoluteTimeLatency>27.283 ms ~ 2.354 sec</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>341042</min>
                                    <max>29419058</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>341042 ~ 29419058</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <outputWidthTile>
                                <Name>outputWidthTile</Name>
                                <Slack>7.30</Slack>
                                <TripCount>8</TripCount>
                                <Latency>341040 ~ 29419056</Latency>
                                <AbsoluteTimeLatency>3.410 ms ~ 0.294 sec</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>42630</min>
                                        <max>3677382</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>42630 ~ 3677382</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <initializeWithBias>
                                    <Name>initializeWithBias</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>8</TripCount>
                                    <Latency>16920</Latency>
                                    <AbsoluteTimeLatency>0.169 ms</AbsoluteTimeLatency>
                                    <IterationLatency>2115</IterationLatency>
                                    <PipelineDepth>2115</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_41_1>
                                        <Name>VITIS_LOOP_41_1</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>32</TripCount>
                                        <Latency>2112</Latency>
                                        <AbsoluteTimeLatency>21.120 us</AbsoluteTimeLatency>
                                        <IterationLatency>66</IterationLatency>
                                        <PipelineDepth>66</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <VITIS_LOOP_42_2>
                                            <Name>VITIS_LOOP_42_2</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>32</TripCount>
                                            <Latency>64</Latency>
                                            <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                                            <IterationLatency>2</IterationLatency>
                                            <PipelineDepth>2</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                        </VITIS_LOOP_42_2>
                                    </VITIS_LOOP_41_1>
                                </initializeWithBias>
                                <VITIS_LOOP_57_3>
                                    <Name>VITIS_LOOP_57_3</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>40</TripCount>
                                    <Latency>3280 ~ 4880</Latency>
                                    <AbsoluteTimeLatency>32.800 us ~ 48.800 us</AbsoluteTimeLatency>
                                    <IterationLatency>
                                        <range>
                                            <min>82</min>
                                            <max>122</max>
                                        </range>
                                    </IterationLatency>
                                    <PipelineDepth>82 ~ 122</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_58_4>
                                        <Name>VITIS_LOOP_58_4</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>40</TripCount>
                                        <Latency>80 ~ 120</Latency>
                                        <AbsoluteTimeLatency>0.800 us ~ 1.200 us</AbsoluteTimeLatency>
                                        <IterationLatency>
                                            <range>
                                                <min>2</min>
                                                <max>3</max>
                                            </range>
                                        </IterationLatency>
                                        <PipelineDepth>2 ~ 3</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </VITIS_LOOP_58_4>
                                </VITIS_LOOP_57_3>
                                <loadWeightTile>
                                    <Name>loadWeightTile</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>8</TripCount>
                                    <Latency>3400</Latency>
                                    <AbsoluteTimeLatency>34.000 us</AbsoluteTimeLatency>
                                    <IterationLatency>425</IterationLatency>
                                    <PipelineDepth>425</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_73_6>
                                        <Name>VITIS_LOOP_73_6</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>9</TripCount>
                                        <Latency>423</Latency>
                                        <AbsoluteTimeLatency>4.230 us</AbsoluteTimeLatency>
                                        <IterationLatency>47</IterationLatency>
                                        <PipelineDepth>47</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <VITIS_LOOP_74_7>
                                            <Name>VITIS_LOOP_74_7</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>9</TripCount>
                                            <Latency>45</Latency>
                                            <AbsoluteTimeLatency>0.450 us</AbsoluteTimeLatency>
                                            <IterationLatency>5</IterationLatency>
                                            <PipelineDepth>5</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                        </VITIS_LOOP_74_7>
                                    </VITIS_LOOP_73_6>
                                </loadWeightTile>
                                <tileCalculation>
                                    <Name>tileCalculation</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>32</TripCount>
                                    <Latency>2112 ~ 3635264</Latency>
                                    <AbsoluteTimeLatency>21.120 us ~ 36.353 ms</AbsoluteTimeLatency>
                                    <IterationLatency>
                                        <range>
                                            <min>66</min>
                                            <max>113602</max>
                                        </range>
                                    </IterationLatency>
                                    <PipelineDepth>66 ~ 113602</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <debug1>
                                        <Name>debug1</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>32</TripCount>
                                        <Latency>64 ~ 113600</Latency>
                                        <AbsoluteTimeLatency>0.640 us ~ 1.136 ms</AbsoluteTimeLatency>
                                        <IterationLatency>
                                            <range>
                                                <min>2</min>
                                                <max>3550</max>
                                            </range>
                                        </IterationLatency>
                                        <PipelineDepth>2 ~ 3550</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <debug2>
                                            <Name>debug2</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>4</TripCount>
                                            <Latency>3548</Latency>
                                            <AbsoluteTimeLatency>35.480 us</AbsoluteTimeLatency>
                                            <IterationLatency>887</IterationLatency>
                                            <PipelineDepth>887</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                            <debug3>
                                                <Name>debug3</Name>
                                                <Slack>7.30</Slack>
                                                <TripCount>9</TripCount>
                                                <Latency>441</Latency>
                                                <AbsoluteTimeLatency>4.410 us</AbsoluteTimeLatency>
                                                <IterationLatency>49</IterationLatency>
                                                <PipelineDepth>49</PipelineDepth>
                                                <PipelineType>no</PipelineType>
                                                <InstanceList/>
                                            </debug3>
                                            <debug3>
                                                <Name>debug3</Name>
                                                <Slack>7.30</Slack>
                                                <TripCount>9</TripCount>
                                                <Latency>441</Latency>
                                                <AbsoluteTimeLatency>4.410 us</AbsoluteTimeLatency>
                                                <IterationLatency>49</IterationLatency>
                                                <PipelineDepth>49</PipelineDepth>
                                                <PipelineType>no</PipelineType>
                                                <InstanceList/>
                                            </debug3>
                                        </debug2>
                                    </debug1>
                                </tileCalculation>
                                <tileWritewBack>
                                    <Name>tileWritewBack</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>8</TripCount>
                                    <Latency>16912</Latency>
                                    <AbsoluteTimeLatency>0.169 ms</AbsoluteTimeLatency>
                                    <IterationLatency>2114</IterationLatency>
                                    <PipelineDepth>2114</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_118_9>
                                        <Name>VITIS_LOOP_118_9</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>32</TripCount>
                                        <Latency>2112</Latency>
                                        <AbsoluteTimeLatency>21.120 us</AbsoluteTimeLatency>
                                        <IterationLatency>66</IterationLatency>
                                        <PipelineDepth>66</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <VITIS_LOOP_119_10>
                                            <Name>VITIS_LOOP_119_10</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>32</TripCount>
                                            <Latency>64</Latency>
                                            <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                                            <IterationLatency>2</IterationLatency>
                                            <PipelineDepth>2</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                        </VITIS_LOOP_119_10>
                                    </VITIS_LOOP_118_9>
                                </tileWritewBack>
                            </outputWidthTile>
                        </outputHeightTile>
                    </outputFeatureTile>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>70</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>24</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>65131</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>27</UTIL_FF>
                    <LUT>14195</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outputHeightTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_6728_p2" SOURCE="src/conv1.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outputHeightTile" OPTYPE="add" PRAGMA="" RTLNAME="sub77_fu_6764_p2" SOURCE="src/conv1.cpp:34" URAM="0" VARIABLE="sub77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outputWidthTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_6790_p2" SOURCE="src/conv1.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initializeWithBias" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_6836_p2" SOURCE="src/conv1.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_6899_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_6914_p2" SOURCE="src/conv1.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_6941_p2" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outputWidthTile" OPTYPE="add" PRAGMA="" RTLNAME="sub81_fu_6868_p2" SOURCE="src/conv1.cpp:37" URAM="0" VARIABLE="sub81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_6957_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_6977_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_7009_p2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_7024_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_7034_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_7057_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="empty_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln62_fu_7096_p2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="sub_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_7116_p2" SOURCE="src/conv1.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_7122_p2" SOURCE="src/conv1.cpp:58" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_7142_p2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="add_ln62_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_7192_p2" SOURCE="src/conv1.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_7202_p2" SOURCE="src/conv1.cpp:61" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_7221_p2" SOURCE="src/conv1.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_2_fu_7260_p2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="add_ln62_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_2_fu_7321_p2" SOURCE="src/conv1.cpp:58" URAM="0" VARIABLE="add_ln58_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_2_fu_7270_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadWeightTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_7351_p2" SOURCE="src/conv1.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadWeightTile" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_7364_p2" SOURCE="src/conv1.cpp:70" URAM="0" VARIABLE="empty_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadWeightTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_7386_p2" SOURCE="src/conv1.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_9988_p2" SOURCE="src/conv1.cpp:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_10005_p2" SOURCE="src/conv1.cpp:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_10017_p2" SOURCE="src/conv1.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_3_fu_10027_p2" SOURCE="src/conv1.cpp:75" URAM="0" VARIABLE="add_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_10043_p2" SOURCE="src/conv1.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_13963_p2" SOURCE="src/conv1.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_13974_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="add_ln93_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_13984_p2" SOURCE="src/conv1.cpp:91" URAM="0" VARIABLE="empty_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_14011_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U10" SOURCE="src/conv1.cpp:94" URAM="0" VARIABLE="mul_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_14069_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U11" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="mul30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_53_fu_14099_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U12" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="mul27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_14129_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U13" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="mul24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_55_fu_14159_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U14" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="mul21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_14189_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U15" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="mul18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_57_fu_14219_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U16" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="mul15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_58_fu_14249_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U17" SOURCE="src/conv1.cpp:96" URAM="0" VARIABLE="mul_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_14341_p2" SOURCE="src/conv1.cpp:101" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_14353_p0" SOURCE="src/conv1.cpp:101" URAM="0" VARIABLE="empty_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U65" SOURCE="src/conv1.cpp:102" URAM="0" VARIABLE="mul_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_15115_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_15121_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_2_fu_15157_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_3_fu_15193_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_4_fu_15228_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_5_fu_15291_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_6_fu_15326_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_7_fu_15521_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_8_fu_15556_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_9_fu_15591_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_1_fu_16054_p2" SOURCE="src/conv1.cpp:101" URAM="0" VARIABLE="add_ln101_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_16066_p0" SOURCE="src/conv1.cpp:101" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="debug3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_8ns_13_1_1_U143" SOURCE="src/conv1.cpp:102" URAM="0" VARIABLE="mul_ln102_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_10_fu_16834_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_11_fu_16840_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_12_fu_16876_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_13_fu_16912_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_14_fu_16947_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_15_fu_16982_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_16_fu_16986_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_17_fu_16990_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_18_fu_16994_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_19_fu_16998_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_16783_p2" SOURCE="src/conv1.cpp:96" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_2_fu_14287_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="add_ln93_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileWritewBack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_17750_p2" SOURCE="src/conv1.cpp:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileWritewBack" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_17763_p2" SOURCE="src/conv1.cpp:117" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileWritewBack" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln121_fu_17785_p2" SOURCE="src/conv1.cpp:121" URAM="0" VARIABLE="sub_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_17821_p2" SOURCE="src/conv1.cpp:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_9" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_17832_p2" SOURCE="src/conv1.cpp:118" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_1_fu_17842_p2" SOURCE="src/conv1.cpp:121" URAM="0" VARIABLE="add_ln121_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln121_1_fu_17863_p2" SOURCE="src/conv1.cpp:121" URAM="0" VARIABLE="sub_ln121_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_2_fu_17873_p2" SOURCE="src/conv1.cpp:121" URAM="0" VARIABLE="add_ln121_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_17904_p2" SOURCE="src/conv1.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_17920_p2" SOURCE="src/conv1.cpp:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_3_fu_17930_p2" SOURCE="src/conv1.cpp:121" URAM="0" VARIABLE="add_ln121_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outputFeatureTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_6770_p2" SOURCE="src/conv1.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_1_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_2_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_3_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_4_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_5_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_6_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_7_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_8_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_0_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_1_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_2_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_3_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_4_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_5_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_6_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_7_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_8_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_0_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_1_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_2_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_3_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_4_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_5_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_6_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_7_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_8_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_8_0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2</Name>
            <Loops>
                <VITIS_LOOP_10_1>
                    <VITIS_LOOP_11_2>
                        <VITIS_LOOP_12_3>
                            <VITIS_LOOP_15_4/>
                        </VITIS_LOOP_12_3>
                    </VITIS_LOOP_11_2>
                </VITIS_LOOP_10_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1202718817</Best-caseLatency>
                    <Average-caseLatency>1202718817</Average-caseLatency>
                    <Worst-caseLatency>1202718817</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.027 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.027 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.027 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1202718817</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_10_1>
                        <Name>VITIS_LOOP_10_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>1202718816</Latency>
                        <AbsoluteTimeLatency>12.027 sec</AbsoluteTimeLatency>
                        <IterationLatency>37584963</IterationLatency>
                        <PipelineDepth>37584963</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_11_2>
                            <Name>VITIS_LOOP_11_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>37584960</Latency>
                            <AbsoluteTimeLatency>0.376 sec</AbsoluteTimeLatency>
                            <IterationLatency>147392</IterationLatency>
                            <PipelineDepth>147392</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_12_3>
                                <Name>VITIS_LOOP_12_3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>147390</Latency>
                                <AbsoluteTimeLatency>1.474 ms</AbsoluteTimeLatency>
                                <IterationLatency>578</IterationLatency>
                                <PipelineDepth>578</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_15_4>
                                    <Name>VITIS_LOOP_15_4</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>64</TripCount>
                                    <Latency>576</Latency>
                                    <AbsoluteTimeLatency>5.760 us</AbsoluteTimeLatency>
                                    <IterationLatency>9</IterationLatency>
                                    <PipelineDepth>9</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </VITIS_LOOP_15_4>
                            </VITIS_LOOP_12_3>
                        </VITIS_LOOP_11_2>
                    </VITIS_LOOP_10_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>311</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln20_fu_209_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="sub_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_233_p2" SOURCE="src/conv2.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_251_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln20_1_fu_272_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="sub_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_284_p2" SOURCE="src/conv2.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_2_fu_302_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="add_ln20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_318_p2" SOURCE="src/conv2.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln17_fu_344_p2" SOURCE="src/conv2.cpp:17" URAM="0" VARIABLE="sub_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_354_p2" SOURCE="src/conv2.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_2_fu_391_p2" SOURCE="src/conv2.cpp:17" URAM="0" VARIABLE="add_ln17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_407_p2" SOURCE="src/conv2.cpp:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3</Name>
            <Loops>
                <VITIS_LOOP_13_2>
                    <VITIS_LOOP_14_3>
                        <VITIS_LOOP_18_4>
                            <VITIS_LOOP_19_5>
                                <VITIS_LOOP_30_6/>
                            </VITIS_LOOP_19_5>
                        </VITIS_LOOP_18_4>
                    </VITIS_LOOP_14_3>
                </VITIS_LOOP_13_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>493280161</Best-caseLatency>
                    <Average-caseLatency>493280161</Average-caseLatency>
                    <Worst-caseLatency>493280161</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.933 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.933 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.933 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>493280161</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_2>
                        <Name>VITIS_LOOP_13_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>493280160</Latency>
                        <AbsoluteTimeLatency>4.933 sec</AbsoluteTimeLatency>
                        <IterationLatency>1934432</IterationLatency>
                        <PipelineDepth>1934432</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_14_3>
                            <Name>VITIS_LOOP_14_3</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>1934430</Latency>
                            <AbsoluteTimeLatency>19.344 ms</AbsoluteTimeLatency>
                            <IterationLatency>7586</IterationLatency>
                            <PipelineDepth>7586</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_18_4>
                                <Name>VITIS_LOOP_18_4</Name>
                                <Slack>7.30</Slack>
                                <TripCount>32</TripCount>
                                <Latency>7584</Latency>
                                <AbsoluteTimeLatency>75.840 us</AbsoluteTimeLatency>
                                <IterationLatency>237</IterationLatency>
                                <PipelineDepth>237</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_19_5>
                                    <Name>VITIS_LOOP_19_5</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>5</TripCount>
                                    <Latency>235</Latency>
                                    <AbsoluteTimeLatency>2.350 us</AbsoluteTimeLatency>
                                    <IterationLatency>47</IterationLatency>
                                    <PipelineDepth>47</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_30_6>
                                        <Name>VITIS_LOOP_30_6</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>5</TripCount>
                                        <Latency>45</Latency>
                                        <AbsoluteTimeLatency>0.450 us</AbsoluteTimeLatency>
                                        <IterationLatency>9</IterationLatency>
                                        <PipelineDepth>9</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </VITIS_LOOP_30_6>
                                </VITIS_LOOP_19_5>
                            </VITIS_LOOP_18_4>
                        </VITIS_LOOP_14_3>
                    </VITIS_LOOP_13_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>366</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>605</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_239_p2" SOURCE="src/conv3.cpp:46" URAM="0" VARIABLE="sub_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_255_p2" SOURCE="src/conv3.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_265_p2" SOURCE="src/conv3.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_285_p2" SOURCE="src/conv3.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln41_fu_315_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="sub_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_337_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_349_p2" SOURCE="src/conv3.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_364_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_385_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_397_p2" SOURCE="src/conv3.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_403_p2" SOURCE="src/conv3.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_413_p2" SOURCE="src/conv3.cpp:20" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_3_fu_466_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln41_1_fu_487_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="sub_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_4_fu_497_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_513_p2" SOURCE="src/conv3.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_519_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_529_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_5_fu_582_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <Loops>
                <VITIS_LOOP_18_1>
                    <VITIS_LOOP_19_2>
                        <VITIS_LOOP_20_3/>
                    </VITIS_LOOP_19_2>
                </VITIS_LOOP_18_1>
                <VITIS_LOOP_30_4>
                    <VITIS_LOOP_31_5>
                        <VITIS_LOOP_32_6/>
                    </VITIS_LOOP_31_5>
                </VITIS_LOOP_30_4>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.272</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1736602040</Best-caseLatency>
                    <Average-caseLatency>2667508152</Average-caseLatency>
                    <Worst-caseLatency>3597595064</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.366 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>26.675 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.976 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1736602041 ~ 3597595065</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_1>
                        <Name>VITIS_LOOP_18_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>12517568</Latency>
                        <AbsoluteTimeLatency>0.125 sec</AbsoluteTimeLatency>
                        <IterationLatency>195587</IterationLatency>
                        <PipelineDepth>195587</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_19_2>
                            <Name>VITIS_LOOP_19_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>195585</Latency>
                            <AbsoluteTimeLatency>1.956 ms</AbsoluteTimeLatency>
                            <IterationLatency>767</IterationLatency>
                            <PipelineDepth>767</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_20_3>
                                <Name>VITIS_LOOP_20_3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>765</Latency>
                                <AbsoluteTimeLatency>7.650 us</AbsoluteTimeLatency>
                                <IterationLatency>3</IterationLatency>
                                <PipelineDepth>3</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_20_3>
                        </VITIS_LOOP_19_2>
                    </VITIS_LOOP_18_1>
                    <VITIS_LOOP_30_4>
                        <Name>VITIS_LOOP_30_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>6258784</Latency>
                        <AbsoluteTimeLatency>62.588 ms</AbsoluteTimeLatency>
                        <IterationLatency>195587</IterationLatency>
                        <PipelineDepth>195587</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_31_5>
                            <Name>VITIS_LOOP_31_5</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>195585</Latency>
                            <AbsoluteTimeLatency>1.956 ms</AbsoluteTimeLatency>
                            <IterationLatency>767</IterationLatency>
                            <PipelineDepth>767</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_32_6>
                                <Name>VITIS_LOOP_32_6</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>765</Latency>
                                <AbsoluteTimeLatency>7.650 us</AbsoluteTimeLatency>
                                <IterationLatency>3</IterationLatency>
                                <PipelineDepth>3</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_32_6>
                        </VITIS_LOOP_31_5>
                    </VITIS_LOOP_30_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>11134</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>3865</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>66425</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>28</UTIL_FF>
                    <LUT>16466</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_2992_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="sub_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_3008_p2" SOURCE="src/srcnn.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_3023_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_1_fu_3044_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="sub_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_3056_p2" SOURCE="src/srcnn.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_3070_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_3086_p2" SOURCE="src/srcnn.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_fu_3151_p2" SOURCE="src/srcnn.cpp:33" URAM="0" VARIABLE="sub_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_3167_p2" SOURCE="src/srcnn.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_3182_p2" SOURCE="src/srcnn.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_1_fu_3203_p2" SOURCE="src/srcnn.cpp:33" URAM="0" VARIABLE="sub_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_3215_p2" SOURCE="src/srcnn.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_3229_p2" SOURCE="src/srcnn.cpp:33" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_3245_p2" SOURCE="src/srcnn.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="storage" BRAM="7374" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="feat1_U" SOURCE="" URAM="0" VARIABLE="feat1"/>
                <BindNode BINDTYPE="storage" BRAM="3690" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="feat2_U" SOURCE="" URAM="0" VARIABLE="feat2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_ftmap_address0" name="input_ftmap_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_ftmap_ce0" name="input_ftmap_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_ftmap_q0" name="input_ftmap_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_weights_address0" name="conv1_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_weights_ce0" name="conv1_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_weights_q0" name="conv1_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_biases_address0" name="conv1_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_biases_ce0" name="conv1_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_biases_q0" name="conv1_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_weights_address0" name="conv2_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_weights_ce0" name="conv2_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_weights_q0" name="conv2_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_biases_address0" name="conv2_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_biases_ce0" name="conv2_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_biases_q0" name="conv2_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_weights_address0" name="conv3_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv3_weights_ce0" name="conv3_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv3_weights_q0" name="conv3_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_biases" name="conv3_biases" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="7" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_ftmap_address0" name="output_ftmap_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_ftmap_ce0" name="output_ftmap_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_ftmap_we0" name="output_ftmap_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_ftmap_d0" name="output_ftmap_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_ftmap_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_ftmap_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_ftmap_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_ftmap_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_ftmap_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_ftmap_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="conv1_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="conv1_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="conv2_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="conv2_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="conv3_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_biases" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_biases">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_biases</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv3_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_ftmap_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_ftmap_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_ftmap_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_ftmap_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_ftmap_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_ftmap_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_ftmap"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="conv1_biases_address0">out, 6</column>
                    <column name="conv1_biases_q0">in, 32</column>
                    <column name="conv1_weights_address0">out, 13</column>
                    <column name="conv1_weights_q0">in, 32</column>
                    <column name="conv2_biases_address0">out, 5</column>
                    <column name="conv2_biases_q0">in, 32</column>
                    <column name="conv2_weights_address0">out, 11</column>
                    <column name="conv2_weights_q0">in, 32</column>
                    <column name="conv3_weights_address0">out, 10</column>
                    <column name="conv3_weights_q0">in, 32</column>
                    <column name="input_ftmap_address0">out, 16</column>
                    <column name="input_ftmap_q0">in, 32</column>
                    <column name="output_ftmap_address0">out, 16</column>
                    <column name="output_ftmap_d0">out, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="conv3_biases">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">in, float*</column>
                    <column name="conv1_weights">in, float*</column>
                    <column name="conv1_biases">in, float*</column>
                    <column name="conv2_weights">in, float*</column>
                    <column name="conv2_biases">in, float*</column>
                    <column name="conv3_weights">in, float*</column>
                    <column name="conv3_biases">in, float*</column>
                    <column name="output_ftmap">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input_ftmap">input_ftmap_address0, port, offset</column>
                    <column name="input_ftmap">input_ftmap_ce0, port, </column>
                    <column name="input_ftmap">input_ftmap_q0, port, </column>
                    <column name="conv1_weights">conv1_weights_address0, port, offset</column>
                    <column name="conv1_weights">conv1_weights_ce0, port, </column>
                    <column name="conv1_weights">conv1_weights_q0, port, </column>
                    <column name="conv1_biases">conv1_biases_address0, port, offset</column>
                    <column name="conv1_biases">conv1_biases_ce0, port, </column>
                    <column name="conv1_biases">conv1_biases_q0, port, </column>
                    <column name="conv2_weights">conv2_weights_address0, port, offset</column>
                    <column name="conv2_weights">conv2_weights_ce0, port, </column>
                    <column name="conv2_weights">conv2_weights_q0, port, </column>
                    <column name="conv2_biases">conv2_biases_address0, port, offset</column>
                    <column name="conv2_biases">conv2_biases_ce0, port, </column>
                    <column name="conv2_biases">conv2_biases_q0, port, </column>
                    <column name="conv3_weights">conv3_weights_address0, port, offset</column>
                    <column name="conv3_weights">conv3_weights_ce0, port, </column>
                    <column name="conv3_weights">conv3_weights_q0, port, </column>
                    <column name="conv3_biases">conv3_biases, port, </column>
                    <column name="output_ftmap">output_ftmap_address0, port, offset</column>
                    <column name="output_ftmap">output_ftmap_ce0, port, </column>
                    <column name="output_ftmap">output_ftmap_we0, port, </column>
                    <column name="output_ftmap">output_ftmap_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="src/conv1.cpp:80" status="valid" parentFunction="conv1" variable="out_tile" isDirective="0" options="variable=out_tile complete dim=1"/>
        <Pragma type="array_partition" location="src/conv1.cpp:81" status="valid" parentFunction="conv1" variable="w_tile" isDirective="0" options="variable=w_tile complete dim=1"/>
        <Pragma type="array_partition" location="src/conv1.cpp:84" status="warning" parentFunction="conv1" variable="w_tile" isDirective="0" options="variable=w_tile factor=3 dim=3">
            <Msg msg_id="207-5533" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_partition' is ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="src/conv1.cpp:85" status="valid" parentFunction="conv1" variable="w_tile" isDirective="0" options="variable=w_tile complete dim=4"/>
        <Pragma type="array_partition" location="src/conv1.cpp:88" status="valid" parentFunction="conv1" variable="in_tile" isDirective="0" options="variable=in_tile cyclic factor=3 dim=2"/>
        <Pragma type="array_partition" location="src/conv1.cpp:89" status="valid" parentFunction="conv1" variable="in_tile" isDirective="0" options="variable=in_tile cyclic factor=9 dim=3"/>
        <Pragma type="unroll" location="src/conv1.cpp:97" status="valid" parentFunction="conv1" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="array_partition" location="src/conv1.cpp:103" status="valid" parentFunction="conv1" variable="acc" isDirective="0" options="variable=acc factor=5 type=cyclic"/>
        <Pragma type="unroll" location="src/conv1.cpp:104" status="valid" parentFunction="conv1" variable="" isDirective="0" options="factor=9"/>
        <Pragma type="pipeline" location="src/conv2.cpp:9" status="valid" parentFunction="conv2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/conv3.cpp:9" status="valid" parentFunction="conv3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:12" status="valid" parentFunction="srcnn" variable="" isDirective="0" options="off"/>
    </PragmaReport>
</profile>

