Class Project Info:
Student ID:11220720080 郭雄飞
=============================
EDA Tool: Synopsys VCS, Verdi
Platform: Linux 64-bit (Fedora 14 64-bit Version)

How to run:
	% cd sim
	% make 
OR
	% cd sim
	% make test_dff
	% make test_full_adder
	% make test_counter

=============================
I also write a python script which could generate 'Test Bench' verilog file automaticly.
You can find it at utils/tbgen.py
