MODEL
MODEL_VERSION "v1998.8";
DESIGN "cia";

/* port names and type */
INPUT S:PIN33 = RESET_n;
INPUT S:PIN44 = E_CLK;
INPUT S:PIN28 = A<0>;
INPUT S:PIN6 = RW;
INPUT S:PIN27 = A<10>;
INPUT S:PIN23 = A<11>;
INPUT S:PIN22 = A<12>;
INPUT S:PIN21 = A<13>;
INPUT S:PIN20 = A<14>;
INPUT S:PIN40 = A<15>;
INPUT S:PIN41 = A<4>;
INPUT S:PIN18 = A<5>;
INPUT S:PIN42 = A<6>;
INPUT S:PIN16 = A<7>;
INPUT S:PIN14 = A<8>;
INPUT S:PIN12 = A<9>;
INPUT S:PIN3 = c2lo;
INPUT S:PIN1 = c2hi;
INPUT S:PIN36 = c1lo;
INPUT S:PIN34 = c1hi;
INPUT S:PIN8 = MUX;
TRIOUT S:PIN32 = D<6>;
TRIOUT S:PIN43 = CNT;
TRIOUT S:PIN38 = SP;
TRIOUT S:PIN39 = D<0>;
TRIOUT S:PIN2 = D<1>;
TRIOUT S:PIN19 = D<2>;
TRIOUT S:PIN29 = D<3>;
TRIOUT S:PIN30 = D<4>;
TRIOUT S:PIN31 = D<5>;
TRIOUT S:PIN37 = D<7>;
OUTPUT S:PIN13 = rom_cs;
OUTPUT S:PIN5 = rom_a15;

/* timing arc definitions */
A<4>_D<0>_delay: DELAY (ENABLE_HIGH) A<4> D<0>;
MUX_D<0>_delay: DELAY (ENABLE_HIGH) MUX D<0>;
A<9>_D<0>_delay: DELAY (ENABLE_HIGH) A<9> D<0>;
A<8>_D<0>_delay: DELAY (ENABLE_HIGH) A<8> D<0>;
A<7>_D<0>_delay: DELAY (ENABLE_HIGH) A<7> D<0>;
A<6>_D<0>_delay: DELAY (ENABLE_HIGH) A<6> D<0>;
A<5>_D<0>_delay: DELAY (ENABLE_HIGH) A<5> D<0>;
A<15>_D<0>_delay: DELAY (ENABLE_HIGH) A<15> D<0>;
A<14>_D<0>_delay: DELAY (ENABLE_HIGH) A<14> D<0>;
A<13>_D<0>_delay: DELAY (ENABLE_HIGH) A<13> D<0>;
A<12>_D<0>_delay: DELAY (ENABLE_HIGH) A<12> D<0>;
A<11>_D<0>_delay: DELAY (ENABLE_HIGH) A<11> D<0>;
A<10>_D<0>_delay: DELAY (ENABLE_HIGH) A<10> D<0>;
RW_D<0>_delay: DELAY (ENABLE_HIGH) RW D<0>;
MUX_D<1>_delay: DELAY (ENABLE_HIGH) MUX D<1>;
RW_D<1>_delay: DELAY (ENABLE_HIGH) RW D<1>;
A<9>_D<1>_delay: DELAY (ENABLE_HIGH) A<9> D<1>;
A<8>_D<1>_delay: DELAY (ENABLE_HIGH) A<8> D<1>;
A<7>_D<1>_delay: DELAY (ENABLE_HIGH) A<7> D<1>;
A<6>_D<1>_delay: DELAY (ENABLE_HIGH) A<6> D<1>;
A<5>_D<1>_delay: DELAY (ENABLE_HIGH) A<5> D<1>;
A<4>_D<1>_delay: DELAY (ENABLE_HIGH) A<4> D<1>;
A<15>_D<1>_delay: DELAY (ENABLE_HIGH) A<15> D<1>;
A<14>_D<1>_delay: DELAY (ENABLE_HIGH) A<14> D<1>;
A<13>_D<1>_delay: DELAY (ENABLE_HIGH) A<13> D<1>;
A<12>_D<1>_delay: DELAY (ENABLE_HIGH) A<12> D<1>;
A<11>_D<1>_delay: DELAY (ENABLE_HIGH) A<11> D<1>;
A<10>_D<1>_delay: DELAY (ENABLE_HIGH) A<10> D<1>;
MUX_D<2>_delay: DELAY (ENABLE_HIGH) MUX D<2>;
A<9>_D<2>_delay: DELAY (ENABLE_HIGH) A<9> D<2>;
A<10>_D<2>_delay: DELAY (ENABLE_HIGH) A<10> D<2>;
A<8>_D<2>_delay: DELAY (ENABLE_HIGH) A<8> D<2>;
A<7>_D<2>_delay: DELAY (ENABLE_HIGH) A<7> D<2>;
A<6>_D<2>_delay: DELAY (ENABLE_HIGH) A<6> D<2>;
A<5>_D<2>_delay: DELAY (ENABLE_HIGH) A<5> D<2>;
A<4>_D<2>_delay: DELAY (ENABLE_HIGH) A<4> D<2>;
A<14>_D<2>_delay: DELAY (ENABLE_HIGH) A<14> D<2>;
A<13>_D<2>_delay: DELAY (ENABLE_HIGH) A<13> D<2>;
A<12>_D<2>_delay: DELAY (ENABLE_HIGH) A<12> D<2>;
A<11>_D<2>_delay: DELAY (ENABLE_HIGH) A<11> D<2>;
RW_D<2>_delay: DELAY (ENABLE_HIGH) RW D<2>;
A<15>_D<2>_delay: DELAY (ENABLE_HIGH) A<15> D<2>;
A<12>_D<3>_delay: DELAY (ENABLE_HIGH) A<12> D<3>;
A<10>_D<3>_delay: DELAY (ENABLE_HIGH) A<10> D<3>;
RW_D<3>_delay: DELAY (ENABLE_HIGH) RW D<3>;
A<8>_D<3>_delay: DELAY (ENABLE_HIGH) A<8> D<3>;
A<7>_D<3>_delay: DELAY (ENABLE_HIGH) A<7> D<3>;
A<6>_D<3>_delay: DELAY (ENABLE_HIGH) A<6> D<3>;
A<5>_D<3>_delay: DELAY (ENABLE_HIGH) A<5> D<3>;
A<4>_D<3>_delay: DELAY (ENABLE_HIGH) A<4> D<3>;
A<15>_D<3>_delay: DELAY (ENABLE_HIGH) A<15> D<3>;
A<14>_D<3>_delay: DELAY (ENABLE_HIGH) A<14> D<3>;
A<13>_D<3>_delay: DELAY (ENABLE_HIGH) A<13> D<3>;
A<9>_D<3>_delay: DELAY (ENABLE_HIGH) A<9> D<3>;
A<11>_D<3>_delay: DELAY (ENABLE_HIGH) A<11> D<3>;
MUX_D<3>_delay: DELAY (ENABLE_HIGH) MUX D<3>;
A<11>_D<4>_delay: DELAY (ENABLE_HIGH) A<11> D<4>;
A<12>_D<4>_delay: DELAY (ENABLE_HIGH) A<12> D<4>;
MUX_D<4>_delay: DELAY (ENABLE_HIGH) MUX D<4>;
A<13>_D<4>_delay: DELAY (ENABLE_HIGH) A<13> D<4>;
A<14>_D<4>_delay: DELAY (ENABLE_HIGH) A<14> D<4>;
A<15>_D<4>_delay: DELAY (ENABLE_HIGH) A<15> D<4>;
A<4>_D<4>_delay: DELAY (ENABLE_HIGH) A<4> D<4>;
A<5>_D<4>_delay: DELAY (ENABLE_HIGH) A<5> D<4>;
A<6>_D<4>_delay: DELAY (ENABLE_HIGH) A<6> D<4>;
A<7>_D<4>_delay: DELAY (ENABLE_HIGH) A<7> D<4>;
A<8>_D<4>_delay: DELAY (ENABLE_HIGH) A<8> D<4>;
A<9>_D<4>_delay: DELAY (ENABLE_HIGH) A<9> D<4>;
RW_D<4>_delay: DELAY (ENABLE_HIGH) RW D<4>;
A<10>_D<4>_delay: DELAY (ENABLE_HIGH) A<10> D<4>;
MUX_D<5>_delay: DELAY (ENABLE_HIGH) MUX D<5>;
A<9>_D<5>_delay: DELAY (ENABLE_HIGH) A<9> D<5>;
RW_D<5>_delay: DELAY (ENABLE_HIGH) RW D<5>;
A<8>_D<5>_delay: DELAY (ENABLE_HIGH) A<8> D<5>;
A<7>_D<5>_delay: DELAY (ENABLE_HIGH) A<7> D<5>;
A<6>_D<5>_delay: DELAY (ENABLE_HIGH) A<6> D<5>;
A<5>_D<5>_delay: DELAY (ENABLE_HIGH) A<5> D<5>;
A<4>_D<5>_delay: DELAY (ENABLE_HIGH) A<4> D<5>;
A<15>_D<5>_delay: DELAY (ENABLE_HIGH) A<15> D<5>;
A<14>_D<5>_delay: DELAY (ENABLE_HIGH) A<14> D<5>;
A<13>_D<5>_delay: DELAY (ENABLE_HIGH) A<13> D<5>;
A<12>_D<5>_delay: DELAY (ENABLE_HIGH) A<12> D<5>;
A<11>_D<5>_delay: DELAY (ENABLE_HIGH) A<11> D<5>;
A<10>_D<5>_delay: DELAY (ENABLE_HIGH) A<10> D<5>;
A<9>_D<6>_delay: DELAY (ENABLE_HIGH) A<9> D<6>;
A<8>_D<6>_delay: DELAY (ENABLE_HIGH) A<8> D<6>;
A<11>_D<6>_delay: DELAY (ENABLE_HIGH) A<11> D<6>;
A<7>_D<6>_delay: DELAY (ENABLE_HIGH) A<7> D<6>;
A<6>_D<6>_delay: DELAY (ENABLE_HIGH) A<6> D<6>;
A<5>_D<6>_delay: DELAY (ENABLE_HIGH) A<5> D<6>;
A<4>_D<6>_delay: DELAY (ENABLE_HIGH) A<4> D<6>;
A<15>_D<6>_delay: DELAY (ENABLE_HIGH) A<15> D<6>;
A<14>_D<6>_delay: DELAY (ENABLE_HIGH) A<14> D<6>;
A<13>_D<6>_delay: DELAY (ENABLE_HIGH) A<13> D<6>;
A<12>_D<6>_delay: DELAY (ENABLE_HIGH) A<12> D<6>;
A<10>_D<6>_delay: DELAY (ENABLE_HIGH) A<10> D<6>;
MUX_D<6>_delay: DELAY (ENABLE_HIGH) MUX D<6>;
RW_D<6>_delay: DELAY (ENABLE_HIGH) RW D<6>;
RW_D<7>_delay: DELAY (ENABLE_HIGH) RW D<7>;
A<10>_D<7>_delay: DELAY (ENABLE_HIGH) A<10> D<7>;
A<11>_D<7>_delay: DELAY (ENABLE_HIGH) A<11> D<7>;
A<12>_D<7>_delay: DELAY (ENABLE_HIGH) A<12> D<7>;
A<13>_D<7>_delay: DELAY (ENABLE_HIGH) A<13> D<7>;
A<14>_D<7>_delay: DELAY (ENABLE_HIGH) A<14> D<7>;
A<15>_D<7>_delay: DELAY (ENABLE_HIGH) A<15> D<7>;
A<4>_D<7>_delay: DELAY (ENABLE_HIGH) A<4> D<7>;
A<5>_D<7>_delay: DELAY (ENABLE_HIGH) A<5> D<7>;
A<6>_D<7>_delay: DELAY (ENABLE_HIGH) A<6> D<7>;
A<7>_D<7>_delay: DELAY (ENABLE_HIGH) A<7> D<7>;
A<8>_D<7>_delay: DELAY (ENABLE_HIGH) A<8> D<7>;
A<9>_D<7>_delay: DELAY (ENABLE_HIGH) A<9> D<7>;
MUX_D<7>_delay: DELAY (ENABLE_HIGH) MUX D<7>;
c1hi_rom_a15_delay: DELAY c1hi rom_a15;
c1lo_rom_a15_delay: DELAY c1lo rom_a15;
c2lo_rom_cs_delay: DELAY c2lo rom_cs;
c1lo_rom_cs_delay: DELAY c1lo rom_cs;
c1hi_rom_cs_delay: DELAY c1hi rom_cs;
c2hi_rom_cs_delay: DELAY c2hi rom_cs;
E_CLK_CNT_delay: DELAY (ENABLE_HIGH) E_CLK CNT;
E_CLK_SP_delay: DELAY (ENABLE_HIGH) E_CLK SP;

/* timing check arc definitions */
SP_CNT_setup: SETUP(POSEDGE) SP CNT;
SP_CNT_hold: HOLD(POSEDGE) SP CNT;
A<0>_E_CLK_setup: SETUP(POSEDGE) A<0> E_CLK;
A<10>_E_CLK_setup: SETUP(POSEDGE) A<10> E_CLK;
A<11>_E_CLK_setup: SETUP(POSEDGE) A<11> E_CLK;
A<12>_E_CLK_setup: SETUP(POSEDGE) A<12> E_CLK;
A<13>_E_CLK_setup: SETUP(POSEDGE) A<13> E_CLK;
A<14>_E_CLK_setup: SETUP(POSEDGE) A<14> E_CLK;
A<15>_E_CLK_setup: SETUP(POSEDGE) A<15> E_CLK;
A<4>_E_CLK_setup: SETUP(POSEDGE) A<4> E_CLK;
A<5>_E_CLK_setup: SETUP(POSEDGE) A<5> E_CLK;
A<6>_E_CLK_setup: SETUP(POSEDGE) A<6> E_CLK;
A<7>_E_CLK_setup: SETUP(POSEDGE) A<7> E_CLK;
A<8>_E_CLK_setup: SETUP(POSEDGE) A<8> E_CLK;
A<9>_E_CLK_setup: SETUP(POSEDGE) A<9> E_CLK;
D<0>_E_CLK_setup: SETUP(POSEDGE) D<0> E_CLK;
D<1>_E_CLK_setup: SETUP(POSEDGE) D<1> E_CLK;
D<2>_E_CLK_setup: SETUP(POSEDGE) D<2> E_CLK;
D<3>_E_CLK_setup: SETUP(POSEDGE) D<3> E_CLK;
D<4>_E_CLK_setup: SETUP(POSEDGE) D<4> E_CLK;
D<5>_E_CLK_setup: SETUP(POSEDGE) D<5> E_CLK;
D<6>_E_CLK_setup: SETUP(POSEDGE) D<6> E_CLK;
D<7>_E_CLK_setup: SETUP(POSEDGE) D<7> E_CLK;
RW_E_CLK_setup: SETUP(POSEDGE) RW E_CLK;
A<0>_E_CLK_hold: HOLD(POSEDGE) A<0> E_CLK;
A<10>_E_CLK_hold: HOLD(POSEDGE) A<10> E_CLK;
A<11>_E_CLK_hold: HOLD(POSEDGE) A<11> E_CLK;
A<12>_E_CLK_hold: HOLD(POSEDGE) A<12> E_CLK;
A<13>_E_CLK_hold: HOLD(POSEDGE) A<13> E_CLK;
A<14>_E_CLK_hold: HOLD(POSEDGE) A<14> E_CLK;
A<15>_E_CLK_hold: HOLD(POSEDGE) A<15> E_CLK;
A<4>_E_CLK_hold: HOLD(POSEDGE) A<4> E_CLK;
A<5>_E_CLK_hold: HOLD(POSEDGE) A<5> E_CLK;
A<6>_E_CLK_hold: HOLD(POSEDGE) A<6> E_CLK;
A<7>_E_CLK_hold: HOLD(POSEDGE) A<7> E_CLK;
A<8>_E_CLK_hold: HOLD(POSEDGE) A<8> E_CLK;
A<9>_E_CLK_hold: HOLD(POSEDGE) A<9> E_CLK;
D<0>_E_CLK_hold: HOLD(POSEDGE) D<0> E_CLK;
D<1>_E_CLK_hold: HOLD(POSEDGE) D<1> E_CLK;
D<2>_E_CLK_hold: HOLD(POSEDGE) D<2> E_CLK;
D<3>_E_CLK_hold: HOLD(POSEDGE) D<3> E_CLK;
D<4>_E_CLK_hold: HOLD(POSEDGE) D<4> E_CLK;
D<5>_E_CLK_hold: HOLD(POSEDGE) D<5> E_CLK;
D<6>_E_CLK_hold: HOLD(POSEDGE) D<6> E_CLK;
D<7>_E_CLK_hold: HOLD(POSEDGE) D<7> E_CLK;
RW_E_CLK_hold: HOLD(POSEDGE) RW E_CLK;

ENDMODEL
