
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000223                       # Number of seconds simulated
sim_ticks                                   223336500                       # Number of ticks simulated
final_tick                                  223336500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 303686                       # Simulator instruction rate (inst/s)
host_op_rate                                   303684                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              141449640                       # Simulator tick rate (ticks/s)
host_mem_usage                                 756428                       # Number of bytes of host memory used
host_seconds                                     1.58                       # Real time elapsed on the host
sim_insts                                      479486                       # Number of instructions simulated
sim_ops                                        479486                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             77696                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            369088                       # Number of bytes read from this memory
system.physmem.bytes_read::total               446784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        77696                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           77696                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst               1214                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               5767                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6981                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst            347887605                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1652609403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              2000497008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       347887605                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          347887605                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           347887605                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1652609403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             2000497008                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       3556.601898                       # Cycle average of tags in use
system.l2.total_refs                              559                       # Total number of references to valid blocks.
system.l2.sampled_refs                           6863                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.081451                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2669.849462                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             747.644610                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             139.107826                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.162955                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.045633                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.008490                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.217078                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                  327                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  161                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     488                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5546                       # number of Writeback hits
system.l2.Writeback_hits::total                  5546                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    20                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   327                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   181                       # number of demand (read+write) hits
system.l2.demand_hits::total                      508                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  327                       # number of overall hits
system.l2.overall_hits::cpu.data                  181                       # number of overall hits
system.l2.overall_hits::total                     508                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1214                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                187                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1401                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             5580                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5580                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1214                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                5767                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6981                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1214                       # number of overall misses
system.l2.overall_misses::cpu.data               5767                       # number of overall misses
system.l2.overall_misses::total                  6981                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     64960000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     10796000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        75756000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    297280000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     297280000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      64960000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     308076000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        373036000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     64960000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    308076000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       373036000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1541                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              348                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1889                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5546                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5546                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           5600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5600                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1541                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              5948                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7489                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1541                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             5948                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7489                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.787800                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.537356                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.741662                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.996429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996429                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.787800                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.969570                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.932167                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.787800                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.969570                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.932167                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53509.060956                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 57732.620321                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54072.805139                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53275.985663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53275.985663                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53509.060956                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53420.495925                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53435.897436                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53509.060956                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53420.495925                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53435.897436                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst          1214                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           187                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1401                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         5580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5580                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6981                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6981                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     50122000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      8532000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     58654000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    230105000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    230105000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     50122000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    238637000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    288759000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     50122000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    238637000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    288759000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.787800                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.537356                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.741662                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.996429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996429                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.787800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.969570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.932167                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.787800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.969570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.932167                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41286.655684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 45625.668449                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41865.810136                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41237.455197                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41237.455197                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41286.655684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41379.746835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41363.558229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41286.655684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41379.746835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41363.558229                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                        57153                       # DTB read hits
system.cpu.dtb.read_misses                        108                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                    57261                       # DTB read accesses
system.cpu.dtb.write_hits                       78671                       # DTB write hits
system.cpu.dtb.write_misses                       659                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   79330                       # DTB write accesses
system.cpu.dtb.data_hits                       135824                       # DTB hits
system.cpu.dtb.data_misses                        767                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                   136591                       # DTB accesses
system.cpu.itb.fetch_hits                       74542                       # ITB hits
system.cpu.itb.fetch_misses                       284                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                   74826                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   17                       # Number of system calls
system.cpu.numCycles                           446674                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                    87175                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted              80083                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect               2117                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups                 82806                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                    77956                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                     2808                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                 208                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles             101660                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         518661                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       87175                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              80764                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        118154                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6623                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 127642                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                  181                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          6717                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                     74542                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1298                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             358613                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.446297                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.412512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   240459     67.05%     67.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1715      0.48%     67.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30629      8.54%     76.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1900      0.53%     76.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    52195     14.55%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2609      0.73%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1576      0.44%     92.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1533      0.43%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    25997      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               358613                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.195165                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.161162                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   130337                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                106879                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     96091                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 21863                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3443                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 3363                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   824                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 511096                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2925                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3443                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   132914                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   21254                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          16453                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    114649                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 69900                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 508246                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    125                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 67626                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands              338027                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                768284                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           767826                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               458                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                321934                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    16093                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                608                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            312                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     98101                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                58168                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               80085                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               994                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              558                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     497817                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 656                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    494624                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               128                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           17289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         8128                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            120                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        358613                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.379270                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.321208                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               93482     26.07%     26.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              157994     44.06%     70.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               27431      7.65%     77.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               45319     12.64%     90.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               29124      8.12%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3126      0.87%     99.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1442      0.40%     99.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 527      0.15%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 168      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          358613                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     130     12.55%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     12.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    625     60.33%     72.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   281     27.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                40      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                356915     72.16%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   41      0.01%     72.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 105      0.02%     72.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  59      0.01%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  19      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                57901     11.71%     83.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               79544     16.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 494624                       # Type of FU issued
system.cpu.iq.rate                           1.107349                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        1036                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002095                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1348347                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            515450                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       491164                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 678                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                349                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          335                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 495280                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     340                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1266                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         4066                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2075                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           311                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3443                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    7752                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   414                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              504904                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               525                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 58168                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                80085                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                308                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     39                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     8                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            590                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          802                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1392                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                493076                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 57274                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1548                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                          6431                       # number of nop insts executed
system.cpu.iew.exec_refs                       136611                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    83629                       # Number of branches executed
system.cpu.iew.exec_stores                      79337                       # Number of stores executed
system.cpu.iew.exec_rate                     1.103883                       # Inst execution rate
system.cpu.iew.wb_sent                         492413                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        491499                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    242874                       # num instructions producing a value
system.cpu.iew.wb_consumers                    283982                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.100353                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.855244                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           20125                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             536                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1301                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       355170                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.364017                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.364159                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        98530     27.74%     27.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       137574     38.73%     66.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        52895     14.89%     81.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        41765     11.76%     93.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17897      5.04%     98.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1736      0.49%     98.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          643      0.18%     98.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1367      0.38%     99.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         2763      0.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       355170                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               484458                       # Number of instructions committed
system.cpu.commit.committedOps                 484458                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         132112                       # Number of memory references committed
system.cpu.commit.loads                         54102                       # Number of loads committed
system.cpu.commit.membars                         240                       # Number of memory barriers committed
system.cpu.commit.branches                      81439                       # Number of branches committed
system.cpu.commit.fp_insts                        330                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    478218                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2062                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                  2763                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                       854143                       # The number of ROB reads
system.cpu.rob.rob_writes                     1012616                       # The number of ROB writes
system.cpu.timesIdled                            1523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           88061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      479486                       # Number of Instructions Simulated
system.cpu.committedOps                        479486                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total                479486                       # Number of Instructions Simulated
system.cpu.cpi                               0.931568                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.931568                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.073458                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.073458                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   756801                       # number of integer regfile reads
system.cpu.int_regfile_writes                  331410                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       236                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      210                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     652                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    449                       # number of misc regfile writes
system.cpu.icache.replacements                   1283                       # number of replacements
system.cpu.icache.tagsinuse                240.498597                       # Cycle average of tags in use
system.cpu.icache.total_refs                    72564                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   1539                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  47.150097                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle              216253000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     240.498597                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.939448                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.939448                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst        72564                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           72564                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         72564                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            72564                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        72564                       # number of overall hits
system.cpu.icache.overall_hits::total           72564                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1978                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1978                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1978                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1978                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1978                       # number of overall misses
system.cpu.icache.overall_misses::total          1978                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     92728000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92728000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     92728000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92728000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     92728000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92728000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        74542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        74542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        74542                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        74542                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        74542                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        74542                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.026535                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026535                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.026535                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026535                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.026535                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026535                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46879.676441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46879.676441                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 46879.676441                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46879.676441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 46879.676441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46879.676441                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          437                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          437                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          437                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          437                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          437                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          437                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1541                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1541                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1541                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1541                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1541                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1541                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     70249500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70249500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     70249500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70249500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     70249500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70249500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.020673                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020673                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.020673                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020673                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.020673                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020673                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 45586.956522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45586.956522                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 45586.956522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45586.956522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 45586.956522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45586.956522                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5692                       # number of replacements
system.cpu.dcache.tagsinuse                236.679710                       # Cycle average of tags in use
system.cpu.dcache.total_refs                   105605                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5948                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  17.754707                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               63785000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     236.679710                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.924530                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.924530                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data        55024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           55024                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        50157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          50157                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          210                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          214                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        105181                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           105181                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       105181                       # number of overall hits
system.cpu.dcache.overall_hits::total          105181                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           645                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        27639                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27639                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        28284                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28284                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        28284                       # number of overall misses
system.cpu.dcache.overall_misses::total         28284                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     23560500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23560500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1700094500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1700094500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1723655000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1723655000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1723655000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1723655000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        55669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        55669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        77796                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        77796                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          214                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          214                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       133465                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       133465                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       133465                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       133465                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.355275                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.355275                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.027778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.211921                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.211921                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.211921                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.211921                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36527.906977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36527.906977                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61510.709505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61510.709505                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 33333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60940.991373                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60940.991373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60940.991373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60940.991373                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     13683500                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             311                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 43998.392283                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         5546                       # number of writebacks
system.cpu.dcache.writebacks::total              5546                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          302                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        22039                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22039                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        22341                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22341                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        22341                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22341                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         5600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5600                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         5943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         5943                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5943                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     13325000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13325000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    323651500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    323651500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       163000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       163000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    336976500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    336976500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    336976500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    336976500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006161                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006161                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.071983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.071983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.023148                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.023148                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.044529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.044529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.044529                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044529                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38848.396501                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38848.396501                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57794.910714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57794.910714                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        32600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        32600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56701.413428                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56701.413428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56701.413428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56701.413428                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
