CAPI=1
[main]
description = "fifo of 4 position "

[verilog]
src_files =
 fifo4.v

