Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Fri Dec 13 09:50:33 2024
| Host              : LAPTOP-7364E6GV running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file CUSTOM_AXIS_IP_RM_wrapper_timing_summary_routed.rpt -pb CUSTOM_AXIS_IP_RM_wrapper_timing_summary_routed.pb -rpx CUSTOM_AXIS_IP_RM_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : CUSTOM_AXIS_IP_RM_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  6           
TIMING-16  Warning   Large setup violation         32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.388     -564.287                     32                30991        0.010        0.000                      0                30991        3.500        0.000                       0                 10284  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0          -18.388     -564.287                     32                30799        0.010        0.000                      0                30799        3.500        0.000                       0                 10284  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.420        0.000                      0                  192        0.279        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           32  Failing Endpoints,  Worst Slack      -18.388ns,  Total Violation     -564.287ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.388ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[31]
                            (rising edge-triggered cell URAM288 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        28.239ns  (logic 16.778ns (59.415%)  route 11.461ns (40.585%))
  Logic Levels:           105  (CARRY8=63 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 13.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.147ns (routing 1.839ns, distribution 1.308ns)
  Clock Net Delay (Destination): 3.661ns (routing 1.682ns, distribution 1.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.147     3.414    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y55         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.528 f  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=10, routed)          0.099     3.627    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/s00_axis_tdata[11]
    SLICE_X27Y55         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.853 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15/O
                         net (fo=13, routed)          0.176     4.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15_n_0
    SLICE_X27Y57         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     4.085 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1/O
                         net (fo=6, routed)           0.172     4.257    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1_n_0
    SLICE_X27Y56         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     4.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12/O
                         net (fo=1, routed)           0.013     4.491    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.711 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry/CO[7]
                         net (fo=1, routed)           0.030     4.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074     4.815 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0/CO[0]
                         net (fo=12, routed)          0.342     5.158    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0_n_7
    SLICE_X26Y57         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     5.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60/O
                         net (fo=1, routed)           0.013     5.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     5.515 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16/CO[7]
                         net (fo=1, routed)           0.030     5.545    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     5.604 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2/CO[1]
                         net (fo=12, routed)          0.251     5.855    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2_n_6
    SLICE_X25Y57         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.152     6.007 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64/O
                         net (fo=1, routed)           0.018     6.025    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64_n_0
    SLICE_X25Y57         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.261 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19/CO[7]
                         net (fo=1, routed)           0.030     6.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19_n_0
    SLICE_X25Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     6.350 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3/CO[1]
                         net (fo=12, routed)          0.322     6.672    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3_n_6
    SLICE_X24Y57         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     6.754 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74/O
                         net (fo=1, routed)           0.022     6.776    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74_n_0
    SLICE_X24Y57         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.062 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22/O[4]
                         net (fo=2, routed)           0.326     7.388    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22_n_11
    SLICE_X23Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.136     7.524 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77/O
                         net (fo=1, routed)           0.015     7.539    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77_n_0
    SLICE_X23Y58         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.771 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25/CO[7]
                         net (fo=1, routed)           0.030     7.801    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25_n_0
    SLICE_X23Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     7.860 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5/CO[1]
                         net (fo=12, routed)          0.242     8.102    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5_n_6
    SLICE_X24Y59         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.184 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88/O
                         net (fo=1, routed)           0.022     8.206    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88_n_0
    SLICE_X24Y59         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.473 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28/CO[7]
                         net (fo=1, routed)           0.030     8.503    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28_n_0
    SLICE_X24Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     8.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6/CO[1]
                         net (fo=12, routed)          0.284     8.845    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6_n_6
    SLICE_X26Y59         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     9.033 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95/O
                         net (fo=1, routed)           0.013     9.046    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95_n_0
    SLICE_X26Y59         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     9.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31/CO[7]
                         net (fo=1, routed)           0.030     9.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31_n_0
    SLICE_X26Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     9.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7/CO[1]
                         net (fo=12, routed)          0.300     9.696    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7_n_6
    SLICE_X27Y60         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     9.752 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98/O
                         net (fo=1, routed)           0.015     9.767    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98_n_0
    SLICE_X27Y60         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.999 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34/CO[7]
                         net (fo=1, routed)           0.030    10.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34_n_0
    SLICE_X27Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    10.088 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8/CO[1]
                         net (fo=12, routed)          0.277    10.365    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8_n_6
    SLICE_X28Y60         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    10.447 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109/O
                         net (fo=1, routed)           0.022    10.469    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109_n_0
    SLICE_X28Y60         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    10.736 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37/CO[7]
                         net (fo=1, routed)           0.030    10.766    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37_n_0
    SLICE_X28Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    10.825 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9/CO[1]
                         net (fo=12, routed)          0.171    10.996    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9_n_6
    SLICE_X28Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135    11.131 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115/O
                         net (fo=1, routed)           0.029    11.160    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115_n_0
    SLICE_X28Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    11.389 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40/CO[7]
                         net (fo=1, routed)           0.030    11.419    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40_n_0
    SLICE_X28Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    11.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10/CO[1]
                         net (fo=12, routed)          0.257    11.736    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10_n_6
    SLICE_X29Y62         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    11.885 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119/O
                         net (fo=1, routed)           0.029    11.914    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119_n_0
    SLICE_X29Y62         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    12.152 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43/CO[7]
                         net (fo=1, routed)           0.030    12.182    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43_n_0
    SLICE_X29Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    12.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11/CO[1]
                         net (fo=12, routed)          0.238    12.479    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11_n_6
    SLICE_X30Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130/O
                         net (fo=1, routed)           0.013    12.575    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    12.836 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46/CO[7]
                         net (fo=1, routed)           0.030    12.866    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46_n_0
    SLICE_X30Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    12.925 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12/CO[1]
                         net (fo=12, routed)          0.230    13.155    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12_n_6
    SLICE_X29Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.237 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137/O
                         net (fo=1, routed)           0.022    13.259    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137_n_0
    SLICE_X29Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    13.526 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49/CO[7]
                         net (fo=1, routed)           0.030    13.556    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49_n_0
    SLICE_X29Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    13.615 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13/CO[1]
                         net (fo=12, routed)          0.234    13.849    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13_n_6
    SLICE_X28Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78/O
                         net (fo=1, routed)           0.022    13.953    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78_n_0
    SLICE_X28Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    14.220 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18/CO[7]
                         net (fo=1, routed)           0.030    14.250    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18_n_0
    SLICE_X28Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    14.309 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14/CO[1]
                         net (fo=12, routed)          0.240    14.548    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14_n_6
    SLICE_X27Y65         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    14.631 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71/O
                         net (fo=1, routed)           0.013    14.644    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71_n_0
    SLICE_X27Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    14.905 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17/CO[7]
                         net (fo=1, routed)           0.030    14.935    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17_n_0
    SLICE_X27Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    14.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1/CO[1]
                         net (fo=12, routed)          0.306    15.300    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1_n_6
    SLICE_X27Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    15.383 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85/O
                         net (fo=1, routed)           0.013    15.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85_n_0
    SLICE_X27Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    15.657 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21/CO[7]
                         net (fo=1, routed)           0.030    15.687    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21_n_0
    SLICE_X27Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    15.746 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2/CO[1]
                         net (fo=12, routed)          0.274    16.021    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2_n_6
    SLICE_X26Y62         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    16.157 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90/O
                         net (fo=1, routed)           0.013    16.170    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90_n_0
    SLICE_X26Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    16.390 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24/CO[7]
                         net (fo=1, routed)           0.030    16.420    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24_n_0
    SLICE_X26Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    16.479 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3/CO[1]
                         net (fo=12, routed)          0.263    16.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3_n_6
    SLICE_X25Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186    16.927 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98/O
                         net (fo=1, routed)           0.029    16.956    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98_n_0
    SLICE_X25Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    17.185 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27/CO[7]
                         net (fo=1, routed)           0.030    17.215    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27_n_0
    SLICE_X25Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    17.274 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4/CO[1]
                         net (fo=12, routed)          0.286    17.560    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4_n_6
    SLICE_X24Y62         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    17.642 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106/O
                         net (fo=1, routed)           0.022    17.664    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106_n_0
    SLICE_X24Y62         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    17.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30/CO[7]
                         net (fo=1, routed)           0.030    17.961    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30_n_0
    SLICE_X24Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    18.020 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5/CO[1]
                         net (fo=12, routed)          0.226    18.246    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5_n_6
    SLICE_X23Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    18.329 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113/O
                         net (fo=1, routed)           0.013    18.342    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113_n_0
    SLICE_X23Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    18.603 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33/CO[7]
                         net (fo=1, routed)           0.030    18.633    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33_n_0
    SLICE_X23Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    18.692 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6/CO[1]
                         net (fo=12, routed)          0.244    18.936    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6_n_6
    SLICE_X24Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    19.018 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120/O
                         net (fo=1, routed)           0.022    19.040    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120_n_0
    SLICE_X24Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    19.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36/CO[7]
                         net (fo=1, routed)           0.030    19.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36_n_0
    SLICE_X24Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    19.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7/CO[1]
                         net (fo=12, routed)          0.257    19.654    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7_n_6
    SLICE_X25Y64         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    19.803 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123/O
                         net (fo=1, routed)           0.029    19.832    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123_n_0
    SLICE_X25Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    20.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39/CO[7]
                         net (fo=1, routed)           0.030    20.100    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39_n_0
    SLICE_X25Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    20.159 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8/CO[1]
                         net (fo=12, routed)          0.292    20.450    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8_n_6
    SLICE_X26Y64         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    20.533 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134/O
                         net (fo=1, routed)           0.013    20.546    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134_n_0
    SLICE_X26Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    20.807 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42/CO[7]
                         net (fo=1, routed)           0.030    20.837    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42_n_0
    SLICE_X26Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    20.896 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9/CO[1]
                         net (fo=12, routed)          0.394    21.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9_n_6
    SLICE_X27Y67         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.374 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141/O
                         net (fo=1, routed)           0.013    21.387    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141_n_0
    SLICE_X27Y67         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    21.648 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45/CO[7]
                         net (fo=1, routed)           0.030    21.678    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45_n_0
    SLICE_X27Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    21.737 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10/CO[1]
                         net (fo=12, routed)          0.175    21.911    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10_n_6
    SLICE_X27Y69         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148/O
                         net (fo=1, routed)           0.013    22.007    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148_n_0
    SLICE_X27Y69         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    22.268 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48/CO[7]
                         net (fo=1, routed)           0.030    22.298    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48_n_0
    SLICE_X27Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    22.357 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11/CO[1]
                         net (fo=12, routed)          0.287    22.645    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11_n_6
    SLICE_X26Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    22.781 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153/O
                         net (fo=1, routed)           0.013    22.794    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153_n_0
    SLICE_X26Y68         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.014 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51/CO[7]
                         net (fo=1, routed)           0.030    23.044    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51_n_0
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.103 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12/CO[1]
                         net (fo=12, routed)          0.294    23.397    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12_n_6
    SLICE_X26Y66         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152    23.549 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160/O
                         net (fo=1, routed)           0.013    23.562    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160_n_0
    SLICE_X26Y66         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.782 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54/CO[7]
                         net (fo=1, routed)           0.030    23.812    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54_n_0
    SLICE_X26Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.871 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13/CO[1]
                         net (fo=12, routed)          0.279    24.150    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13_n_6
    SLICE_X25Y66         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    24.232 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169/O
                         net (fo=1, routed)           0.022    24.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169_n_0
    SLICE_X25Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    24.521 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57/CO[7]
                         net (fo=1, routed)           0.030    24.551    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57_n_0
    SLICE_X25Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    24.610 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14/CO[1]
                         net (fo=13, routed)          0.234    24.844    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14_n_6
    SLICE_X25Y68         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    24.900 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175/O
                         net (fo=1, routed)           0.032    24.932    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175_n_0
    SLICE_X25Y68         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.164 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60/CO[7]
                         net (fo=1, routed)           0.030    25.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60_n_0
    SLICE_X25Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.253 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15/CO[1]
                         net (fo=13, routed)          0.232    25.485    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15_n_6
    SLICE_X25Y70         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    25.541 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16/O
                         net (fo=1, routed)           0.032    25.573    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16_n_0
    SLICE_X25Y70         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.805 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1/CO[7]
                         net (fo=1, routed)           0.030    25.835    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1_n_0
    SLICE_X25Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.894 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16/CO[1]
                         net (fo=13, routed)          0.300    26.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16_n_6
    SLICE_X26Y70         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082    26.276 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10/O
                         net (fo=1, routed)           0.014    26.290    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10_n_0
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    26.568 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry/CO[7]
                         net (fo=1, routed)           0.030    26.598    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_n_0
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074    26.672 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry__0/CO[0]
                         net (fo=1, routed)           0.466    27.138    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/A[0]
    DSP48E2_X8Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258    27.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000    27.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X8Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114    27.510 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000    27.510    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X8Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.700    28.210 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000    28.210    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER.U<21>
    DSP48E2_X8Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.067    28.277 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000    28.277    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA.U_DATA<21>
    DSP48E2_X8Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.727    29.004 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    29.004    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167    29.171 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014    29.185    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/PCIN[47]
    DSP48E2_X8Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.739    29.924 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000    29.924    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.146    30.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_OUTPUT_INST/P[2]
                         net (fo=3, routed)           0.403    30.474    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_n_103
    SLICE_X35Y72         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.187    30.661 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_comp/O
                         net (fo=1, routed)           0.018    30.679    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_n_0
    SLICE_X35Y72         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236    30.915 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    30.945    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_n_0
    SLICE_X35Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171    31.116 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2/O[7]
                         net (fo=1, routed)           0.537    31.653    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_write_data[31]
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.661    13.877    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/s00_axis_aclk
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/CLK
                         clock pessimism              0.208    14.085    
                         clock uncertainty           -0.160    13.925    
    URAM288_X0Y20        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_DIN_B[31])
                                                     -0.660    13.265    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0
  -------------------------------------------------------------------
                         required time                         13.265    
                         arrival time                         -31.653    
  -------------------------------------------------------------------
                         slack                                -18.388    

Slack (VIOLATED) :        -18.289ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[28]
                            (rising edge-triggered cell URAM288 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        28.242ns  (logic 16.726ns (59.225%)  route 11.516ns (40.776%))
  Logic Levels:           105  (CARRY8=63 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 13.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.147ns (routing 1.839ns, distribution 1.308ns)
  Clock Net Delay (Destination): 3.661ns (routing 1.682ns, distribution 1.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.147     3.414    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y55         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.528 f  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=10, routed)          0.099     3.627    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/s00_axis_tdata[11]
    SLICE_X27Y55         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.853 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15/O
                         net (fo=13, routed)          0.176     4.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15_n_0
    SLICE_X27Y57         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     4.085 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1/O
                         net (fo=6, routed)           0.172     4.257    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1_n_0
    SLICE_X27Y56         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     4.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12/O
                         net (fo=1, routed)           0.013     4.491    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.711 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry/CO[7]
                         net (fo=1, routed)           0.030     4.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074     4.815 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0/CO[0]
                         net (fo=12, routed)          0.342     5.158    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0_n_7
    SLICE_X26Y57         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     5.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60/O
                         net (fo=1, routed)           0.013     5.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     5.515 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16/CO[7]
                         net (fo=1, routed)           0.030     5.545    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     5.604 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2/CO[1]
                         net (fo=12, routed)          0.251     5.855    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2_n_6
    SLICE_X25Y57         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.152     6.007 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64/O
                         net (fo=1, routed)           0.018     6.025    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64_n_0
    SLICE_X25Y57         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.261 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19/CO[7]
                         net (fo=1, routed)           0.030     6.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19_n_0
    SLICE_X25Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     6.350 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3/CO[1]
                         net (fo=12, routed)          0.322     6.672    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3_n_6
    SLICE_X24Y57         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     6.754 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74/O
                         net (fo=1, routed)           0.022     6.776    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74_n_0
    SLICE_X24Y57         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.062 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22/O[4]
                         net (fo=2, routed)           0.326     7.388    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22_n_11
    SLICE_X23Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.136     7.524 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77/O
                         net (fo=1, routed)           0.015     7.539    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77_n_0
    SLICE_X23Y58         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.771 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25/CO[7]
                         net (fo=1, routed)           0.030     7.801    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25_n_0
    SLICE_X23Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     7.860 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5/CO[1]
                         net (fo=12, routed)          0.242     8.102    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5_n_6
    SLICE_X24Y59         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.184 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88/O
                         net (fo=1, routed)           0.022     8.206    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88_n_0
    SLICE_X24Y59         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.473 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28/CO[7]
                         net (fo=1, routed)           0.030     8.503    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28_n_0
    SLICE_X24Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     8.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6/CO[1]
                         net (fo=12, routed)          0.284     8.845    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6_n_6
    SLICE_X26Y59         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     9.033 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95/O
                         net (fo=1, routed)           0.013     9.046    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95_n_0
    SLICE_X26Y59         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     9.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31/CO[7]
                         net (fo=1, routed)           0.030     9.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31_n_0
    SLICE_X26Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     9.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7/CO[1]
                         net (fo=12, routed)          0.300     9.696    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7_n_6
    SLICE_X27Y60         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     9.752 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98/O
                         net (fo=1, routed)           0.015     9.767    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98_n_0
    SLICE_X27Y60         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.999 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34/CO[7]
                         net (fo=1, routed)           0.030    10.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34_n_0
    SLICE_X27Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    10.088 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8/CO[1]
                         net (fo=12, routed)          0.277    10.365    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8_n_6
    SLICE_X28Y60         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    10.447 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109/O
                         net (fo=1, routed)           0.022    10.469    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109_n_0
    SLICE_X28Y60         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    10.736 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37/CO[7]
                         net (fo=1, routed)           0.030    10.766    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37_n_0
    SLICE_X28Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    10.825 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9/CO[1]
                         net (fo=12, routed)          0.171    10.996    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9_n_6
    SLICE_X28Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135    11.131 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115/O
                         net (fo=1, routed)           0.029    11.160    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115_n_0
    SLICE_X28Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    11.389 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40/CO[7]
                         net (fo=1, routed)           0.030    11.419    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40_n_0
    SLICE_X28Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    11.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10/CO[1]
                         net (fo=12, routed)          0.257    11.736    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10_n_6
    SLICE_X29Y62         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    11.885 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119/O
                         net (fo=1, routed)           0.029    11.914    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119_n_0
    SLICE_X29Y62         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    12.152 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43/CO[7]
                         net (fo=1, routed)           0.030    12.182    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43_n_0
    SLICE_X29Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    12.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11/CO[1]
                         net (fo=12, routed)          0.238    12.479    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11_n_6
    SLICE_X30Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130/O
                         net (fo=1, routed)           0.013    12.575    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    12.836 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46/CO[7]
                         net (fo=1, routed)           0.030    12.866    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46_n_0
    SLICE_X30Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    12.925 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12/CO[1]
                         net (fo=12, routed)          0.230    13.155    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12_n_6
    SLICE_X29Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.237 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137/O
                         net (fo=1, routed)           0.022    13.259    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137_n_0
    SLICE_X29Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    13.526 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49/CO[7]
                         net (fo=1, routed)           0.030    13.556    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49_n_0
    SLICE_X29Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    13.615 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13/CO[1]
                         net (fo=12, routed)          0.234    13.849    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13_n_6
    SLICE_X28Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78/O
                         net (fo=1, routed)           0.022    13.953    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78_n_0
    SLICE_X28Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    14.220 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18/CO[7]
                         net (fo=1, routed)           0.030    14.250    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18_n_0
    SLICE_X28Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    14.309 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14/CO[1]
                         net (fo=12, routed)          0.240    14.548    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14_n_6
    SLICE_X27Y65         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    14.631 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71/O
                         net (fo=1, routed)           0.013    14.644    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71_n_0
    SLICE_X27Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    14.905 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17/CO[7]
                         net (fo=1, routed)           0.030    14.935    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17_n_0
    SLICE_X27Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    14.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1/CO[1]
                         net (fo=12, routed)          0.306    15.300    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1_n_6
    SLICE_X27Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    15.383 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85/O
                         net (fo=1, routed)           0.013    15.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85_n_0
    SLICE_X27Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    15.657 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21/CO[7]
                         net (fo=1, routed)           0.030    15.687    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21_n_0
    SLICE_X27Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    15.746 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2/CO[1]
                         net (fo=12, routed)          0.274    16.021    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2_n_6
    SLICE_X26Y62         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    16.157 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90/O
                         net (fo=1, routed)           0.013    16.170    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90_n_0
    SLICE_X26Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    16.390 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24/CO[7]
                         net (fo=1, routed)           0.030    16.420    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24_n_0
    SLICE_X26Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    16.479 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3/CO[1]
                         net (fo=12, routed)          0.263    16.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3_n_6
    SLICE_X25Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186    16.927 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98/O
                         net (fo=1, routed)           0.029    16.956    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98_n_0
    SLICE_X25Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    17.185 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27/CO[7]
                         net (fo=1, routed)           0.030    17.215    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27_n_0
    SLICE_X25Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    17.274 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4/CO[1]
                         net (fo=12, routed)          0.286    17.560    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4_n_6
    SLICE_X24Y62         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    17.642 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106/O
                         net (fo=1, routed)           0.022    17.664    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106_n_0
    SLICE_X24Y62         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    17.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30/CO[7]
                         net (fo=1, routed)           0.030    17.961    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30_n_0
    SLICE_X24Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    18.020 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5/CO[1]
                         net (fo=12, routed)          0.226    18.246    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5_n_6
    SLICE_X23Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    18.329 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113/O
                         net (fo=1, routed)           0.013    18.342    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113_n_0
    SLICE_X23Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    18.603 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33/CO[7]
                         net (fo=1, routed)           0.030    18.633    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33_n_0
    SLICE_X23Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    18.692 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6/CO[1]
                         net (fo=12, routed)          0.244    18.936    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6_n_6
    SLICE_X24Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    19.018 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120/O
                         net (fo=1, routed)           0.022    19.040    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120_n_0
    SLICE_X24Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    19.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36/CO[7]
                         net (fo=1, routed)           0.030    19.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36_n_0
    SLICE_X24Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    19.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7/CO[1]
                         net (fo=12, routed)          0.257    19.654    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7_n_6
    SLICE_X25Y64         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    19.803 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123/O
                         net (fo=1, routed)           0.029    19.832    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123_n_0
    SLICE_X25Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    20.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39/CO[7]
                         net (fo=1, routed)           0.030    20.100    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39_n_0
    SLICE_X25Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    20.159 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8/CO[1]
                         net (fo=12, routed)          0.292    20.450    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8_n_6
    SLICE_X26Y64         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    20.533 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134/O
                         net (fo=1, routed)           0.013    20.546    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134_n_0
    SLICE_X26Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    20.807 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42/CO[7]
                         net (fo=1, routed)           0.030    20.837    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42_n_0
    SLICE_X26Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    20.896 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9/CO[1]
                         net (fo=12, routed)          0.394    21.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9_n_6
    SLICE_X27Y67         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.374 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141/O
                         net (fo=1, routed)           0.013    21.387    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141_n_0
    SLICE_X27Y67         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    21.648 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45/CO[7]
                         net (fo=1, routed)           0.030    21.678    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45_n_0
    SLICE_X27Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    21.737 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10/CO[1]
                         net (fo=12, routed)          0.175    21.911    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10_n_6
    SLICE_X27Y69         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148/O
                         net (fo=1, routed)           0.013    22.007    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148_n_0
    SLICE_X27Y69         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    22.268 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48/CO[7]
                         net (fo=1, routed)           0.030    22.298    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48_n_0
    SLICE_X27Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    22.357 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11/CO[1]
                         net (fo=12, routed)          0.287    22.645    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11_n_6
    SLICE_X26Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    22.781 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153/O
                         net (fo=1, routed)           0.013    22.794    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153_n_0
    SLICE_X26Y68         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.014 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51/CO[7]
                         net (fo=1, routed)           0.030    23.044    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51_n_0
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.103 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12/CO[1]
                         net (fo=12, routed)          0.294    23.397    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12_n_6
    SLICE_X26Y66         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152    23.549 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160/O
                         net (fo=1, routed)           0.013    23.562    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160_n_0
    SLICE_X26Y66         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.782 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54/CO[7]
                         net (fo=1, routed)           0.030    23.812    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54_n_0
    SLICE_X26Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.871 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13/CO[1]
                         net (fo=12, routed)          0.279    24.150    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13_n_6
    SLICE_X25Y66         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    24.232 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169/O
                         net (fo=1, routed)           0.022    24.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169_n_0
    SLICE_X25Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    24.521 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57/CO[7]
                         net (fo=1, routed)           0.030    24.551    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57_n_0
    SLICE_X25Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    24.610 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14/CO[1]
                         net (fo=13, routed)          0.234    24.844    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14_n_6
    SLICE_X25Y68         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    24.900 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175/O
                         net (fo=1, routed)           0.032    24.932    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175_n_0
    SLICE_X25Y68         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.164 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60/CO[7]
                         net (fo=1, routed)           0.030    25.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60_n_0
    SLICE_X25Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.253 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15/CO[1]
                         net (fo=13, routed)          0.232    25.485    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15_n_6
    SLICE_X25Y70         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    25.541 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16/O
                         net (fo=1, routed)           0.032    25.573    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16_n_0
    SLICE_X25Y70         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.805 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1/CO[7]
                         net (fo=1, routed)           0.030    25.835    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1_n_0
    SLICE_X25Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.894 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16/CO[1]
                         net (fo=13, routed)          0.300    26.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16_n_6
    SLICE_X26Y70         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082    26.276 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10/O
                         net (fo=1, routed)           0.014    26.290    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10_n_0
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    26.568 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry/CO[7]
                         net (fo=1, routed)           0.030    26.598    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_n_0
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074    26.672 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry__0/CO[0]
                         net (fo=1, routed)           0.466    27.138    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/A[0]
    DSP48E2_X8Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258    27.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000    27.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X8Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114    27.510 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000    27.510    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X8Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.700    28.210 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000    28.210    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER.U<21>
    DSP48E2_X8Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.067    28.277 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000    28.277    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA.U_DATA<21>
    DSP48E2_X8Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.727    29.004 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    29.004    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167    29.171 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014    29.185    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/PCIN[47]
    DSP48E2_X8Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.739    29.924 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000    29.924    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.146    30.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_OUTPUT_INST/P[2]
                         net (fo=3, routed)           0.403    30.474    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_n_103
    SLICE_X35Y72         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.187    30.661 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_comp/O
                         net (fo=1, routed)           0.018    30.679    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_n_0
    SLICE_X35Y72         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236    30.915 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    30.945    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_n_0
    SLICE_X35Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119    31.064 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2/O[4]
                         net (fo=1, routed)           0.592    31.656    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_write_data[28]
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.661    13.877    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/s00_axis_aclk
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/CLK
                         clock pessimism              0.208    14.085    
                         clock uncertainty           -0.160    13.925    
    URAM288_X0Y20        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_DIN_B[28])
                                                     -0.558    13.367    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                         -31.656    
  -------------------------------------------------------------------
                         slack                                -18.289    

Slack (VIOLATED) :        -18.265ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[29]
                            (rising edge-triggered cell URAM288 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        28.287ns  (logic 16.768ns (59.279%)  route 11.519ns (40.721%))
  Logic Levels:           105  (CARRY8=63 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 13.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.147ns (routing 1.839ns, distribution 1.308ns)
  Clock Net Delay (Destination): 3.661ns (routing 1.682ns, distribution 1.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.147     3.414    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y55         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.528 f  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=10, routed)          0.099     3.627    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/s00_axis_tdata[11]
    SLICE_X27Y55         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.853 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15/O
                         net (fo=13, routed)          0.176     4.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15_n_0
    SLICE_X27Y57         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     4.085 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1/O
                         net (fo=6, routed)           0.172     4.257    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1_n_0
    SLICE_X27Y56         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     4.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12/O
                         net (fo=1, routed)           0.013     4.491    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.711 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry/CO[7]
                         net (fo=1, routed)           0.030     4.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074     4.815 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0/CO[0]
                         net (fo=12, routed)          0.342     5.158    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0_n_7
    SLICE_X26Y57         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     5.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60/O
                         net (fo=1, routed)           0.013     5.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     5.515 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16/CO[7]
                         net (fo=1, routed)           0.030     5.545    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     5.604 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2/CO[1]
                         net (fo=12, routed)          0.251     5.855    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2_n_6
    SLICE_X25Y57         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.152     6.007 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64/O
                         net (fo=1, routed)           0.018     6.025    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64_n_0
    SLICE_X25Y57         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.261 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19/CO[7]
                         net (fo=1, routed)           0.030     6.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19_n_0
    SLICE_X25Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     6.350 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3/CO[1]
                         net (fo=12, routed)          0.322     6.672    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3_n_6
    SLICE_X24Y57         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     6.754 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74/O
                         net (fo=1, routed)           0.022     6.776    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74_n_0
    SLICE_X24Y57         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.062 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22/O[4]
                         net (fo=2, routed)           0.326     7.388    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22_n_11
    SLICE_X23Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.136     7.524 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77/O
                         net (fo=1, routed)           0.015     7.539    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77_n_0
    SLICE_X23Y58         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.771 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25/CO[7]
                         net (fo=1, routed)           0.030     7.801    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25_n_0
    SLICE_X23Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     7.860 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5/CO[1]
                         net (fo=12, routed)          0.242     8.102    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5_n_6
    SLICE_X24Y59         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.184 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88/O
                         net (fo=1, routed)           0.022     8.206    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88_n_0
    SLICE_X24Y59         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.473 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28/CO[7]
                         net (fo=1, routed)           0.030     8.503    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28_n_0
    SLICE_X24Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     8.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6/CO[1]
                         net (fo=12, routed)          0.284     8.845    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6_n_6
    SLICE_X26Y59         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     9.033 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95/O
                         net (fo=1, routed)           0.013     9.046    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95_n_0
    SLICE_X26Y59         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     9.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31/CO[7]
                         net (fo=1, routed)           0.030     9.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31_n_0
    SLICE_X26Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     9.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7/CO[1]
                         net (fo=12, routed)          0.300     9.696    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7_n_6
    SLICE_X27Y60         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     9.752 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98/O
                         net (fo=1, routed)           0.015     9.767    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98_n_0
    SLICE_X27Y60         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.999 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34/CO[7]
                         net (fo=1, routed)           0.030    10.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34_n_0
    SLICE_X27Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    10.088 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8/CO[1]
                         net (fo=12, routed)          0.277    10.365    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8_n_6
    SLICE_X28Y60         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    10.447 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109/O
                         net (fo=1, routed)           0.022    10.469    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109_n_0
    SLICE_X28Y60         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    10.736 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37/CO[7]
                         net (fo=1, routed)           0.030    10.766    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37_n_0
    SLICE_X28Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    10.825 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9/CO[1]
                         net (fo=12, routed)          0.171    10.996    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9_n_6
    SLICE_X28Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135    11.131 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115/O
                         net (fo=1, routed)           0.029    11.160    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115_n_0
    SLICE_X28Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    11.389 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40/CO[7]
                         net (fo=1, routed)           0.030    11.419    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40_n_0
    SLICE_X28Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    11.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10/CO[1]
                         net (fo=12, routed)          0.257    11.736    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10_n_6
    SLICE_X29Y62         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    11.885 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119/O
                         net (fo=1, routed)           0.029    11.914    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119_n_0
    SLICE_X29Y62         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    12.152 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43/CO[7]
                         net (fo=1, routed)           0.030    12.182    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43_n_0
    SLICE_X29Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    12.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11/CO[1]
                         net (fo=12, routed)          0.238    12.479    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11_n_6
    SLICE_X30Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130/O
                         net (fo=1, routed)           0.013    12.575    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    12.836 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46/CO[7]
                         net (fo=1, routed)           0.030    12.866    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46_n_0
    SLICE_X30Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    12.925 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12/CO[1]
                         net (fo=12, routed)          0.230    13.155    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12_n_6
    SLICE_X29Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.237 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137/O
                         net (fo=1, routed)           0.022    13.259    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137_n_0
    SLICE_X29Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    13.526 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49/CO[7]
                         net (fo=1, routed)           0.030    13.556    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49_n_0
    SLICE_X29Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    13.615 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13/CO[1]
                         net (fo=12, routed)          0.234    13.849    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13_n_6
    SLICE_X28Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78/O
                         net (fo=1, routed)           0.022    13.953    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78_n_0
    SLICE_X28Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    14.220 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18/CO[7]
                         net (fo=1, routed)           0.030    14.250    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18_n_0
    SLICE_X28Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    14.309 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14/CO[1]
                         net (fo=12, routed)          0.240    14.548    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14_n_6
    SLICE_X27Y65         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    14.631 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71/O
                         net (fo=1, routed)           0.013    14.644    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71_n_0
    SLICE_X27Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    14.905 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17/CO[7]
                         net (fo=1, routed)           0.030    14.935    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17_n_0
    SLICE_X27Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    14.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1/CO[1]
                         net (fo=12, routed)          0.306    15.300    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1_n_6
    SLICE_X27Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    15.383 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85/O
                         net (fo=1, routed)           0.013    15.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85_n_0
    SLICE_X27Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    15.657 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21/CO[7]
                         net (fo=1, routed)           0.030    15.687    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21_n_0
    SLICE_X27Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    15.746 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2/CO[1]
                         net (fo=12, routed)          0.274    16.021    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2_n_6
    SLICE_X26Y62         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    16.157 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90/O
                         net (fo=1, routed)           0.013    16.170    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90_n_0
    SLICE_X26Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    16.390 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24/CO[7]
                         net (fo=1, routed)           0.030    16.420    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24_n_0
    SLICE_X26Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    16.479 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3/CO[1]
                         net (fo=12, routed)          0.263    16.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3_n_6
    SLICE_X25Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186    16.927 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98/O
                         net (fo=1, routed)           0.029    16.956    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98_n_0
    SLICE_X25Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    17.185 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27/CO[7]
                         net (fo=1, routed)           0.030    17.215    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27_n_0
    SLICE_X25Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    17.274 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4/CO[1]
                         net (fo=12, routed)          0.286    17.560    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4_n_6
    SLICE_X24Y62         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    17.642 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106/O
                         net (fo=1, routed)           0.022    17.664    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106_n_0
    SLICE_X24Y62         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    17.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30/CO[7]
                         net (fo=1, routed)           0.030    17.961    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30_n_0
    SLICE_X24Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    18.020 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5/CO[1]
                         net (fo=12, routed)          0.226    18.246    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5_n_6
    SLICE_X23Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    18.329 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113/O
                         net (fo=1, routed)           0.013    18.342    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113_n_0
    SLICE_X23Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    18.603 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33/CO[7]
                         net (fo=1, routed)           0.030    18.633    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33_n_0
    SLICE_X23Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    18.692 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6/CO[1]
                         net (fo=12, routed)          0.244    18.936    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6_n_6
    SLICE_X24Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    19.018 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120/O
                         net (fo=1, routed)           0.022    19.040    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120_n_0
    SLICE_X24Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    19.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36/CO[7]
                         net (fo=1, routed)           0.030    19.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36_n_0
    SLICE_X24Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    19.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7/CO[1]
                         net (fo=12, routed)          0.257    19.654    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7_n_6
    SLICE_X25Y64         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    19.803 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123/O
                         net (fo=1, routed)           0.029    19.832    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123_n_0
    SLICE_X25Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    20.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39/CO[7]
                         net (fo=1, routed)           0.030    20.100    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39_n_0
    SLICE_X25Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    20.159 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8/CO[1]
                         net (fo=12, routed)          0.292    20.450    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8_n_6
    SLICE_X26Y64         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    20.533 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134/O
                         net (fo=1, routed)           0.013    20.546    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134_n_0
    SLICE_X26Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    20.807 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42/CO[7]
                         net (fo=1, routed)           0.030    20.837    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42_n_0
    SLICE_X26Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    20.896 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9/CO[1]
                         net (fo=12, routed)          0.394    21.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9_n_6
    SLICE_X27Y67         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.374 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141/O
                         net (fo=1, routed)           0.013    21.387    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141_n_0
    SLICE_X27Y67         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    21.648 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45/CO[7]
                         net (fo=1, routed)           0.030    21.678    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45_n_0
    SLICE_X27Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    21.737 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10/CO[1]
                         net (fo=12, routed)          0.175    21.911    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10_n_6
    SLICE_X27Y69         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148/O
                         net (fo=1, routed)           0.013    22.007    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148_n_0
    SLICE_X27Y69         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    22.268 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48/CO[7]
                         net (fo=1, routed)           0.030    22.298    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48_n_0
    SLICE_X27Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    22.357 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11/CO[1]
                         net (fo=12, routed)          0.287    22.645    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11_n_6
    SLICE_X26Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    22.781 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153/O
                         net (fo=1, routed)           0.013    22.794    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153_n_0
    SLICE_X26Y68         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.014 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51/CO[7]
                         net (fo=1, routed)           0.030    23.044    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51_n_0
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.103 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12/CO[1]
                         net (fo=12, routed)          0.294    23.397    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12_n_6
    SLICE_X26Y66         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152    23.549 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160/O
                         net (fo=1, routed)           0.013    23.562    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160_n_0
    SLICE_X26Y66         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.782 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54/CO[7]
                         net (fo=1, routed)           0.030    23.812    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54_n_0
    SLICE_X26Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.871 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13/CO[1]
                         net (fo=12, routed)          0.279    24.150    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13_n_6
    SLICE_X25Y66         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    24.232 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169/O
                         net (fo=1, routed)           0.022    24.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169_n_0
    SLICE_X25Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    24.521 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57/CO[7]
                         net (fo=1, routed)           0.030    24.551    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57_n_0
    SLICE_X25Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    24.610 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14/CO[1]
                         net (fo=13, routed)          0.234    24.844    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14_n_6
    SLICE_X25Y68         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    24.900 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175/O
                         net (fo=1, routed)           0.032    24.932    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175_n_0
    SLICE_X25Y68         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.164 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60/CO[7]
                         net (fo=1, routed)           0.030    25.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60_n_0
    SLICE_X25Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.253 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15/CO[1]
                         net (fo=13, routed)          0.232    25.485    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15_n_6
    SLICE_X25Y70         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    25.541 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16/O
                         net (fo=1, routed)           0.032    25.573    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16_n_0
    SLICE_X25Y70         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.805 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1/CO[7]
                         net (fo=1, routed)           0.030    25.835    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1_n_0
    SLICE_X25Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.894 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16/CO[1]
                         net (fo=13, routed)          0.300    26.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16_n_6
    SLICE_X26Y70         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082    26.276 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10/O
                         net (fo=1, routed)           0.014    26.290    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10_n_0
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    26.568 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry/CO[7]
                         net (fo=1, routed)           0.030    26.598    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_n_0
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074    26.672 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry__0/CO[0]
                         net (fo=1, routed)           0.466    27.138    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/A[0]
    DSP48E2_X8Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258    27.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000    27.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X8Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114    27.510 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000    27.510    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X8Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.700    28.210 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000    28.210    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER.U<21>
    DSP48E2_X8Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.067    28.277 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000    28.277    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA.U_DATA<21>
    DSP48E2_X8Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.727    29.004 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    29.004    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167    29.171 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014    29.185    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/PCIN[47]
    DSP48E2_X8Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.739    29.924 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000    29.924    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.146    30.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_OUTPUT_INST/P[2]
                         net (fo=3, routed)           0.403    30.474    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_n_103
    SLICE_X35Y72         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.187    30.661 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_comp/O
                         net (fo=1, routed)           0.018    30.679    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_n_0
    SLICE_X35Y72         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236    30.915 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    30.945    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_n_0
    SLICE_X35Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161    31.106 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2/O[5]
                         net (fo=1, routed)           0.595    31.701    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_write_data[29]
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.661    13.877    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/s00_axis_aclk
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/CLK
                         clock pessimism              0.208    14.085    
                         clock uncertainty           -0.160    13.925    
    URAM288_X0Y20        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_DIN_B[29])
                                                     -0.489    13.436    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                         -31.701    
  -------------------------------------------------------------------
                         slack                                -18.265    

Slack (VIOLATED) :        -18.238ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[27]
                            (rising edge-triggered cell URAM288 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        28.243ns  (logic 16.721ns (59.205%)  route 11.522ns (40.795%))
  Logic Levels:           105  (CARRY8=63 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 13.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.147ns (routing 1.839ns, distribution 1.308ns)
  Clock Net Delay (Destination): 3.661ns (routing 1.682ns, distribution 1.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.147     3.414    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y55         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.528 f  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=10, routed)          0.099     3.627    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/s00_axis_tdata[11]
    SLICE_X27Y55         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.853 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15/O
                         net (fo=13, routed)          0.176     4.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15_n_0
    SLICE_X27Y57         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     4.085 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1/O
                         net (fo=6, routed)           0.172     4.257    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1_n_0
    SLICE_X27Y56         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     4.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12/O
                         net (fo=1, routed)           0.013     4.491    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.711 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry/CO[7]
                         net (fo=1, routed)           0.030     4.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074     4.815 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0/CO[0]
                         net (fo=12, routed)          0.342     5.158    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0_n_7
    SLICE_X26Y57         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     5.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60/O
                         net (fo=1, routed)           0.013     5.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     5.515 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16/CO[7]
                         net (fo=1, routed)           0.030     5.545    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     5.604 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2/CO[1]
                         net (fo=12, routed)          0.251     5.855    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2_n_6
    SLICE_X25Y57         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.152     6.007 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64/O
                         net (fo=1, routed)           0.018     6.025    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64_n_0
    SLICE_X25Y57         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.261 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19/CO[7]
                         net (fo=1, routed)           0.030     6.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19_n_0
    SLICE_X25Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     6.350 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3/CO[1]
                         net (fo=12, routed)          0.322     6.672    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3_n_6
    SLICE_X24Y57         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     6.754 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74/O
                         net (fo=1, routed)           0.022     6.776    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74_n_0
    SLICE_X24Y57         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.062 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22/O[4]
                         net (fo=2, routed)           0.326     7.388    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22_n_11
    SLICE_X23Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.136     7.524 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77/O
                         net (fo=1, routed)           0.015     7.539    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77_n_0
    SLICE_X23Y58         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.771 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25/CO[7]
                         net (fo=1, routed)           0.030     7.801    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25_n_0
    SLICE_X23Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     7.860 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5/CO[1]
                         net (fo=12, routed)          0.242     8.102    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5_n_6
    SLICE_X24Y59         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.184 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88/O
                         net (fo=1, routed)           0.022     8.206    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88_n_0
    SLICE_X24Y59         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.473 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28/CO[7]
                         net (fo=1, routed)           0.030     8.503    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28_n_0
    SLICE_X24Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     8.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6/CO[1]
                         net (fo=12, routed)          0.284     8.845    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6_n_6
    SLICE_X26Y59         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     9.033 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95/O
                         net (fo=1, routed)           0.013     9.046    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95_n_0
    SLICE_X26Y59         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     9.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31/CO[7]
                         net (fo=1, routed)           0.030     9.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31_n_0
    SLICE_X26Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     9.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7/CO[1]
                         net (fo=12, routed)          0.300     9.696    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7_n_6
    SLICE_X27Y60         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     9.752 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98/O
                         net (fo=1, routed)           0.015     9.767    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98_n_0
    SLICE_X27Y60         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.999 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34/CO[7]
                         net (fo=1, routed)           0.030    10.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34_n_0
    SLICE_X27Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    10.088 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8/CO[1]
                         net (fo=12, routed)          0.277    10.365    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8_n_6
    SLICE_X28Y60         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    10.447 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109/O
                         net (fo=1, routed)           0.022    10.469    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109_n_0
    SLICE_X28Y60         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    10.736 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37/CO[7]
                         net (fo=1, routed)           0.030    10.766    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37_n_0
    SLICE_X28Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    10.825 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9/CO[1]
                         net (fo=12, routed)          0.171    10.996    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9_n_6
    SLICE_X28Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135    11.131 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115/O
                         net (fo=1, routed)           0.029    11.160    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115_n_0
    SLICE_X28Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    11.389 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40/CO[7]
                         net (fo=1, routed)           0.030    11.419    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40_n_0
    SLICE_X28Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    11.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10/CO[1]
                         net (fo=12, routed)          0.257    11.736    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10_n_6
    SLICE_X29Y62         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    11.885 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119/O
                         net (fo=1, routed)           0.029    11.914    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119_n_0
    SLICE_X29Y62         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    12.152 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43/CO[7]
                         net (fo=1, routed)           0.030    12.182    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43_n_0
    SLICE_X29Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    12.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11/CO[1]
                         net (fo=12, routed)          0.238    12.479    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11_n_6
    SLICE_X30Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130/O
                         net (fo=1, routed)           0.013    12.575    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    12.836 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46/CO[7]
                         net (fo=1, routed)           0.030    12.866    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46_n_0
    SLICE_X30Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    12.925 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12/CO[1]
                         net (fo=12, routed)          0.230    13.155    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12_n_6
    SLICE_X29Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.237 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137/O
                         net (fo=1, routed)           0.022    13.259    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137_n_0
    SLICE_X29Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    13.526 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49/CO[7]
                         net (fo=1, routed)           0.030    13.556    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49_n_0
    SLICE_X29Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    13.615 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13/CO[1]
                         net (fo=12, routed)          0.234    13.849    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13_n_6
    SLICE_X28Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78/O
                         net (fo=1, routed)           0.022    13.953    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78_n_0
    SLICE_X28Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    14.220 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18/CO[7]
                         net (fo=1, routed)           0.030    14.250    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18_n_0
    SLICE_X28Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    14.309 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14/CO[1]
                         net (fo=12, routed)          0.240    14.548    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14_n_6
    SLICE_X27Y65         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    14.631 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71/O
                         net (fo=1, routed)           0.013    14.644    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71_n_0
    SLICE_X27Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    14.905 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17/CO[7]
                         net (fo=1, routed)           0.030    14.935    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17_n_0
    SLICE_X27Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    14.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1/CO[1]
                         net (fo=12, routed)          0.306    15.300    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1_n_6
    SLICE_X27Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    15.383 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85/O
                         net (fo=1, routed)           0.013    15.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85_n_0
    SLICE_X27Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    15.657 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21/CO[7]
                         net (fo=1, routed)           0.030    15.687    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21_n_0
    SLICE_X27Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    15.746 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2/CO[1]
                         net (fo=12, routed)          0.274    16.021    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2_n_6
    SLICE_X26Y62         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    16.157 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90/O
                         net (fo=1, routed)           0.013    16.170    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90_n_0
    SLICE_X26Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    16.390 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24/CO[7]
                         net (fo=1, routed)           0.030    16.420    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24_n_0
    SLICE_X26Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    16.479 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3/CO[1]
                         net (fo=12, routed)          0.263    16.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3_n_6
    SLICE_X25Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186    16.927 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98/O
                         net (fo=1, routed)           0.029    16.956    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98_n_0
    SLICE_X25Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    17.185 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27/CO[7]
                         net (fo=1, routed)           0.030    17.215    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27_n_0
    SLICE_X25Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    17.274 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4/CO[1]
                         net (fo=12, routed)          0.286    17.560    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4_n_6
    SLICE_X24Y62         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    17.642 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106/O
                         net (fo=1, routed)           0.022    17.664    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106_n_0
    SLICE_X24Y62         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    17.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30/CO[7]
                         net (fo=1, routed)           0.030    17.961    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30_n_0
    SLICE_X24Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    18.020 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5/CO[1]
                         net (fo=12, routed)          0.226    18.246    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5_n_6
    SLICE_X23Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    18.329 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113/O
                         net (fo=1, routed)           0.013    18.342    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113_n_0
    SLICE_X23Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    18.603 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33/CO[7]
                         net (fo=1, routed)           0.030    18.633    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33_n_0
    SLICE_X23Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    18.692 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6/CO[1]
                         net (fo=12, routed)          0.244    18.936    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6_n_6
    SLICE_X24Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    19.018 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120/O
                         net (fo=1, routed)           0.022    19.040    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120_n_0
    SLICE_X24Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    19.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36/CO[7]
                         net (fo=1, routed)           0.030    19.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36_n_0
    SLICE_X24Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    19.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7/CO[1]
                         net (fo=12, routed)          0.257    19.654    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7_n_6
    SLICE_X25Y64         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    19.803 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123/O
                         net (fo=1, routed)           0.029    19.832    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123_n_0
    SLICE_X25Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    20.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39/CO[7]
                         net (fo=1, routed)           0.030    20.100    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39_n_0
    SLICE_X25Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    20.159 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8/CO[1]
                         net (fo=12, routed)          0.292    20.450    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8_n_6
    SLICE_X26Y64         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    20.533 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134/O
                         net (fo=1, routed)           0.013    20.546    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134_n_0
    SLICE_X26Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    20.807 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42/CO[7]
                         net (fo=1, routed)           0.030    20.837    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42_n_0
    SLICE_X26Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    20.896 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9/CO[1]
                         net (fo=12, routed)          0.394    21.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9_n_6
    SLICE_X27Y67         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.374 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141/O
                         net (fo=1, routed)           0.013    21.387    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141_n_0
    SLICE_X27Y67         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    21.648 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45/CO[7]
                         net (fo=1, routed)           0.030    21.678    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45_n_0
    SLICE_X27Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    21.737 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10/CO[1]
                         net (fo=12, routed)          0.175    21.911    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10_n_6
    SLICE_X27Y69         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148/O
                         net (fo=1, routed)           0.013    22.007    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148_n_0
    SLICE_X27Y69         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    22.268 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48/CO[7]
                         net (fo=1, routed)           0.030    22.298    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48_n_0
    SLICE_X27Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    22.357 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11/CO[1]
                         net (fo=12, routed)          0.287    22.645    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11_n_6
    SLICE_X26Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    22.781 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153/O
                         net (fo=1, routed)           0.013    22.794    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153_n_0
    SLICE_X26Y68         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.014 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51/CO[7]
                         net (fo=1, routed)           0.030    23.044    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51_n_0
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.103 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12/CO[1]
                         net (fo=12, routed)          0.294    23.397    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12_n_6
    SLICE_X26Y66         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152    23.549 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160/O
                         net (fo=1, routed)           0.013    23.562    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160_n_0
    SLICE_X26Y66         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.782 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54/CO[7]
                         net (fo=1, routed)           0.030    23.812    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54_n_0
    SLICE_X26Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.871 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13/CO[1]
                         net (fo=12, routed)          0.279    24.150    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13_n_6
    SLICE_X25Y66         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    24.232 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169/O
                         net (fo=1, routed)           0.022    24.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169_n_0
    SLICE_X25Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    24.521 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57/CO[7]
                         net (fo=1, routed)           0.030    24.551    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57_n_0
    SLICE_X25Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    24.610 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14/CO[1]
                         net (fo=13, routed)          0.234    24.844    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14_n_6
    SLICE_X25Y68         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    24.900 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175/O
                         net (fo=1, routed)           0.032    24.932    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175_n_0
    SLICE_X25Y68         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.164 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60/CO[7]
                         net (fo=1, routed)           0.030    25.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60_n_0
    SLICE_X25Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.253 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15/CO[1]
                         net (fo=13, routed)          0.232    25.485    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15_n_6
    SLICE_X25Y70         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    25.541 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16/O
                         net (fo=1, routed)           0.032    25.573    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16_n_0
    SLICE_X25Y70         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.805 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1/CO[7]
                         net (fo=1, routed)           0.030    25.835    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1_n_0
    SLICE_X25Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.894 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16/CO[1]
                         net (fo=13, routed)          0.300    26.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16_n_6
    SLICE_X26Y70         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082    26.276 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10/O
                         net (fo=1, routed)           0.014    26.290    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10_n_0
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    26.568 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry/CO[7]
                         net (fo=1, routed)           0.030    26.598    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_n_0
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074    26.672 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry__0/CO[0]
                         net (fo=1, routed)           0.466    27.138    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/A[0]
    DSP48E2_X8Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258    27.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000    27.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X8Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114    27.510 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000    27.510    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X8Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.700    28.210 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000    28.210    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER.U<21>
    DSP48E2_X8Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.067    28.277 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000    28.277    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA.U_DATA<21>
    DSP48E2_X8Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.727    29.004 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    29.004    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167    29.171 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014    29.185    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/PCIN[47]
    DSP48E2_X8Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.739    29.924 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000    29.924    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.146    30.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_OUTPUT_INST/P[2]
                         net (fo=3, routed)           0.403    30.474    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_n_103
    SLICE_X35Y72         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.187    30.661 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_comp/O
                         net (fo=1, routed)           0.018    30.679    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_n_0
    SLICE_X35Y72         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236    30.915 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    30.945    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_n_0
    SLICE_X35Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114    31.059 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2/O[3]
                         net (fo=1, routed)           0.598    31.657    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_write_data[27]
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.661    13.877    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/s00_axis_aclk
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/CLK
                         clock pessimism              0.208    14.085    
                         clock uncertainty           -0.160    13.925    
    URAM288_X0Y20        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_DIN_B[27])
                                                     -0.506    13.419    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0
  -------------------------------------------------------------------
                         required time                         13.419    
                         arrival time                         -31.657    
  -------------------------------------------------------------------
                         slack                                -18.238    

Slack (VIOLATED) :        -18.233ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[24]
                            (rising edge-triggered cell URAM288 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        28.228ns  (logic 16.685ns (59.109%)  route 11.543ns (40.891%))
  Logic Levels:           105  (CARRY8=63 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 13.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.147ns (routing 1.839ns, distribution 1.308ns)
  Clock Net Delay (Destination): 3.661ns (routing 1.682ns, distribution 1.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.147     3.414    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y55         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.528 f  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=10, routed)          0.099     3.627    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/s00_axis_tdata[11]
    SLICE_X27Y55         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.853 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15/O
                         net (fo=13, routed)          0.176     4.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15_n_0
    SLICE_X27Y57         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     4.085 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1/O
                         net (fo=6, routed)           0.172     4.257    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1_n_0
    SLICE_X27Y56         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     4.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12/O
                         net (fo=1, routed)           0.013     4.491    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.711 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry/CO[7]
                         net (fo=1, routed)           0.030     4.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074     4.815 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0/CO[0]
                         net (fo=12, routed)          0.342     5.158    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0_n_7
    SLICE_X26Y57         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     5.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60/O
                         net (fo=1, routed)           0.013     5.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     5.515 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16/CO[7]
                         net (fo=1, routed)           0.030     5.545    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     5.604 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2/CO[1]
                         net (fo=12, routed)          0.251     5.855    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2_n_6
    SLICE_X25Y57         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.152     6.007 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64/O
                         net (fo=1, routed)           0.018     6.025    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64_n_0
    SLICE_X25Y57         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.261 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19/CO[7]
                         net (fo=1, routed)           0.030     6.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19_n_0
    SLICE_X25Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     6.350 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3/CO[1]
                         net (fo=12, routed)          0.322     6.672    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3_n_6
    SLICE_X24Y57         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     6.754 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74/O
                         net (fo=1, routed)           0.022     6.776    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74_n_0
    SLICE_X24Y57         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.062 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22/O[4]
                         net (fo=2, routed)           0.326     7.388    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22_n_11
    SLICE_X23Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.136     7.524 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77/O
                         net (fo=1, routed)           0.015     7.539    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77_n_0
    SLICE_X23Y58         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.771 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25/CO[7]
                         net (fo=1, routed)           0.030     7.801    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25_n_0
    SLICE_X23Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     7.860 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5/CO[1]
                         net (fo=12, routed)          0.242     8.102    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5_n_6
    SLICE_X24Y59         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.184 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88/O
                         net (fo=1, routed)           0.022     8.206    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88_n_0
    SLICE_X24Y59         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.473 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28/CO[7]
                         net (fo=1, routed)           0.030     8.503    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28_n_0
    SLICE_X24Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     8.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6/CO[1]
                         net (fo=12, routed)          0.284     8.845    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6_n_6
    SLICE_X26Y59         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     9.033 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95/O
                         net (fo=1, routed)           0.013     9.046    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95_n_0
    SLICE_X26Y59         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     9.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31/CO[7]
                         net (fo=1, routed)           0.030     9.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31_n_0
    SLICE_X26Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     9.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7/CO[1]
                         net (fo=12, routed)          0.300     9.696    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7_n_6
    SLICE_X27Y60         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     9.752 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98/O
                         net (fo=1, routed)           0.015     9.767    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98_n_0
    SLICE_X27Y60         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.999 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34/CO[7]
                         net (fo=1, routed)           0.030    10.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34_n_0
    SLICE_X27Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    10.088 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8/CO[1]
                         net (fo=12, routed)          0.277    10.365    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8_n_6
    SLICE_X28Y60         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    10.447 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109/O
                         net (fo=1, routed)           0.022    10.469    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109_n_0
    SLICE_X28Y60         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    10.736 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37/CO[7]
                         net (fo=1, routed)           0.030    10.766    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37_n_0
    SLICE_X28Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    10.825 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9/CO[1]
                         net (fo=12, routed)          0.171    10.996    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9_n_6
    SLICE_X28Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135    11.131 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115/O
                         net (fo=1, routed)           0.029    11.160    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115_n_0
    SLICE_X28Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    11.389 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40/CO[7]
                         net (fo=1, routed)           0.030    11.419    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40_n_0
    SLICE_X28Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    11.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10/CO[1]
                         net (fo=12, routed)          0.257    11.736    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10_n_6
    SLICE_X29Y62         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    11.885 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119/O
                         net (fo=1, routed)           0.029    11.914    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119_n_0
    SLICE_X29Y62         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    12.152 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43/CO[7]
                         net (fo=1, routed)           0.030    12.182    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43_n_0
    SLICE_X29Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    12.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11/CO[1]
                         net (fo=12, routed)          0.238    12.479    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11_n_6
    SLICE_X30Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130/O
                         net (fo=1, routed)           0.013    12.575    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    12.836 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46/CO[7]
                         net (fo=1, routed)           0.030    12.866    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46_n_0
    SLICE_X30Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    12.925 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12/CO[1]
                         net (fo=12, routed)          0.230    13.155    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12_n_6
    SLICE_X29Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.237 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137/O
                         net (fo=1, routed)           0.022    13.259    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137_n_0
    SLICE_X29Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    13.526 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49/CO[7]
                         net (fo=1, routed)           0.030    13.556    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49_n_0
    SLICE_X29Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    13.615 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13/CO[1]
                         net (fo=12, routed)          0.234    13.849    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13_n_6
    SLICE_X28Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78/O
                         net (fo=1, routed)           0.022    13.953    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78_n_0
    SLICE_X28Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    14.220 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18/CO[7]
                         net (fo=1, routed)           0.030    14.250    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18_n_0
    SLICE_X28Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    14.309 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14/CO[1]
                         net (fo=12, routed)          0.240    14.548    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14_n_6
    SLICE_X27Y65         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    14.631 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71/O
                         net (fo=1, routed)           0.013    14.644    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71_n_0
    SLICE_X27Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    14.905 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17/CO[7]
                         net (fo=1, routed)           0.030    14.935    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17_n_0
    SLICE_X27Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    14.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1/CO[1]
                         net (fo=12, routed)          0.306    15.300    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1_n_6
    SLICE_X27Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    15.383 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85/O
                         net (fo=1, routed)           0.013    15.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85_n_0
    SLICE_X27Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    15.657 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21/CO[7]
                         net (fo=1, routed)           0.030    15.687    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21_n_0
    SLICE_X27Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    15.746 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2/CO[1]
                         net (fo=12, routed)          0.274    16.021    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2_n_6
    SLICE_X26Y62         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    16.157 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90/O
                         net (fo=1, routed)           0.013    16.170    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90_n_0
    SLICE_X26Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    16.390 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24/CO[7]
                         net (fo=1, routed)           0.030    16.420    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24_n_0
    SLICE_X26Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    16.479 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3/CO[1]
                         net (fo=12, routed)          0.263    16.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3_n_6
    SLICE_X25Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186    16.927 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98/O
                         net (fo=1, routed)           0.029    16.956    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98_n_0
    SLICE_X25Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    17.185 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27/CO[7]
                         net (fo=1, routed)           0.030    17.215    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27_n_0
    SLICE_X25Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    17.274 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4/CO[1]
                         net (fo=12, routed)          0.286    17.560    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4_n_6
    SLICE_X24Y62         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    17.642 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106/O
                         net (fo=1, routed)           0.022    17.664    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106_n_0
    SLICE_X24Y62         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    17.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30/CO[7]
                         net (fo=1, routed)           0.030    17.961    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30_n_0
    SLICE_X24Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    18.020 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5/CO[1]
                         net (fo=12, routed)          0.226    18.246    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5_n_6
    SLICE_X23Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    18.329 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113/O
                         net (fo=1, routed)           0.013    18.342    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113_n_0
    SLICE_X23Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    18.603 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33/CO[7]
                         net (fo=1, routed)           0.030    18.633    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33_n_0
    SLICE_X23Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    18.692 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6/CO[1]
                         net (fo=12, routed)          0.244    18.936    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6_n_6
    SLICE_X24Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    19.018 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120/O
                         net (fo=1, routed)           0.022    19.040    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120_n_0
    SLICE_X24Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    19.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36/CO[7]
                         net (fo=1, routed)           0.030    19.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36_n_0
    SLICE_X24Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    19.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7/CO[1]
                         net (fo=12, routed)          0.257    19.654    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7_n_6
    SLICE_X25Y64         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    19.803 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123/O
                         net (fo=1, routed)           0.029    19.832    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123_n_0
    SLICE_X25Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    20.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39/CO[7]
                         net (fo=1, routed)           0.030    20.100    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39_n_0
    SLICE_X25Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    20.159 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8/CO[1]
                         net (fo=12, routed)          0.292    20.450    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8_n_6
    SLICE_X26Y64         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    20.533 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134/O
                         net (fo=1, routed)           0.013    20.546    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134_n_0
    SLICE_X26Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    20.807 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42/CO[7]
                         net (fo=1, routed)           0.030    20.837    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42_n_0
    SLICE_X26Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    20.896 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9/CO[1]
                         net (fo=12, routed)          0.394    21.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9_n_6
    SLICE_X27Y67         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.374 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141/O
                         net (fo=1, routed)           0.013    21.387    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141_n_0
    SLICE_X27Y67         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    21.648 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45/CO[7]
                         net (fo=1, routed)           0.030    21.678    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45_n_0
    SLICE_X27Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    21.737 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10/CO[1]
                         net (fo=12, routed)          0.175    21.911    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10_n_6
    SLICE_X27Y69         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148/O
                         net (fo=1, routed)           0.013    22.007    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148_n_0
    SLICE_X27Y69         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    22.268 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48/CO[7]
                         net (fo=1, routed)           0.030    22.298    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48_n_0
    SLICE_X27Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    22.357 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11/CO[1]
                         net (fo=12, routed)          0.287    22.645    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11_n_6
    SLICE_X26Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    22.781 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153/O
                         net (fo=1, routed)           0.013    22.794    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153_n_0
    SLICE_X26Y68         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.014 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51/CO[7]
                         net (fo=1, routed)           0.030    23.044    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51_n_0
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.103 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12/CO[1]
                         net (fo=12, routed)          0.294    23.397    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12_n_6
    SLICE_X26Y66         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152    23.549 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160/O
                         net (fo=1, routed)           0.013    23.562    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160_n_0
    SLICE_X26Y66         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.782 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54/CO[7]
                         net (fo=1, routed)           0.030    23.812    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54_n_0
    SLICE_X26Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.871 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13/CO[1]
                         net (fo=12, routed)          0.279    24.150    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13_n_6
    SLICE_X25Y66         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    24.232 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169/O
                         net (fo=1, routed)           0.022    24.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169_n_0
    SLICE_X25Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    24.521 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57/CO[7]
                         net (fo=1, routed)           0.030    24.551    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57_n_0
    SLICE_X25Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    24.610 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14/CO[1]
                         net (fo=13, routed)          0.234    24.844    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14_n_6
    SLICE_X25Y68         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    24.900 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175/O
                         net (fo=1, routed)           0.032    24.932    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175_n_0
    SLICE_X25Y68         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.164 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60/CO[7]
                         net (fo=1, routed)           0.030    25.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60_n_0
    SLICE_X25Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.253 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15/CO[1]
                         net (fo=13, routed)          0.232    25.485    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15_n_6
    SLICE_X25Y70         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    25.541 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16/O
                         net (fo=1, routed)           0.032    25.573    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16_n_0
    SLICE_X25Y70         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.805 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1/CO[7]
                         net (fo=1, routed)           0.030    25.835    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1_n_0
    SLICE_X25Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.894 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16/CO[1]
                         net (fo=13, routed)          0.300    26.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16_n_6
    SLICE_X26Y70         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082    26.276 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10/O
                         net (fo=1, routed)           0.014    26.290    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10_n_0
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    26.568 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry/CO[7]
                         net (fo=1, routed)           0.030    26.598    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_n_0
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074    26.672 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry__0/CO[0]
                         net (fo=1, routed)           0.466    27.138    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/A[0]
    DSP48E2_X8Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258    27.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000    27.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X8Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114    27.510 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000    27.510    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X8Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.700    28.210 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000    28.210    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER.U<21>
    DSP48E2_X8Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.067    28.277 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000    28.277    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA.U_DATA<21>
    DSP48E2_X8Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.727    29.004 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    29.004    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167    29.171 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014    29.185    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/PCIN[47]
    DSP48E2_X8Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.739    29.924 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000    29.924    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.146    30.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_OUTPUT_INST/P[2]
                         net (fo=3, routed)           0.403    30.474    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_n_103
    SLICE_X35Y72         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.187    30.661 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_comp/O
                         net (fo=1, routed)           0.018    30.679    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_n_0
    SLICE_X35Y72         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236    30.915 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    30.945    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_n_0
    SLICE_X35Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078    31.023 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2/O[0]
                         net (fo=1, routed)           0.619    31.642    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_write_data[24]
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.661    13.877    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/s00_axis_aclk
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/CLK
                         clock pessimism              0.208    14.085    
                         clock uncertainty           -0.160    13.925    
    URAM288_X0Y20        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_DIN_B[24])
                                                     -0.516    13.409    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                         -31.642    
  -------------------------------------------------------------------
                         slack                                -18.233    

Slack (VIOLATED) :        -18.227ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[25]
                            (rising edge-triggered cell URAM288 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        28.186ns  (logic 16.713ns (59.296%)  route 11.473ns (40.704%))
  Logic Levels:           105  (CARRY8=63 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 13.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.147ns (routing 1.839ns, distribution 1.308ns)
  Clock Net Delay (Destination): 3.661ns (routing 1.682ns, distribution 1.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.147     3.414    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y55         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.528 f  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=10, routed)          0.099     3.627    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/s00_axis_tdata[11]
    SLICE_X27Y55         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.853 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15/O
                         net (fo=13, routed)          0.176     4.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15_n_0
    SLICE_X27Y57         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     4.085 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1/O
                         net (fo=6, routed)           0.172     4.257    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1_n_0
    SLICE_X27Y56         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     4.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12/O
                         net (fo=1, routed)           0.013     4.491    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.711 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry/CO[7]
                         net (fo=1, routed)           0.030     4.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074     4.815 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0/CO[0]
                         net (fo=12, routed)          0.342     5.158    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0_n_7
    SLICE_X26Y57         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     5.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60/O
                         net (fo=1, routed)           0.013     5.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     5.515 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16/CO[7]
                         net (fo=1, routed)           0.030     5.545    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     5.604 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2/CO[1]
                         net (fo=12, routed)          0.251     5.855    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2_n_6
    SLICE_X25Y57         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.152     6.007 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64/O
                         net (fo=1, routed)           0.018     6.025    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64_n_0
    SLICE_X25Y57         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.261 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19/CO[7]
                         net (fo=1, routed)           0.030     6.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19_n_0
    SLICE_X25Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     6.350 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3/CO[1]
                         net (fo=12, routed)          0.322     6.672    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3_n_6
    SLICE_X24Y57         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     6.754 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74/O
                         net (fo=1, routed)           0.022     6.776    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74_n_0
    SLICE_X24Y57         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.062 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22/O[4]
                         net (fo=2, routed)           0.326     7.388    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22_n_11
    SLICE_X23Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.136     7.524 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77/O
                         net (fo=1, routed)           0.015     7.539    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77_n_0
    SLICE_X23Y58         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.771 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25/CO[7]
                         net (fo=1, routed)           0.030     7.801    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25_n_0
    SLICE_X23Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     7.860 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5/CO[1]
                         net (fo=12, routed)          0.242     8.102    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5_n_6
    SLICE_X24Y59         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.184 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88/O
                         net (fo=1, routed)           0.022     8.206    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88_n_0
    SLICE_X24Y59         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.473 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28/CO[7]
                         net (fo=1, routed)           0.030     8.503    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28_n_0
    SLICE_X24Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     8.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6/CO[1]
                         net (fo=12, routed)          0.284     8.845    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6_n_6
    SLICE_X26Y59         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     9.033 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95/O
                         net (fo=1, routed)           0.013     9.046    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95_n_0
    SLICE_X26Y59         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     9.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31/CO[7]
                         net (fo=1, routed)           0.030     9.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31_n_0
    SLICE_X26Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     9.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7/CO[1]
                         net (fo=12, routed)          0.300     9.696    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7_n_6
    SLICE_X27Y60         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     9.752 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98/O
                         net (fo=1, routed)           0.015     9.767    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98_n_0
    SLICE_X27Y60         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.999 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34/CO[7]
                         net (fo=1, routed)           0.030    10.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34_n_0
    SLICE_X27Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    10.088 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8/CO[1]
                         net (fo=12, routed)          0.277    10.365    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8_n_6
    SLICE_X28Y60         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    10.447 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109/O
                         net (fo=1, routed)           0.022    10.469    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109_n_0
    SLICE_X28Y60         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    10.736 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37/CO[7]
                         net (fo=1, routed)           0.030    10.766    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37_n_0
    SLICE_X28Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    10.825 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9/CO[1]
                         net (fo=12, routed)          0.171    10.996    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9_n_6
    SLICE_X28Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135    11.131 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115/O
                         net (fo=1, routed)           0.029    11.160    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115_n_0
    SLICE_X28Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    11.389 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40/CO[7]
                         net (fo=1, routed)           0.030    11.419    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40_n_0
    SLICE_X28Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    11.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10/CO[1]
                         net (fo=12, routed)          0.257    11.736    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10_n_6
    SLICE_X29Y62         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    11.885 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119/O
                         net (fo=1, routed)           0.029    11.914    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119_n_0
    SLICE_X29Y62         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    12.152 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43/CO[7]
                         net (fo=1, routed)           0.030    12.182    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43_n_0
    SLICE_X29Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    12.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11/CO[1]
                         net (fo=12, routed)          0.238    12.479    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11_n_6
    SLICE_X30Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130/O
                         net (fo=1, routed)           0.013    12.575    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    12.836 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46/CO[7]
                         net (fo=1, routed)           0.030    12.866    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46_n_0
    SLICE_X30Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    12.925 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12/CO[1]
                         net (fo=12, routed)          0.230    13.155    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12_n_6
    SLICE_X29Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.237 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137/O
                         net (fo=1, routed)           0.022    13.259    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137_n_0
    SLICE_X29Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    13.526 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49/CO[7]
                         net (fo=1, routed)           0.030    13.556    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49_n_0
    SLICE_X29Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    13.615 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13/CO[1]
                         net (fo=12, routed)          0.234    13.849    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13_n_6
    SLICE_X28Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78/O
                         net (fo=1, routed)           0.022    13.953    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78_n_0
    SLICE_X28Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    14.220 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18/CO[7]
                         net (fo=1, routed)           0.030    14.250    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18_n_0
    SLICE_X28Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    14.309 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14/CO[1]
                         net (fo=12, routed)          0.240    14.548    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14_n_6
    SLICE_X27Y65         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    14.631 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71/O
                         net (fo=1, routed)           0.013    14.644    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71_n_0
    SLICE_X27Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    14.905 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17/CO[7]
                         net (fo=1, routed)           0.030    14.935    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17_n_0
    SLICE_X27Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    14.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1/CO[1]
                         net (fo=12, routed)          0.306    15.300    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1_n_6
    SLICE_X27Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    15.383 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85/O
                         net (fo=1, routed)           0.013    15.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85_n_0
    SLICE_X27Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    15.657 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21/CO[7]
                         net (fo=1, routed)           0.030    15.687    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21_n_0
    SLICE_X27Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    15.746 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2/CO[1]
                         net (fo=12, routed)          0.274    16.021    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2_n_6
    SLICE_X26Y62         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    16.157 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90/O
                         net (fo=1, routed)           0.013    16.170    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90_n_0
    SLICE_X26Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    16.390 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24/CO[7]
                         net (fo=1, routed)           0.030    16.420    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24_n_0
    SLICE_X26Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    16.479 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3/CO[1]
                         net (fo=12, routed)          0.263    16.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3_n_6
    SLICE_X25Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186    16.927 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98/O
                         net (fo=1, routed)           0.029    16.956    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98_n_0
    SLICE_X25Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    17.185 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27/CO[7]
                         net (fo=1, routed)           0.030    17.215    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27_n_0
    SLICE_X25Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    17.274 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4/CO[1]
                         net (fo=12, routed)          0.286    17.560    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4_n_6
    SLICE_X24Y62         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    17.642 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106/O
                         net (fo=1, routed)           0.022    17.664    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106_n_0
    SLICE_X24Y62         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    17.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30/CO[7]
                         net (fo=1, routed)           0.030    17.961    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30_n_0
    SLICE_X24Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    18.020 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5/CO[1]
                         net (fo=12, routed)          0.226    18.246    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5_n_6
    SLICE_X23Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    18.329 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113/O
                         net (fo=1, routed)           0.013    18.342    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113_n_0
    SLICE_X23Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    18.603 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33/CO[7]
                         net (fo=1, routed)           0.030    18.633    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33_n_0
    SLICE_X23Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    18.692 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6/CO[1]
                         net (fo=12, routed)          0.244    18.936    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6_n_6
    SLICE_X24Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    19.018 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120/O
                         net (fo=1, routed)           0.022    19.040    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120_n_0
    SLICE_X24Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    19.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36/CO[7]
                         net (fo=1, routed)           0.030    19.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36_n_0
    SLICE_X24Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    19.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7/CO[1]
                         net (fo=12, routed)          0.257    19.654    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7_n_6
    SLICE_X25Y64         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    19.803 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123/O
                         net (fo=1, routed)           0.029    19.832    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123_n_0
    SLICE_X25Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    20.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39/CO[7]
                         net (fo=1, routed)           0.030    20.100    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39_n_0
    SLICE_X25Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    20.159 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8/CO[1]
                         net (fo=12, routed)          0.292    20.450    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8_n_6
    SLICE_X26Y64         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    20.533 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134/O
                         net (fo=1, routed)           0.013    20.546    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134_n_0
    SLICE_X26Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    20.807 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42/CO[7]
                         net (fo=1, routed)           0.030    20.837    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42_n_0
    SLICE_X26Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    20.896 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9/CO[1]
                         net (fo=12, routed)          0.394    21.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9_n_6
    SLICE_X27Y67         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.374 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141/O
                         net (fo=1, routed)           0.013    21.387    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141_n_0
    SLICE_X27Y67         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    21.648 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45/CO[7]
                         net (fo=1, routed)           0.030    21.678    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45_n_0
    SLICE_X27Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    21.737 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10/CO[1]
                         net (fo=12, routed)          0.175    21.911    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10_n_6
    SLICE_X27Y69         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148/O
                         net (fo=1, routed)           0.013    22.007    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148_n_0
    SLICE_X27Y69         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    22.268 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48/CO[7]
                         net (fo=1, routed)           0.030    22.298    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48_n_0
    SLICE_X27Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    22.357 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11/CO[1]
                         net (fo=12, routed)          0.287    22.645    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11_n_6
    SLICE_X26Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    22.781 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153/O
                         net (fo=1, routed)           0.013    22.794    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153_n_0
    SLICE_X26Y68         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.014 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51/CO[7]
                         net (fo=1, routed)           0.030    23.044    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51_n_0
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.103 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12/CO[1]
                         net (fo=12, routed)          0.294    23.397    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12_n_6
    SLICE_X26Y66         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152    23.549 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160/O
                         net (fo=1, routed)           0.013    23.562    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160_n_0
    SLICE_X26Y66         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.782 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54/CO[7]
                         net (fo=1, routed)           0.030    23.812    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54_n_0
    SLICE_X26Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.871 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13/CO[1]
                         net (fo=12, routed)          0.279    24.150    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13_n_6
    SLICE_X25Y66         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    24.232 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169/O
                         net (fo=1, routed)           0.022    24.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169_n_0
    SLICE_X25Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    24.521 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57/CO[7]
                         net (fo=1, routed)           0.030    24.551    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57_n_0
    SLICE_X25Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    24.610 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14/CO[1]
                         net (fo=13, routed)          0.234    24.844    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14_n_6
    SLICE_X25Y68         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    24.900 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175/O
                         net (fo=1, routed)           0.032    24.932    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175_n_0
    SLICE_X25Y68         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.164 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60/CO[7]
                         net (fo=1, routed)           0.030    25.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60_n_0
    SLICE_X25Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.253 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15/CO[1]
                         net (fo=13, routed)          0.232    25.485    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15_n_6
    SLICE_X25Y70         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    25.541 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16/O
                         net (fo=1, routed)           0.032    25.573    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16_n_0
    SLICE_X25Y70         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.805 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1/CO[7]
                         net (fo=1, routed)           0.030    25.835    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1_n_0
    SLICE_X25Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.894 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16/CO[1]
                         net (fo=13, routed)          0.300    26.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16_n_6
    SLICE_X26Y70         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082    26.276 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10/O
                         net (fo=1, routed)           0.014    26.290    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10_n_0
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    26.568 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry/CO[7]
                         net (fo=1, routed)           0.030    26.598    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_n_0
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074    26.672 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry__0/CO[0]
                         net (fo=1, routed)           0.466    27.138    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/A[0]
    DSP48E2_X8Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258    27.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000    27.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X8Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114    27.510 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000    27.510    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X8Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.700    28.210 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000    28.210    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER.U<21>
    DSP48E2_X8Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.067    28.277 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000    28.277    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA.U_DATA<21>
    DSP48E2_X8Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.727    29.004 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    29.004    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167    29.171 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014    29.185    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/PCIN[47]
    DSP48E2_X8Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.739    29.924 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000    29.924    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.146    30.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_OUTPUT_INST/P[2]
                         net (fo=3, routed)           0.403    30.474    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_n_103
    SLICE_X35Y72         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.187    30.661 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_comp/O
                         net (fo=1, routed)           0.018    30.679    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_n_0
    SLICE_X35Y72         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236    30.915 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    30.945    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_n_0
    SLICE_X35Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106    31.051 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2/O[1]
                         net (fo=1, routed)           0.549    31.600    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_write_data[25]
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.661    13.877    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/s00_axis_aclk
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/CLK
                         clock pessimism              0.208    14.085    
                         clock uncertainty           -0.160    13.925    
    URAM288_X0Y20        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_DIN_B[25])
                                                     -0.552    13.373    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                         -31.600    
  -------------------------------------------------------------------
                         slack                                -18.227    

Slack (VIOLATED) :        -18.211ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[30]
                            (rising edge-triggered cell URAM288 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        28.269ns  (logic 16.764ns (59.302%)  route 11.505ns (40.698%))
  Logic Levels:           105  (CARRY8=63 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 13.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.147ns (routing 1.839ns, distribution 1.308ns)
  Clock Net Delay (Destination): 3.661ns (routing 1.682ns, distribution 1.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.147     3.414    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y55         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.528 f  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=10, routed)          0.099     3.627    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/s00_axis_tdata[11]
    SLICE_X27Y55         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.853 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15/O
                         net (fo=13, routed)          0.176     4.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15_n_0
    SLICE_X27Y57         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     4.085 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1/O
                         net (fo=6, routed)           0.172     4.257    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1_n_0
    SLICE_X27Y56         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     4.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12/O
                         net (fo=1, routed)           0.013     4.491    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.711 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry/CO[7]
                         net (fo=1, routed)           0.030     4.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074     4.815 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0/CO[0]
                         net (fo=12, routed)          0.342     5.158    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0_n_7
    SLICE_X26Y57         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     5.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60/O
                         net (fo=1, routed)           0.013     5.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     5.515 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16/CO[7]
                         net (fo=1, routed)           0.030     5.545    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     5.604 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2/CO[1]
                         net (fo=12, routed)          0.251     5.855    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2_n_6
    SLICE_X25Y57         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.152     6.007 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64/O
                         net (fo=1, routed)           0.018     6.025    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64_n_0
    SLICE_X25Y57         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.261 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19/CO[7]
                         net (fo=1, routed)           0.030     6.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19_n_0
    SLICE_X25Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     6.350 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3/CO[1]
                         net (fo=12, routed)          0.322     6.672    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3_n_6
    SLICE_X24Y57         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     6.754 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74/O
                         net (fo=1, routed)           0.022     6.776    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74_n_0
    SLICE_X24Y57         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.062 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22/O[4]
                         net (fo=2, routed)           0.326     7.388    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22_n_11
    SLICE_X23Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.136     7.524 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77/O
                         net (fo=1, routed)           0.015     7.539    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77_n_0
    SLICE_X23Y58         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.771 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25/CO[7]
                         net (fo=1, routed)           0.030     7.801    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25_n_0
    SLICE_X23Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     7.860 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5/CO[1]
                         net (fo=12, routed)          0.242     8.102    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5_n_6
    SLICE_X24Y59         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.184 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88/O
                         net (fo=1, routed)           0.022     8.206    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88_n_0
    SLICE_X24Y59         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.473 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28/CO[7]
                         net (fo=1, routed)           0.030     8.503    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28_n_0
    SLICE_X24Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     8.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6/CO[1]
                         net (fo=12, routed)          0.284     8.845    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6_n_6
    SLICE_X26Y59         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     9.033 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95/O
                         net (fo=1, routed)           0.013     9.046    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95_n_0
    SLICE_X26Y59         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     9.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31/CO[7]
                         net (fo=1, routed)           0.030     9.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31_n_0
    SLICE_X26Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     9.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7/CO[1]
                         net (fo=12, routed)          0.300     9.696    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7_n_6
    SLICE_X27Y60         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     9.752 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98/O
                         net (fo=1, routed)           0.015     9.767    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98_n_0
    SLICE_X27Y60         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.999 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34/CO[7]
                         net (fo=1, routed)           0.030    10.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34_n_0
    SLICE_X27Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    10.088 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8/CO[1]
                         net (fo=12, routed)          0.277    10.365    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8_n_6
    SLICE_X28Y60         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    10.447 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109/O
                         net (fo=1, routed)           0.022    10.469    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109_n_0
    SLICE_X28Y60         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    10.736 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37/CO[7]
                         net (fo=1, routed)           0.030    10.766    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37_n_0
    SLICE_X28Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    10.825 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9/CO[1]
                         net (fo=12, routed)          0.171    10.996    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9_n_6
    SLICE_X28Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135    11.131 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115/O
                         net (fo=1, routed)           0.029    11.160    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115_n_0
    SLICE_X28Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    11.389 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40/CO[7]
                         net (fo=1, routed)           0.030    11.419    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40_n_0
    SLICE_X28Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    11.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10/CO[1]
                         net (fo=12, routed)          0.257    11.736    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10_n_6
    SLICE_X29Y62         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    11.885 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119/O
                         net (fo=1, routed)           0.029    11.914    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119_n_0
    SLICE_X29Y62         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    12.152 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43/CO[7]
                         net (fo=1, routed)           0.030    12.182    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43_n_0
    SLICE_X29Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    12.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11/CO[1]
                         net (fo=12, routed)          0.238    12.479    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11_n_6
    SLICE_X30Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130/O
                         net (fo=1, routed)           0.013    12.575    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    12.836 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46/CO[7]
                         net (fo=1, routed)           0.030    12.866    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46_n_0
    SLICE_X30Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    12.925 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12/CO[1]
                         net (fo=12, routed)          0.230    13.155    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12_n_6
    SLICE_X29Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.237 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137/O
                         net (fo=1, routed)           0.022    13.259    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137_n_0
    SLICE_X29Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    13.526 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49/CO[7]
                         net (fo=1, routed)           0.030    13.556    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49_n_0
    SLICE_X29Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    13.615 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13/CO[1]
                         net (fo=12, routed)          0.234    13.849    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13_n_6
    SLICE_X28Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78/O
                         net (fo=1, routed)           0.022    13.953    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78_n_0
    SLICE_X28Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    14.220 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18/CO[7]
                         net (fo=1, routed)           0.030    14.250    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18_n_0
    SLICE_X28Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    14.309 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14/CO[1]
                         net (fo=12, routed)          0.240    14.548    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14_n_6
    SLICE_X27Y65         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    14.631 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71/O
                         net (fo=1, routed)           0.013    14.644    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71_n_0
    SLICE_X27Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    14.905 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17/CO[7]
                         net (fo=1, routed)           0.030    14.935    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17_n_0
    SLICE_X27Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    14.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1/CO[1]
                         net (fo=12, routed)          0.306    15.300    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1_n_6
    SLICE_X27Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    15.383 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85/O
                         net (fo=1, routed)           0.013    15.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85_n_0
    SLICE_X27Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    15.657 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21/CO[7]
                         net (fo=1, routed)           0.030    15.687    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21_n_0
    SLICE_X27Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    15.746 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2/CO[1]
                         net (fo=12, routed)          0.274    16.021    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2_n_6
    SLICE_X26Y62         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    16.157 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90/O
                         net (fo=1, routed)           0.013    16.170    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90_n_0
    SLICE_X26Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    16.390 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24/CO[7]
                         net (fo=1, routed)           0.030    16.420    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24_n_0
    SLICE_X26Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    16.479 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3/CO[1]
                         net (fo=12, routed)          0.263    16.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3_n_6
    SLICE_X25Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186    16.927 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98/O
                         net (fo=1, routed)           0.029    16.956    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98_n_0
    SLICE_X25Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    17.185 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27/CO[7]
                         net (fo=1, routed)           0.030    17.215    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27_n_0
    SLICE_X25Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    17.274 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4/CO[1]
                         net (fo=12, routed)          0.286    17.560    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4_n_6
    SLICE_X24Y62         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    17.642 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106/O
                         net (fo=1, routed)           0.022    17.664    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106_n_0
    SLICE_X24Y62         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    17.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30/CO[7]
                         net (fo=1, routed)           0.030    17.961    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30_n_0
    SLICE_X24Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    18.020 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5/CO[1]
                         net (fo=12, routed)          0.226    18.246    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5_n_6
    SLICE_X23Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    18.329 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113/O
                         net (fo=1, routed)           0.013    18.342    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113_n_0
    SLICE_X23Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    18.603 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33/CO[7]
                         net (fo=1, routed)           0.030    18.633    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33_n_0
    SLICE_X23Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    18.692 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6/CO[1]
                         net (fo=12, routed)          0.244    18.936    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6_n_6
    SLICE_X24Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    19.018 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120/O
                         net (fo=1, routed)           0.022    19.040    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120_n_0
    SLICE_X24Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    19.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36/CO[7]
                         net (fo=1, routed)           0.030    19.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36_n_0
    SLICE_X24Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    19.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7/CO[1]
                         net (fo=12, routed)          0.257    19.654    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7_n_6
    SLICE_X25Y64         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    19.803 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123/O
                         net (fo=1, routed)           0.029    19.832    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123_n_0
    SLICE_X25Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    20.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39/CO[7]
                         net (fo=1, routed)           0.030    20.100    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39_n_0
    SLICE_X25Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    20.159 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8/CO[1]
                         net (fo=12, routed)          0.292    20.450    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8_n_6
    SLICE_X26Y64         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    20.533 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134/O
                         net (fo=1, routed)           0.013    20.546    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134_n_0
    SLICE_X26Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    20.807 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42/CO[7]
                         net (fo=1, routed)           0.030    20.837    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42_n_0
    SLICE_X26Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    20.896 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9/CO[1]
                         net (fo=12, routed)          0.394    21.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9_n_6
    SLICE_X27Y67         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.374 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141/O
                         net (fo=1, routed)           0.013    21.387    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141_n_0
    SLICE_X27Y67         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    21.648 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45/CO[7]
                         net (fo=1, routed)           0.030    21.678    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45_n_0
    SLICE_X27Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    21.737 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10/CO[1]
                         net (fo=12, routed)          0.175    21.911    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10_n_6
    SLICE_X27Y69         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148/O
                         net (fo=1, routed)           0.013    22.007    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148_n_0
    SLICE_X27Y69         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    22.268 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48/CO[7]
                         net (fo=1, routed)           0.030    22.298    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48_n_0
    SLICE_X27Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    22.357 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11/CO[1]
                         net (fo=12, routed)          0.287    22.645    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11_n_6
    SLICE_X26Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    22.781 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153/O
                         net (fo=1, routed)           0.013    22.794    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153_n_0
    SLICE_X26Y68         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.014 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51/CO[7]
                         net (fo=1, routed)           0.030    23.044    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51_n_0
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.103 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12/CO[1]
                         net (fo=12, routed)          0.294    23.397    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12_n_6
    SLICE_X26Y66         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152    23.549 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160/O
                         net (fo=1, routed)           0.013    23.562    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160_n_0
    SLICE_X26Y66         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.782 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54/CO[7]
                         net (fo=1, routed)           0.030    23.812    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54_n_0
    SLICE_X26Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.871 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13/CO[1]
                         net (fo=12, routed)          0.279    24.150    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13_n_6
    SLICE_X25Y66         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    24.232 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169/O
                         net (fo=1, routed)           0.022    24.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169_n_0
    SLICE_X25Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    24.521 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57/CO[7]
                         net (fo=1, routed)           0.030    24.551    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57_n_0
    SLICE_X25Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    24.610 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14/CO[1]
                         net (fo=13, routed)          0.234    24.844    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14_n_6
    SLICE_X25Y68         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    24.900 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175/O
                         net (fo=1, routed)           0.032    24.932    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175_n_0
    SLICE_X25Y68         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.164 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60/CO[7]
                         net (fo=1, routed)           0.030    25.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60_n_0
    SLICE_X25Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.253 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15/CO[1]
                         net (fo=13, routed)          0.232    25.485    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15_n_6
    SLICE_X25Y70         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    25.541 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16/O
                         net (fo=1, routed)           0.032    25.573    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16_n_0
    SLICE_X25Y70         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.805 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1/CO[7]
                         net (fo=1, routed)           0.030    25.835    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1_n_0
    SLICE_X25Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.894 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16/CO[1]
                         net (fo=13, routed)          0.300    26.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16_n_6
    SLICE_X26Y70         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082    26.276 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10/O
                         net (fo=1, routed)           0.014    26.290    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10_n_0
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    26.568 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry/CO[7]
                         net (fo=1, routed)           0.030    26.598    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_n_0
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074    26.672 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry__0/CO[0]
                         net (fo=1, routed)           0.466    27.138    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/A[0]
    DSP48E2_X8Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258    27.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000    27.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X8Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114    27.510 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000    27.510    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X8Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.700    28.210 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000    28.210    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER.U<21>
    DSP48E2_X8Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.067    28.277 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000    28.277    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA.U_DATA<21>
    DSP48E2_X8Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.727    29.004 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    29.004    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167    29.171 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014    29.185    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/PCIN[47]
    DSP48E2_X8Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.739    29.924 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000    29.924    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.146    30.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_OUTPUT_INST/P[2]
                         net (fo=3, routed)           0.403    30.474    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_n_103
    SLICE_X35Y72         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.187    30.661 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_comp/O
                         net (fo=1, routed)           0.018    30.679    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_n_0
    SLICE_X35Y72         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236    30.915 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    30.945    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_n_0
    SLICE_X35Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157    31.102 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2/O[6]
                         net (fo=1, routed)           0.581    31.683    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_write_data[30]
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.661    13.877    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/s00_axis_aclk
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/CLK
                         clock pessimism              0.208    14.085    
                         clock uncertainty           -0.160    13.925    
    URAM288_X0Y20        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_DIN_B[30])
                                                     -0.453    13.472    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0
  -------------------------------------------------------------------
                         required time                         13.472    
                         arrival time                         -31.683    
  -------------------------------------------------------------------
                         slack                                -18.211    

Slack (VIOLATED) :        -18.196ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[26]
                            (rising edge-triggered cell URAM288 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        28.179ns  (logic 16.700ns (59.265%)  route 11.479ns (40.735%))
  Logic Levels:           105  (CARRY8=63 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 13.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.147ns (routing 1.839ns, distribution 1.308ns)
  Clock Net Delay (Destination): 3.661ns (routing 1.682ns, distribution 1.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.147     3.414    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y55         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.528 f  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=10, routed)          0.099     3.627    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/s00_axis_tdata[11]
    SLICE_X27Y55         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.853 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15/O
                         net (fo=13, routed)          0.176     4.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15_n_0
    SLICE_X27Y57         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     4.085 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1/O
                         net (fo=6, routed)           0.172     4.257    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1_n_0
    SLICE_X27Y56         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     4.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12/O
                         net (fo=1, routed)           0.013     4.491    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.711 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry/CO[7]
                         net (fo=1, routed)           0.030     4.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074     4.815 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0/CO[0]
                         net (fo=12, routed)          0.342     5.158    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0_n_7
    SLICE_X26Y57         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     5.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60/O
                         net (fo=1, routed)           0.013     5.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     5.515 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16/CO[7]
                         net (fo=1, routed)           0.030     5.545    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     5.604 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2/CO[1]
                         net (fo=12, routed)          0.251     5.855    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2_n_6
    SLICE_X25Y57         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.152     6.007 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64/O
                         net (fo=1, routed)           0.018     6.025    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64_n_0
    SLICE_X25Y57         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.261 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19/CO[7]
                         net (fo=1, routed)           0.030     6.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19_n_0
    SLICE_X25Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     6.350 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3/CO[1]
                         net (fo=12, routed)          0.322     6.672    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3_n_6
    SLICE_X24Y57         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     6.754 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74/O
                         net (fo=1, routed)           0.022     6.776    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74_n_0
    SLICE_X24Y57         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.062 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22/O[4]
                         net (fo=2, routed)           0.326     7.388    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22_n_11
    SLICE_X23Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.136     7.524 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77/O
                         net (fo=1, routed)           0.015     7.539    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77_n_0
    SLICE_X23Y58         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.771 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25/CO[7]
                         net (fo=1, routed)           0.030     7.801    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25_n_0
    SLICE_X23Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     7.860 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5/CO[1]
                         net (fo=12, routed)          0.242     8.102    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5_n_6
    SLICE_X24Y59         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.184 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88/O
                         net (fo=1, routed)           0.022     8.206    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88_n_0
    SLICE_X24Y59         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.473 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28/CO[7]
                         net (fo=1, routed)           0.030     8.503    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28_n_0
    SLICE_X24Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     8.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6/CO[1]
                         net (fo=12, routed)          0.284     8.845    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6_n_6
    SLICE_X26Y59         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     9.033 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95/O
                         net (fo=1, routed)           0.013     9.046    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95_n_0
    SLICE_X26Y59         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     9.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31/CO[7]
                         net (fo=1, routed)           0.030     9.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31_n_0
    SLICE_X26Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     9.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7/CO[1]
                         net (fo=12, routed)          0.300     9.696    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7_n_6
    SLICE_X27Y60         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     9.752 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98/O
                         net (fo=1, routed)           0.015     9.767    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98_n_0
    SLICE_X27Y60         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.999 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34/CO[7]
                         net (fo=1, routed)           0.030    10.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34_n_0
    SLICE_X27Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    10.088 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8/CO[1]
                         net (fo=12, routed)          0.277    10.365    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8_n_6
    SLICE_X28Y60         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    10.447 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109/O
                         net (fo=1, routed)           0.022    10.469    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109_n_0
    SLICE_X28Y60         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    10.736 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37/CO[7]
                         net (fo=1, routed)           0.030    10.766    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37_n_0
    SLICE_X28Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    10.825 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9/CO[1]
                         net (fo=12, routed)          0.171    10.996    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9_n_6
    SLICE_X28Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135    11.131 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115/O
                         net (fo=1, routed)           0.029    11.160    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115_n_0
    SLICE_X28Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    11.389 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40/CO[7]
                         net (fo=1, routed)           0.030    11.419    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40_n_0
    SLICE_X28Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    11.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10/CO[1]
                         net (fo=12, routed)          0.257    11.736    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10_n_6
    SLICE_X29Y62         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    11.885 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119/O
                         net (fo=1, routed)           0.029    11.914    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119_n_0
    SLICE_X29Y62         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    12.152 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43/CO[7]
                         net (fo=1, routed)           0.030    12.182    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43_n_0
    SLICE_X29Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    12.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11/CO[1]
                         net (fo=12, routed)          0.238    12.479    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11_n_6
    SLICE_X30Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130/O
                         net (fo=1, routed)           0.013    12.575    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    12.836 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46/CO[7]
                         net (fo=1, routed)           0.030    12.866    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46_n_0
    SLICE_X30Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    12.925 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12/CO[1]
                         net (fo=12, routed)          0.230    13.155    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12_n_6
    SLICE_X29Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.237 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137/O
                         net (fo=1, routed)           0.022    13.259    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137_n_0
    SLICE_X29Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    13.526 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49/CO[7]
                         net (fo=1, routed)           0.030    13.556    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49_n_0
    SLICE_X29Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    13.615 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13/CO[1]
                         net (fo=12, routed)          0.234    13.849    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13_n_6
    SLICE_X28Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78/O
                         net (fo=1, routed)           0.022    13.953    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78_n_0
    SLICE_X28Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    14.220 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18/CO[7]
                         net (fo=1, routed)           0.030    14.250    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18_n_0
    SLICE_X28Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    14.309 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14/CO[1]
                         net (fo=12, routed)          0.240    14.548    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14_n_6
    SLICE_X27Y65         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    14.631 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71/O
                         net (fo=1, routed)           0.013    14.644    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71_n_0
    SLICE_X27Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    14.905 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17/CO[7]
                         net (fo=1, routed)           0.030    14.935    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17_n_0
    SLICE_X27Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    14.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1/CO[1]
                         net (fo=12, routed)          0.306    15.300    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1_n_6
    SLICE_X27Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    15.383 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85/O
                         net (fo=1, routed)           0.013    15.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85_n_0
    SLICE_X27Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    15.657 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21/CO[7]
                         net (fo=1, routed)           0.030    15.687    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21_n_0
    SLICE_X27Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    15.746 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2/CO[1]
                         net (fo=12, routed)          0.274    16.021    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2_n_6
    SLICE_X26Y62         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    16.157 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90/O
                         net (fo=1, routed)           0.013    16.170    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90_n_0
    SLICE_X26Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    16.390 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24/CO[7]
                         net (fo=1, routed)           0.030    16.420    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24_n_0
    SLICE_X26Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    16.479 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3/CO[1]
                         net (fo=12, routed)          0.263    16.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3_n_6
    SLICE_X25Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186    16.927 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98/O
                         net (fo=1, routed)           0.029    16.956    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98_n_0
    SLICE_X25Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    17.185 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27/CO[7]
                         net (fo=1, routed)           0.030    17.215    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27_n_0
    SLICE_X25Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    17.274 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4/CO[1]
                         net (fo=12, routed)          0.286    17.560    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4_n_6
    SLICE_X24Y62         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    17.642 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106/O
                         net (fo=1, routed)           0.022    17.664    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106_n_0
    SLICE_X24Y62         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    17.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30/CO[7]
                         net (fo=1, routed)           0.030    17.961    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30_n_0
    SLICE_X24Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    18.020 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5/CO[1]
                         net (fo=12, routed)          0.226    18.246    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5_n_6
    SLICE_X23Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    18.329 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113/O
                         net (fo=1, routed)           0.013    18.342    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113_n_0
    SLICE_X23Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    18.603 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33/CO[7]
                         net (fo=1, routed)           0.030    18.633    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33_n_0
    SLICE_X23Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    18.692 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6/CO[1]
                         net (fo=12, routed)          0.244    18.936    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6_n_6
    SLICE_X24Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    19.018 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120/O
                         net (fo=1, routed)           0.022    19.040    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120_n_0
    SLICE_X24Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    19.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36/CO[7]
                         net (fo=1, routed)           0.030    19.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36_n_0
    SLICE_X24Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    19.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7/CO[1]
                         net (fo=12, routed)          0.257    19.654    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7_n_6
    SLICE_X25Y64         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    19.803 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123/O
                         net (fo=1, routed)           0.029    19.832    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123_n_0
    SLICE_X25Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    20.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39/CO[7]
                         net (fo=1, routed)           0.030    20.100    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39_n_0
    SLICE_X25Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    20.159 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8/CO[1]
                         net (fo=12, routed)          0.292    20.450    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8_n_6
    SLICE_X26Y64         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    20.533 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134/O
                         net (fo=1, routed)           0.013    20.546    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134_n_0
    SLICE_X26Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    20.807 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42/CO[7]
                         net (fo=1, routed)           0.030    20.837    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42_n_0
    SLICE_X26Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    20.896 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9/CO[1]
                         net (fo=12, routed)          0.394    21.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9_n_6
    SLICE_X27Y67         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.374 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141/O
                         net (fo=1, routed)           0.013    21.387    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141_n_0
    SLICE_X27Y67         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    21.648 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45/CO[7]
                         net (fo=1, routed)           0.030    21.678    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45_n_0
    SLICE_X27Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    21.737 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10/CO[1]
                         net (fo=12, routed)          0.175    21.911    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10_n_6
    SLICE_X27Y69         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148/O
                         net (fo=1, routed)           0.013    22.007    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148_n_0
    SLICE_X27Y69         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    22.268 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48/CO[7]
                         net (fo=1, routed)           0.030    22.298    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48_n_0
    SLICE_X27Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    22.357 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11/CO[1]
                         net (fo=12, routed)          0.287    22.645    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11_n_6
    SLICE_X26Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    22.781 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153/O
                         net (fo=1, routed)           0.013    22.794    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153_n_0
    SLICE_X26Y68         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.014 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51/CO[7]
                         net (fo=1, routed)           0.030    23.044    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51_n_0
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.103 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12/CO[1]
                         net (fo=12, routed)          0.294    23.397    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12_n_6
    SLICE_X26Y66         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152    23.549 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160/O
                         net (fo=1, routed)           0.013    23.562    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160_n_0
    SLICE_X26Y66         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.782 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54/CO[7]
                         net (fo=1, routed)           0.030    23.812    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54_n_0
    SLICE_X26Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.871 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13/CO[1]
                         net (fo=12, routed)          0.279    24.150    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13_n_6
    SLICE_X25Y66         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    24.232 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169/O
                         net (fo=1, routed)           0.022    24.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169_n_0
    SLICE_X25Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    24.521 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57/CO[7]
                         net (fo=1, routed)           0.030    24.551    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57_n_0
    SLICE_X25Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    24.610 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14/CO[1]
                         net (fo=13, routed)          0.234    24.844    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14_n_6
    SLICE_X25Y68         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    24.900 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175/O
                         net (fo=1, routed)           0.032    24.932    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175_n_0
    SLICE_X25Y68         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.164 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60/CO[7]
                         net (fo=1, routed)           0.030    25.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60_n_0
    SLICE_X25Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.253 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15/CO[1]
                         net (fo=13, routed)          0.232    25.485    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15_n_6
    SLICE_X25Y70         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    25.541 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16/O
                         net (fo=1, routed)           0.032    25.573    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16_n_0
    SLICE_X25Y70         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.805 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1/CO[7]
                         net (fo=1, routed)           0.030    25.835    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1_n_0
    SLICE_X25Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.894 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16/CO[1]
                         net (fo=13, routed)          0.300    26.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16_n_6
    SLICE_X26Y70         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082    26.276 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10/O
                         net (fo=1, routed)           0.014    26.290    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10_n_0
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    26.568 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry/CO[7]
                         net (fo=1, routed)           0.030    26.598    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_n_0
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074    26.672 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry__0/CO[0]
                         net (fo=1, routed)           0.466    27.138    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/A[0]
    DSP48E2_X8Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258    27.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000    27.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X8Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114    27.510 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000    27.510    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X8Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.700    28.210 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000    28.210    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER.U<21>
    DSP48E2_X8Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.067    28.277 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000    28.277    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA.U_DATA<21>
    DSP48E2_X8Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.727    29.004 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    29.004    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167    29.171 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014    29.185    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/PCIN[47]
    DSP48E2_X8Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.739    29.924 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000    29.924    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.146    30.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_OUTPUT_INST/P[2]
                         net (fo=3, routed)           0.403    30.474    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_n_103
    SLICE_X35Y72         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.187    30.661 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_comp/O
                         net (fo=1, routed)           0.018    30.679    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_12_n_0
    SLICE_X35Y72         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236    30.915 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1/CO[7]
                         net (fo=1, routed)           0.030    30.945    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_n_0
    SLICE_X35Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093    31.038 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__2/O[2]
                         net (fo=1, routed)           0.555    31.593    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_write_data[26]
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.661    13.877    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/s00_axis_aclk
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/CLK
                         clock pessimism              0.208    14.085    
                         clock uncertainty           -0.160    13.925    
    URAM288_X0Y20        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_DIN_B[26])
                                                     -0.528    13.397    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                         -31.593    
  -------------------------------------------------------------------
                         slack                                -18.196    

Slack (VIOLATED) :        -18.147ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[22]
                            (rising edge-triggered cell URAM288 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        28.143ns  (logic 16.587ns (58.938%)  route 11.556ns (41.062%))
  Logic Levels:           104  (CARRY8=62 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 13.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.147ns (routing 1.839ns, distribution 1.308ns)
  Clock Net Delay (Destination): 3.661ns (routing 1.682ns, distribution 1.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.147     3.414    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y55         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.528 f  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=10, routed)          0.099     3.627    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/s00_axis_tdata[11]
    SLICE_X27Y55         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.853 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15/O
                         net (fo=13, routed)          0.176     4.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15_n_0
    SLICE_X27Y57         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     4.085 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1/O
                         net (fo=6, routed)           0.172     4.257    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1_n_0
    SLICE_X27Y56         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     4.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12/O
                         net (fo=1, routed)           0.013     4.491    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.711 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry/CO[7]
                         net (fo=1, routed)           0.030     4.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074     4.815 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0/CO[0]
                         net (fo=12, routed)          0.342     5.158    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0_n_7
    SLICE_X26Y57         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     5.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60/O
                         net (fo=1, routed)           0.013     5.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     5.515 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16/CO[7]
                         net (fo=1, routed)           0.030     5.545    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     5.604 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2/CO[1]
                         net (fo=12, routed)          0.251     5.855    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2_n_6
    SLICE_X25Y57         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.152     6.007 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64/O
                         net (fo=1, routed)           0.018     6.025    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64_n_0
    SLICE_X25Y57         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.261 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19/CO[7]
                         net (fo=1, routed)           0.030     6.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19_n_0
    SLICE_X25Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     6.350 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3/CO[1]
                         net (fo=12, routed)          0.322     6.672    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3_n_6
    SLICE_X24Y57         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     6.754 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74/O
                         net (fo=1, routed)           0.022     6.776    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74_n_0
    SLICE_X24Y57         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.062 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22/O[4]
                         net (fo=2, routed)           0.326     7.388    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22_n_11
    SLICE_X23Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.136     7.524 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77/O
                         net (fo=1, routed)           0.015     7.539    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77_n_0
    SLICE_X23Y58         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.771 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25/CO[7]
                         net (fo=1, routed)           0.030     7.801    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25_n_0
    SLICE_X23Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     7.860 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5/CO[1]
                         net (fo=12, routed)          0.242     8.102    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5_n_6
    SLICE_X24Y59         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.184 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88/O
                         net (fo=1, routed)           0.022     8.206    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88_n_0
    SLICE_X24Y59         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.473 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28/CO[7]
                         net (fo=1, routed)           0.030     8.503    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28_n_0
    SLICE_X24Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     8.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6/CO[1]
                         net (fo=12, routed)          0.284     8.845    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6_n_6
    SLICE_X26Y59         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     9.033 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95/O
                         net (fo=1, routed)           0.013     9.046    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95_n_0
    SLICE_X26Y59         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     9.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31/CO[7]
                         net (fo=1, routed)           0.030     9.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31_n_0
    SLICE_X26Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     9.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7/CO[1]
                         net (fo=12, routed)          0.300     9.696    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7_n_6
    SLICE_X27Y60         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     9.752 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98/O
                         net (fo=1, routed)           0.015     9.767    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98_n_0
    SLICE_X27Y60         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.999 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34/CO[7]
                         net (fo=1, routed)           0.030    10.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34_n_0
    SLICE_X27Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    10.088 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8/CO[1]
                         net (fo=12, routed)          0.277    10.365    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8_n_6
    SLICE_X28Y60         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    10.447 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109/O
                         net (fo=1, routed)           0.022    10.469    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109_n_0
    SLICE_X28Y60         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    10.736 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37/CO[7]
                         net (fo=1, routed)           0.030    10.766    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37_n_0
    SLICE_X28Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    10.825 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9/CO[1]
                         net (fo=12, routed)          0.171    10.996    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9_n_6
    SLICE_X28Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135    11.131 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115/O
                         net (fo=1, routed)           0.029    11.160    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115_n_0
    SLICE_X28Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    11.389 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40/CO[7]
                         net (fo=1, routed)           0.030    11.419    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40_n_0
    SLICE_X28Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    11.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10/CO[1]
                         net (fo=12, routed)          0.257    11.736    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10_n_6
    SLICE_X29Y62         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    11.885 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119/O
                         net (fo=1, routed)           0.029    11.914    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119_n_0
    SLICE_X29Y62         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    12.152 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43/CO[7]
                         net (fo=1, routed)           0.030    12.182    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43_n_0
    SLICE_X29Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    12.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11/CO[1]
                         net (fo=12, routed)          0.238    12.479    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11_n_6
    SLICE_X30Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130/O
                         net (fo=1, routed)           0.013    12.575    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    12.836 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46/CO[7]
                         net (fo=1, routed)           0.030    12.866    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46_n_0
    SLICE_X30Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    12.925 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12/CO[1]
                         net (fo=12, routed)          0.230    13.155    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12_n_6
    SLICE_X29Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.237 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137/O
                         net (fo=1, routed)           0.022    13.259    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137_n_0
    SLICE_X29Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    13.526 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49/CO[7]
                         net (fo=1, routed)           0.030    13.556    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49_n_0
    SLICE_X29Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    13.615 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13/CO[1]
                         net (fo=12, routed)          0.234    13.849    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13_n_6
    SLICE_X28Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78/O
                         net (fo=1, routed)           0.022    13.953    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78_n_0
    SLICE_X28Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    14.220 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18/CO[7]
                         net (fo=1, routed)           0.030    14.250    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18_n_0
    SLICE_X28Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    14.309 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14/CO[1]
                         net (fo=12, routed)          0.240    14.548    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14_n_6
    SLICE_X27Y65         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    14.631 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71/O
                         net (fo=1, routed)           0.013    14.644    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71_n_0
    SLICE_X27Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    14.905 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17/CO[7]
                         net (fo=1, routed)           0.030    14.935    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17_n_0
    SLICE_X27Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    14.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1/CO[1]
                         net (fo=12, routed)          0.306    15.300    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1_n_6
    SLICE_X27Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    15.383 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85/O
                         net (fo=1, routed)           0.013    15.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85_n_0
    SLICE_X27Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    15.657 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21/CO[7]
                         net (fo=1, routed)           0.030    15.687    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21_n_0
    SLICE_X27Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    15.746 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2/CO[1]
                         net (fo=12, routed)          0.274    16.021    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2_n_6
    SLICE_X26Y62         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    16.157 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90/O
                         net (fo=1, routed)           0.013    16.170    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90_n_0
    SLICE_X26Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    16.390 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24/CO[7]
                         net (fo=1, routed)           0.030    16.420    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24_n_0
    SLICE_X26Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    16.479 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3/CO[1]
                         net (fo=12, routed)          0.263    16.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3_n_6
    SLICE_X25Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186    16.927 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98/O
                         net (fo=1, routed)           0.029    16.956    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98_n_0
    SLICE_X25Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    17.185 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27/CO[7]
                         net (fo=1, routed)           0.030    17.215    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27_n_0
    SLICE_X25Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    17.274 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4/CO[1]
                         net (fo=12, routed)          0.286    17.560    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4_n_6
    SLICE_X24Y62         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    17.642 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106/O
                         net (fo=1, routed)           0.022    17.664    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106_n_0
    SLICE_X24Y62         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    17.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30/CO[7]
                         net (fo=1, routed)           0.030    17.961    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30_n_0
    SLICE_X24Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    18.020 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5/CO[1]
                         net (fo=12, routed)          0.226    18.246    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5_n_6
    SLICE_X23Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    18.329 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113/O
                         net (fo=1, routed)           0.013    18.342    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113_n_0
    SLICE_X23Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    18.603 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33/CO[7]
                         net (fo=1, routed)           0.030    18.633    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33_n_0
    SLICE_X23Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    18.692 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6/CO[1]
                         net (fo=12, routed)          0.244    18.936    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6_n_6
    SLICE_X24Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    19.018 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120/O
                         net (fo=1, routed)           0.022    19.040    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120_n_0
    SLICE_X24Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    19.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36/CO[7]
                         net (fo=1, routed)           0.030    19.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36_n_0
    SLICE_X24Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    19.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7/CO[1]
                         net (fo=12, routed)          0.257    19.654    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7_n_6
    SLICE_X25Y64         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    19.803 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123/O
                         net (fo=1, routed)           0.029    19.832    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123_n_0
    SLICE_X25Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    20.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39/CO[7]
                         net (fo=1, routed)           0.030    20.100    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39_n_0
    SLICE_X25Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    20.159 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8/CO[1]
                         net (fo=12, routed)          0.292    20.450    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8_n_6
    SLICE_X26Y64         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    20.533 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134/O
                         net (fo=1, routed)           0.013    20.546    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134_n_0
    SLICE_X26Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    20.807 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42/CO[7]
                         net (fo=1, routed)           0.030    20.837    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42_n_0
    SLICE_X26Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    20.896 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9/CO[1]
                         net (fo=12, routed)          0.394    21.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9_n_6
    SLICE_X27Y67         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.374 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141/O
                         net (fo=1, routed)           0.013    21.387    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141_n_0
    SLICE_X27Y67         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    21.648 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45/CO[7]
                         net (fo=1, routed)           0.030    21.678    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45_n_0
    SLICE_X27Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    21.737 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10/CO[1]
                         net (fo=12, routed)          0.175    21.911    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10_n_6
    SLICE_X27Y69         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148/O
                         net (fo=1, routed)           0.013    22.007    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148_n_0
    SLICE_X27Y69         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    22.268 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48/CO[7]
                         net (fo=1, routed)           0.030    22.298    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48_n_0
    SLICE_X27Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    22.357 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11/CO[1]
                         net (fo=12, routed)          0.287    22.645    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11_n_6
    SLICE_X26Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    22.781 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153/O
                         net (fo=1, routed)           0.013    22.794    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153_n_0
    SLICE_X26Y68         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.014 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51/CO[7]
                         net (fo=1, routed)           0.030    23.044    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51_n_0
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.103 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12/CO[1]
                         net (fo=12, routed)          0.294    23.397    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12_n_6
    SLICE_X26Y66         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152    23.549 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160/O
                         net (fo=1, routed)           0.013    23.562    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160_n_0
    SLICE_X26Y66         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.782 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54/CO[7]
                         net (fo=1, routed)           0.030    23.812    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54_n_0
    SLICE_X26Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.871 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13/CO[1]
                         net (fo=12, routed)          0.279    24.150    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13_n_6
    SLICE_X25Y66         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    24.232 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169/O
                         net (fo=1, routed)           0.022    24.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169_n_0
    SLICE_X25Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    24.521 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57/CO[7]
                         net (fo=1, routed)           0.030    24.551    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57_n_0
    SLICE_X25Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    24.610 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14/CO[1]
                         net (fo=13, routed)          0.234    24.844    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14_n_6
    SLICE_X25Y68         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    24.900 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175/O
                         net (fo=1, routed)           0.032    24.932    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175_n_0
    SLICE_X25Y68         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.164 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60/CO[7]
                         net (fo=1, routed)           0.030    25.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60_n_0
    SLICE_X25Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.253 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15/CO[1]
                         net (fo=13, routed)          0.232    25.485    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15_n_6
    SLICE_X25Y70         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    25.541 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16/O
                         net (fo=1, routed)           0.032    25.573    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16_n_0
    SLICE_X25Y70         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.805 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1/CO[7]
                         net (fo=1, routed)           0.030    25.835    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1_n_0
    SLICE_X25Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.894 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16/CO[1]
                         net (fo=13, routed)          0.300    26.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16_n_6
    SLICE_X26Y70         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082    26.276 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10/O
                         net (fo=1, routed)           0.014    26.290    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10_n_0
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    26.568 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry/CO[7]
                         net (fo=1, routed)           0.030    26.598    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_n_0
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074    26.672 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry__0/CO[0]
                         net (fo=1, routed)           0.466    27.138    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/A[0]
    DSP48E2_X8Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258    27.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000    27.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X8Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114    27.510 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000    27.510    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X8Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.700    28.210 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000    28.210    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER.U<21>
    DSP48E2_X8Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.067    28.277 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000    28.277    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA.U_DATA<21>
    DSP48E2_X8Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.727    29.004 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    29.004    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167    29.171 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014    29.185    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/PCIN[47]
    DSP48E2_X8Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.739    29.924 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000    29.924    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X8Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146    30.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           0.423    30.493    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_n_105
    SLICE_X35Y72         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135    30.628 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_14_comp/O
                         net (fo=1, routed)           0.029    30.657    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_14_n_0
    SLICE_X35Y72         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.268    30.925 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1/O[6]
                         net (fo=1, routed)           0.632    31.557    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_write_data[22]
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.661    13.877    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/s00_axis_aclk
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/CLK
                         clock pessimism              0.208    14.085    
                         clock uncertainty           -0.160    13.925    
    URAM288_X0Y20        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_DIN_B[22])
                                                     -0.515    13.410    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                         -31.557    
  -------------------------------------------------------------------
                         slack                                -18.147    

Slack (VIOLATED) :        -18.082ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[21]
                            (rising edge-triggered cell URAM288 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        28.083ns  (logic 16.605ns (59.128%)  route 11.478ns (40.872%))
  Logic Levels:           104  (CARRY8=62 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 13.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.147ns (routing 1.839ns, distribution 1.308ns)
  Clock Net Delay (Destination): 3.661ns (routing 1.682ns, distribution 1.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.147     3.414    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y55         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.528 f  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=10, routed)          0.099     3.627    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/s00_axis_tdata[11]
    SLICE_X27Y55         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.853 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15/O
                         net (fo=13, routed)          0.176     4.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_15_n_0
    SLICE_X27Y57         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     4.085 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1/O
                         net (fo=6, routed)           0.172     4.257    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_1_n_0
    SLICE_X27Y56         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     4.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12/O
                         net (fo=1, routed)           0.013     4.491    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_i_12_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.711 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry/CO[7]
                         net (fo=1, routed)           0.030     4.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074     4.815 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0/CO[0]
                         net (fo=12, routed)          0.342     5.158    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__7_carry__0_n_7
    SLICE_X26Y57         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     5.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60/O
                         net (fo=1, routed)           0.013     5.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_60_n_0
    SLICE_X26Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     5.515 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16/CO[7]
                         net (fo=1, routed)           0.030     5.545    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_16_n_0
    SLICE_X26Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     5.604 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2/CO[1]
                         net (fo=12, routed)          0.251     5.855    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_2_n_6
    SLICE_X25Y57         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.152     6.007 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64/O
                         net (fo=1, routed)           0.018     6.025    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_64_n_0
    SLICE_X25Y57         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.261 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19/CO[7]
                         net (fo=1, routed)           0.030     6.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_19_n_0
    SLICE_X25Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     6.350 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3/CO[1]
                         net (fo=12, routed)          0.322     6.672    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_3_n_6
    SLICE_X24Y57         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     6.754 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74/O
                         net (fo=1, routed)           0.022     6.776    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_74_n_0
    SLICE_X24Y57         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.062 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22/O[4]
                         net (fo=2, routed)           0.326     7.388    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_22_n_11
    SLICE_X23Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.136     7.524 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77/O
                         net (fo=1, routed)           0.015     7.539    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_77_n_0
    SLICE_X23Y58         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.771 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25/CO[7]
                         net (fo=1, routed)           0.030     7.801    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_25_n_0
    SLICE_X23Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     7.860 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5/CO[1]
                         net (fo=12, routed)          0.242     8.102    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_5_n_6
    SLICE_X24Y59         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.184 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88/O
                         net (fo=1, routed)           0.022     8.206    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_88_n_0
    SLICE_X24Y59         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.473 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28/CO[7]
                         net (fo=1, routed)           0.030     8.503    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_28_n_0
    SLICE_X24Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059     8.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6/CO[1]
                         net (fo=12, routed)          0.284     8.845    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_6_n_6
    SLICE_X26Y59         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     9.033 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95/O
                         net (fo=1, routed)           0.013     9.046    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_95_n_0
    SLICE_X26Y59         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     9.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31/CO[7]
                         net (fo=1, routed)           0.030     9.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_31_n_0
    SLICE_X26Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059     9.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7/CO[1]
                         net (fo=12, routed)          0.300     9.696    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_7_n_6
    SLICE_X27Y60         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     9.752 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98/O
                         net (fo=1, routed)           0.015     9.767    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_98_n_0
    SLICE_X27Y60         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     9.999 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34/CO[7]
                         net (fo=1, routed)           0.030    10.029    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_34_n_0
    SLICE_X27Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    10.088 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8/CO[1]
                         net (fo=12, routed)          0.277    10.365    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_8_n_6
    SLICE_X28Y60         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    10.447 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109/O
                         net (fo=1, routed)           0.022    10.469    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_109_n_0
    SLICE_X28Y60         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    10.736 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37/CO[7]
                         net (fo=1, routed)           0.030    10.766    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_37_n_0
    SLICE_X28Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    10.825 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9/CO[1]
                         net (fo=12, routed)          0.171    10.996    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_9_n_6
    SLICE_X28Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135    11.131 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115/O
                         net (fo=1, routed)           0.029    11.160    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_115_n_0
    SLICE_X28Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    11.389 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40/CO[7]
                         net (fo=1, routed)           0.030    11.419    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_40_n_0
    SLICE_X28Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    11.478 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10/CO[1]
                         net (fo=12, routed)          0.257    11.736    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_10_n_6
    SLICE_X29Y62         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    11.885 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119/O
                         net (fo=1, routed)           0.029    11.914    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_119_n_0
    SLICE_X29Y62         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    12.152 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43/CO[7]
                         net (fo=1, routed)           0.030    12.182    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_43_n_0
    SLICE_X29Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    12.241 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11/CO[1]
                         net (fo=12, routed)          0.238    12.479    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_11_n_6
    SLICE_X30Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    12.562 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130/O
                         net (fo=1, routed)           0.013    12.575    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_130_n_0
    SLICE_X30Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    12.836 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46/CO[7]
                         net (fo=1, routed)           0.030    12.866    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_46_n_0
    SLICE_X30Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    12.925 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12/CO[1]
                         net (fo=12, routed)          0.230    13.155    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_12_n_6
    SLICE_X29Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.237 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137/O
                         net (fo=1, routed)           0.022    13.259    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_137_n_0
    SLICE_X29Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    13.526 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49/CO[7]
                         net (fo=1, routed)           0.030    13.556    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_49_n_0
    SLICE_X29Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    13.615 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13/CO[1]
                         net (fo=12, routed)          0.234    13.849    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_13_n_6
    SLICE_X28Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    13.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78/O
                         net (fo=1, routed)           0.022    13.953    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_78_n_0
    SLICE_X28Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    14.220 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18/CO[7]
                         net (fo=1, routed)           0.030    14.250    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_18_n_0
    SLICE_X28Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    14.309 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14/CO[1]
                         net (fo=12, routed)          0.240    14.548    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_i_14_n_6
    SLICE_X27Y65         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    14.631 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71/O
                         net (fo=1, routed)           0.013    14.644    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_71_n_0
    SLICE_X27Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    14.905 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17/CO[7]
                         net (fo=1, routed)           0.030    14.935    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_17_n_0
    SLICE_X27Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    14.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1/CO[1]
                         net (fo=12, routed)          0.306    15.300    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_1_n_6
    SLICE_X27Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    15.383 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85/O
                         net (fo=1, routed)           0.013    15.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_85_n_0
    SLICE_X27Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    15.657 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21/CO[7]
                         net (fo=1, routed)           0.030    15.687    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_21_n_0
    SLICE_X27Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    15.746 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2/CO[1]
                         net (fo=12, routed)          0.274    16.021    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_2_n_6
    SLICE_X26Y62         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    16.157 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90/O
                         net (fo=1, routed)           0.013    16.170    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_90_n_0
    SLICE_X26Y62         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    16.390 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24/CO[7]
                         net (fo=1, routed)           0.030    16.420    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_24_n_0
    SLICE_X26Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    16.479 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3/CO[1]
                         net (fo=12, routed)          0.263    16.741    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_3_n_6
    SLICE_X25Y62         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186    16.927 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98/O
                         net (fo=1, routed)           0.029    16.956    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_98_n_0
    SLICE_X25Y62         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229    17.185 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27/CO[7]
                         net (fo=1, routed)           0.030    17.215    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_27_n_0
    SLICE_X25Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    17.274 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4/CO[1]
                         net (fo=12, routed)          0.286    17.560    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_4_n_6
    SLICE_X24Y62         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    17.642 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106/O
                         net (fo=1, routed)           0.022    17.664    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_106_n_0
    SLICE_X24Y62         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    17.931 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30/CO[7]
                         net (fo=1, routed)           0.030    17.961    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_30_n_0
    SLICE_X24Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    18.020 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5/CO[1]
                         net (fo=12, routed)          0.226    18.246    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_5_n_6
    SLICE_X23Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    18.329 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113/O
                         net (fo=1, routed)           0.013    18.342    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_113_n_0
    SLICE_X23Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    18.603 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33/CO[7]
                         net (fo=1, routed)           0.030    18.633    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_33_n_0
    SLICE_X23Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    18.692 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6/CO[1]
                         net (fo=12, routed)          0.244    18.936    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_6_n_6
    SLICE_X24Y64         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    19.018 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120/O
                         net (fo=1, routed)           0.022    19.040    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_120_n_0
    SLICE_X24Y64         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    19.307 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36/CO[7]
                         net (fo=1, routed)           0.030    19.337    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_36_n_0
    SLICE_X24Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    19.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7/CO[1]
                         net (fo=12, routed)          0.257    19.654    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_7_n_6
    SLICE_X25Y64         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149    19.803 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123/O
                         net (fo=1, routed)           0.029    19.832    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_123_n_0
    SLICE_X25Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238    20.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39/CO[7]
                         net (fo=1, routed)           0.030    20.100    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_39_n_0
    SLICE_X25Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    20.159 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8/CO[1]
                         net (fo=12, routed)          0.292    20.450    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_8_n_6
    SLICE_X26Y64         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    20.533 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134/O
                         net (fo=1, routed)           0.013    20.546    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_134_n_0
    SLICE_X26Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    20.807 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42/CO[7]
                         net (fo=1, routed)           0.030    20.837    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_42_n_0
    SLICE_X26Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    20.896 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9/CO[1]
                         net (fo=12, routed)          0.394    21.291    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_9_n_6
    SLICE_X27Y67         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.374 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141/O
                         net (fo=1, routed)           0.013    21.387    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_141_n_0
    SLICE_X27Y67         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    21.648 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45/CO[7]
                         net (fo=1, routed)           0.030    21.678    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_45_n_0
    SLICE_X27Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    21.737 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10/CO[1]
                         net (fo=12, routed)          0.175    21.911    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_10_n_6
    SLICE_X27Y69         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083    21.994 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148/O
                         net (fo=1, routed)           0.013    22.007    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_148_n_0
    SLICE_X27Y69         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261    22.268 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48/CO[7]
                         net (fo=1, routed)           0.030    22.298    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_48_n_0
    SLICE_X27Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    22.357 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11/CO[1]
                         net (fo=12, routed)          0.287    22.645    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_11_n_6
    SLICE_X26Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136    22.781 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153/O
                         net (fo=1, routed)           0.013    22.794    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_153_n_0
    SLICE_X26Y68         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.014 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51/CO[7]
                         net (fo=1, routed)           0.030    23.044    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_51_n_0
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.103 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12/CO[1]
                         net (fo=12, routed)          0.294    23.397    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_12_n_6
    SLICE_X26Y66         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152    23.549 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160/O
                         net (fo=1, routed)           0.013    23.562    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_160_n_0
    SLICE_X26Y66         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220    23.782 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54/CO[7]
                         net (fo=1, routed)           0.030    23.812    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_54_n_0
    SLICE_X26Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.059    23.871 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13/CO[1]
                         net (fo=12, routed)          0.279    24.150    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_13_n_6
    SLICE_X25Y66         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082    24.232 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169/O
                         net (fo=1, routed)           0.022    24.254    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_169_n_0
    SLICE_X25Y66         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    24.521 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57/CO[7]
                         net (fo=1, routed)           0.030    24.551    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_57_n_0
    SLICE_X25Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    24.610 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14/CO[1]
                         net (fo=13, routed)          0.234    24.844    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_14_n_6
    SLICE_X25Y68         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    24.900 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175/O
                         net (fo=1, routed)           0.032    24.932    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_175_n_0
    SLICE_X25Y68         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.164 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60/CO[7]
                         net (fo=1, routed)           0.030    25.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_60_n_0
    SLICE_X25Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.253 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15/CO[1]
                         net (fo=13, routed)          0.232    25.485    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_15_n_6
    SLICE_X25Y70         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056    25.541 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16/O
                         net (fo=1, routed)           0.032    25.573    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_16_n_0
    SLICE_X25Y70         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232    25.805 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1/CO[7]
                         net (fo=1, routed)           0.030    25.835    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_1_n_0
    SLICE_X25Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.059    25.894 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16/CO[1]
                         net (fo=13, routed)          0.300    26.194    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30_i_16_n_6
    SLICE_X26Y70         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082    26.276 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10/O
                         net (fo=1, routed)           0.014    26.290    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_i_10_n_0
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278    26.568 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry/CO[7]
                         net (fo=1, routed)           0.030    26.598    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry_n_0
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.074    26.672 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term31__1025_carry__0/CO[0]
                         net (fo=1, routed)           0.466    27.138    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/A[0]
    DSP48E2_X8Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258    27.396 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000    27.396    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X8Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114    27.510 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000    27.510    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X8Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[21])
                                                      0.700    28.210 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000    28.210    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_MULTIPLIER.U<21>
    DSP48E2_X8Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.067    28.277 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000    28.277    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_M_DATA.U_DATA<21>
    DSP48E2_X8Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[47])
                                                      0.727    29.004 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000    29.004    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167    29.171 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014    29.185    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/PCIN[47]
    DSP48E2_X8Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.739    29.924 f  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000    29.924    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X8Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146    30.070 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           0.423    30.493    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/term30__0_n_105
    SLICE_X35Y72         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135    30.628 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_14_comp/O
                         net (fo=1, routed)           0.029    30.657    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1_i_14_n_0
    SLICE_X35Y72         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.286    30.943 r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/exp/result__1_carry__1/O[5]
                         net (fo=1, routed)           0.554    31.497    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_write_data[21]
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/DIN_B[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.661    13.877    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/s00_axis_aclk
    URAM288_X0Y20        URAM288                                      r  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/CLK
                         clock pessimism              0.208    14.085    
                         clock uncertainty           -0.160    13.925    
    URAM288_X0Y20        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_DIN_B[21])
                                                     -0.510    13.415    CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0
  -------------------------------------------------------------------
                         required time                         13.415    
                         arrival time                         -31.497    
  -------------------------------------------------------------------
                         slack                                -18.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.114ns (50.824%)  route 0.110ns (49.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Net Delay (Source):      3.113ns (routing 1.682ns, distribution 1.431ns)
  Clock Net Delay (Destination): 3.435ns (routing 1.839ns, distribution 1.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.113     3.329    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X0Y135         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     3.443 r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[9]/Q
                         net (fo=2, routed)           0.110     3.554    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q[9]
    SLICE_X1Y135         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.435     3.702    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X1Y135         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[9]/C
                         clock pessimism             -0.261     3.441    
    SLICE_X1Y135         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     3.543    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.543    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1037]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.112ns (45.041%)  route 0.137ns (54.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.671ns
    Source Clock Delay      (SCD):    3.267ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      3.051ns (routing 1.682ns, distribution 1.369ns)
  Clock Net Delay (Destination): 3.404ns (routing 1.839ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.051     3.267    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X15Y91         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     3.379 r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[12]/Q
                         net (fo=2, routed)           0.137     3.516    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/D[13]
    SLICE_X14Y91         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1037]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.404     3.671    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X14Y91         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1037]/C
                         clock pessimism             -0.267     3.403    
    SLICE_X14Y91         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.505    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1037]
  -------------------------------------------------------------------
                         required time                         -3.505    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1065]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.111ns (45.016%)  route 0.136ns (54.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.708ns
    Source Clock Delay      (SCD):    3.308ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      3.092ns (routing 1.682ns, distribution 1.410ns)
  Clock Net Delay (Destination): 3.441ns (routing 1.839ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.092     3.308    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X7Y99          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.419 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1065]/Q
                         net (fo=2, routed)           0.136     3.555    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1129]_0[5]
    SLICE_X6Y98          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1065]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.441     3.708    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X6Y98          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1065]/C
                         clock pessimism             -0.267     3.441    
    SLICE_X6Y98          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.544    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1065]
  -------------------------------------------------------------------
                         required time                         -3.544    
                         arrival time                           3.555    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][70]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.114ns (45.600%)  route 0.136ns (54.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.733ns
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      3.112ns (routing 1.682ns, distribution 1.430ns)
  Clock Net Delay (Destination): 3.466ns (routing 1.839ns, distribution 1.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.112     3.328    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y79          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     3.442 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[70]/Q
                         net (fo=1, routed)           0.136     3.578    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[60]
    SLICE_X3Y79          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.466     3.733    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y79          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][70]/C
                         clock pessimism             -0.267     3.466    
    SLICE_X3Y79          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.567    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][70]
  -------------------------------------------------------------------
                         required time                         -3.567    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.112ns (44.800%)  route 0.138ns (55.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      3.098ns (routing 1.682ns, distribution 1.416ns)
  Clock Net Delay (Destination): 3.451ns (routing 1.839ns, distribution 1.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.098     3.314    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X10Y112        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.426 r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]/Q
                         net (fo=1, routed)           0.138     3.564    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i[2]
    SLICE_X8Y113         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.451     3.718    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X8Y113         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[2]/C
                         clock pessimism             -0.267     3.451    
    SLICE_X8Y113         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     3.553    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.112ns (52.830%)  route 0.100ns (47.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.664ns
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      3.082ns (routing 1.682ns, distribution 1.400ns)
  Clock Net Delay (Destination): 3.397ns (routing 1.839ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.082     3.298    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X12Y115        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.410 r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.100     3.510    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[7]
    SLICE_X11Y115        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.397     3.664    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X11Y115        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism             -0.267     3.397    
    SLICE_X11Y115        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     3.499    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.499    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[155]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1148]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.458%)  route 0.124ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.311ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      3.095ns (routing 1.682ns, distribution 1.413ns)
  Clock Net Delay (Destination): 3.434ns (routing 1.839ns, distribution 1.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.095     3.311    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X7Y86          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.423 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[155]/Q
                         net (fo=2, routed)           0.124     3.547    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[124]
    SLICE_X6Y87          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.434     3.701    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X6Y87          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1148]/C
                         clock pessimism             -0.267     3.434    
    SLICE_X6Y87          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     3.536    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1148]
  -------------------------------------------------------------------
                         required time                         -3.536    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[2052]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.112ns (46.473%)  route 0.129ns (53.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      3.108ns (routing 1.682ns, distribution 1.426ns)
  Clock Net Delay (Destination): 3.454ns (routing 1.839ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.108     3.324    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X7Y80          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.436 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[43]/Q
                         net (fo=2, routed)           0.129     3.565    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[132]
    SLICE_X5Y80          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[2052]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.454     3.721    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X5Y80          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[2052]/C
                         clock pessimism             -0.267     3.454    
    SLICE_X5Y80          FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     3.554    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[2052]
  -------------------------------------------------------------------
                         required time                         -3.554    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][59]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.111ns (45.306%)  route 0.134ns (54.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      3.110ns (routing 1.682ns, distribution 1.428ns)
  Clock Net Delay (Destination): 3.458ns (routing 1.839ns, distribution 1.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.110     3.326    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y81          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.437 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[59]/Q
                         net (fo=1, routed)           0.134     3.571    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[49]
    SLICE_X3Y81          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.458     3.725    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y81          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][59]/C
                         clock pessimism             -0.267     3.458    
    SLICE_X3Y81          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     3.559    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][59]
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1066]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.114ns (46.341%)  route 0.132ns (53.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.708ns
    Source Clock Delay      (SCD):    3.308ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      3.092ns (routing 1.682ns, distribution 1.410ns)
  Clock Net Delay (Destination): 3.441ns (routing 1.839ns, distribution 1.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.092     3.308    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X7Y99          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     3.422 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1066]/Q
                         net (fo=2, routed)           0.132     3.554    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1129]_0[6]
    SLICE_X6Y98          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1066]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.441     3.708    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X6Y98          FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1066]/C
                         clock pessimism             -0.267     3.441    
    SLICE_X6Y98          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.542    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1066]
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     URAM288/CLK         n/a            2.000         10.000      8.000      URAM288_X0Y20  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y15   CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y15   CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y18   CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y18   CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         10.000      8.476      SLICE_X12Y87   CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.800         5.000       4.200      URAM288_X0Y20  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.800         5.000       4.200      URAM288_X0Y20  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.800         5.000       4.200      URAM288_X0Y20  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.800         5.000       4.200      URAM288_X0Y20  CUSTOM_AXIS_IP_RM_i/AXIS_FIFO_CUSTOM_RM_0/inst/mem_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.420ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.344ns (28.516%)  route 0.862ns (71.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 13.334 - 10.000 ) 
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.448ns (routing 1.839ns, distribution 1.609ns)
  Clock Net Delay (Destination): 3.118ns (routing 1.682ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.448     3.715    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y133         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.833 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     4.081    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y133         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     4.307 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.615     4.922    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y135         FDPE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.118    13.334    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y135         FDPE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.261    13.595    
                         clock uncertainty           -0.160    13.435    
    SLICE_X4Y135         FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.093    13.342    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -4.922    
  -------------------------------------------------------------------
                         slack                                  8.420    

Slack (MET) :             8.420ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.344ns (28.516%)  route 0.862ns (71.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 13.334 - 10.000 ) 
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.448ns (routing 1.839ns, distribution 1.609ns)
  Clock Net Delay (Destination): 3.118ns (routing 1.682ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.448     3.715    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y133         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.833 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     4.081    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y133         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     4.307 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.615     4.922    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y135         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.118    13.334    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y135         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.261    13.595    
                         clock uncertainty           -0.160    13.435    
    SLICE_X4Y135         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    13.342    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -4.922    
  -------------------------------------------------------------------
                         slack                                  8.420    

Slack (MET) :             8.423ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.344ns (28.587%)  route 0.859ns (71.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 13.334 - 10.000 ) 
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.448ns (routing 1.839ns, distribution 1.609ns)
  Clock Net Delay (Destination): 3.118ns (routing 1.682ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.448     3.715    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y133         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.833 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     4.081    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y133         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     4.307 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.612     4.919    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y135         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.118    13.334    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y135         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.261    13.595    
                         clock uncertainty           -0.160    13.435    
    SLICE_X4Y135         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    13.342    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  8.423    

Slack (MET) :             8.423ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.344ns (28.587%)  route 0.859ns (71.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 13.334 - 10.000 ) 
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.448ns (routing 1.839ns, distribution 1.609ns)
  Clock Net Delay (Destination): 3.118ns (routing 1.682ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.448     3.715    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y133         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.833 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.247     4.081    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X5Y133         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     4.307 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.612     4.919    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y135         FDPE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.118    13.334    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y135         FDPE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.261    13.595    
                         clock uncertainty           -0.160    13.435    
    SLICE_X4Y135         FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.093    13.342    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  8.423    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.343ns (29.655%)  route 0.814ns (70.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.449ns (routing 1.839ns, distribution 1.610ns)
  Clock Net Delay (Destination): 3.105ns (routing 1.682ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.449     3.716    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y143         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.833 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.299     4.132    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y143         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.358 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.514     4.872    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y146         FDPE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.105    13.321    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y146         FDPE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.261    13.582    
                         clock uncertainty           -0.160    13.422    
    SLICE_X7Y146         FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.093    13.329    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.343ns (29.655%)  route 0.814ns (70.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.449ns (routing 1.839ns, distribution 1.610ns)
  Clock Net Delay (Destination): 3.105ns (routing 1.682ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.449     3.716    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y143         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.833 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.299     4.132    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y143         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.358 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.514     4.872    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y146         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.105    13.321    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y146         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.261    13.582    
                         clock uncertainty           -0.160    13.422    
    SLICE_X7Y146         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    13.329    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.460ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.343ns (29.732%)  route 0.811ns (70.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.449ns (routing 1.839ns, distribution 1.610ns)
  Clock Net Delay (Destination): 3.105ns (routing 1.682ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.449     3.716    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y143         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.833 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.299     4.132    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y143         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.358 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.511     4.869    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y146         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.105    13.321    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y146         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.261    13.582    
                         clock uncertainty           -0.160    13.422    
    SLICE_X7Y146         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    13.329    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                  8.460    

Slack (MET) :             8.460ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.343ns (29.732%)  route 0.811ns (70.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.321ns = ( 13.321 - 10.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.449ns (routing 1.839ns, distribution 1.610ns)
  Clock Net Delay (Destination): 3.105ns (routing 1.682ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.449     3.716    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y143         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.833 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.299     4.132    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y143         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.358 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.511     4.869    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y146         FDPE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.105    13.321    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y146         FDPE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.261    13.582    
                         clock uncertainty           -0.160    13.422    
    SLICE_X7Y146         FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.093    13.329    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                  8.460    

Slack (MET) :             8.477ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.253ns (21.539%)  route 0.922ns (78.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns = ( 13.328 - 10.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.424ns (routing 1.839ns, distribution 1.585ns)
  Clock Net Delay (Destination): 3.112ns (routing 1.682ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.424     3.691    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y119         FDPE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.809 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.262     4.071    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y118         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.135     4.206 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.659     4.865    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X8Y118         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.112    13.328    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X8Y118         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.267    13.595    
                         clock uncertainty           -0.160    13.435    
    SLICE_X8Y118         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    13.342    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  8.477    

Slack (MET) :             8.477ns  (required time - arrival time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.253ns (21.539%)  route 0.922ns (78.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns = ( 13.328 - 10.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.424ns (routing 1.839ns, distribution 1.585ns)
  Clock Net Delay (Destination): 3.112ns (routing 1.682ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.424     3.691    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y119         FDPE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.809 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.262     4.071    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y118         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.135     4.206 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.659     4.865    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y118         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.112    13.328    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y118         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.267    13.595    
                         clock uncertainty           -0.160    13.435    
    SLICE_X8Y118         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    13.342    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  8.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.150ns (52.805%)  route 0.134ns (47.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.917ns (routing 1.029ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.094ns (routing 1.130ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.917     2.068    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y139         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.151 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.057     2.208    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y139         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.067     2.275 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.352    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y138         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.094     2.281    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y138         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.190     2.091    
    SLICE_X9Y138         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.073    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.150ns (52.805%)  route 0.134ns (47.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.917ns (routing 1.029ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.094ns (routing 1.130ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.917     2.068    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y139         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.151 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.057     2.208    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y139         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.067     2.275 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.352    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y138         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.094     2.281    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y138         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.190     2.091    
    SLICE_X9Y138         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.073    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.150ns (52.805%)  route 0.134ns (47.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.917ns (routing 1.029ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.094ns (routing 1.130ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.917     2.068    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y139         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.151 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.057     2.208    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y139         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.067     2.275 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.352    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y138         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.094     2.281    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y138         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.190     2.091    
    SLICE_X9Y138         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     2.073    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.150ns (52.805%)  route 0.134ns (47.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.917ns (routing 1.029ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.094ns (routing 1.130ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.917     2.068    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y139         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.151 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.057     2.208    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y139         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.067     2.275 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.352    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y138         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.094     2.281    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y138         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.190     2.091    
    SLICE_X9Y138         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.018     2.073    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.150ns (52.805%)  route 0.134ns (47.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.917ns (routing 1.029ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.094ns (routing 1.130ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.917     2.068    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y139         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.151 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.057     2.208    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y139         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.067     2.275 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.352    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y138         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.094     2.281    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y138         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.190     2.091    
    SLICE_X9Y138         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     2.073    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.150ns (52.805%)  route 0.134ns (47.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.917ns (routing 1.029ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.090ns (routing 1.130ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.917     2.068    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y139         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.151 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.057     2.208    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y139         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.067     2.275 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.352    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y138         FDPE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.090     2.277    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y138         FDPE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.190     2.087    
    SLICE_X9Y138         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.018     2.069    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.150ns (52.805%)  route 0.134ns (47.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.917ns (routing 1.029ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.090ns (routing 1.130ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.917     2.068    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y139         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.151 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.057     2.208    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y139         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.067     2.275 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.352    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y138         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.090     2.277    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y138         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.190     2.087    
    SLICE_X9Y138         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     2.069    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.150ns (52.805%)  route 0.134ns (47.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.917ns (routing 1.029ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.090ns (routing 1.130ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.917     2.068    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y139         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.151 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.057     2.208    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y139         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.067     2.275 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.352    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y138         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.090     2.277    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y138         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.190     2.087    
    SLICE_X9Y138         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.018     2.069    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.150ns (52.805%)  route 0.134ns (47.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.917ns (routing 1.029ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.090ns (routing 1.130ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.917     2.068    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y139         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.151 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.057     2.208    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y139         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.067     2.275 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.352    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y138         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.090     2.277    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y138         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.190     2.087    
    SLICE_X9Y138         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     2.069    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.150ns (52.805%)  route 0.134ns (47.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.917ns (routing 1.029ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.090ns (routing 1.130ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.917     2.068    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y139         FDRE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     2.151 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.057     2.208    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y139         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.067     2.275 f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.352    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y138         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.090     2.277    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y138         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.190     2.087    
    SLICE_X9Y138         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     2.069    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.283    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.075ns  (logic 0.083ns (4.000%)  route 1.992ns (96.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 3.084ns (routing 1.682ns, distribution 1.402ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.589     1.589    CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y127        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     1.672 r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.403     2.075    CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y127        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.084     3.300    CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y127        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.038ns (4.750%)  route 0.762ns (95.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.059ns (routing 1.130ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.650     0.650    CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y127        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.038     0.688 r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.112     0.800    CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y127        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.059     2.246    CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y127        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.447ns  (logic 0.114ns (4.658%)  route 2.333ns (95.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    3.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.401ns (routing 1.839ns, distribution 1.562ns)
  Clock Net Delay (Destination): 3.108ns (routing 1.682ns, distribution 1.426ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.401     3.668    CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X16Y122        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.782 r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         2.333     6.115    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y104         FDPE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.108     3.324    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y104         FDPE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.447ns  (logic 0.114ns (4.658%)  route 2.333ns (95.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    3.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.401ns (routing 1.839ns, distribution 1.562ns)
  Clock Net Delay (Destination): 3.108ns (routing 1.682ns, distribution 1.426ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.401     3.668    CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X16Y122        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.782 r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         2.333     6.115    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y104         FDPE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.108     3.324    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y104         FDPE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 0.116ns (6.752%)  route 1.602ns (93.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.427ns (routing 1.839ns, distribution 1.588ns)
  Clock Net Delay (Destination): 3.106ns (routing 1.682ns, distribution 1.424ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.427     3.694    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y117        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.810 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.602     5.411    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y61          FDCE                                         f  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.106     3.322    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y61          FDCE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 0.116ns (6.752%)  route 1.602ns (93.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.427ns (routing 1.839ns, distribution 1.588ns)
  Clock Net Delay (Destination): 3.106ns (routing 1.682ns, distribution 1.424ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.427     3.694    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y117        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.810 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.602     5.411    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y61          FDCE                                         f  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.106     3.322    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y61          FDCE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 0.116ns (6.752%)  route 1.602ns (93.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.427ns (routing 1.839ns, distribution 1.588ns)
  Clock Net Delay (Destination): 3.106ns (routing 1.682ns, distribution 1.424ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.427     3.694    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y117        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.810 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.602     5.411    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y61          FDCE                                         f  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.106     3.322    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y61          FDCE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.623ns  (logic 0.116ns (7.148%)  route 1.507ns (92.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.427ns (routing 1.839ns, distribution 1.588ns)
  Clock Net Delay (Destination): 3.106ns (routing 1.682ns, distribution 1.424ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.427     3.694    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y117        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.810 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.507     5.316    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y62          FDCE                                         f  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.106     3.322    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y62          FDCE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.623ns  (logic 0.116ns (7.148%)  route 1.507ns (92.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.427ns (routing 1.839ns, distribution 1.588ns)
  Clock Net Delay (Destination): 3.106ns (routing 1.682ns, distribution 1.424ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.427     3.694    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y117        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.810 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.507     5.316    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y62          FDCE                                         f  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.106     3.322    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y62          FDCE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.623ns  (logic 0.116ns (7.148%)  route 1.507ns (92.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.427ns (routing 1.839ns, distribution 1.588ns)
  Clock Net Delay (Destination): 3.106ns (routing 1.682ns, distribution 1.424ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.427     3.694    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y117        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.810 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.507     5.316    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y62          FDCE                                         f  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.106     3.322    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y62          FDCE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.503ns  (logic 0.114ns (7.586%)  route 1.389ns (92.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    3.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.401ns (routing 1.839ns, distribution 1.562ns)
  Clock Net Delay (Destination): 3.102ns (routing 1.682ns, distribution 1.420ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.401     3.668    CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X16Y122        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.782 r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         1.389     5.171    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y119         FDPE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.102     3.318    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y119         FDPE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.503ns  (logic 0.114ns (7.586%)  route 1.389ns (92.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    3.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.401ns (routing 1.839ns, distribution 1.562ns)
  Clock Net Delay (Destination): 3.102ns (routing 1.682ns, distribution 1.420ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.401     3.668    CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X16Y122        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.782 r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         1.389     5.171    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y119         FDPE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       3.102     3.318    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y119         FDPE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.084ns (37.062%)  route 0.143ns (62.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 1.029ns, distribution 0.864ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.130ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.893     2.044    CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X16Y122        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.128 r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         0.143     2.270    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X11Y123        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.063     2.250    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/m_axi_mm2s_aclk
    SLICE_X11Y123        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.084ns (33.250%)  route 0.169ns (66.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 1.029ns, distribution 0.864ns)
  Clock Net Delay (Destination): 2.061ns (routing 1.130ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.893     2.044    CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X16Y122        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.128 r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         0.169     2.296    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y119        FDPE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.061     2.248    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y119        FDPE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.084ns (33.250%)  route 0.169ns (66.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 1.029ns, distribution 0.864ns)
  Clock Net Delay (Destination): 2.061ns (routing 1.130ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.893     2.044    CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X16Y122        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.128 r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         0.169     2.296    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y119        FDPE                                         f  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.061     2.248    CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y119        FDPE                                         r  CUSTOM_AXIS_IP_RM_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.084ns (27.595%)  route 0.220ns (72.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 1.029ns, distribution 0.864ns)
  Clock Net Delay (Destination): 2.065ns (routing 1.130ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.893     2.044    CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X16Y122        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.128 r  CUSTOM_AXIS_IP_RM_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         0.220     2.348    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X13Y112        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.065     2.252    CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/m_axi_mm2s_aclk
    SLICE_X13Y112        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.083ns (25.040%)  route 0.248ns (74.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 1.029ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.044ns (routing 1.130ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.885     2.036    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y117        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.119 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.248     2.367    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y92         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.044     2.231    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y92         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.083ns (25.040%)  route 0.248ns (74.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 1.029ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.044ns (routing 1.130ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.885     2.036    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y117        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.119 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.248     2.367    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y92         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.044     2.231    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y92         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.083ns (25.040%)  route 0.248ns (74.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 1.029ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.044ns (routing 1.130ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.885     2.036    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y117        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.119 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.248     2.367    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y92         FDCE                                         f  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.044     2.231    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y92         FDCE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.083ns (22.284%)  route 0.289ns (77.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 1.029ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.075ns (routing 1.130ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.885     2.036    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y117        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.119 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.289     2.408    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y97          FDCE                                         f  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.075     2.262    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y97          FDCE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.083ns (22.284%)  route 0.289ns (77.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 1.029ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.075ns (routing 1.130ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.885     2.036    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y117        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.119 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.289     2.408    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y97          FDCE                                         f  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.075     2.262    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y97          FDCE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.083ns (22.284%)  route 0.289ns (77.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 1.029ns, distribution 0.856ns)
  Clock Net Delay (Destination): 2.075ns (routing 1.130ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       1.885     2.036    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y117        FDRE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.119 r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.289     2.408    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y97          FDCE                                         f  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  CUSTOM_AXIS_IP_RM_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=10284, routed)       2.075     2.262    CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y97          FDCE                                         r  CUSTOM_AXIS_IP_RM_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





