library IEEE;
use IEEE.std_logic_1164.all;

entity mux4 is
	port (
	i0 : in std_logic;
	i1 : in std_logic;
	i2 : in std_logic;
	i3 : in std_logic;
	Y	: out std_logic;
	S	: in std_logic_vector(1 downto 0)
	);
end mux4;

architecture behaviroural of mux4 is
begin

	with S select
		Y <= i0 when "00",
			i1 when "01",
			i2 when "10",
			i3 when others;

end behaviroural;