{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1516201676303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1516201676308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 16:07:56 2018 " "Processing started: Wed Jan 17 16:07:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1516201676308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1516201676308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AlleFilter -c AlleFilter " "Command: quartus_map --read_settings_files=on --write_settings_files=off AlleFilter -c AlleFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1516201676308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1516201677350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other_symbols/entprellmodul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other_symbols/entprellmodul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entprellmodul-behav " "Found design unit 1: Entprellmodul-behav" {  } { { "other_symbols/Entprellmodul.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/Entprellmodul.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201677821 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entprellmodul " "Found entity 1: Entprellmodul" {  } { { "other_symbols/Entprellmodul.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/Entprellmodul.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201677821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201677821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other_symbols/muxcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other_symbols/muxcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxcontrol-control " "Found design unit 1: muxcontrol-control" {  } { { "other_symbols/muxcontrol.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/muxcontrol.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201677857 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxcontrol " "Found entity 1: muxcontrol" {  } { { "other_symbols/muxcontrol.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/muxcontrol.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201677857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201677857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other_symbols/tiefpass.bdf 1 1 " "Found 1 design units, including 1 entities, in source file other_symbols/tiefpass.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tiefpass " "Found entity 1: tiefpass" {  } { { "other_symbols/tiefpass.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/tiefpass.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201677914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201677914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other_symbols/lpm_mult0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other_symbols/lpm_mult0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult0-SYN " "Found design unit 1: lpm_mult0-SYN" {  } { { "other_symbols/lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201677973 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult0 " "Found entity 1: lpm_mult0" {  } { { "other_symbols/lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201677973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201677973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other_symbols/lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other_symbols/lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "other_symbols/lpm_constant1.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678066 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "other_symbols/lpm_constant1.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201678066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other_symbols/lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other_symbols/lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "other_symbols/lpm_constant0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678124 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "other_symbols/lpm_constant0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201678124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other_symbols/lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other_symbols/lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "other_symbols/lpm_add_sub0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_add_sub0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678172 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "other_symbols/lpm_add_sub0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201678172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other_symbols/hochpass.bdf 1 1 " "Found 1 design units, including 1 entities, in source file other_symbols/hochpass.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hochpass " "Found entity 1: hochpass" {  } { { "other_symbols/hochpass.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/hochpass.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201678213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other_symbols/bandsperre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other_symbols/bandsperre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bandsperre-filter " "Found design unit 1: bandsperre-filter" {  } { { "other_symbols/bandsperre.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/bandsperre.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678263 ""} { "Info" "ISGN_ENTITY_NAME" "1 bandsperre " "Found entity 1: bandsperre" {  } { { "other_symbols/bandsperre.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/bandsperre.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201678263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other_symbols/bandpass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other_symbols/bandpass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bandpass-filter " "Found design unit 1: bandpass-filter" {  } { { "other_symbols/bandpass.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/bandpass.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678332 ""} { "Info" "ISGN_ENTITY_NAME" "1 bandpass " "Found entity 1: bandpass" {  } { { "other_symbols/bandpass.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/bandpass.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201678332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other_symbols/altmult_add0_tp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other_symbols/altmult_add0_tp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altmult_add0_tp-SYN " "Found design unit 1: altmult_add0_tp-SYN" {  } { { "other_symbols/altmult_add0_tp.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/altmult_add0_tp.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678385 ""} { "Info" "ISGN_ENTITY_NAME" "1 altmult_add0_tp " "Found entity 1: altmult_add0_tp" {  } { { "other_symbols/altmult_add0_tp.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/altmult_add0_tp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201678385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allefilter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file allefilter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AlleFilter " "Found entity 1: AlleFilter" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201678443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "other_symbols/lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file other_symbols/lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "other_symbols/lpm_mux0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mux0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678492 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "other_symbols/lpm_mux0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201678492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/lpm_mux1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678553 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201678553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201678553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AlleFilter " "Elaborating entity \"AlleFilter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1516201678790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst9 " "Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst9\"" {  } { { "AlleFilter.bdf" "inst9" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 248 568 712 376 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201678896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux1:inst9\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux1:inst9\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux1.vhd" "LPM_MUX_component" { Text "E:/FPGA Praktikum/Filter/AlleFilter/lpm_mux1.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst9\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux1:inst9\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux1.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/lpm_mux1.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516201679277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst9\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_mux1:inst9\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679278 ""}  } { { "lpm_mux1.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/lpm_mux1.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516201679278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4me.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4me.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4me " "Found entity 1: mux_4me" {  } { { "db/mux_4me.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/mux_4me.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201679423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201679423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4me lpm_mux1:inst9\|LPM_MUX:LPM_MUX_component\|mux_4me:auto_generated " "Elaborating entity \"mux_4me\" for hierarchy \"lpm_mux1:inst9\|LPM_MUX:LPM_MUX_component\|mux_4me:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bandpass bandpass:inst " "Elaborating entity \"bandpass\" for hierarchy \"bandpass:inst\"" {  } { { "AlleFilter.bdf" "inst" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 472 240 448 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bandsperre bandsperre:inst2 " "Elaborating entity \"bandsperre\" for hierarchy \"bandsperre:inst2\"" {  } { { "AlleFilter.bdf" "inst2" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 352 240 448 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hochpass hochpass:inst3 " "Elaborating entity \"hochpass\" for hierarchy \"hochpass:inst3\"" {  } { { "AlleFilter.bdf" "inst3" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 248 240 448 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 hochpass:inst3\|lpm_add_sub0:inst5 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"hochpass:inst3\|lpm_add_sub0:inst5\"" {  } { { "other_symbols/hochpass.bdf" "inst5" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/hochpass.bdf" { { 528 816 976 656 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub hochpass:inst3\|lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"hochpass:inst3\|lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "other_symbols/lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_add_sub0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hochpass:inst3\|lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"hochpass:inst3\|lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "other_symbols/lpm_add_sub0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_add_sub0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516201679683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hochpass:inst3\|lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"hochpass:inst3\|lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679684 ""}  } { { "other_symbols/lpm_add_sub0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_add_sub0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516201679684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e8i " "Found entity 1: add_sub_e8i" {  } { { "db/add_sub_e8i.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/add_sub_e8i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201679803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201679803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e8i hochpass:inst3\|lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_e8i:auto_generated " "Elaborating entity \"add_sub_e8i\" for hierarchy \"hochpass:inst3\|lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_e8i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult0 hochpass:inst3\|lpm_mult0:inst4 " "Elaborating entity \"lpm_mult0\" for hierarchy \"hochpass:inst3\|lpm_mult0:inst4\"" {  } { { "other_symbols/hochpass.bdf" "inst4" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/hochpass.bdf" { { 304 472 568 472 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "other_symbols/lpm_mult0.vhd" "lpm_mult_component" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "other_symbols/lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516201679957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 14 " "Parameter \"lpm_widtha\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 3 " "Parameter \"lpm_widthb\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 17 " "Parameter \"lpm_widthp\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201679957 ""}  } { { "other_symbols/lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516201679957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680034 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\", which is child of megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "other_symbols/lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_lfrg hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod " "Elaborating entity \"mul_lfrg\" for hierarchy \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\"" {  } { { "multcore.tdf" "mul_lfrg_first_mod" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 298 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680104 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 298 9 0 } } { "other_symbols/lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_lfrg hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod " "Elaborating entity \"mul_lfrg\" for hierarchy \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod\"" {  } { { "multcore.tdf" "mul_lfrg_last_mod" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 310 10 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680113 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod\", which is child of megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 310 10 0 } } { "other_symbols/lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 407 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680178 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 407 9 0 } } { "other_symbols/lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right " "Elaborating entity \"lpm_add_sub\" for hierarchy \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\"" {  } { { "mpar_add.tdf" "booth_adder_right" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 110 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680183 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\", which is child of megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 110 8 0 } } { "other_symbols/lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lf " "Found entity 1: add_sub_0lf" {  } { { "db/add_sub_0lf.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/add_sub_0lf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201680276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201680276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lf hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_0lf:auto_generated " "Elaborating entity \"add_sub_0lf\" for hierarchy \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_0lf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "other_symbols/lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i1h " "Found entity 1: add_sub_i1h" {  } { { "db/add_sub_i1h.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/add_sub_i1h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201680424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201680424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i1h hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_i1h:auto_generated " "Elaborating entity \"add_sub_i1h\" for hierarchy \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_i1h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_lfrg hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00031 " "Elaborating entity \"mul_lfrg\" for hierarchy \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00031\"" {  } { { "multcore.tdf" "\$00031" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 958 39 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680444 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00031 hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00031\", which is child of megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 958 39 0 } } { "other_symbols/lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_lfrg hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00033 " "Elaborating entity \"mul_lfrg\" for hierarchy \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00033\"" {  } { { "multcore.tdf" "\$00033" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 970 44 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680454 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00033 hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00033\", which is child of megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 970 44 0 } } { "other_symbols/lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_lfrg hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00035 " "Elaborating entity \"mul_lfrg\" for hierarchy \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00035\"" {  } { { "multcore.tdf" "\$00035" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 1014 54 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680461 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00035 hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00035\", which is child of megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 1014 54 0 } } { "other_symbols/lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_lfrg hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00037 " "Elaborating entity \"mul_lfrg\" for hierarchy \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00037\"" {  } { { "multcore.tdf" "\$00037" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 1025 59 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680468 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00037 hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00037\", which is child of megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 1025 59 0 } } { "other_symbols/lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680533 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"hochpass:inst3\|lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "other_symbols/lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 hochpass:inst3\|lpm_constant1:inst8 " "Elaborating entity \"lpm_constant1\" for hierarchy \"hochpass:inst3\|lpm_constant1:inst8\"" {  } { { "other_symbols/hochpass.bdf" "inst8" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/hochpass.bdf" { { 232 368 480 280 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant hochpass:inst3\|lpm_constant1:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"hochpass:inst3\|lpm_constant1:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "other_symbols/lpm_constant1.vhd" "LPM_CONSTANT_component" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_constant1.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hochpass:inst3\|lpm_constant1:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"hochpass:inst3\|lpm_constant1:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "other_symbols/lpm_constant1.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_constant1.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516201680594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hochpass:inst3\|lpm_constant1:inst8\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"hochpass:inst3\|lpm_constant1:inst8\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 2 " "Parameter \"lpm_cvalue\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680595 ""}  } { { "other_symbols/lpm_constant1.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_constant1.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516201680595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 hochpass:inst3\|lpm_constant0:inst7 " "Elaborating entity \"lpm_constant0\" for hierarchy \"hochpass:inst3\|lpm_constant0:inst7\"" {  } { { "other_symbols/hochpass.bdf" "inst7" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/hochpass.bdf" { { 224 168 280 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant hochpass:inst3\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"hochpass:inst3\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "other_symbols/lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hochpass:inst3\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"hochpass:inst3\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "other_symbols/lpm_constant0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516201680725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hochpass:inst3\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"hochpass:inst3\|lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680725 ""}  } { { "other_symbols/lpm_constant0.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516201680725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tiefpass tiefpass:inst1 " "Elaborating entity \"tiefpass\" for hierarchy \"tiefpass:inst1\"" {  } { { "AlleFilter.bdf" "inst1" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 136 240 448 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add0_tp tiefpass:inst1\|altmult_add0_tp:inst " "Elaborating entity \"altmult_add0_tp\" for hierarchy \"tiefpass:inst1\|altmult_add0_tp:inst\"" {  } { { "other_symbols/tiefpass.bdf" "inst" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/tiefpass.bdf" { { 600 320 704 1008 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\"" {  } { { "other_symbols/altmult_add0_tp.vhd" "ALTMULT_ADD_component" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/altmult_add0_tp.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\"" {  } { { "other_symbols/altmult_add0_tp.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/altmult_add0_tp.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR0 " "Parameter \"multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR0 " "Parameter \"multiplier_aclr2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 3 " "Parameter \"number_of_multipliers\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 19 " "Parameter \"width_result\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201680904 ""}  } { { "other_symbols/altmult_add0_tp.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/altmult_add0_tp.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516201680904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_q774.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_q774.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_q774 " "Found entity 1: mult_add_q774" {  } { { "db/mult_add_q774.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/mult_add_q774.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201681012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201681012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_q774 tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated " "Elaborating entity \"mult_add_q774\" for hierarchy \"tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201681014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_d491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_d491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_d491 " "Found entity 1: ded_mult_d491" {  } { { "db/ded_mult_d491.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/ded_mult_d491.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201681074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201681074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_d491 tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult1 " "Elaborating entity \"ded_mult_d491\" for hierarchy \"tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult1\"" {  } { { "db/mult_add_q774.tdf" "ded_mult1" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/mult_add_q774.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201681079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c3c " "Found entity 1: dffpipe_c3c" {  } { { "db/dffpipe_c3c.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/dffpipe_c3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516201681145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516201681145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c3c tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult1\|dffpipe_c3c:pre_result " "Elaborating entity \"dffpipe_c3c\" for hierarchy \"tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult1\|dffpipe_c3c:pre_result\"" {  } { { "db/ded_mult_d491.tdf" "pre_result" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/ded_mult_d491.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201681147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxcontrol muxcontrol:inst4 " "Elaborating entity \"muxcontrol\" for hierarchy \"muxcontrol:inst4\"" {  } { { "AlleFilter.bdf" "inst4" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 624 256 448 768 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516201681185 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult3\|mac_mult9 " "Synthesized away node \"tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult3\|mac_mult9\"" {  } { { "db/ded_mult_d491.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/ded_mult_d491.tdf" 40 2 0 } } { "db/mult_add_q774.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/mult_add_q774.tdf" 41 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "other_symbols/altmult_add0_tp.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/altmult_add0_tp.vhd" 146 0 0 } } { "other_symbols/tiefpass.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/tiefpass.bdf" { { 600 320 704 1008 "inst" "" } } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 136 240 448 232 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516201682336 "|AlleFilter|tiefpass:inst1|altmult_add0_tp:inst|altmult_add:ALTMULT_ADD_component|mult_add_q774:auto_generated|ded_mult_d491:ded_mult3|mac_mult9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult3\|mac_out10 " "Synthesized away node \"tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult3\|mac_out10\"" {  } { { "db/ded_mult_d491.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/ded_mult_d491.tdf" 47 2 0 } } { "db/mult_add_q774.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/mult_add_q774.tdf" 41 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "other_symbols/altmult_add0_tp.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/altmult_add0_tp.vhd" 146 0 0 } } { "other_symbols/tiefpass.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/tiefpass.bdf" { { 600 320 704 1008 "inst" "" } } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 136 240 448 232 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516201682336 "|AlleFilter|tiefpass:inst1|altmult_add0_tp:inst|altmult_add:ALTMULT_ADD_component|mult_add_q774:auto_generated|ded_mult_d491:ded_mult3|mac_out10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult2\|mac_mult9 " "Synthesized away node \"tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult2\|mac_mult9\"" {  } { { "db/ded_mult_d491.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/ded_mult_d491.tdf" 40 2 0 } } { "db/mult_add_q774.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/mult_add_q774.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "other_symbols/altmult_add0_tp.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/altmult_add0_tp.vhd" 146 0 0 } } { "other_symbols/tiefpass.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/tiefpass.bdf" { { 600 320 704 1008 "inst" "" } } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 136 240 448 232 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516201682336 "|AlleFilter|tiefpass:inst1|altmult_add0_tp:inst|altmult_add:ALTMULT_ADD_component|mult_add_q774:auto_generated|ded_mult_d491:ded_mult2|mac_mult9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult2\|mac_out10 " "Synthesized away node \"tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult2\|mac_out10\"" {  } { { "db/ded_mult_d491.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/ded_mult_d491.tdf" 47 2 0 } } { "db/mult_add_q774.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/mult_add_q774.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "other_symbols/altmult_add0_tp.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/altmult_add0_tp.vhd" 146 0 0 } } { "other_symbols/tiefpass.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/tiefpass.bdf" { { 600 320 704 1008 "inst" "" } } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 136 240 448 232 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516201682336 "|AlleFilter|tiefpass:inst1|altmult_add0_tp:inst|altmult_add:ALTMULT_ADD_component|mult_add_q774:auto_generated|ded_mult_d491:ded_mult2|mac_out10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult1\|mac_mult9 " "Synthesized away node \"tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult1\|mac_mult9\"" {  } { { "db/ded_mult_d491.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/ded_mult_d491.tdf" 40 2 0 } } { "db/mult_add_q774.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/mult_add_q774.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "other_symbols/altmult_add0_tp.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/altmult_add0_tp.vhd" 146 0 0 } } { "other_symbols/tiefpass.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/tiefpass.bdf" { { 600 320 704 1008 "inst" "" } } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 136 240 448 232 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516201682336 "|AlleFilter|tiefpass:inst1|altmult_add0_tp:inst|altmult_add:ALTMULT_ADD_component|mult_add_q774:auto_generated|ded_mult_d491:ded_mult1|mac_mult9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult1\|mac_out10 " "Synthesized away node \"tiefpass:inst1\|altmult_add0_tp:inst\|altmult_add:ALTMULT_ADD_component\|mult_add_q774:auto_generated\|ded_mult_d491:ded_mult1\|mac_out10\"" {  } { { "db/ded_mult_d491.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/ded_mult_d491.tdf" 47 2 0 } } { "db/mult_add_q774.tdf" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/db/mult_add_q774.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "other_symbols/altmult_add0_tp.vhd" "" { Text "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/altmult_add0_tp.vhd" 146 0 0 } } { "other_symbols/tiefpass.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/other_symbols/tiefpass.bdf" { { 600 320 704 1008 "inst" "" } } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 136 240 448 232 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516201682336 "|AlleFilter|tiefpass:inst1|altmult_add0_tp:inst|altmult_add:ALTMULT_ADD_component|mult_add_q774:auto_generated|ded_mult_d491:ded_mult1|mac_out10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1516201682336 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1516201682336 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "U32\[7\] VCC " "Pin \"U32\[7\]\" is stuck at VCC" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1516201683049 "|AlleFilter|U32[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U32\[6\] VCC " "Pin \"U32\[6\]\" is stuck at VCC" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1516201683049 "|AlleFilter|U32[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U32\[5\] VCC " "Pin \"U32\[5\]\" is stuck at VCC" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1516201683049 "|AlleFilter|U32[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U32\[4\] VCC " "Pin \"U32\[4\]\" is stuck at VCC" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1516201683049 "|AlleFilter|U32[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U32\[3\] VCC " "Pin \"U32\[3\]\" is stuck at VCC" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1516201683049 "|AlleFilter|U32[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U32\[2\] VCC " "Pin \"U32\[2\]\" is stuck at VCC" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1516201683049 "|AlleFilter|U32[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U32\[1\] VCC " "Pin \"U32\[1\]\" is stuck at VCC" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1516201683049 "|AlleFilter|U32[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U32\[0\] VCC " "Pin \"U32\[0\]\" is stuck at VCC" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1516201683049 "|AlleFilter|U32[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U33\[6\] GND " "Pin \"U33\[6\]\" is stuck at GND" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1516201683049 "|AlleFilter|U33[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U33\[0\] VCC " "Pin \"U33\[0\]\" is stuck at VCC" {  } { { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1516201683049 "|AlleFilter|U33[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1516201683049 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "151 " "151 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1516201683163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1516201684422 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516201684422 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1516201685063 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1516201685063 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1516201685063 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1516201685063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "569 " "Peak virtual memory: 569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1516201685592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 16:08:05 2018 " "Processing ended: Wed Jan 17 16:08:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1516201685592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1516201685592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1516201685592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1516201685592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1516201687241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1516201687246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 16:08:06 2018 " "Processing started: Wed Jan 17 16:08:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1516201687246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1516201687246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AlleFilter -c AlleFilter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AlleFilter -c AlleFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1516201687246 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1516201687362 ""}
{ "Info" "0" "" "Project  = AlleFilter" {  } {  } 0 0 "Project  = AlleFilter" 0 0 "Fitter" 0 0 1516201687363 ""}
{ "Info" "0" "" "Revision = AlleFilter" {  } {  } 0 0 "Revision = AlleFilter" 0 0 "Fitter" 0 0 1516201687363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1516201687580 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AlleFilter EP2C70F672C6 " "Selected device EP2C70F672C6 for design \"AlleFilter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1516201687682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1516201687710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1516201687710 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1516201687822 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Device EP2C35F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1516201688681 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1516201688681 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1516201688681 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1516201688682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1516201688682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1516201688682 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1516201688682 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[13\] " "Pin OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[13] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[12\] " "Pin OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[12] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[11\] " "Pin OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[11] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[10\] " "Pin OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[10] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[9\] " "Pin OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[9] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[8\] " "Pin OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[8] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[7\] " "Pin OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[7] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[6\] " "Pin OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[6] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[5\] " "Pin OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[5] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[4\] " "Pin OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[4] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[3\] " "Pin OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[3] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[2\] " "Pin OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[2] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[1\] " "Pin OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[1] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[0\] " "Pin OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[0] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[7\] " "Pin U32\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[7] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[6\] " "Pin U32\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[6] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[5\] " "Pin U32\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[5] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[4\] " "Pin U32\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[4] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[3\] " "Pin U32\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[3] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[2\] " "Pin U32\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[2] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[1\] " "Pin U32\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[1] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[0\] " "Pin U32\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[0] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[7\] " "Pin U33\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[7] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[6\] " "Pin U33\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[6] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[5\] " "Pin U33\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[5] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[4\] " "Pin U33\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[4] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[3\] " "Pin U33\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[3] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[2\] " "Pin U33\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[2] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[1\] " "Pin U33\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[1] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[0\] " "Pin U33\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[0] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 160 -64 104 176 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW0 " "Pin SW0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW0 } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 696 -184 -16 712 "SW0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW2 " "Pin SW2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW2 } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 872 -184 -16 888 "SW2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW3 " "Pin SW3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW3 } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 960 -184 -16 976 "SW3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW1 " "Pin SW1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW1 } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 784 -184 -16 800 "SW1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 192 -72 96 208 "reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[13\] " "Pin ADC_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[13] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[12\] " "Pin ADC_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[12] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[11\] " "Pin ADC_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[11] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[10\] " "Pin ADC_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[10] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[9\] " "Pin ADC_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[9] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[8\] " "Pin ADC_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[8] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[7\] " "Pin ADC_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[7] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[6\] " "Pin ADC_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[6] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[5\] " "Pin ADC_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[5] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[4\] " "Pin ADC_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[4] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[3\] " "Pin ADC_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[3] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[2\] " "Pin ADC_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[2] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[1\] " "Pin ADC_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[1] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[0\] " "Pin ADC_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[0] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516201688816 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1516201688816 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AlleFilter.sdc " "Synopsys Design Constraints File file not found: 'AlleFilter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1516201689011 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1516201689011 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1516201689013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1516201689024 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 160 -64 104 176 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1516201689024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1516201689030 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 192 -72 96 208 "reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1516201689030 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1516201689093 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1516201689093 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1516201689093 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1516201689094 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1516201689094 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1516201689095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1516201689095 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1516201689095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1516201689110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1516201689111 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1516201689111 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "48 unused 3.3V 18 30 0 " "Number of I/O pins in group: 48 (unused VREF, 3.3V VCCIO, 18 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1516201689113 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1516201689113 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1516201689113 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 57 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516201689114 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 53 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516201689114 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516201689114 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516201689114 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516201689114 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516201689114 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516201689114 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516201689114 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1516201689114 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1516201689114 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516201689134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1516201690342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516201690520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1516201690528 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1516201691800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516201691800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1516201691852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X84_Y26 X95_Y38 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X84_Y26 to location X95_Y38" {  } { { "loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X84_Y26 to location X95_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X84_Y26 to location X95_Y38"} 84 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1516201692771 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1516201692771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516201693409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1516201693413 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1516201693413 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1516201693439 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1516201693443 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "30 " "Found 30 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[13\] 0 " "Pin \"OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[12\] 0 " "Pin \"OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[11\] 0 " "Pin \"OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[10\] 0 " "Pin \"OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[9\] 0 " "Pin \"OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[8\] 0 " "Pin \"OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[7\] 0 " "Pin \"OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[6\] 0 " "Pin \"OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[5\] 0 " "Pin \"OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[4\] 0 " "Pin \"OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[3\] 0 " "Pin \"OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[2\] 0 " "Pin \"OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[1\] 0 " "Pin \"OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[0\] 0 " "Pin \"OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[7\] 0 " "Pin \"U32\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[6\] 0 " "Pin \"U32\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[5\] 0 " "Pin \"U32\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[4\] 0 " "Pin \"U32\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[3\] 0 " "Pin \"U32\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[2\] 0 " "Pin \"U32\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[1\] 0 " "Pin \"U32\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[0\] 0 " "Pin \"U32\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[7\] 0 " "Pin \"U33\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[6\] 0 " "Pin \"U33\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[5\] 0 " "Pin \"U33\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[4\] 0 " "Pin \"U33\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[3\] 0 " "Pin \"U33\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[2\] 0 " "Pin \"U33\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[1\] 0 " "Pin \"U33\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[0\] 0 " "Pin \"U33\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516201693450 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1516201693450 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1516201693588 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1516201693603 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1516201693726 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516201694196 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1516201694316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA Praktikum/Filter/AlleFilter/output_files/AlleFilter.fit.smsg " "Generated suppressed messages file E:/FPGA Praktikum/Filter/AlleFilter/output_files/AlleFilter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1516201694638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1290 " "Peak virtual memory: 1290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1516201696577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 16:08:16 2018 " "Processing ended: Wed Jan 17 16:08:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1516201696577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1516201696577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1516201696577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1516201696577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1516201697983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1516201697989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 16:08:17 2018 " "Processing started: Wed Jan 17 16:08:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1516201697989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1516201697989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AlleFilter -c AlleFilter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AlleFilter -c AlleFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1516201697990 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1516201700201 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1516201700374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1516201701990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 16:08:21 2018 " "Processing ended: Wed Jan 17 16:08:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1516201701990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1516201701990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1516201701990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1516201701990 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1516201702860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1516201703456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1516201703461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 16:08:22 2018 " "Processing started: Wed Jan 17 16:08:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1516201703461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1516201703461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AlleFilter -c AlleFilter " "Command: quartus_sta AlleFilter -c AlleFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1516201703461 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1516201703580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1516201703854 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1516201703917 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1516201703917 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AlleFilter.sdc " "Synopsys Design Constraints File file not found: 'AlleFilter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1516201704276 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1516201704277 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1516201704279 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1516201704279 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1516201704283 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1516201704382 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1516201704459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.306 " "Worst-case setup slack is -3.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201704524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201704524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.306       -42.388 clk  " "   -3.306       -42.388 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201704524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1516201704524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.519 " "Worst-case hold slack is 0.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201704592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201704592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519         0.000 clk  " "    0.519         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201704592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1516201704592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1516201704648 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1516201704711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201704784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201704784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -59.380 clk  " "   -1.380       -59.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201704784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1516201704784 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1516201705094 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1516201705099 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1516201705134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.900 " "Worst-case setup slack is -0.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201705194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201705194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.900        -8.012 clk  " "   -0.900        -8.012 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201705194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1516201705194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.237 " "Worst-case hold slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201705265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201705265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237         0.000 clk  " "    0.237         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201705265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1516201705265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1516201705336 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1516201705411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201705473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201705473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -59.380 clk  " "   -1.380       -59.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1516201705473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1516201705473 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1516201705797 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1516201706005 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1516201706006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1516201706914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 16:08:26 2018 " "Processing ended: Wed Jan 17 16:08:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1516201706914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1516201706914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1516201706914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1516201706914 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1516201708433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1516201708440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 16:08:28 2018 " "Processing started: Wed Jan 17 16:08:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1516201708440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1516201708440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AlleFilter -c AlleFilter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AlleFilter -c AlleFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1516201708441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AlleFilter.vo E:/FPGA Praktikum/Filter/AlleFilter/simulation/modelsim/ simulation " "Generated file AlleFilter.vo in folder \"E:/FPGA Praktikum/Filter/AlleFilter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1516201709174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1516201709549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 16:08:29 2018 " "Processing ended: Wed Jan 17 16:08:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1516201709549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1516201709549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1516201709549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1516201709549 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1516201710376 ""}
