# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../inverter_block.gen/sources_1/ip/c_ctr_16_bit/sim/c_ctr_16_bit.vhd" \
"../../../../../foc_driver/foc_driver.srcs/sources_1/new/pwm_generator.vhd" \
"../../../../inverter_block.srcs/sim_1/new/pwm_generator_tb.vhd" \

# Do not sort compile order
nosort
