$date
	Wed Jan  7 15:50:45 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Full_Adder_tb $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module U1 $end
$var wire 1 " Cout $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 & s $end
$var wire 1 ' c1 $end
$var wire 1 ( c0 $end
$var wire 1 ! S $end
$scope module U1 $end
$var wire 1 ( Cout $end
$var wire 1 & S $end
$var wire 1 # a $end
$var wire 1 $ b $end
$upscope $end
$scope module U2 $end
$var wire 1 ' Cout $end
$var wire 1 ! S $end
$var wire 1 % a $end
$var wire 1 & b $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1!
1%
#2
1&
0%
1$
#3
1"
0!
1'
1%
#4
0"
1!
0'
0%
0$
1#
#5
1"
0!
1'
1%
#6
0'
0&
1(
0%
1$
#7
1!
1%
#8
