[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Wed Jun  1 13:21:22 2022
[*]
[dumpfile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v2/sim-aux-02/dump.vcd"
[dumpfile_mtime] "Wed Jun  1 13:19:41 2022"
[dumpfile_size] 85862
[savefile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v2/sim-aux-02/risc5test.cfg"
[timestart] 0
[size] 1855 1056
[pos] -1 -1
*-15.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] risc5test.
[sst_width] 225
[signals_width] 190
[sst_expanded] 1
[sst_vpaned_height] 320
@200
-Clock & Reset
@28
risc5test.clk
risc5test.rst
@200
-Icache Interface
@28
risc5test.inst_stb
@22
risc5test.inst_addr[23:0]
risc5test.inst_dout[31:0]
@28
risc5test.inst_ack
@200
-Dcache Interface
@28
risc5test.data_stb
risc5test.data_we
@22
risc5test.data_addr[23:0]
risc5test.data_din[31:0]
risc5test.data_dout[31:0]
@28
risc5test.data_ack
@200
-RAM Interface
@28
risc5test.ramctrl_0.ram_stb
risc5test.ramctrl_0.ram_we
@22
risc5test.ramctrl_0.ram_addr[23:2]
risc5test.ramctrl_0.ram_din[31:0]
risc5test.ramctrl_0.ram_dout[31:0]
@28
risc5test.ramctrl_0.ram_ack
@200
-RAMCTRL Internal
@22
risc5test.ramctrl_0.state[2:0]
@28
risc5test.ramctrl_0.inst
[pattern_trace] 1
[pattern_trace] 0
