$comment
	File created using the following command:
		vcd file GATES.msim.vcd -direction
$end
$date
	Thu Dec 23 23:25:03 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module dff_8_vhd_vec_tst $end
$var wire 1 ! CLK $end
$var wire 1 " D [7] $end
$var wire 1 # D [6] $end
$var wire 1 $ D [5] $end
$var wire 1 % D [4] $end
$var wire 1 & D [3] $end
$var wire 1 ' D [2] $end
$var wire 1 ( D [1] $end
$var wire 1 ) D [0] $end
$var wire 1 * Q [7] $end
$var wire 1 + Q [6] $end
$var wire 1 , Q [5] $end
$var wire 1 - Q [4] $end
$var wire 1 . Q [3] $end
$var wire 1 / Q [2] $end
$var wire 1 0 Q [1] $end
$var wire 1 1 Q [0] $end
$var wire 1 2 RST $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var wire 1 6 devoe $end
$var wire 1 7 devclrn $end
$var wire 1 8 devpor $end
$var wire 1 9 ww_devoe $end
$var wire 1 : ww_devclrn $end
$var wire 1 ; ww_devpor $end
$var wire 1 < ww_D [7] $end
$var wire 1 = ww_D [6] $end
$var wire 1 > ww_D [5] $end
$var wire 1 ? ww_D [4] $end
$var wire 1 @ ww_D [3] $end
$var wire 1 A ww_D [2] $end
$var wire 1 B ww_D [1] $end
$var wire 1 C ww_D [0] $end
$var wire 1 D ww_CLK $end
$var wire 1 E ww_RST $end
$var wire 1 F ww_Q [7] $end
$var wire 1 G ww_Q [6] $end
$var wire 1 H ww_Q [5] $end
$var wire 1 I ww_Q [4] $end
$var wire 1 J ww_Q [3] $end
$var wire 1 K ww_Q [2] $end
$var wire 1 L ww_Q [1] $end
$var wire 1 M ww_Q [0] $end
$var wire 1 N \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 O \CLK~input_o\ $end
$var wire 1 P \CLK~inputCLKENA0_outclk\ $end
$var wire 1 Q \D[0]~input_o\ $end
$var wire 1 R \RST~input_o\ $end
$var wire 1 S \Q[0]~reg0_q\ $end
$var wire 1 T \D[1]~input_o\ $end
$var wire 1 U \Q[1]~reg0_q\ $end
$var wire 1 V \D[2]~input_o\ $end
$var wire 1 W \Q[2]~reg0_q\ $end
$var wire 1 X \D[3]~input_o\ $end
$var wire 1 Y \Q[3]~reg0feeder_combout\ $end
$var wire 1 Z \Q[3]~reg0_q\ $end
$var wire 1 [ \D[4]~input_o\ $end
$var wire 1 \ \Q[4]~reg0_q\ $end
$var wire 1 ] \D[5]~input_o\ $end
$var wire 1 ^ \Q[5]~reg0feeder_combout\ $end
$var wire 1 _ \Q[5]~reg0_q\ $end
$var wire 1 ` \D[6]~input_o\ $end
$var wire 1 a \Q[6]~reg0feeder_combout\ $end
$var wire 1 b \Q[6]~reg0_q\ $end
$var wire 1 c \D[7]~input_o\ $end
$var wire 1 d \Q[7]~reg0_q\ $end
$var wire 1 e \ALT_INV_D[6]~input_o\ $end
$var wire 1 f \ALT_INV_D[5]~input_o\ $end
$var wire 1 g \ALT_INV_D[3]~input_o\ $end
$var wire 1 h \ALT_INV_RST~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
02
03
14
x5
16
17
18
19
1:
1;
0D
0E
xN
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
1e
1f
1g
1h
0"
0#
0$
0%
0&
0'
0(
0)
0<
0=
0>
0?
0@
0A
0B
0C
0F
0G
0H
0I
0J
0K
0L
0M
0*
0+
0,
0-
0.
0/
00
01
$end
#20000
1#
1$
1%
1&
1(
1)
1C
1B
1@
1?
1>
1=
1`
1]
1[
1X
1T
1Q
0g
0f
0e
1a
1^
1Y
#40000
1!
1D
1O
1P
1S
1U
1Z
1\
1_
1b
1G
1H
1I
1J
1L
1M
11
10
1.
1-
1,
1+
#80000
0!
0D
0O
0P
#120000
1!
1D
1O
1P
#160000
0!
0D
0O
0P
#200000
1!
1D
1O
1P
#240000
0!
0D
0O
0P
#270000
0#
0(
0)
0C
0B
0=
0`
0T
0Q
1e
0a
#280000
1!
1D
1O
1P
0S
0U
0b
0G
0L
0M
01
00
0+
#320000
0!
0D
0O
0P
#360000
1!
1D
1O
1P
#400000
0!
0D
0O
0P
#440000
1!
1D
1O
1P
#480000
0!
0D
0O
0P
#520000
1!
1D
1O
1P
#530000
0$
0%
0&
1'
1A
0@
0?
0>
0]
0[
0X
1V
1g
1f
0^
0Y
#560000
0!
0D
0O
0P
#600000
1!
1D
1O
1P
1W
0Z
0\
0_
0H
0I
0J
1K
1/
0.
0-
0,
#640000
0!
0D
0O
0P
#680000
1!
1D
1O
1P
#720000
0!
0D
0O
0P
#730000
0'
0A
0V
#750000
1$
1&
1)
1C
1@
1>
1]
1X
1Q
0g
0f
1^
1Y
#760000
1!
1D
1O
1P
1S
0W
1Z
1_
1H
1J
0K
1M
11
0/
1.
1,
#790000
12
1E
1R
0h
0S
0Z
0_
0H
0J
0M
01
0.
0,
#800000
0!
0D
0O
0P
#840000
1!
1D
1O
1P
#880000
0!
0D
0O
0P
#910000
02
0$
0&
0)
0E
0C
0@
0>
0]
0X
0Q
0R
1h
1g
1f
0^
0Y
#920000
1!
1D
1O
1P
#960000
0!
0D
0O
0P
#1000000
