// Seed: 1207384165
module module_0 (
    input wire id_0,
    output wor id_1,
    input wire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wor id_5,
    output wor id_6,
    input uwire id_7,
    input uwire id_8,
    output tri id_9,
    output tri id_10,
    input supply1 id_11,
    output supply1 id_12,
    input supply1 id_13,
    input tri0 id_14,
    output wand id_15,
    output wire id_16,
    input uwire id_17
);
  assign id_1 = 1;
  assign id_6 = id_3;
  wire id_19;
endmodule
module module_1 (
    input logic id_0,
    output supply0 id_1,
    input tri1 id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5
);
  always
  fork
    `define pp_7 0
    `pp_7 <= 1'd0;
    id_5 = 1;
    `pp_7 <= id_0;
    id_5 = 1'b0;
    #1 id_5 = id_4;
    id_1 = 1 >= 1 - id_3;
    id_5 = id_3;
    id_5 = 1;
    `pp_7 <= `pp_7;
    reg id_8;
    id_9(id_2 == {id_2{1}});
    repeat (1)
    for (id_9 = 1'b0; 1; id_1 = id_2) begin
      if ('b0) begin
        if (1) id_8 <= 1;
        id_5 <= 1;
      end
    end
  join
  module_0(
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
