[13:30:33.616] <TB1>     INFO: *** Welcome to pxar ***
[13:30:33.616] <TB1>     INFO: *** Today: 2016/09/28
[13:30:33.623] <TB1>     INFO: *** Version: 47bc-dirty
[13:30:33.623] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C15.dat
[13:30:33.624] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:30:33.624] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//defaultMaskFile.dat
[13:30:33.624] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters_C15.dat
[13:30:33.701] <TB1>     INFO:         clk: 4
[13:30:33.701] <TB1>     INFO:         ctr: 4
[13:30:33.701] <TB1>     INFO:         sda: 19
[13:30:33.701] <TB1>     INFO:         tin: 9
[13:30:33.701] <TB1>     INFO:         level: 15
[13:30:33.701] <TB1>     INFO:         triggerdelay: 0
[13:30:33.701] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:30:33.701] <TB1>     INFO: Log level: DEBUG
[13:30:33.711] <TB1>     INFO: Found DTB DTB_WRECOM
[13:30:33.720] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:30:33.724] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:30:33.726] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:30:35.285] <TB1>     INFO: DUT info: 
[13:30:35.285] <TB1>     INFO: The DUT currently contains the following objects:
[13:30:35.285] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:30:35.285] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:30:35.285] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:30:35.285] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:30:35.285] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.285] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.285] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.285] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.285] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.285] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.285] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.285] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.285] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.285] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.285] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.285] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.285] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.285] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.285] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.285] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:35.286] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:30:35.287] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:30:35.288] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:30:35.289] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:30:35.300] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32112640
[13:30:35.300] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xbfd310
[13:30:35.300] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xb6f770
[13:30:35.300] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f13a5d94010
[13:30:35.300] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f13abfff510
[13:30:35.300] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32178176 fPxarMemory = 0x7f13a5d94010
[13:30:35.301] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 375.4mA
[13:30:35.302] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[13:30:35.302] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 23.2 C
[13:30:35.302] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:30:35.703] <TB1>     INFO: enter 'restricted' command line mode
[13:30:35.703] <TB1>     INFO: enter test to run
[13:30:35.703] <TB1>     INFO:   test: FPIXTest no parameter change
[13:30:35.703] <TB1>     INFO:   running: fpixtest
[13:30:35.703] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:30:35.708] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:30:35.708] <TB1>     INFO: ######################################################################
[13:30:35.708] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:30:35.708] <TB1>     INFO: ######################################################################
[13:30:35.711] <TB1>     INFO: ######################################################################
[13:30:35.711] <TB1>     INFO: PixTestPretest::doTest()
[13:30:35.711] <TB1>     INFO: ######################################################################
[13:30:35.714] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:35.714] <TB1>     INFO:    PixTestPretest::programROC() 
[13:30:35.714] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:53.731] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:30:53.731] <TB1>     INFO: IA differences per ROC:  17.7 18.5 18.5 20.1 17.7 19.3 16.1 19.3 17.7 20.1 19.3 17.7 19.3 19.3 17.7 17.7
[13:30:53.800] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:53.800] <TB1>     INFO:    PixTestPretest::checkIdig() 
[13:30:53.800] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:55.053] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:30:55.555] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:30:56.057] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:30:56.559] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:30:57.060] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:30:57.562] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[13:30:58.064] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:30:58.565] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:30:59.067] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:30:59.569] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:31:00.071] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:31:00.573] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:31:01.074] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:31:01.576] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:31:02.078] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:31:02.579] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:31:02.833] <TB1>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 1.6 2.4 1.6 1.6 2.4 2.4 1.6 2.4 1.6 1.6 1.6 1.6 1.6 
[13:31:02.833] <TB1>     INFO: Test took 9035 ms.
[13:31:02.833] <TB1>     INFO: PixTestPretest::checkIdig() done.
[13:31:02.863] <TB1>     INFO:    ----------------------------------------------------------------------
[13:31:02.863] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:31:02.863] <TB1>     INFO:    ----------------------------------------------------------------------
[13:31:02.966] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[13:31:03.067] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.3188 mA
[13:31:03.168] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  88 Ia 24.7188 mA
[13:31:03.269] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  85 Ia 24.7188 mA
[13:31:03.370] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  82 Ia 23.9188 mA
[13:31:03.471] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.9188 mA
[13:31:03.573] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[13:31:03.673] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  83 Ia 24.7188 mA
[13:31:03.774] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  80 Ia 23.9188 mA
[13:31:03.875] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.7188 mA
[13:31:03.976] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  75 Ia 23.9188 mA
[13:31:04.077] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.3188 mA
[13:31:04.178] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  88 Ia 24.7188 mA
[13:31:04.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  85 Ia 24.7188 mA
[13:31:04.380] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  82 Ia 23.9188 mA
[13:31:04.481] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.9188 mA
[13:31:04.583] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 21.5188 mA
[13:31:04.683] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  93 Ia 24.7188 mA
[13:31:04.784] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  90 Ia 23.1188 mA
[13:31:04.885] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  95 Ia 24.7188 mA
[13:31:04.986] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  92 Ia 23.9188 mA
[13:31:05.088] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.9188 mA
[13:31:05.189] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.3188 mA
[13:31:05.290] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  88 Ia 23.9188 mA
[13:31:05.392] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.7188 mA
[13:31:05.493] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  75 Ia 23.9188 mA
[13:31:05.595] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.9188 mA
[13:31:05.696] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.3188 mA
[13:31:05.798] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  88 Ia 24.7188 mA
[13:31:05.898] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  85 Ia 24.7188 mA
[13:31:05.999] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  82 Ia 23.9188 mA
[13:31:06.101] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.7188 mA
[13:31:06.202] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  75 Ia 23.1188 mA
[13:31:06.302] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 24.7188 mA
[13:31:06.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  77 Ia 23.9188 mA
[13:31:06.504] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.9188 mA
[13:31:06.606] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.3188 mA
[13:31:06.707] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  88 Ia 24.7188 mA
[13:31:06.807] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  85 Ia 23.9188 mA
[13:31:06.909] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[13:31:07.009] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  83 Ia 24.7188 mA
[13:31:07.111] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  80 Ia 23.9188 mA
[13:31:07.138] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  82
[13:31:07.138] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[13:31:07.138] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  80
[13:31:07.138] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  75
[13:31:07.139] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  82
[13:31:07.139] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[13:31:07.139] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  92
[13:31:07.139] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[13:31:07.139] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  88
[13:31:07.139] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  75
[13:31:07.139] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  78
[13:31:07.140] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  82
[13:31:07.140] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  77
[13:31:07.140] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[13:31:07.140] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  85
[13:31:07.140] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[13:31:08.966] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[13:31:08.966] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  20.1  20.1  20.1  20.1  19.3  20.1  20.1  19.3  19.3  19.3  20.1  20.1  19.3
[13:31:08.000] <TB1>     INFO:    ----------------------------------------------------------------------
[13:31:08.000] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:31:08.000] <TB1>     INFO:    ----------------------------------------------------------------------
[13:31:09.135] <TB1>     INFO: Expecting 231680 events.
[13:31:17.212] <TB1>     INFO: 231680 events read in total (7359ms).
[13:31:17.368] <TB1>     INFO: Test took 8365ms.
[13:31:17.569] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 104 and Delta(CalDel) = 57
[13:31:17.573] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 104 and Delta(CalDel) = 60
[13:31:17.576] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:31:17.579] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 97 and Delta(CalDel) = 64
[13:31:17.583] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 75 and Delta(CalDel) = 65
[13:31:17.587] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 58
[13:31:17.590] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 78 and Delta(CalDel) = 60
[13:31:17.594] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 87 and Delta(CalDel) = 62
[13:31:17.597] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 100 and Delta(CalDel) = 61
[13:31:17.601] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 86 and Delta(CalDel) = 68
[13:31:17.605] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 116 and Delta(CalDel) = 58
[13:31:17.608] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 107 and Delta(CalDel) = 61
[13:31:17.612] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 82 and Delta(CalDel) = 68
[13:31:17.616] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 86 and Delta(CalDel) = 58
[13:31:17.620] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 97 and Delta(CalDel) = 56
[13:31:17.623] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:31:17.664] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:31:17.698] <TB1>     INFO:    ----------------------------------------------------------------------
[13:31:17.698] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:31:17.698] <TB1>     INFO:    ----------------------------------------------------------------------
[13:31:17.834] <TB1>     INFO: Expecting 231680 events.
[13:31:25.900] <TB1>     INFO: 231680 events read in total (7352ms).
[13:31:25.905] <TB1>     INFO: Test took 8203ms.
[13:31:25.929] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[13:31:26.243] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30.5
[13:31:26.247] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[13:31:26.250] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 158 +/- 32
[13:31:26.254] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 166 +/- 33
[13:31:26.257] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29
[13:31:26.261] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29.5
[13:31:26.265] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[13:31:26.268] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31
[13:31:26.272] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 175 +/- 33
[13:31:26.276] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 28.5
[13:31:26.280] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[13:31:26.284] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 174 +/- 32.5
[13:31:26.288] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[13:31:26.292] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 29.5
[13:31:26.296] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 30
[13:31:26.332] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:31:26.332] <TB1>     INFO: CalDel:      126   130   132   158   166   115   120   139   130   175   117   129   174   123   113   110
[13:31:26.332] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:31:26.336] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C0.dat
[13:31:26.336] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C1.dat
[13:31:26.336] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C2.dat
[13:31:26.336] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C3.dat
[13:31:26.337] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C4.dat
[13:31:26.337] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C5.dat
[13:31:26.337] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C6.dat
[13:31:26.337] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C7.dat
[13:31:26.337] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C8.dat
[13:31:26.337] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C9.dat
[13:31:26.337] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C10.dat
[13:31:26.337] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C11.dat
[13:31:26.338] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C12.dat
[13:31:26.338] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C13.dat
[13:31:26.338] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C14.dat
[13:31:26.338] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C15.dat
[13:31:26.338] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:31:26.338] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:31:26.338] <TB1>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[13:31:26.338] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:31:26.430] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:31:26.430] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:31:26.430] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:31:26.430] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:31:26.432] <TB1>     INFO: ######################################################################
[13:31:26.432] <TB1>     INFO: PixTestTiming::doTest()
[13:31:26.432] <TB1>     INFO: ######################################################################
[13:31:26.432] <TB1>     INFO:    ----------------------------------------------------------------------
[13:31:26.432] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:31:26.433] <TB1>     INFO:    ----------------------------------------------------------------------
[13:31:26.433] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:31:27.950] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:31:30.224] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:31:32.496] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:31:34.769] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:31:37.041] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:31:39.314] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:31:41.587] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:31:43.860] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:32:07.554] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:32:09.074] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:32:10.593] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:32:12.112] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:32:13.631] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:32:15.151] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:32:16.670] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:32:18.190] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:32:41.918] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:32:43.438] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:32:44.958] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:32:46.477] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:32:48.373] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:32:49.893] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:32:51.413] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:32:52.933] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:33:13.683] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:33:15.390] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:33:16.911] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:33:18.807] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:33:21.082] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:33:33.449] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:33:34.969] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:33:36.490] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:33:43.369] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:33:44.889] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:33:46.409] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:33:47.929] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:33:54.432] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:33:55.952] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:33:57.472] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:33:58.992] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:34:06.817] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:34:09.090] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:34:11.363] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:34:13.636] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:34:19.213] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:34:21.487] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:34:23.760] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:34:26.033] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:34:34.031] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:34:36.305] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:34:38.577] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:34:40.850] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:34:47.165] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:34:49.438] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:34:51.711] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:34:53.984] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:35:01.791] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:35:04.065] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:35:06.338] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:35:08.611] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:35:15.696] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:35:17.969] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:35:20.243] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:35:22.516] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:35:24.035] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:35:26.308] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:35:28.582] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:35:30.855] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:35:33.128] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:35:35.401] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:35:37.674] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:35:39.948] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:35:42.684] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:35:44.958] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:35:47.230] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:35:49.504] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:35:51.211] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:35:53.484] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:35:55.757] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:35:58.031] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:36:01.128] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:36:03.400] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:36:04.919] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:36:07.193] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:36:08.712] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:36:10.985] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:36:13.258] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:36:15.532] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:36:27.019] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:36:28.540] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:36:30.060] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:36:31.581] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:36:33.291] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:36:34.811] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:36:36.331] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:36:37.851] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:36:47.717] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:36:49.237] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:36:50.758] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:36:52.280] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:37:05.228] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:37:06.750] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:37:08.270] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:37:09.791] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:37:18.270] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:37:20.543] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:37:22.817] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:37:25.090] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:37:38.250] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:37:40.523] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:37:42.796] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:37:45.069] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:38:13.240] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:38:15.513] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:38:17.786] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:38:20.059] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:38:26.468] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:38:28.740] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:38:31.014] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:38:33.286] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:38:43.707] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:38:45.980] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:38:48.253] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:38:50.527] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:38:53.550] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:38:55.824] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:38:58.096] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:39:00.754] <TB1>     INFO: TBM Phase Settings: 200
[13:39:00.755] <TB1>     INFO: 400MHz Phase: 2
[13:39:00.755] <TB1>     INFO: 160MHz Phase: 6
[13:39:00.755] <TB1>     INFO: Functional Phase Area: 3
[13:39:00.758] <TB1>     INFO: Test took 454326 ms.
[13:39:00.758] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:39:00.758] <TB1>     INFO:    ----------------------------------------------------------------------
[13:39:00.758] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:39:00.758] <TB1>     INFO:    ----------------------------------------------------------------------
[13:39:00.758] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:39:01.899] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:39:03.419] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:39:04.943] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:39:06.470] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:39:07.990] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:39:09.510] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:39:11.406] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:39:12.926] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:39:14.445] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:39:15.965] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:39:17.485] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:39:19.005] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:39:20.525] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:39:22.045] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:39:24.317] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:39:25.837] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:39:27.356] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:39:29.630] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:39:31.903] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:39:34.176] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:39:36.449] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:39:38.722] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:39:40.806] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:39:42.325] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:39:43.846] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:39:46.119] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:39:48.392] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:39:50.666] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:39:52.938] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:39:55.211] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:39:57.296] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:39:58.815] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:40:00.336] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:40:02.609] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:40:04.883] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:40:07.156] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:40:09.429] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:40:11.701] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:40:13.785] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:40:15.305] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:40:16.824] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:40:18.344] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:40:19.864] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:40:21.384] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:40:22.903] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:40:24.422] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:40:26.506] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:40:28.025] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:40:29.546] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:40:31.065] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:40:32.585] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:40:34.106] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:40:35.626] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:40:37.146] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:40:39.418] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:40:40.939] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:40:42.459] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:40:43.982] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:40:45.500] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:40:47.020] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:40:48.540] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:40:50.060] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:40:52.144] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:40:54.046] <TB1>     INFO: ROC Delay Settings: 219
[13:40:54.046] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:40:54.046] <TB1>     INFO: ROC Port 0 Delay: 3
[13:40:54.046] <TB1>     INFO: ROC Port 1 Delay: 3
[13:40:54.046] <TB1>     INFO: Functional ROC Area: 3
[13:40:54.048] <TB1>     INFO: Test took 113290 ms.
[13:40:54.048] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:40:54.049] <TB1>     INFO:    ----------------------------------------------------------------------
[13:40:54.049] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:40:54.049] <TB1>     INFO:    ----------------------------------------------------------------------
[13:40:55.188] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4078 4079 4078 4078 4079 4078 4078 4078 e062 c000 a101 80b1 4078 4078 4078 4078 4078 4078 4078 4078 e062 c000 
[13:40:55.188] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4079 4079 4079 4079 4079 4079 4078 4079 e022 c000 a102 80c0 4078 4078 4079 4079 4078 4079 4078 4078 e022 c000 
[13:40:55.188] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4079 4078 4079 4079 4078 4079 4079 4079 e022 c000 a103 8000 4079 4079 4079 4079 4079 4079 4079 4079 e022 c000 
[13:40:55.188] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:41:09.262] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:09.262] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:41:23.155] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:23.155] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:41:37.130] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:37.130] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:41:51.076] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:51.076] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:42:04.896] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:04.896] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:42:18.871] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:18.871] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:42:32.813] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:32.813] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:42:46.647] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:46.647] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:43:00.598] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:00.598] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:43:14.512] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:14.896] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:14.909] <TB1>     INFO: Decoding statistics:
[13:43:14.909] <TB1>     INFO:   General information:
[13:43:14.909] <TB1>     INFO: 	 16bit words read:         240000000
[13:43:14.909] <TB1>     INFO: 	 valid events total:       20000000
[13:43:14.909] <TB1>     INFO: 	 empty events:             20000000
[13:43:14.909] <TB1>     INFO: 	 valid events with pixels: 0
[13:43:14.909] <TB1>     INFO: 	 valid pixel hits:         0
[13:43:14.909] <TB1>     INFO:   Event errors: 	           0
[13:43:14.909] <TB1>     INFO: 	 start marker:             0
[13:43:14.909] <TB1>     INFO: 	 stop marker:              0
[13:43:14.909] <TB1>     INFO: 	 overflow:                 0
[13:43:14.909] <TB1>     INFO: 	 invalid 5bit words:       0
[13:43:14.909] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:43:14.909] <TB1>     INFO:   TBM errors: 		           0
[13:43:14.909] <TB1>     INFO: 	 flawed TBM headers:       0
[13:43:14.909] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:43:14.909] <TB1>     INFO: 	 event ID mismatches:      0
[13:43:14.909] <TB1>     INFO:   ROC errors: 		           0
[13:43:14.910] <TB1>     INFO: 	 missing ROC header(s):    0
[13:43:14.910] <TB1>     INFO: 	 misplaced readback start: 0
[13:43:14.910] <TB1>     INFO:   Pixel decoding errors:	   0
[13:43:14.910] <TB1>     INFO: 	 pixel data incomplete:    0
[13:43:14.910] <TB1>     INFO: 	 pixel address:            0
[13:43:14.910] <TB1>     INFO: 	 pulse height fill bit:    0
[13:43:14.910] <TB1>     INFO: 	 buffer corruption:        0
[13:43:14.910] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:14.910] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:43:14.910] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:14.910] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:14.910] <TB1>     INFO:    Read back bit status: 1
[13:43:14.910] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:14.910] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:14.910] <TB1>     INFO:    Timings are good!
[13:43:14.910] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:14.910] <TB1>     INFO: Test took 140861 ms.
[13:43:14.910] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:43:14.921] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:43:14.921] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:43:14.921] <TB1>     INFO: PixTestTiming::doTest took 708491 ms.
[13:43:14.921] <TB1>     INFO: PixTestTiming::doTest() done
[13:43:14.921] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:43:14.921] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:43:14.921] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:43:14.921] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:43:14.922] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:43:14.922] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:43:14.922] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:43:15.261] <TB1>     INFO: ######################################################################
[13:43:15.261] <TB1>     INFO: PixTestAlive::doTest()
[13:43:15.261] <TB1>     INFO: ######################################################################
[13:43:15.265] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:15.265] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:43:15.265] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:15.266] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:43:15.615] <TB1>     INFO: Expecting 41600 events.
[13:43:19.727] <TB1>     INFO: 41600 events read in total (3397ms).
[13:43:19.728] <TB1>     INFO: Test took 4462ms.
[13:43:19.736] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:19.736] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:43:19.736] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:43:20.111] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:43:20.111] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
[13:43:20.111] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
[13:43:20.118] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:20.118] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:43:20.118] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:20.123] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:43:20.472] <TB1>     INFO: Expecting 41600 events.
[13:43:23.438] <TB1>     INFO: 41600 events read in total (2251ms).
[13:43:23.438] <TB1>     INFO: Test took 3315ms.
[13:43:23.439] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:23.439] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:43:23.439] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:43:23.440] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:43:23.840] <TB1>     INFO: PixTestAlive::maskTest() done
[13:43:23.840] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:43:23.843] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:23.843] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:43:23.843] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:23.844] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:43:24.187] <TB1>     INFO: Expecting 41600 events.
[13:43:28.193] <TB1>     INFO: 41600 events read in total (3292ms).
[13:43:28.193] <TB1>     INFO: Test took 4349ms.
[13:43:28.201] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:28.201] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:43:28.201] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:43:28.579] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:43:28.579] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:43:28.579] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:43:28.579] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:43:28.587] <TB1>     INFO: ######################################################################
[13:43:28.587] <TB1>     INFO: PixTestTrim::doTest()
[13:43:28.587] <TB1>     INFO: ######################################################################
[13:43:28.590] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:28.590] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:43:28.590] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:28.666] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:43:28.666] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:43:28.683] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:28.683] <TB1>     INFO:     run 1 of 1
[13:43:28.683] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:29.026] <TB1>     INFO: Expecting 5025280 events.
[13:44:14.034] <TB1>     INFO: 1411024 events read in total (44294ms).
[13:44:57.685] <TB1>     INFO: 2804328 events read in total (87945ms).
[13:45:41.580] <TB1>     INFO: 4205968 events read in total (131840ms).
[13:46:07.272] <TB1>     INFO: 5025280 events read in total (157532ms).
[13:46:07.311] <TB1>     INFO: Test took 158628ms.
[13:46:07.368] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:07.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:08.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:10.257] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:11.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:12.975] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:14.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:15.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:16.990] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:18.338] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:19.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:21.026] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:22.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:23.752] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:25.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:26.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:27.766] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:29.125] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231882752
[13:46:29.130] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.182 minThrLimit = 101.161 minThrNLimit = 123.401 -> result = 101.182 -> 101
[13:46:29.130] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7637 minThrLimit = 97.7595 minThrNLimit = 124.78 -> result = 97.7637 -> 97
[13:46:29.131] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.979 minThrLimit = 100.927 minThrNLimit = 122.23 -> result = 100.979 -> 100
[13:46:29.131] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6788 minThrLimit = 99.6705 minThrNLimit = 122.821 -> result = 99.6788 -> 99
[13:46:29.132] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.1308 minThrLimit = 81.1275 minThrNLimit = 101.578 -> result = 81.1308 -> 81
[13:46:29.132] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.144 minThrLimit = 105.123 minThrNLimit = 132.967 -> result = 105.144 -> 105
[13:46:29.132] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8196 minThrLimit = 92.8139 minThrNLimit = 113.46 -> result = 92.8196 -> 92
[13:46:29.133] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8738 minThrLimit = 92.8724 minThrNLimit = 116.714 -> result = 92.8738 -> 92
[13:46:29.133] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.65 minThrLimit = 103.649 minThrNLimit = 126.522 -> result = 103.65 -> 103
[13:46:29.134] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2569 minThrLimit = 91.2558 minThrNLimit = 109.589 -> result = 91.2569 -> 91
[13:46:29.134] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.37 minThrLimit = 106.325 minThrNLimit = 132.502 -> result = 106.37 -> 106
[13:46:29.135] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7214 minThrLimit = 92.6863 minThrNLimit = 112.054 -> result = 92.7214 -> 92
[13:46:29.135] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4298 minThrLimit = 87.3052 minThrNLimit = 104.403 -> result = 87.4298 -> 87
[13:46:29.135] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7907 minThrLimit = 92.7676 minThrNLimit = 117.963 -> result = 92.7907 -> 92
[13:46:29.136] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.963 minThrLimit = 103.917 minThrNLimit = 129.364 -> result = 103.963 -> 103
[13:46:29.136] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5716 minThrLimit = 98.5506 minThrNLimit = 120.898 -> result = 98.5716 -> 98
[13:46:29.136] <TB1>     INFO: ROC 0 VthrComp = 101
[13:46:29.136] <TB1>     INFO: ROC 1 VthrComp = 97
[13:46:29.136] <TB1>     INFO: ROC 2 VthrComp = 100
[13:46:29.136] <TB1>     INFO: ROC 3 VthrComp = 99
[13:46:29.136] <TB1>     INFO: ROC 4 VthrComp = 81
[13:46:29.136] <TB1>     INFO: ROC 5 VthrComp = 105
[13:46:29.137] <TB1>     INFO: ROC 6 VthrComp = 92
[13:46:29.137] <TB1>     INFO: ROC 7 VthrComp = 92
[13:46:29.137] <TB1>     INFO: ROC 8 VthrComp = 103
[13:46:29.137] <TB1>     INFO: ROC 9 VthrComp = 91
[13:46:29.137] <TB1>     INFO: ROC 10 VthrComp = 106
[13:46:29.137] <TB1>     INFO: ROC 11 VthrComp = 92
[13:46:29.137] <TB1>     INFO: ROC 12 VthrComp = 87
[13:46:29.137] <TB1>     INFO: ROC 13 VthrComp = 92
[13:46:29.137] <TB1>     INFO: ROC 14 VthrComp = 103
[13:46:29.137] <TB1>     INFO: ROC 15 VthrComp = 98
[13:46:29.137] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:46:29.137] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:46:29.149] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:29.149] <TB1>     INFO:     run 1 of 1
[13:46:29.149] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:29.492] <TB1>     INFO: Expecting 5025280 events.
[13:47:05.186] <TB1>     INFO: 887288 events read in total (34979ms).
[13:47:40.190] <TB1>     INFO: 1773136 events read in total (69983ms).
[13:48:13.839] <TB1>     INFO: 2658192 events read in total (103632ms).
[13:48:48.925] <TB1>     INFO: 3533920 events read in total (138718ms).
[13:49:23.989] <TB1>     INFO: 4404208 events read in total (173782ms).
[13:49:49.111] <TB1>     INFO: 5025280 events read in total (198904ms).
[13:49:49.183] <TB1>     INFO: Test took 200033ms.
[13:49:49.359] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:49.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:51.303] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:52.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:54.464] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:56.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:57.609] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:59.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:00.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:02.332] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:03.922] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:05.550] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:07.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:08.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:10.487] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:12.115] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:13.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:15.415] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311701504
[13:50:15.418] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 60.5062 for pixel 8/79 mean/min/max = 45.8735/31.185/60.5619
[13:50:15.419] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.1031 for pixel 0/79 mean/min/max = 44.5861/32.4532/56.719
[13:50:15.419] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.163 for pixel 6/0 mean/min/max = 45.7385/32.2855/59.1916
[13:50:15.419] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.225 for pixel 0/54 mean/min/max = 43.9469/32.3331/55.5608
[13:50:15.420] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.5654 for pixel 21/9 mean/min/max = 44.2585/32.8138/55.7031
[13:50:15.420] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.1132 for pixel 0/44 mean/min/max = 45.9405/34.6997/57.1814
[13:50:15.420] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.1366 for pixel 11/2 mean/min/max = 46.5433/33.9487/59.138
[13:50:15.421] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.3955 for pixel 1/19 mean/min/max = 44.9014/35.2129/54.59
[13:50:15.421] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.6444 for pixel 24/76 mean/min/max = 43.8693/32.0407/55.6979
[13:50:15.421] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.6104 for pixel 2/3 mean/min/max = 46.7188/33.7694/59.6682
[13:50:15.422] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.521 for pixel 0/3 mean/min/max = 46.6148/34.6088/58.6208
[13:50:15.422] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.9716 for pixel 25/9 mean/min/max = 47.0807/33.1447/61.0168
[13:50:15.422] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.3068 for pixel 17/5 mean/min/max = 45.9079/31.4381/60.3777
[13:50:15.423] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.7388 for pixel 16/11 mean/min/max = 45.5494/33.3039/57.7948
[13:50:15.423] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.8262 for pixel 0/0 mean/min/max = 45.3377/32.7391/57.9364
[13:50:15.423] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.1047 for pixel 0/6 mean/min/max = 44.6195/32.1159/57.1231
[13:50:15.424] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:50:15.555] <TB1>     INFO: Expecting 411648 events.
[13:50:23.176] <TB1>     INFO: 411648 events read in total (6906ms).
[13:50:23.183] <TB1>     INFO: Expecting 411648 events.
[13:50:30.659] <TB1>     INFO: 411648 events read in total (6814ms).
[13:50:30.667] <TB1>     INFO: Expecting 411648 events.
[13:50:38.159] <TB1>     INFO: 411648 events read in total (6827ms).
[13:50:38.169] <TB1>     INFO: Expecting 411648 events.
[13:50:45.620] <TB1>     INFO: 411648 events read in total (6787ms).
[13:50:45.632] <TB1>     INFO: Expecting 411648 events.
[13:50:53.174] <TB1>     INFO: 411648 events read in total (6874ms).
[13:50:53.188] <TB1>     INFO: Expecting 411648 events.
[13:51:00.699] <TB1>     INFO: 411648 events read in total (6854ms).
[13:51:00.716] <TB1>     INFO: Expecting 411648 events.
[13:51:08.304] <TB1>     INFO: 411648 events read in total (6935ms).
[13:51:08.325] <TB1>     INFO: Expecting 411648 events.
[13:51:15.853] <TB1>     INFO: 411648 events read in total (6879ms).
[13:51:15.874] <TB1>     INFO: Expecting 411648 events.
[13:51:23.427] <TB1>     INFO: 411648 events read in total (6904ms).
[13:51:23.452] <TB1>     INFO: Expecting 411648 events.
[13:51:31.044] <TB1>     INFO: 411648 events read in total (6944ms).
[13:51:31.070] <TB1>     INFO: Expecting 411648 events.
[13:51:38.574] <TB1>     INFO: 411648 events read in total (6855ms).
[13:51:38.603] <TB1>     INFO: Expecting 411648 events.
[13:51:46.151] <TB1>     INFO: 411648 events read in total (6904ms).
[13:51:46.183] <TB1>     INFO: Expecting 411648 events.
[13:51:53.661] <TB1>     INFO: 411648 events read in total (6840ms).
[13:51:53.695] <TB1>     INFO: Expecting 411648 events.
[13:52:01.275] <TB1>     INFO: 411648 events read in total (6936ms).
[13:52:01.311] <TB1>     INFO: Expecting 411648 events.
[13:52:08.840] <TB1>     INFO: 411648 events read in total (6897ms).
[13:52:08.879] <TB1>     INFO: Expecting 411648 events.
[13:52:16.476] <TB1>     INFO: 411648 events read in total (6965ms).
[13:52:16.516] <TB1>     INFO: Test took 121092ms.
[13:52:17.009] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3507 < 35 for itrim = 118; old thr = 33.8377 ... break
[13:52:17.037] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0594 < 35 for itrim = 89; old thr = 34.0708 ... break
[13:52:17.067] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 95; old thr = 34.2582 ... break
[13:52:17.090] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0407 < 35 for itrim+1 = 79; old thr = 34.8901 ... break
[13:52:17.123] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1539 < 35 for itrim = 94; old thr = 34.1114 ... break
[13:52:17.154] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2512 < 35 for itrim = 100; old thr = 33.94 ... break
[13:52:17.188] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5661 < 35 for itrim = 105; old thr = 33.7872 ... break
[13:52:17.225] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1013 < 35 for itrim+1 = 97; old thr = 34.9301 ... break
[13:52:17.259] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2611 < 35 for itrim = 94; old thr = 33.7519 ... break
[13:52:17.288] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7119 < 35 for itrim+1 = 103; old thr = 34.4408 ... break
[13:52:17.319] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2491 < 35 for itrim+1 = 97; old thr = 34.8712 ... break
[13:52:17.356] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1211 < 35 for itrim = 113; old thr = 32.9803 ... break
[13:52:17.385] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2117 < 35 for itrim = 98; old thr = 34.1955 ... break
[13:52:17.426] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.084 < 35 for itrim = 111; old thr = 33.0237 ... break
[13:52:17.457] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3262 < 35 for itrim = 102; old thr = 34.1389 ... break
[13:52:17.488] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6329 < 35 for itrim = 96; old thr = 33.4214 ... break
[13:52:17.564] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:52:17.574] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:52:17.574] <TB1>     INFO:     run 1 of 1
[13:52:17.574] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:17.916] <TB1>     INFO: Expecting 5025280 events.
[13:52:53.284] <TB1>     INFO: 871792 events read in total (34653ms).
[13:53:28.032] <TB1>     INFO: 1742944 events read in total (69401ms).
[13:54:02.678] <TB1>     INFO: 2613968 events read in total (104047ms).
[13:54:36.950] <TB1>     INFO: 3473848 events read in total (138319ms).
[13:55:11.662] <TB1>     INFO: 4328664 events read in total (173031ms).
[13:55:39.924] <TB1>     INFO: 5025280 events read in total (201293ms).
[13:55:40.002] <TB1>     INFO: Test took 202428ms.
[13:55:40.191] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:40.567] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:42.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:43.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:45.240] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:46.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:48.322] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:49.883] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:51.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:52.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:54.489] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:56.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:57.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:59.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:00.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:02.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:03.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:05.458] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290148352
[13:56:05.459] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.014074 .. 50.326820
[13:56:05.533] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[13:56:05.543] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:05.543] <TB1>     INFO:     run 1 of 1
[13:56:05.543] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:05.886] <TB1>     INFO: Expecting 1996800 events.
[13:56:46.822] <TB1>     INFO: 1156232 events read in total (40221ms).
[13:57:15.961] <TB1>     INFO: 1996800 events read in total (69360ms).
[13:57:15.979] <TB1>     INFO: Test took 70436ms.
[13:57:16.019] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:16.108] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:17.108] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:18.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:19.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:20.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:21.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:22.129] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:23.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:24.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:25.131] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:26.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:27.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:28.138] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:29.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:30.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:31.134] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:32.137] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304050176
[13:57:32.219] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.564567 .. 44.816956
[13:57:32.298] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:57:32.308] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:32.308] <TB1>     INFO:     run 1 of 1
[13:57:32.308] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:32.658] <TB1>     INFO: Expecting 1664000 events.
[13:58:13.613] <TB1>     INFO: 1179936 events read in total (40239ms).
[13:58:30.689] <TB1>     INFO: 1664000 events read in total (57315ms).
[13:58:30.702] <TB1>     INFO: Test took 58394ms.
[13:58:30.735] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:30.809] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:31.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:32.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:33.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:34.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:35.837] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:36.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:37.833] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:38.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:39.833] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:40.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:41.829] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:42.820] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:43.815] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:44.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:45.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:46.823] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262680576
[13:58:46.906] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.758677 .. 42.337732
[13:58:46.981] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:58:46.992] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:46.992] <TB1>     INFO:     run 1 of 1
[13:58:46.992] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:47.338] <TB1>     INFO: Expecting 1431040 events.
[13:59:28.205] <TB1>     INFO: 1163640 events read in total (40151ms).
[13:59:37.646] <TB1>     INFO: 1431040 events read in total (49592ms).
[13:59:37.662] <TB1>     INFO: Test took 50670ms.
[13:59:37.693] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:37.757] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:38.693] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:39.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:40.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:41.505] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:42.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:43.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:44.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:45.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:46.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:47.146] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:48.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:49.034] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:49.975] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:51.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:52.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:53.481] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335593472
[13:59:53.619] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.907336 .. 42.337732
[13:59:53.739] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:59:53.750] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:59:53.750] <TB1>     INFO:     run 1 of 1
[13:59:53.750] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:54.182] <TB1>     INFO: Expecting 1364480 events.
[14:00:34.480] <TB1>     INFO: 1146112 events read in total (39583ms).
[14:00:42.604] <TB1>     INFO: 1364480 events read in total (47707ms).
[14:00:42.617] <TB1>     INFO: Test took 48867ms.
[14:00:42.646] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:42.712] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:43.647] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:44.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:45.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:46.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:47.384] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:48.317] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:49.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:50.183] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:51.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:52.047] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:52.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:53.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:54.832] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:55.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:56.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:57.636] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335593472
[14:00:57.720] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:00:57.720] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:00:57.731] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:57.731] <TB1>     INFO:     run 1 of 1
[14:00:57.731] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:58.080] <TB1>     INFO: Expecting 1364480 events.
[14:01:37.979] <TB1>     INFO: 1076376 events read in total (39184ms).
[14:01:48.595] <TB1>     INFO: 1364480 events read in total (49800ms).
[14:01:48.615] <TB1>     INFO: Test took 50885ms.
[14:01:48.654] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:48.728] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:49.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:50.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:51.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:52.857] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:53.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:54.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:55.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:56.824] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:57.789] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:58.750] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:59.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:00.684] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:01.646] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:02.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:03.586] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:04.660] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361861120
[14:02:04.714] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C0.dat
[14:02:04.716] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C1.dat
[14:02:04.717] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C2.dat
[14:02:04.719] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C3.dat
[14:02:04.721] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C4.dat
[14:02:04.722] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C5.dat
[14:02:04.723] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C6.dat
[14:02:04.724] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C7.dat
[14:02:04.725] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C8.dat
[14:02:04.726] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C9.dat
[14:02:04.726] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C10.dat
[14:02:04.727] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C11.dat
[14:02:04.728] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C12.dat
[14:02:04.729] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C13.dat
[14:02:04.729] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C14.dat
[14:02:04.730] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C15.dat
[14:02:04.731] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C0.dat
[14:02:04.743] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C1.dat
[14:02:04.754] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C2.dat
[14:02:04.765] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C3.dat
[14:02:04.773] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C4.dat
[14:02:04.780] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C5.dat
[14:02:04.787] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C6.dat
[14:02:04.794] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C7.dat
[14:02:04.801] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C8.dat
[14:02:04.808] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C9.dat
[14:02:04.815] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C10.dat
[14:02:04.822] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C11.dat
[14:02:04.829] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C12.dat
[14:02:04.836] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C13.dat
[14:02:04.843] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C14.dat
[14:02:04.850] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C15.dat
[14:02:04.857] <TB1>     INFO: PixTestTrim::trimTest() done
[14:02:04.857] <TB1>     INFO: vtrim:     118  89  95  79  94 100 105  97  94 103  97 113  98 111 102  96 
[14:02:04.857] <TB1>     INFO: vthrcomp:  101  97 100  99  81 105  92  92 103  91 106  92  87  92 103  98 
[14:02:04.857] <TB1>     INFO: vcal mean:  34.98  34.98  34.95  35.01  35.02  35.01  35.01  35.02  34.96  34.98  35.03  34.97  34.97  34.99  34.99  34.98 
[14:02:04.857] <TB1>     INFO: vcal RMS:    0.93   0.79   0.84   0.82   0.81   0.81   0.82   0.77   0.85   0.88   0.96   0.88   0.95   0.81   0.84   0.80 
[14:02:04.857] <TB1>     INFO: bits mean:   9.74   9.12   9.27   8.87  10.04   8.69   9.11   9.66  10.12   9.34   8.32   9.04   9.90   9.45   9.11   9.43 
[14:02:04.857] <TB1>     INFO: bits RMS:    2.69   2.93   2.70   3.10   2.45   2.65   2.55   2.25   2.51   2.54   2.74   2.61   2.54   2.57   2.86   2.85 
[14:02:04.867] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:04.867] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:02:04.867] <TB1>     INFO:    ----------------------------------------------------------------------
[14:02:04.870] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:02:04.870] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:02:04.881] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:02:04.881] <TB1>     INFO:     run 1 of 1
[14:02:04.881] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:05.224] <TB1>     INFO: Expecting 4160000 events.
[14:02:52.561] <TB1>     INFO: 1171390 events read in total (46622ms).
[14:03:37.523] <TB1>     INFO: 2327680 events read in total (91585ms).
[14:04:23.300] <TB1>     INFO: 3467360 events read in total (137361ms).
[14:04:52.117] <TB1>     INFO: 4160000 events read in total (166178ms).
[14:04:52.169] <TB1>     INFO: Test took 167287ms.
[14:04:52.286] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:52.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:54.412] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:56.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:58.216] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:00.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:02.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:03.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:05.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:07.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:09.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:11.482] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:13.370] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:15.283] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:17.211] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:19.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:21.145] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:23.164] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386519040
[14:05:23.165] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:05:23.242] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:05:23.243] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:05:23.253] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:05:23.253] <TB1>     INFO:     run 1 of 1
[14:05:23.253] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:23.598] <TB1>     INFO: Expecting 3473600 events.
[14:06:12.219] <TB1>     INFO: 1235770 events read in total (47905ms).
[14:06:59.848] <TB1>     INFO: 2448090 events read in total (95535ms).
[14:07:39.992] <TB1>     INFO: 3473600 events read in total (135678ms).
[14:07:40.031] <TB1>     INFO: Test took 136778ms.
[14:07:40.126] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:40.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:41.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:43.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:45.431] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:47.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:48.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:50.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:52.289] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:54.026] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:55.954] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:58.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:00.116] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:02.199] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:04.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:06.410] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:08.152] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:09.910] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386519040
[14:08:09.911] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:08:09.986] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:08:09.986] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:08:09.996] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:08:09.996] <TB1>     INFO:     run 1 of 1
[14:08:09.996] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:10.338] <TB1>     INFO: Expecting 3224000 events.
[14:09:00.901] <TB1>     INFO: 1297155 events read in total (49848ms).
[14:09:49.771] <TB1>     INFO: 2562910 events read in total (98718ms).
[14:10:15.518] <TB1>     INFO: 3224000 events read in total (124465ms).
[14:10:15.550] <TB1>     INFO: Test took 125555ms.
[14:10:15.619] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:15.751] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:17.344] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:18.948] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:20.546] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:22.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:23.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:25.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:27.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:28.714] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:30.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:31.931] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:33.505] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:35.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:36.762] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:38.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:40.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:41.636] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386519040
[14:10:41.637] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:10:41.799] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:10:41.799] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:10:41.813] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:10:41.813] <TB1>     INFO:     run 1 of 1
[14:10:41.813] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:42.178] <TB1>     INFO: Expecting 3224000 events.
[14:11:32.167] <TB1>     INFO: 1295895 events read in total (49274ms).
[14:12:20.476] <TB1>     INFO: 2561360 events read in total (97583ms).
[14:12:45.852] <TB1>     INFO: 3224000 events read in total (122959ms).
[14:12:45.887] <TB1>     INFO: Test took 124074ms.
[14:12:45.955] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:46.086] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:47.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:49.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:50.880] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:52.464] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:54.135] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:55.728] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:57.332] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:58.987] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:00.572] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:02.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:03.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:05.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:06.981] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:08.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:10.225] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:11.843] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386519040
[14:13:11.844] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:13:11.920] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:13:11.920] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:13:11.930] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:13:11.930] <TB1>     INFO:     run 1 of 1
[14:13:11.930] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:12.273] <TB1>     INFO: Expecting 3203200 events.
[14:14:01.963] <TB1>     INFO: 1301805 events read in total (48975ms).
[14:14:51.144] <TB1>     INFO: 2571865 events read in total (98156ms).
[14:15:15.781] <TB1>     INFO: 3203200 events read in total (122794ms).
[14:15:15.816] <TB1>     INFO: Test took 123886ms.
[14:15:15.884] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:16.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:17.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:19.215] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:20.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:22.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:24.072] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:25.666] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:27.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:28.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:30.522] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:32.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:33.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:35.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:37.005] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:38.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:40.356] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:42.016] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386519040
[14:15:42.017] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.349, thr difference RMS: 1.48916
[14:15:42.017] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.88624, thr difference RMS: 1.6308
[14:15:42.017] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.8822, thr difference RMS: 1.44897
[14:15:42.018] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.79901, thr difference RMS: 1.96195
[14:15:42.018] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.9285, thr difference RMS: 1.43615
[14:15:42.018] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.94422, thr difference RMS: 1.45127
[14:15:42.018] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.35259, thr difference RMS: 1.80924
[14:15:42.018] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.63482, thr difference RMS: 1.50189
[14:15:42.019] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.6429, thr difference RMS: 1.26786
[14:15:42.019] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.29548, thr difference RMS: 1.72344
[14:15:42.019] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 12.0715, thr difference RMS: 1.35041
[14:15:42.019] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.39033, thr difference RMS: 1.61994
[14:15:42.020] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.83946, thr difference RMS: 1.78015
[14:15:42.020] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.66106, thr difference RMS: 1.5522
[14:15:42.020] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.76354, thr difference RMS: 1.38464
[14:15:42.020] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.09562, thr difference RMS: 1.75436
[14:15:42.020] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.34488, thr difference RMS: 1.51398
[14:15:42.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.90706, thr difference RMS: 1.64671
[14:15:42.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 11.0749, thr difference RMS: 1.4757
[14:15:42.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.72772, thr difference RMS: 2.08233
[14:15:42.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.00998, thr difference RMS: 1.42126
[14:15:42.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.9264, thr difference RMS: 1.44056
[14:15:42.022] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.28834, thr difference RMS: 1.80904
[14:15:42.022] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.61557, thr difference RMS: 1.48333
[14:15:42.022] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.6714, thr difference RMS: 1.25787
[14:15:42.022] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.26144, thr difference RMS: 1.71361
[14:15:42.022] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 11.9814, thr difference RMS: 1.32751
[14:15:42.023] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.36909, thr difference RMS: 1.58926
[14:15:42.023] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.95163, thr difference RMS: 1.83731
[14:15:42.023] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.71601, thr difference RMS: 1.54418
[14:15:42.023] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.74451, thr difference RMS: 1.35999
[14:15:42.023] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.05154, thr difference RMS: 1.7563
[14:15:42.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.40441, thr difference RMS: 1.51088
[14:15:42.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.02216, thr difference RMS: 1.63199
[14:15:42.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 11.2475, thr difference RMS: 1.47657
[14:15:42.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.78995, thr difference RMS: 2.24041
[14:15:42.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.08006, thr difference RMS: 1.45061
[14:15:42.025] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.0303, thr difference RMS: 1.45534
[14:15:42.025] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.31641, thr difference RMS: 1.80767
[14:15:42.025] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.79818, thr difference RMS: 1.4577
[14:15:42.025] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.7645, thr difference RMS: 1.24505
[14:15:42.025] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.34561, thr difference RMS: 1.72213
[14:15:42.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.9923, thr difference RMS: 1.31819
[14:15:42.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.37044, thr difference RMS: 1.60547
[14:15:42.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.99961, thr difference RMS: 1.80109
[14:15:42.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.78492, thr difference RMS: 1.54493
[14:15:42.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.80737, thr difference RMS: 1.39222
[14:15:42.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.06968, thr difference RMS: 1.72572
[14:15:42.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.50944, thr difference RMS: 1.51637
[14:15:42.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.00582, thr difference RMS: 1.62597
[14:15:42.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.2869, thr difference RMS: 1.51404
[14:15:42.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.69717, thr difference RMS: 2.26156
[14:15:42.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.0702, thr difference RMS: 1.42609
[14:15:42.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.97371, thr difference RMS: 1.44259
[14:15:42.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.3279, thr difference RMS: 1.8042
[14:15:42.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.90648, thr difference RMS: 1.45211
[14:15:42.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.9554, thr difference RMS: 1.24452
[14:15:42.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.29106, thr difference RMS: 1.7265
[14:15:42.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 11.937, thr difference RMS: 1.328
[14:15:42.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.48192, thr difference RMS: 1.61691
[14:15:42.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.96484, thr difference RMS: 1.84731
[14:15:42.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.85979, thr difference RMS: 1.53697
[14:15:42.030] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.78382, thr difference RMS: 1.36601
[14:15:42.030] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.19103, thr difference RMS: 1.73601
[14:15:42.134] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:15:42.137] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1933 seconds
[14:15:42.137] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:15:42.851] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:15:42.851] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:15:42.854] <TB1>     INFO: ######################################################################
[14:15:42.855] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:15:42.855] <TB1>     INFO: ######################################################################
[14:15:42.855] <TB1>     INFO:    ----------------------------------------------------------------------
[14:15:42.855] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:15:42.855] <TB1>     INFO:    ----------------------------------------------------------------------
[14:15:42.855] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:15:42.865] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:15:42.865] <TB1>     INFO:     run 1 of 1
[14:15:42.865] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:43.208] <TB1>     INFO: Expecting 59072000 events.
[14:16:11.713] <TB1>     INFO: 1072400 events read in total (27790ms).
[14:16:39.055] <TB1>     INFO: 2140800 events read in total (55132ms).
[14:17:07.278] <TB1>     INFO: 3210200 events read in total (83355ms).
[14:17:35.374] <TB1>     INFO: 4283000 events read in total (111451ms).
[14:18:03.494] <TB1>     INFO: 5351600 events read in total (139571ms).
[14:18:31.725] <TB1>     INFO: 6422600 events read in total (167803ms).
[14:18:59.957] <TB1>     INFO: 7493000 events read in total (196034ms).
[14:19:27.615] <TB1>     INFO: 8561400 events read in total (223692ms).
[14:19:55.652] <TB1>     INFO: 9632000 events read in total (251729ms).
[14:20:23.562] <TB1>     INFO: 10702000 events read in total (279639ms).
[14:20:52.058] <TB1>     INFO: 11770400 events read in total (308135ms).
[14:21:20.354] <TB1>     INFO: 12842400 events read in total (336431ms).
[14:21:48.446] <TB1>     INFO: 13912400 events read in total (364523ms).
[14:22:16.890] <TB1>     INFO: 14981600 events read in total (392967ms).
[14:22:45.113] <TB1>     INFO: 16053600 events read in total (421190ms).
[14:23:13.146] <TB1>     INFO: 17122600 events read in total (449223ms).
[14:23:41.567] <TB1>     INFO: 18192400 events read in total (477644ms).
[14:24:09.554] <TB1>     INFO: 19263600 events read in total (505631ms).
[14:24:37.938] <TB1>     INFO: 20332200 events read in total (534015ms).
[14:25:06.429] <TB1>     INFO: 21403000 events read in total (562506ms).
[14:25:34.828] <TB1>     INFO: 22473600 events read in total (590905ms).
[14:26:03.262] <TB1>     INFO: 23542600 events read in total (619339ms).
[14:26:31.719] <TB1>     INFO: 24615400 events read in total (647796ms).
[14:27:00.276] <TB1>     INFO: 25684000 events read in total (676353ms).
[14:27:28.775] <TB1>     INFO: 26752800 events read in total (704852ms).
[14:27:57.298] <TB1>     INFO: 27825600 events read in total (733375ms).
[14:28:25.833] <TB1>     INFO: 28894800 events read in total (761910ms).
[14:28:54.322] <TB1>     INFO: 29965200 events read in total (790399ms).
[14:29:22.974] <TB1>     INFO: 31036400 events read in total (819051ms).
[14:29:51.444] <TB1>     INFO: 32105000 events read in total (847521ms).
[14:30:19.984] <TB1>     INFO: 33176200 events read in total (876061ms).
[14:30:48.567] <TB1>     INFO: 34246000 events read in total (904644ms).
[14:31:17.158] <TB1>     INFO: 35314800 events read in total (933235ms).
[14:31:45.682] <TB1>     INFO: 36387000 events read in total (961759ms).
[14:32:14.183] <TB1>     INFO: 37456200 events read in total (990260ms).
[14:32:42.687] <TB1>     INFO: 38525800 events read in total (1018764ms).
[14:33:11.374] <TB1>     INFO: 39598000 events read in total (1047451ms).
[14:33:39.877] <TB1>     INFO: 40666600 events read in total (1075954ms).
[14:34:08.478] <TB1>     INFO: 41736600 events read in total (1104555ms).
[14:34:37.079] <TB1>     INFO: 42807400 events read in total (1133157ms).
[14:35:05.522] <TB1>     INFO: 43875200 events read in total (1161599ms).
[14:35:34.089] <TB1>     INFO: 44943800 events read in total (1190166ms).
[14:36:02.666] <TB1>     INFO: 46015600 events read in total (1218743ms).
[14:36:31.190] <TB1>     INFO: 47083800 events read in total (1247267ms).
[14:36:59.732] <TB1>     INFO: 48152000 events read in total (1275809ms).
[14:37:28.330] <TB1>     INFO: 49224000 events read in total (1304407ms).
[14:37:56.923] <TB1>     INFO: 50291600 events read in total (1333000ms).
[14:38:25.567] <TB1>     INFO: 51359800 events read in total (1361644ms).
[14:38:54.121] <TB1>     INFO: 52429400 events read in total (1390198ms).
[14:39:22.813] <TB1>     INFO: 53500200 events read in total (1418890ms).
[14:39:51.479] <TB1>     INFO: 54568000 events read in total (1447556ms).
[14:40:19.659] <TB1>     INFO: 55636000 events read in total (1475736ms).
[14:40:47.931] <TB1>     INFO: 56708000 events read in total (1504008ms).
[14:41:16.162] <TB1>     INFO: 57775800 events read in total (1532239ms).
[14:41:44.490] <TB1>     INFO: 58844200 events read in total (1560567ms).
[14:41:50.759] <TB1>     INFO: 59072000 events read in total (1566836ms).
[14:41:50.778] <TB1>     INFO: Test took 1567913ms.
[14:41:50.840] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:50.968] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:50.968] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:52.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:52.118] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:53.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:53.267] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:54.432] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:54.432] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:55.600] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:55.600] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:56.753] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:56.753] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:57.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:57.921] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:59.069] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:59.069] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:00.225] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:00.225] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:01.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:01.400] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:02.571] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:02.571] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:03.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:03.744] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:04.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:04.921] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:06.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:06.092] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:07.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:07.280] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:08.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:08.439] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:42:09.612] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 449712128
[14:42:09.644] <TB1>     INFO: PixTestScurves::scurves() done 
[14:42:09.644] <TB1>     INFO: Vcal mean:  35.17  35.08  35.04  35.09  35.10  35.09  35.14  35.08  35.11  35.06  35.17  35.12  35.10  35.05  35.11  35.07 
[14:42:09.644] <TB1>     INFO: Vcal RMS:    0.80   0.64   0.71   0.68   0.68   0.67   0.70   0.64   0.73   0.73   0.85   0.75   0.81   0.69   0.68   0.69 
[14:42:09.644] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:42:09.720] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:42:09.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:42:09.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:42:09.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:42:09.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:42:09.720] <TB1>     INFO: ######################################################################
[14:42:09.720] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:42:09.720] <TB1>     INFO: ######################################################################
[14:42:09.724] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:42:10.073] <TB1>     INFO: Expecting 41600 events.
[14:42:14.164] <TB1>     INFO: 41600 events read in total (3369ms).
[14:42:14.165] <TB1>     INFO: Test took 4441ms.
[14:42:14.173] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:14.173] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:42:14.173] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:42:14.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 24, 77] has eff 0/10
[14:42:14.179] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 24, 77]
[14:42:14.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:42:14.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:42:14.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:42:14.182] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:42:14.521] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:42:14.865] <TB1>     INFO: Expecting 41600 events.
[14:42:18.994] <TB1>     INFO: 41600 events read in total (3415ms).
[14:42:18.994] <TB1>     INFO: Test took 4473ms.
[14:42:19.002] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:19.002] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:42:19.002] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:42:19.007] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.022
[14:42:19.007] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 166
[14:42:19.007] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.037
[14:42:19.007] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,15] phvalue 178
[14:42:19.007] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.095
[14:42:19.007] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 171
[14:42:19.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.877
[14:42:19.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 176
[14:42:19.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.945
[14:42:19.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[14:42:19.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.719
[14:42:19.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[14:42:19.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.075
[14:42:19.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,5] phvalue 175
[14:42:19.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.9
[14:42:19.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[14:42:19.008] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.148
[14:42:19.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 168
[14:42:19.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.499
[14:42:19.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,10] phvalue 164
[14:42:19.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 152.236
[14:42:19.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 152
[14:42:19.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.159
[14:42:19.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [7 ,5] phvalue 180
[14:42:19.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.256
[14:42:19.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[14:42:19.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.197
[14:42:19.009] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[14:42:19.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 158.045
[14:42:19.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 158
[14:42:19.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.589
[14:42:19.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,17] phvalue 167
[14:42:19.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:42:19.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:42:19.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:42:19.094] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:42:19.437] <TB1>     INFO: Expecting 41600 events.
[14:42:23.579] <TB1>     INFO: 41600 events read in total (3427ms).
[14:42:23.580] <TB1>     INFO: Test took 4486ms.
[14:42:23.588] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:23.588] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:42:23.588] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:42:23.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:42:23.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 45minph_roc = 14
[14:42:23.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.3073
[14:42:23.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 53
[14:42:23.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.2296
[14:42:23.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,67] phvalue 71
[14:42:23.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.6924
[14:42:23.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,61] phvalue 51
[14:42:23.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.7258
[14:42:23.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 83
[14:42:23.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9956
[14:42:23.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,60] phvalue 78
[14:42:23.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.7031
[14:42:23.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 57
[14:42:23.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3479
[14:42:23.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 69
[14:42:23.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4365
[14:42:23.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 70
[14:42:23.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.7007
[14:42:23.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 63
[14:42:23.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.1905
[14:42:23.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 64
[14:42:23.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.1252
[14:42:23.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 52
[14:42:23.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.2214
[14:42:23.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 82
[14:42:23.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.3824
[14:42:23.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 60
[14:42:23.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8815
[14:42:23.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 72
[14:42:23.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 48.2899
[14:42:23.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 48
[14:42:23.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.6244
[14:42:23.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 67
[14:42:23.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[14:42:23.001] <TB1>     INFO: Expecting 2560 events.
[14:42:24.958] <TB1>     INFO: 2560 events read in total (242ms).
[14:42:24.958] <TB1>     INFO: Test took 1361ms.
[14:42:24.959] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:24.959] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 67, 1 1
[14:42:25.466] <TB1>     INFO: Expecting 2560 events.
[14:42:26.424] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:26.424] <TB1>     INFO: Test took 1465ms.
[14:42:26.426] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:26.426] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 61, 2 2
[14:42:26.934] <TB1>     INFO: Expecting 2560 events.
[14:42:27.892] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:27.893] <TB1>     INFO: Test took 1467ms.
[14:42:27.893] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:27.893] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 3 3
[14:42:28.401] <TB1>     INFO: Expecting 2560 events.
[14:42:29.359] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:29.359] <TB1>     INFO: Test took 1466ms.
[14:42:29.359] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:29.359] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 60, 4 4
[14:42:29.867] <TB1>     INFO: Expecting 2560 events.
[14:42:30.824] <TB1>     INFO: 2560 events read in total (242ms).
[14:42:30.825] <TB1>     INFO: Test took 1466ms.
[14:42:30.825] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:30.825] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 5 5
[14:42:31.332] <TB1>     INFO: Expecting 2560 events.
[14:42:32.290] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:32.290] <TB1>     INFO: Test took 1465ms.
[14:42:32.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:32.290] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 6 6
[14:42:32.798] <TB1>     INFO: Expecting 2560 events.
[14:42:33.755] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:33.755] <TB1>     INFO: Test took 1464ms.
[14:42:33.755] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:33.756] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 7 7
[14:42:34.263] <TB1>     INFO: Expecting 2560 events.
[14:42:35.218] <TB1>     INFO: 2560 events read in total (241ms).
[14:42:35.219] <TB1>     INFO: Test took 1463ms.
[14:42:35.219] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:35.219] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 8 8
[14:42:35.726] <TB1>     INFO: Expecting 2560 events.
[14:42:36.684] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:36.684] <TB1>     INFO: Test took 1465ms.
[14:42:36.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:36.684] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 9 9
[14:42:37.191] <TB1>     INFO: Expecting 2560 events.
[14:42:38.149] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:38.149] <TB1>     INFO: Test took 1465ms.
[14:42:38.149] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:38.149] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[14:42:38.656] <TB1>     INFO: Expecting 2560 events.
[14:42:39.612] <TB1>     INFO: 2560 events read in total (241ms).
[14:42:39.613] <TB1>     INFO: Test took 1464ms.
[14:42:39.613] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:39.613] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:42:40.121] <TB1>     INFO: Expecting 2560 events.
[14:42:41.078] <TB1>     INFO: 2560 events read in total (242ms).
[14:42:41.079] <TB1>     INFO: Test took 1466ms.
[14:42:41.080] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:41.080] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 12 12
[14:42:41.586] <TB1>     INFO: Expecting 2560 events.
[14:42:42.544] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:42.545] <TB1>     INFO: Test took 1465ms.
[14:42:42.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:42.545] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 13 13
[14:42:43.052] <TB1>     INFO: Expecting 2560 events.
[14:42:44.009] <TB1>     INFO: 2560 events read in total (242ms).
[14:42:44.009] <TB1>     INFO: Test took 1464ms.
[14:42:44.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:44.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 14 14
[14:42:44.517] <TB1>     INFO: Expecting 2560 events.
[14:42:45.475] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:45.476] <TB1>     INFO: Test took 1466ms.
[14:42:45.476] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:45.477] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 15 15
[14:42:45.983] <TB1>     INFO: Expecting 2560 events.
[14:42:46.941] <TB1>     INFO: 2560 events read in total (244ms).
[14:42:46.942] <TB1>     INFO: Test took 1465ms.
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC4
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:42:46.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:42:46.945] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:47.451] <TB1>     INFO: Expecting 655360 events.
[14:42:59.141] <TB1>     INFO: 655360 events read in total (10975ms).
[14:42:59.152] <TB1>     INFO: Expecting 655360 events.
[14:43:10.702] <TB1>     INFO: 655360 events read in total (11000ms).
[14:43:10.719] <TB1>     INFO: Expecting 655360 events.
[14:43:22.291] <TB1>     INFO: 655360 events read in total (11015ms).
[14:43:22.313] <TB1>     INFO: Expecting 655360 events.
[14:43:33.888] <TB1>     INFO: 655360 events read in total (11025ms).
[14:43:33.914] <TB1>     INFO: Expecting 655360 events.
[14:43:45.468] <TB1>     INFO: 655360 events read in total (11009ms).
[14:43:45.498] <TB1>     INFO: Expecting 655360 events.
[14:43:57.101] <TB1>     INFO: 655360 events read in total (11064ms).
[14:43:57.135] <TB1>     INFO: Expecting 655360 events.
[14:44:08.705] <TB1>     INFO: 655360 events read in total (11035ms).
[14:44:08.747] <TB1>     INFO: Expecting 655360 events.
[14:44:20.255] <TB1>     INFO: 655360 events read in total (10980ms).
[14:44:20.301] <TB1>     INFO: Expecting 655360 events.
[14:44:31.872] <TB1>     INFO: 655360 events read in total (11044ms).
[14:44:31.920] <TB1>     INFO: Expecting 655360 events.
[14:44:43.551] <TB1>     INFO: 655360 events read in total (11104ms).
[14:44:43.605] <TB1>     INFO: Expecting 655360 events.
[14:44:55.203] <TB1>     INFO: 655360 events read in total (11071ms).
[14:44:55.262] <TB1>     INFO: Expecting 655360 events.
[14:45:06.840] <TB1>     INFO: 655360 events read in total (11051ms).
[14:45:06.903] <TB1>     INFO: Expecting 655360 events.
[14:45:18.459] <TB1>     INFO: 655360 events read in total (11029ms).
[14:45:18.527] <TB1>     INFO: Expecting 655360 events.
[14:45:30.165] <TB1>     INFO: 655360 events read in total (11111ms).
[14:45:30.236] <TB1>     INFO: Expecting 655360 events.
[14:45:41.631] <TB1>     INFO: 655360 events read in total (10869ms).
[14:45:41.708] <TB1>     INFO: Expecting 655360 events.
[14:45:53.186] <TB1>     INFO: 655360 events read in total (10951ms).
[14:45:53.267] <TB1>     INFO: Test took 186322ms.
[14:45:53.360] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:53.667] <TB1>     INFO: Expecting 655360 events.
[14:46:05.411] <TB1>     INFO: 655360 events read in total (11029ms).
[14:46:05.422] <TB1>     INFO: Expecting 655360 events.
[14:46:16.956] <TB1>     INFO: 655360 events read in total (10978ms).
[14:46:16.972] <TB1>     INFO: Expecting 655360 events.
[14:46:28.451] <TB1>     INFO: 655360 events read in total (10926ms).
[14:46:28.472] <TB1>     INFO: Expecting 655360 events.
[14:46:40.075] <TB1>     INFO: 655360 events read in total (11049ms).
[14:46:40.100] <TB1>     INFO: Expecting 655360 events.
[14:46:51.599] <TB1>     INFO: 655360 events read in total (10955ms).
[14:46:51.627] <TB1>     INFO: Expecting 655360 events.
[14:47:03.268] <TB1>     INFO: 655360 events read in total (11100ms).
[14:47:03.301] <TB1>     INFO: Expecting 655360 events.
[14:47:14.777] <TB1>     INFO: 655360 events read in total (10943ms).
[14:47:14.819] <TB1>     INFO: Expecting 655360 events.
[14:47:26.297] <TB1>     INFO: 655360 events read in total (10951ms).
[14:47:26.341] <TB1>     INFO: Expecting 655360 events.
[14:47:37.937] <TB1>     INFO: 655360 events read in total (11064ms).
[14:47:37.984] <TB1>     INFO: Expecting 655360 events.
[14:47:49.564] <TB1>     INFO: 655360 events read in total (11054ms).
[14:47:49.614] <TB1>     INFO: Expecting 655360 events.
[14:48:01.266] <TB1>     INFO: 655360 events read in total (11125ms).
[14:48:01.320] <TB1>     INFO: Expecting 655360 events.
[14:48:12.838] <TB1>     INFO: 655360 events read in total (10991ms).
[14:48:12.896] <TB1>     INFO: Expecting 655360 events.
[14:48:24.427] <TB1>     INFO: 655360 events read in total (11005ms).
[14:48:24.488] <TB1>     INFO: Expecting 655360 events.
[14:48:36.014] <TB1>     INFO: 655360 events read in total (10999ms).
[14:48:36.080] <TB1>     INFO: Expecting 655360 events.
[14:48:47.639] <TB1>     INFO: 655360 events read in total (11033ms).
[14:48:47.710] <TB1>     INFO: Expecting 655360 events.
[14:48:59.394] <TB1>     INFO: 655360 events read in total (11158ms).
[14:48:59.472] <TB1>     INFO: Test took 186112ms.
[14:48:59.645] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.646] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:48:59.646] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.646] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:48:59.646] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.646] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:48:59.647] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.647] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:48:59.647] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.647] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:48:59.647] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.648] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:48:59.648] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.648] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:48:59.648] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.648] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:48:59.648] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:48:59.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:48:59.649] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:48:59.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:48:59.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:48:59.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:48:59.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:48:59.651] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:59.652] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:48:59.652] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.658] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:48:59.666] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:48:59.672] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:48:59.679] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:48:59.686] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:48:59.693] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.700] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.706] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.713] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.720] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.726] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.733] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.740] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:48:59.747] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:48:59.754] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:48:59.760] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.767] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.774] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.781] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.787] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.794] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:48:59.801] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.808] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.815] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:59.822] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:48:59.849] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C0.dat
[14:48:59.850] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C1.dat
[14:48:59.850] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C2.dat
[14:48:59.850] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C3.dat
[14:48:59.850] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C4.dat
[14:48:59.850] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C5.dat
[14:48:59.875] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C6.dat
[14:48:59.875] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C7.dat
[14:48:59.875] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C8.dat
[14:48:59.875] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C9.dat
[14:48:59.875] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C10.dat
[14:48:59.875] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C11.dat
[14:48:59.875] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C12.dat
[14:48:59.875] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C13.dat
[14:48:59.876] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C14.dat
[14:48:59.876] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C15.dat
[14:49:00.221] <TB1>     INFO: Expecting 41600 events.
[14:49:04.039] <TB1>     INFO: 41600 events read in total (3101ms).
[14:49:04.040] <TB1>     INFO: Test took 4162ms.
[14:49:04.695] <TB1>     INFO: Expecting 41600 events.
[14:49:08.510] <TB1>     INFO: 41600 events read in total (3100ms).
[14:49:08.511] <TB1>     INFO: Test took 4169ms.
[14:49:09.158] <TB1>     INFO: Expecting 41600 events.
[14:49:12.986] <TB1>     INFO: 41600 events read in total (3113ms).
[14:49:12.986] <TB1>     INFO: Test took 4171ms.
[14:49:13.287] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:13.419] <TB1>     INFO: Expecting 2560 events.
[14:49:14.377] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:14.377] <TB1>     INFO: Test took 1090ms.
[14:49:14.379] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:14.885] <TB1>     INFO: Expecting 2560 events.
[14:49:15.843] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:15.844] <TB1>     INFO: Test took 1465ms.
[14:49:15.845] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:16.352] <TB1>     INFO: Expecting 2560 events.
[14:49:17.310] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:17.310] <TB1>     INFO: Test took 1465ms.
[14:49:17.313] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:17.819] <TB1>     INFO: Expecting 2560 events.
[14:49:18.777] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:18.777] <TB1>     INFO: Test took 1464ms.
[14:49:18.779] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:19.285] <TB1>     INFO: Expecting 2560 events.
[14:49:20.244] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:20.245] <TB1>     INFO: Test took 1466ms.
[14:49:20.247] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:20.753] <TB1>     INFO: Expecting 2560 events.
[14:49:21.711] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:21.711] <TB1>     INFO: Test took 1464ms.
[14:49:21.713] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:22.220] <TB1>     INFO: Expecting 2560 events.
[14:49:23.179] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:23.180] <TB1>     INFO: Test took 1467ms.
[14:49:23.182] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:23.688] <TB1>     INFO: Expecting 2560 events.
[14:49:24.647] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:24.647] <TB1>     INFO: Test took 1465ms.
[14:49:24.650] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:25.156] <TB1>     INFO: Expecting 2560 events.
[14:49:26.114] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:26.114] <TB1>     INFO: Test took 1464ms.
[14:49:26.116] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:26.623] <TB1>     INFO: Expecting 2560 events.
[14:49:27.580] <TB1>     INFO: 2560 events read in total (242ms).
[14:49:27.580] <TB1>     INFO: Test took 1465ms.
[14:49:27.583] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:28.089] <TB1>     INFO: Expecting 2560 events.
[14:49:29.046] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:29.047] <TB1>     INFO: Test took 1464ms.
[14:49:29.049] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:29.555] <TB1>     INFO: Expecting 2560 events.
[14:49:30.513] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:30.514] <TB1>     INFO: Test took 1465ms.
[14:49:30.515] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:31.021] <TB1>     INFO: Expecting 2560 events.
[14:49:31.980] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:31.980] <TB1>     INFO: Test took 1465ms.
[14:49:31.982] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:32.489] <TB1>     INFO: Expecting 2560 events.
[14:49:33.447] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:33.447] <TB1>     INFO: Test took 1465ms.
[14:49:33.449] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:33.956] <TB1>     INFO: Expecting 2560 events.
[14:49:34.914] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:34.914] <TB1>     INFO: Test took 1465ms.
[14:49:34.916] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:35.422] <TB1>     INFO: Expecting 2560 events.
[14:49:36.380] <TB1>     INFO: 2560 events read in total (242ms).
[14:49:36.380] <TB1>     INFO: Test took 1464ms.
[14:49:36.382] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:36.889] <TB1>     INFO: Expecting 2560 events.
[14:49:37.847] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:37.847] <TB1>     INFO: Test took 1465ms.
[14:49:37.849] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:38.355] <TB1>     INFO: Expecting 2560 events.
[14:49:39.313] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:39.313] <TB1>     INFO: Test took 1465ms.
[14:49:39.316] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:39.822] <TB1>     INFO: Expecting 2560 events.
[14:49:40.780] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:40.781] <TB1>     INFO: Test took 1465ms.
[14:49:40.783] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:41.289] <TB1>     INFO: Expecting 2560 events.
[14:49:42.247] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:42.248] <TB1>     INFO: Test took 1466ms.
[14:49:42.250] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:42.756] <TB1>     INFO: Expecting 2560 events.
[14:49:43.715] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:43.715] <TB1>     INFO: Test took 1465ms.
[14:49:43.718] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:44.224] <TB1>     INFO: Expecting 2560 events.
[14:49:45.181] <TB1>     INFO: 2560 events read in total (242ms).
[14:49:45.181] <TB1>     INFO: Test took 1463ms.
[14:49:45.183] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:45.690] <TB1>     INFO: Expecting 2560 events.
[14:49:46.650] <TB1>     INFO: 2560 events read in total (245ms).
[14:49:46.650] <TB1>     INFO: Test took 1467ms.
[14:49:46.652] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:47.159] <TB1>     INFO: Expecting 2560 events.
[14:49:48.116] <TB1>     INFO: 2560 events read in total (242ms).
[14:49:48.116] <TB1>     INFO: Test took 1464ms.
[14:49:48.119] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:48.625] <TB1>     INFO: Expecting 2560 events.
[14:49:49.583] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:49.584] <TB1>     INFO: Test took 1465ms.
[14:49:49.588] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:50.092] <TB1>     INFO: Expecting 2560 events.
[14:49:51.051] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:51.052] <TB1>     INFO: Test took 1464ms.
[14:49:51.054] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:51.560] <TB1>     INFO: Expecting 2560 events.
[14:49:52.519] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:52.520] <TB1>     INFO: Test took 1466ms.
[14:49:52.521] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:53.028] <TB1>     INFO: Expecting 2560 events.
[14:49:53.988] <TB1>     INFO: 2560 events read in total (245ms).
[14:49:53.988] <TB1>     INFO: Test took 1467ms.
[14:49:53.991] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:54.496] <TB1>     INFO: Expecting 2560 events.
[14:49:55.453] <TB1>     INFO: 2560 events read in total (242ms).
[14:49:55.454] <TB1>     INFO: Test took 1463ms.
[14:49:55.456] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:55.962] <TB1>     INFO: Expecting 2560 events.
[14:49:56.921] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:56.921] <TB1>     INFO: Test took 1465ms.
[14:49:56.923] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:57.430] <TB1>     INFO: Expecting 2560 events.
[14:49:58.389] <TB1>     INFO: 2560 events read in total (245ms).
[14:49:58.389] <TB1>     INFO: Test took 1466ms.
[14:49:58.392] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:58.898] <TB1>     INFO: Expecting 2560 events.
[14:49:59.857] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:59.857] <TB1>     INFO: Test took 1466ms.
[14:50:00.870] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[14:50:00.870] <TB1>     INFO: PH scale (per ROC):    80  80  81  68  70  76  78  80  75  67  65  70  63  75  76  73
[14:50:00.870] <TB1>     INFO: PH offset (per ROC):  191 175 190 173 175 190 179 176 186 189 205 174 195 177 197 181
[14:50:01.041] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:50:01.044] <TB1>     INFO: ######################################################################
[14:50:01.044] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:50:01.044] <TB1>     INFO: ######################################################################
[14:50:01.044] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:50:01.055] <TB1>     INFO: scanning low vcal = 10
[14:50:01.404] <TB1>     INFO: Expecting 41600 events.
[14:50:05.117] <TB1>     INFO: 41600 events read in total (2999ms).
[14:50:05.117] <TB1>     INFO: Test took 4062ms.
[14:50:05.119] <TB1>     INFO: scanning low vcal = 20
[14:50:05.626] <TB1>     INFO: Expecting 41600 events.
[14:50:09.323] <TB1>     INFO: 41600 events read in total (2982ms).
[14:50:09.324] <TB1>     INFO: Test took 4205ms.
[14:50:09.325] <TB1>     INFO: scanning low vcal = 30
[14:50:09.832] <TB1>     INFO: Expecting 41600 events.
[14:50:13.563] <TB1>     INFO: 41600 events read in total (3016ms).
[14:50:13.563] <TB1>     INFO: Test took 4237ms.
[14:50:13.565] <TB1>     INFO: scanning low vcal = 40
[14:50:14.070] <TB1>     INFO: Expecting 41600 events.
[14:50:18.271] <TB1>     INFO: 41600 events read in total (3487ms).
[14:50:18.272] <TB1>     INFO: Test took 4707ms.
[14:50:18.275] <TB1>     INFO: scanning low vcal = 50
[14:50:18.695] <TB1>     INFO: Expecting 41600 events.
[14:50:23.002] <TB1>     INFO: 41600 events read in total (3593ms).
[14:50:23.003] <TB1>     INFO: Test took 4728ms.
[14:50:23.007] <TB1>     INFO: scanning low vcal = 60
[14:50:23.426] <TB1>     INFO: Expecting 41600 events.
[14:50:27.751] <TB1>     INFO: 41600 events read in total (3610ms).
[14:50:27.753] <TB1>     INFO: Test took 4746ms.
[14:50:27.758] <TB1>     INFO: scanning low vcal = 70
[14:50:28.165] <TB1>     INFO: Expecting 41600 events.
[14:50:32.405] <TB1>     INFO: 41600 events read in total (3525ms).
[14:50:32.406] <TB1>     INFO: Test took 4648ms.
[14:50:32.410] <TB1>     INFO: scanning low vcal = 80
[14:50:32.821] <TB1>     INFO: Expecting 41600 events.
[14:50:37.116] <TB1>     INFO: 41600 events read in total (3580ms).
[14:50:37.116] <TB1>     INFO: Test took 4705ms.
[14:50:37.120] <TB1>     INFO: scanning low vcal = 90
[14:50:37.536] <TB1>     INFO: Expecting 41600 events.
[14:50:41.794] <TB1>     INFO: 41600 events read in total (3543ms).
[14:50:41.795] <TB1>     INFO: Test took 4675ms.
[14:50:41.800] <TB1>     INFO: scanning low vcal = 100
[14:50:42.214] <TB1>     INFO: Expecting 41600 events.
[14:50:46.595] <TB1>     INFO: 41600 events read in total (3666ms).
[14:50:46.596] <TB1>     INFO: Test took 4796ms.
[14:50:46.606] <TB1>     INFO: scanning low vcal = 110
[14:50:47.015] <TB1>     INFO: Expecting 41600 events.
[14:50:51.254] <TB1>     INFO: 41600 events read in total (3523ms).
[14:50:51.255] <TB1>     INFO: Test took 4649ms.
[14:50:51.258] <TB1>     INFO: scanning low vcal = 120
[14:50:51.676] <TB1>     INFO: Expecting 41600 events.
[14:50:55.929] <TB1>     INFO: 41600 events read in total (3538ms).
[14:50:55.929] <TB1>     INFO: Test took 4671ms.
[14:50:55.932] <TB1>     INFO: scanning low vcal = 130
[14:50:56.353] <TB1>     INFO: Expecting 41600 events.
[14:51:00.619] <TB1>     INFO: 41600 events read in total (3551ms).
[14:51:00.619] <TB1>     INFO: Test took 4688ms.
[14:51:00.622] <TB1>     INFO: scanning low vcal = 140
[14:51:01.040] <TB1>     INFO: Expecting 41600 events.
[14:51:05.314] <TB1>     INFO: 41600 events read in total (3560ms).
[14:51:05.315] <TB1>     INFO: Test took 4693ms.
[14:51:05.317] <TB1>     INFO: scanning low vcal = 150
[14:51:05.735] <TB1>     INFO: Expecting 41600 events.
[14:51:09.991] <TB1>     INFO: 41600 events read in total (3542ms).
[14:51:09.992] <TB1>     INFO: Test took 4674ms.
[14:51:09.995] <TB1>     INFO: scanning low vcal = 160
[14:51:10.410] <TB1>     INFO: Expecting 41600 events.
[14:51:14.668] <TB1>     INFO: 41600 events read in total (3543ms).
[14:51:14.668] <TB1>     INFO: Test took 4673ms.
[14:51:14.671] <TB1>     INFO: scanning low vcal = 170
[14:51:15.087] <TB1>     INFO: Expecting 41600 events.
[14:51:19.333] <TB1>     INFO: 41600 events read in total (3531ms).
[14:51:19.333] <TB1>     INFO: Test took 4662ms.
[14:51:19.338] <TB1>     INFO: scanning low vcal = 180
[14:51:19.752] <TB1>     INFO: Expecting 41600 events.
[14:51:23.001] <TB1>     INFO: 41600 events read in total (3534ms).
[14:51:24.002] <TB1>     INFO: Test took 4664ms.
[14:51:24.004] <TB1>     INFO: scanning low vcal = 190
[14:51:24.421] <TB1>     INFO: Expecting 41600 events.
[14:51:28.667] <TB1>     INFO: 41600 events read in total (3531ms).
[14:51:28.668] <TB1>     INFO: Test took 4663ms.
[14:51:28.671] <TB1>     INFO: scanning low vcal = 200
[14:51:29.083] <TB1>     INFO: Expecting 41600 events.
[14:51:33.347] <TB1>     INFO: 41600 events read in total (3549ms).
[14:51:33.348] <TB1>     INFO: Test took 4677ms.
[14:51:33.351] <TB1>     INFO: scanning low vcal = 210
[14:51:33.768] <TB1>     INFO: Expecting 41600 events.
[14:51:38.016] <TB1>     INFO: 41600 events read in total (3533ms).
[14:51:38.017] <TB1>     INFO: Test took 4666ms.
[14:51:38.020] <TB1>     INFO: scanning low vcal = 220
[14:51:38.433] <TB1>     INFO: Expecting 41600 events.
[14:51:42.698] <TB1>     INFO: 41600 events read in total (3550ms).
[14:51:42.699] <TB1>     INFO: Test took 4679ms.
[14:51:42.702] <TB1>     INFO: scanning low vcal = 230
[14:51:43.118] <TB1>     INFO: Expecting 41600 events.
[14:51:47.371] <TB1>     INFO: 41600 events read in total (3538ms).
[14:51:47.372] <TB1>     INFO: Test took 4670ms.
[14:51:47.375] <TB1>     INFO: scanning low vcal = 240
[14:51:47.792] <TB1>     INFO: Expecting 41600 events.
[14:51:52.065] <TB1>     INFO: 41600 events read in total (3558ms).
[14:51:52.065] <TB1>     INFO: Test took 4690ms.
[14:51:52.068] <TB1>     INFO: scanning low vcal = 250
[14:51:52.482] <TB1>     INFO: Expecting 41600 events.
[14:51:56.745] <TB1>     INFO: 41600 events read in total (3548ms).
[14:51:56.746] <TB1>     INFO: Test took 4678ms.
[14:51:56.749] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:51:57.166] <TB1>     INFO: Expecting 41600 events.
[14:52:01.418] <TB1>     INFO: 41600 events read in total (3537ms).
[14:52:01.418] <TB1>     INFO: Test took 4668ms.
[14:52:01.421] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:52:01.838] <TB1>     INFO: Expecting 41600 events.
[14:52:06.103] <TB1>     INFO: 41600 events read in total (3550ms).
[14:52:06.103] <TB1>     INFO: Test took 4682ms.
[14:52:06.106] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:52:06.523] <TB1>     INFO: Expecting 41600 events.
[14:52:10.761] <TB1>     INFO: 41600 events read in total (3524ms).
[14:52:10.762] <TB1>     INFO: Test took 4656ms.
[14:52:10.765] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:52:11.182] <TB1>     INFO: Expecting 41600 events.
[14:52:15.428] <TB1>     INFO: 41600 events read in total (3531ms).
[14:52:15.429] <TB1>     INFO: Test took 4664ms.
[14:52:15.432] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:52:15.849] <TB1>     INFO: Expecting 41600 events.
[14:52:20.094] <TB1>     INFO: 41600 events read in total (3530ms).
[14:52:20.095] <TB1>     INFO: Test took 4663ms.
[14:52:20.653] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:52:20.656] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:52:20.656] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:52:20.656] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:52:20.656] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:52:20.657] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:52:20.657] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:52:20.657] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:52:20.657] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:52:20.657] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:52:20.658] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:52:20.658] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:52:20.658] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:52:20.658] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:52:20.658] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:52:20.658] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:52:20.658] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:52:58.627] <TB1>     INFO: PixTestGainPedestal::fit() done
[14:52:58.627] <TB1>     INFO: non-linearity mean:  0.966 0.957 0.955 0.953 0.957 0.952 0.963 0.960 0.959 0.954 0.957 0.960 0.951 0.953 0.956 0.958
[14:52:58.627] <TB1>     INFO: non-linearity RMS:   0.004 0.007 0.006 0.005 0.006 0.007 0.005 0.005 0.006 0.007 0.006 0.006 0.008 0.007 0.006 0.006
[14:52:58.627] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:52:58.651] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:52:58.674] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:52:58.696] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:52:58.719] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:52:58.741] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:52:58.764] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:52:58.786] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:52:58.808] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:52:58.831] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:52:58.853] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:52:58.876] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:52:58.898] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:52:58.920] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:52:58.943] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:52:58.965] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-34_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:52:58.988] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:52:58.988] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:52:58.995] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:52:58.995] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:52:58.998] <TB1>     INFO: ######################################################################
[14:52:58.998] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:52:58.998] <TB1>     INFO: ######################################################################
[14:52:58.001] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:52:59.011] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:52:59.011] <TB1>     INFO:     run 1 of 1
[14:52:59.011] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:59.353] <TB1>     INFO: Expecting 3120000 events.
[14:53:50.162] <TB1>     INFO: 1294130 events read in total (50094ms).
[14:54:40.081] <TB1>     INFO: 2584360 events read in total (100013ms).
[14:55:00.934] <TB1>     INFO: 3120000 events read in total (120866ms).
[14:55:00.972] <TB1>     INFO: Test took 121961ms.
[14:55:01.046] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:01.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:02.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:04.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:05.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:07.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:08.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:09.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:11.392] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:12.845] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:14.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:15.723] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:17.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:18.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:19.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:21.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:22.945] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:24.450] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407838720
[14:55:24.485] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:55:24.485] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6088, RMS = 1.85505
[14:55:24.485] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:55:24.486] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:55:24.486] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2763, RMS = 1.57759
[14:55:24.486] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:55:24.487] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:55:24.487] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.7256, RMS = 1.97039
[14:55:24.487] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:55:24.487] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:55:24.487] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8738, RMS = 1.65283
[14:55:24.487] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:55:24.489] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:55:24.489] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.3765, RMS = 1.5698
[14:55:24.489] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:55:24.489] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:55:24.489] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.027, RMS = 1.48756
[14:55:24.489] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:55:24.490] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:55:24.490] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.8874, RMS = 1.95305
[14:55:24.490] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[14:55:24.490] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:55:24.490] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.1359, RMS = 2.22193
[14:55:24.490] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:55:24.491] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:55:24.491] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1901, RMS = 1.2026
[14:55:24.491] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:55:24.491] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:55:24.491] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.201, RMS = 1.83618
[14:55:24.491] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:55:24.493] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:55:24.493] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.4577, RMS = 1.79586
[14:55:24.493] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:55:24.493] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:55:24.493] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1588, RMS = 1.87281
[14:55:24.493] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:55:24.494] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:55:24.494] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1762, RMS = 0.96969
[14:55:24.494] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:55:24.494] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:55:24.494] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9679, RMS = 1.41697
[14:55:24.494] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:55:24.495] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:55:24.495] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5648, RMS = 1.00932
[14:55:24.495] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:55:24.495] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:55:24.495] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7348, RMS = 1.23419
[14:55:24.495] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:55:24.496] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:55:24.496] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.7041, RMS = 1.55805
[14:55:24.496] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:55:24.496] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:55:24.496] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.636, RMS = 1.6971
[14:55:24.496] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:55:24.497] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:55:24.497] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.9859, RMS = 2.00833
[14:55:24.497] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:55:24.497] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:55:24.497] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.09, RMS = 1.98988
[14:55:24.497] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:55:24.498] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:55:24.498] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.6212, RMS = 1.41791
[14:55:24.498] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:55:24.498] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:55:24.498] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.5787, RMS = 1.96894
[14:55:24.498] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:55:24.499] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:55:24.499] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9191, RMS = 1.61357
[14:55:24.499] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:55:24.499] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:55:24.499] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0707, RMS = 1.96394
[14:55:24.499] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:55:24.501] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:55:24.501] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8228, RMS = 1.45301
[14:55:24.501] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:55:24.501] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:55:24.501] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5769, RMS = 1.69891
[14:55:24.501] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:55:24.502] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:55:24.502] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6024, RMS = 0.988636
[14:55:24.502] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:55:24.502] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:55:24.502] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9765, RMS = 1.4452
[14:55:24.502] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:55:24.503] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:55:24.503] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.1731, RMS = 2.00057
[14:55:24.503] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:55:24.503] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:55:24.503] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4314, RMS = 1.95115
[14:55:24.503] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:55:24.504] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:55:24.504] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9503, RMS = 1.21856
[14:55:24.504] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:55:24.504] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:55:24.504] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4487, RMS = 1.39663
[14:55:24.504] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:55:24.507] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[14:55:24.507] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    1    0    0    0    1    0    1    2    0    0    2    0    0
[14:55:24.507] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:55:24.601] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:55:24.601] <TB1>     INFO: enter test to run
[14:55:24.601] <TB1>     INFO:   test:  no parameter change
[14:55:24.601] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 390.7mA
[14:55:24.602] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 468.7mA
[14:55:24.602] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 28.0 C
[14:55:24.603] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:55:25.059] <TB1>    QUIET: Connection to board 26 closed.
[14:55:25.060] <TB1>     INFO: pXar: this is the end, my friend
[14:55:25.060] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
