arch                     	circuit  	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                               	vpr_compiled       	hostname                           	rundir                                                                                                                                                                                            	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta         	19.47                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-2157-g60090c4a9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2020-08-18T05:21:02	betzgrp-wintermute.eecg.utoronto.ca	/home/daixiao4/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_model/run002/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta         	786656     	10                	10                 	168                	178                  	1                 	62                  	30                    	11          	8            	88               	io                       	auto       	0.33     	338                  	1.50      	0.00             	6.42475       	-70.0057            	-6.42475            	6.42475                                                      	0.000213653                      	0.000172023          	0.0208692                       	0.0165288           	18            	790              	16                                    	0                     	0                    	88905.3                          	1010.29                             	0.40                     	0.0546836                                	0.0452492                    	639                        	12                               	269                        	1020                              	106260                     	54300                    	6.98692            	6.98692                                           	-75.0776 	-6.98692 	0       	0       	114811.                     	1304.67                        	0.04                	0.0124049                           	0.0113595               
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override	20.10                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-2157-g60090c4a9	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2020-08-18T05:21:02	betzgrp-wintermute.eecg.utoronto.ca	/home/daixiao4/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_model/run002/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_override	785496     	10                	10                 	168                	178                  	1                 	62                  	30                    	11          	8            	88               	io                       	auto       	0.33     	332                  	1.51      	0.00             	6.5579        	-69.9738            	-6.5579             	6.5579                                                       	0.000246646                      	0.000189851          	0.0210186                       	0.0164993           	16            	871              	17                                    	0                     	0                    	80336.7                          	912.917                             	1.08                     	0.0817692                                	0.0662263                    	718                        	14                               	322                        	1131                              	133881                     	69813                    	7.11693            	7.11693                                           	-77.5537 	-7.11693 	0       	0       	100211.                     	1138.76                        	0.04                	0.0130732                           	0.0118572               
