INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/FinalProjectSpace/RISC_V_pipeline_Jose_12_10.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/FinalProjectSpace/RISC_V_pipeline_Jose_12_10.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/FinalProjectSpace/RISC_V_pipeline_Jose_12_10.xpr/RISC_V_pipeline/RISC_V_pipeline.srcs/sim_1/new/Adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_tb
