srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "/home/heinecantor/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "/home/heinecantor/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "/home/heinecantor/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "/home/heinecantor/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "/home/heinecantor/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "/home/heinecantor/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "/home/heinecantor/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/AdderSubtractor.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'AdderSubtractor' (VHDL-1012)
INFO: analyzing architecture 'structural' of entity 'addersubtractor' (VHDL-9006)
-- Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/CounterMod4.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'CounterMod4' (VHDL-1012)
INFO: analyzing architecture 'behavioral' of entity 'countermod4' (VHDL-9006)
-- Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/DLatch.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'DRisingEdge' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'drisingedge' (VHDL-9006)
-- Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/FlipFlop.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'RegisterFF' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'registerff' (VHDL-9006)
-- Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/FullAdder.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'FullAdder' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'fulladder' (VHDL-9006)
-- Analyzing VHDL file "/tmp/VivadoEditorAssist17530462044591841452.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Mux3to1' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'mux3to1' (VHDL-9006)
-- Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'RippleCarryAdder' (VHDL-1012)
INFO: analyzing architecture 'structural' of entity 'ripplecarryadder' (VHDL-9006)
/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd(29): WARNING: Positional port connection in entity/module instantiation <fulladder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd(29): WARNING: Positional port connection in entity/module instantiation <fulladder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd(29): WARNING: Positional port connection in entity/module instantiation <fulladder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd(29): WARNING: Positional port connection in entity/module instantiation <fulladder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd(29): WARNING: Positional port connection in entity/module instantiation <fulladder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd(32): WARNING: Positional port connection in entity/module instantiation <fulladder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd(32): WARNING: Positional port connection in entity/module instantiation <fulladder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd(32): WARNING: Positional port connection in entity/module instantiation <fulladder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd(32): WARNING: Positional port connection in entity/module instantiation <fulladder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd(32): WARNING: Positional port connection in entity/module instantiation <fulladder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd(35): WARNING: Positional port connection in entity/module instantiation <fulladder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd(35): WARNING: Positional port connection in entity/module instantiation <fulladder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd(35): WARNING: Positional port connection in entity/module instantiation <fulladder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd(35): WARNING: Positional port connection in entity/module instantiation <fulladder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/RippleCarryAdder.vhd(35): WARNING: Positional port connection in entity/module instantiation <fulladder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/shift_register_16.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ShiftRegister8' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'shiftregister8' (VHDL-9006)
-- Analyzing VHDL file "/tmp/VivadoEditorAssist18349181774844515138.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'UnitaOperativa' (VHDL-1012)
INFO: analyzing architecture 'structural' of entity 'unitaoperativa' (VHDL-9006)
-- Analyzing VHDL file "/tmp/VivadoEditorAssist12993283368608281467.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Mux2to1' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'mux2to1' (VHDL-9006)
-- Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/UnitaControllo.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'UnitaControllo' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'unitacontrollo' (VHDL-9006)
-- Analyzing VHDL file "/tmp/VivadoEditorAssist8438424422235272149.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'NonRestoringDivider' (VHDL-1012)
INFO: analyzing architecture 'structural' of entity 'nonrestoringdivider' (VHDL-9006)
-- Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/NonRestoringDivider_tb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'NonRestoringDivider_tb' (VHDL-1012)
INFO: analyzing architecture 'structural' of entity 'nonrestoringdivider_tb' (VHDL-9006)
-- Analyzing VHDL file "/tmp/VivadoEditorAssist16367251871487507249.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'BoardUnit' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'boardunit' (VHDL-9006)
-- Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/Display7Seg - Vivado/clock_filter.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'clock_filter' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'clock_filter' (VHDL-9006)
-- Analyzing VHDL file "/tmp/VivadoEditorAssist17577706226034702467.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'display_seven_segments' (VHDL-1012)
INFO: analyzing architecture 'Structural' of entity 'display_seven_segments' (VHDL-9006)
-- Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/Display7Seg - Vivado/cathodes_manager.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'cathodes_manager' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'cathodes_manager' (VHDL-9006)
-- Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/Display7Seg - Vivado/counter_mod8.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'counter_mod8' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'counter_mod8' (VHDL-9006)
-- Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_7bis/Display7Seg - Vivado/anodes_manager.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'anodes_manager' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'anodes_manager' (VHDL-9006)
-- Analyzing VHDL file "/tmp/VivadoEditorAssist4659360528798276490.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ButtonDebouncer' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'buttondebouncer' (VHDL-9006)
srcscan exits with return value 0
