Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 24 18:56:22 2024
| Host         : Crawler-E30 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file and3_wrapper_timing_summary_routed.rpt -pb and3_wrapper_timing_summary_routed.pb -rpx and3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : and3_wrapper
| Device       : 7z010i-clg225
| Speed File   : -1L  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8        4.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y4    r_leds_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y4    r_leds_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y7    r_leds_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y7    r_leds_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y4    r_leds_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y4    r_leds_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y4    r_leds_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y4    r_leds_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y7    r_leds_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y7    r_leds_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y7    r_leds_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y7    r_leds_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y4    r_leds_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y4    r_leds_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y4    r_leds_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y4    r_leds_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y7    r_leds_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y7    r_leds_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y7    r_leds_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y7    r_leds_reg[7]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.870ns  (logic 4.152ns (70.727%)  route 1.718ns (29.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.753     5.417    clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  r_leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.419     5.836 r  r_leds_reg[2]/Q
                         net (fo=1, routed)           1.718     7.555    leds_OBUF[2]
    P9                   OBUF (Prop_obuf_I_O)         3.733    11.288 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.288    leds[2]
    P9                                                                r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.859ns  (logic 3.995ns (68.188%)  route 1.864ns (31.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.754     5.418    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  r_leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456     5.874 r  r_leds_reg[0]/Q
                         net (fo=1, routed)           1.864     7.738    leds_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.539    11.277 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.277    leds[0]
    R10                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_leds_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.704ns  (logic 4.031ns (70.670%)  route 1.673ns (29.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.753     5.417    clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  r_leds_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.456     5.873 r  r_leds_reg[7]/Q
                         net (fo=1, routed)           1.673     7.546    leds_OBUF[7]
    M10                  OBUF (Prop_obuf_I_O)         3.575    11.121 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.121    leds[7]
    M10                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.662ns  (logic 3.992ns (70.507%)  route 1.670ns (29.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.563    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.664 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.754     5.418    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  r_leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456     5.874 r  r_leds_reg[1]/Q
                         net (fo=1, routed)           1.670     7.544    leds_OBUF[1]
    P10                  OBUF (Prop_obuf_I_O)         3.536    11.080 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.080    leds[1]
    P10                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.378ns (80.164%)  route 0.341ns (19.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.592     1.500    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  r_leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  r_leds_reg[1]/Q
                         net (fo=1, routed)           0.341     1.982    leds_OBUF[1]
    P10                  OBUF (Prop_obuf_I_O)         1.237     3.219 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.219    leds[1]
    P10                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_leds_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.417ns (81.197%)  route 0.328ns (18.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.591     1.499    clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  r_leds_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  r_leds_reg[7]/Q
                         net (fo=1, routed)           0.328     1.968    leds_OBUF[7]
    M10                  OBUF (Prop_obuf_I_O)         1.276     3.243 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.243    leds[7]
    M10                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.381ns (77.030%)  route 0.412ns (22.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.592     1.500    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  r_leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  r_leds_reg[0]/Q
                         net (fo=1, routed)           0.412     2.052    leds_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         1.240     3.292 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.292    leds[0]
    R10                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.441ns (80.076%)  route 0.358ns (19.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.882    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.591     1.499    clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  r_leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  r_leds_reg[2]/Q
                         net (fo=1, routed)           0.358     1.985    leds_OBUF[2]
    P9                   OBUF (Prop_obuf_I_O)         1.313     3.298 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.298    leds[2]
    P9                                                                r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            r_leds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.214ns  (logic 1.590ns (49.490%)  route 1.623ns (50.510%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N9                                                0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    N9                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.623     3.090    gate/r_leds_reg[7][2]
    SLICE_X43Y7          LUT3 (Prop_lut3_I2_O)        0.124     3.214 r  gate/r/O
                         net (fo=1, routed)           0.000     3.214    r
    SLICE_X43Y7          FDRE                                         r  r_leds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.575     4.963    clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  r_leds_reg[7]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            r_leds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.739ns  (logic 1.539ns (56.193%)  route 1.200ns (43.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R8                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  switches_IBUF[0]_inst/O
                         net (fo=2, routed)           1.200     2.739    switches_IBUF[0]
    SLICE_X43Y4          FDRE                                         r  r_leds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.576     4.964    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  r_leds_reg[0]/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            r_leds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.639ns  (logic 1.539ns (58.291%)  route 1.101ns (41.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    R7                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.101     2.639    switches_IBUF[1]
    SLICE_X43Y4          FDRE                                         r  r_leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.576     4.964    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  r_leds_reg[1]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            r_leds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.624ns  (logic 1.466ns (55.893%)  route 1.157ns (44.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N9                                                0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    N9                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.157     2.624    switches_IBUF[2]
    SLICE_X43Y7          FDRE                                         r  r_leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.296    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.575     4.963    clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  r_leds_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            r_leds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.234ns (34.089%)  route 0.453ns (65.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N9                                                0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    N9                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  switches_IBUF[2]_inst/O
                         net (fo=2, routed)           0.453     0.688    switches_IBUF[2]
    SLICE_X43Y7          FDRE                                         r  r_leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.860     2.015    clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  r_leds_reg[2]/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            r_leds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.306ns (40.793%)  route 0.444ns (59.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    R7                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  switches_IBUF[1]_inst/O
                         net (fo=2, routed)           0.444     0.750    switches_IBUF[1]
    SLICE_X43Y4          FDRE                                         r  r_leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.016    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  r_leds_reg[1]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            r_leds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.306ns (38.824%)  route 0.483ns (61.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R8                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  switches_IBUF[0]_inst/O
                         net (fo=2, routed)           0.483     0.789    switches_IBUF[0]
    SLICE_X43Y4          FDRE                                         r  r_leds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.016    clk_IBUF_BUFG
    SLICE_X43Y4          FDRE                                         r  r_leds_reg[0]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            r_leds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.351ns (43.909%)  route 0.449ns (56.091%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    R8                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  switches_IBUF[0]_inst/O
                         net (fo=2, routed)           0.449     0.755    gate/r_leds_reg[7][0]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.045     0.800 r  gate/r/O
                         net (fo=1, routed)           0.000     0.800    r
    SLICE_X43Y7          FDRE                                         r  r_leds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.443     0.443 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.860     2.015    clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  r_leds_reg[7]/C





