# Reading pref.tcl
# do Effects_Pedal_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib REVERB
# ** Warning: (vlib-34) Library already exists at "REVERB".
# vmap REVERB REVERB
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap REVERB REVERB 
# Modifying modelsim.ini
# vlog -vlog01compat -work REVERB +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/REVERB/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/REVERB/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:17 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work REVERB "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/REVERB/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/REVERB/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 21:01:18 on Mar 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlib ADC
# ** Warning: (vlib-34) Library already exists at "ADC".
# vmap ADC ADC
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap ADC ADC 
# Modifying modelsim.ini
# vlog -vlog01compat -work ADC +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:18 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 21:01:18 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:18 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 21:01:18 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/ADC_modular_adc_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:18 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/ADC_modular_adc_0.v 
# -- Compiling module ADC_modular_adc_0
# 
# Top level modules:
# 	ADC_modular_adc_0
# End time: 21:01:18 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/altera_modular_adc_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:18 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/altera_modular_adc_control.v 
# -- Compiling module altera_modular_adc_control
# 
# Top level modules:
# 	altera_modular_adc_control
# End time: 21:01:18 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:18 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 
# -- Compiling module altera_modular_adc_control_avrg_fifo
# 
# Top level modules:
# 	altera_modular_adc_control_avrg_fifo
# End time: 21:01:18 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:18 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v 
# -- Compiling module altera_modular_adc_control_fsm
# 
# Top level modules:
# 	altera_modular_adc_control_fsm
# End time: 21:01:18 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:18 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v 
# -- Compiling module chsel_code_converter_sw_to_hw
# 
# Top level modules:
# 	chsel_code_converter_sw_to_hw
# End time: 21:01:18 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:18 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 
# -- Compiling module fiftyfivenm_adcblock_primitive_wrapper
# 
# Top level modules:
# 	fiftyfivenm_adcblock_primitive_wrapper
# End time: 21:01:18 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work ADC +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:18 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 
# ** Warning: (vlog-2083) D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v(24): Carriage return (0x0D) is not followed by a newline (0x0A).
# -- Compiling module fiftyfivenm_adcblock_top_wrapper
# 
# Top level modules:
# 	fiftyfivenm_adcblock_top_wrapper
# End time: 21:01:19 on Mar 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work ADC +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/ADC_altpll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:19 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work ADC "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/submodules/ADC_altpll_0.v 
# -- Compiling module ADC_altpll_0_dffpipe_l2c
# -- Compiling module ADC_altpll_0_stdsync_sv6
# -- Compiling module ADC_altpll_0_altpll_kr22
# -- Compiling module ADC_altpll_0
# 
# Top level modules:
# 	ADC_altpll_0
# End time: 21:01:19 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib SDRAMtest
# ** Warning: (vlib-34) Library already exists at "SDRAMtest".
# vmap SDRAMtest SDRAMtest
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap SDRAMtest SDRAMtest 
# Modifying modelsim.ini
# vlog -vlog01compat -work SDRAMtest +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:19 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work SDRAMtest "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 21:01:19 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work SDRAMtest +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:19 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work SDRAMtest "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 21:01:19 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work SDRAMtest +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:19 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work SDRAMtest "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/SDRAMtest_mm_interconnect_0.v 
# -- Compiling module SDRAMtest_mm_interconnect_0
# 
# Top level modules:
# 	SDRAMtest_mm_interconnect_0
# End time: 21:01:19 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work SDRAMtest +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:19 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work SDRAMtest "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/SDRAMtest_sys_sdram_pll_0.v 
# -- Compiling module SDRAMtest_sys_sdram_pll_0
# 
# Top level modules:
# 	SDRAMtest_sys_sdram_pll_0
# End time: 21:01:19 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work SDRAMtest +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:19 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work SDRAMtest "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 21:01:19 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work SDRAMtest +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/altera_up_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:19 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work SDRAMtest "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/altera_up_altpll.v 
# -- Compiling module altera_up_altpll
# 
# Top level modules:
# 	altera_up_altpll
# End time: 21:01:19 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work SDRAMtest +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:19 on Mar 10,2023
# vlog -reportprogress 300 -vlog01compat -work SDRAMtest "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/SDRAMtest_new_sdram_controller_0.v 
# -- Compiling module SDRAMtest_new_sdram_controller_0_input_efifo_module
# -- Compiling module SDRAMtest_new_sdram_controller_0
# 
# Top level modules:
# 	SDRAMtest_new_sdram_controller_0
# End time: 21:01:19 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work SDRAMtest +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:19 on Mar 10,2023
# vlog -reportprogress 300 -sv -work SDRAMtest "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 21:01:19 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work SDRAMtest +incdir+D:/UNAM/Servicio\ Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:19 on Mar 10,2023
# vlog -reportprogress 300 -sv -work SDRAMtest "+incdir+D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules" D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/SDRAMtest/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 21:01:20 on Mar 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/conv.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:20 on Mar 10,2023
# vcom -reportprogress 300 -93 -work work D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/conv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity conv
# -- Compiling architecture rtl of conv
# End time: 21:01:20 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC_simple.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:20 on Mar 10,2023
# vcom -reportprogress 300 -93 -work work D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC_simple.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC_simple
# -- Compiling architecture bh of ADC_simple
# End time: 21:01:20 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work ADC {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/ADC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:20 on Mar 10,2023
# vcom -reportprogress 300 -93 -work ADC D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC/synthesis/ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC
# -- Compiling architecture rtl of ADC
# End time: 21:01:20 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:01:20 on Mar 10,2023
# vcom -reportprogress 300 -93 -work work D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RAM_controller
# -- Compiling architecture rtl of RAM_controller
# ** Error: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd(72): (vcom-1282) Cannot reference signal "memaddress" inside pure function "SDRAM_write".
# ** Error: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd(72): Cannot drive signal "memaddress" from function "SDRAM_write".
# ** Error: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd(73): (vcom-1282) Cannot reference signal "dataIN" inside pure function "SDRAM_write".
# ** Error: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd(73): Cannot drive signal "dataIN" from function "SDRAM_write".
# ** Error: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd(74): (vcom-1282) Cannot reference signal "readrequest" inside pure function "SDRAM_write".
# ** Error: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd(74): Cannot drive signal "readrequest" from function "SDRAM_write".
# ** Error: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd(75): (vcom-1282) Cannot reference signal "writerequest" inside pure function "SDRAM_write".
# ** Error: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd(75): Cannot drive signal "writerequest" from function "SDRAM_write".
# ** Error: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd(86): (vcom-1282) Cannot reference signal "memaddress" inside pure function "SDRAM_read".
# ** Error: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd(86): Cannot drive signal "memaddress" from function "SDRAM_read".
# ** Error: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd(88): (vcom-1282) Cannot reference signal "writerequest" inside pure function "SDRAM_read".
# ** Error: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd(88): Cannot drive signal "writerequest" from function "SDRAM_read".
# ** Error: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd(89): (vcom-1282) Cannot reference signal "readrequest" inside pure function "SDRAM_read".
# ** Error: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd(89): Cannot drive signal "readrequest" from function "SDRAM_read".
# ** Note: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd(143): VHDL Compiler exiting
# End time: 21:01:20 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 14, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Effects_Pedal_run_msim_rtl_vhdl.do line 37
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/RAM_Controller.vhd}"
ls
# ADC                                      Effects_Pedal_run_msim_rtl_vhdl.do.bak3  
# Effects_Pedal.sft                        FIR_testbench.vht                        
# Effects_Pedal.vho                        REVERB                                   
# Effects_Pedal_modelsim.xrf               SDRAMtest                                
# Effects_Pedal_run_msim_rtl_vhdl.do       audio_data.mif                           
# Effects_Pedal_run_msim_rtl_vhdl.do.bak   modelsim.ini                             
# Effects_Pedal_run_msim_rtl_vhdl.do.bak1  msim_transcript                          
# Effects_Pedal_run_msim_rtl_vhdl.do.bak2  rtl_work                                 
pwd
# D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/simulation/modelsim
vcom REVERB
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:26 on Mar 10,2023
# vcom -reportprogress 300 REVERB 
# ** Error: (vcom-2054) File "REVERB" is a directory.
# End time: 21:02:26 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vcom REVERB/_vmake
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:44 on Mar 10,2023
# vcom -reportprogress 300 REVERB/_vmake 
# -- Loading package STANDARD
# ** Error: REVERB/_vmake(1): near "m255": syntax error
# End time: 21:02:44 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vmake REVERB/_vmake reverb
# The vmake utility must be run from a Unix shell or a Windows/DOS prompt.
pwd
# D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/simulation/modelsim
vcom REVERB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:05:28 on Mar 10,2023
# vcom -reportprogress 300 REVERB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity REVERB
# -- Compiling architecture rtl of REVERB
# End time: 21:05:28 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom FIR_testbench.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:05:47 on Mar 10,2023
# vcom -reportprogress 300 FIR_testbench.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity test_bench
# -- Compiling architecture behavior of test_bench
# -- Loading package NUMERIC_STD
# -- Loading entity ADC_simple
# -- Loading entity REVERB
# ** Error: FIR_testbench.vht(73): Signal "filter_error" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: FIR_testbench.vht(87): VHDL Compiler exiting
# End time: 21:05:47 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vcom FIR_testbench.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:06:39 on Mar 10,2023
# vcom -reportprogress 300 FIR_testbench.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity test_bench
# -- Compiling architecture behavior of test_bench
# -- Loading package NUMERIC_STD
# -- Loading entity ADC_simple
# -- Loading entity REVERB
# End time: 21:06:39 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test_bench
# vsim work.test_bench 
# Start time: 21:06:48 on Mar 10,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.test_bench(behavior)
# Loading work.adc_simple(bh)
# ** Warning: (vsim-3473) Component instance "u1 : ADC" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/ADC File: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC_simple.vhd
# Loading work.reverb(rtl)
# ** Warning: (vsim-3473) Component instance "fir_compiler_ii_0 : REVERB_fir_compiler_ii_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/Filter File: REVERB.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_data, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/filter_out.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_valid, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/filter_valid.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_error, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/sink_error.
add wave -position end  sim:/test_bench/CLK
add wave -position end  sim:/test_bench/reset
add wave -position end  sim:/test_bench/audioData
add wave -position end  sim:/test_bench/valid_adc
add wave -position end  sim:/test_bench/filter_out
add wave -position end  sim:/test_bench/AudioOUT

run 100
run 100
force -freeze sim:/test_bench/CLK 1 0, 0 {50 ps} -r 100
run 10
run 100
run 100
run 100
run 100
force -freeze sim:/test_bench/ADC/adc_data 111111111111 0
# ** Warning: (vsim-8780) Forcing /test_bench/audioData as root of /test_bench/ADC/adc_data specified in the force.
run 10
run 100
run 100
run 100
run 100
run 100
run 100
force -freeze sim:/test_bench/valid_adc 1 0
run 100
run 100
run 100
run 200
run 200
run 200
run 200
run 200
run 50
quit -sim
# End time: 21:14:25 on Mar 10,2023, Elapsed time: 0:07:37
# Errors: 0, Warnings: 6
vsim work.test_bench
# vsim work.test_bench 
# Start time: 21:14:30 on Mar 10,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.test_bench(behavior)
# Loading work.adc_simple(bh)
# ** Warning: (vsim-3473) Component instance "u1 : ADC" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/ADC File: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC_simple.vhd
# Loading work.reverb(rtl)
# ** Warning: (vsim-3473) Component instance "fir_compiler_ii_0 : REVERB_fir_compiler_ii_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/Filter File: REVERB.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_data, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/filter_out.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_valid, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/filter_valid.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_error, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/sink_error.
add wave -position end  sim:/test_bench/Filter/ast_source_data
add wave -position end  sim:/test_bench/ADC/ADC_CLK

vcom FIR_testbench.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:51 on Mar 10,2023
# vcom -reportprogress 300 FIR_testbench.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity test_bench
# -- Compiling architecture behavior of test_bench
# ** Error: FIR_testbench.vht(42): near "=": (vcom-1576) expecting ';'.
# ** Error: FIR_testbench.vht(59): Illegal target for signal assignment.
# ** Error: FIR_testbench.vht(59): (vcom-1136) Unknown identifier "reset".
# ** Error: FIR_testbench.vht(59): Enumeration literal '0' is not of type (error).
# -- Loading package NUMERIC_STD
# -- Loading entity ADC_simple
# ** Error: FIR_testbench.vht(63): (vcom-1136) Unknown identifier "reset".
# -- Loading entity REVERB
# ** Error: FIR_testbench.vht(78): (vcom-1136) Unknown identifier "reset".
# ** Note: FIR_testbench.vht(87): VHDL Compiler exiting
# End time: 21:16:51 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vcom FIR_testbench.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:00 on Mar 10,2023
# vcom -reportprogress 300 FIR_testbench.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity test_bench
# -- Compiling architecture behavior of test_bench
# -- Loading package NUMERIC_STD
# -- Loading entity ADC_simple
# -- Loading entity REVERB
# End time: 21:17:00 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Break key hit
quit -sim
# End time: 21:17:07 on Mar 10,2023, Elapsed time: 0:02:37
# Errors: 0, Warnings: 5
vcom FIR_testbench.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:10 on Mar 10,2023
# vcom -reportprogress 300 FIR_testbench.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity test_bench
# -- Compiling architecture behavior of test_bench
# -- Loading package NUMERIC_STD
# -- Loading entity ADC_simple
# -- Loading entity REVERB
# End time: 21:17:11 on Mar 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.test_bench
# vsim work.test_bench 
# Start time: 21:17:13 on Mar 10,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.test_bench(behavior)
# Loading work.adc_simple(bh)
# ** Warning: (vsim-3473) Component instance "u1 : ADC" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/ADC File: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC_simple.vhd
# Loading work.reverb(rtl)
# ** Warning: (vsim-3473) Component instance "fir_compiler_ii_0 : REVERB_fir_compiler_ii_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/Filter File: REVERB.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_data, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/filter_out.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_valid, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/filter_valid.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_error, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/sink_error.
add wave -position end  sim:/test_bench/CLK
add wave -position end  sim:/test_bench/reset
add wave -position end  sim:/test_bench/audioData
add wave -position end  sim:/test_bench/filter_out
add wave -position end  sim:/test_bench/adc_rchannel

run 10
run 50
run 50
run 50
run 50
run 50
run 50
run 50
run 50
run 50
run 50
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
run 10ns
quit -sim
# End time: 21:19:37 on Mar 10,2023, Elapsed time: 0:02:24
# Errors: 0, Warnings: 5
vcom FIR_testbench.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:20:02 on Mar 10,2023
# vcom -reportprogress 300 FIR_testbench.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity test_bench
# -- Compiling architecture behavior of test_bench
# -- Loading package NUMERIC_STD
# -- Loading entity ADC_simple
# -- Loading entity REVERB
# End time: 21:20:02 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test_bench
# vsim work.test_bench 
# Start time: 21:20:05 on Mar 10,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.test_bench(behavior)
# Loading work.adc_simple(bh)
# ** Warning: (vsim-3473) Component instance "u1 : ADC" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/ADC File: D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/Effects_Pedal/ADC_simple.vhd
# Loading work.reverb(rtl)
# ** Warning: (vsim-3473) Component instance "fir_compiler_ii_0 : REVERB_fir_compiler_ii_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/Filter File: REVERB.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_data, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/filter_out.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_valid, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/filter_valid.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_error, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/sink_error.
add wave -position end  sim:/test_bench/CLK
add wave -position end  sim:/test_bench/ADC/adc_data
force -freeze sim:/test_bench/ADC/adc_data 1 0, 0 {50 ps} -r 100
# ** Warning: (vsim-8780) Forcing /test_bench/audioData as root of /test_bench/ADC/adc_data specified in the force.
# Value length (1) does not equal array index length (12).
# ** UI-Msg: (vsim-4011) Invalid force value: 1 0, 0 {50 ps}.
# 
force -freeze sim:/test_bench/ADC/adc_data 111100111100 0
# ** Warning: (vsim-8780) Forcing /test_bench/audioData as root of /test_bench/ADC/adc_data specified in the force.
add wave -position end  sim:/test_bench/adc_rchannel

run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 100
force -freeze sim:/test_bench/valid_adc 1 0

run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
force -freeze sim:/test_bench/Filter/reset_n 0 0
# ** Warning: (vsim-8780) Forcing /test_bench/reset as root of /test_bench/Filter/reset_n specified in the force.

run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10-
# Time value must not be negative: 10-
run 10
quit -sim
# End time: 21:24:20 on Mar 10,2023, Elapsed time: 0:04:15
# Errors: 0, Warnings: 8
vcom ADC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:26:31 on Mar 10,2023
# vcom -reportprogress 300 ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC
# -- Compiling architecture rtl of ADC
# End time: 21:26:31 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.adc
# vsim work.adc 
# Start time: 21:26:37 on Mar 10,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adc(rtl)
# ** Warning: (vsim-3473) Component instance "altpll_0 : ADC_altpll_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /adc File: ADC.vhd
# ** Warning: (vsim-3473) Component instance "modular_adc_0 : ADC_modular_adc_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /adc File: ADC.vhd
# ** Warning: (vsim-3473) Component instance "rst_controller : altera_reset_controller" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /adc File: ADC.vhd
add wave -position end  sim:/adc/adc_command_channel
force -freeze sim:/adc/adc_command_channel 00001 0
run 10
run 10
run 10
quit -sim
# End time: 21:28:53 on Mar 10,2023, Elapsed time: 0:02:16
# Errors: 0, Warnings: 3
vsim work.reverb
# vsim work.reverb 
# Start time: 21:28:55 on Mar 10,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.reverb(rtl)
# ** Warning: (vsim-3473) Component instance "fir_compiler_ii_0 : REVERB_fir_compiler_ii_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /reverb File: REVERB.vhd
add wave -position end  sim:/reverb/ast_sink_data

run 100
noforce sim:/reverb/ast_sink_data
force -drive sim:/reverb/ast_sink_data 000000000001 0

run 10
run 10
run 10
run 10
force -drive sim:/reverb/ast_sink_data 000000000001 0
run 1000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "fir_compiler_ii_0 : REVERB_fir_compiler_ii_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /reverb File: REVERB.vhd

run 100
# GetModuleFileName: The specified module could not be found.
# 
# 
run 100
run 100
run 100
quit -sim
# End time: 21:34:48 on Mar 10,2023, Elapsed time: 0:05:53
# Errors: 0, Warnings: 1
vcom fir_testbench.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:34:52 on Mar 10,2023
# vcom -reportprogress 300 fir_testbench.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity test_bench
# -- Compiling architecture behavior of test_bench
# -- Loading package NUMERIC_STD
# -- Loading entity REVERB
# End time: 21:34:52 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test_bench
# vsim work.test_bench 
# Start time: 21:34:55 on Mar 10,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.test_bench(behavior)
# Loading work.reverb(rtl)
# ** Warning: (vsim-3473) Component instance "fir_compiler_ii_0 : REVERB_fir_compiler_ii_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/Filter File: REVERB.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_data, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/filter_out.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_valid, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/filter_valid.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_error, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/sink_error.
add wave -position insertpoint  \
sim:/test_bench/CLK
add wave -position insertpoint  \
sim:/test_bench/audioData
add wave -position insertpoint  \
sim:/test_bench/filter_out

run 10

run 10
run 10
run 10
restart -f -nowave
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "fir_compiler_ii_0 : REVERB_fir_compiler_ii_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/Filter File: REVERB.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_data, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/filter_out.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_valid, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/filter_valid.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_error, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/sink_error.
add wave -position end  sim:/test_bench/audioData
add wave -position end  sim:/test_bench/CLK
add wave -position end  sim:/test_bench/filter_out
add wave -position end  sim:/test_bench/Filter/ast_sink_valid
force -freeze sim:/test_bench/Filter/ast_sink_valid 1 0
# ** Warning: (vsim-8780) Forcing /test_bench/valid_adc as root of /test_bench/Filter/ast_sink_valid specified in the force.

run 1
# GetModuleFileName: The specified module could not be found.
# 
# 
run 1
run 1
run 1
run 1
run 1
run 1
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10-
# Time value must not be negative: 10-
run 10-
# Time value must not be negative: 10-
run 10
run 10
quit -sim
# End time: 21:39:26 on Mar 10,2023, Elapsed time: 0:04:31
# Errors: 0, Warnings: 5
vcom fiR_testbench.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:39:30 on Mar 10,2023
# vcom -reportprogress 300 fiR_testbench.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity test_bench
# -- Compiling architecture behavior of test_bench
# -- Loading package NUMERIC_STD
# -- Loading entity REVERB
# End time: 21:39:30 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test_bench
# vsim work.test_bench 
# Start time: 21:39:32 on Mar 10,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.test_bench(behavior)
# Loading work.reverb(rtl)
# ** Warning: (vsim-3473) Component instance "fir_compiler_ii_0 : REVERB_fir_compiler_ii_0" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/Filter File: REVERB.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_data, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/filter_out.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_valid, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/filter_valid.
# ** Warning: (vsim-8684) No drivers exist on out port /test_bench/Filter/ast_source_error, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /test_bench/sink_error.
add wave -position end  sim:/test_bench/Filter/ast_sink_data
force -freeze sim:/test_bench/Filter/ast_sink_valid 1 0
# ** Warning: (vsim-8780) Forcing /test_bench/valid_adc as root of /test_bench/Filter/ast_sink_valid specified in the force.
add wave -position end  sim:/test_bench/Filter/ast_sink_valid
add wave -position end  sim:/test_bench/Filter/clk
add wave -position end  sim:/test_bench/Filter/ast_source_data

run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 100
run 100
run 100
run 100
run 10 ms
quit -sim
# End time: 21:55:31 on Mar 10,2023, Elapsed time: 0:15:59
# Errors: 0, Warnings: 5
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:44 on Mar 10,2023
# vcom -reportprogress 300 ADC.vhd REVERB.vhd REVERB_fir_compiler_ii_0.vhd REVERB_fir_compiler_ii_0_ast.vhd REVERB_fir_compiler_ii_0_rtl_core.vhd REVERB_fir_compiler_ii_0_tb.vhd auk_dspip_avalon_streaming_controller_hpfir.vhd auk_dspip_avalon_streaming_sink_hpfir.vhd auk_dspip_avalon_streaming_source_hpfir.vhd auk_dspip_lib_pkg_hpfir.vhd auk_dspip_math_pkg_hpfir.vhd auk_dspip_roundsat_hpfir.vhd dspba_library.vhd dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ADC
# -- Compiling architecture rtl of ADC
# -- Compiling entity REVERB
# -- Compiling architecture rtl of REVERB
# ** Error: (vcom-11) Could not find work.auk_dspip_lib_pkg_hpfir.
# ** Error (suppressible): REVERB_fir_compiler_ii_0.vhd(16): (vcom-1195) Cannot find expanded name "work.auk_dspip_lib_pkg_hpfir".
# ** Error: REVERB_fir_compiler_ii_0.vhd(16): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.auk_dspip_math_pkg_hpfir.
# ** Error (suppressible): REVERB_fir_compiler_ii_0.vhd(17): (vcom-1195) Cannot find expanded name "work.auk_dspip_math_pkg_hpfir".
# ** Error: REVERB_fir_compiler_ii_0.vhd(17): Unknown expanded name.
# ** Note: REVERB_fir_compiler_ii_0.vhd(19): VHDL Compiler exiting
# End time: 21:55:44 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.

vcom REVERB.sip
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:22 on Mar 10,2023
# vcom -reportprogress 300 REVERB.sip 
# -- Loading package STANDARD
# ** Error: REVERB.sip(1): near "set_global_assignmen": syntax error
# End time: 21:56:22 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vcom REVERB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:24 on Mar 10,2023
# vcom -reportprogress 300 REVERB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity REVERB
# -- Compiling architecture rtl of REVERB
# End time: 21:56:24 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom REVERB_fir_compiler_ii_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:56 on Mar 10,2023
# vcom -reportprogress 300 REVERB_fir_compiler_ii_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.auk_dspip_lib_pkg_hpfir.
# ** Error (suppressible): REVERB_fir_compiler_ii_0.vhd(16): (vcom-1195) Cannot find expanded name "work.auk_dspip_lib_pkg_hpfir".
# ** Error: REVERB_fir_compiler_ii_0.vhd(16): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.auk_dspip_math_pkg_hpfir.
# ** Error (suppressible): REVERB_fir_compiler_ii_0.vhd(17): (vcom-1195) Cannot find expanded name "work.auk_dspip_math_pkg_hpfir".
# ** Error: REVERB_fir_compiler_ii_0.vhd(17): Unknown expanded name.
# ** Note: REVERB_fir_compiler_ii_0.vhd(19): VHDL Compiler exiting
# End time: 21:56:56 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vcom auk_dspip_lib_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:57:37 on Mar 10,2023
# vcom -reportprogress 300 auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.auk_dspip_math_pkg_hpfir.
# ** Error (suppressible): auk_dspip_lib_pkg_hpfir.vhd(20): (vcom-1195) Cannot find expanded name "work.auk_dspip_math_pkg_hpfir".
# ** Error: auk_dspip_lib_pkg_hpfir.vhd(20): Unknown expanded name.
# ** Note: auk_dspip_lib_pkg_hpfir.vhd(22): VHDL Compiler exiting
# End time: 21:57:37 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vcom auk_dspip_math_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:57:58 on Mar 10,2023
# vcom -reportprogress 300 auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 21:57:58 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom auk_dspip_lib_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:13 on Mar 10,2023
# vcom -reportprogress 300 auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 21:58:13 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom auk_dspip_lib_pkg_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:17 on Mar 10,2023
# vcom -reportprogress 300 auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 21:58:17 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom auk_dspip_avalon_streaming_controller_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:47 on Mar 10,2023
# vcom -reportprogress 300 auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 21:58:47 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom auk_dspip_avalon_streaming_sink_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:58:54 on Mar 10,2023
# vcom -reportprogress 300 auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     auk_dspip_avalon_streaming_sink_hpfir.vhd(270):Process sink_comb_update_2
#        Driven at:
#           auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
#     auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
# End time: 21:58:54 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom auk_dspip_avalon_streaming_source_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:59:02 on Mar 10,2023
# vcom -reportprogress 300 auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
#     auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
# ** Warning: auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
#     auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
# End time: 21:59:02 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom auk_dspip_roundsat_hpfir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:59:11 on Mar 10,2023
# vcom -reportprogress 300 auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 21:59:11 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom dspba_library.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:59:20 on Mar 10,2023
# vcom -reportprogress 300 dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.dspba_library_package.
# ** Error (suppressible): dspba_library.vhd(16): (vcom-1195) Cannot find expanded name "work.dspba_library_package".
# ** Error: dspba_library.vhd(16): Unknown expanded name.
# ** Note: dspba_library.vhd(18): VHDL Compiler exiting
# End time: 21:59:20 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vcom dspba_library_package.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:59:27 on Mar 10,2023
# vcom -reportprogress 300 dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 21:59:27 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom dspba_library.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:59:28 on Mar 10,2023
# vcom -reportprogress 300 dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 21:59:29 on Mar 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom REVERB_fir_compiler_ii_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:59:57 on Mar 10,2023
# vcom -reportprogress 300 REVERB_fir_compiler_ii_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity REVERB_fir_compiler_ii_0
# -- Compiling architecture syn of REVERB_fir_compiler_ii_0
# End time: 21:59:57 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom REVERB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:00:09 on Mar 10,2023
# vcom -reportprogress 300 REVERB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity REVERB
# -- Compiling architecture rtl of REVERB
# End time: 22:00:09 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.reverb
# vsim work.reverb 
# Start time: 22:00:15 on Mar 10,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.reverb(rtl)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.reverb_fir_compiler_ii_0(syn)
# ** Warning: (vsim-3473) Component instance "REVERB_fir_compiler_ii_0_ast_inst : REVERB_fir_compiler_ii_0_ast" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /reverb/fir_compiler_ii_0 File: REVERB_fir_compiler_ii_0.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /reverb/fir_compiler_ii_0/ast_source_data, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /reverb/ast_source_data.
# ** Warning: (vsim-8684) No drivers exist on out port /reverb/fir_compiler_ii_0/ast_source_valid, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /reverb/ast_source_valid.
# ** Warning: (vsim-8684) No drivers exist on out port /reverb/fir_compiler_ii_0/ast_source_error, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /reverb/ast_source_error.
run 10
add wave -position insertpoint  \
sim:/reverb/clk
force -freeze sim:/reverb/clk 1 0, 0 {10 ps} -r 20

run 10
run 10
run 10
run 10
run 10
force -freeze sim:/reverb/ast_sink_valid 1 0
run 10
run 10
run 10
force -freeze sim:/reverb/ast_sink_data 100000000 0
# Value length (9) does not equal array index length (12).
# ** UI-Msg: (vsim-4011) Invalid force value: 100000000 0.
# 
force -freeze sim:/reverb/ast_sink_data 000000000011 0
run 10
run 10
run 10
run 10
run 10
force -freeze sim:/reverb/reset_n 1 0
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
run 10
quit -sim
# End time: 22:02:28 on Mar 10,2023, Elapsed time: 0:02:13
# Errors: 0, Warnings: 4
vsim work.reverb_fir_compiler_ii_0
# vsim work.reverb_fir_compiler_ii_0 
# Start time: 22:02:31 on Mar 10,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.reverb_fir_compiler_ii_0(syn)
# ** Warning: (vsim-3473) Component instance "REVERB_fir_compiler_ii_0_ast_inst : REVERB_fir_compiler_ii_0_ast" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /reverb_fir_compiler_ii_0 File: REVERB_fir_compiler_ii_0.vhd
quit -sim
# End time: 22:03:21 on Mar 10,2023, Elapsed time: 0:00:50
# Errors: 0, Warnings: 1
vcom REVERB_fir_compiler_ii_0_ast.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:03:29 on Mar 10,2023
# vcom -reportprogress 300 REVERB_fir_compiler_ii_0_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity REVERB_fir_compiler_ii_0_ast
# -- Compiling architecture struct of REVERB_fir_compiler_ii_0_ast
# End time: 22:03:29 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.reverb_fir_compiler_ii_0_ast
# vsim work.reverb_fir_compiler_ii_0_ast 
# Start time: 22:03:32 on Mar 10,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.reverb_fir_compiler_ii_0_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# ** Warning: (vsim-3473) Component instance "hpfircore_core : REVERB_fir_compiler_ii_0_rtl_core" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /reverb_fir_compiler_ii_0_ast/real_passthrough File: REVERB_fir_compiler_ii_0_ast.vhd
# Loading work.auk_dspip_roundsat_hpfir(beh)
# End time: 22:04:16 on Mar 10,2023, Elapsed time: 0:00:44
# Errors: 0, Warnings: 1
