#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May 14 08:37:16 2024
# Process ID: 24556
# Current directory: C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.runs/design_1_cnn_0_0_synth_1
# Command line: vivado.exe -log design_1_cnn_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cnn_0_0.tcl
# Log file: C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.vds
# Journal file: C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.runs/design_1_cnn_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_cnn_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W14_6_OPT3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2019/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.cache/ip 
Command: synth_design -top design_1_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27608 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 839.211 ; gain = 183.664
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cnn_0_0' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/synth/design_1_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:12]
	Parameter ap_ST_fsm_state1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 31'b0000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 31'b0000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 31'b0000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 31'b0000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 31'b0000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 31'b0000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 31'b0000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 31'b0000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 31'b0000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 31'b0000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 31'b0000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 31'b0000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 31'b0000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 31'b0000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 31'b0000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 31'b0000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 31'b0000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 31'b0000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 31'b0000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 31'b0000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 31'b0000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 31'b0000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 31'b0000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 31'b0000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 31'b0000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 31'b0000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 31'b0001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 31'b0010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 31'b0100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 31'b1000000000000000000000000000000 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:130]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_weighbwn' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_weighbwn.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 1500 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_weighbwn_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_weighbwn.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1500 - type: integer 
INFO: [Synth 8-3876] $readmem data file './cnn_dense_2_weighbwn_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_weighbwn.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_weighbwn_rom' (1#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_weighbwn.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_weighbwn' (2#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_weighbwn.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_bias_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_bias_V.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_bias_V_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_bias_V.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_bias_V.v:18]
INFO: [Synth 8-3876] $readmem data file './cnn_dense_2_bias_V_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_bias_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_bias_V_rom' (3#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_bias_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_bias_V' (4#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_bias_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_out_weibxn' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_out_weibxn.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 300 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_out_weibxn_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_out_weibxn.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 300 - type: integer 
INFO: [Synth 8-3876] $readmem data file './cnn_dense_out_weibxn_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_out_weibxn.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_out_weibxn_rom' (5#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_out_weibxn.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_out_weibxn' (6#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_out_weibxn.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_out_biabyn' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_out_biabyn.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_out_biabyn_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_out_biabyn.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_out_biabyn.v:18]
INFO: [Synth 8-3876] $readmem data file './cnn_dense_out_biabyn_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_out_biabyn.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_out_biabyn_rom' (7#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_out_biabyn.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_out_biabyn' (8#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_out_biabyn.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_CRTL_BUS_s_axi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_CRTL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_CRTL_BUS_s_axi.v:184]
INFO: [Synth 8-6155] done synthesizing module 'cnn_CRTL_BUS_s_axi' (9#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_CRTL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_array_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_array_V.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_array_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_array_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_array_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_array_V_ram' (10#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_array_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_array_V' (11#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_array_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_bzo' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_conv_1_input_bzo.v:52]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_bzo_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_conv_1_input_bzo.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 28 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_conv_1_input_bzo.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_bzo_ram' (12#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_conv_1_input_bzo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_bzo' (13#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_conv_1_input_bzo.v:52]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_conv_1_out_V.v:52]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 4056 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_conv_1_out_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4056 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_conv_1_out_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out_V_ram' (14#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_conv_1_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out_V' (15#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_conv_1_out_V.v:52]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_oub1s' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_max_pool_1_oub1s.v:52]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 169 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_oub1s_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_max_pool_1_oub1s.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 169 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_max_pool_1_oub1s.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_oub1s_ram' (16#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_max_pool_1_oub1s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_oub1s' (17#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_max_pool_1_oub1s.v:52]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_conv_2_out_V.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 1936 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_conv_2_out_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1936 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_conv_2_out_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out_V_ram' (18#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_conv_2_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out_V' (19#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_conv_2_out_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_oub7t' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_max_pool_2_oub7t.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_oub7t_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_max_pool_2_oub7t.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_max_pool_2_oub7t.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_oub7t_ram' (20#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_max_pool_2_oub7t.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_oub7t' (21#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_max_pool_2_oub7t.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_flat_array_0_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_flat_array_0_V.v:52]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_flat_array_0_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_flat_array_0_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_flat_array_0_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_flat_array_0_V_ram' (22#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_flat_array_0_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_flat_array_0_V' (23#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_flat_array_0_V.v:52]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_out_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_out_V.v:40]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_out_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_out_V.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_out_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_out_V_ram' (24#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_out_V' (25#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dense_2_out_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'conv_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state21 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:502]
INFO: [Synth 8-6157] synthesizing module 'cnn_dcmp_64ns_64nbkb' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dcmp_64ns_64nbkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dcmp_0_no_dsp_64' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dcmp_0_no_dsp_64' (36#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dcmp_64ns_64nbkb' (37#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_dcmp_64ns_64nbkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_14cud' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_14cud_DSP48_0' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14cud.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_14cud_DSP48_0' (38#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14cud.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_14cud' (39#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14cud.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_7dEe' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_7dEe.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_7dEe_DSP48_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_7dEe.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_7dEe_DSP48_1' (40#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_7dEe.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_7dEe' (41#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_7dEe.v:13]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_7eOg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_7eOg.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_7eOg_DSP48_2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_7eOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_7eOg_DSP48_2' (42#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_7eOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_7eOg' (43#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_7eOg.v:13]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_6fYi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_6fYi.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_6fYi_DSP48_3' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_6fYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_6fYi_DSP48_3' (44#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_6fYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_6fYi' (45#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_6fYi.v:13]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_8g8j' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_8g8j.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_8g8j_DSP48_4' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_8g8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_8g8j_DSP48_4' (46#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_8g8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_8g8j' (47#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_8g8j.v:13]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_14hbi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14hbi.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_14hbi_DSP48_5' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14hbi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_14hbi_DSP48_5' (48#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14hbi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_14hbi' (49#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14hbi.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_9ibs' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_9ibs.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_9ibs_DSP48_6' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_9ibs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_9ibs_DSP48_6' (50#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_9ibs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_9ibs' (51#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_9ibs.v:13]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_6jbC' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_6jbC.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_6jbC_DSP48_7' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_6jbC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_6jbC_DSP48_7' (52#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_6jbC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_6jbC' (53#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_6jbC.v:13]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_9kbM' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_9kbM.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_9kbM_DSP48_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_9kbM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_9kbM_DSP48_8' (54#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_9kbM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_9kbM' (55#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mul_mul_14s_9kbM.v:13]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nlbW' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_5nlbW.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nlbW_DSP48_9' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_5nlbW.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nlbW_DSP48_9' (56#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_5nlbW.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nlbW' (57#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_5nlbW.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_14mb6' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14mb6.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_14mb6_DSP48_10' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14mb6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_14mb6_DSP48_10' (58#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14mb6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_14mb6' (59#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14mb6.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_14ncg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14ncg.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_14ncg_DSP48_11' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14ncg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_14ncg_DSP48_11' (60#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14ncg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_14ncg' (61#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14ncg.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15828]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:15834]
INFO: [Synth 8-6155] done synthesizing module 'conv_1' (62#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state18 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state19 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:946]
INFO: [Synth 8-6157] synthesizing module 'dense_1_dense_1_wbml' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_wbml.v:95]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 20000 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_1_dense_1_wbml_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_wbml.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 20000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_wbml.v:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_wbml.v:31]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_wbml.v:32]
INFO: [Synth 8-3876] $readmem data file './dense_1_dense_1_wbml_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_wbml.v:35]
INFO: [Synth 8-3876] $readmem data file './dense_1_dense_1_wbml_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_wbml.v:36]
INFO: [Synth 8-3876] $readmem data file './dense_1_dense_1_wbml_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_wbml.v:37]
INFO: [Synth 8-6155] done synthesizing module 'dense_1_dense_1_wbml_rom' (63#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_wbml.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_1_dense_1_wbml' (64#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_wbml.v:95]
INFO: [Synth 8-6157] synthesizing module 'dense_1_dense_1_bbnm' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_bbnm.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_1_dense_1_bbnm_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_bbnm.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_bbnm.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_1_dense_1_bbnm_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_bbnm.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_1_dense_1_bbnm_rom' (65#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_bbnm.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_1_dense_1_bbnm' (66#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1_dense_1_bbnm.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_5032_14_1_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mux_5032_14_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_5032_14_1_1' (67#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mux_5032_14_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_1287_14_1_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mux_1287_14_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_1287_14_1_1' (68#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mux_1287_14_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_7nbom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_7nbom.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_7nbom_DSP48_17' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_7nbom.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_7nbom_DSP48_17' (69#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_7nbom.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_7nbom' (70#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_7nbom.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_9nbpm' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_9nbpm.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_9nbpm_DSP48_18' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_9nbpm.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_9nbpm_DSP48_18' (71#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_9nbpm.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_9nbpm' (72#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_9nbpm.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_9sbqm' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_9sbqm.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_9sbqm_DSP48_19' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_9sbqm.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_9sbqm_DSP48_19' (73#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_9sbqm.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_9sbqm' (74#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_9sbqm.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_14brm' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14brm.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_14brm_DSP48_20' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14brm.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_14brm_DSP48_20' (75#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14brm.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_14brm' (76#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_mac_muladd_14brm.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19884]
INFO: [Synth 8-6155] done synthesizing module 'dense_1' (77#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state17 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:144]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weipcA' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weipcA.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weipcA_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weipcA.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weipcA.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weipcA_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weipcA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weipcA_rom' (78#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weipcA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weipcA' (79#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weipcA.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiqcK' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiqcK.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiqcK_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiqcK.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiqcK.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiqcK_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiqcK.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiqcK_rom' (80#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiqcK.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiqcK' (81#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiqcK.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weircU' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weircU.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weircU_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weircU.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weircU.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weircU_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weircU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weircU_rom' (82#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weircU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weircU' (83#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weircU.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weisc4' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weisc4.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weisc4_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weisc4.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weisc4.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weisc4_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weisc4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weisc4_rom' (84#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weisc4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weisc4' (85#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weisc4.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weitde' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weitde.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weitde_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weitde.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weitde.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weitde_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weitde.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weitde_rom' (86#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weitde.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weitde' (87#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weitde.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiudo' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiudo.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiudo_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiudo.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiudo.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiudo_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiudo.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiudo_rom' (88#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiudo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiudo' (89#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiudo.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weivdy' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weivdy.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weivdy_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weivdy.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weivdy.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weivdy_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weivdy.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weivdy_rom' (90#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weivdy.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weivdy' (91#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weivdy.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiwdI' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiwdI.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiwdI_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiwdI.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiwdI.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiwdI_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiwdI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiwdI_rom' (92#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiwdI.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiwdI' (93#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiwdI.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weixdS' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weixdS.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weixdS_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weixdS.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weixdS.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weixdS_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weixdS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weixdS_rom' (94#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weixdS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weixdS' (95#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weixdS.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiyd2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiyd2.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiyd2_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiyd2.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiyd2.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiyd2_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiyd2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiyd2_rom' (96#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiyd2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiyd2' (97#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiyd2.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weizec' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weizec.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weizec_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weizec.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weizec.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weizec_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weizec.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weizec_rom' (98#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weizec.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weizec' (99#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weizec.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiAem' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiAem.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiAem_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiAem.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiAem.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiAem_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiAem.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiAem_rom' (100#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiAem.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiAem' (101#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiAem.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiBew' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiBew.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiBew_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiBew.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiBew.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiBew_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiBew.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiBew_rom' (102#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiBew.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiBew' (103#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiBew.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiCeG' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiCeG.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiCeG_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiCeG.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiCeG.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiCeG_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiCeG.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiCeG_rom' (104#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiCeG.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiCeG' (105#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiCeG.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiDeQ' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiDeQ.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiDeQ_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiDeQ.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiDeQ.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiDeQ_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiDeQ.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiDeQ_rom' (106#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiDeQ.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiDeQ' (107#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiDeQ.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiEe0' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiEe0.v:39]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiEe0.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiEe0_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiEe0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiEe0_rom' (108#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiEe0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiEe0' (109#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiEe0.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiFfa.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiFfa_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiFfa.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiFfa_rom' (110#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiFfa.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiFfa' (111#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiFfa.v:39]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiGfk.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiGfk_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiGfk.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiHfu.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiHfu_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiHfu.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiIfE.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiIfE_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiIfE.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiJfO.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiJfO_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiJfO.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiKfY.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiKfY_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiKfY.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiLf8.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiLf8_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiLf8.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiMgi.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiMgi_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiMgi.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiNgs.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiNgs_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiNgs.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiOgC.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiOgC_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiOgC.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiPgM.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiPgM_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiPgM.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiQgW.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiQgW_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiQgW.v:21]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiRg6.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiRg6_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiRg6.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiShg.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiShg_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiShg.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiThq.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiThq_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiThq.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiUhA.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiUhA_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiUhA.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiVhK.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiVhK_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiVhK.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiWhU.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiWhU_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiWhU.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiXh4.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiXh4_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiXh4.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiYie.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiYie_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiYie.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiZio.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiZio_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weiZio.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei0iy.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei0iy_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei0iy.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei1iI.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei1iI_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei1iI.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei2iS.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei2iS_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei2iS.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei3i2.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei3i2_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei3i2.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei4jc.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei4jc_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei4jc.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei5jm.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei5jm_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei5jm.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei6jw.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei6jw_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei6jw.v:21]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei7jG.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei7jG_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei7jG.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei8jQ.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei8jQ_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei8jQ.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei9j0.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei9j0_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_wei9j0.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weibak.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weibak_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weibak.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weibbk.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weibbk_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weibbk.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weibck.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weibck_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weibck.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weibdk.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weibdk_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weibdk.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weibek.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weibek_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weibek.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weibfk.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weibfk_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weibfk.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weibgk.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weibgk_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_weibgk.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_biabhl.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_biabhl_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2_conv_2_biabhl.v:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:4081]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:4141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:4143]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:4145]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:4147]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:4149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:4151]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:4153]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:4155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:4157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:4159]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:4161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:4163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:4479]
	Parameter ap_ST_fsm_state1 bound to: 35'b00000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 35'b00000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 35'b00000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 35'b00000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 35'b00000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 35'b00000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 35'b00000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 35'b00000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 35'b00000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 35'b00000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 35'b00000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 35'b00000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 35'b00000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 35'b00000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 35'b00000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 35'b00000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 35'b00000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 35'b00000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 35'b00000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 35'b00000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 35'b00000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 35'b00000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 35'b00000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 35'b00000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 35'b00000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 35'b00000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 35'b00000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 35'b00000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 35'b00000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 35'b00000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 35'b00001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 35'b00010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 35'b00100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 35'b01000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 35'b10000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/soft_max.v:89]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/exp_15_7_s.v:36]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/exp_15_7_s_f_x_lsbsm.v:18]
INFO: [Synth 8-3876] $readmem data file './exp_15_7_s_f_x_lsbsm_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/exp_15_7_s_f_x_lsbsm.v:21]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/exp_15_7_s_exp_x_btn.v:18]
INFO: [Synth 8-3876] $readmem data file './exp_15_7_s_exp_x_btn_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/exp_15_7_s_exp_x_btn.v:21]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/exp_15_7_s_exp_x_bun.v:18]
INFO: [Synth 8-3876] $readmem data file './exp_15_7_s_exp_x_bun_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/exp_15_7_s_exp_x_bun.v:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/exp_15_7_s.v:344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/exp_15_7_s.v:414]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/exp_15_7_s.v:440]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 26 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter in0_WIDTH bound to: 22 - type: integer 
	Parameter in1_WIDTH bound to: 14 - type: integer 
	Parameter out_WIDTH bound to: 14 - type: integer 
	Parameter in0_WIDTH bound to: 22 - type: integer 
	Parameter in1_WIDTH bound to: 14 - type: integer 
	Parameter out_WIDTH bound to: 14 - type: integer 
	Parameter cal_WIDTH bound to: 22 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/soft_max.v:554]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:111]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:797]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln10_reg_729_pp0_iter1_reg_reg was removed.  [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:373]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_2.v:55]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_2.v:408]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/flat.v:543]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fpext_0_no_dsp_32' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fpext_0_no_dsp_32' (217#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:8491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:8501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:8543]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:8547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:8549]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:8551]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:8553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:8555]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:8557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:8559]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:8577]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:8613]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tdata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1209.816 ; gain = 554.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1209.816 ; gain = 554.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1209.816 ; gain = 554.270
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1396.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.791 . Memory (MB): peak = 1413.285 ; gain = 16.312
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 1413.285 ; gain = 757.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 1413.285 ; gain = 757.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 1413.285 ; gain = 757.738
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'or_ln_reg_30983_reg[31:1]' into 'or_ln899_3_reg_30827_reg[31:1]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:16614]
INFO: [Synth 8-4471] merging register 'or_ln899_4_reg_31019_reg[31:1]' into 'or_ln899_3_reg_30827_reg[31:1]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:16610]
INFO: [Synth 8-4471] merging register 'or_ln899_5_reg_31060_reg[31:1]' into 'or_ln899_3_reg_30827_reg[31:1]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:16612]
INFO: [Synth 8-4471] merging register 'sub_ln203_reg_31090_reg[0:0]' into 'add_ln1192_112_reg_24951_reg[0:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:11252]
INFO: [Synth 8-4471] merging register 'or_ln899_1_reg_31218_reg[31:1]' into 'or_ln899_3_reg_30827_reg[31:1]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:16604]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1192_147_reg_30848_reg' and it is trimmed from '27' to '20' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:4608]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln894_2_reg_31188_reg' and it is trimmed from '14' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:4660]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln894_1_reg_31146_reg' and it is trimmed from '14' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:4700]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1192_112_reg_24951_reg' and it is trimmed from '28' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:4587]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln894_reg_30781_reg' and it is trimmed from '14' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:4689]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln203_reg_31090_reg' and it is trimmed from '12' to '11' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:4861]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1192_105_reg_24146_reg' and it is trimmed from '29' to '22' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_1.v:4579]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln14_reg_20729_reg[5:0]' into 'zext_ln13_reg_20734_reg[5:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:15991]
INFO: [Synth 8-4471] merging register 'dense_1_out_16_V_wr_fu_388_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19202]
INFO: [Synth 8-4471] merging register 'dense_1_out_48_V_wr_fu_392_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19272]
INFO: [Synth 8-4471] merging register 'dense_1_out_47_V_wr_fu_396_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19270]
INFO: [Synth 8-4471] merging register 'dense_1_out_17_V_wr_fu_400_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19204]
INFO: [Synth 8-4471] merging register 'dense_1_out_46_V_wr_fu_404_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19268]
INFO: [Synth 8-4471] merging register 'dense_1_out_45_V_wr_fu_408_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19266]
INFO: [Synth 8-4471] merging register 'dense_1_out_18_V_wr_fu_412_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19206]
INFO: [Synth 8-4471] merging register 'dense_1_out_44_V_wr_fu_416_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19264]
INFO: [Synth 8-4471] merging register 'dense_1_out_43_V_wr_fu_420_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19262]
INFO: [Synth 8-4471] merging register 'dense_1_out_19_V_wr_fu_424_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19208]
INFO: [Synth 8-4471] merging register 'dense_1_out_42_V_wr_fu_428_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19260]
INFO: [Synth 8-4471] merging register 'dense_1_out_41_V_wr_fu_432_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19258]
INFO: [Synth 8-4471] merging register 'dense_1_out_20_V_wr_fu_436_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19212]
INFO: [Synth 8-4471] merging register 'dense_1_out_40_V_wr_fu_440_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19256]
INFO: [Synth 8-4471] merging register 'dense_1_out_39_V_wr_fu_444_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19252]
INFO: [Synth 8-4471] merging register 'dense_1_out_21_V_wr_fu_448_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19214]
INFO: [Synth 8-4471] merging register 'dense_1_out_38_V_wr_fu_452_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19250]
INFO: [Synth 8-4471] merging register 'dense_1_out_37_V_wr_fu_456_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19248]
INFO: [Synth 8-4471] merging register 'dense_1_out_22_V_wr_fu_460_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19216]
INFO: [Synth 8-4471] merging register 'dense_1_out_36_V_wr_fu_464_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19246]
INFO: [Synth 8-4471] merging register 'dense_1_out_35_V_wr_fu_468_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19244]
INFO: [Synth 8-4471] merging register 'dense_1_out_23_V_wr_fu_472_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19218]
INFO: [Synth 8-4471] merging register 'dense_1_out_34_V_wr_fu_476_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19242]
INFO: [Synth 8-4471] merging register 'dense_1_out_33_V_wr_fu_480_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19240]
INFO: [Synth 8-4471] merging register 'dense_1_out_24_V_wr_fu_484_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19220]
INFO: [Synth 8-4471] merging register 'dense_1_out_32_V_wr_fu_488_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19238]
INFO: [Synth 8-4471] merging register 'dense_1_out_31_V_wr_fu_492_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19236]
INFO: [Synth 8-4471] merging register 'dense_1_out_25_V_wr_fu_496_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19222]
INFO: [Synth 8-4471] merging register 'dense_1_out_30_V_wr_fu_500_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19234]
INFO: [Synth 8-4471] merging register 'dense_1_out_29_V_wr_fu_504_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19230]
INFO: [Synth 8-4471] merging register 'dense_1_out_26_V_wr_fu_508_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19224]
INFO: [Synth 8-4471] merging register 'dense_1_out_28_V_wr_fu_512_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19228]
INFO: [Synth 8-4471] merging register 'dense_1_out_27_V_wr_fu_516_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19226]
INFO: [Synth 8-4471] merging register 'dense_1_out_15_V_wr_fu_520_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19200]
INFO: [Synth 8-4471] merging register 'dense_1_out_14_V_wr_fu_528_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19198]
INFO: [Synth 8-4471] merging register 'dense_1_out_V_086_fu_532_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19884]
INFO: [Synth 8-4471] merging register 'dense_1_out_13_V_wr_fu_536_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19196]
INFO: [Synth 8-4471] merging register 'dense_1_out_12_V_wr_fu_540_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19194]
INFO: [Synth 8-4471] merging register 'dense_1_out_1_V_wri_fu_544_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19188]
INFO: [Synth 8-4471] merging register 'dense_1_out_11_V_wr_fu_548_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19192]
INFO: [Synth 8-4471] merging register 'dense_1_out_10_V_wr_fu_552_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19190]
INFO: [Synth 8-4471] merging register 'dense_1_out_2_V_wri_fu_556_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19210]
INFO: [Synth 8-4471] merging register 'dense_1_out_9_V_wri_fu_560_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19284]
INFO: [Synth 8-4471] merging register 'dense_1_out_8_V_wri_fu_564_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19282]
INFO: [Synth 8-4471] merging register 'dense_1_out_3_V_wri_fu_568_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19232]
INFO: [Synth 8-4471] merging register 'dense_1_out_7_V_wri_fu_572_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19280]
INFO: [Synth 8-4471] merging register 'dense_1_out_6_V_wri_fu_576_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19278]
INFO: [Synth 8-4471] merging register 'dense_1_out_4_V_wri_fu_580_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19254]
INFO: [Synth 8-4471] merging register 'dense_1_out_5_V_wri_fu_584_reg[13:13]' into 'dense_1_out_49_V_wr_fu_384_reg[13:13]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/dense_1.v:19276]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln37_1_reg_4995_reg[7:4]' into 'zext_ln37_reg_4954_reg[7:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:3618]
INFO: [Synth 8-4471] merging register 'zext_ln37_2_reg_5348_reg[7:4]' into 'zext_ln37_reg_4954_reg[7:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:3624]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:3241]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:3239]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_5_reg_6105_reg' and it is trimmed from '63' to '52' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:2606]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_reg_4990_reg' and it is trimmed from '8' to '7' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:2465]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_5036_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:2587]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_5036_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:2457]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/exp_15_7_s.v:424]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/exp_15_7_s.v:434]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn_sdiv_22ns_14sbvn.v:42]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1494_4_reg_798_reg' and it is trimmed from '13' to '12' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:357]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1494_8_reg_808_reg' and it is trimmed from '13' to '12' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_1.v:358]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln13_1_reg_386_reg[4:0]' into 'zext_ln13_reg_381_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_2.v:240]
INFO: [Synth 8-4471] merging register 'shl_ln1_reg_417_reg[0:0]' into 'shl_ln_reg_399_reg[0:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_2.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln1494_reg_430_reg' and it is trimmed from '8' to '7' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_2.v:222]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_reg_404_reg' and it is trimmed from '6' to '5' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/max_pool_2.v:191]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_18_cast_reg_1240_reg' and it is trimmed from '6' to '5' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/flat.v:650]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'conv_1_input_10_V_a_reg_2954_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4485]
INFO: [Synth 8-4471] merging register 'conv_1_input_11_V_a_reg_2959_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4486]
INFO: [Synth 8-4471] merging register 'conv_1_input_12_V_a_reg_2964_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4487]
INFO: [Synth 8-4471] merging register 'conv_1_input_13_V_a_reg_2969_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4488]
INFO: [Synth 8-4471] merging register 'conv_1_input_14_V_a_reg_2974_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4489]
INFO: [Synth 8-4471] merging register 'conv_1_input_15_V_a_reg_2979_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4490]
INFO: [Synth 8-4471] merging register 'conv_1_input_16_V_a_reg_2984_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4491]
INFO: [Synth 8-4471] merging register 'conv_1_input_17_V_a_reg_2989_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4492]
INFO: [Synth 8-4471] merging register 'conv_1_input_18_V_a_reg_2994_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4493]
INFO: [Synth 8-4471] merging register 'conv_1_input_19_V_a_reg_2999_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4494]
INFO: [Synth 8-4471] merging register 'conv_1_input_1_V_ad_reg_2909_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4495]
INFO: [Synth 8-4471] merging register 'conv_1_input_20_V_a_reg_3004_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4496]
INFO: [Synth 8-4471] merging register 'conv_1_input_21_V_a_reg_3009_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4497]
INFO: [Synth 8-4471] merging register 'conv_1_input_22_V_a_reg_3014_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4498]
INFO: [Synth 8-4471] merging register 'conv_1_input_23_V_a_reg_3019_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4499]
INFO: [Synth 8-4471] merging register 'conv_1_input_24_V_a_reg_3024_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4500]
INFO: [Synth 8-4471] merging register 'conv_1_input_25_V_a_reg_3029_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4501]
INFO: [Synth 8-4471] merging register 'conv_1_input_26_V_a_reg_3034_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4502]
INFO: [Synth 8-4471] merging register 'conv_1_input_27_V_a_reg_3039_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4503]
INFO: [Synth 8-4471] merging register 'conv_1_input_2_V_ad_reg_2914_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4504]
INFO: [Synth 8-4471] merging register 'conv_1_input_3_V_ad_reg_2919_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4505]
INFO: [Synth 8-4471] merging register 'conv_1_input_4_V_ad_reg_2924_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4506]
INFO: [Synth 8-4471] merging register 'conv_1_input_5_V_ad_reg_2929_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4507]
INFO: [Synth 8-4471] merging register 'conv_1_input_6_V_ad_reg_2934_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4508]
INFO: [Synth 8-4471] merging register 'conv_1_input_7_V_ad_reg_2939_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4509]
INFO: [Synth 8-4471] merging register 'conv_1_input_8_V_ad_reg_2944_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4510]
INFO: [Synth 8-4471] merging register 'conv_1_input_9_V_ad_reg_2949_reg[4:0]' into 'conv_1_input_0_V_ad_reg_2904_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4511]
INFO: [Synth 8-4471] merging register 'zext_ln13_reg_3367_reg[4:0]' into 'zext_ln14_reg_3361_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4633]
INFO: [Synth 8-4471] merging register 'zext_ln46_reg_3414_reg[3:0]' into 'zext_ln48_reg_3408_reg[3:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/cnn.v:4640]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'cnn_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'cnn_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 1413.285 ; gain = 757.738
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64nbkb:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64nbkb:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64nbkb:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64nbkb:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64nbkb:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64nbkb:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64nbkb:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64nbkb:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/cnn_fpext_32ns_64b8t_U477/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/cnn_fpext_32ns_64b8t_U477/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/cnn_fpext_32ns_64b8t_U477/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/cnn_fpext_32ns_64b8t_U477/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/cnn_fpext_32ns_64b8t_U477/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/cnn_fpext_32ns_64b8t_U477/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conv_1__GB0   |           1|     19054|
|2     |conv_1__GB1   |           1|     24819|
|3     |conv_1__GB2   |           1|     29104|
|4     |dense_1__GB0  |           1|     32277|
|5     |dense_1__GB1  |           1|      8178|
|6     |dense_1__GB2  |           1|     10093|
|7     |dense_1__GB3  |           1|     21215|
|8     |dense_1__GB4  |           1|     19152|
|9     |cnn__GC0      |           1|     21744|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP cnn_mac_muladd_14ncg_U20/cnn_mac_muladd_14ncg_DSP48_11_U/p, operation Mode is: C+A2*(B:0x4f).
DSP Report: register ap_phi_reg_pp0_iter0_phi_ln1117_46_reg_14151_reg is absorbed into DSP cnn_mac_muladd_14ncg_U20/cnn_mac_muladd_14ncg_DSP48_11_U/p.
DSP Report: operator cnn_mac_muladd_14ncg_U20/cnn_mac_muladd_14ncg_DSP48_11_U/p is absorbed into DSP cnn_mac_muladd_14ncg_U20/cnn_mac_muladd_14ncg_DSP48_11_U/p.
DSP Report: operator cnn_mac_muladd_14ncg_U20/cnn_mac_muladd_14ncg_DSP48_11_U/m is absorbed into DSP cnn_mac_muladd_14ncg_U20/cnn_mac_muladd_14ncg_DSP48_11_U/p.
DSP Report: Generating DSP add_ln1192_143_fu_18583_p2, operation Mode is: C+(A*(B:0x3ff5e))'.
DSP Report: register mul_ln1118_81_reg_29008_reg is absorbed into DSP add_ln1192_143_fu_18583_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U21/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_143_fu_18583_p2.
DSP Report: operator add_ln1192_143_fu_18583_p2 is absorbed into DSP add_ln1192_143_fu_18583_p2.
DSP Report: Generating DSP cnn_mac_muladd_14cud_U25/cnn_mac_muladd_14cud_DSP48_0_U/p, operation Mode is: C+A''*(B:0x3ffb6).
DSP Report: register ap_phi_reg_pp0_iter0_phi_ln1117_49_reg_14349_reg is absorbed into DSP cnn_mac_muladd_14cud_U25/cnn_mac_muladd_14cud_DSP48_0_U/p.
DSP Report: register phi_ln1117_49_reg_14349_reg is absorbed into DSP cnn_mac_muladd_14cud_U25/cnn_mac_muladd_14cud_DSP48_0_U/p.
DSP Report: operator cnn_mac_muladd_14cud_U25/cnn_mac_muladd_14cud_DSP48_0_U/p is absorbed into DSP cnn_mac_muladd_14cud_U25/cnn_mac_muladd_14cud_DSP48_0_U/p.
DSP Report: operator cnn_mac_muladd_14cud_U25/cnn_mac_muladd_14cud_DSP48_0_U/m is absorbed into DSP cnn_mac_muladd_14cud_U25/cnn_mac_muladd_14cud_DSP48_0_U/p.
DSP Report: Generating DSP cnn_mac_muladd_14hbi_U32/cnn_mac_muladd_14hbi_DSP48_5_U/p, operation Mode is: C'+A*(B:0x6e).
DSP Report: register cnn_mac_muladd_14hbi_U32/cnn_mac_muladd_14hbi_DSP48_5_U/p is absorbed into DSP cnn_mac_muladd_14hbi_U32/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: operator cnn_mac_muladd_14hbi_U32/cnn_mac_muladd_14hbi_DSP48_5_U/p is absorbed into DSP cnn_mac_muladd_14hbi_U32/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: operator cnn_mac_muladd_14hbi_U32/cnn_mac_muladd_14hbi_DSP48_5_U/m is absorbed into DSP cnn_mac_muladd_14hbi_U32/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: Generating DSP add_ln1192_146_fu_19544_p2, operation Mode is: C+A*(B:0x3ff6a).
DSP Report: operator add_ln1192_146_fu_19544_p2 is absorbed into DSP add_ln1192_146_fu_19544_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U33/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_146_fu_19544_p2.
DSP Report: Generating DSP cnn_mac_muladd_14mb6_U17/cnn_mac_muladd_14mb6_DSP48_10_U/p, operation Mode is: C+A2*(B:0x65).
DSP Report: register ap_phi_reg_pp0_iter0_phi_ln1117_37_reg_13673_reg is absorbed into DSP cnn_mac_muladd_14mb6_U17/cnn_mac_muladd_14mb6_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_14mb6_U17/cnn_mac_muladd_14mb6_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_14mb6_U17/cnn_mac_muladd_14mb6_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_14mb6_U17/cnn_mac_muladd_14mb6_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_14mb6_U17/cnn_mac_muladd_14mb6_DSP48_10_U/p.
DSP Report: Generating DSP add_ln1192_135_fu_18154_p2, operation Mode is: C+A*(B:0x3ff47).
DSP Report: operator add_ln1192_135_fu_18154_p2 is absorbed into DSP add_ln1192_135_fu_18154_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U18/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_135_fu_18154_p2.
DSP Report: Generating DSP add_ln1192_137_fu_18258_p2, operation Mode is: C'+(A*(B:0x15))'.
DSP Report: register add_ln1192_137_fu_18258_p2 is absorbed into DSP add_ln1192_137_fu_18258_p2.
DSP Report: register mul_ln1118_77_reg_26862_reg is absorbed into DSP add_ln1192_137_fu_18258_p2.
DSP Report: operator cnn_mul_mul_14s_6fYi_U15/cnn_mul_mul_14s_6fYi_DSP48_3_U/p is absorbed into DSP add_ln1192_137_fu_18258_p2.
DSP Report: operator add_ln1192_137_fu_18258_p2 is absorbed into DSP add_ln1192_137_fu_18258_p2.
DSP Report: Generating DSP add_ln1192_139_fu_19458_p2, operation Mode is: C+A*(B:0x3ff55).
DSP Report: operator add_ln1192_139_fu_19458_p2 is absorbed into DSP add_ln1192_139_fu_19458_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U31/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_139_fu_19458_p2.
DSP Report: Generating DSP add_ln1192_140_fu_19489_p2, operation Mode is: C+(A*(B:0x3ff31))'.
DSP Report: register mul_ln1118_79_reg_30228_reg is absorbed into DSP add_ln1192_140_fu_19489_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U29/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_140_fu_19489_p2.
DSP Report: operator add_ln1192_140_fu_19489_p2 is absorbed into DSP add_ln1192_140_fu_19489_p2.
DSP Report: Generating DSP add_ln1192_111_fu_17569_p2, operation Mode is: C'+(A*(B:0x2d))'.
DSP Report: register add_ln1192_111_fu_17569_p2 is absorbed into DSP add_ln1192_111_fu_17569_p2.
DSP Report: register mul_ln1118_62_reg_24151_reg is absorbed into DSP add_ln1192_111_fu_17569_p2.
DSP Report: operator cnn_mul_mul_14s_7eOg_U9/cnn_mul_mul_14s_7eOg_DSP48_2_U/p is absorbed into DSP add_ln1192_111_fu_17569_p2.
DSP Report: operator add_ln1192_111_fu_17569_p2 is absorbed into DSP add_ln1192_111_fu_17569_p2.
DSP Report: Generating DSP add_ln1192_114_fu_18397_p2, operation Mode is: C+A*(B:0x3ff76).
DSP Report: operator add_ln1192_114_fu_18397_p2 is absorbed into DSP add_ln1192_114_fu_18397_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U22/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_114_fu_18397_p2.
DSP Report: Generating DSP cnn_mac_muladd_14cud_U23/cnn_mac_muladd_14cud_DSP48_0_U/p, operation Mode is: C+A2*(B:0x3ff93).
DSP Report: register ap_phi_reg_pp0_iter0_phi_ln1117_16_reg_14547_reg is absorbed into DSP cnn_mac_muladd_14cud_U23/cnn_mac_muladd_14cud_DSP48_0_U/p.
DSP Report: operator cnn_mac_muladd_14cud_U23/cnn_mac_muladd_14cud_DSP48_0_U/p is absorbed into DSP cnn_mac_muladd_14cud_U23/cnn_mac_muladd_14cud_DSP48_0_U/p.
DSP Report: operator cnn_mac_muladd_14cud_U23/cnn_mac_muladd_14cud_DSP48_0_U/m is absorbed into DSP cnn_mac_muladd_14cud_U23/cnn_mac_muladd_14cud_DSP48_0_U/p.
DSP Report: Generating DSP cnn_mac_muladd_14cud_U34/cnn_mac_muladd_14cud_DSP48_0_U/p, operation Mode is: C'+A''*(B:0x3ff87).
DSP Report: register ap_phi_reg_pp0_iter0_phi_ln1117_17_reg_14604_reg is absorbed into DSP cnn_mac_muladd_14cud_U34/cnn_mac_muladd_14cud_DSP48_0_U/p.
DSP Report: register phi_ln1117_17_reg_14604_reg is absorbed into DSP cnn_mac_muladd_14cud_U34/cnn_mac_muladd_14cud_DSP48_0_U/p.
DSP Report: register cnn_mac_muladd_14cud_U34/cnn_mac_muladd_14cud_DSP48_0_U/p is absorbed into DSP cnn_mac_muladd_14cud_U34/cnn_mac_muladd_14cud_DSP48_0_U/p.
DSP Report: operator cnn_mac_muladd_14cud_U34/cnn_mac_muladd_14cud_DSP48_0_U/p is absorbed into DSP cnn_mac_muladd_14cud_U34/cnn_mac_muladd_14cud_DSP48_0_U/p.
DSP Report: operator cnn_mac_muladd_14cud_U34/cnn_mac_muladd_14cud_DSP48_0_U/m is absorbed into DSP cnn_mac_muladd_14cud_U34/cnn_mac_muladd_14cud_DSP48_0_U/p.
DSP Report: Generating DSP add_ln1192_118_fu_17782_p2, operation Mode is: C+A2*(B:0x8a).
DSP Report: register ap_phi_reg_pp0_iter0_phi_ln1117_20_reg_13004_reg is absorbed into DSP add_ln1192_118_fu_17782_p2.
DSP Report: operator add_ln1192_118_fu_17782_p2 is absorbed into DSP add_ln1192_118_fu_17782_p2.
DSP Report: operator cnn_mul_mul_14s_9ibs_U10/cnn_mul_mul_14s_9ibs_DSP48_6_U/p is absorbed into DSP add_ln1192_118_fu_17782_p2.
DSP Report: Generating DSP cnn_mac_muladd_14hbi_U11/cnn_mac_muladd_14hbi_DSP48_5_U/p, operation Mode is: C+A*(B:0x5a).
DSP Report: operator cnn_mac_muladd_14hbi_U11/cnn_mac_muladd_14hbi_DSP48_5_U/p is absorbed into DSP cnn_mac_muladd_14hbi_U11/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: operator cnn_mac_muladd_14hbi_U11/cnn_mac_muladd_14hbi_DSP48_5_U/m is absorbed into DSP cnn_mac_muladd_14hbi_U11/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: Generating DSP add_ln1192_121_reg_29023_reg, operation Mode is: C+A*(B:0x6b).
DSP Report: register add_ln1192_121_reg_29023_reg is absorbed into DSP add_ln1192_121_reg_29023_reg.
DSP Report: operator cnn_mac_muladd_14hbi_U24/cnn_mac_muladd_14hbi_DSP48_5_U/p is absorbed into DSP add_ln1192_121_reg_29023_reg.
DSP Report: operator cnn_mac_muladd_14hbi_U24/cnn_mac_muladd_14hbi_DSP48_5_U/m is absorbed into DSP add_ln1192_121_reg_29023_reg.
DSP Report: Generating DSP cnn_mac_muladd_14hbi_U35/cnn_mac_muladd_14hbi_DSP48_5_U/p, operation Mode is: C'+A''*(B:0x49).
DSP Report: register ap_phi_reg_pp0_iter0_phi_ln1117_26_reg_14943_reg is absorbed into DSP cnn_mac_muladd_14hbi_U35/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: register phi_ln1117_26_reg_14943_reg is absorbed into DSP cnn_mac_muladd_14hbi_U35/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: register cnn_mac_muladd_14hbi_U35/cnn_mac_muladd_14hbi_DSP48_5_U/p is absorbed into DSP cnn_mac_muladd_14hbi_U35/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: operator cnn_mac_muladd_14hbi_U35/cnn_mac_muladd_14hbi_DSP48_5_U/p is absorbed into DSP cnn_mac_muladd_14hbi_U35/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: operator cnn_mac_muladd_14hbi_U35/cnn_mac_muladd_14hbi_DSP48_5_U/m is absorbed into DSP cnn_mac_muladd_14hbi_U35/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: Generating DSP add_ln1192_125_fu_17899_p2, operation Mode is: C+(A*(B:0x3ffe7))'.
DSP Report: register mul_ln1118_70_reg_25091_reg is absorbed into DSP add_ln1192_125_fu_17899_p2.
DSP Report: operator cnn_mul_mul_14s_6jbC_U12/cnn_mul_mul_14s_6jbC_DSP48_7_U/p is absorbed into DSP add_ln1192_125_fu_17899_p2.
DSP Report: operator add_ln1192_125_fu_17899_p2 is absorbed into DSP add_ln1192_125_fu_17899_p2.
DSP Report: Generating DSP add_ln1192_126_reg_26457_reg, operation Mode is: C+A2*(B:0x3ff85).
DSP Report: register ap_phi_reg_pp0_iter0_phi_ln1117_29_reg_13393_reg is absorbed into DSP add_ln1192_126_reg_26457_reg.
DSP Report: register add_ln1192_126_reg_26457_reg is absorbed into DSP add_ln1192_126_reg_26457_reg.
DSP Report: operator cnn_mac_muladd_14cud_U14/cnn_mac_muladd_14cud_DSP48_0_U/p is absorbed into DSP add_ln1192_126_reg_26457_reg.
DSP Report: operator cnn_mac_muladd_14cud_U14/cnn_mac_muladd_14cud_DSP48_0_U/m is absorbed into DSP add_ln1192_126_reg_26457_reg.
DSP Report: Generating DSP add_ln1192_129_fu_18803_p2, operation Mode is: C+(A*(B:0x3ff44))'.
DSP Report: register mul_ln1118_72_reg_25356_reg is absorbed into DSP add_ln1192_129_fu_18803_p2.
DSP Report: operator add_ln1192_129_fu_18803_p2 is absorbed into DSP add_ln1192_129_fu_18803_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U13/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_129_fu_18803_p2.
DSP Report: Generating DSP add_ln1192_130_fu_18838_p2, operation Mode is: C+A*(B:0x8a).
DSP Report: operator add_ln1192_130_fu_18838_p2 is absorbed into DSP add_ln1192_130_fu_18838_p2.
DSP Report: operator cnn_mul_mul_14s_9ibs_U26/cnn_mul_mul_14s_9ibs_DSP48_6_U/p is absorbed into DSP add_ln1192_130_fu_18838_p2.
DSP Report: Generating DSP add_ln1192_131_fu_18873_p2, operation Mode is: C+A*(B:0x92).
DSP Report: operator add_ln1192_131_fu_18873_p2 is absorbed into DSP add_ln1192_131_fu_18873_p2.
DSP Report: operator cnn_mul_mul_14s_9ibs_U27/cnn_mul_mul_14s_9ibs_DSP48_6_U/p is absorbed into DSP add_ln1192_131_fu_18873_p2.
DSP Report: Generating DSP add_ln1192_132_fu_19182_p2, operation Mode is: C'+(A*(B:0x3ffe6))'.
DSP Report: register add_ln1192_132_fu_19182_p2 is absorbed into DSP add_ln1192_132_fu_19182_p2.
DSP Report: register mul_ln1118_75_reg_29958_reg is absorbed into DSP add_ln1192_132_fu_19182_p2.
DSP Report: operator add_ln1192_132_fu_19182_p2 is absorbed into DSP add_ln1192_132_fu_19182_p2.
DSP Report: operator cnn_mul_mul_14s_6jbC_U28/cnn_mul_mul_14s_6jbC_DSP48_7_U/p is absorbed into DSP add_ln1192_132_fu_19182_p2.
DSP Report: Generating DSP cnn_mac_muladd_14cud_U2/cnn_mac_muladd_14cud_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ffa5).
DSP Report: operator cnn_mac_muladd_14cud_U2/cnn_mac_muladd_14cud_DSP48_0_U/p is absorbed into DSP cnn_mac_muladd_14cud_U2/cnn_mac_muladd_14cud_DSP48_0_U/p.
DSP Report: operator cnn_mac_muladd_14cud_U2/cnn_mac_muladd_14cud_DSP48_0_U/m is absorbed into DSP cnn_mac_muladd_14cud_U2/cnn_mac_muladd_14cud_DSP48_0_U/p.
DSP Report: Generating DSP add_ln1192_103_fu_17395_p2, operation Mode is: C+A*(B:0x3ffd3).
DSP Report: operator add_ln1192_103_fu_17395_p2 is absorbed into DSP add_ln1192_103_fu_17395_p2.
DSP Report: operator cnn_mul_mul_14s_7dEe_U3/cnn_mul_mul_14s_7dEe_DSP48_1_U/p is absorbed into DSP add_ln1192_103_fu_17395_p2.
DSP Report: Generating DSP add_ln1192_104_fu_17434_p2, operation Mode is: C+A*(B:0x34).
DSP Report: operator add_ln1192_104_fu_17434_p2 is absorbed into DSP add_ln1192_104_fu_17434_p2.
DSP Report: operator cnn_mul_mul_14s_7eOg_U4/cnn_mul_mul_14s_7eOg_DSP48_2_U/p is absorbed into DSP add_ln1192_104_fu_17434_p2.
DSP Report: Generating DSP add_ln1192_105_reg_24146_reg, operation Mode is: (C'+(A*(B:0x17))')'.
DSP Report: register add_ln1192_105_reg_24146_reg is absorbed into DSP add_ln1192_105_reg_24146_reg.
DSP Report: register add_ln1192_105_reg_24146_reg is absorbed into DSP add_ln1192_105_reg_24146_reg.
DSP Report: register mul_ln1118_56_reg_23356_reg is absorbed into DSP add_ln1192_105_reg_24146_reg.
DSP Report: operator add_ln1192_105_fu_17472_p2 is absorbed into DSP add_ln1192_105_reg_24146_reg.
DSP Report: operator cnn_mul_mul_14s_6fYi_U5/cnn_mul_mul_14s_6fYi_DSP48_3_U/p is absorbed into DSP add_ln1192_105_reg_24146_reg.
DSP Report: Generating DSP add_ln1192_107_fu_18715_p2, operation Mode is: C+(A*(B:0x94))'.
DSP Report: register mul_ln1118_57_reg_28203_reg is absorbed into DSP add_ln1192_107_fu_18715_p2.
DSP Report: operator add_ln1192_107_fu_18715_p2 is absorbed into DSP add_ln1192_107_fu_18715_p2.
DSP Report: operator cnn_mul_mul_14s_9ibs_U19/cnn_mul_mul_14s_9ibs_DSP48_6_U/p is absorbed into DSP add_ln1192_107_fu_18715_p2.
DSP Report: Generating DSP cnn_mac_muladd_14hbi_U30/cnn_mac_muladd_14hbi_DSP48_5_U/p, operation Mode is: C'+A''*(B:0x58).
DSP Report: register ap_phi_reg_pp0_iter0_phi_ln1117_8_reg_14010_reg is absorbed into DSP cnn_mac_muladd_14hbi_U30/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: register phi_ln1117_8_reg_14010_reg is absorbed into DSP cnn_mac_muladd_14hbi_U30/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: register cnn_mac_muladd_14hbi_U30/cnn_mac_muladd_14hbi_DSP48_5_U/p is absorbed into DSP cnn_mac_muladd_14hbi_U30/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: operator cnn_mac_muladd_14hbi_U30/cnn_mac_muladd_14hbi_DSP48_5_U/p is absorbed into DSP cnn_mac_muladd_14hbi_U30/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: operator cnn_mac_muladd_14hbi_U30/cnn_mac_muladd_14hbi_DSP48_5_U/m is absorbed into DSP cnn_mac_muladd_14hbi_U30/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: Generating DSP add_ln203_reg_27257_reg, operation Mode is: C+A*(B:0x1a).
DSP Report: register add_ln203_reg_27257_reg is absorbed into DSP add_ln203_reg_27257_reg.
DSP Report: operator cnn_mac_muladd_5nlbW_U16/cnn_mac_muladd_5nlbW_DSP48_9_U/p is absorbed into DSP add_ln203_reg_27257_reg.
DSP Report: operator cnn_mac_muladd_5nlbW_U16/cnn_mac_muladd_5nlbW_DSP48_9_U/m is absorbed into DSP add_ln203_reg_27257_reg.
INFO: [Synth 8-3886] merging instance 'trunc_ln894_reg_30781_reg[2]' (FDE) to 'sub_ln894_reg_30774_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln894_reg_30781_reg[0]' (FDE) to 'trunc_ln893_reg_30791_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln894_reg_30781_reg[1]' (FDE) to 'sub_ln894_reg_30774_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln894_reg_30781_reg[3]' (FDE) to 'sub_ln894_reg_30774_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln894_1_reg_31146_reg[2]' (FDE) to 'sub_ln894_1_reg_31139_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln894_1_reg_31146_reg[0]' (FDE) to 'trunc_ln893_1_reg_31156_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln894_1_reg_31146_reg[1]' (FDE) to 'sub_ln894_1_reg_31139_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln894_1_reg_31146_reg[3]' (FDE) to 'sub_ln894_1_reg_31139_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln893_reg_30791_reg[0]' (FDE) to 'sub_ln894_reg_30774_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[5]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[6]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[7]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[8]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[9]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[10]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[11]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[12]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[13]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[14]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[15]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[16]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[17]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[18]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[19]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[20]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[21]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[22]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[23]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[24]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[25]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[26]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[27]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[28]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[29]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[30]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_30774_reg[31]' (FDE) to 'sub_ln894_reg_30774_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln893_3_reg_30837_reg[0]' (FDE) to 'sub_ln894_3_reg_30821_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln899_3_reg_30827_reg[0]' (FDE) to 'icmp_ln908_3_reg_30832_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[5]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[6]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[7]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[8]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[9]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[10]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[11]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[12]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[13]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[14]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[15]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[16]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[17]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[18]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[19]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[20]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[21]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[22]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[23]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[24]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[25]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[26]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[27]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[28]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[29]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[30]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_3_reg_30821_reg[31]' (FDE) to 'sub_ln894_3_reg_30821_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\icmp_ln908_3_reg_30832_reg[0] )
INFO: [Synth 8-3886] merging instance 'trunc_ln893_2_reg_31209_reg[1]' (FDE) to 'add_ln894_2_reg_31193_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln893_2_reg_31209_reg[0]' (FDE) to 'trunc_ln894_2_reg_31188_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln897_5_reg_31199_reg[0]' (FDE) to 'add_ln894_2_reg_31193_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln894_2_reg_31188_reg[2]' (FDE) to 'sub_ln894_2_reg_31182_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln894_2_reg_31188_reg[0]' (FDE) to 'sub_ln894_2_reg_31182_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln894_2_reg_31188_reg[1]' (FDE) to 'sub_ln894_2_reg_31182_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln894_2_reg_31188_reg[3]' (FDE) to 'sub_ln894_2_reg_31182_reg[3]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_2_reg_31182_reg[5]' (FDE) to 'sub_ln894_2_reg_31182_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_2_reg_31182_reg[6]' (FDE) to 'sub_ln894_2_reg_31182_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_2_reg_31182_reg[7]' (FDE) to 'sub_ln894_2_reg_31182_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_2_reg_31182_reg[8]' (FDE) to 'sub_ln894_2_reg_31182_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_2_reg_31182_reg[9]' (FDE) to 'sub_ln894_2_reg_31182_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_2_reg_31182_reg[10]' (FDE) to 'sub_ln894_2_reg_31182_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln894_2_reg_31193_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln894_2_reg_31193_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\icmp_ln908_4_reg_31024_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\icmp_ln908_5_reg_31065_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\icmp_ln924_7_reg_31108_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\icmp_ln924_reg_31080_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\icmp_ln924_5_reg_31233_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\icmp_ln924_3_reg_31248_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\icmp_ln924_9_reg_31271_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64nbkb_U1/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cnn_dcmp_64ns_64nbkb_U1/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\icmp_ln924_11_reg_31295_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln894_3_reg_30821_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln894_reg_30774_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\icmp_ln908_reg_30988_reg[0] )
DSP Report: Generating DSP cnn_mul_mul_14s_8g8j_U6/cnn_mul_mul_14s_8g8j_DSP48_4_U/p, operation Mode is: A*(B:0x61).
DSP Report: operator cnn_mul_mul_14s_8g8j_U6/cnn_mul_mul_14s_8g8j_DSP48_4_U/p is absorbed into DSP cnn_mul_mul_14s_8g8j_U6/cnn_mul_mul_14s_8g8j_DSP48_4_U/p.
DSP Report: Generating DSP cnn_mac_muladd_14hbi_U7/cnn_mac_muladd_14hbi_DSP48_5_U/p, operation Mode is: C+A*(B:0x5f).
DSP Report: operator cnn_mac_muladd_14hbi_U7/cnn_mac_muladd_14hbi_DSP48_5_U/p is absorbed into DSP cnn_mac_muladd_14hbi_U7/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: operator cnn_mac_muladd_14hbi_U7/cnn_mac_muladd_14hbi_DSP48_5_U/m is absorbed into DSP cnn_mac_muladd_14hbi_U7/cnn_mac_muladd_14hbi_DSP48_5_U/p.
DSP Report: Generating DSP add_ln1192_110_fu_17531_p2, operation Mode is: C+A*(B:0x93).
DSP Report: operator add_ln1192_110_fu_17531_p2 is absorbed into DSP add_ln1192_110_fu_17531_p2.
DSP Report: operator cnn_mul_mul_14s_9ibs_U8/cnn_mul_mul_14s_9ibs_DSP48_6_U/p is absorbed into DSP add_ln1192_110_fu_17531_p2.
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U363/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_4820_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U363/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register tmp_3_reg_23236_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U363/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U363/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U363/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U363/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U363/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U364/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4824_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U364/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U364/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U364/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U364/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U364/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U365/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_4828_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U365/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register tmp_5_reg_23846_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U365/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U365/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U365/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U365/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U365/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U366/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_4832_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U366/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register cnn_mac_muladd_9sbqm_U366/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U366/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U366/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U366/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U366/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U366/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U367/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_4836_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U367/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register tmp_7_reg_24436_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U367/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U367/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U367/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U367/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U367/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U368/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4840_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U368/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U368/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U368/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U368/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U368/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_14brm_U369/cnn_mac_muladd_14brm_DSP48_20_U/p, operation Mode is: C+A''*B2.
DSP Report: register reg_4844_reg is absorbed into DSP cnn_mac_muladd_14brm_U369/cnn_mac_muladd_14brm_DSP48_20_U/p.
DSP Report: register ap_phi_reg_pp0_iter0_phi_ln1116_reg_4708_reg is absorbed into DSP cnn_mac_muladd_14brm_U369/cnn_mac_muladd_14brm_DSP48_20_U/p.
DSP Report: register phi_ln1116_reg_4708_reg is absorbed into DSP cnn_mac_muladd_14brm_U369/cnn_mac_muladd_14brm_DSP48_20_U/p.
DSP Report: operator cnn_mac_muladd_14brm_U369/cnn_mac_muladd_14brm_DSP48_20_U/p is absorbed into DSP cnn_mac_muladd_14brm_U369/cnn_mac_muladd_14brm_DSP48_20_U/p.
DSP Report: operator cnn_mac_muladd_14brm_U369/cnn_mac_muladd_14brm_DSP48_20_U/m is absorbed into DSP cnn_mac_muladd_14brm_U369/cnn_mac_muladd_14brm_DSP48_20_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U370/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4848_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U370/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U370/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U370/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U370/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U370/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U371/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C'+A2*B2.
DSP Report: register reg_4852_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U371/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register phi_ln1116_2_reg_23751_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U371/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register cnn_mac_muladd_9sbqm_U371/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U371/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U371/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U371/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U371/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U371/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U372/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4856_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U372/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U372/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U372/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U372/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U372/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U373/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_4860_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U373/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register phi_ln1116_4_reg_24356_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U373/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U373/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U373/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U373/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U373/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U374/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4864_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U374/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U374/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U374/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U374/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U374/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U375/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_4868_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U375/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register phi_ln1116_6_reg_24446_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U375/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U375/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U375/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U375/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U375/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U376/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_4812_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U376/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register cnn_mac_muladd_9sbqm_U376/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U376/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U376/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U376/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U376/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U376/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U377/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_4816_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U377/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register phi_ln1116_8_reg_23781_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U377/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U377/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U377/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U377/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U377/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U378/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4820_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U378/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U378/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U378/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U378/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U378/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U379/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_4824_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U379/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register phi_ln1116_s_reg_23786_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U379/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U379/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U379/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U379/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U379/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U380/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4828_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U380/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U380/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U380/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U380/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U380/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U381/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_4832_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U381/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register cnn_mac_muladd_9sbqm_U381/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U381/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U381/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U381/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U381/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U381/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U382/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4836_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U382/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U382/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U382/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U382/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U382/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U383/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_4840_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U383/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register phi_ln1116_13_reg_24471_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U383/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U383/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U383/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U383/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U383/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U384/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4844_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U384/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U384/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U384/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U384/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U384/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U385/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_4848_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U385/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register phi_ln1116_15_reg_23796_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U385/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U385/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U385/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U385/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U385/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U386/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_4852_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U386/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register cnn_mac_muladd_9sbqm_U386/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U386/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U386/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U386/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U386/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U386/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U387/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_4856_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U387/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register phi_ln1116_17_reg_23801_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U387/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U387/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U387/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U387/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U387/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U388/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4860_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U388/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U388/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U388/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U388/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U388/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U389/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_4864_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U389/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register phi_ln1116_19_reg_24401_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U389/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U389/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U389/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U389/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U389/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U390/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4868_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U390/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U390/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U390/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U390/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U390/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U391/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_4812_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U391/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register cnn_mac_muladd_9sbqm_U391/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U391/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U391/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U391/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U391/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U391/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U392/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4816_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U392/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U392/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U392/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U392/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U392/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U393/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register phi_ln1116_23_reg_23811_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U393/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register reg_4820_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U393/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U393/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U393/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U393/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U393/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U394/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4824_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U394/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U394/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U394/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U394/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U394/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U395/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register phi_ln1116_25_reg_23816_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U395/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register reg_4828_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U395/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U395/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U395/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U395/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U395/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U396/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C'+A*B2.
DSP Report: register cnn_mac_muladd_9sbqm_U396/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U396/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register reg_4832_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U396/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U396/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U396/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U396/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U396/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U397/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4836_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U397/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U397/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U397/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U397/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U397/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U398/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4840_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U398/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U398/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U398/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U398/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U398/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U399/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register phi_ln1116_29_reg_24501_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U399/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register reg_4844_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U399/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U399/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U399/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U399/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U399/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U400/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4848_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U400/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U400/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U400/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U400/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U400/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U401/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C'+A2*B2.
DSP Report: register phi_ln1116_31_reg_23826_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U401/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register cnn_mac_muladd_9sbqm_U401/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U401/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register reg_4852_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U401/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U401/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U401/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U401/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U401/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U402/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4856_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U402/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U402/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U402/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U402/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U402/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U403/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register phi_ln1116_33_reg_23831_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U403/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register reg_4860_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U403/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U403/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U403/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U403/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U403/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U404/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_4864_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U404/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U404/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U404/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U404/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U404/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U405/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A2*B2.
DSP Report: register phi_ln1116_35_reg_24421_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U405/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register reg_4868_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U405/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U405/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U405/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U405/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U405/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U406/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C'+A*B2.
DSP Report: register dense_1_weights_V_lo_45_reg_24681_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U406/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register cnn_mac_muladd_9sbqm_U406/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U406/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U406/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U406/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U406/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U406/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U407/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register dense_1_weights_V_lo_46_reg_24686_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U407/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U407/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U407/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U407/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U407/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U408/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A*B2.
DSP Report: register dense_1_weights_V_lo_47_reg_24691_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U408/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U408/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U408/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U408/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U408/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U409/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C+A''*B2.
DSP Report: register dense_1_weights_V_lo_48_reg_24696_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U409/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register phi_ln1116_39_reg_23841_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U409/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register phi_ln1116_39_reg_23841_pp0_iter1_reg_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U409/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U409/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U409/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U409/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U409/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_14brm_U410/cnn_mac_muladd_14brm_DSP48_20_U/p, operation Mode is: C+A*B2.
DSP Report: register dense_1_weights_V_lo_49_reg_24701_reg is absorbed into DSP cnn_mac_muladd_14brm_U410/cnn_mac_muladd_14brm_DSP48_20_U/p.
DSP Report: operator cnn_mac_muladd_14brm_U410/cnn_mac_muladd_14brm_DSP48_20_U/p is absorbed into DSP cnn_mac_muladd_14brm_U410/cnn_mac_muladd_14brm_DSP48_20_U/p.
DSP Report: operator cnn_mac_muladd_14brm_U410/cnn_mac_muladd_14brm_DSP48_20_U/m is absorbed into DSP cnn_mac_muladd_14brm_U410/cnn_mac_muladd_14brm_DSP48_20_U/p.
DSP Report: Generating DSP add_ln1117_45_reg_23186_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_45_reg_23186_reg is absorbed into DSP add_ln1117_45_reg_23186_reg.
DSP Report: register add_ln1117_45_reg_23186_reg is absorbed into DSP add_ln1117_45_reg_23186_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U356/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_45_reg_23186_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U356/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_45_reg_23186_reg.
DSP Report: Generating DSP add_ln1117_40_reg_21691_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_40_reg_21691_reg is absorbed into DSP add_ln1117_40_reg_21691_reg.
DSP Report: register add_ln1117_40_reg_21691_reg is absorbed into DSP add_ln1117_40_reg_21691_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U351/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_40_reg_21691_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U351/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_40_reg_21691_reg.
DSP Report: Generating DSP add_ln1117_35_reg_21641_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_35_reg_21641_reg is absorbed into DSP add_ln1117_35_reg_21641_reg.
DSP Report: register add_ln1117_35_reg_21641_reg is absorbed into DSP add_ln1117_35_reg_21641_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U346/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_35_reg_21641_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U346/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_35_reg_21641_reg.
DSP Report: Generating DSP add_ln1117_30_reg_21591_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_30_reg_21591_reg is absorbed into DSP add_ln1117_30_reg_21591_reg.
DSP Report: register add_ln1117_30_reg_21591_reg is absorbed into DSP add_ln1117_30_reg_21591_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U341/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_30_reg_21591_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U341/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_30_reg_21591_reg.
DSP Report: Generating DSP add_ln1117_25_reg_21541_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_25_reg_21541_reg is absorbed into DSP add_ln1117_25_reg_21541_reg.
DSP Report: register add_ln1117_25_reg_21541_reg is absorbed into DSP add_ln1117_25_reg_21541_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U336/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_25_reg_21541_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U336/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_25_reg_21541_reg.
DSP Report: Generating DSP add_ln1117_20_reg_21491_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_20_reg_21491_reg is absorbed into DSP add_ln1117_20_reg_21491_reg.
DSP Report: register add_ln1117_20_reg_21491_reg is absorbed into DSP add_ln1117_20_reg_21491_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U331/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_20_reg_21491_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U331/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_20_reg_21491_reg.
DSP Report: Generating DSP add_ln1117_15_reg_21441_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_15_reg_21441_reg is absorbed into DSP add_ln1117_15_reg_21441_reg.
DSP Report: register add_ln1117_15_reg_21441_reg is absorbed into DSP add_ln1117_15_reg_21441_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U326/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_15_reg_21441_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U326/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_15_reg_21441_reg.
DSP Report: Generating DSP add_ln1117_10_reg_21391_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_10_reg_21391_reg is absorbed into DSP add_ln1117_10_reg_21391_reg.
DSP Report: register add_ln1117_10_reg_21391_reg is absorbed into DSP add_ln1117_10_reg_21391_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U321/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_10_reg_21391_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U321/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_10_reg_21391_reg.
DSP Report: Generating DSP add_ln1117_5_reg_21342_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_5_reg_21342_reg is absorbed into DSP add_ln1117_5_reg_21342_reg.
DSP Report: register add_ln1117_5_reg_21342_reg is absorbed into DSP add_ln1117_5_reg_21342_reg.
DSP Report: operator cnn_mac_muladd_7nbom_U316/cnn_mac_muladd_7nbom_DSP48_17_U/p is absorbed into DSP add_ln1117_5_reg_21342_reg.
DSP Report: operator cnn_mac_muladd_7nbom_U316/cnn_mac_muladd_7nbom_DSP48_17_U/m is absorbed into DSP add_ln1117_5_reg_21342_reg.
DSP Report: Generating DSP cnn_mac_muladd_7nbom_U311/cnn_mac_muladd_7nbom_DSP48_17_U/p, operation Mode is: C'+A*(B:0x32).
DSP Report: register cnn_mac_muladd_7nbom_U311/cnn_mac_muladd_7nbom_DSP48_17_U/p is absorbed into DSP cnn_mac_muladd_7nbom_U311/cnn_mac_muladd_7nbom_DSP48_17_U/p.
DSP Report: operator cnn_mac_muladd_7nbom_U311/cnn_mac_muladd_7nbom_DSP48_17_U/p is absorbed into DSP cnn_mac_muladd_7nbom_U311/cnn_mac_muladd_7nbom_DSP48_17_U/p.
DSP Report: operator cnn_mac_muladd_7nbom_U311/cnn_mac_muladd_7nbom_DSP48_17_U/m is absorbed into DSP cnn_mac_muladd_7nbom_U311/cnn_mac_muladd_7nbom_DSP48_17_U/p.
DSP Report: Generating DSP add_ln1117_46_reg_23196_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_46_reg_23196_reg is absorbed into DSP add_ln1117_46_reg_23196_reg.
DSP Report: register add_ln1117_46_reg_23196_reg is absorbed into DSP add_ln1117_46_reg_23196_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U357/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_46_reg_23196_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U357/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_46_reg_23196_reg.
DSP Report: Generating DSP add_ln1117_41_reg_21701_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_41_reg_21701_reg is absorbed into DSP add_ln1117_41_reg_21701_reg.
DSP Report: register add_ln1117_41_reg_21701_reg is absorbed into DSP add_ln1117_41_reg_21701_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U352/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_41_reg_21701_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U352/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_41_reg_21701_reg.
DSP Report: Generating DSP add_ln1117_36_reg_21651_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_36_reg_21651_reg is absorbed into DSP add_ln1117_36_reg_21651_reg.
DSP Report: register add_ln1117_36_reg_21651_reg is absorbed into DSP add_ln1117_36_reg_21651_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U347/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_36_reg_21651_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U347/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_36_reg_21651_reg.
DSP Report: Generating DSP add_ln1117_31_reg_21601_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_31_reg_21601_reg is absorbed into DSP add_ln1117_31_reg_21601_reg.
DSP Report: register add_ln1117_31_reg_21601_reg is absorbed into DSP add_ln1117_31_reg_21601_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U342/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_31_reg_21601_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U342/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_31_reg_21601_reg.
DSP Report: Generating DSP add_ln1117_26_reg_21551_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_26_reg_21551_reg is absorbed into DSP add_ln1117_26_reg_21551_reg.
DSP Report: register add_ln1117_26_reg_21551_reg is absorbed into DSP add_ln1117_26_reg_21551_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U337/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_26_reg_21551_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U337/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_26_reg_21551_reg.
DSP Report: Generating DSP add_ln1117_21_reg_21501_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_21_reg_21501_reg is absorbed into DSP add_ln1117_21_reg_21501_reg.
DSP Report: register add_ln1117_21_reg_21501_reg is absorbed into DSP add_ln1117_21_reg_21501_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U332/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_21_reg_21501_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U332/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_21_reg_21501_reg.
DSP Report: Generating DSP add_ln1117_16_reg_21451_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_16_reg_21451_reg is absorbed into DSP add_ln1117_16_reg_21451_reg.
DSP Report: register add_ln1117_16_reg_21451_reg is absorbed into DSP add_ln1117_16_reg_21451_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U327/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_16_reg_21451_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U327/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_16_reg_21451_reg.
DSP Report: Generating DSP add_ln1117_11_reg_21401_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_11_reg_21401_reg is absorbed into DSP add_ln1117_11_reg_21401_reg.
DSP Report: register add_ln1117_11_reg_21401_reg is absorbed into DSP add_ln1117_11_reg_21401_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U322/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_11_reg_21401_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U322/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_11_reg_21401_reg.
DSP Report: Generating DSP add_ln1117_6_reg_21352_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_6_reg_21352_reg is absorbed into DSP add_ln1117_6_reg_21352_reg.
DSP Report: register add_ln1117_6_reg_21352_reg is absorbed into DSP add_ln1117_6_reg_21352_reg.
DSP Report: operator cnn_mac_muladd_7nbom_U317/cnn_mac_muladd_7nbom_DSP48_17_U/p is absorbed into DSP add_ln1117_6_reg_21352_reg.
DSP Report: operator cnn_mac_muladd_7nbom_U317/cnn_mac_muladd_7nbom_DSP48_17_U/m is absorbed into DSP add_ln1117_6_reg_21352_reg.
DSP Report: Generating DSP cnn_mac_muladd_7nbom_U312/cnn_mac_muladd_7nbom_DSP48_17_U/p, operation Mode is: C'+A*(B:0x32).
DSP Report: register cnn_mac_muladd_7nbom_U312/cnn_mac_muladd_7nbom_DSP48_17_U/p is absorbed into DSP cnn_mac_muladd_7nbom_U312/cnn_mac_muladd_7nbom_DSP48_17_U/p.
DSP Report: operator cnn_mac_muladd_7nbom_U312/cnn_mac_muladd_7nbom_DSP48_17_U/p is absorbed into DSP cnn_mac_muladd_7nbom_U312/cnn_mac_muladd_7nbom_DSP48_17_U/p.
DSP Report: operator cnn_mac_muladd_7nbom_U312/cnn_mac_muladd_7nbom_DSP48_17_U/m is absorbed into DSP cnn_mac_muladd_7nbom_U312/cnn_mac_muladd_7nbom_DSP48_17_U/p.
DSP Report: Generating DSP add_ln1117_47_reg_23206_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_47_reg_23206_reg is absorbed into DSP add_ln1117_47_reg_23206_reg.
DSP Report: register add_ln1117_47_reg_23206_reg is absorbed into DSP add_ln1117_47_reg_23206_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U358/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_47_reg_23206_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U358/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_47_reg_23206_reg.
DSP Report: Generating DSP add_ln1117_42_reg_23156_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_42_reg_23156_reg is absorbed into DSP add_ln1117_42_reg_23156_reg.
DSP Report: register add_ln1117_42_reg_23156_reg is absorbed into DSP add_ln1117_42_reg_23156_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U353/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_42_reg_23156_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U353/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_42_reg_23156_reg.
DSP Report: Generating DSP add_ln1117_37_reg_21661_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_37_reg_21661_reg is absorbed into DSP add_ln1117_37_reg_21661_reg.
DSP Report: register add_ln1117_37_reg_21661_reg is absorbed into DSP add_ln1117_37_reg_21661_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U348/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_37_reg_21661_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U348/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_37_reg_21661_reg.
DSP Report: Generating DSP add_ln1117_32_reg_21611_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_32_reg_21611_reg is absorbed into DSP add_ln1117_32_reg_21611_reg.
DSP Report: register add_ln1117_32_reg_21611_reg is absorbed into DSP add_ln1117_32_reg_21611_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U343/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_32_reg_21611_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U343/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_32_reg_21611_reg.
DSP Report: Generating DSP add_ln1117_27_reg_21561_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_27_reg_21561_reg is absorbed into DSP add_ln1117_27_reg_21561_reg.
DSP Report: register add_ln1117_27_reg_21561_reg is absorbed into DSP add_ln1117_27_reg_21561_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U338/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_27_reg_21561_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U338/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_27_reg_21561_reg.
DSP Report: Generating DSP add_ln1117_22_reg_21511_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_22_reg_21511_reg is absorbed into DSP add_ln1117_22_reg_21511_reg.
DSP Report: register add_ln1117_22_reg_21511_reg is absorbed into DSP add_ln1117_22_reg_21511_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U333/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_22_reg_21511_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U333/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_22_reg_21511_reg.
DSP Report: Generating DSP add_ln1117_17_reg_21461_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_17_reg_21461_reg is absorbed into DSP add_ln1117_17_reg_21461_reg.
DSP Report: register add_ln1117_17_reg_21461_reg is absorbed into DSP add_ln1117_17_reg_21461_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U328/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_17_reg_21461_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U328/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_17_reg_21461_reg.
DSP Report: Generating DSP add_ln1117_12_reg_21411_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_12_reg_21411_reg is absorbed into DSP add_ln1117_12_reg_21411_reg.
DSP Report: register add_ln1117_12_reg_21411_reg is absorbed into DSP add_ln1117_12_reg_21411_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U323/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_12_reg_21411_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U323/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_12_reg_21411_reg.
DSP Report: Generating DSP add_ln1117_7_reg_21362_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_7_reg_21362_reg is absorbed into DSP add_ln1117_7_reg_21362_reg.
DSP Report: register add_ln1117_7_reg_21362_reg is absorbed into DSP add_ln1117_7_reg_21362_reg.
DSP Report: operator cnn_mac_muladd_7nbom_U318/cnn_mac_muladd_7nbom_DSP48_17_U/p is absorbed into DSP add_ln1117_7_reg_21362_reg.
DSP Report: operator cnn_mac_muladd_7nbom_U318/cnn_mac_muladd_7nbom_DSP48_17_U/m is absorbed into DSP add_ln1117_7_reg_21362_reg.
DSP Report: Generating DSP cnn_mac_muladd_7nbom_U313/cnn_mac_muladd_7nbom_DSP48_17_U/p, operation Mode is: C'+A*(B:0x32).
DSP Report: register cnn_mac_muladd_7nbom_U313/cnn_mac_muladd_7nbom_DSP48_17_U/p is absorbed into DSP cnn_mac_muladd_7nbom_U313/cnn_mac_muladd_7nbom_DSP48_17_U/p.
DSP Report: operator cnn_mac_muladd_7nbom_U313/cnn_mac_muladd_7nbom_DSP48_17_U/p is absorbed into DSP cnn_mac_muladd_7nbom_U313/cnn_mac_muladd_7nbom_DSP48_17_U/p.
DSP Report: operator cnn_mac_muladd_7nbom_U313/cnn_mac_muladd_7nbom_DSP48_17_U/m is absorbed into DSP cnn_mac_muladd_7nbom_U313/cnn_mac_muladd_7nbom_DSP48_17_U/p.
DSP Report: Generating DSP add_ln1117_48_reg_23216_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_48_reg_23216_reg is absorbed into DSP add_ln1117_48_reg_23216_reg.
DSP Report: register add_ln1117_48_reg_23216_reg is absorbed into DSP add_ln1117_48_reg_23216_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U359/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_48_reg_23216_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U359/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_48_reg_23216_reg.
DSP Report: Generating DSP add_ln1117_43_reg_23166_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_43_reg_23166_reg is absorbed into DSP add_ln1117_43_reg_23166_reg.
DSP Report: register add_ln1117_43_reg_23166_reg is absorbed into DSP add_ln1117_43_reg_23166_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U354/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_43_reg_23166_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U354/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_43_reg_23166_reg.
DSP Report: Generating DSP add_ln1117_38_reg_21671_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_38_reg_21671_reg is absorbed into DSP add_ln1117_38_reg_21671_reg.
DSP Report: register add_ln1117_38_reg_21671_reg is absorbed into DSP add_ln1117_38_reg_21671_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U349/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_38_reg_21671_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U349/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_38_reg_21671_reg.
DSP Report: Generating DSP add_ln1117_33_reg_21621_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_33_reg_21621_reg is absorbed into DSP add_ln1117_33_reg_21621_reg.
DSP Report: register add_ln1117_33_reg_21621_reg is absorbed into DSP add_ln1117_33_reg_21621_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U344/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_33_reg_21621_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U344/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_33_reg_21621_reg.
DSP Report: Generating DSP add_ln1117_28_reg_21571_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_28_reg_21571_reg is absorbed into DSP add_ln1117_28_reg_21571_reg.
DSP Report: register add_ln1117_28_reg_21571_reg is absorbed into DSP add_ln1117_28_reg_21571_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U339/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_28_reg_21571_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U339/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_28_reg_21571_reg.
DSP Report: Generating DSP add_ln1117_23_reg_21521_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_23_reg_21521_reg is absorbed into DSP add_ln1117_23_reg_21521_reg.
DSP Report: register add_ln1117_23_reg_21521_reg is absorbed into DSP add_ln1117_23_reg_21521_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U334/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_23_reg_21521_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U334/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_23_reg_21521_reg.
DSP Report: Generating DSP add_ln1117_18_reg_21471_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_18_reg_21471_reg is absorbed into DSP add_ln1117_18_reg_21471_reg.
DSP Report: register add_ln1117_18_reg_21471_reg is absorbed into DSP add_ln1117_18_reg_21471_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U329/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_18_reg_21471_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U329/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_18_reg_21471_reg.
DSP Report: Generating DSP add_ln1117_13_reg_21421_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_13_reg_21421_reg is absorbed into DSP add_ln1117_13_reg_21421_reg.
DSP Report: register add_ln1117_13_reg_21421_reg is absorbed into DSP add_ln1117_13_reg_21421_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U324/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_13_reg_21421_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U324/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_13_reg_21421_reg.
DSP Report: Generating DSP add_ln1117_8_reg_21372_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_8_reg_21372_reg is absorbed into DSP add_ln1117_8_reg_21372_reg.
DSP Report: register add_ln1117_8_reg_21372_reg is absorbed into DSP add_ln1117_8_reg_21372_reg.
DSP Report: operator cnn_mac_muladd_7nbom_U319/cnn_mac_muladd_7nbom_DSP48_17_U/p is absorbed into DSP add_ln1117_8_reg_21372_reg.
DSP Report: operator cnn_mac_muladd_7nbom_U319/cnn_mac_muladd_7nbom_DSP48_17_U/m is absorbed into DSP add_ln1117_8_reg_21372_reg.
DSP Report: Generating DSP cnn_mac_muladd_7nbom_U314/cnn_mac_muladd_7nbom_DSP48_17_U/p, operation Mode is: C'+A*(B:0x32).
DSP Report: register cnn_mac_muladd_7nbom_U314/cnn_mac_muladd_7nbom_DSP48_17_U/p is absorbed into DSP cnn_mac_muladd_7nbom_U314/cnn_mac_muladd_7nbom_DSP48_17_U/p.
DSP Report: operator cnn_mac_muladd_7nbom_U314/cnn_mac_muladd_7nbom_DSP48_17_U/p is absorbed into DSP cnn_mac_muladd_7nbom_U314/cnn_mac_muladd_7nbom_DSP48_17_U/p.
DSP Report: operator cnn_mac_muladd_7nbom_U314/cnn_mac_muladd_7nbom_DSP48_17_U/m is absorbed into DSP cnn_mac_muladd_7nbom_U314/cnn_mac_muladd_7nbom_DSP48_17_U/p.
DSP Report: Generating DSP add_ln1117_49_reg_23226_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_49_reg_23226_reg is absorbed into DSP add_ln1117_49_reg_23226_reg.
DSP Report: register add_ln1117_49_reg_23226_reg is absorbed into DSP add_ln1117_49_reg_23226_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U360/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_49_reg_23226_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U360/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_49_reg_23226_reg.
DSP Report: Generating DSP add_ln1117_44_reg_23176_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_44_reg_23176_reg is absorbed into DSP add_ln1117_44_reg_23176_reg.
DSP Report: register add_ln1117_44_reg_23176_reg is absorbed into DSP add_ln1117_44_reg_23176_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U355/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_44_reg_23176_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U355/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_44_reg_23176_reg.
DSP Report: Generating DSP add_ln1117_39_reg_21681_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_39_reg_21681_reg is absorbed into DSP add_ln1117_39_reg_21681_reg.
DSP Report: register add_ln1117_39_reg_21681_reg is absorbed into DSP add_ln1117_39_reg_21681_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U350/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_39_reg_21681_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U350/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_39_reg_21681_reg.
DSP Report: Generating DSP add_ln1117_34_reg_21631_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_34_reg_21631_reg is absorbed into DSP add_ln1117_34_reg_21631_reg.
DSP Report: register add_ln1117_34_reg_21631_reg is absorbed into DSP add_ln1117_34_reg_21631_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U345/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_34_reg_21631_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U345/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_34_reg_21631_reg.
DSP Report: Generating DSP add_ln1117_29_reg_21581_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_29_reg_21581_reg is absorbed into DSP add_ln1117_29_reg_21581_reg.
DSP Report: register add_ln1117_29_reg_21581_reg is absorbed into DSP add_ln1117_29_reg_21581_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U340/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_29_reg_21581_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U340/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_29_reg_21581_reg.
DSP Report: Generating DSP add_ln1117_24_reg_21531_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_24_reg_21531_reg is absorbed into DSP add_ln1117_24_reg_21531_reg.
DSP Report: register add_ln1117_24_reg_21531_reg is absorbed into DSP add_ln1117_24_reg_21531_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U335/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_24_reg_21531_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U335/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_24_reg_21531_reg.
DSP Report: Generating DSP add_ln1117_19_reg_21481_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_19_reg_21481_reg is absorbed into DSP add_ln1117_19_reg_21481_reg.
DSP Report: register add_ln1117_19_reg_21481_reg is absorbed into DSP add_ln1117_19_reg_21481_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U330/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_19_reg_21481_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U330/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_19_reg_21481_reg.
DSP Report: Generating DSP add_ln1117_14_reg_21431_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_14_reg_21431_reg is absorbed into DSP add_ln1117_14_reg_21431_reg.
DSP Report: register add_ln1117_14_reg_21431_reg is absorbed into DSP add_ln1117_14_reg_21431_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U325/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_14_reg_21431_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U325/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_14_reg_21431_reg.
DSP Report: Generating DSP add_ln1117_9_reg_21381_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_9_reg_21381_reg is absorbed into DSP add_ln1117_9_reg_21381_reg.
DSP Report: register add_ln1117_9_reg_21381_reg is absorbed into DSP add_ln1117_9_reg_21381_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U320/cnn_mac_muladd_9nbpm_DSP48_18_U/p is absorbed into DSP add_ln1117_9_reg_21381_reg.
DSP Report: operator cnn_mac_muladd_9nbpm_U320/cnn_mac_muladd_9nbpm_DSP48_18_U/m is absorbed into DSP add_ln1117_9_reg_21381_reg.
DSP Report: Generating DSP cnn_mac_muladd_7nbom_U315/cnn_mac_muladd_7nbom_DSP48_17_U/p, operation Mode is: C'+A*(B:0x32).
DSP Report: register cnn_mac_muladd_7nbom_U315/cnn_mac_muladd_7nbom_DSP48_17_U/p is absorbed into DSP cnn_mac_muladd_7nbom_U315/cnn_mac_muladd_7nbom_DSP48_17_U/p.
DSP Report: operator cnn_mac_muladd_7nbom_U315/cnn_mac_muladd_7nbom_DSP48_17_U/p is absorbed into DSP cnn_mac_muladd_7nbom_U315/cnn_mac_muladd_7nbom_DSP48_17_U/p.
DSP Report: operator cnn_mac_muladd_7nbom_U315/cnn_mac_muladd_7nbom_DSP48_17_U/m is absorbed into DSP cnn_mac_muladd_7nbom_U315/cnn_mac_muladd_7nbom_DSP48_17_U/p.
INFO: [Synth 8-3886] merging instance 'tmp_17_reg_21377_reg[0]' (FDE) to 'tmp_49_reg_21536_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_65_reg_21616_reg[0]' (FDE) to 'tmp_33_reg_21456_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_49_reg_21536_reg[0]' (FDE) to 'tmp_81_reg_21696_reg[0]'
INFO: [Synth 8-3886] merging instance 'lshr_ln1116_1_reg_21317_reg[0]' (FDE) to 'tmp_69_reg_21636_reg[0]'
INFO: [Synth 8-3886] merging instance 'lshr_ln1116_1_reg_21317_reg[1]' (FDE) to 'tmp_69_reg_21636_reg[1]'
INFO: [Synth 8-3886] merging instance 'lshr_ln1116_3_reg_21337_reg[0]' (FDE) to 'tmp_73_reg_21656_reg[0]'
INFO: [Synth 8-3886] merging instance 'lshr_ln1116_3_reg_21337_reg[1]' (FDE) to 'tmp_73_reg_21656_reg[1]'
INFO: [Synth 8-3886] merging instance 'lshr_ln1116_5_reg_21357_reg[0]' (FDE) to 'tmp_45_reg_21516_reg[0]'
INFO: [Synth 8-3886] merging instance 'lshr_ln1116_5_reg_21357_reg[1]' (FDE) to 'tmp_77_reg_21676_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_17_reg_21377_reg[1]' (FDE) to 'tmp_81_reg_21696_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_21_reg_21396_reg[0]' (FDE) to 'tmp_53_reg_21556_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_25_reg_21416_reg[0]' (FDE) to 'tmp_57_reg_21576_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_29_reg_21436_reg[0]' (FDE) to 'tmp_61_reg_21596_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_37_reg_21476_reg[0]' (FDE) to 'tmp_69_reg_21636_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_45_reg_21516_reg[0]' (FDE) to 'tmp_77_reg_21676_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_75_reg_21666_reg[0]' (FDE) to 'lshr_ln1116_4_reg_21347_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_75_reg_21666_reg[1]' (FDE) to 'lshr_ln1116_4_reg_21347_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_73_reg_21656_reg[0]' (FDE) to 'tmp_41_reg_21496_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_71_reg_21646_reg[0]' (FDE) to 'lshr_ln1116_2_reg_21327_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_71_reg_21646_reg[1]' (FDE) to 'lshr_ln1116_2_reg_21327_reg[1]'
INFO: [Synth 8-3886] merging instance 'lshr_ln1116_6_reg_21367_reg[0]' (FDE) to 'tmp_79_reg_21686_reg[0]'
INFO: [Synth 8-3886] merging instance 'lshr_ln1116_6_reg_21367_reg[1]' (FDE) to 'tmp_79_reg_21686_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_1_out_49_V_wr_fu_384_reg[13] )
INFO: [Synth 8-4471] merging register 'add_ln37_reg_4938_reg[3:0]' into 'add_ln37_reg_4938_reg[3:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:2451]
INFO: [Synth 8-4471] merging register 'select_ln37_2_reg_4933_reg[3:0]' into 'select_ln37_2_reg_4933_reg[3:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:2454]
INFO: [Synth 8-4471] merging register 'select_ln37_2_reg_4933_reg[3:0]' into 'select_ln37_2_reg_4933_reg[3:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:2454]
INFO: [Synth 8-4471] merging register 'add_ln37_reg_4938_reg[3:0]' into 'add_ln37_reg_4938_reg[3:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:2451]
INFO: [Synth 8-4471] merging register 'm_5_reg_6105_reg[51:0]' into 'trunc_ln5_reg_6120_reg[51:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:2606]
INFO: [Synth 8-4471] merging register 'mul_ln1117_50_reg_5312_reg[7:0]' into 'mul_ln1117_50_reg_5312_reg[7:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/conv_2.v:2521]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Common 17-14] Message 'Synth 8-5542' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/p, operation Mode is: A*B2.
DSP Report: register conv_2_weights_V_0_0_U/conv_2_conv_2_weipcA_rom_U/q0_reg is absorbed into DSP cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/p.
DSP Report: operator cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/p.
DSP Report: Generating DSP add_ln1192_fu_1937_p2, operation Mode is: C+A*B2.
DSP Report: register conv_2_weights_V_0_0_1_U/conv_2_conv_2_weiqcK_rom_U/q0_reg is absorbed into DSP add_ln1192_fu_1937_p2.
DSP Report: operator add_ln1192_fu_1937_p2 is absorbed into DSP add_ln1192_fu_1937_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U90/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_fu_1937_p2.
DSP Report: Generating DSP add_ln1192_50_fu_1980_p2, operation Mode is: C+A*B2.
DSP Report: register conv_2_weights_V_0_0_2_U/conv_2_conv_2_weircU_rom_U/q0_reg is absorbed into DSP add_ln1192_50_fu_1980_p2.
DSP Report: operator add_ln1192_50_fu_1980_p2 is absorbed into DSP add_ln1192_50_fu_1980_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U91/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_50_fu_1980_p2.
DSP Report: Generating DSP add_ln1192_51_fu_2023_p2, operation Mode is: C+A*B2.
DSP Report: register conv_2_weights_V_0_0_3_U/conv_2_conv_2_weisc4_rom_U/q0_reg is absorbed into DSP add_ln1192_51_fu_2023_p2.
DSP Report: operator add_ln1192_51_fu_2023_p2 is absorbed into DSP add_ln1192_51_fu_2023_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U92/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_51_fu_2023_p2.
DSP Report: Generating DSP add_ln1192_52_fu_2165_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register conv_2_weights_V_0_0_4_U/conv_2_conv_2_weitde_rom_U/q0_reg is absorbed into DSP add_ln1192_52_fu_2165_p2.
DSP Report: register add_ln1192_52_fu_2165_p2 is absorbed into DSP add_ln1192_52_fu_2165_p2.
DSP Report: register mul_ln1118_4_reg_5384_reg is absorbed into DSP add_ln1192_52_fu_2165_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U93/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_52_fu_2165_p2.
DSP Report: operator add_ln1192_52_fu_2165_p2 is absorbed into DSP add_ln1192_52_fu_2165_p2.
DSP Report: Generating DSP add_ln1192_53_fu_2200_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv_2_weights_V_0_0_5_U/conv_2_conv_2_weiudo_rom_U/q0_reg is absorbed into DSP add_ln1192_53_fu_2200_p2.
DSP Report: register mul_ln1118_5_reg_5394_reg is absorbed into DSP add_ln1192_53_fu_2200_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U94/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_53_fu_2200_p2.
DSP Report: operator add_ln1192_53_fu_2200_p2 is absorbed into DSP add_ln1192_53_fu_2200_p2.
DSP Report: Generating DSP add_ln1192_54_fu_2235_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv_2_weights_V_0_1_U/conv_2_conv_2_weivdy_rom_U/q0_reg is absorbed into DSP add_ln1192_54_fu_2235_p2.
DSP Report: register mul_ln1118_6_reg_5399_reg is absorbed into DSP add_ln1192_54_fu_2235_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U95/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_54_fu_2235_p2.
DSP Report: operator add_ln1192_54_fu_2235_p2 is absorbed into DSP add_ln1192_54_fu_2235_p2.
DSP Report: Generating DSP add_ln1192_55_fu_2270_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv_2_weights_V_0_1_1_U/conv_2_conv_2_weiwdI_rom_U/q0_reg is absorbed into DSP add_ln1192_55_fu_2270_p2.
DSP Report: register mul_ln1118_7_reg_5404_reg is absorbed into DSP add_ln1192_55_fu_2270_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U96/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_55_fu_2270_p2.
DSP Report: operator add_ln1192_55_fu_2270_p2 is absorbed into DSP add_ln1192_55_fu_2270_p2.
DSP Report: Generating DSP add_ln1192_56_fu_2305_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv_2_weights_V_0_1_2_U/conv_2_conv_2_weixdS_rom_U/q0_reg is absorbed into DSP add_ln1192_56_fu_2305_p2.
DSP Report: register mul_ln1118_8_reg_5409_reg is absorbed into DSP add_ln1192_56_fu_2305_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U97/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_56_fu_2305_p2.
DSP Report: operator add_ln1192_56_fu_2305_p2 is absorbed into DSP add_ln1192_56_fu_2305_p2.
DSP Report: Generating DSP add_ln1192_57_fu_2340_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv_2_weights_V_0_1_3_U/conv_2_conv_2_weiyd2_rom_U/q0_reg is absorbed into DSP add_ln1192_57_fu_2340_p2.
DSP Report: register mul_ln1118_9_reg_5414_reg is absorbed into DSP add_ln1192_57_fu_2340_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U98/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_57_fu_2340_p2.
DSP Report: operator add_ln1192_57_fu_2340_p2 is absorbed into DSP add_ln1192_57_fu_2340_p2.
DSP Report: Generating DSP add_ln1192_58_fu_2375_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv_2_weights_V_0_1_4_U/conv_2_conv_2_weizec_rom_U/q0_reg is absorbed into DSP add_ln1192_58_fu_2375_p2.
DSP Report: register mul_ln1118_10_reg_5419_reg is absorbed into DSP add_ln1192_58_fu_2375_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U99/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_58_fu_2375_p2.
DSP Report: operator add_ln1192_58_fu_2375_p2 is absorbed into DSP add_ln1192_58_fu_2375_p2.
DSP Report: Generating DSP add_ln1192_59_fu_2503_p2, operation Mode is: C'+(A2*B'')'.
DSP Report: register conv_2_weights_V_0_1_5_U/conv_2_conv_2_weiAem_rom_U/q0_reg is absorbed into DSP add_ln1192_59_fu_2503_p2.
DSP Report: register conv_2_weights_V_0_1_17_reg_5424_reg is absorbed into DSP add_ln1192_59_fu_2503_p2.
DSP Report: register reg_1552_reg is absorbed into DSP add_ln1192_59_fu_2503_p2.
DSP Report: register add_ln1192_59_fu_2503_p2 is absorbed into DSP add_ln1192_59_fu_2503_p2.
DSP Report: register mul_ln1118_11_reg_5709_reg is absorbed into DSP add_ln1192_59_fu_2503_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U100/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_59_fu_2503_p2.
DSP Report: operator add_ln1192_59_fu_2503_p2 is absorbed into DSP add_ln1192_59_fu_2503_p2.
DSP Report: Generating DSP add_ln1192_60_fu_2538_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_0_2_U/conv_2_conv_2_weiBew_rom_U/q0_reg is absorbed into DSP add_ln1192_60_fu_2538_p2.
DSP Report: register conv_2_weights_V_0_2_7_reg_5429_reg is absorbed into DSP add_ln1192_60_fu_2538_p2.
DSP Report: register mul_ln1118_12_reg_5719_reg is absorbed into DSP add_ln1192_60_fu_2538_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U101/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_60_fu_2538_p2.
DSP Report: operator add_ln1192_60_fu_2538_p2 is absorbed into DSP add_ln1192_60_fu_2538_p2.
DSP Report: Generating DSP add_ln1192_61_fu_2573_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_0_2_1_U/conv_2_conv_2_weiCeG_rom_U/q0_reg is absorbed into DSP add_ln1192_61_fu_2573_p2.
DSP Report: register conv_2_weights_V_0_2_9_reg_5434_reg is absorbed into DSP add_ln1192_61_fu_2573_p2.
DSP Report: register mul_ln1118_13_reg_5724_reg is absorbed into DSP add_ln1192_61_fu_2573_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U102/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_61_fu_2573_p2.
DSP Report: operator add_ln1192_61_fu_2573_p2 is absorbed into DSP add_ln1192_61_fu_2573_p2.
DSP Report: Generating DSP add_ln1192_62_fu_2608_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_0_2_2_U/conv_2_conv_2_weiDeQ_rom_U/q0_reg is absorbed into DSP add_ln1192_62_fu_2608_p2.
DSP Report: register conv_2_weights_V_0_2_11_reg_5439_reg is absorbed into DSP add_ln1192_62_fu_2608_p2.
DSP Report: register mul_ln1118_14_reg_5729_reg is absorbed into DSP add_ln1192_62_fu_2608_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U103/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_62_fu_2608_p2.
DSP Report: operator add_ln1192_62_fu_2608_p2 is absorbed into DSP add_ln1192_62_fu_2608_p2.
DSP Report: Generating DSP add_ln1192_63_fu_2643_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_0_2_3_U/conv_2_conv_2_weiEe0_rom_U/q0_reg is absorbed into DSP add_ln1192_63_fu_2643_p2.
DSP Report: register conv_2_weights_V_0_2_13_reg_5444_reg is absorbed into DSP add_ln1192_63_fu_2643_p2.
DSP Report: register mul_ln1118_15_reg_5734_reg is absorbed into DSP add_ln1192_63_fu_2643_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U104/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_63_fu_2643_p2.
DSP Report: operator add_ln1192_63_fu_2643_p2 is absorbed into DSP add_ln1192_63_fu_2643_p2.
DSP Report: Generating DSP add_ln1192_64_fu_2678_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_0_2_4_U/conv_2_conv_2_weiFfa_rom_U/q0_reg is absorbed into DSP add_ln1192_64_fu_2678_p2.
DSP Report: register conv_2_weights_V_0_2_15_reg_5449_reg is absorbed into DSP add_ln1192_64_fu_2678_p2.
DSP Report: register mul_ln1118_16_reg_5739_reg is absorbed into DSP add_ln1192_64_fu_2678_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U105/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_64_fu_2678_p2.
DSP Report: operator add_ln1192_64_fu_2678_p2 is absorbed into DSP add_ln1192_64_fu_2678_p2.
DSP Report: Generating DSP add_ln1192_65_fu_2713_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_0_2_5_U/conv_2_conv_2_weiGfk_rom_U/q0_reg is absorbed into DSP add_ln1192_65_fu_2713_p2.
DSP Report: register conv_2_weights_V_0_2_17_reg_5454_reg is absorbed into DSP add_ln1192_65_fu_2713_p2.
DSP Report: register mul_ln1118_17_reg_5744_reg is absorbed into DSP add_ln1192_65_fu_2713_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U106/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_65_fu_2713_p2.
DSP Report: operator add_ln1192_65_fu_2713_p2 is absorbed into DSP add_ln1192_65_fu_2713_p2.
DSP Report: Generating DSP add_ln1192_66_fu_2854_p2, operation Mode is: C'+(A*B'')'.
DSP Report: register conv_2_weights_V_1_0_U/conv_2_conv_2_weiHfu_rom_U/q0_reg is absorbed into DSP add_ln1192_66_fu_2854_p2.
DSP Report: register conv_2_weights_V_1_0_7_reg_5459_reg is absorbed into DSP add_ln1192_66_fu_2854_p2.
DSP Report: register add_ln1192_66_fu_2854_p2 is absorbed into DSP add_ln1192_66_fu_2854_p2.
DSP Report: register mul_ln1118_18_reg_5749_reg is absorbed into DSP add_ln1192_66_fu_2854_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U107/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_66_fu_2854_p2.
DSP Report: operator add_ln1192_66_fu_2854_p2 is absorbed into DSP add_ln1192_66_fu_2854_p2.
DSP Report: Generating DSP add_ln1192_67_fu_2889_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_1_0_1_U/conv_2_conv_2_weiIfE_rom_U/q0_reg is absorbed into DSP add_ln1192_67_fu_2889_p2.
DSP Report: register conv_2_weights_V_1_0_9_reg_5464_reg is absorbed into DSP add_ln1192_67_fu_2889_p2.
DSP Report: register mul_ln1118_19_reg_5754_reg is absorbed into DSP add_ln1192_67_fu_2889_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U108/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_67_fu_2889_p2.
DSP Report: operator add_ln1192_67_fu_2889_p2 is absorbed into DSP add_ln1192_67_fu_2889_p2.
DSP Report: Generating DSP add_ln1192_68_fu_2924_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_1_0_2_U/conv_2_conv_2_weiJfO_rom_U/q0_reg is absorbed into DSP add_ln1192_68_fu_2924_p2.
DSP Report: register conv_2_weights_V_1_0_11_reg_5469_reg is absorbed into DSP add_ln1192_68_fu_2924_p2.
DSP Report: register mul_ln1118_20_reg_5759_reg is absorbed into DSP add_ln1192_68_fu_2924_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U109/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_68_fu_2924_p2.
DSP Report: operator add_ln1192_68_fu_2924_p2 is absorbed into DSP add_ln1192_68_fu_2924_p2.
DSP Report: Generating DSP add_ln1192_69_fu_2959_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_1_0_3_U/conv_2_conv_2_weiKfY_rom_U/q0_reg is absorbed into DSP add_ln1192_69_fu_2959_p2.
DSP Report: register conv_2_weights_V_1_0_13_reg_5474_reg is absorbed into DSP add_ln1192_69_fu_2959_p2.
DSP Report: register mul_ln1118_21_reg_5764_reg is absorbed into DSP add_ln1192_69_fu_2959_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U110/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_69_fu_2959_p2.
DSP Report: operator add_ln1192_69_fu_2959_p2 is absorbed into DSP add_ln1192_69_fu_2959_p2.
DSP Report: Generating DSP add_ln1192_70_fu_2994_p2, operation Mode is: C+(A2*B'')'.
DSP Report: register conv_2_weights_V_1_0_4_U/conv_2_conv_2_weiLf8_rom_U/q0_reg is absorbed into DSP add_ln1192_70_fu_2994_p2.
DSP Report: register conv_2_weights_V_1_0_15_reg_5479_reg is absorbed into DSP add_ln1192_70_fu_2994_p2.
DSP Report: register reg_1556_reg is absorbed into DSP add_ln1192_70_fu_2994_p2.
DSP Report: register mul_ln1118_22_reg_5834_reg is absorbed into DSP add_ln1192_70_fu_2994_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U111/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_70_fu_2994_p2.
DSP Report: operator add_ln1192_70_fu_2994_p2 is absorbed into DSP add_ln1192_70_fu_2994_p2.
DSP Report: Generating DSP add_ln1192_71_fu_3029_p2, operation Mode is: C+(A2*B'')'.
DSP Report: register conv_2_weights_V_1_0_5_U/conv_2_conv_2_weiMgi_rom_U/q0_reg is absorbed into DSP add_ln1192_71_fu_3029_p2.
DSP Report: register conv_2_weights_V_1_0_17_reg_5484_reg is absorbed into DSP add_ln1192_71_fu_3029_p2.
DSP Report: register reg_1552_reg is absorbed into DSP add_ln1192_71_fu_3029_p2.
DSP Report: register mul_ln1118_23_reg_5839_reg is absorbed into DSP add_ln1192_71_fu_3029_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U112/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_71_fu_3029_p2.
DSP Report: operator add_ln1192_71_fu_3029_p2 is absorbed into DSP add_ln1192_71_fu_3029_p2.
DSP Report: Generating DSP add_ln1192_72_fu_3064_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_1_1_U/conv_2_conv_2_weiNgs_rom_U/q0_reg is absorbed into DSP add_ln1192_72_fu_3064_p2.
DSP Report: register conv_2_weights_V_1_1_7_reg_5489_reg is absorbed into DSP add_ln1192_72_fu_3064_p2.
DSP Report: register mul_ln1118_24_reg_5844_reg is absorbed into DSP add_ln1192_72_fu_3064_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U113/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_72_fu_3064_p2.
DSP Report: operator add_ln1192_72_fu_3064_p2 is absorbed into DSP add_ln1192_72_fu_3064_p2.
DSP Report: Generating DSP add_ln1192_73_fu_3186_p2, operation Mode is: C'+(A*B'')'.
DSP Report: register conv_2_weights_V_1_1_1_U/conv_2_conv_2_weiOgC_rom_U/q0_reg is absorbed into DSP add_ln1192_73_fu_3186_p2.
DSP Report: register conv_2_weights_V_1_1_9_reg_5494_reg is absorbed into DSP add_ln1192_73_fu_3186_p2.
DSP Report: register add_ln1192_73_fu_3186_p2 is absorbed into DSP add_ln1192_73_fu_3186_p2.
DSP Report: register mul_ln1118_25_reg_5849_reg is absorbed into DSP add_ln1192_73_fu_3186_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U114/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_73_fu_3186_p2.
DSP Report: operator add_ln1192_73_fu_3186_p2 is absorbed into DSP add_ln1192_73_fu_3186_p2.
DSP Report: Generating DSP add_ln1192_74_fu_3221_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_1_1_2_U/conv_2_conv_2_weiPgM_rom_U/q0_reg is absorbed into DSP add_ln1192_74_fu_3221_p2.
DSP Report: register conv_2_weights_V_1_1_11_reg_5499_reg is absorbed into DSP add_ln1192_74_fu_3221_p2.
DSP Report: register mul_ln1118_26_reg_5854_reg is absorbed into DSP add_ln1192_74_fu_3221_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U115/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_74_fu_3221_p2.
DSP Report: operator add_ln1192_74_fu_3221_p2 is absorbed into DSP add_ln1192_74_fu_3221_p2.
DSP Report: Generating DSP add_ln1192_75_fu_3256_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_1_1_3_U/conv_2_conv_2_weiQgW_rom_U/q0_reg is absorbed into DSP add_ln1192_75_fu_3256_p2.
DSP Report: register conv_2_weights_V_1_1_13_reg_5504_reg is absorbed into DSP add_ln1192_75_fu_3256_p2.
DSP Report: register mul_ln1118_27_reg_5859_reg is absorbed into DSP add_ln1192_75_fu_3256_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U116/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_75_fu_3256_p2.
DSP Report: operator add_ln1192_75_fu_3256_p2 is absorbed into DSP add_ln1192_75_fu_3256_p2.
DSP Report: Generating DSP add_ln1192_76_fu_3291_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_1_1_4_U/conv_2_conv_2_weiRg6_rom_U/q0_reg is absorbed into DSP add_ln1192_76_fu_3291_p2.
DSP Report: register conv_2_weights_V_1_1_15_reg_5509_reg is absorbed into DSP add_ln1192_76_fu_3291_p2.
DSP Report: register mul_ln1118_28_reg_5864_reg is absorbed into DSP add_ln1192_76_fu_3291_p2.
DSP Report: operator cnn_mul_mul_14s_1bkl_U117/cnn_mul_mul_14s_1bkl_DSP48_15_U/p is absorbed into DSP add_ln1192_76_fu_3291_p2.
DSP Report: operator add_ln1192_76_fu_3291_p2 is absorbed into DSP add_ln1192_76_fu_3291_p2.
DSP Report: Generating DSP add_ln1192_77_fu_3326_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_1_1_5_U/conv_2_conv_2_weiShg_rom_U/q0_reg is absorbed into DSP add_ln1192_77_fu_3326_p2.
DSP Report: register conv_2_weights_V_1_1_17_reg_5514_reg is absorbed into DSP add_ln1192_77_fu_3326_p2.
DSP Report: register mul_ln1118_29_reg_5869_reg is absorbed into DSP add_ln1192_77_fu_3326_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U118/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_77_fu_3326_p2.
DSP Report: operator add_ln1192_77_fu_3326_p2 is absorbed into DSP add_ln1192_77_fu_3326_p2.
DSP Report: Generating DSP add_ln1192_78_fu_3361_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_1_2_U/conv_2_conv_2_weiThq_rom_U/q0_reg is absorbed into DSP add_ln1192_78_fu_3361_p2.
DSP Report: register conv_2_weights_V_1_2_7_reg_5519_reg is absorbed into DSP add_ln1192_78_fu_3361_p2.
DSP Report: register mul_ln1118_30_reg_5874_reg is absorbed into DSP add_ln1192_78_fu_3361_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U119/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_78_fu_3361_p2.
DSP Report: operator add_ln1192_78_fu_3361_p2 is absorbed into DSP add_ln1192_78_fu_3361_p2.
DSP Report: Generating DSP add_ln1192_79_fu_3396_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_1_2_1_U/conv_2_conv_2_weiUhA_rom_U/q0_reg is absorbed into DSP add_ln1192_79_fu_3396_p2.
DSP Report: register conv_2_weights_V_1_2_9_reg_5524_reg is absorbed into DSP add_ln1192_79_fu_3396_p2.
DSP Report: register mul_ln1118_31_reg_5879_reg is absorbed into DSP add_ln1192_79_fu_3396_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U120/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_79_fu_3396_p2.
DSP Report: operator add_ln1192_79_fu_3396_p2 is absorbed into DSP add_ln1192_79_fu_3396_p2.
DSP Report: Generating DSP add_ln1192_80_fu_3493_p2, operation Mode is: C'+(A*B'')'.
DSP Report: register conv_2_weights_V_1_2_2_U/conv_2_conv_2_weiVhK_rom_U/q0_reg is absorbed into DSP add_ln1192_80_fu_3493_p2.
DSP Report: register conv_2_weights_V_1_2_11_reg_5529_reg is absorbed into DSP add_ln1192_80_fu_3493_p2.
DSP Report: register add_ln1192_80_fu_3493_p2 is absorbed into DSP add_ln1192_80_fu_3493_p2.
DSP Report: register mul_ln1118_32_reg_5884_reg is absorbed into DSP add_ln1192_80_fu_3493_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U121/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_80_fu_3493_p2.
DSP Report: operator add_ln1192_80_fu_3493_p2 is absorbed into DSP add_ln1192_80_fu_3493_p2.
DSP Report: Generating DSP add_ln1192_81_fu_3528_p2, operation Mode is: C+(A2*B'')'.
DSP Report: register conv_2_weights_V_1_2_3_U/conv_2_conv_2_weiWhU_rom_U/q0_reg is absorbed into DSP add_ln1192_81_fu_3528_p2.
DSP Report: register conv_2_weights_V_1_2_13_reg_5534_reg is absorbed into DSP add_ln1192_81_fu_3528_p2.
DSP Report: register reg_1560_reg is absorbed into DSP add_ln1192_81_fu_3528_p2.
DSP Report: register mul_ln1118_33_reg_5929_reg is absorbed into DSP add_ln1192_81_fu_3528_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U122/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_81_fu_3528_p2.
DSP Report: operator add_ln1192_81_fu_3528_p2 is absorbed into DSP add_ln1192_81_fu_3528_p2.
DSP Report: Generating DSP add_ln1192_82_fu_3563_p2, operation Mode is: C+(A2*B'')'.
DSP Report: register conv_2_weights_V_1_2_4_U/conv_2_conv_2_weiXh4_rom_U/q0_reg is absorbed into DSP add_ln1192_82_fu_3563_p2.
DSP Report: register conv_2_weights_V_1_2_15_reg_5539_reg is absorbed into DSP add_ln1192_82_fu_3563_p2.
DSP Report: register reg_1556_reg is absorbed into DSP add_ln1192_82_fu_3563_p2.
DSP Report: register mul_ln1118_34_reg_5934_reg is absorbed into DSP add_ln1192_82_fu_3563_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U123/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_82_fu_3563_p2.
DSP Report: operator add_ln1192_82_fu_3563_p2 is absorbed into DSP add_ln1192_82_fu_3563_p2.
DSP Report: Generating DSP add_ln1192_83_fu_3598_p2, operation Mode is: C+(A2*B'')'.
DSP Report: register conv_2_weights_V_1_2_5_U/conv_2_conv_2_weiYie_rom_U/q0_reg is absorbed into DSP add_ln1192_83_fu_3598_p2.
DSP Report: register conv_2_weights_V_1_2_17_reg_5544_reg is absorbed into DSP add_ln1192_83_fu_3598_p2.
DSP Report: register reg_1552_reg is absorbed into DSP add_ln1192_83_fu_3598_p2.
DSP Report: register mul_ln1118_35_reg_5939_reg is absorbed into DSP add_ln1192_83_fu_3598_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U124/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_83_fu_3598_p2.
DSP Report: operator add_ln1192_83_fu_3598_p2 is absorbed into DSP add_ln1192_83_fu_3598_p2.
DSP Report: Generating DSP add_ln1192_84_fu_3633_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_2_0_U/conv_2_conv_2_weiZio_rom_U/q0_reg is absorbed into DSP add_ln1192_84_fu_3633_p2.
DSP Report: register conv_2_weights_V_2_0_7_reg_5549_reg is absorbed into DSP add_ln1192_84_fu_3633_p2.
DSP Report: register mul_ln1118_36_reg_5944_reg is absorbed into DSP add_ln1192_84_fu_3633_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U125/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_84_fu_3633_p2.
DSP Report: operator add_ln1192_84_fu_3633_p2 is absorbed into DSP add_ln1192_84_fu_3633_p2.
DSP Report: Generating DSP add_ln1192_85_fu_3668_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_2_0_1_U/conv_2_conv_2_wei0iy_rom_U/q0_reg is absorbed into DSP add_ln1192_85_fu_3668_p2.
DSP Report: register conv_2_weights_V_2_0_9_reg_5554_reg is absorbed into DSP add_ln1192_85_fu_3668_p2.
DSP Report: register mul_ln1118_37_reg_5949_reg is absorbed into DSP add_ln1192_85_fu_3668_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U126/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_85_fu_3668_p2.
DSP Report: operator add_ln1192_85_fu_3668_p2 is absorbed into DSP add_ln1192_85_fu_3668_p2.
DSP Report: Generating DSP add_ln1192_86_fu_3703_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_2_0_2_U/conv_2_conv_2_wei1iI_rom_U/q0_reg is absorbed into DSP add_ln1192_86_fu_3703_p2.
DSP Report: register conv_2_weights_V_2_0_11_reg_5559_reg is absorbed into DSP add_ln1192_86_fu_3703_p2.
DSP Report: register mul_ln1118_38_reg_5954_reg is absorbed into DSP add_ln1192_86_fu_3703_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U127/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_86_fu_3703_p2.
DSP Report: operator add_ln1192_86_fu_3703_p2 is absorbed into DSP add_ln1192_86_fu_3703_p2.
DSP Report: Generating DSP add_ln1192_87_fu_3737_p2, operation Mode is: C'+(A*B'')'.
DSP Report: register conv_2_weights_V_2_0_3_U/conv_2_conv_2_wei2iS_rom_U/q0_reg is absorbed into DSP add_ln1192_87_fu_3737_p2.
DSP Report: register conv_2_weights_V_2_0_13_reg_5564_reg is absorbed into DSP add_ln1192_87_fu_3737_p2.
DSP Report: register add_ln1192_87_fu_3737_p2 is absorbed into DSP add_ln1192_87_fu_3737_p2.
DSP Report: register mul_ln1118_39_reg_5959_reg is absorbed into DSP add_ln1192_87_fu_3737_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U128/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_87_fu_3737_p2.
DSP Report: operator add_ln1192_87_fu_3737_p2 is absorbed into DSP add_ln1192_87_fu_3737_p2.
DSP Report: Generating DSP add_ln1192_88_fu_3772_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_2_0_4_U/conv_2_conv_2_wei3i2_rom_U/q0_reg is absorbed into DSP add_ln1192_88_fu_3772_p2.
DSP Report: register conv_2_weights_V_2_0_15_reg_5569_reg is absorbed into DSP add_ln1192_88_fu_3772_p2.
DSP Report: register mul_ln1118_40_reg_5964_reg is absorbed into DSP add_ln1192_88_fu_3772_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U129/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_88_fu_3772_p2.
DSP Report: operator add_ln1192_88_fu_3772_p2 is absorbed into DSP add_ln1192_88_fu_3772_p2.
DSP Report: Generating DSP add_ln1192_89_fu_3807_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_2_0_5_U/conv_2_conv_2_wei4jc_rom_U/q0_reg is absorbed into DSP add_ln1192_89_fu_3807_p2.
DSP Report: register conv_2_weights_V_2_0_17_reg_5574_reg is absorbed into DSP add_ln1192_89_fu_3807_p2.
DSP Report: register mul_ln1118_41_reg_5969_reg is absorbed into DSP add_ln1192_89_fu_3807_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U130/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_89_fu_3807_p2.
DSP Report: operator add_ln1192_89_fu_3807_p2 is absorbed into DSP add_ln1192_89_fu_3807_p2.
DSP Report: Generating DSP add_ln1192_90_fu_3842_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_2_1_U/conv_2_conv_2_wei5jm_rom_U/q0_reg is absorbed into DSP add_ln1192_90_fu_3842_p2.
DSP Report: register conv_2_weights_V_2_1_7_reg_5579_reg is absorbed into DSP add_ln1192_90_fu_3842_p2.
DSP Report: register mul_ln1118_42_reg_5974_reg is absorbed into DSP add_ln1192_90_fu_3842_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U131/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_90_fu_3842_p2.
DSP Report: operator add_ln1192_90_fu_3842_p2 is absorbed into DSP add_ln1192_90_fu_3842_p2.
DSP Report: Generating DSP add_ln1192_91_fu_3877_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_2_1_1_U/conv_2_conv_2_wei6jw_rom_U/q0_reg is absorbed into DSP add_ln1192_91_fu_3877_p2.
DSP Report: register conv_2_weights_V_2_1_9_reg_5584_reg is absorbed into DSP add_ln1192_91_fu_3877_p2.
DSP Report: register mul_ln1118_43_reg_5979_reg is absorbed into DSP add_ln1192_91_fu_3877_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U132/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_91_fu_3877_p2.
DSP Report: operator add_ln1192_91_fu_3877_p2 is absorbed into DSP add_ln1192_91_fu_3877_p2.
DSP Report: Generating DSP cnn_mac_muladd_14bll_U142/cnn_mac_muladd_14bll_DSP48_16_U/p, operation Mode is: C'+A2*B''.
DSP Report: register conv_2_weights_V_2_1_2_U/conv_2_conv_2_wei7jG_rom_U/q0_reg is absorbed into DSP cnn_mac_muladd_14bll_U142/cnn_mac_muladd_14bll_DSP48_16_U/p.
DSP Report: register conv_2_weights_V_2_1_11_reg_6054_reg is absorbed into DSP cnn_mac_muladd_14bll_U142/cnn_mac_muladd_14bll_DSP48_16_U/p.
DSP Report: register input_2_V_load_7_reg_6069_reg is absorbed into DSP cnn_mac_muladd_14bll_U142/cnn_mac_muladd_14bll_DSP48_16_U/p.
DSP Report: register cnn_mac_muladd_14bll_U142/cnn_mac_muladd_14bll_DSP48_16_U/p is absorbed into DSP cnn_mac_muladd_14bll_U142/cnn_mac_muladd_14bll_DSP48_16_U/p.
DSP Report: operator cnn_mac_muladd_14bll_U142/cnn_mac_muladd_14bll_DSP48_16_U/p is absorbed into DSP cnn_mac_muladd_14bll_U142/cnn_mac_muladd_14bll_DSP48_16_U/p.
DSP Report: operator cnn_mac_muladd_14bll_U142/cnn_mac_muladd_14bll_DSP48_16_U/m is absorbed into DSP cnn_mac_muladd_14bll_U142/cnn_mac_muladd_14bll_DSP48_16_U/p.
DSP Report: Generating DSP add_ln1192_93_fu_3934_p2, operation Mode is: C+(A2*B'')'.
DSP Report: register conv_2_weights_V_2_1_3_U/conv_2_conv_2_wei8jQ_rom_U/q0_reg is absorbed into DSP add_ln1192_93_fu_3934_p2.
DSP Report: register conv_2_weights_V_2_1_13_reg_5589_reg is absorbed into DSP add_ln1192_93_fu_3934_p2.
DSP Report: register reg_1560_reg is absorbed into DSP add_ln1192_93_fu_3934_p2.
DSP Report: register mul_ln1118_45_reg_6004_reg is absorbed into DSP add_ln1192_93_fu_3934_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U133/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_93_fu_3934_p2.
DSP Report: operator add_ln1192_93_fu_3934_p2 is absorbed into DSP add_ln1192_93_fu_3934_p2.
DSP Report: Generating DSP add_ln1192_94_fu_3969_p2, operation Mode is: C+(A2*B'')'.
DSP Report: register conv_2_weights_V_2_1_4_U/conv_2_conv_2_wei9j0_rom_U/q0_reg is absorbed into DSP add_ln1192_94_fu_3969_p2.
DSP Report: register conv_2_weights_V_2_1_15_reg_5594_reg is absorbed into DSP add_ln1192_94_fu_3969_p2.
DSP Report: register reg_1556_reg is absorbed into DSP add_ln1192_94_fu_3969_p2.
DSP Report: register mul_ln1118_46_reg_6009_reg is absorbed into DSP add_ln1192_94_fu_3969_p2.
DSP Report: operator cnn_mul_mul_14s_9kbM_U134/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP add_ln1192_94_fu_3969_p2.
DSP Report: operator add_ln1192_94_fu_3969_p2 is absorbed into DSP add_ln1192_94_fu_3969_p2.
DSP Report: Generating DSP add_ln1192_95_fu_4004_p2, operation Mode is: C+(A2*B'')'.
DSP Report: register conv_2_weights_V_2_1_5_U/conv_2_conv_2_weibak_rom_U/q0_reg is absorbed into DSP add_ln1192_95_fu_4004_p2.
DSP Report: register conv_2_weights_V_2_1_17_reg_5599_reg is absorbed into DSP add_ln1192_95_fu_4004_p2.
DSP Report: register reg_1552_reg is absorbed into DSP add_ln1192_95_fu_4004_p2.
DSP Report: register mul_ln1118_47_reg_6014_reg is absorbed into DSP add_ln1192_95_fu_4004_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U135/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_95_fu_4004_p2.
DSP Report: operator add_ln1192_95_fu_4004_p2 is absorbed into DSP add_ln1192_95_fu_4004_p2.
DSP Report: Generating DSP add_ln1192_96_fu_4039_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_2_2_U/conv_2_conv_2_weibbk_rom_U/q0_reg is absorbed into DSP add_ln1192_96_fu_4039_p2.
DSP Report: register conv_2_weights_V_2_2_7_reg_5604_reg is absorbed into DSP add_ln1192_96_fu_4039_p2.
DSP Report: register mul_ln1118_48_reg_6019_reg is absorbed into DSP add_ln1192_96_fu_4039_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U136/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_96_fu_4039_p2.
DSP Report: operator add_ln1192_96_fu_4039_p2 is absorbed into DSP add_ln1192_96_fu_4039_p2.
DSP Report: Generating DSP add_ln1192_97_fu_4074_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_2_2_1_U/conv_2_conv_2_weibck_rom_U/q0_reg is absorbed into DSP add_ln1192_97_fu_4074_p2.
DSP Report: register conv_2_weights_V_2_2_9_reg_5609_reg is absorbed into DSP add_ln1192_97_fu_4074_p2.
DSP Report: register mul_ln1118_49_reg_6024_reg is absorbed into DSP add_ln1192_97_fu_4074_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U137/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_97_fu_4074_p2.
DSP Report: operator add_ln1192_97_fu_4074_p2 is absorbed into DSP add_ln1192_97_fu_4074_p2.
DSP Report: Generating DSP add_ln1192_98_fu_4109_p2, operation Mode is: C+(A*B'')'.
DSP Report: register conv_2_weights_V_2_2_2_U/conv_2_conv_2_weibdk_rom_U/q0_reg is absorbed into DSP add_ln1192_98_fu_4109_p2.
DSP Report: register conv_2_weights_V_2_2_11_reg_5614_reg is absorbed into DSP add_ln1192_98_fu_4109_p2.
DSP Report: register mul_ln1118_50_reg_6029_reg is absorbed into DSP add_ln1192_98_fu_4109_p2.
DSP Report: operator cnn_mul_mul_14s_8bjl_U138/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP add_ln1192_98_fu_4109_p2.
DSP Report: operator add_ln1192_98_fu_4109_p2 is absorbed into DSP add_ln1192_98_fu_4109_p2.
DSP Report: Generating DSP mul_ln1118_51_reg_6034_pp0_iter2_reg_reg, operation Mode is: (A*B'')'.
DSP Report: register conv_2_weights_V_2_2_3_U/conv_2_conv_2_weibek_rom_U/q0_reg is absorbed into DSP mul_ln1118_51_reg_6034_pp0_iter2_reg_reg.
DSP Report: register conv_2_weights_V_2_2_13_reg_5619_reg is absorbed into DSP mul_ln1118_51_reg_6034_pp0_iter2_reg_reg.
DSP Report: register mul_ln1118_51_reg_6034_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_51_reg_6034_pp0_iter2_reg_reg.
DSP Report: register mul_ln1118_51_reg_6034_reg is absorbed into DSP mul_ln1118_51_reg_6034_pp0_iter2_reg_reg.
DSP Report: operator cnn_mul_mul_14s_8bjl_U139/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP mul_ln1118_51_reg_6034_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln1118_52_reg_6039_pp0_iter2_reg_reg, operation Mode is: (A*B'')'.
DSP Report: register conv_2_weights_V_2_2_4_U/conv_2_conv_2_weibfk_rom_U/q0_reg is absorbed into DSP mul_ln1118_52_reg_6039_pp0_iter2_reg_reg.
DSP Report: register conv_2_weights_V_2_2_15_reg_5624_reg is absorbed into DSP mul_ln1118_52_reg_6039_pp0_iter2_reg_reg.
DSP Report: register mul_ln1118_52_reg_6039_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_52_reg_6039_pp0_iter2_reg_reg.
DSP Report: register mul_ln1118_52_reg_6039_reg is absorbed into DSP mul_ln1118_52_reg_6039_pp0_iter2_reg_reg.
DSP Report: operator cnn_mul_mul_14s_9kbM_U140/cnn_mul_mul_14s_9kbM_DSP48_8_U/p is absorbed into DSP mul_ln1118_52_reg_6039_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln1118_53_reg_6044_pp0_iter2_reg_reg, operation Mode is: (A*B'')'.
DSP Report: register conv_2_weights_V_2_2_5_U/conv_2_conv_2_weibgk_rom_U/q0_reg is absorbed into DSP mul_ln1118_53_reg_6044_pp0_iter2_reg_reg.
DSP Report: register conv_2_weights_V_2_2_17_reg_5629_reg is absorbed into DSP mul_ln1118_53_reg_6044_pp0_iter2_reg_reg.
DSP Report: register mul_ln1118_53_reg_6044_pp0_iter2_reg_reg is absorbed into DSP mul_ln1118_53_reg_6044_pp0_iter2_reg_reg.
DSP Report: register mul_ln1118_53_reg_6044_reg is absorbed into DSP mul_ln1118_53_reg_6044_pp0_iter2_reg_reg.
DSP Report: operator cnn_mul_mul_14s_8bjl_U141/cnn_mul_mul_14s_8bjl_DSP48_14_U/p is absorbed into DSP mul_ln1118_53_reg_6044_pp0_iter2_reg_reg.
DSP Report: Generating DSP add_ln203_reg_4990_reg, operation Mode is: C+A*(B:0xb).
DSP Report: register add_ln203_reg_4990_reg is absorbed into DSP add_ln203_reg_4990_reg.
DSP Report: operator cnn_mac_muladd_4nbil_U88/cnn_mac_muladd_4nbil_DSP48_13_U/p is absorbed into DSP add_ln203_reg_4990_reg.
DSP Report: operator cnn_mac_muladd_4nbil_U88/cnn_mac_muladd_4nbil_DSP48_13_U/m is absorbed into DSP add_ln203_reg_4990_reg.
DSP Report: Generating DSP grp_exp_15_7_s_fu_137/r_V_5_fu_436_p2, operation Mode is: A*B2.
DSP Report: register grp_exp_15_7_s_fu_137/r_V_5_fu_436_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_5_fu_436_p2.
DSP Report: operator grp_exp_15_7_s_fu_137/r_V_5_fu_436_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_5_fu_436_p2.
DSP Report: operator grp_exp_15_7_s_fu_137/r_V_5_fu_436_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_5_fu_436_p2.
DSP Report: Generating DSP grp_exp_15_7_s_fu_137/r_V_5_fu_436_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_exp_15_7_s_fu_137/exp_x_msb_2_m_1_tabl_U/exp_15_7_s_exp_x_btn_rom_U/q0_reg is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_5_fu_436_p2.
DSP Report: operator grp_exp_15_7_s_fu_137/r_V_5_fu_436_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_5_fu_436_p2.
DSP Report: operator grp_exp_15_7_s_fu_137/r_V_5_fu_436_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_5_fu_436_p2.
DSP Report: Generating DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2, operation Mode is: A2*B2.
DSP Report: register grp_exp_15_7_s_fu_137/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_bun_rom_U/q0_reg is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: register grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: Generating DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: register grp_exp_15_7_s_fu_137/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_bun_rom_U/q0_reg is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: Generating DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2, operation Mode is: A2*B2.
DSP Report: register grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: register grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: Generating DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: register grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_137/r_V_6_fu_512_p2.
DSP Report: Generating DSP cnn_mac_muladd_5nocq_U78/cnn_mac_muladd_5nocq_DSP48_12_U/p, operation Mode is: C'+(A:0xd)*B2.
DSP Report: register cnn_mac_muladd_5nocq_U78/cnn_mac_muladd_5nocq_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_5nocq_U78/cnn_mac_muladd_5nocq_DSP48_12_U/p.
DSP Report: register cnn_mac_muladd_5nocq_U78/cnn_mac_muladd_5nocq_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_5nocq_U78/cnn_mac_muladd_5nocq_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_5nocq_U78/cnn_mac_muladd_5nocq_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_5nocq_U78/cnn_mac_muladd_5nocq_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_5nocq_U78/cnn_mac_muladd_5nocq_DSP48_12_U/m is absorbed into DSP cnn_mac_muladd_5nocq_U78/cnn_mac_muladd_5nocq_DSP48_12_U/p.
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_reg_1222_reg' and it is trimmed from '6' to '5' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.srcs/sources_1/bd/design_1/ipshared/6774/hdl/verilog/flat.v:656]
DSP Report: Generating DSP cnn_mac_muladd_9sbqm_U479/cnn_mac_muladd_9sbqm_DSP48_19_U/p, operation Mode is: C'+A2*B2.
DSP Report: register dense_2_weights_V_U/cnn_dense_2_weighbwn_rom_U/q0_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U479/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register tmp_13_reg_3385_reg is absorbed into DSP cnn_mac_muladd_9sbqm_U479/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: register cnn_mac_muladd_9sbqm_U479/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U479/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U479/cnn_mac_muladd_9sbqm_DSP48_19_U/p is absorbed into DSP cnn_mac_muladd_9sbqm_U479/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: operator cnn_mac_muladd_9sbqm_U479/cnn_mac_muladd_9sbqm_DSP48_19_U/m is absorbed into DSP cnn_mac_muladd_9sbqm_U479/cnn_mac_muladd_9sbqm_DSP48_19_U/p.
DSP Report: Generating DSP cnn_mac_muladd_13b9t_U480/cnn_mac_muladd_13b9t_DSP48_21_U/p, operation Mode is: C'+A2*B2.
DSP Report: register dense_out_weights_V_U/cnn_dense_out_weibxn_rom_U/q0_reg is absorbed into DSP cnn_mac_muladd_13b9t_U480/cnn_mac_muladd_13b9t_DSP48_21_U/p.
DSP Report: register cnn_mac_muladd_13b9t_U480/cnn_mac_muladd_13b9t_DSP48_21_U/p is absorbed into DSP cnn_mac_muladd_13b9t_U480/cnn_mac_muladd_13b9t_DSP48_21_U/p.
DSP Report: register cnn_mac_muladd_13b9t_U480/cnn_mac_muladd_13b9t_DSP48_21_U/p is absorbed into DSP cnn_mac_muladd_13b9t_U480/cnn_mac_muladd_13b9t_DSP48_21_U/p.
DSP Report: operator cnn_mac_muladd_13b9t_U480/cnn_mac_muladd_13b9t_DSP48_21_U/p is absorbed into DSP cnn_mac_muladd_13b9t_U480/cnn_mac_muladd_13b9t_DSP48_21_U/p.
DSP Report: operator cnn_mac_muladd_13b9t_U480/cnn_mac_muladd_13b9t_DSP48_21_U/m is absorbed into DSP cnn_mac_muladd_13b9t_U480/cnn_mac_muladd_13b9t_DSP48_21_U/p.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln13_reg_3367_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln13_reg_3367_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln13_reg_3367_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln13_reg_3367_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln13_reg_3367_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln13_reg_3367_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pool_1_fu_1604/add_ln1494_3_fu_490_p2__3)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_max_pool_1_fu_1604/\select_ln13_3_reg_777_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln46_reg_3414_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln46_reg_3414_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln46_reg_3414_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln46_reg_3414_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln46_reg_3414_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_soft_max_fu_1592/\grp_exp_15_7_s_fu_137/f_x_lsb_table_V_U/exp_15_7_s_f_x_lsbsm_rom_U/q0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_soft_max_fu_1592/\grp_exp_15_7_s_fu_137/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pool_1_fu_1604/\mul_ln1494_reg_771_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pool_1_fu_1604/\mul_ln1494_reg_771_reg[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_soft_max_fu_1592/\cnn_sdiv_22ns_14sbvn_U473/cnn_sdiv_22ns_14sbvn_div_U/dividend0_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_2_fu_1471/\cnn_dcmp_64ns_64nbkb_U87/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv_2_fu_1471/\cnn_dcmp_64ns_64nbkb_U87/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv_2_fu_1471/\icmp_ln924_reg_6130_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_flat_fu_1621/\tmp_18_cast_reg_1240_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pool_2_fu_1615/\zext_ln13_1_reg_386_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_fpext_32ns_64b8t_U477/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\icmp_ln958_reg_3491_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_3486_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln70_reg_3455_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_CRTL_BUS_s_axi_U/\rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_soft_max_fu_1592/\cnn_sdiv_22ns_14sbvn_U473/cnn_sdiv_22ns_14sbvn_div_U/cnn_sdiv_22ns_14sbvn_div_u_0/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_fpext_32ns_64b8t_U477/\dout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\man_V_2_reg_3063_reg[13] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module cnn_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module cnn_CRTL_BUS_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_soft_max_fu_1592/\cnn_sdiv_22ns_14sbvn_U473/cnn_sdiv_22ns_14sbvn_div_U/cnn_sdiv_22ns_14sbvn_div_u_0/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln583_reg_3073_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln944_reg_3480_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:02:11 . Memory (MB): peak = 1413.285 ; gain = 757.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_0/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_0/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_0/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_0/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_0/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_0/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_0/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_0/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_0/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_1/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q1_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_1/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q1_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_1/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q1_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_1/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q1_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_1/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q1_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_1/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q1_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_1/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q1_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_1/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q1_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_1/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q1_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_2/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_2/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_2/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_2/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_2/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_2/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_2/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_2/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_2/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_3/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q3_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_3/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q3_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_3/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q3_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_3/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q3_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_3/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q3_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_3/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q3_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_3/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q3_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_3/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q3_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_3/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q3_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_4/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q4_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_4/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q4_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_4/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q4_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_4/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q4_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_4/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q4_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_4/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q4_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_4/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q4_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_4/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q4_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_3_4/dense_1_dense_1_wbml_rom_Ui_3_4/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q4_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_1/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_1/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_1/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_1/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_2/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_2/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_4/max_pool_1_out_1_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_4/max_pool_1_out_1_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_5/max_pool_1_out_2_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_5/max_pool_1_out_2_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_7/max_pool_1_out_3_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_7/max_pool_1_out_3_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_8/max_pool_1_out_4_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_8/max_pool_1_out_4_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_10/max_pool_1_out_5_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_10/max_pool_1_out_5_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_11/conv_2_out_V_U/cnn_conv_2_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_12/max_pool_2_out_V_U/cnn_max_pool_2_oub7t_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conv_1__GB0   |           1|      5409|
|2     |conv_1__GB1   |           1|      5470|
|3     |conv_1__GB2   |           1|      5207|
|4     |dense_1__GB0  |           1|     12286|
|5     |dense_1__GB1  |           1|      3908|
|6     |dense_1__GB2  |           1|      4675|
|7     |dense_1__GB3  |           1|      9495|
|8     |dense_1__GB4  |           1|      8540|
|9     |cnn__GC0      |           1|     15549|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:02:21 . Memory (MB): peak = 1422.746 ; gain = 767.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:02:34 . Memory (MB): peak = 1615.734 ; gain = 960.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conv_1__GB0   |           1|      5335|
|2     |conv_1__GB1   |           1|      5431|
|3     |conv_1__GB2   |           1|      5206|
|4     |dense_1__GB0  |           1|     12285|
|5     |dense_1__GB1  |           1|      3586|
|6     |dense_1__GB2  |           1|      4043|
|7     |dense_1__GB3  |           1|      8739|
|8     |dense_1__GB4  |           1|      7350|
|9     |cnn__GC0      |           1|     14992|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q2_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_1413i_1_4/grp_dense_1_fu_1413/dense_1_weights_V_U/dense_1_dense_1_wbml_rom_U/q4_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:03:00 . Memory (MB): peak = 1675.938 ; gain = 1020.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conv_1__GB0   |           1|      3069|
|2     |conv_1__GB1   |           1|      1334|
|3     |conv_1__GB2   |           1|      1740|
|4     |dense_1__GB0  |           1|      5308|
|5     |dense_1__GB1  |           1|      1892|
|6     |dense_1__GB2  |           1|      2685|
|7     |dense_1__GB3  |           1|      4021|
|8     |dense_1__GB4  |           1|      3220|
|9     |cnn__GC0      |           1|     10639|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop grp_conv_1_fu_1380/sub_ln894_reg_30774_reg[3] is being inverted and renamed to grp_conv_1_fu_1380/sub_ln894_reg_30774_reg[3]_inv.
INFO: [Synth 8-5365] Flop grp_conv_1_fu_1380/sub_ln894_5_reg_31054_reg[3] is being inverted and renamed to grp_conv_1_fu_1380/sub_ln894_5_reg_31054_reg[3]_inv.
INFO: [Synth 8-5365] Flop grp_conv_1_fu_1380/sub_ln894_4_reg_31013_reg[3] is being inverted and renamed to grp_conv_1_fu_1380/sub_ln894_4_reg_31013_reg[3]_inv.
INFO: [Synth 8-5365] Flop grp_conv_1_fu_1380/sub_ln894_2_reg_31182_reg[3] is being inverted and renamed to grp_conv_1_fu_1380/sub_ln894_2_reg_31182_reg[3]_inv.
INFO: [Synth 8-5365] Flop grp_conv_1_fu_1380/sub_ln894_3_reg_30821_reg[3] is being inverted and renamed to grp_conv_1_fu_1380/sub_ln894_3_reg_30821_reg[3]_inv.
INFO: [Synth 8-5365] Flop sub_ln944_reg_3480_reg[2] is being inverted and renamed to sub_ln944_reg_3480_reg[2]_inv.
INFO: [Synth 8-6064] Net \grp_dense_1_fu_1413/dense_1_weights_V_ce0  is driving 45 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_3606 is driving 68 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_2548 is driving 119 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_2652 is driving 85 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_2496 is driving 119 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_conv_1_fu_1380/sext_ln1118_54_fu_17295_p1 [18] is driving 85 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:03:11 . Memory (MB): peak = 1705.289 ; gain = 1049.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:03:11 . Memory (MB): peak = 1705.289 ; gain = 1049.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:12 ; elapsed = 00:03:17 . Memory (MB): peak = 1705.289 ; gain = 1049.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:12 ; elapsed = 00:03:17 . Memory (MB): peak = 1705.289 ; gain = 1049.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:13 ; elapsed = 00:03:18 . Memory (MB): peak = 1705.289 ; gain = 1049.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:13 ; elapsed = 00:03:18 . Memory (MB): peak = 1705.289 ; gain = 1049.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   464|
|2     |DSP48E1     |     2|
|3     |DSP48E1_1   |     4|
|4     |DSP48E1_10  |     5|
|5     |DSP48E1_11  |    37|
|6     |DSP48E1_12  |     3|
|7     |DSP48E1_13  |     3|
|8     |DSP48E1_14  |     3|
|9     |DSP48E1_15  |    15|
|10    |DSP48E1_16  |    45|
|11    |DSP48E1_18  |     6|
|12    |DSP48E1_2   |     1|
|13    |DSP48E1_20  |    25|
|14    |DSP48E1_21  |     4|
|15    |DSP48E1_22  |     8|
|16    |DSP48E1_23  |     1|
|17    |DSP48E1_24  |     1|
|18    |DSP48E1_25  |     3|
|19    |DSP48E1_26  |     1|
|20    |DSP48E1_27  |     1|
|21    |DSP48E1_28  |     1|
|22    |DSP48E1_29  |     1|
|23    |DSP48E1_3   |     7|
|24    |DSP48E1_30  |     1|
|25    |DSP48E1_4   |    11|
|26    |DSP48E1_5   |     3|
|27    |DSP48E1_6   |     2|
|28    |DSP48E1_7   |     1|
|29    |DSP48E1_9   |     3|
|30    |LUT1        |   531|
|31    |LUT2        |  1378|
|32    |LUT3        |  1371|
|33    |LUT4        |  1497|
|34    |LUT5        |  2446|
|35    |LUT6        | 12597|
|36    |MUXCY       |   120|
|37    |MUXF7       |  3486|
|38    |MUXF8       |  1375|
|39    |RAM16X1D    |  1484|
|40    |RAM16X1S    |    54|
|41    |RAMB18E1    |     6|
|42    |RAMB18E1_1  |     1|
|43    |RAMB36E1    |     1|
|44    |RAMB36E1_1  |     1|
|45    |RAMB36E1_10 |     1|
|46    |RAMB36E1_11 |     2|
|47    |RAMB36E1_12 |     2|
|48    |RAMB36E1_13 |     2|
|49    |RAMB36E1_14 |     2|
|50    |RAMB36E1_15 |     2|
|51    |RAMB36E1_16 |     2|
|52    |RAMB36E1_17 |     2|
|53    |RAMB36E1_18 |     2|
|54    |RAMB36E1_19 |     2|
|55    |RAMB36E1_2  |     1|
|56    |RAMB36E1_3  |     1|
|57    |RAMB36E1_4  |     1|
|58    |RAMB36E1_5  |     1|
|59    |RAMB36E1_6  |     1|
|60    |RAMB36E1_7  |     1|
|61    |RAMB36E1_8  |     1|
|62    |RAMB36E1_9  |     2|
|63    |SRLC32E     |     2|
|64    |FDRE        |  6412|
|65    |FDSE        |    11|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:13 ; elapsed = 00:03:18 . Memory (MB): peak = 1705.289 ; gain = 1049.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 234 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:03:04 . Memory (MB): peak = 1705.289 ; gain = 846.273
Synthesis Optimization Complete : Time (s): cpu = 00:02:13 ; elapsed = 00:03:19 . Memory (MB): peak = 1705.289 ; gain = 1049.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1727.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1569 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 31 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1484 instances
  RAM16X1S => RAM32X1S (RAMS32): 54 instances

INFO: [Common 17-83] Releasing license: Synthesis
978 Infos, 190 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:26 ; elapsed = 00:03:36 . Memory (MB): peak = 1727.996 ; gain = 1343.629
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1727.996 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1727.996 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_cnn_0_0, cache-ID = 9da9f4ac3df6030c
INFO: [Coretcl 2-1174] Renamed 396 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1727.996 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap_opt_3/cnn_ap_opt_3.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1727.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_cnn_0_0_utilization_synth.rpt -pb design_1_cnn_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 14 08:41:23 2024...
