"Describing Module: basic combinonal adder"
Add T_Int
"In Ports: [T_Port {pName = \"I0\", pSeqLen = 1n, pTType = T_Int, pCTime = 1},T_Port {pName = \"I1\", pSeqLen = 1n, pTType = T_Int, pCTime = 1}]"
"Out Ports: [T_Port {pName = \"O\", pSeqLen = 1n, pTType = T_Int, pCTime = 1}]"
"Clocks Per Sequence: 1n"
"Space: OWA {opsArea = 8, wireArea = 16}"
"Initial Latency: 1"
"Maximum Combinational Path: 1"
"Utilization: 1.0"

"Describing Module: fully parallel 4 ints per clock reduce"
ReduceOp
    { reduceParallelism = 4
    , reduceNumCombined = 4
    , reducedOp = Add T_Int
    }
"In Ports: [T_Port {pName = \"I0\", pSeqLen = 1n, pTType = T_Array 4 T_Int, pCTime = 1}]"
"Out Ports: [T_Port {pName = \"O0\", pSeqLen = 1n, pTType = T_Int, pCTime = 1}]"
"Clocks Per Sequence: 1n"
"Space: OWA {opsArea = 24, wireArea = 48}"
"Initial Latency: 1"
"Maximum Combinational Path: 2"
"Utilization: 1.0"

"Describing Module: register delayed, fully parallel 4 ints per clock reduce"
RegDelay
    { delayClocks = 2
    , delayedOp = ReduceOp
        { reduceParallelism = 4
        , reduceNumCombined = 4
        , reducedOp = Add T_Int
        }
    }
"In Ports: [T_Port {pName = \"I0\", pSeqLen = 1n, pTType = T_Array 4 T_Int, pCTime = 1}]"
"Out Ports: [T_Port {pName = \"O0\", pSeqLen = 1n, pTType = T_Int, pCTime = 1}]"
"Clocks Per Sequence: 1n"
"Space: OWA {opsArea = 40, wireArea = 64}"
"Initial Latency: 3"
"Maximum Combinational Path: 2"
"Utilization: 1.0"

"Describing Module: fully sequential 4 ints per 4 clocks reduce"
ReduceOp
    { reduceParallelism = 4
    , reduceNumCombined = 1
    , reducedOp = Add T_Int
    }
"In Ports: [T_Port {pName = \"I0\", pSeqLen = 1n, pTType = T_Array 4 T_Int, pCTime = 1}]"
"Out Ports: [T_Port {pName = \"O0\", pSeqLen = 1n, pTType = T_Int, pCTime = 1}]"
"Clocks Per Sequence: 1n"
"Space: OWA {opsArea = 40, wireArea = 72}"
"Initial Latency: 1"
"Maximum Combinational Path: 2"
"Utilization: 1.0"

"Describing Module: 4 ints per clock map"
MapOp
    { mapParallelism = 4
    , mappedOp = Add T_Int
    }
"In Ports: [T_Port {pName = \"I0\", pSeqLen = 1n, pTType = T_Array 4 T_Int, pCTime = 1},T_Port {pName = \"I1\", pSeqLen = 1n, pTType = T_Array 4 T_Int, pCTime = 1}]"
"Out Ports: [T_Port {pName = \"O0\", pSeqLen = 1n, pTType = T_Array 4 T_Int, pCTime = 1}]"
"Clocks Per Sequence: 1n"
"Space: OWA {opsArea = 32, wireArea = 64}"
"Initial Latency: 1"
"Maximum Combinational Path: 1"
"Utilization: 1.0"

"Describing Module: 1 pixel per clock, 3 pixel stencil linebuffer"
LineBuffer
    { pxPerClock = 1
    , windowWidth = 3
    , lbInT = T_Int
    }
"In Ports: [T_Port {pName = \"I\", pSeqLen = 1n - 2, pTType = T_Array 1 T_Int, pCTime = 2}]"
"Out Ports: [T_Port {pName = \"O\", pSeqLen = 1n - 2, pTType = T_Array 1 (T_Array 3 T_Int), pCTime = 2}]"
"Clocks Per Sequence: 1n"
"Space: OWA {opsArea = 24, wireArea = 24}"
"Initial Latency: 3"
"Maximum Combinational Path: 1"
"Utilization: 1.0"

"Describing Module: 2 pixels per clock, 3 pixel stencil linebuffer"
LineBuffer
    { pxPerClock = 2
    , windowWidth = 3
    , lbInT = T_Int
    }
"In Ports: [T_Port {pName = \"I\", pSeqLen = 1n - 3, pTType = T_Array 2 T_Int, pCTime = 2}]"
"Out Ports: [T_Port {pName = \"O\", pSeqLen = 1n - 3, pTType = T_Array 2 (T_Array 3 T_Int), pCTime = 2}]"
"Clocks Per Sequence: 1n"
"Space: OWA {opsArea = 32, wireArea = 32}"
"Initial Latency: 2"
"Maximum Combinational Path: 1"
"Utilization: 1.0"

"Describing Module: underutilized to only every other clock - 1 pixel per clock, 3 pixel stencil linebuffer"
Underutil
    { utilDenominator = 2
    , underutilizedOp = LineBuffer
        { pxPerClock = 2
        , windowWidth = 3
        , lbInT = T_Int
        }
    }
"In Ports: [T_Port {pName = \"I\", pSeqLen = 1n - 3, pTType = T_Array 2 T_Int, pCTime = 2}]"
"Out Ports: [T_Port {pName = \"O\", pSeqLen = 1n - 3, pTType = T_Array 2 (T_Array 3 T_Int), pCTime = 2}]"
"Clocks Per Sequence: 2n"
"Space: OWA {opsArea = 33, wireArea = 33}"
"Initial Latency: 2"
"Maximum Combinational Path: 1"
"Utilization: 0.5"

"Describing Module: back-to-back 1 pixel per clock, 3 pixel stencil linebuffers"
ComposeSeq
    [ Constant_Int { intConstProduced = [ 1 ] }
    , LineBuffer
        { pxPerClock = 1
        , windowWidth = 3
        , lbInT = T_Int
        }
    , LineBuffer
        { pxPerClock = 1
        , windowWidth = 3
        , lbInT = T_Array 3 T_Int
        }
    ]
"In Ports: []"
"Out Ports: [T_Port {pName = \"O0\", pSeqLen = 1n - 4, pTType = T_Array 1 (T_Array 3 (T_Array 3 T_Int)), pCTime = 2}]"
"Clocks Per Sequence: 1n"
"Space: OWA {opsArea = 104, wireArea = 96}"
"Initial Latency: 1"
"Maximum Combinational Path: 2"
"Utilization: 1.0"

"Describing Module: basic memory reading one int per clock"
MemRead T_Int
"In Ports: []"
"Out Ports: [T_Port {pName = \"O\", pSeqLen = 1n, pTType = T_Int, pCTime = 1}]"
"Clocks Per Sequence: 1n"
"Space: OWA {opsArea = 8, wireArea = 8}"
"Initial Latency: 1"
"Maximum Combinational Path: 1"
"Utilization: 1.0"

"Describing Module: basic memory writing one int per clock"
MemWrite T_Int
"In Ports: [T_Port {pName = \"I\", pSeqLen = 1n, pTType = T_Int, pCTime = 1}]"
"Out Ports: []"
"Clocks Per Sequence: 1n"
"Space: OWA {opsArea = 8, wireArea = 8}"
"Initial Latency: 1"
"Maximum Combinational Path: 1"
"Utilization: 1.0"

"Describing Module: a SequenceArrayController converting int[2]{1} to int{2} every two clocks"
SequenceArrayController
    [
        ( 1
        , T_Array 2 T_Int
        )
    ]
    [
        ( 2
        , T_Int
        )
    ]
"In Ports: [T_Port {pName = \"I0\", pSeqLen = 1n, pTType = T_Array 2 T_Int, pCTime = 2}]"
"Out Ports: [T_Port {pName = \"O0\", pSeqLen = 2n, pTType = T_Int, pCTime = 2}]"
"Clocks Per Sequence: 2n"
"Space: OWA {opsArea = 16, wireArea = 16}"
"Initial Latency: 2"
"Maximum Combinational Path: 1"
"Utilization: 1.0"

"Describing Module: a SequenceArrayController converting int[2]{1} to int{2} every two clocks and a an underuitilized constant generator to feed it"
ComposeSeq
    [ Underutil
        { utilDenominator = 3
        , underutilizedOp = Constant_Int
            { intConstProduced =
                [ 1
                , 1
                , 1
                ]
            }
        }
    , SequenceArrayController
        [
            ( 1
            , T_Array 3 T_Int
            )
        ]
        [
            ( 3
            , T_Int
            )
        ]
    ]
"In Ports: []"
"Out Ports: [T_Port {pName = \"O0\", pSeqLen = 3n, pTType = T_Int, pCTime = 2}]"
"Clocks Per Sequence: 3n"
"Space: OWA {opsArea = 50, wireArea = 26}"
"Initial Latency: 1"
"Maximum Combinational Path: 2"
"Utilization: 0.65333337"

"Describing Module: duplicating the outputs but not the inputs of an adder"
DuplicateOutputs 3 ( Add T_Int )
"In Ports: [T_Port {pName = \"I0\", pSeqLen = 1n, pTType = T_Int, pCTime = 1},T_Port {pName = \"I1\", pSeqLen = 1n, pTType = T_Int, pCTime = 1}]"
"Out Ports: [T_Port {pName = \"O0\", pSeqLen = 1n, pTType = T_Int, pCTime = 1},T_Port {pName = \"O1\", pSeqLen = 1n, pTType = T_Int, pCTime = 1},T_Port {pName = \"O2\", pSeqLen = 1n, pTType = T_Int, pCTime = 1}]"
"Clocks Per Sequence: 1n"
"Space: OWA {opsArea = 0, wireArea = 0}"
"Initial Latency: 1"
"Maximum Combinational Path: 1"
"Utilization: 1.0"

"Describing Module: 1 pixel per clock 3 pixel stencil convolution"
ComposeSeq
    [ ComposePar
        [ ComposeSeq
            [ MemRead T_Int
            , SequenceArrayController
                [
                    ( 1
                    , T_Int
                    )
                ]
                [
                    ( 1
                    , T_Array 1 T_Int
                    )
                ]
            , LineBuffer
                { pxPerClock = 1
                , windowWidth = 3
                , lbInT = T_Int
                }
            , SequenceArrayController
                [
                    ( 1
                    , T_Array 1 ( T_Array 3 T_Int )
                    )
                ]
                [
                    ( 1
                    , T_Array 3 T_Int
                    )
                ]
            ]
        , Constant_Int
            { intConstProduced =
                [ 1
                , 1
                , 1
                ]
            }
        ]
    , MapOp
        { mapParallelism = 3
        , mappedOp = Add T_Int
        }
    , ReduceOp
        { reduceParallelism = 3
        , reduceNumCombined = 3
        , reducedOp = Add T_Int
        }
    , MemWrite T_Int
    ]
"In Ports: []"
"Out Ports: []"
"Clocks Per Sequence: 1n"
"Space: OWA {opsArea = 104, wireArea = 120}"
"Initial Latency: 1"
"Maximum Combinational Path: 3"
"Utilization: 1.0"