{
  "module_name": "tpc7_qm_regs.h",
  "hash_id": "8b71300228601e2f29c66fd276221c75834962c9fb6c25732709e2f00bca288b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/tpc7_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC7_QM_REGS_H_\n#define ASIC_REG_TPC7_QM_REGS_H_\n\n \n\n#define mmTPC7_QM_GLBL_CFG0                                          0xFC8000\n\n#define mmTPC7_QM_GLBL_CFG1                                          0xFC8004\n\n#define mmTPC7_QM_GLBL_PROT                                          0xFC8008\n\n#define mmTPC7_QM_GLBL_ERR_CFG                                       0xFC800C\n\n#define mmTPC7_QM_GLBL_SECURE_PROPS_0                                0xFC8010\n\n#define mmTPC7_QM_GLBL_SECURE_PROPS_1                                0xFC8014\n\n#define mmTPC7_QM_GLBL_SECURE_PROPS_2                                0xFC8018\n\n#define mmTPC7_QM_GLBL_SECURE_PROPS_3                                0xFC801C\n\n#define mmTPC7_QM_GLBL_SECURE_PROPS_4                                0xFC8020\n\n#define mmTPC7_QM_GLBL_NON_SECURE_PROPS_0                            0xFC8024\n\n#define mmTPC7_QM_GLBL_NON_SECURE_PROPS_1                            0xFC8028\n\n#define mmTPC7_QM_GLBL_NON_SECURE_PROPS_2                            0xFC802C\n\n#define mmTPC7_QM_GLBL_NON_SECURE_PROPS_3                            0xFC8030\n\n#define mmTPC7_QM_GLBL_NON_SECURE_PROPS_4                            0xFC8034\n\n#define mmTPC7_QM_GLBL_STS0                                          0xFC8038\n\n#define mmTPC7_QM_GLBL_STS1_0                                        0xFC8040\n\n#define mmTPC7_QM_GLBL_STS1_1                                        0xFC8044\n\n#define mmTPC7_QM_GLBL_STS1_2                                        0xFC8048\n\n#define mmTPC7_QM_GLBL_STS1_3                                        0xFC804C\n\n#define mmTPC7_QM_GLBL_STS1_4                                        0xFC8050\n\n#define mmTPC7_QM_GLBL_MSG_EN_0                                      0xFC8054\n\n#define mmTPC7_QM_GLBL_MSG_EN_1                                      0xFC8058\n\n#define mmTPC7_QM_GLBL_MSG_EN_2                                      0xFC805C\n\n#define mmTPC7_QM_GLBL_MSG_EN_3                                      0xFC8060\n\n#define mmTPC7_QM_GLBL_MSG_EN_4                                      0xFC8068\n\n#define mmTPC7_QM_PQ_BASE_LO_0                                       0xFC8070\n\n#define mmTPC7_QM_PQ_BASE_LO_1                                       0xFC8074\n\n#define mmTPC7_QM_PQ_BASE_LO_2                                       0xFC8078\n\n#define mmTPC7_QM_PQ_BASE_LO_3                                       0xFC807C\n\n#define mmTPC7_QM_PQ_BASE_HI_0                                       0xFC8080\n\n#define mmTPC7_QM_PQ_BASE_HI_1                                       0xFC8084\n\n#define mmTPC7_QM_PQ_BASE_HI_2                                       0xFC8088\n\n#define mmTPC7_QM_PQ_BASE_HI_3                                       0xFC808C\n\n#define mmTPC7_QM_PQ_SIZE_0                                          0xFC8090\n\n#define mmTPC7_QM_PQ_SIZE_1                                          0xFC8094\n\n#define mmTPC7_QM_PQ_SIZE_2                                          0xFC8098\n\n#define mmTPC7_QM_PQ_SIZE_3                                          0xFC809C\n\n#define mmTPC7_QM_PQ_PI_0                                            0xFC80A0\n\n#define mmTPC7_QM_PQ_PI_1                                            0xFC80A4\n\n#define mmTPC7_QM_PQ_PI_2                                            0xFC80A8\n\n#define mmTPC7_QM_PQ_PI_3                                            0xFC80AC\n\n#define mmTPC7_QM_PQ_CI_0                                            0xFC80B0\n\n#define mmTPC7_QM_PQ_CI_1                                            0xFC80B4\n\n#define mmTPC7_QM_PQ_CI_2                                            0xFC80B8\n\n#define mmTPC7_QM_PQ_CI_3                                            0xFC80BC\n\n#define mmTPC7_QM_PQ_CFG0_0                                          0xFC80C0\n\n#define mmTPC7_QM_PQ_CFG0_1                                          0xFC80C4\n\n#define mmTPC7_QM_PQ_CFG0_2                                          0xFC80C8\n\n#define mmTPC7_QM_PQ_CFG0_3                                          0xFC80CC\n\n#define mmTPC7_QM_PQ_CFG1_0                                          0xFC80D0\n\n#define mmTPC7_QM_PQ_CFG1_1                                          0xFC80D4\n\n#define mmTPC7_QM_PQ_CFG1_2                                          0xFC80D8\n\n#define mmTPC7_QM_PQ_CFG1_3                                          0xFC80DC\n\n#define mmTPC7_QM_PQ_ARUSER_31_11_0                                  0xFC80E0\n\n#define mmTPC7_QM_PQ_ARUSER_31_11_1                                  0xFC80E4\n\n#define mmTPC7_QM_PQ_ARUSER_31_11_2                                  0xFC80E8\n\n#define mmTPC7_QM_PQ_ARUSER_31_11_3                                  0xFC80EC\n\n#define mmTPC7_QM_PQ_STS0_0                                          0xFC80F0\n\n#define mmTPC7_QM_PQ_STS0_1                                          0xFC80F4\n\n#define mmTPC7_QM_PQ_STS0_2                                          0xFC80F8\n\n#define mmTPC7_QM_PQ_STS0_3                                          0xFC80FC\n\n#define mmTPC7_QM_PQ_STS1_0                                          0xFC8100\n\n#define mmTPC7_QM_PQ_STS1_1                                          0xFC8104\n\n#define mmTPC7_QM_PQ_STS1_2                                          0xFC8108\n\n#define mmTPC7_QM_PQ_STS1_3                                          0xFC810C\n\n#define mmTPC7_QM_CQ_CFG0_0                                          0xFC8110\n\n#define mmTPC7_QM_CQ_CFG0_1                                          0xFC8114\n\n#define mmTPC7_QM_CQ_CFG0_2                                          0xFC8118\n\n#define mmTPC7_QM_CQ_CFG0_3                                          0xFC811C\n\n#define mmTPC7_QM_CQ_CFG0_4                                          0xFC8120\n\n#define mmTPC7_QM_CQ_CFG1_0                                          0xFC8124\n\n#define mmTPC7_QM_CQ_CFG1_1                                          0xFC8128\n\n#define mmTPC7_QM_CQ_CFG1_2                                          0xFC812C\n\n#define mmTPC7_QM_CQ_CFG1_3                                          0xFC8130\n\n#define mmTPC7_QM_CQ_CFG1_4                                          0xFC8134\n\n#define mmTPC7_QM_CQ_ARUSER_31_11_0                                  0xFC8138\n\n#define mmTPC7_QM_CQ_ARUSER_31_11_1                                  0xFC813C\n\n#define mmTPC7_QM_CQ_ARUSER_31_11_2                                  0xFC8140\n\n#define mmTPC7_QM_CQ_ARUSER_31_11_3                                  0xFC8144\n\n#define mmTPC7_QM_CQ_ARUSER_31_11_4                                  0xFC8148\n\n#define mmTPC7_QM_CQ_STS0_0                                          0xFC814C\n\n#define mmTPC7_QM_CQ_STS0_1                                          0xFC8150\n\n#define mmTPC7_QM_CQ_STS0_2                                          0xFC8154\n\n#define mmTPC7_QM_CQ_STS0_3                                          0xFC8158\n\n#define mmTPC7_QM_CQ_STS0_4                                          0xFC815C\n\n#define mmTPC7_QM_CQ_STS1_0                                          0xFC8160\n\n#define mmTPC7_QM_CQ_STS1_1                                          0xFC8164\n\n#define mmTPC7_QM_CQ_STS1_2                                          0xFC8168\n\n#define mmTPC7_QM_CQ_STS1_3                                          0xFC816C\n\n#define mmTPC7_QM_CQ_STS1_4                                          0xFC8170\n\n#define mmTPC7_QM_CQ_PTR_LO_0                                        0xFC8174\n\n#define mmTPC7_QM_CQ_PTR_HI_0                                        0xFC8178\n\n#define mmTPC7_QM_CQ_TSIZE_0                                         0xFC817C\n\n#define mmTPC7_QM_CQ_CTL_0                                           0xFC8180\n\n#define mmTPC7_QM_CQ_PTR_LO_1                                        0xFC8184\n\n#define mmTPC7_QM_CQ_PTR_HI_1                                        0xFC8188\n\n#define mmTPC7_QM_CQ_TSIZE_1                                         0xFC818C\n\n#define mmTPC7_QM_CQ_CTL_1                                           0xFC8190\n\n#define mmTPC7_QM_CQ_PTR_LO_2                                        0xFC8194\n\n#define mmTPC7_QM_CQ_PTR_HI_2                                        0xFC8198\n\n#define mmTPC7_QM_CQ_TSIZE_2                                         0xFC819C\n\n#define mmTPC7_QM_CQ_CTL_2                                           0xFC81A0\n\n#define mmTPC7_QM_CQ_PTR_LO_3                                        0xFC81A4\n\n#define mmTPC7_QM_CQ_PTR_HI_3                                        0xFC81A8\n\n#define mmTPC7_QM_CQ_TSIZE_3                                         0xFC81AC\n\n#define mmTPC7_QM_CQ_CTL_3                                           0xFC81B0\n\n#define mmTPC7_QM_CQ_PTR_LO_4                                        0xFC81B4\n\n#define mmTPC7_QM_CQ_PTR_HI_4                                        0xFC81B8\n\n#define mmTPC7_QM_CQ_TSIZE_4                                         0xFC81BC\n\n#define mmTPC7_QM_CQ_CTL_4                                           0xFC81C0\n\n#define mmTPC7_QM_CQ_PTR_LO_STS_0                                    0xFC81C4\n\n#define mmTPC7_QM_CQ_PTR_LO_STS_1                                    0xFC81C8\n\n#define mmTPC7_QM_CQ_PTR_LO_STS_2                                    0xFC81CC\n\n#define mmTPC7_QM_CQ_PTR_LO_STS_3                                    0xFC81D0\n\n#define mmTPC7_QM_CQ_PTR_LO_STS_4                                    0xFC81D4\n\n#define mmTPC7_QM_CQ_PTR_HI_STS_0                                    0xFC81D8\n\n#define mmTPC7_QM_CQ_PTR_HI_STS_1                                    0xFC81DC\n\n#define mmTPC7_QM_CQ_PTR_HI_STS_2                                    0xFC81E0\n\n#define mmTPC7_QM_CQ_PTR_HI_STS_3                                    0xFC81E4\n\n#define mmTPC7_QM_CQ_PTR_HI_STS_4                                    0xFC81E8\n\n#define mmTPC7_QM_CQ_TSIZE_STS_0                                     0xFC81EC\n\n#define mmTPC7_QM_CQ_TSIZE_STS_1                                     0xFC81F0\n\n#define mmTPC7_QM_CQ_TSIZE_STS_2                                     0xFC81F4\n\n#define mmTPC7_QM_CQ_TSIZE_STS_3                                     0xFC81F8\n\n#define mmTPC7_QM_CQ_TSIZE_STS_4                                     0xFC81FC\n\n#define mmTPC7_QM_CQ_CTL_STS_0                                       0xFC8200\n\n#define mmTPC7_QM_CQ_CTL_STS_1                                       0xFC8204\n\n#define mmTPC7_QM_CQ_CTL_STS_2                                       0xFC8208\n\n#define mmTPC7_QM_CQ_CTL_STS_3                                       0xFC820C\n\n#define mmTPC7_QM_CQ_CTL_STS_4                                       0xFC8210\n\n#define mmTPC7_QM_CQ_IFIFO_CNT_0                                     0xFC8214\n\n#define mmTPC7_QM_CQ_IFIFO_CNT_1                                     0xFC8218\n\n#define mmTPC7_QM_CQ_IFIFO_CNT_2                                     0xFC821C\n\n#define mmTPC7_QM_CQ_IFIFO_CNT_3                                     0xFC8220\n\n#define mmTPC7_QM_CQ_IFIFO_CNT_4                                     0xFC8224\n\n#define mmTPC7_QM_CP_MSG_BASE0_ADDR_LO_0                             0xFC8228\n\n#define mmTPC7_QM_CP_MSG_BASE0_ADDR_LO_1                             0xFC822C\n\n#define mmTPC7_QM_CP_MSG_BASE0_ADDR_LO_2                             0xFC8230\n\n#define mmTPC7_QM_CP_MSG_BASE0_ADDR_LO_3                             0xFC8234\n\n#define mmTPC7_QM_CP_MSG_BASE0_ADDR_LO_4                             0xFC8238\n\n#define mmTPC7_QM_CP_MSG_BASE0_ADDR_HI_0                             0xFC823C\n\n#define mmTPC7_QM_CP_MSG_BASE0_ADDR_HI_1                             0xFC8240\n\n#define mmTPC7_QM_CP_MSG_BASE0_ADDR_HI_2                             0xFC8244\n\n#define mmTPC7_QM_CP_MSG_BASE0_ADDR_HI_3                             0xFC8248\n\n#define mmTPC7_QM_CP_MSG_BASE0_ADDR_HI_4                             0xFC824C\n\n#define mmTPC7_QM_CP_MSG_BASE1_ADDR_LO_0                             0xFC8250\n\n#define mmTPC7_QM_CP_MSG_BASE1_ADDR_LO_1                             0xFC8254\n\n#define mmTPC7_QM_CP_MSG_BASE1_ADDR_LO_2                             0xFC8258\n\n#define mmTPC7_QM_CP_MSG_BASE1_ADDR_LO_3                             0xFC825C\n\n#define mmTPC7_QM_CP_MSG_BASE1_ADDR_LO_4                             0xFC8260\n\n#define mmTPC7_QM_CP_MSG_BASE1_ADDR_HI_0                             0xFC8264\n\n#define mmTPC7_QM_CP_MSG_BASE1_ADDR_HI_1                             0xFC8268\n\n#define mmTPC7_QM_CP_MSG_BASE1_ADDR_HI_2                             0xFC826C\n\n#define mmTPC7_QM_CP_MSG_BASE1_ADDR_HI_3                             0xFC8270\n\n#define mmTPC7_QM_CP_MSG_BASE1_ADDR_HI_4                             0xFC8274\n\n#define mmTPC7_QM_CP_MSG_BASE2_ADDR_LO_0                             0xFC8278\n\n#define mmTPC7_QM_CP_MSG_BASE2_ADDR_LO_1                             0xFC827C\n\n#define mmTPC7_QM_CP_MSG_BASE2_ADDR_LO_2                             0xFC8280\n\n#define mmTPC7_QM_CP_MSG_BASE2_ADDR_LO_3                             0xFC8284\n\n#define mmTPC7_QM_CP_MSG_BASE2_ADDR_LO_4                             0xFC8288\n\n#define mmTPC7_QM_CP_MSG_BASE2_ADDR_HI_0                             0xFC828C\n\n#define mmTPC7_QM_CP_MSG_BASE2_ADDR_HI_1                             0xFC8290\n\n#define mmTPC7_QM_CP_MSG_BASE2_ADDR_HI_2                             0xFC8294\n\n#define mmTPC7_QM_CP_MSG_BASE2_ADDR_HI_3                             0xFC8298\n\n#define mmTPC7_QM_CP_MSG_BASE2_ADDR_HI_4                             0xFC829C\n\n#define mmTPC7_QM_CP_MSG_BASE3_ADDR_LO_0                             0xFC82A0\n\n#define mmTPC7_QM_CP_MSG_BASE3_ADDR_LO_1                             0xFC82A4\n\n#define mmTPC7_QM_CP_MSG_BASE3_ADDR_LO_2                             0xFC82A8\n\n#define mmTPC7_QM_CP_MSG_BASE3_ADDR_LO_3                             0xFC82AC\n\n#define mmTPC7_QM_CP_MSG_BASE3_ADDR_LO_4                             0xFC82B0\n\n#define mmTPC7_QM_CP_MSG_BASE3_ADDR_HI_0                             0xFC82B4\n\n#define mmTPC7_QM_CP_MSG_BASE3_ADDR_HI_1                             0xFC82B8\n\n#define mmTPC7_QM_CP_MSG_BASE3_ADDR_HI_2                             0xFC82BC\n\n#define mmTPC7_QM_CP_MSG_BASE3_ADDR_HI_3                             0xFC82C0\n\n#define mmTPC7_QM_CP_MSG_BASE3_ADDR_HI_4                             0xFC82C4\n\n#define mmTPC7_QM_CP_LDMA_TSIZE_OFFSET_0                             0xFC82C8\n\n#define mmTPC7_QM_CP_LDMA_TSIZE_OFFSET_1                             0xFC82CC\n\n#define mmTPC7_QM_CP_LDMA_TSIZE_OFFSET_2                             0xFC82D0\n\n#define mmTPC7_QM_CP_LDMA_TSIZE_OFFSET_3                             0xFC82D4\n\n#define mmTPC7_QM_CP_LDMA_TSIZE_OFFSET_4                             0xFC82D8\n\n#define mmTPC7_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0xFC82E0\n\n#define mmTPC7_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0xFC82E4\n\n#define mmTPC7_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0xFC82E8\n\n#define mmTPC7_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0xFC82EC\n\n#define mmTPC7_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0xFC82F0\n\n#define mmTPC7_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0xFC82F4\n\n#define mmTPC7_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0xFC82F8\n\n#define mmTPC7_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0xFC82FC\n\n#define mmTPC7_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0xFC8300\n\n#define mmTPC7_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0xFC8304\n\n#define mmTPC7_QM_CP_FENCE0_RDATA_0                                  0xFC8308\n\n#define mmTPC7_QM_CP_FENCE0_RDATA_1                                  0xFC830C\n\n#define mmTPC7_QM_CP_FENCE0_RDATA_2                                  0xFC8310\n\n#define mmTPC7_QM_CP_FENCE0_RDATA_3                                  0xFC8314\n\n#define mmTPC7_QM_CP_FENCE0_RDATA_4                                  0xFC8318\n\n#define mmTPC7_QM_CP_FENCE1_RDATA_0                                  0xFC831C\n\n#define mmTPC7_QM_CP_FENCE1_RDATA_1                                  0xFC8320\n\n#define mmTPC7_QM_CP_FENCE1_RDATA_2                                  0xFC8324\n\n#define mmTPC7_QM_CP_FENCE1_RDATA_3                                  0xFC8328\n\n#define mmTPC7_QM_CP_FENCE1_RDATA_4                                  0xFC832C\n\n#define mmTPC7_QM_CP_FENCE2_RDATA_0                                  0xFC8330\n\n#define mmTPC7_QM_CP_FENCE2_RDATA_1                                  0xFC8334\n\n#define mmTPC7_QM_CP_FENCE2_RDATA_2                                  0xFC8338\n\n#define mmTPC7_QM_CP_FENCE2_RDATA_3                                  0xFC833C\n\n#define mmTPC7_QM_CP_FENCE2_RDATA_4                                  0xFC8340\n\n#define mmTPC7_QM_CP_FENCE3_RDATA_0                                  0xFC8344\n\n#define mmTPC7_QM_CP_FENCE3_RDATA_1                                  0xFC8348\n\n#define mmTPC7_QM_CP_FENCE3_RDATA_2                                  0xFC834C\n\n#define mmTPC7_QM_CP_FENCE3_RDATA_3                                  0xFC8350\n\n#define mmTPC7_QM_CP_FENCE3_RDATA_4                                  0xFC8354\n\n#define mmTPC7_QM_CP_FENCE0_CNT_0                                    0xFC8358\n\n#define mmTPC7_QM_CP_FENCE0_CNT_1                                    0xFC835C\n\n#define mmTPC7_QM_CP_FENCE0_CNT_2                                    0xFC8360\n\n#define mmTPC7_QM_CP_FENCE0_CNT_3                                    0xFC8364\n\n#define mmTPC7_QM_CP_FENCE0_CNT_4                                    0xFC8368\n\n#define mmTPC7_QM_CP_FENCE1_CNT_0                                    0xFC836C\n\n#define mmTPC7_QM_CP_FENCE1_CNT_1                                    0xFC8370\n\n#define mmTPC7_QM_CP_FENCE1_CNT_2                                    0xFC8374\n\n#define mmTPC7_QM_CP_FENCE1_CNT_3                                    0xFC8378\n\n#define mmTPC7_QM_CP_FENCE1_CNT_4                                    0xFC837C\n\n#define mmTPC7_QM_CP_FENCE2_CNT_0                                    0xFC8380\n\n#define mmTPC7_QM_CP_FENCE2_CNT_1                                    0xFC8384\n\n#define mmTPC7_QM_CP_FENCE2_CNT_2                                    0xFC8388\n\n#define mmTPC7_QM_CP_FENCE2_CNT_3                                    0xFC838C\n\n#define mmTPC7_QM_CP_FENCE2_CNT_4                                    0xFC8390\n\n#define mmTPC7_QM_CP_FENCE3_CNT_0                                    0xFC8394\n\n#define mmTPC7_QM_CP_FENCE3_CNT_1                                    0xFC8398\n\n#define mmTPC7_QM_CP_FENCE3_CNT_2                                    0xFC839C\n\n#define mmTPC7_QM_CP_FENCE3_CNT_3                                    0xFC83A0\n\n#define mmTPC7_QM_CP_FENCE3_CNT_4                                    0xFC83A4\n\n#define mmTPC7_QM_CP_STS_0                                           0xFC83A8\n\n#define mmTPC7_QM_CP_STS_1                                           0xFC83AC\n\n#define mmTPC7_QM_CP_STS_2                                           0xFC83B0\n\n#define mmTPC7_QM_CP_STS_3                                           0xFC83B4\n\n#define mmTPC7_QM_CP_STS_4                                           0xFC83B8\n\n#define mmTPC7_QM_CP_CURRENT_INST_LO_0                               0xFC83BC\n\n#define mmTPC7_QM_CP_CURRENT_INST_LO_1                               0xFC83C0\n\n#define mmTPC7_QM_CP_CURRENT_INST_LO_2                               0xFC83C4\n\n#define mmTPC7_QM_CP_CURRENT_INST_LO_3                               0xFC83C8\n\n#define mmTPC7_QM_CP_CURRENT_INST_LO_4                               0xFC83CC\n\n#define mmTPC7_QM_CP_CURRENT_INST_HI_0                               0xFC83D0\n\n#define mmTPC7_QM_CP_CURRENT_INST_HI_1                               0xFC83D4\n\n#define mmTPC7_QM_CP_CURRENT_INST_HI_2                               0xFC83D8\n\n#define mmTPC7_QM_CP_CURRENT_INST_HI_3                               0xFC83DC\n\n#define mmTPC7_QM_CP_CURRENT_INST_HI_4                               0xFC83E0\n\n#define mmTPC7_QM_CP_BARRIER_CFG_0                                   0xFC83F4\n\n#define mmTPC7_QM_CP_BARRIER_CFG_1                                   0xFC83F8\n\n#define mmTPC7_QM_CP_BARRIER_CFG_2                                   0xFC83FC\n\n#define mmTPC7_QM_CP_BARRIER_CFG_3                                   0xFC8400\n\n#define mmTPC7_QM_CP_BARRIER_CFG_4                                   0xFC8404\n\n#define mmTPC7_QM_CP_DBG_0_0                                         0xFC8408\n\n#define mmTPC7_QM_CP_DBG_0_1                                         0xFC840C\n\n#define mmTPC7_QM_CP_DBG_0_2                                         0xFC8410\n\n#define mmTPC7_QM_CP_DBG_0_3                                         0xFC8414\n\n#define mmTPC7_QM_CP_DBG_0_4                                         0xFC8418\n\n#define mmTPC7_QM_CP_ARUSER_31_11_0                                  0xFC841C\n\n#define mmTPC7_QM_CP_ARUSER_31_11_1                                  0xFC8420\n\n#define mmTPC7_QM_CP_ARUSER_31_11_2                                  0xFC8424\n\n#define mmTPC7_QM_CP_ARUSER_31_11_3                                  0xFC8428\n\n#define mmTPC7_QM_CP_ARUSER_31_11_4                                  0xFC842C\n\n#define mmTPC7_QM_CP_AWUSER_31_11_0                                  0xFC8430\n\n#define mmTPC7_QM_CP_AWUSER_31_11_1                                  0xFC8434\n\n#define mmTPC7_QM_CP_AWUSER_31_11_2                                  0xFC8438\n\n#define mmTPC7_QM_CP_AWUSER_31_11_3                                  0xFC843C\n\n#define mmTPC7_QM_CP_AWUSER_31_11_4                                  0xFC8440\n\n#define mmTPC7_QM_ARB_CFG_0                                          0xFC8A00\n\n#define mmTPC7_QM_ARB_CHOISE_Q_PUSH                                  0xFC8A04\n\n#define mmTPC7_QM_ARB_WRR_WEIGHT_0                                   0xFC8A08\n\n#define mmTPC7_QM_ARB_WRR_WEIGHT_1                                   0xFC8A0C\n\n#define mmTPC7_QM_ARB_WRR_WEIGHT_2                                   0xFC8A10\n\n#define mmTPC7_QM_ARB_WRR_WEIGHT_3                                   0xFC8A14\n\n#define mmTPC7_QM_ARB_CFG_1                                          0xFC8A18\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_0                               0xFC8A20\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_1                               0xFC8A24\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_2                               0xFC8A28\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_3                               0xFC8A2C\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_4                               0xFC8A30\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_5                               0xFC8A34\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_6                               0xFC8A38\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_7                               0xFC8A3C\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_8                               0xFC8A40\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_9                               0xFC8A44\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_10                              0xFC8A48\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_11                              0xFC8A4C\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_12                              0xFC8A50\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_13                              0xFC8A54\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_14                              0xFC8A58\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_15                              0xFC8A5C\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_16                              0xFC8A60\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_17                              0xFC8A64\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_18                              0xFC8A68\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_19                              0xFC8A6C\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_20                              0xFC8A70\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_21                              0xFC8A74\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_22                              0xFC8A78\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_23                              0xFC8A7C\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_24                              0xFC8A80\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_25                              0xFC8A84\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_26                              0xFC8A88\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_27                              0xFC8A8C\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_28                              0xFC8A90\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_29                              0xFC8A94\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_30                              0xFC8A98\n\n#define mmTPC7_QM_ARB_MST_AVAIL_CRED_31                              0xFC8A9C\n\n#define mmTPC7_QM_ARB_MST_CRED_INC                                   0xFC8AA0\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0xFC8AA4\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0xFC8AA8\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0xFC8AAC\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0xFC8AB0\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0xFC8AB4\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0xFC8AB8\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0xFC8ABC\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0xFC8AC0\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0xFC8AC4\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0xFC8AC8\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0xFC8ACC\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0xFC8AD0\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0xFC8AD4\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0xFC8AD8\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0xFC8ADC\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0xFC8AE0\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0xFC8AE4\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0xFC8AE8\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0xFC8AEC\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0xFC8AF0\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0xFC8AF4\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0xFC8AF8\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0xFC8AFC\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0xFC8B00\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0xFC8B04\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0xFC8B08\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0xFC8B0C\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0xFC8B10\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0xFC8B14\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0xFC8B18\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0xFC8B1C\n\n#define mmTPC7_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0xFC8B20\n\n#define mmTPC7_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0xFC8B28\n\n#define mmTPC7_QM_ARB_MST_SLAVE_EN                                   0xFC8B2C\n\n#define mmTPC7_QM_ARB_MST_QUIET_PER                                  0xFC8B34\n\n#define mmTPC7_QM_ARB_SLV_CHOISE_WDT                                 0xFC8B38\n\n#define mmTPC7_QM_ARB_SLV_ID                                         0xFC8B3C\n\n#define mmTPC7_QM_ARB_MSG_MAX_INFLIGHT                               0xFC8B44\n\n#define mmTPC7_QM_ARB_MSG_AWUSER_31_11                               0xFC8B48\n\n#define mmTPC7_QM_ARB_MSG_AWUSER_SEC_PROP                            0xFC8B4C\n\n#define mmTPC7_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0xFC8B50\n\n#define mmTPC7_QM_ARB_BASE_LO                                        0xFC8B54\n\n#define mmTPC7_QM_ARB_BASE_HI                                        0xFC8B58\n\n#define mmTPC7_QM_ARB_STATE_STS                                      0xFC8B80\n\n#define mmTPC7_QM_ARB_CHOISE_FULLNESS_STS                            0xFC8B84\n\n#define mmTPC7_QM_ARB_MSG_STS                                        0xFC8B88\n\n#define mmTPC7_QM_ARB_SLV_CHOISE_Q_HEAD                              0xFC8B8C\n\n#define mmTPC7_QM_ARB_ERR_CAUSE                                      0xFC8B9C\n\n#define mmTPC7_QM_ARB_ERR_MSG_EN                                     0xFC8BA0\n\n#define mmTPC7_QM_ARB_ERR_STS_DRP                                    0xFC8BA8\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_0                                 0xFC8BB0\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_1                                 0xFC8BB4\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_2                                 0xFC8BB8\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_3                                 0xFC8BBC\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_4                                 0xFC8BC0\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_5                                 0xFC8BC4\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_6                                 0xFC8BC8\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_7                                 0xFC8BCC\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_8                                 0xFC8BD0\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_9                                 0xFC8BD4\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_10                                0xFC8BD8\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_11                                0xFC8BDC\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_12                                0xFC8BE0\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_13                                0xFC8BE4\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_14                                0xFC8BE8\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_15                                0xFC8BEC\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_16                                0xFC8BF0\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_17                                0xFC8BF4\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_18                                0xFC8BF8\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_19                                0xFC8BFC\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_20                                0xFC8C00\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_21                                0xFC8C04\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_22                                0xFC8C08\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_23                                0xFC8C0C\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_24                                0xFC8C10\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_25                                0xFC8C14\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_26                                0xFC8C18\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_27                                0xFC8C1C\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_28                                0xFC8C20\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_29                                0xFC8C24\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_30                                0xFC8C28\n\n#define mmTPC7_QM_ARB_MST_CRED_STS_31                                0xFC8C2C\n\n#define mmTPC7_QM_CGM_CFG                                            0xFC8C70\n\n#define mmTPC7_QM_CGM_STS                                            0xFC8C74\n\n#define mmTPC7_QM_CGM_CFG1                                           0xFC8C78\n\n#define mmTPC7_QM_LOCAL_RANGE_BASE                                   0xFC8C80\n\n#define mmTPC7_QM_LOCAL_RANGE_SIZE                                   0xFC8C84\n\n#define mmTPC7_QM_CSMR_STRICT_PRIO_CFG                               0xFC8C90\n\n#define mmTPC7_QM_HBW_RD_RATE_LIM_CFG_1                              0xFC8C94\n\n#define mmTPC7_QM_LBW_WR_RATE_LIM_CFG_0                              0xFC8C98\n\n#define mmTPC7_QM_LBW_WR_RATE_LIM_CFG_1                              0xFC8C9C\n\n#define mmTPC7_QM_HBW_RD_RATE_LIM_CFG_0                              0xFC8CA0\n\n#define mmTPC7_QM_GLBL_AXCACHE                                       0xFC8CA4\n\n#define mmTPC7_QM_IND_GW_APB_CFG                                     0xFC8CB0\n\n#define mmTPC7_QM_IND_GW_APB_WDATA                                   0xFC8CB4\n\n#define mmTPC7_QM_IND_GW_APB_RDATA                                   0xFC8CB8\n\n#define mmTPC7_QM_IND_GW_APB_STATUS                                  0xFC8CBC\n\n#define mmTPC7_QM_GLBL_ERR_ADDR_LO                                   0xFC8CD0\n\n#define mmTPC7_QM_GLBL_ERR_ADDR_HI                                   0xFC8CD4\n\n#define mmTPC7_QM_GLBL_ERR_WDATA                                     0xFC8CD8\n\n#define mmTPC7_QM_GLBL_MEM_INIT_BUSY                                 0xFC8D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}