
*** Running vivado
    with args -log demo2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source demo2.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source demo2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UNIVERSITY/alltext/sea/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP/RGB2DVI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/UNIVERSITY/chengxu/vivado2018/Vivado/2018.3/data/ip'.
Command: synth_design -top demo2 -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5172 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 466.883 ; gain = 101.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'demo2' [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/demo2.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockdown' [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/clockdown.v:23]
WARNING: [Synth 8-567] referenced signal 'clkout_able' should be on the sensitivity list [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/clockdown.v:29]
WARNING: [Synth 8-567] referenced signal 'n' should be on the sensitivity list [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/clockdown.v:29]
INFO: [Synth 8-6155] done synthesizing module 'clockdown' (1#1) [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/clockdown.v:23]
INFO: [Synth 8-6157] synthesizing module 'key' [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/key.v:23]
INFO: [Synth 8-6155] done synthesizing module 'key' (2#1) [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/key.v:23]
INFO: [Synth 8-6157] synthesizing module 'game' [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:77]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:194]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:195]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:195]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:195]
WARNING: [Synth 8-6090] variable 'R' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:195]
INFO: [Common 17-14] Message 'Synth 8-6090' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:193]
WARNING: [Synth 8-6014] Unused sequential element n1_reg was removed.  [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:45]
WARNING: [Synth 8-6014] Unused sequential element m1_reg was removed.  [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:45]
WARNING: [Synth 8-6014] Unused sequential element BLOCK1_reg was removed.  [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:45]
INFO: [Synth 8-6155] done synthesizing module 'game' (3#1) [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:23]
INFO: [Synth 8-6157] synthesizing module 'turn_to_rgb' [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/turn_to_rgb.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/turn_to_rgb.v:1034]
INFO: [Synth 8-6155] done synthesizing module 'turn_to_rgb' (4#1) [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/turn_to_rgb.v:1]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.runs/synth_1/.Xil/Vivado-4972-DESKTOP-4VGS7IU/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (5#1) [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.runs/synth_1/.Xil/Vivado-4972-DESKTOP-4VGS7IU/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_HDMI' [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/Driver_HDMI.v:3]
	Parameter H_ACTIVE_1280_720 bound to: 16'b0000010100000000 
	Parameter H_FP_1280_720 bound to: 16'b0000000001101110 
	Parameter H_SYNC_1280_720 bound to: 16'b0000000000101000 
	Parameter H_BP_1280_720 bound to: 16'b0000000011011100 
	Parameter V_ACTIVE_1280_720 bound to: 16'b0000001011010000 
	Parameter V_FP_1280_720 bound to: 16'b0000000000000101 
	Parameter V_SYNC_1280_720 bound to: 16'b0000000000000101 
	Parameter V_BP_1280_720 bound to: 16'b0000000000010100 
	Parameter H_TOTAL_1280_720 bound to: 16'b0000011001110010 
	Parameter V_TOTAL_1280_720 bound to: 16'b0000001011101110 
	Parameter H_ACTIVE_1920_1080 bound to: 16'b0000011110000000 
	Parameter H_FP_1920_1080 bound to: 16'b0000000001011000 
	Parameter H_SYNC_1920_1080 bound to: 16'b0000000000101100 
	Parameter H_BP_1920_1080 bound to: 16'b0000000010010100 
	Parameter V_ACTIVE_1920_1080 bound to: 16'b0000010000111000 
	Parameter V_FP_1920_1080 bound to: 16'b0000000000000100 
	Parameter V_SYNC_1920_1080 bound to: 16'b0000000000000101 
	Parameter V_BP_1920_1080 bound to: 16'b0000000000100100 
	Parameter H_TOTAL_1920_1080 bound to: 16'b0000100010011000 
	Parameter V_TOTAL_1920_1080 bound to: 16'b0000010001100101 
INFO: [Synth 8-6155] done synthesizing module 'Driver_HDMI' (6#1) [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/Driver_HDMI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'demo2' (7#1) [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/demo2.v:23]
WARNING: [Synth 8-3331] design clockdown has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 597.516 ; gain = 232.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 597.516 ; gain = 232.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 597.516 ; gain = 232.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi'
Finished Parsing XDC File [e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi'
Parsing XDC File [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/demo2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/demo2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 886.719 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 886.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 886.719 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 886.719 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 886.719 ; gain = 521.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 886.719 ; gain = 521.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  e:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for rgb2dvi. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 886.719 ; gain = 521.715
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ratate_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "right_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "left_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v:165]
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 886.719 ; gain = 521.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   5 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 48    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 766   
	   3 Input     10 Bit        Muxes := 10    
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	  20 Input      4 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 13    
	  20 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clockdown 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module key 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module game 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               10 Bit    Registers := 24    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 766   
	   3 Input     10 Bit        Muxes := 10    
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  20 Input      4 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  20 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module turn_to_rgb 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 24    
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module Driver_HDMI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   5 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "key1/ratate_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key1/right_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key1/left_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[0]' (FDE) to 'rgb0/rgb_reg[12]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[1]' (FDE) to 'rgb0/rgb_reg[12]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[2]' (FDE) to 'rgb0/rgb_reg[12]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[3]' (FDE) to 'rgb0/rgb_reg[12]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[4]' (FDE) to 'rgb0/rgb_reg[15]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[5]' (FDE) to 'rgb0/rgb_reg[12]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[6]' (FDE) to 'rgb0/rgb_reg[12]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[7]' (FDE) to 'rgb0/rgb_reg[15]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[8]' (FDE) to 'rgb0/rgb_reg[12]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[9]' (FDE) to 'rgb0/rgb_reg[15]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[10]' (FDE) to 'rgb0/rgb_reg[15]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[11]' (FDE) to 'rgb0/rgb_reg[15]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[13]' (FDE) to 'rgb0/rgb_reg[15]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[14]' (FDE) to 'rgb0/rgb_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rgb0/rgb_reg[15] )
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[16]' (FDE) to 'rgb0/rgb_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[17]' (FDE) to 'rgb0/rgb_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[18]' (FDE) to 'rgb0/rgb_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[19]' (FDE) to 'rgb0/rgb_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[20]' (FDE) to 'rgb0/rgb_reg[23]'
INFO: [Synth 8-3886] merging instance 'rgb0/rgb_reg[21]' (FDE) to 'rgb0/rgb_reg[22]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1617.078 ; gain = 1252.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|game        | BLOCK      | 32x5          | LUT            | 
|game        | BLOCK      | 32x5          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 1617.078 ; gain = 1252.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 1617.078 ; gain = 1252.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: \clockdown1/i_4593 /O (LUT2)
     1: \clockdown1/i_4593 /I0 (LUT2)
     2: i_4619/O (LUT1)
     3: i_4619/I0 (LUT1)
     4: \clockdown1/i_4593 /O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/demo2.v:23]
Inferred a: "set_disable_timing -from I0 -to O \clockdown1/i_4593 "
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:01:59 . Memory (MB): peak = 1617.078 ; gain = 1252.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:02 . Memory (MB): peak = 1617.078 ; gain = 1252.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:02 . Memory (MB): peak = 1617.078 ; gain = 1252.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 1617.078 ; gain = 1252.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 1617.078 ; gain = 1252.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 1617.078 ; gain = 1252.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 1617.078 ; gain = 1252.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |rgb2dvi_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |rgb2dvi_0 |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |    34|
|4     |LUT1      |    28|
|5     |LUT2      |   257|
|6     |LUT3      |   320|
|7     |LUT4      |   260|
|8     |LUT5      |   511|
|9     |LUT6      |  4241|
|10    |MUXF7     |    88|
|11    |MUXF8     |     2|
|12    |FDRE      |   640|
|13    |IBUF      |     3|
+------+----------+------+

Report Instance Areas: 
+------+---------------+------------+------+
|      |Instance       |Module      |Cells |
+------+---------------+------------+------+
|1     |top            |            |  6393|
|2     |  Driver_HDMI0 |Driver_HDMI |   389|
|3     |  clockdown1   |clockdown   |    46|
|4     |  game1        |game        |  5647|
|5     |  key1         |key         |    42|
|6     |  rgb0         |turn_to_rgb |   257|
+------+---------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 1617.078 ; gain = 1252.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:01:57 . Memory (MB): peak = 1617.078 ; gain = 962.871
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 1617.078 ; gain = 1252.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'demo2' is not ideal for floorplanning, since the cellview 'game' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1617.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 107 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 1617.078 ; gain = 1264.105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1617.078 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.runs/synth_1/demo2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file demo2_utilization_synth.rpt -pb demo2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  6 10:10:25 2020...
