/*
This file was automatically generated on Thu 03 Dec 09 at 17:20:54 by user mcgoogans, host hoiho.bri.st.com using romgen R1.4.0 with the ST TargetPack fldb_gpd201

TargetPack files used:
/home/afra/users/mcgoogans/freeman/targetpack/boards/fldb_gpd201/fldb_gpd201.py
/home/afra/users/mcgoogans/freeman/targetpack/boards/fldb_gpd201/fldb_gpd201.xml
/home/afra/users/mcgoogans/freeman/targetpack/boards/fldb_gpd201/fldb_gpd201_design.xml
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/c9ckg_ddr.xml
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/c9ckg_south_reg.xml
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/emireg.xml
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/fli7510.pyc
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/fli7510.xml
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/fli7510_design.xml
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/pctl16.xml
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/pctl32.xml
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/stx7510_clockgena_regs.xml
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/vlnv_library_c9t1s_t1i_1.xml
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/vlnv_library_c9t1s_t1i_2.xml
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/vlnv_library_c9trs_pu_config_reg1.xml
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/vlnv_library_c9vdec_pu_config_reg0.xml
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/vlnv_library_c9vdec_pu_config_reg1.xml
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/vlnv_library_mixer.xml
/home/afra/users/mcgoogans/freeman/targetpack/socs/fli7510/vlnv_library_mixer16.xml
/opt/STM/STLinux-2.3/host/stmc/targetpack/cores/jtag_core.xml
/opt/STM/STLinux-2.3/host/stmc/targetpack/cores/st231.py
/opt/STM/STLinux-2.3/host/stmc/targetpack/cores/st231.xml
/opt/STM/STLinux-2.3/host/stmc/targetpack/cores/st40_300.py
/opt/STM/STLinux-2.3/host/stmc/targetpack/cores/st40_300.xml
/opt/STM/STLinux-2.3/host/stmc/targetpack/cores/st40_300_design.xml
/opt/STM/STLinux-2.3/host/stmc/targetpack/cores/st40_ccn_regs.xml
/opt/STM/STLinux-2.3/host/stmc/targetpack/cores/st40_pmb_addr_array_regs.xml
/opt/STM/STLinux-2.3/host/stmc/targetpack/cores/st40_pmb_data_array_regs.xml
/opt/STM/STLinux-2.3/host/stmc/targetpack/cores/st40_pmb_regs.py
/opt/STM/STLinux-2.3/host/stmc/targetpack/debug/tapmux.xml
/opt/STM/STLinux-2.3/host/stmc/targetpack/socs/peripherals/st40_emi_regs.xml
/opt/STM/STLinux-2.3/host/stmc/targetpack/socs/peripherals/st40_pio.xml
/opt/STM/STLinux-2.3/host/stmc/targetpack/socs/peripherals/tapmux.py
/opt/STM/STLinux-2.3/host/stmc/targetpack/socs/tap/__init__.py
/opt/STM/STLinux-2.3/host/stmc/targetpack/socs/tap/jtag.py
/opt/STM/STLinux-2.3/host/stmc/targetpack/utilities/utilities.py
*/


/*
st40_ccn_regs.CCN_CCR
*/
POKE32(0xff00001c, 0x8000090d)


/*
stx7510_clockgena_regs.CKGA_CLKOPSRC_SWITCH_CFG
*/
POKE32(0xfde00014, 0x00000000)


/*
stx7510_clockgena_regs.CKGA_CLKOPSRC_SWITCH_CFG2
*/
POKE32(0xfde00024, 0x00000000)


/*
stx7510_clockgena_regs.CKGA_PLL0_ENABLE_FB
*/
WHILE_NE32(0xfde0001c, 0xffffffff, 0x00000000)


/*
stx7510_clockgena_regs.CKGA_PLL1_ENABLE_FB
*/
WHILE_NE32(0xfde00020, 0xffffffff, 0x00000000)


/*
stx7510_clockgena_regs.CKGA_PLL0_CFG
*/
OR32(0xfde00000, 0x00100000)


/*
stx7510_clockgena_regs.CKGA_POWER_CFG
*/
OR32(0xfde00010, 0x00000001)


/*
stx7510_clockgena_regs.CKGA_PLL0_CFG
*/
UPDATE32(0xfde00000, 0xffff00f8, 0x00001e02)


/*
stx7510_clockgena_regs.CKGA_POWER_CFG
*/
UPDATE32(0xfde00010, 0xfffffffe, 0x00000000)


/*
stx7510_clockgena_regs.CKGA_PLL0_CFG
*/
WHILE_NE32(0xfde00000, 0x80000000, 0x80000000)


/*
stx7510_clockgena_regs.CKGA_PLL0_CFG
*/
UPDATE32(0xfde00000, 0xffefffff, 0x00000000)


/*
stx7510_clockgena_regs.CKGA_PLL1_CFG
*/
OR32(0xfde00004, 0x00100000)


/*
stx7510_clockgena_regs.CKGA_POWER_CFG
*/
OR32(0xfde00010, 0x00000002)


/*
stx7510_clockgena_regs.CKGA_PLL1_CFG
*/
UPDATE32(0xfde00004, 0xfff800f8, 0x00002803)


/*
stx7510_clockgena_regs.CKGA_POWER_CFG
*/
UPDATE32(0xfde00010, 0xfffffffd, 0x00000000)


/*
stx7510_clockgena_regs.CKGA_PLL1_CFG
*/
WHILE_NE32(0xfde00004, 0x80000000, 0x80000000)


/*
stx7510_clockgena_regs.CKGA_PLL1_CFG
*/
UPDATE32(0xfde00004, 0xffefffff, 0x00000000)


/*
stx7510_clockgena_regs.CKGA_PLL1_DIV0_CFG
*/
POKE32(0xfde00b00, 0x00000001)


/*
stx7510_clockgena_regs.CKGA_PLL0HS_DIV1_CFG
*/
POKE32(0xfde00904, 0x00000002)


/*
stx7510_clockgena_regs.CKGA_PLL0HS_DIV2_CFG
*/
POKE32(0xfde00908, 0x00000002)


/*
stx7510_clockgena_regs.CKGA_PLL1_DIV3_CFG
*/
POKE32(0xfde00b0c, 0x00000002)


/*
stx7510_clockgena_regs.CKGA_PLL0LS_DIV4_CFG
*/
POKE32(0xfde00a10, 0x00000000)


/*
stx7510_clockgena_regs.CKGA_PLL0LS_DIV5_CFG
*/
POKE32(0xfde00a14, 0x00000000)


/*
stx7510_clockgena_regs.CKGA_PLL0LS_DIV6_CFG
*/
POKE32(0xfde00a18, 0x00000000)


/*
stx7510_clockgena_regs.CKGA_PLL0LS_DIV7_CFG
*/
POKE32(0xfde00a1c, 0x00000000)


/*
stx7510_clockgena_regs.CKGA_PLL1_DIV8_CFG
*/
POKE32(0xfde00b20, 0x00000002)


/*
stx7510_clockgena_regs.CKGA_PLL1_DIV9_CFG
*/
POKE32(0xfde00b24, 0x00000003)


/*
stx7510_clockgena_regs.CKGA_PLL1_DIV10_CFG
*/
POKE32(0xfde00b28, 0x00000007)


/*
stx7510_clockgena_regs.CKGA_PLL0LS_DIV11_CFG
*/
POKE32(0xfde00a2c, 0x00000002)


/*
stx7510_clockgena_regs.CKGA_PLL0LS_DIV12_CFG
*/
POKE32(0xfde00a30, 0x00000011)


/*
stx7510_clockgena_regs.CKGA_PLL1_DIV13_CFG
*/
POKE32(0xfde00b34, 0x0000000b)


/*
stx7510_clockgena_regs.CKGA_PLL1_DIV14_CFG
*/
POKE32(0xfde00b38, 0x00000007)


/*
stx7510_clockgena_regs.CKGA_PLL0LS_DIV15_CFG
*/
POKE32(0xfde00a3c, 0x00000002)


/*
stx7510_clockgena_regs.CKGA_PLL1_DIV17_CFG
*/
POKE32(0xfde00b44, 0x00000003)


/*
stx7510_clockgena_regs.CKGA_CLKOPSRC_SWITCH_CFG
*/
POKE32(0xfde00014, 0x696a5596)


/*
stx7510_clockgena_regs.CKGA_CLKOPSRC_SWITCH_CFG2
*/
POKE32(0xfde00024, 0x0000000b)


/*
clk_south_reg.CTL_SEL
*/
UPDATE32(0xfdea0000, 0xffffff80, 0x00000780)


/*
clk_south_reg.CTL_FS_SOUTH_1
*/
POKE32(0xfdea0008, 0x00000032)


/*
clk_south_reg.CTL_FS_SOUTH_2
*/
POKE32(0xfdea001c, 0x00000032)


/*
clk_south_reg.CTL_FS_SOUTH_3
*/
POKE32(0xfdea0030, 0x00000032)


/*
clk_south_reg.CTL_FS_SOUTH_1_1
*/
UPDATE32(0xfdea000c, 0xf8000000, 0x071c7271)


/*
clk_south_reg.CTL_FS_SOUTH_1_2
*/
UPDATE32(0xfdea0010, 0xf8000000, 0x071c7271)


/*
clk_south_reg.CTL_FS_SOUTH_1_3
*/
UPDATE32(0xfdea0014, 0xf8000000, 0x071c7231)


/*
clk_south_reg.CTL_FS_SOUTH_1_4
*/
UPDATE32(0xfdea0018, 0xf8000000, 0x07333439)


/*
clk_south_reg.CTL_FS_SOUTH_2_1
*/
UPDATE32(0xfdea0020, 0xf8000000, 0x072aab3a)


/*
clk_south_reg.CTL_FS_SOUTH_2_2
*/
UPDATE32(0xfdea0024, 0xf8000000, 0x07666613)


/*
clk_south_reg.CTL_FS_SOUTH_2_3
*/
UPDATE32(0xfdea0028, 0xf8000000, 0x0744ec52)


/*
clk_south_reg.CTL_FS_SOUTH_2_4
*/
UPDATE32(0xfdea002c, 0xf8000000, 0x07333439)


/*
clk_south_reg.CTL_FS_SOUTH_3_1
*/
UPDATE32(0xfdea0034, 0xf8000000, 0x07000073)


/*
clk_south_reg.CTL_FS_SOUTH_3_2
*/
UPDATE32(0xfdea0038, 0xf8000000, 0x0700005f)


/*
clk_south_reg.CTL_FS_SOUTH_3_3
*/
UPDATE32(0xfdea003c, 0xf8000000, 0x0703a92a)


/*
clk_south_reg.CTL_FS_SOUTH_3_4
*/
UPDATE32(0xfdea0040, 0xf8000000, 0x0744edb2)


/*
clk_south_reg.CTL_EN
*/
POKE32(0xfdea0004, 0x003fffff)


/*
c9ckg_ddr.CTL_PLL_DDR_FREQ
*/
POKE32(0xfde80004, 0x00002306)


/*
c9ckg_ddr.STATUS_PLL_DDR
*/
WHILE_NE32(0xfde8000c, 0x00000001, 0x00000001)


/*
c9ckg_ddr.CTL_EN
*/
POKE32(0xfde80000, 0x00000006)


/*
st40_emi_regs.EMI_BANK_ENABLE
*/
POKE32(0xfd100860, 0x00000005)


/*
st40_emi_regs.EMI_BANK0_BASEADDRESS
*/
POKE32(0xfd100800, 0x00000000)


/*
st40_emi_regs.EMI_BANK1_BASEADDRESS
*/
POKE32(0xfd100810, 0x00000008)


/*
st40_emi_regs.EMI_BANK2_BASEADDRESS
*/
POKE32(0xfd100820, 0x00000010)


/*
st40_emi_regs.EMI_BANK3_BASEADDRESS
*/
POKE32(0xfd100830, 0x00000014)


/*
st40_emi_regs.EMI_BANK4_BASEADDRESS
*/
POKE32(0xfd100840, 0x0000001c)


/*
st40_emi_regs.EMI_BANK0_EMICONFIGDATA0
*/
POKE32(0xfd100100, 0x001126d1)


/*
st40_emi_regs.EMI_BANK0_EMICONFIGDATA1
*/
POKE32(0xfd100108, 0x8d200000)


/*
st40_emi_regs.EMI_BANK0_EMICONFIGDATA2
*/
POKE32(0xfd100110, 0x9a200000)


/*
st40_emi_regs.EMI_BANK0_EMICONFIGDATA3
*/
POKE32(0xfd100118, 0x0400021d)


/*
st40_emi_regs.EMI_BANK1_EMICONFIGDATA0
*/
POKE32(0xfd100140, 0x001126d1)


/*
st40_emi_regs.EMI_BANK1_EMICONFIGDATA1
*/
POKE32(0xfd100148, 0x8d200000)


/*
st40_emi_regs.EMI_BANK1_EMICONFIGDATA2
*/
POKE32(0xfd100150, 0x9a200000)


/*
st40_emi_regs.EMI_BANK1_EMICONFIGDATA3
*/
POKE32(0xfd100158, 0x0400021d)


/*
st40_pio.PIO_CLEAR_PC0
*/
POKE32(0xfd9c4028, 0x00000001)


/*
st40_pio.PIO_SET_PC1
*/
POKE32(0xfd9c4034, 0x00000001)


/*
st40_pio.PIO_CLEAR_PC2
*/
POKE32(0xfd9c4048, 0x00000001)


/*
st40_pio.PIO_SET_POUT
*/
POKE32(0xfd9c4004, 0x00000001)


/*
st40_pio.PIO_CLEAR_PC0
*/
POKE32(0xfd9b4028, 0x00000003)


/*
st40_pio.PIO_SET_PC1
*/
POKE32(0xfd9b4034, 0x00000003)


/*
st40_pio.PIO_CLEAR_PC2
*/
POKE32(0xfd9b4048, 0x00000003)


/*
st40_pio.PIO_SET_POUT
*/
POKE32(0xfd9b4004, 0x00000003)


/*
st40_pio.PIO_CLEAR_PC0
*/
POKE32(0xfd988028, 0x00000040)


/*
st40_pio.PIO_SET_PC1
*/
POKE32(0xfd988034, 0x00000040)


/*
st40_pio.PIO_CLEAR_PC2
*/
POKE32(0xfd988048, 0x00000040)


/*
st40_pio.PIO_SET_POUT
*/
POKE32(0xfd988004, 0x00000040)
DELAY(100)


/*
st40_pio.PIO_CLEAR_POUT
*/
POKE32(0xfd988008, 0x00000040)
DELAY(100)


/*
st40_pio.PIO_SET_POUT
*/
POKE32(0xfd988004, 0x00000040)


/*
mixer.GENC
*/
POKE32(0xfd350000, 0x00090710)


/*
mixer.ROWADDRMSK
*/
POKE32(0xfd350028, 0xfffffc00)


/*
mixer.LMIBADDR
*/
POKE32(0xfd350030, 0x007f0040)


/*
mixer.DDRP1
*/
POKE32(0xfd350038, 0x4331cf04)


/*
mixer.BDLCK
*/
POKE32(0xfd350040, 0x00000717)


/*
mixer.BDLAT
*/
POKE32(0xfd350048, 0x3f3f1707)


/*
mixer.BDCRIS
*/
POKE32(0xfd350050, 0x00101010)


/*
mixer.BDHPP
*/
POKE32(0xfd350058, 0x00000707)


/*
mixer.BDQTHD
*/
POKE32(0xfd350060, 0x00000002)


/*
mixer.BDLDINEF
*/
POKE32(0xfd350068, 0x00222190)


/*
mixer.BDSTINEF
*/
POKE32(0xfd350070, 0x00222190)


/*
mixer.INFLWREG
*/
POKE32(0xfd350080, 0x1f2f3f7f)


/*
mixer.ARBFLWREG
*/
POKE32(0xfd350088, 0x2f070003)


/*
mixer.BKFLWREG
*/
POKE32(0xfd350090, 0x0e0c4032)


/*
mixer.HPPFLWREG1
*/
POKE32(0xfd3500a0, 0x1f032080)


/*
mixer.HPPFLWREG2
*/
POKE32(0xfd3500a8, 0x0030004c)


/*
mixer.REQMEM
*/
POKE32(0xfd3500b0, 0x00800040)


/*
mixer.RESMEM
*/
POKE32(0xfd3500b8, 0x02000080)


/*
mixer.RESMEM0
*/
POKE32(0xfd3500c0, 0x01000080)


/*
mixer.RESMEM1
*/
POKE32(0xfd3500c8, 0x01000080)


/*
mixer.GENP0
*/
POKE32(0xfd3501c0, 0x104018ca)


/*
mixer.SPBKREG_0
*/
POKE32(0xfd350200, 0x00080706)


/*
mixer.SPBKREG_1
*/
POKE32(0xfd350204, 0x00080706)


/*
mixer.SPBKREG_2
*/
POKE32(0xfd350208, 0x00080706)


/*
mixer.SPBKREG_3
*/
POKE32(0xfd35020c, 0x00080706)


/*
mixer.SPBKREG_4
*/
POKE32(0xfd350210, 0x00080706)


/*
mixer.SPBKREG_5
*/
POKE32(0xfd350214, 0x00080706)


/*
mixer.SPBKREG_6
*/
POKE32(0xfd350218, 0x00080706)


/*
mixer.SPBKREG_7
*/
POKE32(0xfd35021c, 0x00080706)


/*
mixer.SPBKREG_8
*/
POKE32(0xfd350220, 0x00080706)


/*
mixer.SPBKREG_9
*/
POKE32(0xfd350224, 0x00080706)


/*
mixer.SPBKREG_10
*/
POKE32(0xfd350228, 0x00080706)


/*
mixer.SPBKREG_11
*/
POKE32(0xfd35022c, 0x00080706)


/*
mixer.SPBKREG_12
*/
POKE32(0xfd350230, 0x00080706)


/*
mixer.SPBKREG_13
*/
POKE32(0xfd350234, 0x00080706)


/*
mixer.SPBKREG_14
*/
POKE32(0xfd350238, 0x00080706)


/*
mixer.SPBKREG_15
*/
POKE32(0xfd35023c, 0x00080706)


/*
mixer.SPBKREG_16
*/
POKE32(0xfd350240, 0x00080706)


/*
mixer.SPBKREG_17
*/
POKE32(0xfd350244, 0x00080706)


/*
mixer.SPBKREG_18
*/
POKE32(0xfd350248, 0x00080706)


/*
mixer.SPBKREG_19
*/
POKE32(0xfd35024c, 0x00080706)


/*
mixer.SPBKREG_20
*/
POKE32(0xfd350250, 0x00080706)


/*
mixer.SPBKREG_21
*/
POKE32(0xfd350254, 0x00080706)


/*
mixer.SPBKREG_22
*/
POKE32(0xfd350258, 0x00080706)


/*
mixer.SPBKREG_23
*/
POKE32(0xfd35025c, 0x00080706)


/*
mixer.SPBKREG_24
*/
POKE32(0xfd350260, 0x00080706)


/*
mixer.SPBKREG_25
*/
POKE32(0xfd350264, 0x00080706)


/*
mixer.SPBKREG_26
*/
POKE32(0xfd350268, 0x00080706)


/*
mixer.SPBKREG_27
*/
POKE32(0xfd35026c, 0x00080706)


/*
mixer.SPBKREG_28
*/
POKE32(0xfd350270, 0x00080706)


/*
mixer.SPBKREG_29
*/
POKE32(0xfd350274, 0x00080706)


/*
mixer.SPBKREG_30
*/
POKE32(0xfd350278, 0x00080706)


/*
mixer.SPBKREG_31
*/
POKE32(0xfd35027c, 0x00080706)


/*
mixer.SPBKREG_32
*/
POKE32(0xfd350280, 0x00080706)


/*
mixer.SPBKREG_33
*/
POKE32(0xfd350284, 0x00080706)


/*
mixer.SPBKREG_34
*/
POKE32(0xfd350288, 0x00080706)


/*
mixer.SPBKREG_35
*/
POKE32(0xfd35028c, 0x00080706)


/*
mixer.SPBKREG_36
*/
POKE32(0xfd350290, 0x00080706)


/*
mixer.SPBKREG_37
*/
POKE32(0xfd350294, 0x00080706)


/*
mixer.SPBKREG_38
*/
POKE32(0xfd350298, 0x00080706)


/*
mixer.SPBKREG_39
*/
POKE32(0xfd35029c, 0x00080706)


/*
mixer.SPBKREG_40
*/
POKE32(0xfd3502a0, 0x00080706)


/*
mixer.SPBKREG_41
*/
POKE32(0xfd3502a4, 0x00080706)


/*
mixer.SPBKREG_42
*/
POKE32(0xfd3502a8, 0x00080706)


/*
mixer.SPBKREG_43
*/
POKE32(0xfd3502ac, 0x00080706)


/*
mixer.SPBKREG_44
*/
POKE32(0xfd3502b0, 0x00080706)


/*
mixer.SPBKREG_45
*/
POKE32(0xfd3502b4, 0x00080706)


/*
mixer.SPBKREG_46
*/
POKE32(0xfd3502b8, 0x00080706)


/*
mixer.SPBKREG_47
*/
POKE32(0xfd3502bc, 0x00080706)


/*
mixer.SPBKREG_48
*/
POKE32(0xfd3502c0, 0x00080706)


/*
mixer.SPBKREG_49
*/
POKE32(0xfd3502c4, 0x00080706)


/*
mixer.SPBKREG_50
*/
POKE32(0xfd3502c8, 0x00080706)


/*
mixer.SPBKREG_51
*/
POKE32(0xfd3502cc, 0x00080706)


/*
mixer.SPBKREG_52
*/
POKE32(0xfd3502d0, 0x00080706)


/*
mixer.SPBKREG_53
*/
POKE32(0xfd3502d4, 0x00080706)


/*
mixer.SPBKREG_54
*/
POKE32(0xfd3502d8, 0x00080706)


/*
mixer.SPBKREG_55
*/
POKE32(0xfd3502dc, 0x00080706)


/*
mixer.SPBKREG_56
*/
POKE32(0xfd3502e0, 0x00080706)


/*
mixer.SPBKREG_57
*/
POKE32(0xfd3502e4, 0x00080706)


/*
mixer.SPBKREG_58
*/
POKE32(0xfd3502e8, 0x00080706)


/*
mixer.SPBKREG_59
*/
POKE32(0xfd3502ec, 0x00080706)


/*
mixer.SPBKREG_60
*/
POKE32(0xfd3502f0, 0x00080706)


/*
mixer.SPBKREG_61
*/
POKE32(0xfd3502f4, 0x00080706)


/*
mixer.SPBKREG_62
*/
POKE32(0xfd3502f8, 0x00080706)


/*
mixer.SPBKREG_63
*/
POKE32(0xfd3502fc, 0x00080706)


/*
mixer.SPSRCREG_0
*/
POKE32(0xfd350400, 0x09090909)


/*
mixer.SPSRCREG_1
*/
POKE32(0xfd350404, 0x09090909)


/*
mixer.SPSRCREG_2
*/
POKE32(0xfd350408, 0x09090909)


/*
mixer.SPSRCREG_3
*/
POKE32(0xfd35040c, 0x09090909)


/*
mixer.SPSRCREG_4
*/
POKE32(0xfd350410, 0x09090909)


/*
mixer.SPSRCREG_5
*/
POKE32(0xfd350414, 0x09090909)


/*
mixer.SPSRCREG_6
*/
POKE32(0xfd350418, 0x09090909)


/*
mixer.SPSRCREG_7
*/
POKE32(0xfd35041c, 0x09090909)


/*
mixer.SPSRCREG_8
*/
POKE32(0xfd350420, 0x09090909)


/*
mixer.SPSRCREG_9
*/
POKE32(0xfd350424, 0x09090909)


/*
mixer.SPSRCREG_10
*/
POKE32(0xfd350428, 0x09090909)


/*
mixer.SPSRCREG_11
*/
POKE32(0xfd35042c, 0x09090909)


/*
mixer.SPSRCREG_12
*/
POKE32(0xfd350430, 0x09090909)


/*
mixer.SPSRCREG_13
*/
POKE32(0xfd350434, 0x09090909)


/*
mixer.SPSRCREG_14
*/
POKE32(0xfd350438, 0x09090909)


/*
mixer.SPSRCREG_15
*/
POKE32(0xfd35043c, 0x09090909)


/*
mixer.SPSRCREG_16
*/
POKE32(0xfd350440, 0x09090909)


/*
mixer.SPSRCREG_17
*/
POKE32(0xfd350444, 0x09090909)


/*
mixer.SPSRCREG_18
*/
POKE32(0xfd350448, 0x09090909)


/*
mixer.SPSRCREG_19
*/
POKE32(0xfd35044c, 0x09090909)


/*
mixer.SPSRCREG_20
*/
POKE32(0xfd350450, 0x09090909)


/*
mixer.SPSRCREG_21
*/
POKE32(0xfd350454, 0x09090909)


/*
mixer.SPSRCREG_22
*/
POKE32(0xfd350458, 0x09090909)


/*
mixer.SPSRCREG_23
*/
POKE32(0xfd35045c, 0x09090909)


/*
mixer.SPSRCREG_24
*/
POKE32(0xfd350460, 0x09090909)


/*
mixer.SPSRCREG_25
*/
POKE32(0xfd350464, 0x09090909)


/*
mixer.SPSRCREG_26
*/
POKE32(0xfd350468, 0x09090909)


/*
mixer.SPSRCREG_27
*/
POKE32(0xfd35046c, 0x09090909)


/*
mixer.SPSRCREG_28
*/
POKE32(0xfd350470, 0x09090909)


/*
mixer.SPSRCREG_29
*/
POKE32(0xfd350474, 0x09090909)


/*
mixer.SPSRCREG_30
*/
POKE32(0xfd350478, 0x09090909)


/*
mixer.SPSRCREG_31
*/
POKE32(0xfd35047c, 0x09090909)


/*
mixer.SPSRCREG_32
*/
POKE32(0xfd350480, 0x09090909)


/*
mixer.SPSRCREG_33
*/
POKE32(0xfd350484, 0x09090909)


/*
mixer.SPSRCREG_34
*/
POKE32(0xfd350488, 0x09090909)


/*
mixer.SPSRCREG_35
*/
POKE32(0xfd35048c, 0x09090909)


/*
mixer.SPSRCREG_36
*/
POKE32(0xfd350490, 0x09090909)


/*
mixer.SPSRCREG_37
*/
POKE32(0xfd350494, 0x09090909)


/*
mixer.SPSRCREG_38
*/
POKE32(0xfd350498, 0x09090909)


/*
mixer.SPSRCREG_39
*/
POKE32(0xfd35049c, 0x09090909)


/*
mixer.SPSRCREG_40
*/
POKE32(0xfd3504a0, 0x09090909)


/*
mixer.SPSRCREG_41
*/
POKE32(0xfd3504a4, 0x09090909)


/*
mixer.SPSRCREG_42
*/
POKE32(0xfd3504a8, 0x09090909)


/*
mixer.SPSRCREG_43
*/
POKE32(0xfd3504ac, 0x09090909)


/*
mixer.SPSRCREG_44
*/
POKE32(0xfd3504b0, 0x09090909)


/*
mixer.SPSRCREG_45
*/
POKE32(0xfd3504b4, 0x09090909)


/*
mixer.SPSRCREG_46
*/
POKE32(0xfd3504b8, 0x09090909)


/*
mixer.SPSRCREG_47
*/
POKE32(0xfd3504bc, 0x09090909)


/*
mixer.SPSRCREG_48
*/
POKE32(0xfd3504c0, 0x09090909)


/*
mixer.SPSRCREG_49
*/
POKE32(0xfd3504c4, 0x09090909)


/*
mixer.SPSRCREG_50
*/
POKE32(0xfd3504c8, 0x09090909)


/*
mixer.SPSRCREG_51
*/
POKE32(0xfd3504cc, 0x09090909)


/*
mixer.SPSRCREG_52
*/
POKE32(0xfd3504d0, 0x09090909)


/*
mixer.SPSRCREG_53
*/
POKE32(0xfd3504d4, 0x09090909)


/*
mixer.SPSRCREG_54
*/
POKE32(0xfd3504d8, 0x09090909)


/*
mixer.SPSRCREG_55
*/
POKE32(0xfd3504dc, 0x09090909)


/*
mixer.SPSRCREG_56
*/
POKE32(0xfd3504e0, 0x09090909)


/*
mixer.SPSRCREG_57
*/
POKE32(0xfd3504e4, 0x09090909)


/*
mixer.SPSRCREG_58
*/
POKE32(0xfd3504e8, 0x09090909)


/*
mixer.SPSRCREG_59
*/
POKE32(0xfd3504ec, 0x09090909)


/*
mixer.SPSRCREG_60
*/
POKE32(0xfd3504f0, 0x09090909)


/*
mixer.SPSRCREG_61
*/
POKE32(0xfd3504f4, 0x09090909)


/*
mixer.SPSRCREG_62
*/
POKE32(0xfd3504f8, 0x09090909)


/*
mixer.SPSRCREG_63
*/
POKE32(0xfd3504fc, 0x09090909)


/*
pctl.PHY_PLLCR
*/
OR32(0xfd360418, 0x0005c000)


/*
pctl.TOGCNT1U
*/
POKE32(0xfd3600c0, 0x000000f0)


/*
pctl.TINIT
*/
POKE32(0xfd3600c4, 0x000000c8)


/*
pctl.TRSTH
*/
POKE32(0xfd3600c8, 0x00000000)


/*
pctl.TOGCNT100N
*/
POKE32(0xfd3600cc, 0x00000018)


/*
pctl.PHY_PTR1
*/
POKE32(0xfd360420, 0x5de604b0)


/*
pctl.PUB_SMCTL
*/
WHILE_NE32(0xfd360484, 0x00010000, 0x00010000)


/*
pctl.PUB_SMCTL
*/
POKE32(0xfd360484, 0x24980002)


/*
pctl.POWCTL
*/
POKE32(0xfd360044, 0x00000001)


/*
pctl.POWSTAT
*/
WHILE_NE32(0xfd360048, 0x00000001, 0x00000001)


/*
pctl.MCFG
*/
POKE32(0xfd360080, 0x00060041)


/*
pctl.PPCFG
*/
POKE32(0xfd360084, 0x00000000)


/*
pctl.ODTCFG
*/
POKE32(0xfd36008c, 0x00000008)


/*
pctl.DQSECFG
*/
POKE32(0xfd360090, 0x00112211)


/*
pctl.TREFI
*/
POKE32(0xfd3600d0, 0x000000ff)


/*
pctl.TMRD
*/
POKE32(0xfd3600d4, 0x00000002)


/*
pctl.TRFC
*/
POKE32(0xfd3600d8, 0x0000003e)


/*
pctl.TRP
*/
POKE32(0xfd3600dc, 0x00000006)


/*
pctl.TRTW
*/
POKE32(0xfd3600e0, 0x00000006)


/*
pctl.TAL
*/
POKE32(0xfd3600e4, 0x00000003)


/*
pctl.TCL
*/
POKE32(0xfd3600e8, 0x00000007)


/*
pctl.TCWL
*/
POKE32(0xfd3600ec, 0x00000006)


/*
pctl.TRAS
*/
POKE32(0xfd3600f0, 0x00000016)


/*
pctl.TRC
*/
POKE32(0xfd3600f4, 0x0000001b)


/*
pctl.TRCD
*/
POKE32(0xfd3600f8, 0x00000006)


/*
pctl.TRRD
*/
POKE32(0xfd3600fc, 0x00000005)


/*
pctl.TRTP
*/
POKE32(0xfd360100, 0x00000004)


/*
pctl.TWR
*/
POKE32(0xfd360104, 0x00000007)


/*
pctl.TWTR
*/
POKE32(0xfd360108, 0x00000004)


/*
pctl.TEXSR
*/
POKE32(0xfd36010c, 0x000000c8)


/*
pctl.TXP
*/
POKE32(0xfd360110, 0x00000003)


/*
pctl.TXPDLL
*/
POKE32(0xfd360114, 0x00000007)


/*
pctl.TCKE
*/
POKE32(0xfd36012c, 0x00000003)


/*
pctl.MCMD
*/
WHILE_NE32(0xfd360040, 0x80000000, 0x00000000)


/*
pctl.MCMD
*/
POKE32(0xfd360040, 0x80100000)
DELAY(1)


/*
pctl.MCMD
*/
WHILE_NE32(0xfd360040, 0x80000000, 0x00000000)


/*
pctl.MCMD
*/
POKE32(0xfd360040, 0x80100001)


/*
pctl.MCMD
*/
WHILE_NE32(0xfd360040, 0x80000000, 0x00000000)


/*
pctl.MCMD
*/
POKE32(0xfd360040, 0x80140003)


/*
pctl.MCMD
*/
WHILE_NE32(0xfd360040, 0x80000000, 0x00000000)


/*
pctl.MCMD
*/
POKE32(0xfd360040, 0x80160003)


/*
pctl.MCMD
*/
WHILE_NE32(0xfd360040, 0x80000000, 0x00000000)


/*
pctl.MCMD
*/
POKE32(0xfd360040, 0x801201a3)


/*
pctl.MCMD
*/
WHILE_NE32(0xfd360040, 0x80000000, 0x00000000)


/*
pctl.MCMD
*/
POKE32(0xfd360040, 0x8010d733)


/*
pctl.MCMD
*/
WHILE_NE32(0xfd360040, 0x80000000, 0x00000000)


/*
pctl.MCMD
*/
POKE32(0xfd360040, 0x80100001)


/*
pctl.MCMD
*/
WHILE_NE32(0xfd360040, 0x80000000, 0x00000000)


/*
pctl.MCMD
*/
POKE32(0xfd360040, 0x80100002)


/*
pctl.MCMD
*/
WHILE_NE32(0xfd360040, 0x80000000, 0x00000000)


/*
pctl.MCMD
*/
POKE32(0xfd360040, 0x80100002)


/*
pctl.MCMD
*/
WHILE_NE32(0xfd360040, 0x80000000, 0x00000000)


/*
pctl.MCMD
*/
POKE32(0xfd360040, 0x8010c733)


/*
pctl.MCMD
*/
WHILE_NE32(0xfd360040, 0x80000000, 0x00000000)
DELAY(1)


/*
pctl.MCMD
*/
POKE32(0xfd360040, 0x801239a3)
DELAY(1)


/*
pctl.MCMD
*/
WHILE_NE32(0xfd360040, 0x80000000, 0x00000000)


/*
pctl.MCMD
*/
POKE32(0xfd360040, 0x821201a3)


/*
pctl.MCMD
*/
WHILE_NE32(0xfd360040, 0x80000000, 0x00000000)


/*
pctl.SCTL
*/
POKE32(0xfd360004, 0x00000001)


/*
pctl.PUB_SMCTL
*/
OR32(0xfd360484, 0x00020000)


/*
pctl.PUB_SMCTL
*/
OR32(0xfd360484, 0x00020000)


/*
pctl.PUB_SMCTL
*/
WHILE_NE32(0xfd360484, 0x00040000, 0x00040000)


/*
pctl.PUB_SMCTL
*/
WHILE_NE32(0xfd360484, 0x00200000, 0x00200000)


/*
pctl.PUB_SMCTL
*/
OR32(0xfd360484, 0xffff0000)


/*
pctl.PUB_SMCTL
*/
WHILE_NE32(0xfd360484, 0x00400000, 0x00400000)


/*
pctl.PUB_SMCTL
*/
OR32(0xfd360484, 0xffff0000)


/*
pctl.PUB_SMCTL
*/
WHILE_NE32(0xfd360484, 0x01000000, 0x01000000)


/*
pctl.PUB_SMCTL
*/
WHILE_NE32(0xfd360484, 0x02000000, 0x02000000)


/*
pctl.PUB_SMCTL
*/
WHILE_NE32(0xfd360484, 0x08000000, 0x08000000)


/*
pctl.PUB_SMCTL
*/
WHILE_NE32(0xfd360484, 0x10000000, 0x10000000)


/*
pctl.PUB_SMCTL
*/
WHILE_NE32(0xfd360484, 0x40000000, 0x40000000)


/*
pctl.PUB_SMCTL
*/
WHILE_NE32(0xfd360484, 0x80000000, 0x80000000)


/*
pctl.PHYPVTCFG
*/
POKE32(0xfd360300, 0x000045d0)


/*
pctl.PHYTUPDWAIT
*/
POKE32(0xfd360320, 0x00000003)


/*
pctl.PVTTUPDWAIT
*/
POKE32(0xfd360324, 0x00000003)


/*
pctl.SCTL
*/
POKE32(0xfd360004, 0x00000002)
