

================================================================
== Vitis HLS Report for 'dataflow_section_Pipeline_flat_for_rows_flat_for_cols4'
================================================================
* Date:           Tue Dec 17 23:49:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      198|      198|  1.980 us|  1.980 us|  198|  198|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- flat_for_rows_flat_for_cols  |      196|      196|         2|          1|          1|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     36|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     54|    -|
|Register         |        -|   -|     11|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     11|     90|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln6_fu_68_p2                  |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln6_fu_62_p2                 |      icmp|   0|  0|  15|           8|           7|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  36|          19|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    8|         16|
    |flat_to_dense_streams_1_blk_n          |   9|          2|    1|          2|
    |indvar_flatten6_fu_36                  |   9|          2|    8|         16|
    |pool_to_flat_streams_1_blk_n           |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  54|         12|   20|         40|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |indvar_flatten6_fu_36    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_flat_for_rows_flat_for_cols4|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_flat_for_rows_flat_for_cols4|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_flat_for_rows_flat_for_cols4|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_flat_for_rows_flat_for_cols4|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_flat_for_rows_flat_for_cols4|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_flat_for_rows_flat_for_cols4|  return value|
|pool_to_flat_streams_1_dout     |   in|   32|     ap_fifo|                                  pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_empty_n  |   in|    1|     ap_fifo|                                  pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_read     |  out|    1|     ap_fifo|                                  pool_to_flat_streams_1|       pointer|
|flat_to_dense_streams_1_din     |  out|   32|     ap_fifo|                                 flat_to_dense_streams_1|       pointer|
|flat_to_dense_streams_1_full_n  |   in|    1|     ap_fifo|                                 flat_to_dense_streams_1|       pointer|
|flat_to_dense_streams_1_write   |  out|    1|     ap_fifo|                                 flat_to_dense_streams_1|       pointer|
+--------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

