Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Oct  3 18:13:20 2022
| Host         : DESKTOP-I9I6T7O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_lab3_control_sets_placed.rpt
| Design       : top_lab3
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              47 |           13 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |                   Enable Signal                   |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+---------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clock_geni/clk_mmcm_wizi/inst/clk_10MHz | als_pmod_inti/sclk_i_1_n_0                        | clock_geni/SR[0]                    |                1 |              1 |         1.00 |
|  clk_IBUF                                |                                                   |                                     |                1 |              2 |         2.00 |
|  clock_geni/clk_mmcm_wizi/inst/clk_10MHz | als_pmod_inti/FSM_onehot_current_state[3]_i_2_n_0 | clock_geni/SR[0]                    |                1 |              4 |         4.00 |
|  clock_geni/clk_mmcm_wizi/inst/clk_10MHz | als_pmod_inti/falling_edge                        | clock_geni/SR[0]                    |                1 |              5 |         5.00 |
|  clock_geni/clk_mmcm_wizi/inst/clk_10MHz | als_pmod_inti/data0                               | clock_geni/SR[0]                    |                2 |              8 |         4.00 |
|  clock_geni/clk_mmcm_wizi/inst/clk_10MHz | als_pmod_inti/value[7]_i_1_n_0                    |                                     |                2 |              8 |         4.00 |
|  clock_geni/clk_mmcm_wizi/inst/clk_10MHz |                                                   | clock_geni/SR[0]                    |                5 |             15 |         3.00 |
|  clock_geni/clk_mmcm_wizi/inst/clk_10MHz |                                                   | als_pmod_inti/count_1sec[0]_i_1_n_0 |                8 |             32 |         4.00 |
+------------------------------------------+---------------------------------------------------+-------------------------------------+------------------+----------------+--------------+


