// Seed: 713386299
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wire id_3,
    input wire id_4,
    input supply1 id_5
);
  assign id_3 = 1 || 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input tri1 id_2,
    input uwire id_3,
    output wor id_4,
    input tri0 id_5,
    output logic id_6,
    output wand id_7,
    input tri0 id_8
);
  always_ff id_6 <= id_3 - 1'b0;
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_1,
      id_5,
      id_3
  );
  assign id_4 = -1'b0;
endmodule
