
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eea0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00009a44  0800efb0  0800efb0  0001efb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080189f4  080189f4  000289f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  080189fc  080189fc  000289fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08018a04  08018a04  00028a04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009f0  20000000  08018a08  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001ef4  200009f0  080193f8  000309f0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200028e4  080193f8  000328e4  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000309f0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001dbc6  00000000  00000000  00030a19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000050bf  00000000  00000000  0004e5df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001740  00000000  00000000  000536a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001548  00000000  00000000  00054de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001b30a  00000000  00000000  00056328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001b383  00000000  00000000  00071632  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00083927  00000000  00000000  0008c9b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  001102dc  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000075f8  00000000  00000000  00110330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009f0 	.word	0x200009f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ef98 	.word	0x0800ef98

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009f4 	.word	0x200009f4
 800014c:	0800ef98 	.word	0x0800ef98

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <getIndexAnim>:
/*
 * @brief get l'indice d'animation
 * @retval indexAnim
 */
uint8_t getIndexAnim(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
	return indexAnim;
 8000e24:	4b02      	ldr	r3, [pc, #8]	; (8000e30 <getIndexAnim+0x10>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr
 8000e30:	20000a0c 	.word	0x20000a0c

08000e34 <flipImage>:
/*
 * @brief Flip l'image par rapport à l'axe vertical
 * @param image pointeur de l'image à flipper, width largeur de l'image, height hauteur de l'image
 * @retval newImg l'image retournee en miroir
 */
uint16_t * flipImage(uint16_t * image, int width, int height) {
 8000e34:	b4b0      	push	{r4, r5, r7}
 8000e36:	b089      	sub	sp, #36	; 0x24
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	60f8      	str	r0, [r7, #12]
 8000e3c:	60b9      	str	r1, [r7, #8]
 8000e3e:	607a      	str	r2, [r7, #4]
 8000e40:	466b      	mov	r3, sp
 8000e42:	461d      	mov	r5, r3
	static uint16_t normalImg[25*30];
	static uint16_t bigImg[35*30];
	uint16_t newImg[width*height];
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	687a      	ldr	r2, [r7, #4]
 8000e48:	fb02 f403 	mul.w	r4, r2, r3
 8000e4c:	1e63      	subs	r3, r4, #1
 8000e4e:	617b      	str	r3, [r7, #20]
 8000e50:	4623      	mov	r3, r4
 8000e52:	4618      	mov	r0, r3
 8000e54:	f04f 0100 	mov.w	r1, #0
 8000e58:	f04f 0200 	mov.w	r2, #0
 8000e5c:	f04f 0300 	mov.w	r3, #0
 8000e60:	010b      	lsls	r3, r1, #4
 8000e62:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8000e66:	0102      	lsls	r2, r0, #4
 8000e68:	4623      	mov	r3, r4
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f04f 0100 	mov.w	r1, #0
 8000e70:	f04f 0200 	mov.w	r2, #0
 8000e74:	f04f 0300 	mov.w	r3, #0
 8000e78:	010b      	lsls	r3, r1, #4
 8000e7a:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8000e7e:	0102      	lsls	r2, r0, #4
 8000e80:	4623      	mov	r3, r4
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	3307      	adds	r3, #7
 8000e86:	08db      	lsrs	r3, r3, #3
 8000e88:	00db      	lsls	r3, r3, #3
 8000e8a:	ebad 0d03 	sub.w	sp, sp, r3
 8000e8e:	466b      	mov	r3, sp
 8000e90:	3301      	adds	r3, #1
 8000e92:	085b      	lsrs	r3, r3, #1
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	613b      	str	r3, [r7, #16]
    for (uint8_t y = 0; y < height; y++) {
 8000e98:	2300      	movs	r3, #0
 8000e9a:	76bb      	strb	r3, [r7, #26]
 8000e9c:	e022      	b.n	8000ee4 <flipImage+0xb0>
        for(uint8_t x = 0; x < width; x++) {
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	76fb      	strb	r3, [r7, #27]
 8000ea2:	e018      	b.n	8000ed6 <flipImage+0xa2>
			newImg[y * width + x] = image[y * width + (width - 1 - x)];
 8000ea4:	7ebb      	ldrb	r3, [r7, #26]
 8000ea6:	68ba      	ldr	r2, [r7, #8]
 8000ea8:	fb02 f203 	mul.w	r2, r2, r3
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	1e59      	subs	r1, r3, #1
 8000eb0:	7efb      	ldrb	r3, [r7, #27]
 8000eb2:	1acb      	subs	r3, r1, r3
 8000eb4:	4413      	add	r3, r2
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	68fa      	ldr	r2, [r7, #12]
 8000eba:	4413      	add	r3, r2
 8000ebc:	7eba      	ldrb	r2, [r7, #26]
 8000ebe:	68b9      	ldr	r1, [r7, #8]
 8000ec0:	fb01 f102 	mul.w	r1, r1, r2
 8000ec4:	7efa      	ldrb	r2, [r7, #27]
 8000ec6:	440a      	add	r2, r1
 8000ec8:	8819      	ldrh	r1, [r3, #0]
 8000eca:	693b      	ldr	r3, [r7, #16]
 8000ecc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        for(uint8_t x = 0; x < width; x++) {
 8000ed0:	7efb      	ldrb	r3, [r7, #27]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	76fb      	strb	r3, [r7, #27]
 8000ed6:	7efb      	ldrb	r3, [r7, #27]
 8000ed8:	68ba      	ldr	r2, [r7, #8]
 8000eda:	429a      	cmp	r2, r3
 8000edc:	dce2      	bgt.n	8000ea4 <flipImage+0x70>
    for (uint8_t y = 0; y < height; y++) {
 8000ede:	7ebb      	ldrb	r3, [r7, #26]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	76bb      	strb	r3, [r7, #26]
 8000ee4:	7ebb      	ldrb	r3, [r7, #26]
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	dcd8      	bgt.n	8000e9e <flipImage+0x6a>
		}
    }
	if(width == 25)
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	2b19      	cmp	r3, #25
 8000ef0:	d116      	bne.n	8000f20 <flipImage+0xec>
	{
		for(uint16_t i=0; i< width*height; i++)
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	83bb      	strh	r3, [r7, #28]
 8000ef6:	e00a      	b.n	8000f0e <flipImage+0xda>
			normalImg[i] = newImg[i];
 8000ef8:	8bb9      	ldrh	r1, [r7, #28]
 8000efa:	8bbb      	ldrh	r3, [r7, #28]
 8000efc:	693a      	ldr	r2, [r7, #16]
 8000efe:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8000f02:	4a18      	ldr	r2, [pc, #96]	; (8000f64 <flipImage+0x130>)
 8000f04:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(uint16_t i=0; i< width*height; i++)
 8000f08:	8bbb      	ldrh	r3, [r7, #28]
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	83bb      	strh	r3, [r7, #28]
 8000f0e:	8bba      	ldrh	r2, [r7, #28]
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	6879      	ldr	r1, [r7, #4]
 8000f14:	fb01 f303 	mul.w	r3, r1, r3
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	dbed      	blt.n	8000ef8 <flipImage+0xc4>
		return &normalImg;
 8000f1c:	4b11      	ldr	r3, [pc, #68]	; (8000f64 <flipImage+0x130>)
 8000f1e:	e01a      	b.n	8000f56 <flipImage+0x122>
	}
	// Taille plus grande pour l'animation SHOOT
	else if(width >= 30)
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	2b1d      	cmp	r3, #29
 8000f24:	dd16      	ble.n	8000f54 <flipImage+0x120>
	{
		for(uint16_t i=0; i< width*height; i++)
 8000f26:	2300      	movs	r3, #0
 8000f28:	83fb      	strh	r3, [r7, #30]
 8000f2a:	e00a      	b.n	8000f42 <flipImage+0x10e>
			bigImg[i] = newImg[i];
 8000f2c:	8bf9      	ldrh	r1, [r7, #30]
 8000f2e:	8bfb      	ldrh	r3, [r7, #30]
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8000f36:	4a0c      	ldr	r2, [pc, #48]	; (8000f68 <flipImage+0x134>)
 8000f38:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(uint16_t i=0; i< width*height; i++)
 8000f3c:	8bfb      	ldrh	r3, [r7, #30]
 8000f3e:	3301      	adds	r3, #1
 8000f40:	83fb      	strh	r3, [r7, #30]
 8000f42:	8bfa      	ldrh	r2, [r7, #30]
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	6879      	ldr	r1, [r7, #4]
 8000f48:	fb01 f303 	mul.w	r3, r1, r3
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	dbed      	blt.n	8000f2c <flipImage+0xf8>
		return &bigImg;
 8000f50:	4b05      	ldr	r3, [pc, #20]	; (8000f68 <flipImage+0x134>)
 8000f52:	e000      	b.n	8000f56 <flipImage+0x122>
	}
	return &normalImg;
 8000f54:	4b03      	ldr	r3, [pc, #12]	; (8000f64 <flipImage+0x130>)
 8000f56:	46ad      	mov	sp, r5
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3724      	adds	r7, #36	; 0x24
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bcb0      	pop	{r4, r5, r7}
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	20000a6c 	.word	0x20000a6c
 8000f68:	20001048 	.word	0x20001048

08000f6c <initAnim>:
}

/*
 * @brief Initialise les animations dans des tableaux
 */
void initAnim(){
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
	idle[0] = &idle0;
 8000f70:	4b24      	ldr	r3, [pc, #144]	; (8001004 <initAnim+0x98>)
 8000f72:	4a25      	ldr	r2, [pc, #148]	; (8001008 <initAnim+0x9c>)
 8000f74:	601a      	str	r2, [r3, #0]
	
	run[0] = &run0;
 8000f76:	4b25      	ldr	r3, [pc, #148]	; (800100c <initAnim+0xa0>)
 8000f78:	4a25      	ldr	r2, [pc, #148]	; (8001010 <initAnim+0xa4>)
 8000f7a:	601a      	str	r2, [r3, #0]
	run[1] = &run1;
 8000f7c:	4b23      	ldr	r3, [pc, #140]	; (800100c <initAnim+0xa0>)
 8000f7e:	4a25      	ldr	r2, [pc, #148]	; (8001014 <initAnim+0xa8>)
 8000f80:	605a      	str	r2, [r3, #4]
	run[2] = &run2;
 8000f82:	4b22      	ldr	r3, [pc, #136]	; (800100c <initAnim+0xa0>)
 8000f84:	4a24      	ldr	r2, [pc, #144]	; (8001018 <initAnim+0xac>)
 8000f86:	609a      	str	r2, [r3, #8]
	run[3] = &run3;
 8000f88:	4b20      	ldr	r3, [pc, #128]	; (800100c <initAnim+0xa0>)
 8000f8a:	4a24      	ldr	r2, [pc, #144]	; (800101c <initAnim+0xb0>)
 8000f8c:	60da      	str	r2, [r3, #12]

	jump[0] = &jump0;
 8000f8e:	4b24      	ldr	r3, [pc, #144]	; (8001020 <initAnim+0xb4>)
 8000f90:	4a24      	ldr	r2, [pc, #144]	; (8001024 <initAnim+0xb8>)
 8000f92:	601a      	str	r2, [r3, #0]
	jump[1] = &jump1;
 8000f94:	4b22      	ldr	r3, [pc, #136]	; (8001020 <initAnim+0xb4>)
 8000f96:	4a24      	ldr	r2, [pc, #144]	; (8001028 <initAnim+0xbc>)
 8000f98:	605a      	str	r2, [r3, #4]
	jump[2] = &jump2;
 8000f9a:	4b21      	ldr	r3, [pc, #132]	; (8001020 <initAnim+0xb4>)
 8000f9c:	4a23      	ldr	r2, [pc, #140]	; (800102c <initAnim+0xc0>)
 8000f9e:	609a      	str	r2, [r3, #8]
	jump[3] = &jump3;
 8000fa0:	4b1f      	ldr	r3, [pc, #124]	; (8001020 <initAnim+0xb4>)
 8000fa2:	4a23      	ldr	r2, [pc, #140]	; (8001030 <initAnim+0xc4>)
 8000fa4:	60da      	str	r2, [r3, #12]

	fall[0] = &fall0;
 8000fa6:	4b23      	ldr	r3, [pc, #140]	; (8001034 <initAnim+0xc8>)
 8000fa8:	4a23      	ldr	r2, [pc, #140]	; (8001038 <initAnim+0xcc>)
 8000faa:	601a      	str	r2, [r3, #0]
	fall[1] = &fall1;
 8000fac:	4b21      	ldr	r3, [pc, #132]	; (8001034 <initAnim+0xc8>)
 8000fae:	4a23      	ldr	r2, [pc, #140]	; (800103c <initAnim+0xd0>)
 8000fb0:	605a      	str	r2, [r3, #4]
	fall[2] = &fall2;
 8000fb2:	4b20      	ldr	r3, [pc, #128]	; (8001034 <initAnim+0xc8>)
 8000fb4:	4a22      	ldr	r2, [pc, #136]	; (8001040 <initAnim+0xd4>)
 8000fb6:	609a      	str	r2, [r3, #8]
	fall[3] = &fall3;
 8000fb8:	4b1e      	ldr	r3, [pc, #120]	; (8001034 <initAnim+0xc8>)
 8000fba:	4a22      	ldr	r2, [pc, #136]	; (8001044 <initAnim+0xd8>)
 8000fbc:	60da      	str	r2, [r3, #12]
	fall[4] = &fall4;
 8000fbe:	4b1d      	ldr	r3, [pc, #116]	; (8001034 <initAnim+0xc8>)
 8000fc0:	4a21      	ldr	r2, [pc, #132]	; (8001048 <initAnim+0xdc>)
 8000fc2:	611a      	str	r2, [r3, #16]
	fall[5] = &fall5;
 8000fc4:	4b1b      	ldr	r3, [pc, #108]	; (8001034 <initAnim+0xc8>)
 8000fc6:	4a21      	ldr	r2, [pc, #132]	; (800104c <initAnim+0xe0>)
 8000fc8:	615a      	str	r2, [r3, #20]

	land[0] = &land0;
 8000fca:	4b21      	ldr	r3, [pc, #132]	; (8001050 <initAnim+0xe4>)
 8000fcc:	4a21      	ldr	r2, [pc, #132]	; (8001054 <initAnim+0xe8>)
 8000fce:	601a      	str	r2, [r3, #0]
	land[1] = &land1;
 8000fd0:	4b1f      	ldr	r3, [pc, #124]	; (8001050 <initAnim+0xe4>)
 8000fd2:	4a21      	ldr	r2, [pc, #132]	; (8001058 <initAnim+0xec>)
 8000fd4:	605a      	str	r2, [r3, #4]
	land[2] = &land2;
 8000fd6:	4b1e      	ldr	r3, [pc, #120]	; (8001050 <initAnim+0xe4>)
 8000fd8:	4a20      	ldr	r2, [pc, #128]	; (800105c <initAnim+0xf0>)
 8000fda:	609a      	str	r2, [r3, #8]
	land[3] = &land3;
 8000fdc:	4b1c      	ldr	r3, [pc, #112]	; (8001050 <initAnim+0xe4>)
 8000fde:	4a20      	ldr	r2, [pc, #128]	; (8001060 <initAnim+0xf4>)
 8000fe0:	60da      	str	r2, [r3, #12]
	land[4] = &land4;
 8000fe2:	4b1b      	ldr	r3, [pc, #108]	; (8001050 <initAnim+0xe4>)
 8000fe4:	4a1f      	ldr	r2, [pc, #124]	; (8001064 <initAnim+0xf8>)
 8000fe6:	611a      	str	r2, [r3, #16]
	land[5] = &land5;
 8000fe8:	4b19      	ldr	r3, [pc, #100]	; (8001050 <initAnim+0xe4>)
 8000fea:	4a1f      	ldr	r2, [pc, #124]	; (8001068 <initAnim+0xfc>)
 8000fec:	615a      	str	r2, [r3, #20]
	land[6] = &land6;
 8000fee:	4b18      	ldr	r3, [pc, #96]	; (8001050 <initAnim+0xe4>)
 8000ff0:	4a1e      	ldr	r2, [pc, #120]	; (800106c <initAnim+0x100>)
 8000ff2:	619a      	str	r2, [r3, #24]
	land[7] = &land7;
 8000ff4:	4b16      	ldr	r3, [pc, #88]	; (8001050 <initAnim+0xe4>)
 8000ff6:	4a1e      	ldr	r2, [pc, #120]	; (8001070 <initAnim+0x104>)
 8000ff8:	61da      	str	r2, [r3, #28]

	/*
	shoot[0];
	death[0];
	*/
}
 8000ffa:	bf00      	nop
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bc80      	pop	{r7}
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	20000a20 	.word	0x20000a20
 8001008:	0800f598 	.word	0x0800f598
 800100c:	20000a10 	.word	0x20000a10
 8001010:	0800fb74 	.word	0x0800fb74
 8001014:	08010150 	.word	0x08010150
 8001018:	0801072c 	.word	0x0801072c
 800101c:	08010d08 	.word	0x08010d08
 8001020:	20000a24 	.word	0x20000a24
 8001024:	080112e4 	.word	0x080112e4
 8001028:	080118c0 	.word	0x080118c0
 800102c:	08011e9c 	.word	0x08011e9c
 8001030:	08012478 	.word	0x08012478
 8001034:	20000a34 	.word	0x20000a34
 8001038:	08012a54 	.word	0x08012a54
 800103c:	08013030 	.word	0x08013030
 8001040:	0801360c 	.word	0x0801360c
 8001044:	08013be8 	.word	0x08013be8
 8001048:	080141c4 	.word	0x080141c4
 800104c:	080147a0 	.word	0x080147a0
 8001050:	20000a4c 	.word	0x20000a4c
 8001054:	08014d7c 	.word	0x08014d7c
 8001058:	08015358 	.word	0x08015358
 800105c:	08015934 	.word	0x08015934
 8001060:	08015f10 	.word	0x08015f10
 8001064:	080164ec 	.word	0x080164ec
 8001068:	08016ac8 	.word	0x08016ac8
 800106c:	080170a4 	.word	0x080170a4
 8001070:	08017680 	.word	0x08017680

08001074 <stateMachine_animation>:
 * @param animation recherchee
 * @param facingRight orientation du personnage
 * @retval pointeur vers l'image de l'animation
 */
uint16_t * stateMachine_animation(playerStatus_e state, bool facingRight)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	460a      	mov	r2, r1
 800107e:	71fb      	strb	r3, [r7, #7]
 8001080:	4613      	mov	r3, r2
 8001082:	71bb      	strb	r3, [r7, #6]
	static playerStatus_e prev_state;
	uint16_t * anim;
	switch(state)
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	2b05      	cmp	r3, #5
 8001088:	f200 80e4 	bhi.w	8001254 <stateMachine_animation+0x1e0>
 800108c:	a201      	add	r2, pc, #4	; (adr r2, 8001094 <stateMachine_animation+0x20>)
 800108e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001092:	bf00      	nop
 8001094:	080010ad 	.word	0x080010ad
 8001098:	080010dd 	.word	0x080010dd
 800109c:	08001139 	.word	0x08001139
 80010a0:	08001193 	.word	0x08001193
 80010a4:	080011ed 	.word	0x080011ed
 80010a8:	08001247 	.word	0x08001247
	{
		case IDLE:
			if(prev_state != state)
 80010ac:	4b74      	ldr	r3, [pc, #464]	; (8001280 <stateMachine_animation+0x20c>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	79fa      	ldrb	r2, [r7, #7]
 80010b2:	429a      	cmp	r2, r3
 80010b4:	d002      	beq.n	80010bc <stateMachine_animation+0x48>
				indexAnim = 0;
 80010b6:	4b73      	ldr	r3, [pc, #460]	; (8001284 <stateMachine_animation+0x210>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	701a      	strb	r2, [r3, #0]
			if(facingRight)
 80010bc:	79bb      	ldrb	r3, [r7, #6]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d003      	beq.n	80010ca <stateMachine_animation+0x56>
				anim = idle[0];
 80010c2:	4b71      	ldr	r3, [pc, #452]	; (8001288 <stateMachine_animation+0x214>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	60fb      	str	r3, [r7, #12]
			else
				anim = flipImage(idle[0], 25, 30);
			break;
 80010c8:	e0d2      	b.n	8001270 <stateMachine_animation+0x1fc>
				anim = flipImage(idle[0], 25, 30);
 80010ca:	4b6f      	ldr	r3, [pc, #444]	; (8001288 <stateMachine_animation+0x214>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	221e      	movs	r2, #30
 80010d0:	2119      	movs	r1, #25
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff feae 	bl	8000e34 <flipImage>
 80010d8:	60f8      	str	r0, [r7, #12]
			break;
 80010da:	e0c9      	b.n	8001270 <stateMachine_animation+0x1fc>

		case RUN:
			if(prev_state != state)
 80010dc:	4b68      	ldr	r3, [pc, #416]	; (8001280 <stateMachine_animation+0x20c>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	79fa      	ldrb	r2, [r7, #7]
 80010e2:	429a      	cmp	r2, r3
 80010e4:	d002      	beq.n	80010ec <stateMachine_animation+0x78>
				indexAnim = 0;
 80010e6:	4b67      	ldr	r3, [pc, #412]	; (8001284 <stateMachine_animation+0x210>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	701a      	strb	r2, [r3, #0]
			if(facingRight)
 80010ec:	79bb      	ldrb	r3, [r7, #6]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d007      	beq.n	8001102 <stateMachine_animation+0x8e>
				anim = run[indexAnim];
 80010f2:	4b64      	ldr	r3, [pc, #400]	; (8001284 <stateMachine_animation+0x210>)
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	461a      	mov	r2, r3
 80010f8:	4b64      	ldr	r3, [pc, #400]	; (800128c <stateMachine_animation+0x218>)
 80010fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	e00b      	b.n	800111a <stateMachine_animation+0xa6>
			else
				anim = flipImage(run[indexAnim], 25, 30);
 8001102:	4b60      	ldr	r3, [pc, #384]	; (8001284 <stateMachine_animation+0x210>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	461a      	mov	r2, r3
 8001108:	4b60      	ldr	r3, [pc, #384]	; (800128c <stateMachine_animation+0x218>)
 800110a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800110e:	221e      	movs	r2, #30
 8001110:	2119      	movs	r1, #25
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff fe8e 	bl	8000e34 <flipImage>
 8001118:	60f8      	str	r0, [r7, #12]
			indexAnim++;
 800111a:	4b5a      	ldr	r3, [pc, #360]	; (8001284 <stateMachine_animation+0x210>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	3301      	adds	r3, #1
 8001120:	b2da      	uxtb	r2, r3
 8001122:	4b58      	ldr	r3, [pc, #352]	; (8001284 <stateMachine_animation+0x210>)
 8001124:	701a      	strb	r2, [r3, #0]
			if(indexAnim > 3)
 8001126:	4b57      	ldr	r3, [pc, #348]	; (8001284 <stateMachine_animation+0x210>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	2b03      	cmp	r3, #3
 800112c:	f240 8099 	bls.w	8001262 <stateMachine_animation+0x1ee>
				indexAnim = 0;
 8001130:	4b54      	ldr	r3, [pc, #336]	; (8001284 <stateMachine_animation+0x210>)
 8001132:	2200      	movs	r2, #0
 8001134:	701a      	strb	r2, [r3, #0]
			break;
 8001136:	e094      	b.n	8001262 <stateMachine_animation+0x1ee>

		case JUMP:
			if(prev_state != state)
 8001138:	4b51      	ldr	r3, [pc, #324]	; (8001280 <stateMachine_animation+0x20c>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	79fa      	ldrb	r2, [r7, #7]
 800113e:	429a      	cmp	r2, r3
 8001140:	d002      	beq.n	8001148 <stateMachine_animation+0xd4>
				indexAnim = 0;
 8001142:	4b50      	ldr	r3, [pc, #320]	; (8001284 <stateMachine_animation+0x210>)
 8001144:	2200      	movs	r2, #0
 8001146:	701a      	strb	r2, [r3, #0]
			if(facingRight)
 8001148:	79bb      	ldrb	r3, [r7, #6]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d007      	beq.n	800115e <stateMachine_animation+0xea>
				anim = jump[indexAnim];
 800114e:	4b4d      	ldr	r3, [pc, #308]	; (8001284 <stateMachine_animation+0x210>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	461a      	mov	r2, r3
 8001154:	4b4e      	ldr	r3, [pc, #312]	; (8001290 <stateMachine_animation+0x21c>)
 8001156:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	e00b      	b.n	8001176 <stateMachine_animation+0x102>
			else
				anim = flipImage(jump[indexAnim], 25, 30);
 800115e:	4b49      	ldr	r3, [pc, #292]	; (8001284 <stateMachine_animation+0x210>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	461a      	mov	r2, r3
 8001164:	4b4a      	ldr	r3, [pc, #296]	; (8001290 <stateMachine_animation+0x21c>)
 8001166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800116a:	221e      	movs	r2, #30
 800116c:	2119      	movs	r1, #25
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fe60 	bl	8000e34 <flipImage>
 8001174:	60f8      	str	r0, [r7, #12]
			indexAnim++;
 8001176:	4b43      	ldr	r3, [pc, #268]	; (8001284 <stateMachine_animation+0x210>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	3301      	adds	r3, #1
 800117c:	b2da      	uxtb	r2, r3
 800117e:	4b41      	ldr	r3, [pc, #260]	; (8001284 <stateMachine_animation+0x210>)
 8001180:	701a      	strb	r2, [r3, #0]
			if(indexAnim > 3)
 8001182:	4b40      	ldr	r3, [pc, #256]	; (8001284 <stateMachine_animation+0x210>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b03      	cmp	r3, #3
 8001188:	d96d      	bls.n	8001266 <stateMachine_animation+0x1f2>
				indexAnim = 2;
 800118a:	4b3e      	ldr	r3, [pc, #248]	; (8001284 <stateMachine_animation+0x210>)
 800118c:	2202      	movs	r2, #2
 800118e:	701a      	strb	r2, [r3, #0]
			break;
 8001190:	e069      	b.n	8001266 <stateMachine_animation+0x1f2>

		case FALL:
			if(prev_state != state)
 8001192:	4b3b      	ldr	r3, [pc, #236]	; (8001280 <stateMachine_animation+0x20c>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	79fa      	ldrb	r2, [r7, #7]
 8001198:	429a      	cmp	r2, r3
 800119a:	d002      	beq.n	80011a2 <stateMachine_animation+0x12e>
				indexAnim = 0;
 800119c:	4b39      	ldr	r3, [pc, #228]	; (8001284 <stateMachine_animation+0x210>)
 800119e:	2200      	movs	r2, #0
 80011a0:	701a      	strb	r2, [r3, #0]
			if(facingRight)
 80011a2:	79bb      	ldrb	r3, [r7, #6]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d007      	beq.n	80011b8 <stateMachine_animation+0x144>
				anim = fall[indexAnim];
 80011a8:	4b36      	ldr	r3, [pc, #216]	; (8001284 <stateMachine_animation+0x210>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	461a      	mov	r2, r3
 80011ae:	4b39      	ldr	r3, [pc, #228]	; (8001294 <stateMachine_animation+0x220>)
 80011b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011b4:	60fb      	str	r3, [r7, #12]
 80011b6:	e00b      	b.n	80011d0 <stateMachine_animation+0x15c>
			else
				anim = flipImage(fall[indexAnim], 25, 30);
 80011b8:	4b32      	ldr	r3, [pc, #200]	; (8001284 <stateMachine_animation+0x210>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	461a      	mov	r2, r3
 80011be:	4b35      	ldr	r3, [pc, #212]	; (8001294 <stateMachine_animation+0x220>)
 80011c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011c4:	221e      	movs	r2, #30
 80011c6:	2119      	movs	r1, #25
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff fe33 	bl	8000e34 <flipImage>
 80011ce:	60f8      	str	r0, [r7, #12]
			indexAnim++;
 80011d0:	4b2c      	ldr	r3, [pc, #176]	; (8001284 <stateMachine_animation+0x210>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	3301      	adds	r3, #1
 80011d6:	b2da      	uxtb	r2, r3
 80011d8:	4b2a      	ldr	r3, [pc, #168]	; (8001284 <stateMachine_animation+0x210>)
 80011da:	701a      	strb	r2, [r3, #0]
			if(indexAnim > 5)
 80011dc:	4b29      	ldr	r3, [pc, #164]	; (8001284 <stateMachine_animation+0x210>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b05      	cmp	r3, #5
 80011e2:	d942      	bls.n	800126a <stateMachine_animation+0x1f6>
				indexAnim = 4;
 80011e4:	4b27      	ldr	r3, [pc, #156]	; (8001284 <stateMachine_animation+0x210>)
 80011e6:	2204      	movs	r2, #4
 80011e8:	701a      	strb	r2, [r3, #0]
			break;
 80011ea:	e03e      	b.n	800126a <stateMachine_animation+0x1f6>
		
		case LAND:
			if(prev_state != state)
 80011ec:	4b24      	ldr	r3, [pc, #144]	; (8001280 <stateMachine_animation+0x20c>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	79fa      	ldrb	r2, [r7, #7]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d002      	beq.n	80011fc <stateMachine_animation+0x188>
				indexAnim = 0;
 80011f6:	4b23      	ldr	r3, [pc, #140]	; (8001284 <stateMachine_animation+0x210>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	701a      	strb	r2, [r3, #0]
			if(facingRight)
 80011fc:	79bb      	ldrb	r3, [r7, #6]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d007      	beq.n	8001212 <stateMachine_animation+0x19e>
				anim = land[indexAnim];
 8001202:	4b20      	ldr	r3, [pc, #128]	; (8001284 <stateMachine_animation+0x210>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	461a      	mov	r2, r3
 8001208:	4b23      	ldr	r3, [pc, #140]	; (8001298 <stateMachine_animation+0x224>)
 800120a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	e00b      	b.n	800122a <stateMachine_animation+0x1b6>
			else
				anim = flipImage(land[indexAnim], 25, 30);
 8001212:	4b1c      	ldr	r3, [pc, #112]	; (8001284 <stateMachine_animation+0x210>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	461a      	mov	r2, r3
 8001218:	4b1f      	ldr	r3, [pc, #124]	; (8001298 <stateMachine_animation+0x224>)
 800121a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800121e:	221e      	movs	r2, #30
 8001220:	2119      	movs	r1, #25
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff fe06 	bl	8000e34 <flipImage>
 8001228:	60f8      	str	r0, [r7, #12]
			indexAnim++;
 800122a:	4b16      	ldr	r3, [pc, #88]	; (8001284 <stateMachine_animation+0x210>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	3301      	adds	r3, #1
 8001230:	b2da      	uxtb	r2, r3
 8001232:	4b14      	ldr	r3, [pc, #80]	; (8001284 <stateMachine_animation+0x210>)
 8001234:	701a      	strb	r2, [r3, #0]
			if(indexAnim > 6)
 8001236:	4b13      	ldr	r3, [pc, #76]	; (8001284 <stateMachine_animation+0x210>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	2b06      	cmp	r3, #6
 800123c:	d917      	bls.n	800126e <stateMachine_animation+0x1fa>
				setPlayerStatus(IDLE);
 800123e:	2000      	movs	r0, #0
 8001240:	f000 fd48 	bl	8001cd4 <setPlayerStatus>
			break;
 8001244:	e013      	b.n	800126e <stateMachine_animation+0x1fa>

		case SHOOT:
			anim = idle[0];
 8001246:	4b10      	ldr	r3, [pc, #64]	; (8001288 <stateMachine_animation+0x214>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	60fb      	str	r3, [r7, #12]
			indexAnim = 0;
 800124c:	4b0d      	ldr	r3, [pc, #52]	; (8001284 <stateMachine_animation+0x210>)
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
			break;
 8001252:	e00d      	b.n	8001270 <stateMachine_animation+0x1fc>

		default:
			anim = idle[0];
 8001254:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <stateMachine_animation+0x214>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	60fb      	str	r3, [r7, #12]
			indexAnim = 0;
 800125a:	4b0a      	ldr	r3, [pc, #40]	; (8001284 <stateMachine_animation+0x210>)
 800125c:	2200      	movs	r2, #0
 800125e:	701a      	strb	r2, [r3, #0]
			break;
 8001260:	e006      	b.n	8001270 <stateMachine_animation+0x1fc>
			break;
 8001262:	bf00      	nop
 8001264:	e004      	b.n	8001270 <stateMachine_animation+0x1fc>
			break;
 8001266:	bf00      	nop
 8001268:	e002      	b.n	8001270 <stateMachine_animation+0x1fc>
			break;
 800126a:	bf00      	nop
 800126c:	e000      	b.n	8001270 <stateMachine_animation+0x1fc>
			break;
 800126e:	bf00      	nop
	}
	prev_state = state;
 8001270:	4a03      	ldr	r2, [pc, #12]	; (8001280 <stateMachine_animation+0x20c>)
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	7013      	strb	r3, [r2, #0]
	return anim;
 8001276:	68fb      	ldr	r3, [r7, #12]
}
 8001278:	4618      	mov	r0, r3
 800127a:	3710      	adds	r7, #16
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	2000187c 	.word	0x2000187c
 8001284:	20000a0c 	.word	0x20000a0c
 8001288:	20000a20 	.word	0x20000a20
 800128c:	20000a10 	.word	0x20000a10
 8001290:	20000a24 	.word	0x20000a24
 8001294:	20000a34 	.word	0x20000a34
 8001298:	20000a4c 	.word	0x20000a4c

0800129c <button_init>:

/*
 * @brief Initialise les boutons
 */
void button_init(void)
{
 800129c:	b5b0      	push	{r4, r5, r7, lr}
 800129e:	b08c      	sub	sp, #48	; 0x30
 80012a0:	af00      	add	r7, sp, #0
    //Initialisation menu principal
    sprintf(play_button.text,"JOUER");
 80012a2:	4948      	ldr	r1, [pc, #288]	; (80013c4 <button_init+0x128>)
 80012a4:	4848      	ldr	r0, [pc, #288]	; (80013c8 <button_init+0x12c>)
 80012a6:	f008 f89f 	bl	80093e8 <sprintf>
    //Calcul de la taille du texte
    ILI9341_GetStringSize(play_button.text, &Font_7x10, &play_button.fontWidth, &play_button.fontHeight);
 80012aa:	4b48      	ldr	r3, [pc, #288]	; (80013cc <button_init+0x130>)
 80012ac:	4a48      	ldr	r2, [pc, #288]	; (80013d0 <button_init+0x134>)
 80012ae:	4949      	ldr	r1, [pc, #292]	; (80013d4 <button_init+0x138>)
 80012b0:	4845      	ldr	r0, [pc, #276]	; (80013c8 <button_init+0x12c>)
 80012b2:	f003 ff8f 	bl	80051d4 <ILI9341_GetStringSize>
    play_button.bigger = 4;
 80012b6:	4b48      	ldr	r3, [pc, #288]	; (80013d8 <button_init+0x13c>)
 80012b8:	2204      	movs	r2, #4
 80012ba:	731a      	strb	r2, [r3, #12]
    play_button.fontWidth *= play_button.bigger; //On multiplie par 4 pour avoir une taille de police plus grande pour ILI9341_PutBigs()
 80012bc:	4b46      	ldr	r3, [pc, #280]	; (80013d8 <button_init+0x13c>)
 80012be:	891b      	ldrh	r3, [r3, #8]
 80012c0:	4a45      	ldr	r2, [pc, #276]	; (80013d8 <button_init+0x13c>)
 80012c2:	7b12      	ldrb	r2, [r2, #12]
 80012c4:	b292      	uxth	r2, r2
 80012c6:	fb02 f303 	mul.w	r3, r2, r3
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	4b42      	ldr	r3, [pc, #264]	; (80013d8 <button_init+0x13c>)
 80012ce:	811a      	strh	r2, [r3, #8]
    play_button.fontHeight *= play_button.bigger;
 80012d0:	4b41      	ldr	r3, [pc, #260]	; (80013d8 <button_init+0x13c>)
 80012d2:	895b      	ldrh	r3, [r3, #10]
 80012d4:	4a40      	ldr	r2, [pc, #256]	; (80013d8 <button_init+0x13c>)
 80012d6:	7b12      	ldrb	r2, [r2, #12]
 80012d8:	b292      	uxth	r2, r2
 80012da:	fb02 f303 	mul.w	r3, r2, r3
 80012de:	b29a      	uxth	r2, r3
 80012e0:	4b3d      	ldr	r3, [pc, #244]	; (80013d8 <button_init+0x13c>)
 80012e2:	815a      	strh	r2, [r3, #10]
    play_button.width = play_button.fontWidth + 40;
 80012e4:	4b3c      	ldr	r3, [pc, #240]	; (80013d8 <button_init+0x13c>)
 80012e6:	891b      	ldrh	r3, [r3, #8]
 80012e8:	3328      	adds	r3, #40	; 0x28
 80012ea:	b29a      	uxth	r2, r3
 80012ec:	4b3a      	ldr	r3, [pc, #232]	; (80013d8 <button_init+0x13c>)
 80012ee:	809a      	strh	r2, [r3, #4]
    play_button.height = play_button.fontHeight + 30;
 80012f0:	4b39      	ldr	r3, [pc, #228]	; (80013d8 <button_init+0x13c>)
 80012f2:	895b      	ldrh	r3, [r3, #10]
 80012f4:	331e      	adds	r3, #30
 80012f6:	b29a      	uxth	r2, r3
 80012f8:	4b37      	ldr	r3, [pc, #220]	; (80013d8 <button_init+0x13c>)
 80012fa:	80da      	strh	r2, [r3, #6]
    play_button.x = 320/2 - play_button.width/2;
 80012fc:	4b36      	ldr	r3, [pc, #216]	; (80013d8 <button_init+0x13c>)
 80012fe:	889b      	ldrh	r3, [r3, #4]
 8001300:	085b      	lsrs	r3, r3, #1
 8001302:	b29b      	uxth	r3, r3
 8001304:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8001308:	b29b      	uxth	r3, r3
 800130a:	b21a      	sxth	r2, r3
 800130c:	4b32      	ldr	r3, [pc, #200]	; (80013d8 <button_init+0x13c>)
 800130e:	801a      	strh	r2, [r3, #0]
    play_button.y = 240*2/3 - play_button.height/2;
 8001310:	4b31      	ldr	r3, [pc, #196]	; (80013d8 <button_init+0x13c>)
 8001312:	88db      	ldrh	r3, [r3, #6]
 8001314:	085b      	lsrs	r3, r3, #1
 8001316:	b29b      	uxth	r3, r3
 8001318:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 800131c:	b29b      	uxth	r3, r3
 800131e:	b21a      	sxth	r2, r3
 8001320:	4b2d      	ldr	r3, [pc, #180]	; (80013d8 <button_init+0x13c>)
 8001322:	805a      	strh	r2, [r3, #2]


    //Initialisation menu pour pause
    //initialisation bouton resume
    button_t resume_button = {
 8001324:	f107 0318 	add.w	r3, r7, #24
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	609a      	str	r2, [r3, #8]
 8001330:	60da      	str	r2, [r3, #12]
 8001332:	611a      	str	r2, [r3, #16]
 8001334:	615a      	str	r2, [r3, #20]
 8001336:	230f      	movs	r3, #15
 8001338:	833b      	strh	r3, [r7, #24]
 800133a:	238c      	movs	r3, #140	; 0x8c
 800133c:	837b      	strh	r3, [r7, #26]
 800133e:	238c      	movs	r3, #140	; 0x8c
 8001340:	83bb      	strh	r3, [r7, #28]
 8001342:	235a      	movs	r3, #90	; 0x5a
 8001344:	83fb      	strh	r3, [r7, #30]
 8001346:	2302      	movs	r3, #2
 8001348:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 800134c:	4b23      	ldr	r3, [pc, #140]	; (80013dc <button_init+0x140>)
 800134e:	f107 0225 	add.w	r2, r7, #37	; 0x25
 8001352:	cb03      	ldmia	r3!, {r0, r1}
 8001354:	6010      	str	r0, [r2, #0]
 8001356:	6051      	str	r1, [r2, #4]
 8001358:	881b      	ldrh	r3, [r3, #0]
 800135a:	8113      	strh	r3, [r2, #8]
        .bigger = 2,
        .text = "REPRENDRE"
    };

    //initialisation bouton EXIT
    button_t exit_button = {
 800135c:	463b      	mov	r3, r7
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
 8001364:	609a      	str	r2, [r3, #8]
 8001366:	60da      	str	r2, [r3, #12]
 8001368:	611a      	str	r2, [r3, #16]
 800136a:	615a      	str	r2, [r3, #20]
 800136c:	23aa      	movs	r3, #170	; 0xaa
 800136e:	803b      	strh	r3, [r7, #0]
 8001370:	238c      	movs	r3, #140	; 0x8c
 8001372:	807b      	strh	r3, [r7, #2]
 8001374:	238c      	movs	r3, #140	; 0x8c
 8001376:	80bb      	strh	r3, [r7, #4]
 8001378:	235a      	movs	r3, #90	; 0x5a
 800137a:	80fb      	strh	r3, [r7, #6]
 800137c:	2302      	movs	r3, #2
 800137e:	733b      	strb	r3, [r7, #12]
 8001380:	4b17      	ldr	r3, [pc, #92]	; (80013e0 <button_init+0x144>)
 8001382:	f107 020d 	add.w	r2, r7, #13
 8001386:	cb03      	ldmia	r3!, {r0, r1}
 8001388:	6010      	str	r0, [r2, #0]
 800138a:	6051      	str	r1, [r2, #4]
 800138c:	f107 0315 	add.w	r3, r7, #21
 8001390:	2200      	movs	r2, #0
 8001392:	801a      	strh	r2, [r3, #0]
        .width = 140,
        .height = 90,
        .bigger = 2,
        .text = "QUITTER"
    };
    pauseMenu_buttons[0] = resume_button;
 8001394:	4b13      	ldr	r3, [pc, #76]	; (80013e4 <button_init+0x148>)
 8001396:	461d      	mov	r5, r3
 8001398:	f107 0418 	add.w	r4, r7, #24
 800139c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800139e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013a0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80013a4:	e885 0003 	stmia.w	r5, {r0, r1}
    pauseMenu_buttons[1] = exit_button;
 80013a8:	4b0e      	ldr	r3, [pc, #56]	; (80013e4 <button_init+0x148>)
 80013aa:	f103 0418 	add.w	r4, r3, #24
 80013ae:	463d      	mov	r5, r7
 80013b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013b4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80013b8:	e884 0003 	stmia.w	r4, {r0, r1}
}
 80013bc:	bf00      	nop
 80013be:	3730      	adds	r7, #48	; 0x30
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bdb0      	pop	{r4, r5, r7, pc}
 80013c4:	0800efb0 	.word	0x0800efb0
 80013c8:	200018bd 	.word	0x200018bd
 80013cc:	200018ba 	.word	0x200018ba
 80013d0:	200018b8 	.word	0x200018b8
 80013d4:	20000030 	.word	0x20000030
 80013d8:	200018b0 	.word	0x200018b0
 80013dc:	0800efb8 	.word	0x0800efb8
 80013e0:	0800efc4 	.word	0x0800efc4
 80013e4:	20001880 	.word	0x20001880

080013e8 <get_pauseMenuButton>:
/*
 * @brief Retourne le bouton souhaité du menu de pause
 * @param index : indice du bouton dans le tableau pauseMenu_buttons
 */
button_t get_pauseMenuButton(uint8_t index)
{
 80013e8:	b4b0      	push	{r4, r5, r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	70fb      	strb	r3, [r7, #3]
    return pauseMenu_buttons[index];
 80013f4:	78fa      	ldrb	r2, [r7, #3]
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	490a      	ldr	r1, [pc, #40]	; (8001424 <get_pauseMenuButton+0x3c>)
 80013fa:	4613      	mov	r3, r2
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	4413      	add	r3, r2
 8001400:	00db      	lsls	r3, r3, #3
 8001402:	440b      	add	r3, r1
 8001404:	4605      	mov	r5, r0
 8001406:	461c      	mov	r4, r3
 8001408:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800140a:	6028      	str	r0, [r5, #0]
 800140c:	6069      	str	r1, [r5, #4]
 800140e:	60aa      	str	r2, [r5, #8]
 8001410:	60eb      	str	r3, [r5, #12]
 8001412:	cc03      	ldmia	r4!, {r0, r1}
 8001414:	6128      	str	r0, [r5, #16]
 8001416:	6169      	str	r1, [r5, #20]
}
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	bcb0      	pop	{r4, r5, r7}
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	20001880 	.word	0x20001880

08001428 <draw_menuButton>:

/*
 * @brief Dessine le bouton du menu principal
 */
void draw_menuButton(void)
{
 8001428:	b590      	push	{r4, r7, lr}
 800142a:	b085      	sub	sp, #20
 800142c:	af04      	add	r7, sp, #16
    ILI9341_DrawFilledRectangle(play_button.x, play_button.y, play_button.x+play_button.width, play_button.y+play_button.height, 0x2222);
 800142e:	4b1f      	ldr	r3, [pc, #124]	; (80014ac <draw_menuButton+0x84>)
 8001430:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001434:	b298      	uxth	r0, r3
 8001436:	4b1d      	ldr	r3, [pc, #116]	; (80014ac <draw_menuButton+0x84>)
 8001438:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800143c:	b299      	uxth	r1, r3
 800143e:	4b1b      	ldr	r3, [pc, #108]	; (80014ac <draw_menuButton+0x84>)
 8001440:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001444:	b29a      	uxth	r2, r3
 8001446:	4b19      	ldr	r3, [pc, #100]	; (80014ac <draw_menuButton+0x84>)
 8001448:	889b      	ldrh	r3, [r3, #4]
 800144a:	4413      	add	r3, r2
 800144c:	b29c      	uxth	r4, r3
 800144e:	4b17      	ldr	r3, [pc, #92]	; (80014ac <draw_menuButton+0x84>)
 8001450:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001454:	b29a      	uxth	r2, r3
 8001456:	4b15      	ldr	r3, [pc, #84]	; (80014ac <draw_menuButton+0x84>)
 8001458:	88db      	ldrh	r3, [r3, #6]
 800145a:	4413      	add	r3, r2
 800145c:	b29b      	uxth	r3, r3
 800145e:	f242 2222 	movw	r2, #8738	; 0x2222
 8001462:	9200      	str	r2, [sp, #0]
 8001464:	4622      	mov	r2, r4
 8001466:	f003 ffc7 	bl	80053f8 <ILI9341_DrawFilledRectangle>
    ILI9341_PutBigs(play_button.x + 20, play_button.y + 30, play_button.text, &Font_7x10, ILI9341_COLOR_WHITE, 0x2222, play_button.bigger, play_button.bigger);
 800146a:	4b10      	ldr	r3, [pc, #64]	; (80014ac <draw_menuButton+0x84>)
 800146c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001470:	b29b      	uxth	r3, r3
 8001472:	3314      	adds	r3, #20
 8001474:	b298      	uxth	r0, r3
 8001476:	4b0d      	ldr	r3, [pc, #52]	; (80014ac <draw_menuButton+0x84>)
 8001478:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800147c:	b29b      	uxth	r3, r3
 800147e:	331e      	adds	r3, #30
 8001480:	b299      	uxth	r1, r3
 8001482:	4b0a      	ldr	r3, [pc, #40]	; (80014ac <draw_menuButton+0x84>)
 8001484:	7b1b      	ldrb	r3, [r3, #12]
 8001486:	4a09      	ldr	r2, [pc, #36]	; (80014ac <draw_menuButton+0x84>)
 8001488:	7b12      	ldrb	r2, [r2, #12]
 800148a:	9203      	str	r2, [sp, #12]
 800148c:	9302      	str	r3, [sp, #8]
 800148e:	f242 2322 	movw	r3, #8738	; 0x2222
 8001492:	9301      	str	r3, [sp, #4]
 8001494:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001498:	9300      	str	r3, [sp, #0]
 800149a:	4b05      	ldr	r3, [pc, #20]	; (80014b0 <draw_menuButton+0x88>)
 800149c:	4a05      	ldr	r2, [pc, #20]	; (80014b4 <draw_menuButton+0x8c>)
 800149e:	f003 fe0f 	bl	80050c0 <ILI9341_PutBigs>
}
 80014a2:	bf00      	nop
 80014a4:	3704      	adds	r7, #4
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd90      	pop	{r4, r7, pc}
 80014aa:	bf00      	nop
 80014ac:	200018b0 	.word	0x200018b0
 80014b0:	20000030 	.word	0x20000030
 80014b4:	200018bd 	.word	0x200018bd

080014b8 <draw_pauseMenuButtons>:

/*
 * @brief Dessine les boutons du menu pause
 */
void draw_pauseMenuButtons(void)
{
 80014b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ba:	b087      	sub	sp, #28
 80014bc:	af04      	add	r7, sp, #16
    for(uint8_t i = 0; i < 2; i++)
 80014be:	2300      	movs	r3, #0
 80014c0:	71fb      	strb	r3, [r7, #7]
 80014c2:	e08a      	b.n	80015da <draw_pauseMenuButtons+0x122>
    {
        ILI9341_DrawFilledRectangle(pauseMenu_buttons[i].x, pauseMenu_buttons[i].y, pauseMenu_buttons[i].x + pauseMenu_buttons[i].width, pauseMenu_buttons[i].y + pauseMenu_buttons[i].height, 0x2222);
 80014c4:	79fa      	ldrb	r2, [r7, #7]
 80014c6:	4949      	ldr	r1, [pc, #292]	; (80015ec <draw_pauseMenuButtons+0x134>)
 80014c8:	4613      	mov	r3, r2
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	4413      	add	r3, r2
 80014ce:	00db      	lsls	r3, r3, #3
 80014d0:	440b      	add	r3, r1
 80014d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014d6:	b298      	uxth	r0, r3
 80014d8:	79fa      	ldrb	r2, [r7, #7]
 80014da:	4944      	ldr	r1, [pc, #272]	; (80015ec <draw_pauseMenuButtons+0x134>)
 80014dc:	4613      	mov	r3, r2
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	4413      	add	r3, r2
 80014e2:	00db      	lsls	r3, r3, #3
 80014e4:	440b      	add	r3, r1
 80014e6:	3302      	adds	r3, #2
 80014e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ec:	b29c      	uxth	r4, r3
 80014ee:	79fa      	ldrb	r2, [r7, #7]
 80014f0:	493e      	ldr	r1, [pc, #248]	; (80015ec <draw_pauseMenuButtons+0x134>)
 80014f2:	4613      	mov	r3, r2
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	4413      	add	r3, r2
 80014f8:	00db      	lsls	r3, r3, #3
 80014fa:	440b      	add	r3, r1
 80014fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001500:	b299      	uxth	r1, r3
 8001502:	79fa      	ldrb	r2, [r7, #7]
 8001504:	4d39      	ldr	r5, [pc, #228]	; (80015ec <draw_pauseMenuButtons+0x134>)
 8001506:	4613      	mov	r3, r2
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	4413      	add	r3, r2
 800150c:	00db      	lsls	r3, r3, #3
 800150e:	442b      	add	r3, r5
 8001510:	3304      	adds	r3, #4
 8001512:	881b      	ldrh	r3, [r3, #0]
 8001514:	440b      	add	r3, r1
 8001516:	b29d      	uxth	r5, r3
 8001518:	79fa      	ldrb	r2, [r7, #7]
 800151a:	4934      	ldr	r1, [pc, #208]	; (80015ec <draw_pauseMenuButtons+0x134>)
 800151c:	4613      	mov	r3, r2
 800151e:	005b      	lsls	r3, r3, #1
 8001520:	4413      	add	r3, r2
 8001522:	00db      	lsls	r3, r3, #3
 8001524:	440b      	add	r3, r1
 8001526:	3302      	adds	r3, #2
 8001528:	f9b3 3000 	ldrsh.w	r3, [r3]
 800152c:	b299      	uxth	r1, r3
 800152e:	79fa      	ldrb	r2, [r7, #7]
 8001530:	4e2e      	ldr	r6, [pc, #184]	; (80015ec <draw_pauseMenuButtons+0x134>)
 8001532:	4613      	mov	r3, r2
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	4413      	add	r3, r2
 8001538:	00db      	lsls	r3, r3, #3
 800153a:	4433      	add	r3, r6
 800153c:	3306      	adds	r3, #6
 800153e:	881b      	ldrh	r3, [r3, #0]
 8001540:	440b      	add	r3, r1
 8001542:	b29b      	uxth	r3, r3
 8001544:	f242 2222 	movw	r2, #8738	; 0x2222
 8001548:	9200      	str	r2, [sp, #0]
 800154a:	462a      	mov	r2, r5
 800154c:	4621      	mov	r1, r4
 800154e:	f003 ff53 	bl	80053f8 <ILI9341_DrawFilledRectangle>
        ILI9341_PutBigs(pauseMenu_buttons[i].x + 5, pauseMenu_buttons[i].y + 30, pauseMenu_buttons[i].text, &Font_7x10, ILI9341_COLOR_WHITE, 0x2222, pauseMenu_buttons[i].bigger, pauseMenu_buttons[i].bigger);
 8001552:	79fa      	ldrb	r2, [r7, #7]
 8001554:	4925      	ldr	r1, [pc, #148]	; (80015ec <draw_pauseMenuButtons+0x134>)
 8001556:	4613      	mov	r3, r2
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	4413      	add	r3, r2
 800155c:	00db      	lsls	r3, r3, #3
 800155e:	440b      	add	r3, r1
 8001560:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001564:	b29b      	uxth	r3, r3
 8001566:	3305      	adds	r3, #5
 8001568:	b298      	uxth	r0, r3
 800156a:	79fa      	ldrb	r2, [r7, #7]
 800156c:	491f      	ldr	r1, [pc, #124]	; (80015ec <draw_pauseMenuButtons+0x134>)
 800156e:	4613      	mov	r3, r2
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	4413      	add	r3, r2
 8001574:	00db      	lsls	r3, r3, #3
 8001576:	440b      	add	r3, r1
 8001578:	3302      	adds	r3, #2
 800157a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800157e:	b29b      	uxth	r3, r3
 8001580:	331e      	adds	r3, #30
 8001582:	b29c      	uxth	r4, r3
 8001584:	79fa      	ldrb	r2, [r7, #7]
 8001586:	4613      	mov	r3, r2
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	4413      	add	r3, r2
 800158c:	00db      	lsls	r3, r3, #3
 800158e:	3308      	adds	r3, #8
 8001590:	4a16      	ldr	r2, [pc, #88]	; (80015ec <draw_pauseMenuButtons+0x134>)
 8001592:	4413      	add	r3, r2
 8001594:	1d5d      	adds	r5, r3, #5
 8001596:	79fa      	ldrb	r2, [r7, #7]
 8001598:	4914      	ldr	r1, [pc, #80]	; (80015ec <draw_pauseMenuButtons+0x134>)
 800159a:	4613      	mov	r3, r2
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	4413      	add	r3, r2
 80015a0:	00db      	lsls	r3, r3, #3
 80015a2:	440b      	add	r3, r1
 80015a4:	330c      	adds	r3, #12
 80015a6:	7819      	ldrb	r1, [r3, #0]
 80015a8:	79fa      	ldrb	r2, [r7, #7]
 80015aa:	4e10      	ldr	r6, [pc, #64]	; (80015ec <draw_pauseMenuButtons+0x134>)
 80015ac:	4613      	mov	r3, r2
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	4413      	add	r3, r2
 80015b2:	00db      	lsls	r3, r3, #3
 80015b4:	4433      	add	r3, r6
 80015b6:	330c      	adds	r3, #12
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	9303      	str	r3, [sp, #12]
 80015bc:	9102      	str	r1, [sp, #8]
 80015be:	f242 2322 	movw	r3, #8738	; 0x2222
 80015c2:	9301      	str	r3, [sp, #4]
 80015c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <draw_pauseMenuButtons+0x138>)
 80015cc:	462a      	mov	r2, r5
 80015ce:	4621      	mov	r1, r4
 80015d0:	f003 fd76 	bl	80050c0 <ILI9341_PutBigs>
    for(uint8_t i = 0; i < 2; i++)
 80015d4:	79fb      	ldrb	r3, [r7, #7]
 80015d6:	3301      	adds	r3, #1
 80015d8:	71fb      	strb	r3, [r7, #7]
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	f67f af71 	bls.w	80014c4 <draw_pauseMenuButtons+0xc>
    }
    // ILI9341_PutBigs(15, 150, "PLAY", &Font_11x18, ILI9341_COLOR_WHITE, 0x2222, 3, 3);
    // ILI9341_PutBigs(180, 150, "EXIT", &Font_11x18, ILI9341_COLOR_WHITE, 0x2222, 3, 3);
}
 80015e2:	bf00      	nop
 80015e4:	bf00      	nop
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015ec:	20001880 	.word	0x20001880
 80015f0:	20000030 	.word	0x20000030

080015f4 <process_display_ms>:

/*
 * @brief Met à jour l'affichage
 */
void process_display_ms(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
	static volatile uint32_t t_FPS = 30;
	if(t_FPS)
 80015f8:	4b09      	ldr	r3, [pc, #36]	; (8001620 <process_display_ms+0x2c>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d004      	beq.n	800160a <process_display_ms+0x16>
		t_FPS--;
 8001600:	4b07      	ldr	r3, [pc, #28]	; (8001620 <process_display_ms+0x2c>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	3b01      	subs	r3, #1
 8001606:	4a06      	ldr	r2, [pc, #24]	; (8001620 <process_display_ms+0x2c>)
 8001608:	6013      	str	r3, [r2, #0]
	if(t_FPS <= 0){
 800160a:	4b05      	ldr	r3, [pc, #20]	; (8001620 <process_display_ms+0x2c>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d104      	bne.n	800161c <process_display_ms+0x28>
		t_FPS = 50;
 8001612:	4b03      	ldr	r3, [pc, #12]	; (8001620 <process_display_ms+0x2c>)
 8001614:	2232      	movs	r2, #50	; 0x32
 8001616:	601a      	str	r2, [r3, #0]
		display_update();
 8001618:	f000 fa98 	bl	8001b4c <display_update>
	}
}
 800161c:	bf00      	nop
 800161e:	bd80      	pop	{r7, pc}
 8001620:	20000004 	.word	0x20000004

08001624 <process_updatePlayer_ms>:

/*
 * @brief Met à jour la position du joueur
 */
void process_updatePlayer_ms(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
	static volatile uint32_t t_input = 0;
	if(t_input)
 8001628:	4b09      	ldr	r3, [pc, #36]	; (8001650 <process_updatePlayer_ms+0x2c>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d004      	beq.n	800163a <process_updatePlayer_ms+0x16>
		t_input--;
 8001630:	4b07      	ldr	r3, [pc, #28]	; (8001650 <process_updatePlayer_ms+0x2c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	3b01      	subs	r3, #1
 8001636:	4a06      	ldr	r2, [pc, #24]	; (8001650 <process_updatePlayer_ms+0x2c>)
 8001638:	6013      	str	r3, [r2, #0]
	if(t_input <= 0){
 800163a:	4b05      	ldr	r3, [pc, #20]	; (8001650 <process_updatePlayer_ms+0x2c>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d104      	bne.n	800164c <process_updatePlayer_ms+0x28>
		t_input = 40;
 8001642:	4b03      	ldr	r3, [pc, #12]	; (8001650 <process_updatePlayer_ms+0x2c>)
 8001644:	2228      	movs	r2, #40	; 0x28
 8001646:	601a      	str	r2, [r3, #0]
		updatePlayer();
 8001648:	f001 f95a 	bl	8002900 <updatePlayer>
	}
}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}
 8001650:	200018c8 	.word	0x200018c8

08001654 <process_updateCD_ms>:
/*
 * @brief Met à jour les cooldowns du joueur
 * @note 	la variable t_loadPage permet d'attendre entre les différents états du jeu  
 */
void process_updateCD_ms(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
	static volatile uint16_t t_jumpCD = 0;
	if(getCooldown()->hasJumped){
 8001658:	f000 fb1a 	bl	8001c90 <getCooldown>
 800165c:	4603      	mov	r3, r0
 800165e:	785b      	ldrb	r3, [r3, #1]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d01d      	beq.n	80016a0 <process_updateCD_ms+0x4c>
		if(t_jumpCD < getCooldown()->jumpCD)
 8001664:	f000 fb14 	bl	8001c90 <getCooldown>
 8001668:	4603      	mov	r3, r0
 800166a:	889a      	ldrh	r2, [r3, #4]
 800166c:	4b0d      	ldr	r3, [pc, #52]	; (80016a4 <process_updateCD_ms+0x50>)
 800166e:	881b      	ldrh	r3, [r3, #0]
 8001670:	b29b      	uxth	r3, r3
 8001672:	429a      	cmp	r2, r3
 8001674:	d907      	bls.n	8001686 <process_updateCD_ms+0x32>
			t_jumpCD++;
 8001676:	4b0b      	ldr	r3, [pc, #44]	; (80016a4 <process_updateCD_ms+0x50>)
 8001678:	881b      	ldrh	r3, [r3, #0]
 800167a:	b29b      	uxth	r3, r3
 800167c:	3301      	adds	r3, #1
 800167e:	b29a      	uxth	r2, r3
 8001680:	4b08      	ldr	r3, [pc, #32]	; (80016a4 <process_updateCD_ms+0x50>)
 8001682:	801a      	strh	r2, [r3, #0]
			getCooldown()->hasShot = false;
			t_shootCD = 0;
		}
	}
	*/
}
 8001684:	e00c      	b.n	80016a0 <process_updateCD_ms+0x4c>
			getCooldown()->doubleJumpAvailable = true;
 8001686:	f000 fb03 	bl	8001c90 <getCooldown>
 800168a:	4603      	mov	r3, r0
 800168c:	2201      	movs	r2, #1
 800168e:	709a      	strb	r2, [r3, #2]
			getCooldown()->hasJumped = false;
 8001690:	f000 fafe 	bl	8001c90 <getCooldown>
 8001694:	4603      	mov	r3, r0
 8001696:	2200      	movs	r2, #0
 8001698:	705a      	strb	r2, [r3, #1]
			t_jumpCD = 0;
 800169a:	4b02      	ldr	r3, [pc, #8]	; (80016a4 <process_updateCD_ms+0x50>)
 800169c:	2200      	movs	r2, #0
 800169e:	801a      	strh	r2, [r3, #0]
}
 80016a0:	bf00      	nop
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	200018cc 	.word	0x200018cc

080016a8 <process_checkTouchForPause_ms>:

/*
 * @brief Met à jour la position du joueur
 */
void process_checkTouchForPause_ms(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
	static volatile uint32_t t_touch = 0;
	if(t_touch)
 80016ac:	4b0c      	ldr	r3, [pc, #48]	; (80016e0 <process_checkTouchForPause_ms+0x38>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d004      	beq.n	80016be <process_checkTouchForPause_ms+0x16>
		t_touch--;
 80016b4:	4b0a      	ldr	r3, [pc, #40]	; (80016e0 <process_checkTouchForPause_ms+0x38>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	3b01      	subs	r3, #1
 80016ba:	4a09      	ldr	r2, [pc, #36]	; (80016e0 <process_checkTouchForPause_ms+0x38>)
 80016bc:	6013      	str	r3, [r2, #0]
	if(t_touch <= 0){
 80016be:	4b08      	ldr	r3, [pc, #32]	; (80016e0 <process_checkTouchForPause_ms+0x38>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d10a      	bne.n	80016dc <process_checkTouchForPause_ms+0x34>
		t_touch = 15;
 80016c6:	4b06      	ldr	r3, [pc, #24]	; (80016e0 <process_checkTouchForPause_ms+0x38>)
 80016c8:	220f      	movs	r2, #15
 80016ca:	601a      	str	r2, [r3, #0]
		if(checkScreenTouch())
 80016cc:	f000 facc 	bl	8001c68 <checkScreenTouch>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d002      	beq.n	80016dc <process_checkTouchForPause_ms+0x34>
		{
			set_state(LOADING_MENU);
 80016d6:	2005      	movs	r0, #5
 80016d8:	f000 fa3e 	bl	8001b58 <set_state>
		}
	}
}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	200018d0 	.word	0x200018d0

080016e4 <main>:

int main(void)
{
 80016e4:	b5b0      	push	{r4, r5, r7, lr}
 80016e6:	b0ce      	sub	sp, #312	; 0x138
 80016e8:	af04      	add	r7, sp, #16
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premi�re �tape de la fonction main().

	HAL_Init();
 80016ea:	f004 f9ed 	bl	8005ac8 <HAL_Init>
	//UART_init(UART2_ID,115200);

	//"Indique que les printf sortent vers le p�riph�rique UART2."
	//SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);

	UART_init(UART2_ID,115200);
 80016ee:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80016f2:	2001      	movs	r0, #1
 80016f4:	f002 fc14 	bl	8003f20 <UART_init>
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 80016f8:	2201      	movs	r2, #1
 80016fa:	2101      	movs	r1, #1
 80016fc:	2001      	movs	r0, #1
 80016fe:	f001 ffeb 	bl	80036d8 <SYS_set_std_usart>

	//Initialisation de l'ADC
	ADC_init();
 8001702:	f001 fa5d 	bl	8002bc0 <ADC_init>

	//Initialisation de l'ï¿½cran tft
	ILI9341_Init();
 8001706:	f003 f9f5 	bl	8004af4 <ILI9341_Init>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_2);
 800170a:	2003      	movs	r0, #3
 800170c:	f003 fc96 	bl	800503c <ILI9341_Rotate>
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8001710:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001714:	f003 fc1c 	bl	8004f50 <ILI9341_Fill>

	//initialisation du tactile
	XPT2046_init();
 8001718:	f003 ff20 	bl	800555c <XPT2046_init>
		static bool entrance = true;

		// Variables pour la position du toucher tactile
		int16_t x, y;

		switch(state)
 800171c:	4bcb      	ldr	r3, [pc, #812]	; (8001a4c <main+0x368>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b08      	cmp	r3, #8
 8001722:	f200 81e4 	bhi.w	8001aee <main+0x40a>
 8001726:	a201      	add	r2, pc, #4	; (adr r2, 800172c <main+0x48>)
 8001728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800172c:	08001751 	.word	0x08001751
 8001730:	0800176b 	.word	0x0800176b
 8001734:	080017cb 	.word	0x080017cb
 8001738:	0800196d 	.word	0x0800196d
 800173c:	080019d5 	.word	0x080019d5
 8001740:	08001985 	.word	0x08001985
 8001744:	08001997 	.word	0x08001997
 8001748:	080019c3 	.word	0x080019c3
 800174c:	08001a79 	.word	0x08001a79
		{
			case INIT:
				initMap();		//Initialisation de la map
 8001750:	f000 fa12 	bl	8001b78 <initMap>
				initPlayer();	//Initialisation du joueur
 8001754:	f000 face 	bl	8001cf4 <initPlayer>
				initAnim();		//Inialisation des animations
 8001758:	f7ff fc08 	bl	8000f6c <initAnim>
				state = LOADING_GAME;
 800175c:	4bbb      	ldr	r3, [pc, #748]	; (8001a4c <main+0x368>)
 800175e:	2206      	movs	r2, #6
 8001760:	701a      	strb	r2, [r3, #0]
				entrance = true;
 8001762:	4bbb      	ldr	r3, [pc, #748]	; (8001a50 <main+0x36c>)
 8001764:	2201      	movs	r2, #1
 8001766:	701a      	strb	r2, [r3, #0]
				break;
 8001768:	e1cc      	b.n	8001b04 <main+0x420>

			case MENU:
				if(entrance)
 800176a:	4bb9      	ldr	r3, [pc, #740]	; (8001a50 <main+0x36c>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d01a      	beq.n	80017a8 <main+0xc4>
				{
					entrance = false;
 8001772:	4bb7      	ldr	r3, [pc, #732]	; (8001a50 <main+0x36c>)
 8001774:	2200      	movs	r2, #0
 8001776:	701a      	strb	r2, [r3, #0]
					ILI9341_Fill(ILI9341_COLOR_WHITE);
 8001778:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800177c:	f003 fbe8 	bl	8004f50 <ILI9341_Fill>
					button_init();
 8001780:	f7ff fd8c 	bl	800129c <button_init>
					draw_menuButton();
 8001784:	f7ff fe50 	bl	8001428 <draw_menuButton>

					//Affiche le titre "Platformer"
					ILI9341_PutBigs(20, 40, "Platformer", &Font_7x10, 0x2222, ILI9341_COLOR_WHITE, 4, 4);
 8001788:	2304      	movs	r3, #4
 800178a:	9303      	str	r3, [sp, #12]
 800178c:	2304      	movs	r3, #4
 800178e:	9302      	str	r3, [sp, #8]
 8001790:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001794:	9301      	str	r3, [sp, #4]
 8001796:	f242 2322 	movw	r3, #8738	; 0x2222
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	4bad      	ldr	r3, [pc, #692]	; (8001a54 <main+0x370>)
 800179e:	4aae      	ldr	r2, [pc, #696]	; (8001a58 <main+0x374>)
 80017a0:	2128      	movs	r1, #40	; 0x28
 80017a2:	2014      	movs	r0, #20
 80017a4:	f003 fc8c 	bl	80050c0 <ILI9341_PutBigs>
				}

				if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 80017a8:	1d39      	adds	r1, r7, #4
 80017aa:	1dbb      	adds	r3, r7, #6
 80017ac:	2201      	movs	r2, #1
 80017ae:	4618      	mov	r0, r3
 80017b0:	f003 ffec 	bl	800578c <XPT2046_getMedianCoordinates>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	f000 819b 	beq.w	8001af2 <main+0x40e>
				{
					state = INIT;
 80017bc:	4ba3      	ldr	r3, [pc, #652]	; (8001a4c <main+0x368>)
 80017be:	2200      	movs	r2, #0
 80017c0:	701a      	strb	r2, [r3, #0]
					entrance = true;
 80017c2:	4ba3      	ldr	r3, [pc, #652]	; (8001a50 <main+0x36c>)
 80017c4:	2201      	movs	r2, #1
 80017c6:	701a      	strb	r2, [r3, #0]
				}
				break;
 80017c8:	e193      	b.n	8001af2 <main+0x40e>
			
			case PAUSE_MENU:
				if(entrance)
 80017ca:	4ba1      	ldr	r3, [pc, #644]	; (8001a50 <main+0x36c>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d01a      	beq.n	8001808 <main+0x124>
				{
					entrance = false;
 80017d2:	4b9f      	ldr	r3, [pc, #636]	; (8001a50 <main+0x36c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	701a      	strb	r2, [r3, #0]
					ILI9341_Fill(ILI9341_COLOR_WHITE);
 80017d8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80017dc:	f003 fbb8 	bl	8004f50 <ILI9341_Fill>
					button_init();
 80017e0:	f7ff fd5c 	bl	800129c <button_init>
					draw_pauseMenuButtons();
 80017e4:	f7ff fe68 	bl	80014b8 <draw_pauseMenuButtons>

					//Affiche le titre "Platformer"
					ILI9341_PutBigs(35, 40, "jeu en pause", &Font_7x10, 0x2222, ILI9341_COLOR_WHITE, 3, 3);
 80017e8:	2303      	movs	r3, #3
 80017ea:	9303      	str	r3, [sp, #12]
 80017ec:	2303      	movs	r3, #3
 80017ee:	9302      	str	r3, [sp, #8]
 80017f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017f4:	9301      	str	r3, [sp, #4]
 80017f6:	f242 2322 	movw	r3, #8738	; 0x2222
 80017fa:	9300      	str	r3, [sp, #0]
 80017fc:	4b95      	ldr	r3, [pc, #596]	; (8001a54 <main+0x370>)
 80017fe:	4a97      	ldr	r2, [pc, #604]	; (8001a5c <main+0x378>)
 8001800:	2128      	movs	r1, #40	; 0x28
 8001802:	2023      	movs	r0, #35	; 0x23
 8001804:	f003 fc5c 	bl	80050c0 <ILI9341_PutBigs>
				}

				if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 8001808:	1d39      	adds	r1, r7, #4
 800180a:	1dbb      	adds	r3, r7, #6
 800180c:	2201      	movs	r2, #1
 800180e:	4618      	mov	r0, r3
 8001810:	f003 ffbc 	bl	800578c <XPT2046_getMedianCoordinates>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	f000 816d 	beq.w	8001af6 <main+0x412>
				{
					if(x < get_pauseMenuButton(0).x + get_pauseMenuButton(0).width && x > get_pauseMenuButton(0).x && y < get_pauseMenuButton(0).y + get_pauseMenuButton(0).height && y > get_pauseMenuButton(0).y)
 800181c:	1dbb      	adds	r3, r7, #6
 800181e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001822:	461c      	mov	r4, r3
 8001824:	f107 0308 	add.w	r3, r7, #8
 8001828:	2100      	movs	r1, #0
 800182a:	4618      	mov	r0, r3
 800182c:	f7ff fddc 	bl	80013e8 <get_pauseMenuButton>
 8001830:	f107 0308 	add.w	r3, r7, #8
 8001834:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001838:	461d      	mov	r5, r3
 800183a:	f107 0320 	add.w	r3, r7, #32
 800183e:	2100      	movs	r1, #0
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff fdd1 	bl	80013e8 <get_pauseMenuButton>
 8001846:	f107 0320 	add.w	r3, r7, #32
 800184a:	889b      	ldrh	r3, [r3, #4]
 800184c:	442b      	add	r3, r5
 800184e:	429c      	cmp	r4, r3
 8001850:	da35      	bge.n	80018be <main+0x1da>
 8001852:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001856:	2100      	movs	r1, #0
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff fdc5 	bl	80013e8 <get_pauseMenuButton>
 800185e:	f9b7 2038 	ldrsh.w	r2, [r7, #56]	; 0x38
 8001862:	1dbb      	adds	r3, r7, #6
 8001864:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001868:	429a      	cmp	r2, r3
 800186a:	da28      	bge.n	80018be <main+0x1da>
 800186c:	1d3b      	adds	r3, r7, #4
 800186e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001872:	461c      	mov	r4, r3
 8001874:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001878:	2100      	movs	r1, #0
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff fdb4 	bl	80013e8 <get_pauseMenuButton>
 8001880:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8001884:	461d      	mov	r5, r3
 8001886:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800188a:	2100      	movs	r1, #0
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff fdab 	bl	80013e8 <get_pauseMenuButton>
 8001892:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8001896:	442b      	add	r3, r5
 8001898:	429c      	cmp	r4, r3
 800189a:	da10      	bge.n	80018be <main+0x1da>
 800189c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80018a0:	2100      	movs	r1, #0
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff fda0 	bl	80013e8 <get_pauseMenuButton>
 80018a8:	f9b7 2082 	ldrsh.w	r2, [r7, #130]	; 0x82
 80018ac:	1d3b      	adds	r3, r7, #4
 80018ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	da03      	bge.n	80018be <main+0x1da>
					{
						state = LOADING_GAME;
 80018b6:	4b65      	ldr	r3, [pc, #404]	; (8001a4c <main+0x368>)
 80018b8:	2206      	movs	r2, #6
 80018ba:	701a      	strb	r2, [r3, #0]
						state = MENU;
						remove_callbacks();
						entrance = true;
					}
				}
				break;
 80018bc:	e11b      	b.n	8001af6 <main+0x412>
					else if(x < get_pauseMenuButton(1).x + get_pauseMenuButton(1).width && x > get_pauseMenuButton(1).x && y < get_pauseMenuButton(1).y + get_pauseMenuButton(1).height && y > get_pauseMenuButton(1).y)
 80018be:	1dbb      	adds	r3, r7, #6
 80018c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018c4:	461c      	mov	r4, r3
 80018c6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80018ca:	2101      	movs	r1, #1
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff fd8b 	bl	80013e8 <get_pauseMenuButton>
 80018d2:	f9b7 3098 	ldrsh.w	r3, [r7, #152]	; 0x98
 80018d6:	461d      	mov	r5, r3
 80018d8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80018dc:	2101      	movs	r1, #1
 80018de:	4618      	mov	r0, r3
 80018e0:	f7ff fd82 	bl	80013e8 <get_pauseMenuButton>
 80018e4:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 80018e8:	442b      	add	r3, r5
 80018ea:	429c      	cmp	r4, r3
 80018ec:	f280 8103 	bge.w	8001af6 <main+0x412>
 80018f0:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80018f4:	2101      	movs	r1, #1
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff fd76 	bl	80013e8 <get_pauseMenuButton>
 80018fc:	f9b7 20c8 	ldrsh.w	r2, [r7, #200]	; 0xc8
 8001900:	1dbb      	adds	r3, r7, #6
 8001902:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001906:	429a      	cmp	r2, r3
 8001908:	f280 80f5 	bge.w	8001af6 <main+0x412>
 800190c:	1d3b      	adds	r3, r7, #4
 800190e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001912:	461c      	mov	r4, r3
 8001914:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001918:	2101      	movs	r1, #1
 800191a:	4618      	mov	r0, r3
 800191c:	f7ff fd64 	bl	80013e8 <get_pauseMenuButton>
 8001920:	f9b7 30e2 	ldrsh.w	r3, [r7, #226]	; 0xe2
 8001924:	461d      	mov	r5, r3
 8001926:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800192a:	2101      	movs	r1, #1
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff fd5b 	bl	80013e8 <get_pauseMenuButton>
 8001932:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	; 0xfe
 8001936:	442b      	add	r3, r5
 8001938:	429c      	cmp	r4, r3
 800193a:	f280 80dc 	bge.w	8001af6 <main+0x412>
 800193e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001942:	2101      	movs	r1, #1
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff fd4f 	bl	80013e8 <get_pauseMenuButton>
 800194a:	f9b7 2112 	ldrsh.w	r2, [r7, #274]	; 0x112
 800194e:	1d3b      	adds	r3, r7, #4
 8001950:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001954:	429a      	cmp	r2, r3
 8001956:	f280 80ce 	bge.w	8001af6 <main+0x412>
						state = MENU;
 800195a:	4b3c      	ldr	r3, [pc, #240]	; (8001a4c <main+0x368>)
 800195c:	2201      	movs	r2, #1
 800195e:	701a      	strb	r2, [r3, #0]
						remove_callbacks();
 8001960:	f000 f8dc 	bl	8001b1c <remove_callbacks>
						entrance = true;
 8001964:	4b3a      	ldr	r3, [pc, #232]	; (8001a50 <main+0x36c>)
 8001966:	2201      	movs	r2, #1
 8001968:	701a      	strb	r2, [r3, #0]
				break;
 800196a:	e0c4      	b.n	8001af6 <main+0x412>

			case PLAY:
				if(entrance)
 800196c:	4b38      	ldr	r3, [pc, #224]	; (8001a50 <main+0x36c>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	2b00      	cmp	r3, #0
 8001972:	f000 80c2 	beq.w	8001afa <main+0x416>
				{
					entrance = false;
 8001976:	4b36      	ldr	r3, [pc, #216]	; (8001a50 <main+0x36c>)
 8001978:	2200      	movs	r2, #0
 800197a:	701a      	strb	r2, [r3, #0]
					Systick_add_callback_function(&process_checkTouchForPause_ms);
 800197c:	4838      	ldr	r0, [pc, #224]	; (8001a60 <main+0x37c>)
 800197e:	f003 f865 	bl	8004a4c <Systick_add_callback_function>
				}
				break;
 8001982:	e0ba      	b.n	8001afa <main+0x416>

			case LOADING_MENU:
				remove_callbacks();
 8001984:	f000 f8ca 	bl	8001b1c <remove_callbacks>
				entrance = true;
 8001988:	4b31      	ldr	r3, [pc, #196]	; (8001a50 <main+0x36c>)
 800198a:	2201      	movs	r2, #1
 800198c:	701a      	strb	r2, [r3, #0]
				state = PAUSE_MENU;
 800198e:	4b2f      	ldr	r3, [pc, #188]	; (8001a4c <main+0x368>)
 8001990:	2202      	movs	r2, #2
 8001992:	701a      	strb	r2, [r3, #0]
				break;
 8001994:	e0b6      	b.n	8001b04 <main+0x420>

			case LOADING_GAME:
				ILI9341_Fill(ILI9341_COLOR_WHITE);
 8001996:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800199a:	f003 fad9 	bl	8004f50 <ILI9341_Fill>
				drawGround();
 800199e:	f001 f829 	bl	80029f4 <drawGround>
				Systick_add_callback_function(&process_display_ms);
 80019a2:	4830      	ldr	r0, [pc, #192]	; (8001a64 <main+0x380>)
 80019a4:	f003 f852 	bl	8004a4c <Systick_add_callback_function>
				Systick_add_callback_function(&process_updatePlayer_ms);
 80019a8:	482f      	ldr	r0, [pc, #188]	; (8001a68 <main+0x384>)
 80019aa:	f003 f84f 	bl	8004a4c <Systick_add_callback_function>
				Systick_add_callback_function(&process_updateCD_ms);
 80019ae:	482f      	ldr	r0, [pc, #188]	; (8001a6c <main+0x388>)
 80019b0:	f003 f84c 	bl	8004a4c <Systick_add_callback_function>
				entrance = true;
 80019b4:	4b26      	ldr	r3, [pc, #152]	; (8001a50 <main+0x36c>)
 80019b6:	2201      	movs	r2, #1
 80019b8:	701a      	strb	r2, [r3, #0]
				state = PLAY;
 80019ba:	4b24      	ldr	r3, [pc, #144]	; (8001a4c <main+0x368>)
 80019bc:	2203      	movs	r2, #3
 80019be:	701a      	strb	r2, [r3, #0]
				break;
 80019c0:	e0a0      	b.n	8001b04 <main+0x420>

			case LOADING_DEATH:
				remove_callbacks();
 80019c2:	f000 f8ab 	bl	8001b1c <remove_callbacks>
				entrance = true;
 80019c6:	4b22      	ldr	r3, [pc, #136]	; (8001a50 <main+0x36c>)
 80019c8:	2201      	movs	r2, #1
 80019ca:	701a      	strb	r2, [r3, #0]
				state = DEATH;
 80019cc:	4b1f      	ldr	r3, [pc, #124]	; (8001a4c <main+0x368>)
 80019ce:	2204      	movs	r2, #4
 80019d0:	701a      	strb	r2, [r3, #0]
				break;
 80019d2:	e097      	b.n	8001b04 <main+0x420>

			case DEATH:
				if(entrance)
 80019d4:	4b1e      	ldr	r3, [pc, #120]	; (8001a50 <main+0x36c>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d026      	beq.n	8001a2a <main+0x346>
				{
					entrance = false;
 80019dc:	4b1c      	ldr	r3, [pc, #112]	; (8001a50 <main+0x36c>)
 80019de:	2200      	movs	r2, #0
 80019e0:	701a      	strb	r2, [r3, #0]
					ILI9341_Fill(ILI9341_COLOR_WHITE);
 80019e2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80019e6:	f003 fab3 	bl	8004f50 <ILI9341_Fill>
					ILI9341_PutBigs(35, 105, "Chute fatale", &Font_7x10, ILI9341_COLOR_RED, ILI9341_COLOR_WHITE, 3, 3);
 80019ea:	2303      	movs	r3, #3
 80019ec:	9303      	str	r3, [sp, #12]
 80019ee:	2303      	movs	r3, #3
 80019f0:	9302      	str	r3, [sp, #8]
 80019f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019f6:	9301      	str	r3, [sp, #4]
 80019f8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80019fc:	9300      	str	r3, [sp, #0]
 80019fe:	4b15      	ldr	r3, [pc, #84]	; (8001a54 <main+0x370>)
 8001a00:	4a1b      	ldr	r2, [pc, #108]	; (8001a70 <main+0x38c>)
 8001a02:	2169      	movs	r1, #105	; 0x69
 8001a04:	2023      	movs	r0, #35	; 0x23
 8001a06:	f003 fb5b 	bl	80050c0 <ILI9341_PutBigs>
					ILI9341_PutBigs(95, 190, "Continuer", &Font_7x10, 0x2222, ILI9341_COLOR_WHITE, 2, 2);
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	9303      	str	r3, [sp, #12]
 8001a0e:	2302      	movs	r3, #2
 8001a10:	9302      	str	r3, [sp, #8]
 8001a12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a16:	9301      	str	r3, [sp, #4]
 8001a18:	f242 2322 	movw	r3, #8738	; 0x2222
 8001a1c:	9300      	str	r3, [sp, #0]
 8001a1e:	4b0d      	ldr	r3, [pc, #52]	; (8001a54 <main+0x370>)
 8001a20:	4a14      	ldr	r2, [pc, #80]	; (8001a74 <main+0x390>)
 8001a22:	21be      	movs	r1, #190	; 0xbe
 8001a24:	205f      	movs	r0, #95	; 0x5f
 8001a26:	f003 fb4b 	bl	80050c0 <ILI9341_PutBigs>
				}

				if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 8001a2a:	1d39      	adds	r1, r7, #4
 8001a2c:	1dbb      	adds	r3, r7, #6
 8001a2e:	2201      	movs	r2, #1
 8001a30:	4618      	mov	r0, r3
 8001a32:	f003 feab 	bl	800578c <XPT2046_getMedianCoordinates>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d060      	beq.n	8001afe <main+0x41a>
				{
					state = SCORE_MENU;
 8001a3c:	4b03      	ldr	r3, [pc, #12]	; (8001a4c <main+0x368>)
 8001a3e:	2208      	movs	r2, #8
 8001a40:	701a      	strb	r2, [r3, #0]
					entrance = true;
 8001a42:	4b03      	ldr	r3, [pc, #12]	; (8001a50 <main+0x36c>)
 8001a44:	2201      	movs	r2, #1
 8001a46:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001a48:	e059      	b.n	8001afe <main+0x41a>
 8001a4a:	bf00      	nop
 8001a4c:	20000000 	.word	0x20000000
 8001a50:	20000008 	.word	0x20000008
 8001a54:	20000030 	.word	0x20000030
 8001a58:	0800efd0 	.word	0x0800efd0
 8001a5c:	0800efdc 	.word	0x0800efdc
 8001a60:	080016a9 	.word	0x080016a9
 8001a64:	080015f5 	.word	0x080015f5
 8001a68:	08001625 	.word	0x08001625
 8001a6c:	08001655 	.word	0x08001655
 8001a70:	0800efec 	.word	0x0800efec
 8001a74:	0800effc 	.word	0x0800effc

			case SCORE_MENU: 
				if(entrance)
 8001a78:	4b23      	ldr	r3, [pc, #140]	; (8001b08 <main+0x424>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d026      	beq.n	8001ace <main+0x3ea>
				{
					entrance = false;
 8001a80:	4b21      	ldr	r3, [pc, #132]	; (8001b08 <main+0x424>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	701a      	strb	r2, [r3, #0]
					ILI9341_Fill(ILI9341_COLOR_WHITE);
 8001a86:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001a8a:	f003 fa61 	bl	8004f50 <ILI9341_Fill>
					ILI9341_PutBigs(105, 40, "Score", &Font_7x10, 0x2222, ILI9341_COLOR_WHITE, 3, 3);
 8001a8e:	2303      	movs	r3, #3
 8001a90:	9303      	str	r3, [sp, #12]
 8001a92:	2303      	movs	r3, #3
 8001a94:	9302      	str	r3, [sp, #8]
 8001a96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a9a:	9301      	str	r3, [sp, #4]
 8001a9c:	f242 2322 	movw	r3, #8738	; 0x2222
 8001aa0:	9300      	str	r3, [sp, #0]
 8001aa2:	4b1a      	ldr	r3, [pc, #104]	; (8001b0c <main+0x428>)
 8001aa4:	4a1a      	ldr	r2, [pc, #104]	; (8001b10 <main+0x42c>)
 8001aa6:	2128      	movs	r1, #40	; 0x28
 8001aa8:	2069      	movs	r0, #105	; 0x69
 8001aaa:	f003 fb09 	bl	80050c0 <ILI9341_PutBigs>
					ILI9341_PutBigs(60, 190, "Menu principal", &Font_7x10, 0x2222, ILI9341_COLOR_WHITE, 2, 2);
 8001aae:	2302      	movs	r3, #2
 8001ab0:	9303      	str	r3, [sp, #12]
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	9302      	str	r3, [sp, #8]
 8001ab6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001aba:	9301      	str	r3, [sp, #4]
 8001abc:	f242 2322 	movw	r3, #8738	; 0x2222
 8001ac0:	9300      	str	r3, [sp, #0]
 8001ac2:	4b12      	ldr	r3, [pc, #72]	; (8001b0c <main+0x428>)
 8001ac4:	4a13      	ldr	r2, [pc, #76]	; (8001b14 <main+0x430>)
 8001ac6:	21be      	movs	r1, #190	; 0xbe
 8001ac8:	203c      	movs	r0, #60	; 0x3c
 8001aca:	f003 faf9 	bl	80050c0 <ILI9341_PutBigs>
				}

				if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 8001ace:	1d39      	adds	r1, r7, #4
 8001ad0:	1dbb      	adds	r3, r7, #6
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f003 fe59 	bl	800578c <XPT2046_getMedianCoordinates>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d010      	beq.n	8001b02 <main+0x41e>
				{
					state = MENU;
 8001ae0:	4b0d      	ldr	r3, [pc, #52]	; (8001b18 <main+0x434>)
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	701a      	strb	r2, [r3, #0]
					entrance = true;
 8001ae6:	4b08      	ldr	r3, [pc, #32]	; (8001b08 <main+0x424>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001aec:	e009      	b.n	8001b02 <main+0x41e>

			default:
				break;
 8001aee:	bf00      	nop
 8001af0:	e614      	b.n	800171c <main+0x38>
				break;
 8001af2:	bf00      	nop
 8001af4:	e612      	b.n	800171c <main+0x38>
				break;
 8001af6:	bf00      	nop
 8001af8:	e610      	b.n	800171c <main+0x38>
				break;
 8001afa:	bf00      	nop
 8001afc:	e60e      	b.n	800171c <main+0x38>
				break;
 8001afe:	bf00      	nop
 8001b00:	e60c      	b.n	800171c <main+0x38>
				break;
 8001b02:	bf00      	nop
	while(1){
 8001b04:	e60a      	b.n	800171c <main+0x38>
 8001b06:	bf00      	nop
 8001b08:	20000008 	.word	0x20000008
 8001b0c:	20000030 	.word	0x20000030
 8001b10:	0800f008 	.word	0x0800f008
 8001b14:	0800f010 	.word	0x0800f010
 8001b18:	20000000 	.word	0x20000000

08001b1c <remove_callbacks>:

/*
 * @brief Supprime les fonctions de callback de systick
 */
void remove_callbacks(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
	Systick_remove_callback_function(&process_checkTouchForPause_ms);
 8001b20:	4806      	ldr	r0, [pc, #24]	; (8001b3c <remove_callbacks+0x20>)
 8001b22:	f002 ffbd 	bl	8004aa0 <Systick_remove_callback_function>
	Systick_remove_callback_function(&process_display_ms);
 8001b26:	4806      	ldr	r0, [pc, #24]	; (8001b40 <remove_callbacks+0x24>)
 8001b28:	f002 ffba 	bl	8004aa0 <Systick_remove_callback_function>
	Systick_remove_callback_function(&process_updatePlayer_ms);
 8001b2c:	4805      	ldr	r0, [pc, #20]	; (8001b44 <remove_callbacks+0x28>)
 8001b2e:	f002 ffb7 	bl	8004aa0 <Systick_remove_callback_function>
	Systick_remove_callback_function(&process_updateCD_ms);
 8001b32:	4805      	ldr	r0, [pc, #20]	; (8001b48 <remove_callbacks+0x2c>)
 8001b34:	f002 ffb4 	bl	8004aa0 <Systick_remove_callback_function>
}
 8001b38:	bf00      	nop
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	080016a9 	.word	0x080016a9
 8001b40:	080015f5 	.word	0x080015f5
 8001b44:	08001625 	.word	0x08001625
 8001b48:	08001655 	.word	0x08001655

08001b4c <display_update>:

/*
 * @brief Affiche les elements du jeu
 */
void display_update(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
	// player
	drawPlayer();
 8001b50:	f000 fe72 	bl	8002838 <drawPlayer>
	// bullets
	// drawBullets();
	// coins
}
 8001b54:	bf00      	nop
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <set_state>:

/*
 * @brief Change l'etat du jeu
 */
void set_state(state_e new_state)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	71fb      	strb	r3, [r7, #7]
	state = new_state;
 8001b62:	4a04      	ldr	r2, [pc, #16]	; (8001b74 <set_state+0x1c>)
 8001b64:	79fb      	ldrb	r3, [r7, #7]
 8001b66:	7013      	strb	r3, [r2, #0]
}
 8001b68:	bf00      	nop
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bc80      	pop	{r7}
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	20000000 	.word	0x20000000

08001b78 <initMap>:
};

/*
 * @brief 	Initialize the virtual map
 */
void initMap(void){
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
    settings.width = 320;
 8001b7e:	4b32      	ldr	r3, [pc, #200]	; (8001c48 <initMap+0xd0>)
 8001b80:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001b84:	801a      	strh	r2, [r3, #0]
    settings.height = 240;
 8001b86:	4b30      	ldr	r3, [pc, #192]	; (8001c48 <initMap+0xd0>)
 8001b88:	22f0      	movs	r2, #240	; 0xf0
 8001b8a:	805a      	strh	r2, [r3, #2]
    for(uint16_t y=0; y<settings.height/10; y++){
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	80fb      	strh	r3, [r7, #6]
 8001b90:	e034      	b.n	8001bfc <initMap+0x84>
        for(uint16_t x=0; x<settings.width/10; x++){
 8001b92:	2300      	movs	r3, #0
 8001b94:	80bb      	strh	r3, [r7, #4]
 8001b96:	e024      	b.n	8001be2 <initMap+0x6a>
            if(map[y][x] == 1){
 8001b98:	88fa      	ldrh	r2, [r7, #6]
 8001b9a:	88bb      	ldrh	r3, [r7, #4]
 8001b9c:	492b      	ldr	r1, [pc, #172]	; (8001c4c <initMap+0xd4>)
 8001b9e:	0152      	lsls	r2, r2, #5
 8001ba0:	4413      	add	r3, r2
 8001ba2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d018      	beq.n	8001bdc <initMap+0x64>
                //createTile(x*10,y*10,10,10);
            }
            else if(map[y][x] == 5){
 8001baa:	88fa      	ldrh	r2, [r7, #6]
 8001bac:	88bb      	ldrh	r3, [r7, #4]
 8001bae:	4927      	ldr	r1, [pc, #156]	; (8001c4c <initMap+0xd4>)
 8001bb0:	0152      	lsls	r2, r2, #5
 8001bb2:	4413      	add	r3, r2
 8001bb4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001bb8:	2b05      	cmp	r3, #5
 8001bba:	d10f      	bne.n	8001bdc <initMap+0x64>
                setPosPlayer(x*10, y*10);
 8001bbc:	88bb      	ldrh	r3, [r7, #4]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	0092      	lsls	r2, r2, #2
 8001bc2:	4413      	add	r3, r2
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	88fb      	ldrh	r3, [r7, #6]
 8001bca:	4619      	mov	r1, r3
 8001bcc:	0089      	lsls	r1, r1, #2
 8001bce:	440b      	add	r3, r1
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4610      	mov	r0, r2
 8001bd8:	f000 f864 	bl	8001ca4 <setPosPlayer>
        for(uint16_t x=0; x<settings.width/10; x++){
 8001bdc:	88bb      	ldrh	r3, [r7, #4]
 8001bde:	3301      	adds	r3, #1
 8001be0:	80bb      	strh	r3, [r7, #4]
 8001be2:	4b19      	ldr	r3, [pc, #100]	; (8001c48 <initMap+0xd0>)
 8001be4:	881b      	ldrh	r3, [r3, #0]
 8001be6:	4a1a      	ldr	r2, [pc, #104]	; (8001c50 <initMap+0xd8>)
 8001be8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bec:	08db      	lsrs	r3, r3, #3
 8001bee:	b29b      	uxth	r3, r3
 8001bf0:	88ba      	ldrh	r2, [r7, #4]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d3d0      	bcc.n	8001b98 <initMap+0x20>
    for(uint16_t y=0; y<settings.height/10; y++){
 8001bf6:	88fb      	ldrh	r3, [r7, #6]
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	80fb      	strh	r3, [r7, #6]
 8001bfc:	4b12      	ldr	r3, [pc, #72]	; (8001c48 <initMap+0xd0>)
 8001bfe:	885b      	ldrh	r3, [r3, #2]
 8001c00:	4a13      	ldr	r2, [pc, #76]	; (8001c50 <initMap+0xd8>)
 8001c02:	fba2 2303 	umull	r2, r3, r2, r3
 8001c06:	08db      	lsrs	r3, r3, #3
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	88fa      	ldrh	r2, [r7, #6]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d3c0      	bcc.n	8001b92 <initMap+0x1a>
            }
        }
    }
    createTile(40,200,75,15);
 8001c10:	230f      	movs	r3, #15
 8001c12:	224b      	movs	r2, #75	; 0x4b
 8001c14:	21c8      	movs	r1, #200	; 0xc8
 8001c16:	2028      	movs	r0, #40	; 0x28
 8001c18:	f000 fe92 	bl	8002940 <createTile>
    createTile(115,180,30,45);
 8001c1c:	232d      	movs	r3, #45	; 0x2d
 8001c1e:	221e      	movs	r2, #30
 8001c20:	21b4      	movs	r1, #180	; 0xb4
 8001c22:	2073      	movs	r0, #115	; 0x73
 8001c24:	f000 fe8c 	bl	8002940 <createTile>
    createTile(145,155,120,15);
 8001c28:	230f      	movs	r3, #15
 8001c2a:	2278      	movs	r2, #120	; 0x78
 8001c2c:	219b      	movs	r1, #155	; 0x9b
 8001c2e:	2091      	movs	r0, #145	; 0x91
 8001c30:	f000 fe86 	bl	8002940 <createTile>
    createTile(90,155,25,15);
 8001c34:	230f      	movs	r3, #15
 8001c36:	2219      	movs	r2, #25
 8001c38:	219b      	movs	r1, #155	; 0x9b
 8001c3a:	205a      	movs	r0, #90	; 0x5a
 8001c3c:	f000 fe80 	bl	8002940 <createTile>
}
 8001c40:	bf00      	nop
 8001c42:	3708      	adds	r7, #8
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	200028c0 	.word	0x200028c0
 8001c4c:	08017c5c 	.word	0x08017c5c
 8001c50:	cccccccd 	.word	0xcccccccd

08001c54 <getMapSettings>:

settings_t * getMapSettings(void){
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
    return &settings;
 8001c58:	4b02      	ldr	r3, [pc, #8]	; (8001c64 <getMapSettings+0x10>)
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bc80      	pop	{r7}
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	200028c0 	.word	0x200028c0

08001c68 <checkScreenTouch>:
#include "macro_types.h"
#include "stm32f1_xpt2046.h"


bool checkScreenTouch(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
    uint8_t x, y;
    if(XPT2046_getCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 8001c6e:	1db9      	adds	r1, r7, #6
 8001c70:	1dfb      	adds	r3, r7, #7
 8001c72:	2201      	movs	r2, #1
 8001c74:	4618      	mov	r0, r3
 8001c76:	f003 fca7 	bl	80055c8 <XPT2046_getCoordinates>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <checkScreenTouch+0x1c>
        return true;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e000      	b.n	8001c86 <checkScreenTouch+0x1e>
    else
        return false;
 8001c84:	2300      	movs	r3, #0
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3708      	adds	r7, #8
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
	...

08001c90 <getCooldown>:
/*
 * @brief 	Getter for the cooldowns of the player
 * @retval 	cooldown_t
 */
cooldown_t * getCooldown(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
	return &cooldown;
 8001c94:	4b02      	ldr	r3, [pc, #8]	; (8001ca0 <getCooldown+0x10>)
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	200018f4 	.word	0x200018f4

08001ca4 <setPosPlayer>:
 * @brief 	Set the position of the player
 * @param 	x: x position
 * @param 	y: y position
 */
void setPosPlayer(uint16_t x, uint16_t y)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	460a      	mov	r2, r1
 8001cae:	80fb      	strh	r3, [r7, #6]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	80bb      	strh	r3, [r7, #4]
	player.pos_x = x;
 8001cb4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001cb8:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <setPosPlayer+0x2c>)
 8001cba:	805a      	strh	r2, [r3, #2]
	player.pos_y = y;
 8001cbc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001cc0:	4b03      	ldr	r3, [pc, #12]	; (8001cd0 <setPosPlayer+0x2c>)
 8001cc2:	809a      	strh	r2, [r3, #4]
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bc80      	pop	{r7}
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	200018d4 	.word	0x200018d4

08001cd4 <setPlayerStatus>:
/*
 * @brief 	Set the player status for the animation
 * @param 	state: playerStatus_e
 */
void setPlayerStatus(playerStatus_e state)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	71fb      	strb	r3, [r7, #7]
	playerStatus = state;
 8001cde:	4a04      	ldr	r2, [pc, #16]	; (8001cf0 <setPlayerStatus+0x1c>)
 8001ce0:	79fb      	ldrb	r3, [r7, #7]
 8001ce2:	7013      	strb	r3, [r2, #0]
}
 8001ce4:	bf00      	nop
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc80      	pop	{r7}
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	200018f1 	.word	0x200018f1

08001cf4 <initPlayer>:

/*
 * @brief 	Initialise les attributs du joueurs
 */
void initPlayer(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
	//Init player
	player.prev_pos_x = player.pos_x;
 8001cf8:	4b34      	ldr	r3, [pc, #208]	; (8001dcc <initPlayer+0xd8>)
 8001cfa:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001cfe:	4b33      	ldr	r3, [pc, #204]	; (8001dcc <initPlayer+0xd8>)
 8001d00:	80da      	strh	r2, [r3, #6]
	player.prev_pos_y = player.pos_y;
 8001d02:	4b32      	ldr	r3, [pc, #200]	; (8001dcc <initPlayer+0xd8>)
 8001d04:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001d08:	4b30      	ldr	r3, [pc, #192]	; (8001dcc <initPlayer+0xd8>)
 8001d0a:	811a      	strh	r2, [r3, #8]
	player.width = 25;
 8001d0c:	4b2f      	ldr	r3, [pc, #188]	; (8001dcc <initPlayer+0xd8>)
 8001d0e:	2219      	movs	r2, #25
 8001d10:	729a      	strb	r2, [r3, #10]
	player.height = 30;
 8001d12:	4b2e      	ldr	r3, [pc, #184]	; (8001dcc <initPlayer+0xd8>)
 8001d14:	221e      	movs	r2, #30
 8001d16:	72da      	strb	r2, [r3, #11]
	player.speed_x = 0;
 8001d18:	4b2c      	ldr	r3, [pc, #176]	; (8001dcc <initPlayer+0xd8>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	731a      	strb	r2, [r3, #12]
	player.speed_y = 0;
 8001d1e:	4b2b      	ldr	r3, [pc, #172]	; (8001dcc <initPlayer+0xd8>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	735a      	strb	r2, [r3, #13]
	player.jumpSpeed = 14;
 8001d24:	4b29      	ldr	r3, [pc, #164]	; (8001dcc <initPlayer+0xd8>)
 8001d26:	220e      	movs	r2, #14
 8001d28:	739a      	strb	r2, [r3, #14]
	player.health = 50;
 8001d2a:	4b28      	ldr	r3, [pc, #160]	; (8001dcc <initPlayer+0xd8>)
 8001d2c:	2232      	movs	r2, #50	; 0x32
 8001d2e:	73da      	strb	r2, [r3, #15]
	//Init hitbox
	player.hitbox_pos[0] = (int16_t)(player.pos_x + 5);
 8001d30:	4b26      	ldr	r3, [pc, #152]	; (8001dcc <initPlayer+0xd8>)
 8001d32:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	3305      	adds	r3, #5
 8001d3a:	b29b      	uxth	r3, r3
 8001d3c:	b21a      	sxth	r2, r3
 8001d3e:	4b23      	ldr	r3, [pc, #140]	; (8001dcc <initPlayer+0xd8>)
 8001d40:	821a      	strh	r2, [r3, #16]
	player.hitbox_pos[1] = (int16_t)(player.pos_y + 10);
 8001d42:	4b22      	ldr	r3, [pc, #136]	; (8001dcc <initPlayer+0xd8>)
 8001d44:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d48:	b29b      	uxth	r3, r3
 8001d4a:	330a      	adds	r3, #10
 8001d4c:	b29b      	uxth	r3, r3
 8001d4e:	b21a      	sxth	r2, r3
 8001d50:	4b1e      	ldr	r3, [pc, #120]	; (8001dcc <initPlayer+0xd8>)
 8001d52:	825a      	strh	r2, [r3, #18]
	player.hitbox_width = (int8_t)(player.width - 10);
 8001d54:	4b1d      	ldr	r3, [pc, #116]	; (8001dcc <initPlayer+0xd8>)
 8001d56:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	3b0a      	subs	r3, #10
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	b25a      	sxtb	r2, r3
 8001d62:	4b1a      	ldr	r3, [pc, #104]	; (8001dcc <initPlayer+0xd8>)
 8001d64:	751a      	strb	r2, [r3, #20]
	player.hitbox_height = (int8_t)(player.height - 5);
 8001d66:	4b19      	ldr	r3, [pc, #100]	; (8001dcc <initPlayer+0xd8>)
 8001d68:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	3b05      	subs	r3, #5
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	b25a      	sxtb	r2, r3
 8001d74:	4b15      	ldr	r3, [pc, #84]	; (8001dcc <initPlayer+0xd8>)
 8001d76:	755a      	strb	r2, [r3, #21]
	player.hitbox_pos[1] = (int16_t)(player.pos_y + 10);
 8001d78:	4b14      	ldr	r3, [pc, #80]	; (8001dcc <initPlayer+0xd8>)
 8001d7a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	330a      	adds	r3, #10
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	b21a      	sxth	r2, r3
 8001d86:	4b11      	ldr	r3, [pc, #68]	; (8001dcc <initPlayer+0xd8>)
 8001d88:	825a      	strh	r2, [r3, #18]
	player.hitbox_width = (int8_t)(player.width);
 8001d8a:	4b10      	ldr	r3, [pc, #64]	; (8001dcc <initPlayer+0xd8>)
 8001d8c:	f993 200a 	ldrsb.w	r2, [r3, #10]
 8001d90:	4b0e      	ldr	r3, [pc, #56]	; (8001dcc <initPlayer+0xd8>)
 8001d92:	751a      	strb	r2, [r3, #20]
	player.hitbox_height = (int8_t)(player.height);
 8001d94:	4b0d      	ldr	r3, [pc, #52]	; (8001dcc <initPlayer+0xd8>)
 8001d96:	f993 200b 	ldrsb.w	r2, [r3, #11]
 8001d9a:	4b0c      	ldr	r3, [pc, #48]	; (8001dcc <initPlayer+0xd8>)
 8001d9c:	755a      	strb	r2, [r3, #21]
	//Init physical status
	physStatus.onGround, physStatus.onCeiling, physStatus.onLeft, physStatus.onRight = false;
 8001d9e:	4b0c      	ldr	r3, [pc, #48]	; (8001dd0 <initPlayer+0xdc>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	70da      	strb	r2, [r3, #3]
	physStatus.facingRight = true;
 8001da4:	4b0a      	ldr	r3, [pc, #40]	; (8001dd0 <initPlayer+0xdc>)
 8001da6:	2201      	movs	r2, #1
 8001da8:	711a      	strb	r2, [r3, #4]
	//Init cooldowns
	cooldown.hasJumped, cooldown.jumpAvailable, cooldown.doubleJumpAvailable, cooldown.hasShot = false;
 8001daa:	4b0a      	ldr	r3, [pc, #40]	; (8001dd4 <initPlayer+0xe0>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	719a      	strb	r2, [r3, #6]
	cooldown.jumpCD = 150;
 8001db0:	4b08      	ldr	r3, [pc, #32]	; (8001dd4 <initPlayer+0xe0>)
 8001db2:	2296      	movs	r2, #150	; 0x96
 8001db4:	809a      	strh	r2, [r3, #4]
	cooldown.shootCD =500;
 8001db6:	4b07      	ldr	r3, [pc, #28]	; (8001dd4 <initPlayer+0xe0>)
 8001db8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001dbc:	811a      	strh	r2, [r3, #8]
	//Init player status
	playerStatus = IDLE;
 8001dbe:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <initPlayer+0xe4>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	701a      	strb	r2, [r3, #0]
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bc80      	pop	{r7}
 8001dca:	4770      	bx	lr
 8001dcc:	200018d4 	.word	0x200018d4
 8001dd0:	200018ec 	.word	0x200018ec
 8001dd4:	200018f4 	.word	0x200018f4
 8001dd8:	200018f1 	.word	0x200018f1

08001ddc <update_playerMovement>:

/*
 * @brief 	Method to update player position
 */
void update_playerMovement(void)
{
 8001ddc:	b590      	push	{r4, r7, lr}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
	// Déplacement horizontal
 	uint16_t X = (uint16_t)ADC_getValue(ADC_JOYSTICK_X_CHANNEL);
 8001de2:	2001      	movs	r0, #1
 8001de4:	f000 ff90 	bl	8002d08 <ADC_getValue>
 8001de8:	4603      	mov	r3, r0
 8001dea:	80fb      	strh	r3, [r7, #6]
	if(X < 2000)
 8001dec:	88fb      	ldrh	r3, [r7, #6]
 8001dee:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001df2:	d215      	bcs.n	8001e20 <update_playerMovement+0x44>
	{
		player.speed_x = (int16_t)((4095-X)*6/4095);
 8001df4:	88fb      	ldrh	r3, [r7, #6]
 8001df6:	f5c3 627f 	rsb	r2, r3, #4080	; 0xff0
 8001dfa:	320f      	adds	r2, #15
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	4413      	add	r3, r2
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	4a5a      	ldr	r2, [pc, #360]	; (8001f70 <update_playerMovement+0x194>)
 8001e06:	fb82 1203 	smull	r1, r2, r2, r3
 8001e0a:	441a      	add	r2, r3
 8001e0c:	12d2      	asrs	r2, r2, #11
 8001e0e:	17db      	asrs	r3, r3, #31
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	b25a      	sxtb	r2, r3
 8001e14:	4b57      	ldr	r3, [pc, #348]	; (8001f74 <update_playerMovement+0x198>)
 8001e16:	731a      	strb	r2, [r3, #12]
		physStatus.facingRight = true;
 8001e18:	4b57      	ldr	r3, [pc, #348]	; (8001f78 <update_playerMovement+0x19c>)
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	711a      	strb	r2, [r3, #4]
 8001e1e:	e01d      	b.n	8001e5c <update_playerMovement+0x80>
	}
	else if(X > 2120)
 8001e20:	88fb      	ldrh	r3, [r7, #6]
 8001e22:	f640 0248 	movw	r2, #2120	; 0x848
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d915      	bls.n	8001e56 <update_playerMovement+0x7a>
	{
		player.speed_x = -(int16_t)(X*6/4095);
 8001e2a:	88fa      	ldrh	r2, [r7, #6]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	4413      	add	r3, r2
 8001e32:	005b      	lsls	r3, r3, #1
 8001e34:	4a4e      	ldr	r2, [pc, #312]	; (8001f70 <update_playerMovement+0x194>)
 8001e36:	fb82 1203 	smull	r1, r2, r2, r3
 8001e3a:	441a      	add	r2, r3
 8001e3c:	12d2      	asrs	r2, r2, #11
 8001e3e:	17db      	asrs	r3, r3, #31
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	425b      	negs	r3, r3
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	b25a      	sxtb	r2, r3
 8001e4a:	4b4a      	ldr	r3, [pc, #296]	; (8001f74 <update_playerMovement+0x198>)
 8001e4c:	731a      	strb	r2, [r3, #12]
		physStatus.facingRight = false;
 8001e4e:	4b4a      	ldr	r3, [pc, #296]	; (8001f78 <update_playerMovement+0x19c>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	711a      	strb	r2, [r3, #4]
 8001e54:	e002      	b.n	8001e5c <update_playerMovement+0x80>
	}
	else
	{
		player.speed_x = 0;
 8001e56:	4b47      	ldr	r3, [pc, #284]	; (8001f74 <update_playerMovement+0x198>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	731a      	strb	r2, [r3, #12]
	}

	// Déplacement vertical
	if(!physStatus.onGround)
 8001e5c:	4b46      	ldr	r3, [pc, #280]	; (8001f78 <update_playerMovement+0x19c>)
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	f083 0301 	eor.w	r3, r3, #1
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d002      	beq.n	8001e70 <update_playerMovement+0x94>
		applyGravity();
 8001e6a:	f000 f88b 	bl	8001f84 <applyGravity>
 8001e6e:	e00e      	b.n	8001e8e <update_playerMovement+0xb2>
	else
	{
		player.speed_y = 0;
 8001e70:	4b40      	ldr	r3, [pc, #256]	; (8001f74 <update_playerMovement+0x198>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	735a      	strb	r2, [r3, #13]
		// Reset des sauts et double sauts
		cooldown.hasJumped = false;
 8001e76:	4b41      	ldr	r3, [pc, #260]	; (8001f7c <update_playerMovement+0x1a0>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	705a      	strb	r2, [r3, #1]
		cooldown.hasDoubleJumped = false;
 8001e7c:	4b3f      	ldr	r3, [pc, #252]	; (8001f7c <update_playerMovement+0x1a0>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	70da      	strb	r2, [r3, #3]
		cooldown.jumpAvailable = true;
 8001e82:	4b3e      	ldr	r3, [pc, #248]	; (8001f7c <update_playerMovement+0x1a0>)
 8001e84:	2201      	movs	r2, #1
 8001e86:	701a      	strb	r2, [r3, #0]
		cooldown.doubleJumpAvailable = false;
 8001e88:	4b3c      	ldr	r3, [pc, #240]	; (8001f7c <update_playerMovement+0x1a0>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	709a      	strb	r2, [r3, #2]
	}

	// Jump
	if(!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_BP_JUMP) && (cooldown.jumpAvailable || cooldown.doubleJumpAvailable))
 8001e8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e92:	483b      	ldr	r0, [pc, #236]	; (8001f80 <update_playerMovement+0x1a4>)
 8001e94:	f004 ff66 	bl	8006d64 <HAL_GPIO_ReadPin>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d109      	bne.n	8001eb2 <update_playerMovement+0xd6>
 8001e9e:	4b37      	ldr	r3, [pc, #220]	; (8001f7c <update_playerMovement+0x1a0>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d103      	bne.n	8001eae <update_playerMovement+0xd2>
 8001ea6:	4b35      	ldr	r3, [pc, #212]	; (8001f7c <update_playerMovement+0x1a0>)
 8001ea8:	789b      	ldrb	r3, [r3, #2]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <update_playerMovement+0xd6>
		jump();
 8001eae:	f000 f87b 	bl	8001fa8 <jump>
	player.hitbox_pos[0] += player.speed_x;
 8001eb2:	4b30      	ldr	r3, [pc, #192]	; (8001f74 <update_playerMovement+0x198>)
 8001eb4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001eb8:	b29a      	uxth	r2, r3
 8001eba:	4b2e      	ldr	r3, [pc, #184]	; (8001f74 <update_playerMovement+0x198>)
 8001ebc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	4413      	add	r3, r2
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	b21a      	sxth	r2, r3
 8001ec8:	4b2a      	ldr	r3, [pc, #168]	; (8001f74 <update_playerMovement+0x198>)
 8001eca:	821a      	strh	r2, [r3, #16]
	player.hitbox_pos[1] += player.speed_y;
 8001ecc:	4b29      	ldr	r3, [pc, #164]	; (8001f74 <update_playerMovement+0x198>)
 8001ece:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	4b27      	ldr	r3, [pc, #156]	; (8001f74 <update_playerMovement+0x198>)
 8001ed6:	f993 300d 	ldrsb.w	r3, [r3, #13]
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	4413      	add	r3, r2
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	b21a      	sxth	r2, r3
 8001ee2:	4b24      	ldr	r3, [pc, #144]	; (8001f74 <update_playerMovement+0x198>)
 8001ee4:	825a      	strh	r2, [r3, #18]

	// Limites de l'écran
	if(player.hitbox_pos[0] < 5)
 8001ee6:	4b23      	ldr	r3, [pc, #140]	; (8001f74 <update_playerMovement+0x198>)
 8001ee8:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001eec:	2b04      	cmp	r3, #4
 8001eee:	dc03      	bgt.n	8001ef8 <update_playerMovement+0x11c>
		player.hitbox_pos[0] = 5;
 8001ef0:	4b20      	ldr	r3, [pc, #128]	; (8001f74 <update_playerMovement+0x198>)
 8001ef2:	2205      	movs	r2, #5
 8001ef4:	821a      	strh	r2, [r3, #16]
 8001ef6:	e01d      	b.n	8001f34 <update_playerMovement+0x158>
	else if(player.hitbox_pos[0] + player.hitbox_width > getMapSettings()->width-5)
 8001ef8:	f7ff feac 	bl	8001c54 <getMapSettings>
 8001efc:	4603      	mov	r3, r0
 8001efe:	881b      	ldrh	r3, [r3, #0]
 8001f00:	1f1a      	subs	r2, r3, #4
 8001f02:	4b1c      	ldr	r3, [pc, #112]	; (8001f74 <update_playerMovement+0x198>)
 8001f04:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4b1a      	ldr	r3, [pc, #104]	; (8001f74 <update_playerMovement+0x198>)
 8001f0c:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001f10:	440b      	add	r3, r1
 8001f12:	429a      	cmp	r2, r3
 8001f14:	dc0e      	bgt.n	8001f34 <update_playerMovement+0x158>
		player.hitbox_pos[0] = getMapSettings()->width -5 - player.hitbox_width;	// -5 pour eviter une deformation de l'animation du joueur
 8001f16:	f7ff fe9d 	bl	8001c54 <getMapSettings>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	881a      	ldrh	r2, [r3, #0]
 8001f1e:	4b15      	ldr	r3, [pc, #84]	; (8001f74 <update_playerMovement+0x198>)
 8001f20:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	3b05      	subs	r3, #5
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	b21a      	sxth	r2, r3
 8001f30:	4b10      	ldr	r3, [pc, #64]	; (8001f74 <update_playerMovement+0x198>)
 8001f32:	821a      	strh	r2, [r3, #16]
	if(player.hitbox_pos[1] < 0)
 8001f34:	4b0f      	ldr	r3, [pc, #60]	; (8001f74 <update_playerMovement+0x198>)
 8001f36:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	da03      	bge.n	8001f46 <update_playerMovement+0x16a>
		player.hitbox_pos[1] = 0;
 8001f3e:	4b0d      	ldr	r3, [pc, #52]	; (8001f74 <update_playerMovement+0x198>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	825a      	strh	r2, [r3, #18]
	else if(player.hitbox_pos[1] + player.hitbox_height > getMapSettings()->height)
		death();
		// player.hitbox_pos[1] = getMapSettings()->height - player.hitbox_height;
} 
 8001f44:	e00f      	b.n	8001f66 <update_playerMovement+0x18a>
	else if(player.hitbox_pos[1] + player.hitbox_height > getMapSettings()->height)
 8001f46:	4b0b      	ldr	r3, [pc, #44]	; (8001f74 <update_playerMovement+0x198>)
 8001f48:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <update_playerMovement+0x198>)
 8001f50:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8001f54:	18d4      	adds	r4, r2, r3
 8001f56:	f7ff fe7d 	bl	8001c54 <getMapSettings>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	885b      	ldrh	r3, [r3, #2]
 8001f5e:	429c      	cmp	r4, r3
 8001f60:	dd01      	ble.n	8001f66 <update_playerMovement+0x18a>
		death();
 8001f62:	f000 fbe9 	bl	8002738 <death>
} 
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd90      	pop	{r4, r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	80080081 	.word	0x80080081
 8001f74:	200018d4 	.word	0x200018d4
 8001f78:	200018ec 	.word	0x200018ec
 8001f7c:	200018f4 	.word	0x200018f4
 8001f80:	40010800 	.word	0x40010800

08001f84 <applyGravity>:

/*
 * @brief 	Apply gravity to the player
 */
void applyGravity(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
	player.speed_y += 3;
 8001f88:	4b06      	ldr	r3, [pc, #24]	; (8001fa4 <applyGravity+0x20>)
 8001f8a:	f993 300d 	ldrsb.w	r3, [r3, #13]
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	3303      	adds	r3, #3
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	b25a      	sxtb	r2, r3
 8001f96:	4b03      	ldr	r3, [pc, #12]	; (8001fa4 <applyGravity+0x20>)
 8001f98:	735a      	strb	r2, [r3, #13]
}
 8001f9a:	bf00      	nop
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bc80      	pop	{r7}
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	200018d4 	.word	0x200018d4

08001fa8 <jump>:

/*
 * @brief 	Make the player jump when the cooldown is over
 */
void jump(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
	if(cooldown.jumpAvailable)
 8001fac:	4b10      	ldr	r3, [pc, #64]	; (8001ff0 <jump+0x48>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d006      	beq.n	8001fc2 <jump+0x1a>
	{
		cooldown.hasJumped = true;
 8001fb4:	4b0e      	ldr	r3, [pc, #56]	; (8001ff0 <jump+0x48>)
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	705a      	strb	r2, [r3, #1]
		cooldown.jumpAvailable = false;
 8001fba:	4b0d      	ldr	r3, [pc, #52]	; (8001ff0 <jump+0x48>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	701a      	strb	r2, [r3, #0]
 8001fc0:	e009      	b.n	8001fd6 <jump+0x2e>
	}
	else if(cooldown.doubleJumpAvailable)
 8001fc2:	4b0b      	ldr	r3, [pc, #44]	; (8001ff0 <jump+0x48>)
 8001fc4:	789b      	ldrb	r3, [r3, #2]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d005      	beq.n	8001fd6 <jump+0x2e>
	{
		cooldown.hasDoubleJumped = true;
 8001fca:	4b09      	ldr	r3, [pc, #36]	; (8001ff0 <jump+0x48>)
 8001fcc:	2201      	movs	r2, #1
 8001fce:	70da      	strb	r2, [r3, #3]
		cooldown.doubleJumpAvailable = false;
 8001fd0:	4b07      	ldr	r3, [pc, #28]	; (8001ff0 <jump+0x48>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	709a      	strb	r2, [r3, #2]
	}
	player.speed_y = -player.jumpSpeed;
 8001fd6:	4b07      	ldr	r3, [pc, #28]	; (8001ff4 <jump+0x4c>)
 8001fd8:	f993 300e 	ldrsb.w	r3, [r3, #14]
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	425b      	negs	r3, r3
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	b25a      	sxtb	r2, r3
 8001fe4:	4b03      	ldr	r3, [pc, #12]	; (8001ff4 <jump+0x4c>)
 8001fe6:	735a      	strb	r2, [r3, #13]
 }
 8001fe8:	bf00      	nop
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr
 8001ff0:	200018f4 	.word	0x200018f4
 8001ff4:	200018d4 	.word	0x200018d4

08001ff8 <checkCollision>:
/*
 * @brief 	Verifie si le joueur est en collision avec une tuile
 */
//Regarder https://jeux.developpez.com/tutoriels/theorie-des-collisions/formes-2d-simples/
void checkCollision(void)
{
 8001ff8:	b590      	push	{r4, r7, lr}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
	tile_t * tiles = getTiles();
 8001ffe:	f000 fc89 	bl	8002914 <getTiles>
 8002002:	6038      	str	r0, [r7, #0]
	physStatus.onGround = false;
 8002004:	4b8c      	ldr	r3, [pc, #560]	; (8002238 <checkCollision+0x240>)
 8002006:	2200      	movs	r2, #0
 8002008:	701a      	strb	r2, [r3, #0]
	physStatus.onCeiling = false;
 800200a:	4b8b      	ldr	r3, [pc, #556]	; (8002238 <checkCollision+0x240>)
 800200c:	2200      	movs	r2, #0
 800200e:	705a      	strb	r2, [r3, #1]
	physStatus.onLeft = false;
 8002010:	4b89      	ldr	r3, [pc, #548]	; (8002238 <checkCollision+0x240>)
 8002012:	2200      	movs	r2, #0
 8002014:	709a      	strb	r2, [r3, #2]
	physStatus.onRight = false;
 8002016:	4b88      	ldr	r3, [pc, #544]	; (8002238 <checkCollision+0x240>)
 8002018:	2200      	movs	r2, #0
 800201a:	70da      	strb	r2, [r3, #3]
	for(uint8_t i=0; i<=getIndexTile(); i++)
 800201c:	2300      	movs	r3, #0
 800201e:	71fb      	strb	r3, [r7, #7]
 8002020:	e2e6      	b.n	80025f0 <checkCollision+0x5f8>
	{
		//Regarde s'il n'y a pas collision
		if((tiles[i].pos[0] >= player.hitbox_pos[0] + player.hitbox_width)    	// trop à droite
 8002022:	79fa      	ldrb	r2, [r7, #7]
 8002024:	4613      	mov	r3, r2
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	4413      	add	r3, r2
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	461a      	mov	r2, r3
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	4413      	add	r3, r2
 8002032:	889b      	ldrh	r3, [r3, #4]
 8002034:	461a      	mov	r2, r3
 8002036:	4b81      	ldr	r3, [pc, #516]	; (800223c <checkCollision+0x244>)
 8002038:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800203c:	4619      	mov	r1, r3
 800203e:	4b7f      	ldr	r3, [pc, #508]	; (800223c <checkCollision+0x244>)
 8002040:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8002044:	440b      	add	r3, r1
 8002046:	429a      	cmp	r2, r3
 8002048:	f280 82cf 	bge.w	80025ea <checkCollision+0x5f2>
		|| (tiles[i].pos[0] + tiles[i].width <= player.hitbox_pos[0]) 			// trop à gauche
 800204c:	79fa      	ldrb	r2, [r7, #7]
 800204e:	4613      	mov	r3, r2
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	4413      	add	r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	461a      	mov	r2, r3
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	4413      	add	r3, r2
 800205c:	889b      	ldrh	r3, [r3, #4]
 800205e:	4619      	mov	r1, r3
 8002060:	79fa      	ldrb	r2, [r7, #7]
 8002062:	4613      	mov	r3, r2
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	4413      	add	r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	461a      	mov	r2, r3
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	4413      	add	r3, r2
 8002070:	881b      	ldrh	r3, [r3, #0]
 8002072:	440b      	add	r3, r1
 8002074:	4a71      	ldr	r2, [pc, #452]	; (800223c <checkCollision+0x244>)
 8002076:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 800207a:	4293      	cmp	r3, r2
 800207c:	f340 82b5 	ble.w	80025ea <checkCollision+0x5f2>
		|| (tiles[i].pos[1] > player.hitbox_pos[1] + player.hitbox_height)		// trop en bas
 8002080:	79fa      	ldrb	r2, [r7, #7]
 8002082:	4613      	mov	r3, r2
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	4413      	add	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	461a      	mov	r2, r3
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	4413      	add	r3, r2
 8002090:	88db      	ldrh	r3, [r3, #6]
 8002092:	461a      	mov	r2, r3
 8002094:	4b69      	ldr	r3, [pc, #420]	; (800223c <checkCollision+0x244>)
 8002096:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800209a:	4619      	mov	r1, r3
 800209c:	4b67      	ldr	r3, [pc, #412]	; (800223c <checkCollision+0x244>)
 800209e:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80020a2:	440b      	add	r3, r1
 80020a4:	429a      	cmp	r2, r3
 80020a6:	f300 82a0 	bgt.w	80025ea <checkCollision+0x5f2>
		|| (tiles[i].pos[1] + tiles[i].height < player.hitbox_pos[1]))  		// trop en haut
 80020aa:	79fa      	ldrb	r2, [r7, #7]
 80020ac:	4613      	mov	r3, r2
 80020ae:	005b      	lsls	r3, r3, #1
 80020b0:	4413      	add	r3, r2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	461a      	mov	r2, r3
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	4413      	add	r3, r2
 80020ba:	88db      	ldrh	r3, [r3, #6]
 80020bc:	4619      	mov	r1, r3
 80020be:	79fa      	ldrb	r2, [r7, #7]
 80020c0:	4613      	mov	r3, r2
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	4413      	add	r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	461a      	mov	r2, r3
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	4413      	add	r3, r2
 80020ce:	885b      	ldrh	r3, [r3, #2]
 80020d0:	440b      	add	r3, r1
 80020d2:	4a5a      	ldr	r2, [pc, #360]	; (800223c <checkCollision+0x244>)
 80020d4:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 80020d8:	4293      	cmp	r3, r2
 80020da:	f2c0 8286 	blt.w	80025ea <checkCollision+0x5f2>
		{}
		else
		{
			//Collision bas et haut
			if(bottomCollision(tiles[i]) && topCollision(tiles[i]))
 80020de:	79fa      	ldrb	r2, [r7, #7]
 80020e0:	4613      	mov	r3, r2
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	4413      	add	r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	461a      	mov	r2, r3
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	4413      	add	r3, r2
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	2100      	movs	r1, #0
 80020f2:	4611      	mov	r1, r2
 80020f4:	6858      	ldr	r0, [r3, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	4602      	mov	r2, r0
 80020fa:	6898      	ldr	r0, [r3, #8]
 80020fc:	2300      	movs	r3, #0
 80020fe:	4603      	mov	r3, r0
 8002100:	4608      	mov	r0, r1
 8002102:	4611      	mov	r1, r2
 8002104:	461a      	mov	r2, r3
 8002106:	f000 facd 	bl	80026a4 <bottomCollision>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	f000 8097 	beq.w	8002240 <checkCollision+0x248>
 8002112:	79fa      	ldrb	r2, [r7, #7]
 8002114:	4613      	mov	r3, r2
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	4413      	add	r3, r2
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	461a      	mov	r2, r3
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	4413      	add	r3, r2
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	2100      	movs	r1, #0
 8002126:	4611      	mov	r1, r2
 8002128:	6858      	ldr	r0, [r3, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	4602      	mov	r2, r0
 800212e:	6898      	ldr	r0, [r3, #8]
 8002130:	2300      	movs	r3, #0
 8002132:	4603      	mov	r3, r0
 8002134:	4608      	mov	r0, r1
 8002136:	4611      	mov	r1, r2
 8002138:	461a      	mov	r2, r3
 800213a:	f000 fad5 	bl	80026e8 <topCollision>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d07d      	beq.n	8002240 <checkCollision+0x248>
			{
				//Collision bas et haut droite -> cas collé à un mur
				if(rightCollision(tiles[i]))
 8002144:	79fa      	ldrb	r2, [r7, #7]
 8002146:	4613      	mov	r3, r2
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	4413      	add	r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	461a      	mov	r2, r3
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	4413      	add	r3, r2
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	2100      	movs	r1, #0
 8002158:	4611      	mov	r1, r2
 800215a:	6858      	ldr	r0, [r3, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	4602      	mov	r2, r0
 8002160:	6898      	ldr	r0, [r3, #8]
 8002162:	2300      	movs	r3, #0
 8002164:	4603      	mov	r3, r0
 8002166:	4608      	mov	r0, r1
 8002168:	4611      	mov	r1, r2
 800216a:	461a      	mov	r2, r3
 800216c:	f000 fa50 	bl	8002610 <rightCollision>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d015      	beq.n	80021a2 <checkCollision+0x1aa>
				{
					physStatus.onRight = true;
 8002176:	4b30      	ldr	r3, [pc, #192]	; (8002238 <checkCollision+0x240>)
 8002178:	2201      	movs	r2, #1
 800217a:	70da      	strb	r2, [r3, #3]
					player.hitbox_pos[0] = tiles[i].pos[0] - player.hitbox_width;
 800217c:	79fa      	ldrb	r2, [r7, #7]
 800217e:	4613      	mov	r3, r2
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	4413      	add	r3, r2
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	461a      	mov	r2, r3
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	4413      	add	r3, r2
 800218c:	889a      	ldrh	r2, [r3, #4]
 800218e:	4b2b      	ldr	r3, [pc, #172]	; (800223c <checkCollision+0x244>)
 8002190:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8002194:	b29b      	uxth	r3, r3
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	b29b      	uxth	r3, r3
 800219a:	b21a      	sxth	r2, r3
 800219c:	4b27      	ldr	r3, [pc, #156]	; (800223c <checkCollision+0x244>)
 800219e:	821a      	strh	r2, [r3, #16]
				if(rightCollision(tiles[i]))
 80021a0:	e223      	b.n	80025ea <checkCollision+0x5f2>
				}
				//Collision bas et haut gauche
				else if(leftCollision(tiles[i]))
 80021a2:	79fa      	ldrb	r2, [r7, #7]
 80021a4:	4613      	mov	r3, r2
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	4413      	add	r3, r2
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	461a      	mov	r2, r3
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	4413      	add	r3, r2
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	2100      	movs	r1, #0
 80021b6:	4611      	mov	r1, r2
 80021b8:	6858      	ldr	r0, [r3, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	4602      	mov	r2, r0
 80021be:	6898      	ldr	r0, [r3, #8]
 80021c0:	2300      	movs	r3, #0
 80021c2:	4603      	mov	r3, r0
 80021c4:	4608      	mov	r0, r1
 80021c6:	4611      	mov	r1, r2
 80021c8:	461a      	mov	r2, r3
 80021ca:	f000 fa43 	bl	8002654 <leftCollision>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d01a      	beq.n	800220a <checkCollision+0x212>
				{
					physStatus.onLeft = true;
 80021d4:	4b18      	ldr	r3, [pc, #96]	; (8002238 <checkCollision+0x240>)
 80021d6:	2201      	movs	r2, #1
 80021d8:	709a      	strb	r2, [r3, #2]
					player.hitbox_pos[0] = tiles[i].pos[0] + tiles[i].width;
 80021da:	79fa      	ldrb	r2, [r7, #7]
 80021dc:	4613      	mov	r3, r2
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	4413      	add	r3, r2
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	461a      	mov	r2, r3
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	4413      	add	r3, r2
 80021ea:	8899      	ldrh	r1, [r3, #4]
 80021ec:	79fa      	ldrb	r2, [r7, #7]
 80021ee:	4613      	mov	r3, r2
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	4413      	add	r3, r2
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	461a      	mov	r2, r3
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	4413      	add	r3, r2
 80021fc:	881b      	ldrh	r3, [r3, #0]
 80021fe:	440b      	add	r3, r1
 8002200:	b29b      	uxth	r3, r3
 8002202:	b21a      	sxth	r2, r3
 8002204:	4b0d      	ldr	r3, [pc, #52]	; (800223c <checkCollision+0x244>)
 8002206:	821a      	strh	r2, [r3, #16]
				if(rightCollision(tiles[i]))
 8002208:	e1ef      	b.n	80025ea <checkCollision+0x5f2>
				}
				else
				{
					physStatus.onGround = true;
 800220a:	4b0b      	ldr	r3, [pc, #44]	; (8002238 <checkCollision+0x240>)
 800220c:	2201      	movs	r2, #1
 800220e:	701a      	strb	r2, [r3, #0]
					player.hitbox_pos[1] = tiles[i].pos[1] - player.hitbox_height;
 8002210:	79fa      	ldrb	r2, [r7, #7]
 8002212:	4613      	mov	r3, r2
 8002214:	005b      	lsls	r3, r3, #1
 8002216:	4413      	add	r3, r2
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	461a      	mov	r2, r3
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	4413      	add	r3, r2
 8002220:	88da      	ldrh	r2, [r3, #6]
 8002222:	4b06      	ldr	r3, [pc, #24]	; (800223c <checkCollision+0x244>)
 8002224:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8002228:	b29b      	uxth	r3, r3
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	b29b      	uxth	r3, r3
 800222e:	b21a      	sxth	r2, r3
 8002230:	4b02      	ldr	r3, [pc, #8]	; (800223c <checkCollision+0x244>)
 8002232:	825a      	strh	r2, [r3, #18]
				if(rightCollision(tiles[i]))
 8002234:	e1d9      	b.n	80025ea <checkCollision+0x5f2>
 8002236:	bf00      	nop
 8002238:	200018ec 	.word	0x200018ec
 800223c:	200018d4 	.word	0x200018d4
				}
			}
			//Collision bas
			else if(bottomCollision(tiles[i]))
 8002240:	79fa      	ldrb	r2, [r7, #7]
 8002242:	4613      	mov	r3, r2
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	4413      	add	r3, r2
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	461a      	mov	r2, r3
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	4413      	add	r3, r2
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	2100      	movs	r1, #0
 8002254:	4611      	mov	r1, r2
 8002256:	6858      	ldr	r0, [r3, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	4602      	mov	r2, r0
 800225c:	6898      	ldr	r0, [r3, #8]
 800225e:	2300      	movs	r3, #0
 8002260:	4603      	mov	r3, r0
 8002262:	4608      	mov	r0, r1
 8002264:	4611      	mov	r1, r2
 8002266:	461a      	mov	r2, r3
 8002268:	f000 fa1c 	bl	80026a4 <bottomCollision>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	f000 80b6 	beq.w	80023e0 <checkCollision+0x3e8>
			{
				if(!(player.hitbox_pos[1]+player.hitbox_height == tiles[i].pos[1] 
 8002274:	4bc1      	ldr	r3, [pc, #772]	; (800257c <checkCollision+0x584>)
 8002276:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800227a:	461a      	mov	r2, r3
 800227c:	4bbf      	ldr	r3, [pc, #764]	; (800257c <checkCollision+0x584>)
 800227e:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8002282:	18d1      	adds	r1, r2, r3
 8002284:	79fa      	ldrb	r2, [r7, #7]
 8002286:	4613      	mov	r3, r2
 8002288:	005b      	lsls	r3, r3, #1
 800228a:	4413      	add	r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	461a      	mov	r2, r3
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	4413      	add	r3, r2
 8002294:	88db      	ldrh	r3, [r3, #6]
 8002296:	4299      	cmp	r1, r3
 8002298:	d12e      	bne.n	80022f8 <checkCollision+0x300>
				&& (player.hitbox_pos[0]+player.hitbox_width == tiles[i].pos[0] || player.hitbox_pos[0] == tiles[i].pos[0]+tiles[i].width)))	//Vérifie que le joueur n'est pas bloqué à un coin de la tuile
 800229a:	4bb8      	ldr	r3, [pc, #736]	; (800257c <checkCollision+0x584>)
 800229c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80022a0:	461a      	mov	r2, r3
 80022a2:	4bb6      	ldr	r3, [pc, #728]	; (800257c <checkCollision+0x584>)
 80022a4:	f993 3014 	ldrsb.w	r3, [r3, #20]
 80022a8:	18d1      	adds	r1, r2, r3
 80022aa:	79fa      	ldrb	r2, [r7, #7]
 80022ac:	4613      	mov	r3, r2
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	4413      	add	r3, r2
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	461a      	mov	r2, r3
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	4413      	add	r3, r2
 80022ba:	889b      	ldrh	r3, [r3, #4]
				if(!(player.hitbox_pos[1]+player.hitbox_height == tiles[i].pos[1] 
 80022bc:	4299      	cmp	r1, r3
 80022be:	f000 8194 	beq.w	80025ea <checkCollision+0x5f2>
				&& (player.hitbox_pos[0]+player.hitbox_width == tiles[i].pos[0] || player.hitbox_pos[0] == tiles[i].pos[0]+tiles[i].width)))	//Vérifie que le joueur n'est pas bloqué à un coin de la tuile
 80022c2:	4bae      	ldr	r3, [pc, #696]	; (800257c <checkCollision+0x584>)
 80022c4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80022c8:	4619      	mov	r1, r3
 80022ca:	79fa      	ldrb	r2, [r7, #7]
 80022cc:	4613      	mov	r3, r2
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	4413      	add	r3, r2
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	461a      	mov	r2, r3
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	4413      	add	r3, r2
 80022da:	889b      	ldrh	r3, [r3, #4]
 80022dc:	4618      	mov	r0, r3
 80022de:	79fa      	ldrb	r2, [r7, #7]
 80022e0:	4613      	mov	r3, r2
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	4413      	add	r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	461a      	mov	r2, r3
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	4413      	add	r3, r2
 80022ee:	881b      	ldrh	r3, [r3, #0]
 80022f0:	4403      	add	r3, r0
 80022f2:	4299      	cmp	r1, r3
 80022f4:	f000 8179 	beq.w	80025ea <checkCollision+0x5f2>
				{
					//Collision bas droite -> partie gauche dans le vide
					if(rightCollision(tiles[i]))
 80022f8:	79fa      	ldrb	r2, [r7, #7]
 80022fa:	4613      	mov	r3, r2
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	4413      	add	r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	461a      	mov	r2, r3
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	4413      	add	r3, r2
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	2100      	movs	r1, #0
 800230c:	4611      	mov	r1, r2
 800230e:	6858      	ldr	r0, [r3, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	4602      	mov	r2, r0
 8002314:	6898      	ldr	r0, [r3, #8]
 8002316:	2300      	movs	r3, #0
 8002318:	4603      	mov	r3, r0
 800231a:	4608      	mov	r0, r1
 800231c:	4611      	mov	r1, r2
 800231e:	461a      	mov	r2, r3
 8002320:	f000 f976 	bl	8002610 <rightCollision>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d015      	beq.n	8002356 <checkCollision+0x35e>
					{
						//physStatus.onRight = true;
						physStatus.onGround = true;
 800232a:	4b95      	ldr	r3, [pc, #596]	; (8002580 <checkCollision+0x588>)
 800232c:	2201      	movs	r2, #1
 800232e:	701a      	strb	r2, [r3, #0]
						//player.hitbox_pos[0] = tiles[i].pos[0] - player.hitbox_width;
						player.hitbox_pos[1] = tiles[i].pos[1] - player.hitbox_height;
 8002330:	79fa      	ldrb	r2, [r7, #7]
 8002332:	4613      	mov	r3, r2
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	4413      	add	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	461a      	mov	r2, r3
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	4413      	add	r3, r2
 8002340:	88da      	ldrh	r2, [r3, #6]
 8002342:	4b8e      	ldr	r3, [pc, #568]	; (800257c <checkCollision+0x584>)
 8002344:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8002348:	b29b      	uxth	r3, r3
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	b29b      	uxth	r3, r3
 800234e:	b21a      	sxth	r2, r3
 8002350:	4b8a      	ldr	r3, [pc, #552]	; (800257c <checkCollision+0x584>)
 8002352:	825a      	strh	r2, [r3, #18]
 8002354:	e149      	b.n	80025ea <checkCollision+0x5f2>
					}
					//collision bas gauche -> partie droite dans le vide
					else if(leftCollision(tiles[i]))
 8002356:	79fa      	ldrb	r2, [r7, #7]
 8002358:	4613      	mov	r3, r2
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	4413      	add	r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	461a      	mov	r2, r3
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	4413      	add	r3, r2
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	2100      	movs	r1, #0
 800236a:	4611      	mov	r1, r2
 800236c:	6858      	ldr	r0, [r3, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	4602      	mov	r2, r0
 8002372:	6898      	ldr	r0, [r3, #8]
 8002374:	2300      	movs	r3, #0
 8002376:	4603      	mov	r3, r0
 8002378:	4608      	mov	r0, r1
 800237a:	4611      	mov	r1, r2
 800237c:	461a      	mov	r2, r3
 800237e:	f000 f969 	bl	8002654 <leftCollision>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d015      	beq.n	80023b4 <checkCollision+0x3bc>
					{
						//physStatus.onLeft = true;
						physStatus.onGround = true;
 8002388:	4b7d      	ldr	r3, [pc, #500]	; (8002580 <checkCollision+0x588>)
 800238a:	2201      	movs	r2, #1
 800238c:	701a      	strb	r2, [r3, #0]
						//player.hitbox_pos[0] = tiles[i].pos[0] + tiles[i].width;
						player.hitbox_pos[1] = tiles[i].pos[1] - player.hitbox_height;
 800238e:	79fa      	ldrb	r2, [r7, #7]
 8002390:	4613      	mov	r3, r2
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	4413      	add	r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	461a      	mov	r2, r3
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	4413      	add	r3, r2
 800239e:	88da      	ldrh	r2, [r3, #6]
 80023a0:	4b76      	ldr	r3, [pc, #472]	; (800257c <checkCollision+0x584>)
 80023a2:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	b21a      	sxth	r2, r3
 80023ae:	4b73      	ldr	r3, [pc, #460]	; (800257c <checkCollision+0x584>)
 80023b0:	825a      	strh	r2, [r3, #18]
 80023b2:	e11a      	b.n	80025ea <checkCollision+0x5f2>
					}
					else
					{
						physStatus.onGround = true;
 80023b4:	4b72      	ldr	r3, [pc, #456]	; (8002580 <checkCollision+0x588>)
 80023b6:	2201      	movs	r2, #1
 80023b8:	701a      	strb	r2, [r3, #0]
						player.hitbox_pos[1] = tiles[i].pos[1] - player.hitbox_height;
 80023ba:	79fa      	ldrb	r2, [r7, #7]
 80023bc:	4613      	mov	r3, r2
 80023be:	005b      	lsls	r3, r3, #1
 80023c0:	4413      	add	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	461a      	mov	r2, r3
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	4413      	add	r3, r2
 80023ca:	88da      	ldrh	r2, [r3, #6]
 80023cc:	4b6b      	ldr	r3, [pc, #428]	; (800257c <checkCollision+0x584>)
 80023ce:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	b21a      	sxth	r2, r3
 80023da:	4b68      	ldr	r3, [pc, #416]	; (800257c <checkCollision+0x584>)
 80023dc:	825a      	strh	r2, [r3, #18]
 80023de:	e104      	b.n	80025ea <checkCollision+0x5f2>
					}
				}
			}
			//collision haut
			else if(topCollision(tiles[i]))
 80023e0:	79fa      	ldrb	r2, [r7, #7]
 80023e2:	4613      	mov	r3, r2
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	4413      	add	r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	461a      	mov	r2, r3
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	4413      	add	r3, r2
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	2100      	movs	r1, #0
 80023f4:	4611      	mov	r1, r2
 80023f6:	6858      	ldr	r0, [r3, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	4602      	mov	r2, r0
 80023fc:	6898      	ldr	r0, [r3, #8]
 80023fe:	2300      	movs	r3, #0
 8002400:	4603      	mov	r3, r0
 8002402:	4608      	mov	r0, r1
 8002404:	4611      	mov	r1, r2
 8002406:	461a      	mov	r2, r3
 8002408:	f000 f96e 	bl	80026e8 <topCollision>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	f000 8085 	beq.w	800251e <checkCollision+0x526>
			{
				//Collision haut droite
				if(rightCollision(tiles[i]))
 8002414:	79fa      	ldrb	r2, [r7, #7]
 8002416:	4613      	mov	r3, r2
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	4413      	add	r3, r2
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	461a      	mov	r2, r3
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	4413      	add	r3, r2
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	2100      	movs	r1, #0
 8002428:	4611      	mov	r1, r2
 800242a:	6858      	ldr	r0, [r3, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	4602      	mov	r2, r0
 8002430:	6898      	ldr	r0, [r3, #8]
 8002432:	2300      	movs	r3, #0
 8002434:	4603      	mov	r3, r0
 8002436:	4608      	mov	r0, r1
 8002438:	4611      	mov	r1, r2
 800243a:	461a      	mov	r2, r3
 800243c:	f000 f8e8 	bl	8002610 <rightCollision>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d01a      	beq.n	800247c <checkCollision+0x484>
				{
					//physStatus.onRight = true;
					physStatus.onCeiling = true;
 8002446:	4b4e      	ldr	r3, [pc, #312]	; (8002580 <checkCollision+0x588>)
 8002448:	2201      	movs	r2, #1
 800244a:	705a      	strb	r2, [r3, #1]
					//player.hitbox_pos[0] = tiles[i].pos[0] - player.hitbox_width;
					player.hitbox_pos[1] = tiles[i].pos[1] + tiles[i].height;
 800244c:	79fa      	ldrb	r2, [r7, #7]
 800244e:	4613      	mov	r3, r2
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	4413      	add	r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	461a      	mov	r2, r3
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	4413      	add	r3, r2
 800245c:	88d9      	ldrh	r1, [r3, #6]
 800245e:	79fa      	ldrb	r2, [r7, #7]
 8002460:	4613      	mov	r3, r2
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	4413      	add	r3, r2
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	461a      	mov	r2, r3
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	4413      	add	r3, r2
 800246e:	885b      	ldrh	r3, [r3, #2]
 8002470:	440b      	add	r3, r1
 8002472:	b29b      	uxth	r3, r3
 8002474:	b21a      	sxth	r2, r3
 8002476:	4b41      	ldr	r3, [pc, #260]	; (800257c <checkCollision+0x584>)
 8002478:	825a      	strh	r2, [r3, #18]
 800247a:	e0b6      	b.n	80025ea <checkCollision+0x5f2>
				}
				//collision haut gauche -> partie droite dans le vide
				else if(leftCollision(tiles[i]))
 800247c:	79fa      	ldrb	r2, [r7, #7]
 800247e:	4613      	mov	r3, r2
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	4413      	add	r3, r2
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	461a      	mov	r2, r3
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	4413      	add	r3, r2
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	2100      	movs	r1, #0
 8002490:	4611      	mov	r1, r2
 8002492:	6858      	ldr	r0, [r3, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	4602      	mov	r2, r0
 8002498:	6898      	ldr	r0, [r3, #8]
 800249a:	2300      	movs	r3, #0
 800249c:	4603      	mov	r3, r0
 800249e:	4608      	mov	r0, r1
 80024a0:	4611      	mov	r1, r2
 80024a2:	461a      	mov	r2, r3
 80024a4:	f000 f8d6 	bl	8002654 <leftCollision>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d01a      	beq.n	80024e4 <checkCollision+0x4ec>
				{
					//physStatus.onLeft = true;
					physStatus.onCeiling = true;
 80024ae:	4b34      	ldr	r3, [pc, #208]	; (8002580 <checkCollision+0x588>)
 80024b0:	2201      	movs	r2, #1
 80024b2:	705a      	strb	r2, [r3, #1]
					//player.hitbox_pos[0] = tiles[i].pos[0] + tiles[i].width;
					player.hitbox_pos[1] = tiles[i].pos[1] + tiles[i].height;
 80024b4:	79fa      	ldrb	r2, [r7, #7]
 80024b6:	4613      	mov	r3, r2
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	4413      	add	r3, r2
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	461a      	mov	r2, r3
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	4413      	add	r3, r2
 80024c4:	88d9      	ldrh	r1, [r3, #6]
 80024c6:	79fa      	ldrb	r2, [r7, #7]
 80024c8:	4613      	mov	r3, r2
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	4413      	add	r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	461a      	mov	r2, r3
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	4413      	add	r3, r2
 80024d6:	885b      	ldrh	r3, [r3, #2]
 80024d8:	440b      	add	r3, r1
 80024da:	b29b      	uxth	r3, r3
 80024dc:	b21a      	sxth	r2, r3
 80024de:	4b27      	ldr	r3, [pc, #156]	; (800257c <checkCollision+0x584>)
 80024e0:	825a      	strh	r2, [r3, #18]
 80024e2:	e082      	b.n	80025ea <checkCollision+0x5f2>
				}
				else
				{
					physStatus.onCeiling = true;
 80024e4:	4b26      	ldr	r3, [pc, #152]	; (8002580 <checkCollision+0x588>)
 80024e6:	2201      	movs	r2, #1
 80024e8:	705a      	strb	r2, [r3, #1]
					player.hitbox_pos[1] = tiles[i].pos[1] + tiles[i].height+1;
 80024ea:	79fa      	ldrb	r2, [r7, #7]
 80024ec:	4613      	mov	r3, r2
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	4413      	add	r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	461a      	mov	r2, r3
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	4413      	add	r3, r2
 80024fa:	88d9      	ldrh	r1, [r3, #6]
 80024fc:	79fa      	ldrb	r2, [r7, #7]
 80024fe:	4613      	mov	r3, r2
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	4413      	add	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	461a      	mov	r2, r3
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	4413      	add	r3, r2
 800250c:	885b      	ldrh	r3, [r3, #2]
 800250e:	440b      	add	r3, r1
 8002510:	b29b      	uxth	r3, r3
 8002512:	3301      	adds	r3, #1
 8002514:	b29b      	uxth	r3, r3
 8002516:	b21a      	sxth	r2, r3
 8002518:	4b18      	ldr	r3, [pc, #96]	; (800257c <checkCollision+0x584>)
 800251a:	825a      	strh	r2, [r3, #18]
 800251c:	e065      	b.n	80025ea <checkCollision+0x5f2>
				}
			}
			//Collision droite
			else if(rightCollision(tiles[i]))
 800251e:	79fa      	ldrb	r2, [r7, #7]
 8002520:	4613      	mov	r3, r2
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	4413      	add	r3, r2
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	461a      	mov	r2, r3
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	4413      	add	r3, r2
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	2100      	movs	r1, #0
 8002532:	4611      	mov	r1, r2
 8002534:	6858      	ldr	r0, [r3, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	4602      	mov	r2, r0
 800253a:	6898      	ldr	r0, [r3, #8]
 800253c:	2300      	movs	r3, #0
 800253e:	4603      	mov	r3, r0
 8002540:	4608      	mov	r0, r1
 8002542:	4611      	mov	r1, r2
 8002544:	461a      	mov	r2, r3
 8002546:	f000 f863 	bl	8002610 <rightCollision>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d019      	beq.n	8002584 <checkCollision+0x58c>
			{
				physStatus.onRight = true;
 8002550:	4b0b      	ldr	r3, [pc, #44]	; (8002580 <checkCollision+0x588>)
 8002552:	2201      	movs	r2, #1
 8002554:	70da      	strb	r2, [r3, #3]
				player.hitbox_pos[0] = tiles[i].pos[0] - player.hitbox_width;
 8002556:	79fa      	ldrb	r2, [r7, #7]
 8002558:	4613      	mov	r3, r2
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	4413      	add	r3, r2
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	461a      	mov	r2, r3
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	4413      	add	r3, r2
 8002566:	889a      	ldrh	r2, [r3, #4]
 8002568:	4b04      	ldr	r3, [pc, #16]	; (800257c <checkCollision+0x584>)
 800256a:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800256e:	b29b      	uxth	r3, r3
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	b29b      	uxth	r3, r3
 8002574:	b21a      	sxth	r2, r3
 8002576:	4b01      	ldr	r3, [pc, #4]	; (800257c <checkCollision+0x584>)
 8002578:	821a      	strh	r2, [r3, #16]
 800257a:	e036      	b.n	80025ea <checkCollision+0x5f2>
 800257c:	200018d4 	.word	0x200018d4
 8002580:	200018ec 	.word	0x200018ec
			}
			//Collision gauche
			else if(leftCollision(tiles[i]))
 8002584:	79fa      	ldrb	r2, [r7, #7]
 8002586:	4613      	mov	r3, r2
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	4413      	add	r3, r2
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	461a      	mov	r2, r3
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	4413      	add	r3, r2
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	2100      	movs	r1, #0
 8002598:	4611      	mov	r1, r2
 800259a:	6858      	ldr	r0, [r3, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	4602      	mov	r2, r0
 80025a0:	6898      	ldr	r0, [r3, #8]
 80025a2:	2300      	movs	r3, #0
 80025a4:	4603      	mov	r3, r0
 80025a6:	4608      	mov	r0, r1
 80025a8:	4611      	mov	r1, r2
 80025aa:	461a      	mov	r2, r3
 80025ac:	f000 f852 	bl	8002654 <leftCollision>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d019      	beq.n	80025ea <checkCollision+0x5f2>
			{
				physStatus.onLeft = true;
 80025b6:	4b14      	ldr	r3, [pc, #80]	; (8002608 <checkCollision+0x610>)
 80025b8:	2201      	movs	r2, #1
 80025ba:	709a      	strb	r2, [r3, #2]
				player.hitbox_pos[0] = tiles[i].pos[0] + tiles[i].width;
 80025bc:	79fa      	ldrb	r2, [r7, #7]
 80025be:	4613      	mov	r3, r2
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	4413      	add	r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	461a      	mov	r2, r3
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	4413      	add	r3, r2
 80025cc:	8899      	ldrh	r1, [r3, #4]
 80025ce:	79fa      	ldrb	r2, [r7, #7]
 80025d0:	4613      	mov	r3, r2
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	4413      	add	r3, r2
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	461a      	mov	r2, r3
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	4413      	add	r3, r2
 80025de:	881b      	ldrh	r3, [r3, #0]
 80025e0:	440b      	add	r3, r1
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	b21a      	sxth	r2, r3
 80025e6:	4b09      	ldr	r3, [pc, #36]	; (800260c <checkCollision+0x614>)
 80025e8:	821a      	strh	r2, [r3, #16]
	for(uint8_t i=0; i<=getIndexTile(); i++)
 80025ea:	79fb      	ldrb	r3, [r7, #7]
 80025ec:	3301      	adds	r3, #1
 80025ee:	71fb      	strb	r3, [r7, #7]
 80025f0:	79fc      	ldrb	r4, [r7, #7]
 80025f2:	f000 f999 	bl	8002928 <getIndexTile>
 80025f6:	4603      	mov	r3, r0
 80025f8:	429c      	cmp	r4, r3
 80025fa:	f77f ad12 	ble.w	8002022 <checkCollision+0x2a>
			// 	physStatus.onCeiling = true;
			// 	player.hitbox_pos[1] = tiles[i].pos[1] + tiles[i].height;
			// }
		}
	}
}
 80025fe:	bf00      	nop
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	bd90      	pop	{r4, r7, pc}
 8002608:	200018ec 	.word	0x200018ec
 800260c:	200018d4 	.word	0x200018d4

08002610 <rightCollision>:

/*
 * @brief 	Vérifie si le joueur est en collision avec une tuile sur sa droite
 */
bool rightCollision(tile_t tile)
{
 8002610:	b480      	push	{r7}
 8002612:	b085      	sub	sp, #20
 8002614:	af00      	add	r7, sp, #0
 8002616:	1d3b      	adds	r3, r7, #4
 8002618:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if(player.hitbox_pos[0] + player.hitbox_width >= tile.pos[0] && player.hitbox_pos[0] <= tile.pos[0])
 800261c:	4b0c      	ldr	r3, [pc, #48]	; (8002650 <rightCollision+0x40>)
 800261e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002622:	461a      	mov	r2, r3
 8002624:	4b0a      	ldr	r3, [pc, #40]	; (8002650 <rightCollision+0x40>)
 8002626:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800262a:	4413      	add	r3, r2
 800262c:	893a      	ldrh	r2, [r7, #8]
 800262e:	4293      	cmp	r3, r2
 8002630:	db08      	blt.n	8002644 <rightCollision+0x34>
 8002632:	4b07      	ldr	r3, [pc, #28]	; (8002650 <rightCollision+0x40>)
 8002634:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002638:	461a      	mov	r2, r3
 800263a:	893b      	ldrh	r3, [r7, #8]
 800263c:	429a      	cmp	r2, r3
 800263e:	dc01      	bgt.n	8002644 <rightCollision+0x34>
		return true;
 8002640:	2301      	movs	r3, #1
 8002642:	e000      	b.n	8002646 <rightCollision+0x36>
	else
		return false;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3714      	adds	r7, #20
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr
 8002650:	200018d4 	.word	0x200018d4

08002654 <leftCollision>:

/*
 * @brief 	Vérifie si le joueur est en collision avec une tuile sur sa gauche
 */
bool leftCollision(tile_t tile)
{
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	1d3b      	adds	r3, r7, #4
 800265c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if(player.hitbox_pos[0] + player.hitbox_width >= tile.pos[0] + tile.width && player.hitbox_pos[0] <= tile.pos[0] + tile.width)
 8002660:	4b0f      	ldr	r3, [pc, #60]	; (80026a0 <leftCollision+0x4c>)
 8002662:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002666:	461a      	mov	r2, r3
 8002668:	4b0d      	ldr	r3, [pc, #52]	; (80026a0 <leftCollision+0x4c>)
 800266a:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800266e:	441a      	add	r2, r3
 8002670:	893b      	ldrh	r3, [r7, #8]
 8002672:	4619      	mov	r1, r3
 8002674:	88bb      	ldrh	r3, [r7, #4]
 8002676:	440b      	add	r3, r1
 8002678:	429a      	cmp	r2, r3
 800267a:	db0b      	blt.n	8002694 <leftCollision+0x40>
 800267c:	4b08      	ldr	r3, [pc, #32]	; (80026a0 <leftCollision+0x4c>)
 800267e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002682:	461a      	mov	r2, r3
 8002684:	893b      	ldrh	r3, [r7, #8]
 8002686:	4619      	mov	r1, r3
 8002688:	88bb      	ldrh	r3, [r7, #4]
 800268a:	440b      	add	r3, r1
 800268c:	429a      	cmp	r2, r3
 800268e:	dc01      	bgt.n	8002694 <leftCollision+0x40>
		return true;
 8002690:	2301      	movs	r3, #1
 8002692:	e000      	b.n	8002696 <leftCollision+0x42>
	else
		return false;
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3714      	adds	r7, #20
 800269a:	46bd      	mov	sp, r7
 800269c:	bc80      	pop	{r7}
 800269e:	4770      	bx	lr
 80026a0:	200018d4 	.word	0x200018d4

080026a4 <bottomCollision>:

/*
 * @brief 	Vérifie si le joueur est en collision avec une tuile en dessous de lui
 */
bool bottomCollision(tile_t tile)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	1d3b      	adds	r3, r7, #4
 80026ac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if(player.hitbox_pos[1] + player.hitbox_height >= tile.pos[1] && player.hitbox_pos[1] <= tile.pos[1])
 80026b0:	4b0c      	ldr	r3, [pc, #48]	; (80026e4 <bottomCollision+0x40>)
 80026b2:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80026b6:	461a      	mov	r2, r3
 80026b8:	4b0a      	ldr	r3, [pc, #40]	; (80026e4 <bottomCollision+0x40>)
 80026ba:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80026be:	4413      	add	r3, r2
 80026c0:	897a      	ldrh	r2, [r7, #10]
 80026c2:	4293      	cmp	r3, r2
 80026c4:	db08      	blt.n	80026d8 <bottomCollision+0x34>
 80026c6:	4b07      	ldr	r3, [pc, #28]	; (80026e4 <bottomCollision+0x40>)
 80026c8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80026cc:	461a      	mov	r2, r3
 80026ce:	897b      	ldrh	r3, [r7, #10]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	dc01      	bgt.n	80026d8 <bottomCollision+0x34>
		return true;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e000      	b.n	80026da <bottomCollision+0x36>
	else
		return false;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3714      	adds	r7, #20
 80026de:	46bd      	mov	sp, r7
 80026e0:	bc80      	pop	{r7}
 80026e2:	4770      	bx	lr
 80026e4:	200018d4 	.word	0x200018d4

080026e8 <topCollision>:

/*
 * @brief 	Vérifie si le joueur est en collision avec une tuile au dessus de lui
 */
bool topCollision(tile_t tile)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	1d3b      	adds	r3, r7, #4
 80026f0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if(player.hitbox_pos[1] + player.hitbox_height >= tile.pos[1] + tile.height && player.hitbox_pos[1] <= tile.pos[1] + tile.height)
 80026f4:	4b0f      	ldr	r3, [pc, #60]	; (8002734 <topCollision+0x4c>)
 80026f6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80026fa:	461a      	mov	r2, r3
 80026fc:	4b0d      	ldr	r3, [pc, #52]	; (8002734 <topCollision+0x4c>)
 80026fe:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8002702:	441a      	add	r2, r3
 8002704:	897b      	ldrh	r3, [r7, #10]
 8002706:	4619      	mov	r1, r3
 8002708:	88fb      	ldrh	r3, [r7, #6]
 800270a:	440b      	add	r3, r1
 800270c:	429a      	cmp	r2, r3
 800270e:	db0b      	blt.n	8002728 <topCollision+0x40>
 8002710:	4b08      	ldr	r3, [pc, #32]	; (8002734 <topCollision+0x4c>)
 8002712:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8002716:	461a      	mov	r2, r3
 8002718:	897b      	ldrh	r3, [r7, #10]
 800271a:	4619      	mov	r1, r3
 800271c:	88fb      	ldrh	r3, [r7, #6]
 800271e:	440b      	add	r3, r1
 8002720:	429a      	cmp	r2, r3
 8002722:	dc01      	bgt.n	8002728 <topCollision+0x40>
		return true;
 8002724:	2301      	movs	r3, #1
 8002726:	e000      	b.n	800272a <topCollision+0x42>
	else
		return false;
 8002728:	2300      	movs	r3, #0
}
 800272a:	4618      	mov	r0, r3
 800272c:	3714      	adds	r7, #20
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr
 8002734:	200018d4 	.word	0x200018d4

08002738 <death>:
{
	//TODO
}

void death(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
	set_state(LOADING_DEATH);
 800273c:	2007      	movs	r0, #7
 800273e:	f7ff fa0b 	bl	8001b58 <set_state>
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
	...

08002748 <updatePlayerStatus>:

/*
 * @brief 	Update the player status for the animation
 */
void updatePlayerStatus(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
	if(physStatus.onGround)
 800274c:	4b37      	ldr	r3, [pc, #220]	; (800282c <updatePlayerStatus+0xe4>)
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d02a      	beq.n	80027aa <updatePlayerStatus+0x62>
	{
		if(playerStatus == LAND)
 8002754:	4b36      	ldr	r3, [pc, #216]	; (8002830 <updatePlayerStatus+0xe8>)
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	2b04      	cmp	r3, #4
 800275a:	d111      	bne.n	8002780 <updatePlayerStatus+0x38>
		{
			// Coupe l'animation LAND quand le joueur se déplace en x pour que ce soit plus fluide
			if(getIndexAnim() > 2 && player.speed_x != 0)
 800275c:	f7fe fb60 	bl	8000e20 <getIndexAnim>
 8002760:	4603      	mov	r3, r0
 8002762:	2b02      	cmp	r3, #2
 8002764:	d908      	bls.n	8002778 <updatePlayerStatus+0x30>
 8002766:	4b33      	ldr	r3, [pc, #204]	; (8002834 <updatePlayerStatus+0xec>)
 8002768:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d003      	beq.n	8002778 <updatePlayerStatus+0x30>
				playerStatus = RUN;
 8002770:	4b2f      	ldr	r3, [pc, #188]	; (8002830 <updatePlayerStatus+0xe8>)
 8002772:	2201      	movs	r2, #1
 8002774:	701a      	strb	r2, [r3, #0]
 8002776:	e024      	b.n	80027c2 <updatePlayerStatus+0x7a>
			else
				playerStatus = LAND;
 8002778:	4b2d      	ldr	r3, [pc, #180]	; (8002830 <updatePlayerStatus+0xe8>)
 800277a:	2204      	movs	r2, #4
 800277c:	701a      	strb	r2, [r3, #0]
 800277e:	e020      	b.n	80027c2 <updatePlayerStatus+0x7a>
		}
		else if(playerStatus == FALL)
 8002780:	4b2b      	ldr	r3, [pc, #172]	; (8002830 <updatePlayerStatus+0xe8>)
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	2b03      	cmp	r3, #3
 8002786:	d103      	bne.n	8002790 <updatePlayerStatus+0x48>
			playerStatus = LAND;
 8002788:	4b29      	ldr	r3, [pc, #164]	; (8002830 <updatePlayerStatus+0xe8>)
 800278a:	2204      	movs	r2, #4
 800278c:	701a      	strb	r2, [r3, #0]
 800278e:	e018      	b.n	80027c2 <updatePlayerStatus+0x7a>
		else
		{
			if(player.speed_x == 0)
 8002790:	4b28      	ldr	r3, [pc, #160]	; (8002834 <updatePlayerStatus+0xec>)
 8002792:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d103      	bne.n	80027a2 <updatePlayerStatus+0x5a>
				playerStatus = IDLE;
 800279a:	4b25      	ldr	r3, [pc, #148]	; (8002830 <updatePlayerStatus+0xe8>)
 800279c:	2200      	movs	r2, #0
 800279e:	701a      	strb	r2, [r3, #0]
 80027a0:	e00f      	b.n	80027c2 <updatePlayerStatus+0x7a>
			else
				playerStatus = RUN;
 80027a2:	4b23      	ldr	r3, [pc, #140]	; (8002830 <updatePlayerStatus+0xe8>)
 80027a4:	2201      	movs	r2, #1
 80027a6:	701a      	strb	r2, [r3, #0]
 80027a8:	e00b      	b.n	80027c2 <updatePlayerStatus+0x7a>
		}
	}
	else
	{
		if(player.speed_y < 0)
 80027aa:	4b22      	ldr	r3, [pc, #136]	; (8002834 <updatePlayerStatus+0xec>)
 80027ac:	f993 300d 	ldrsb.w	r3, [r3, #13]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	da03      	bge.n	80027bc <updatePlayerStatus+0x74>
			playerStatus = JUMP;
 80027b4:	4b1e      	ldr	r3, [pc, #120]	; (8002830 <updatePlayerStatus+0xe8>)
 80027b6:	2202      	movs	r2, #2
 80027b8:	701a      	strb	r2, [r3, #0]
 80027ba:	e002      	b.n	80027c2 <updatePlayerStatus+0x7a>
		else
			playerStatus = FALL;
 80027bc:	4b1c      	ldr	r3, [pc, #112]	; (8002830 <updatePlayerStatus+0xe8>)
 80027be:	2203      	movs	r2, #3
 80027c0:	701a      	strb	r2, [r3, #0]
	}
	if(physStatus.onCeiling && player.speed_y > 0)
 80027c2:	4b1a      	ldr	r3, [pc, #104]	; (800282c <updatePlayerStatus+0xe4>)
 80027c4:	785b      	ldrb	r3, [r3, #1]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d008      	beq.n	80027dc <updatePlayerStatus+0x94>
 80027ca:	4b1a      	ldr	r3, [pc, #104]	; (8002834 <updatePlayerStatus+0xec>)
 80027cc:	f993 300d 	ldrsb.w	r3, [r3, #13]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	dd03      	ble.n	80027dc <updatePlayerStatus+0x94>
		physStatus.onCeiling = false;
 80027d4:	4b15      	ldr	r3, [pc, #84]	; (800282c <updatePlayerStatus+0xe4>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	705a      	strb	r2, [r3, #1]
 80027da:	e00b      	b.n	80027f4 <updatePlayerStatus+0xac>
	else if(physStatus.onGround && player.speed_y < 0)
 80027dc:	4b13      	ldr	r3, [pc, #76]	; (800282c <updatePlayerStatus+0xe4>)
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d007      	beq.n	80027f4 <updatePlayerStatus+0xac>
 80027e4:	4b13      	ldr	r3, [pc, #76]	; (8002834 <updatePlayerStatus+0xec>)
 80027e6:	f993 300d 	ldrsb.w	r3, [r3, #13]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	da02      	bge.n	80027f4 <updatePlayerStatus+0xac>
		physStatus.onGround = false;
 80027ee:	4b0f      	ldr	r3, [pc, #60]	; (800282c <updatePlayerStatus+0xe4>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	701a      	strb	r2, [r3, #0]
	if(physStatus.onRight && player.speed_x > 0)
 80027f4:	4b0d      	ldr	r3, [pc, #52]	; (800282c <updatePlayerStatus+0xe4>)
 80027f6:	78db      	ldrb	r3, [r3, #3]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d008      	beq.n	800280e <updatePlayerStatus+0xc6>
 80027fc:	4b0d      	ldr	r3, [pc, #52]	; (8002834 <updatePlayerStatus+0xec>)
 80027fe:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8002802:	2b00      	cmp	r3, #0
 8002804:	dd03      	ble.n	800280e <updatePlayerStatus+0xc6>
		physStatus.onRight = false;
 8002806:	4b09      	ldr	r3, [pc, #36]	; (800282c <updatePlayerStatus+0xe4>)
 8002808:	2200      	movs	r2, #0
 800280a:	70da      	strb	r2, [r3, #3]
	else if(physStatus.onLeft && player.speed_x < 0)
		physStatus.onLeft = false;
}
 800280c:	e00b      	b.n	8002826 <updatePlayerStatus+0xde>
	else if(physStatus.onLeft && player.speed_x < 0)
 800280e:	4b07      	ldr	r3, [pc, #28]	; (800282c <updatePlayerStatus+0xe4>)
 8002810:	789b      	ldrb	r3, [r3, #2]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d007      	beq.n	8002826 <updatePlayerStatus+0xde>
 8002816:	4b07      	ldr	r3, [pc, #28]	; (8002834 <updatePlayerStatus+0xec>)
 8002818:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800281c:	2b00      	cmp	r3, #0
 800281e:	da02      	bge.n	8002826 <updatePlayerStatus+0xde>
		physStatus.onLeft = false;
 8002820:	4b02      	ldr	r3, [pc, #8]	; (800282c <updatePlayerStatus+0xe4>)
 8002822:	2200      	movs	r2, #0
 8002824:	709a      	strb	r2, [r3, #2]
}
 8002826:	bf00      	nop
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	200018ec 	.word	0x200018ec
 8002830:	200018f1 	.word	0x200018f1
 8002834:	200018d4 	.word	0x200018d4

08002838 <drawPlayer>:
/*
 * @brief 	Draw the player
 * @param 	offset: offset of the virtual map
 */
void drawPlayer()
{
 8002838:	b590      	push	{r4, r7, lr}
 800283a:	b085      	sub	sp, #20
 800283c:	af02      	add	r7, sp, #8
	// int16_t posX = player.hitbox_pos[0]-5;
	// int16_t posY = player.hitbox_pos[1]-5;

	int16_t posX = player.hitbox_pos[0];
 800283e:	4b2d      	ldr	r3, [pc, #180]	; (80028f4 <drawPlayer+0xbc>)
 8002840:	8a1b      	ldrh	r3, [r3, #16]
 8002842:	80fb      	strh	r3, [r7, #6]
	int16_t posY = player.hitbox_pos[1];
 8002844:	4b2b      	ldr	r3, [pc, #172]	; (80028f4 <drawPlayer+0xbc>)
 8002846:	8a5b      	ldrh	r3, [r3, #18]
 8002848:	80bb      	strh	r3, [r7, #4]

	if(posX < 0 || posY < 0)
 800284a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800284e:	2b00      	cmp	r3, #0
 8002850:	db03      	blt.n	800285a <drawPlayer+0x22>
 8002852:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002856:	2b00      	cmp	r3, #0
 8002858:	da09      	bge.n	800286e <drawPlayer+0x36>
	{
		posX = (posX<0)?0:posX;
 800285a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800285e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002862:	80fb      	strh	r3, [r7, #6]
		posY = (posY<0)?0:posY;
 8002864:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002868:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800286c:	80bb      	strh	r3, [r7, #4]
	}

	// Efface l'image precedente du joueur
	ILI9341_DrawFilledRectangle(player.prev_pos_x, player.prev_pos_y, player.prev_pos_x + player.width, player.prev_pos_y + player.height-1, ILI9341_COLOR_WHITE);
 800286e:	4b21      	ldr	r3, [pc, #132]	; (80028f4 <drawPlayer+0xbc>)
 8002870:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002874:	b298      	uxth	r0, r3
 8002876:	4b1f      	ldr	r3, [pc, #124]	; (80028f4 <drawPlayer+0xbc>)
 8002878:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800287c:	b299      	uxth	r1, r3
 800287e:	4b1d      	ldr	r3, [pc, #116]	; (80028f4 <drawPlayer+0xbc>)
 8002880:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002884:	b29a      	uxth	r2, r3
 8002886:	4b1b      	ldr	r3, [pc, #108]	; (80028f4 <drawPlayer+0xbc>)
 8002888:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800288c:	b29b      	uxth	r3, r3
 800288e:	4413      	add	r3, r2
 8002890:	b29c      	uxth	r4, r3
 8002892:	4b18      	ldr	r3, [pc, #96]	; (80028f4 <drawPlayer+0xbc>)
 8002894:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002898:	b29a      	uxth	r2, r3
 800289a:	4b16      	ldr	r3, [pc, #88]	; (80028f4 <drawPlayer+0xbc>)
 800289c:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	4413      	add	r3, r2
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	3b01      	subs	r3, #1
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80028ae:	9200      	str	r2, [sp, #0]
 80028b0:	4622      	mov	r2, r4
 80028b2:	f002 fda1 	bl	80053f8 <ILI9341_DrawFilledRectangle>
	// Affiche la nouvelle
	ILI9341_putImage(posX, posY,25,30, stateMachine_animation(playerStatus, physStatus.facingRight),750);
 80028b6:	4b10      	ldr	r3, [pc, #64]	; (80028f8 <drawPlayer+0xc0>)
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	4a10      	ldr	r2, [pc, #64]	; (80028fc <drawPlayer+0xc4>)
 80028bc:	7912      	ldrb	r2, [r2, #4]
 80028be:	4611      	mov	r1, r2
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7fe fbd7 	bl	8001074 <stateMachine_animation>
 80028c6:	4603      	mov	r3, r0
 80028c8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80028cc:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80028d0:	f240 22ee 	movw	r2, #750	; 0x2ee
 80028d4:	9201      	str	r2, [sp, #4]
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	231e      	movs	r3, #30
 80028da:	2219      	movs	r2, #25
 80028dc:	f002 fdd6 	bl	800548c <ILI9341_putImage>

	player.prev_pos_x = posX;
 80028e0:	4a04      	ldr	r2, [pc, #16]	; (80028f4 <drawPlayer+0xbc>)
 80028e2:	88fb      	ldrh	r3, [r7, #6]
 80028e4:	80d3      	strh	r3, [r2, #6]
	player.prev_pos_y = posY;
 80028e6:	4a03      	ldr	r2, [pc, #12]	; (80028f4 <drawPlayer+0xbc>)
 80028e8:	88bb      	ldrh	r3, [r7, #4]
 80028ea:	8113      	strh	r3, [r2, #8]
}
 80028ec:	bf00      	nop
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd90      	pop	{r4, r7, pc}
 80028f4:	200018d4 	.word	0x200018d4
 80028f8:	200018f1 	.word	0x200018f1
 80028fc:	200018ec 	.word	0x200018ec

08002900 <updatePlayer>:

/*
 * @brief 	Update the player
 */
void updatePlayer(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
	update_playerMovement();
 8002904:	f7ff fa6a 	bl	8001ddc <update_playerMovement>
	checkCollision();
 8002908:	f7ff fb76 	bl	8001ff8 <checkCollision>
	updatePlayerStatus();
 800290c:	f7ff ff1c 	bl	8002748 <updatePlayerStatus>
 8002910:	bf00      	nop
 8002912:	bd80      	pop	{r7, pc}

08002914 <getTiles>:

/*
 * @brief 	Getter for the tiles
 * @retval 	tile_t
 */
tile_t * getTiles(void){
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
    return &tiles;
 8002918:	4b02      	ldr	r3, [pc, #8]	; (8002924 <getTiles+0x10>)
}
 800291a:	4618      	mov	r0, r3
 800291c:	46bd      	mov	sp, r7
 800291e:	bc80      	pop	{r7}
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	20001900 	.word	0x20001900

08002928 <getIndexTile>:

/*
 * @brief 	Getter for the index of the tiles
 * @retval 	int16_t
 */
int16_t getIndexTile(void){
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
    return indexTile;
 800292c:	4b03      	ldr	r3, [pc, #12]	; (800293c <getIndexTile+0x14>)
 800292e:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8002932:	4618      	mov	r0, r3
 8002934:	46bd      	mov	sp, r7
 8002936:	bc80      	pop	{r7}
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	2000000a 	.word	0x2000000a

08002940 <createTile>:
 * @param 	x: x position of the tile
 * @param 	y: y position of the tile
 * @param 	width: width of the tile
 * @param 	height: height of the tile
 */
void createTile(uint16_t x, uint16_t y, uint16_t width, uint16_t height){
 8002940:	b490      	push	{r4, r7}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
 8002946:	4604      	mov	r4, r0
 8002948:	4608      	mov	r0, r1
 800294a:	4611      	mov	r1, r2
 800294c:	461a      	mov	r2, r3
 800294e:	4623      	mov	r3, r4
 8002950:	80fb      	strh	r3, [r7, #6]
 8002952:	4603      	mov	r3, r0
 8002954:	80bb      	strh	r3, [r7, #4]
 8002956:	460b      	mov	r3, r1
 8002958:	807b      	strh	r3, [r7, #2]
 800295a:	4613      	mov	r3, r2
 800295c:	803b      	strh	r3, [r7, #0]
    tiles[++indexTile] = (tile_t){width, height, {x, y}, {x, y}};
 800295e:	4b23      	ldr	r3, [pc, #140]	; (80029ec <createTile+0xac>)
 8002960:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002964:	b29b      	uxth	r3, r3
 8002966:	3301      	adds	r3, #1
 8002968:	b29b      	uxth	r3, r3
 800296a:	b21a      	sxth	r2, r3
 800296c:	4b1f      	ldr	r3, [pc, #124]	; (80029ec <createTile+0xac>)
 800296e:	801a      	strh	r2, [r3, #0]
 8002970:	4b1e      	ldr	r3, [pc, #120]	; (80029ec <createTile+0xac>)
 8002972:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002976:	491e      	ldr	r1, [pc, #120]	; (80029f0 <createTile+0xb0>)
 8002978:	461a      	mov	r2, r3
 800297a:	0052      	lsls	r2, r2, #1
 800297c:	441a      	add	r2, r3
 800297e:	0092      	lsls	r2, r2, #2
 8002980:	440a      	add	r2, r1
 8002982:	8879      	ldrh	r1, [r7, #2]
 8002984:	8011      	strh	r1, [r2, #0]
 8002986:	491a      	ldr	r1, [pc, #104]	; (80029f0 <createTile+0xb0>)
 8002988:	461a      	mov	r2, r3
 800298a:	0052      	lsls	r2, r2, #1
 800298c:	441a      	add	r2, r3
 800298e:	0092      	lsls	r2, r2, #2
 8002990:	440a      	add	r2, r1
 8002992:	3202      	adds	r2, #2
 8002994:	8839      	ldrh	r1, [r7, #0]
 8002996:	8011      	strh	r1, [r2, #0]
 8002998:	4915      	ldr	r1, [pc, #84]	; (80029f0 <createTile+0xb0>)
 800299a:	461a      	mov	r2, r3
 800299c:	0052      	lsls	r2, r2, #1
 800299e:	441a      	add	r2, r3
 80029a0:	0092      	lsls	r2, r2, #2
 80029a2:	440a      	add	r2, r1
 80029a4:	3204      	adds	r2, #4
 80029a6:	88f9      	ldrh	r1, [r7, #6]
 80029a8:	8011      	strh	r1, [r2, #0]
 80029aa:	4911      	ldr	r1, [pc, #68]	; (80029f0 <createTile+0xb0>)
 80029ac:	461a      	mov	r2, r3
 80029ae:	0052      	lsls	r2, r2, #1
 80029b0:	441a      	add	r2, r3
 80029b2:	0092      	lsls	r2, r2, #2
 80029b4:	440a      	add	r2, r1
 80029b6:	3206      	adds	r2, #6
 80029b8:	88b9      	ldrh	r1, [r7, #4]
 80029ba:	8011      	strh	r1, [r2, #0]
 80029bc:	490c      	ldr	r1, [pc, #48]	; (80029f0 <createTile+0xb0>)
 80029be:	461a      	mov	r2, r3
 80029c0:	0052      	lsls	r2, r2, #1
 80029c2:	441a      	add	r2, r3
 80029c4:	0092      	lsls	r2, r2, #2
 80029c6:	440a      	add	r2, r1
 80029c8:	3208      	adds	r2, #8
 80029ca:	88f9      	ldrh	r1, [r7, #6]
 80029cc:	8011      	strh	r1, [r2, #0]
 80029ce:	4908      	ldr	r1, [pc, #32]	; (80029f0 <createTile+0xb0>)
 80029d0:	461a      	mov	r2, r3
 80029d2:	0052      	lsls	r2, r2, #1
 80029d4:	441a      	add	r2, r3
 80029d6:	0093      	lsls	r3, r2, #2
 80029d8:	461a      	mov	r2, r3
 80029da:	188b      	adds	r3, r1, r2
 80029dc:	330a      	adds	r3, #10
 80029de:	88ba      	ldrh	r2, [r7, #4]
 80029e0:	801a      	strh	r2, [r3, #0]
}
 80029e2:	bf00      	nop
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bc90      	pop	{r4, r7}
 80029ea:	4770      	bx	lr
 80029ec:	2000000a 	.word	0x2000000a
 80029f0:	20001900 	.word	0x20001900

080029f4 <drawGround>:
 * @param 	x: x position of the tile
 * @param 	y: y position of the tile
 * @param 	width: width of the tile
 * @param 	height: height of the tile
 */
void drawGround(void){
 80029f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af02      	add	r7, sp, #8
    for(uint16_t i=0; i<=indexTile; i++){
 80029fa:	2300      	movs	r3, #0
 80029fc:	80fb      	strh	r3, [r7, #6]
 80029fe:	e041      	b.n	8002a84 <drawGround+0x90>
        //Efface l'ancienne image de la tuile
		//ILI9341_DrawFilledRectangle(tiles[i].prev_pos[0], tiles[i].prev_pos[1], tiles[i].prev_pos[0]+tiles[i].width, tiles[i].prev_pos[1]+tiles[i].height, ILI9341_COLOR_WHITE);
		//Affiche la nouvelle
        ILI9341_DrawFilledRectangle(tiles[i].pos[0], tiles[i].pos[1], tiles[i].pos[0]+tiles[i].width, tiles[i].pos[1]+tiles[i].height, ILI9341_COLOR_BLACK);
 8002a00:	88fa      	ldrh	r2, [r7, #6]
 8002a02:	4926      	ldr	r1, [pc, #152]	; (8002a9c <drawGround+0xa8>)
 8002a04:	4613      	mov	r3, r2
 8002a06:	005b      	lsls	r3, r3, #1
 8002a08:	4413      	add	r3, r2
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	440b      	add	r3, r1
 8002a0e:	3304      	adds	r3, #4
 8002a10:	8818      	ldrh	r0, [r3, #0]
 8002a12:	88fa      	ldrh	r2, [r7, #6]
 8002a14:	4921      	ldr	r1, [pc, #132]	; (8002a9c <drawGround+0xa8>)
 8002a16:	4613      	mov	r3, r2
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	4413      	add	r3, r2
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	440b      	add	r3, r1
 8002a20:	3306      	adds	r3, #6
 8002a22:	881c      	ldrh	r4, [r3, #0]
 8002a24:	88fa      	ldrh	r2, [r7, #6]
 8002a26:	491d      	ldr	r1, [pc, #116]	; (8002a9c <drawGround+0xa8>)
 8002a28:	4613      	mov	r3, r2
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	4413      	add	r3, r2
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	440b      	add	r3, r1
 8002a32:	3304      	adds	r3, #4
 8002a34:	8819      	ldrh	r1, [r3, #0]
 8002a36:	88fa      	ldrh	r2, [r7, #6]
 8002a38:	4d18      	ldr	r5, [pc, #96]	; (8002a9c <drawGround+0xa8>)
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	4413      	add	r3, r2
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	442b      	add	r3, r5
 8002a44:	881b      	ldrh	r3, [r3, #0]
 8002a46:	440b      	add	r3, r1
 8002a48:	b29d      	uxth	r5, r3
 8002a4a:	88fa      	ldrh	r2, [r7, #6]
 8002a4c:	4913      	ldr	r1, [pc, #76]	; (8002a9c <drawGround+0xa8>)
 8002a4e:	4613      	mov	r3, r2
 8002a50:	005b      	lsls	r3, r3, #1
 8002a52:	4413      	add	r3, r2
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	440b      	add	r3, r1
 8002a58:	3306      	adds	r3, #6
 8002a5a:	8819      	ldrh	r1, [r3, #0]
 8002a5c:	88fa      	ldrh	r2, [r7, #6]
 8002a5e:	4e0f      	ldr	r6, [pc, #60]	; (8002a9c <drawGround+0xa8>)
 8002a60:	4613      	mov	r3, r2
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	4413      	add	r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	4433      	add	r3, r6
 8002a6a:	3302      	adds	r3, #2
 8002a6c:	881b      	ldrh	r3, [r3, #0]
 8002a6e:	440b      	add	r3, r1
 8002a70:	b29b      	uxth	r3, r3
 8002a72:	2200      	movs	r2, #0
 8002a74:	9200      	str	r2, [sp, #0]
 8002a76:	462a      	mov	r2, r5
 8002a78:	4621      	mov	r1, r4
 8002a7a:	f002 fcbd 	bl	80053f8 <ILI9341_DrawFilledRectangle>
    for(uint16_t i=0; i<=indexTile; i++){
 8002a7e:	88fb      	ldrh	r3, [r7, #6]
 8002a80:	3301      	adds	r3, #1
 8002a82:	80fb      	strh	r3, [r7, #6]
 8002a84:	88fb      	ldrh	r3, [r7, #6]
 8002a86:	4a06      	ldr	r2, [pc, #24]	; (8002aa0 <drawGround+0xac>)
 8002a88:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	ddb7      	ble.n	8002a00 <drawGround+0xc>
    }
}
 8002a90:	bf00      	nop
 8002a92:	bf00      	nop
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20001900 	.word	0x20001900
 8002aa0:	2000000a 	.word	0x2000000a

08002aa4 <PORTS_adc_init>:
 * @func	void PORTS_adc_init(void)
 * @post	A l'issue de l'excution de cette fonction, le tableau adc_id contient pour chaque canal son rang dans le tableau des valeurs mesures (adc_converted_value)
 * @post	Chaque canal non utilis comme analogique a un champ  -1 dans le tableau adc_id.
 */
static void PORTS_adc_init(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b086      	sub	sp, #24
 8002aa8:	af02      	add	r7, sp, #8
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig;

	// Initialisation du tableau des id des convertisseurs analogique numrique. Chaque canal non utilis verra sa case  -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8002aaa:	2300      	movs	r3, #0
 8002aac:	73fb      	strb	r3, [r7, #15]
 8002aae:	e006      	b.n	8002abe <PORTS_adc_init+0x1a>
		adc_id[channel] = -1;
 8002ab0:	7bfb      	ldrb	r3, [r7, #15]
 8002ab2:	4a3f      	ldr	r2, [pc, #252]	; (8002bb0 <PORTS_adc_init+0x10c>)
 8002ab4:	21ff      	movs	r1, #255	; 0xff
 8002ab6:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8002ab8:	7bfb      	ldrb	r3, [r7, #15]
 8002aba:	3301      	adds	r3, #1
 8002abc:	73fb      	strb	r3, [r7, #15]
 8002abe:	7bfb      	ldrb	r3, [r7, #15]
 8002ac0:	2b12      	cmp	r3, #18
 8002ac2:	d9f5      	bls.n	8002ab0 <PORTS_adc_init+0xc>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002ac4:	2307      	movs	r3, #7
 8002ac6:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 0;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	607b      	str	r3, [r7, #4]

	#if	USE_AN0
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8002acc:	2301      	movs	r3, #1
 8002ace:	9300      	str	r3, [sp, #0]
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	2203      	movs	r2, #3
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	4837      	ldr	r0, [pc, #220]	; (8002bb4 <PORTS_adc_init+0x110>)
 8002ad8:	f000 fa26 	bl	8002f28 <BSP_GPIO_PinCfg>
		adc_id[ADC_0] = (int8_t)sConfig.Rank;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	b25a      	sxtb	r2, r3
 8002ae0:	4b33      	ldr	r3, [pc, #204]	; (8002bb0 <PORTS_adc_init+0x10c>)
 8002ae2:	701a      	strb	r2, [r3, #0]
		sConfig.Rank++;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_0;
 8002aea:	2300      	movs	r3, #0
 8002aec:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8002aee:	463b      	mov	r3, r7
 8002af0:	4619      	mov	r1, r3
 8002af2:	4831      	ldr	r0, [pc, #196]	; (8002bb8 <PORTS_adc_init+0x114>)
 8002af4:	f003 fa4a 	bl	8005f8c <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN1
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8002af8:	2301      	movs	r3, #1
 8002afa:	9300      	str	r3, [sp, #0]
 8002afc:	2300      	movs	r3, #0
 8002afe:	2203      	movs	r2, #3
 8002b00:	2102      	movs	r1, #2
 8002b02:	482c      	ldr	r0, [pc, #176]	; (8002bb4 <PORTS_adc_init+0x110>)
 8002b04:	f000 fa10 	bl	8002f28 <BSP_GPIO_PinCfg>
		adc_id[ADC_1] = (int8_t)sConfig.Rank;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	b25a      	sxtb	r2, r3
 8002b0c:	4b28      	ldr	r3, [pc, #160]	; (8002bb0 <PORTS_adc_init+0x10c>)
 8002b0e:	705a      	strb	r2, [r3, #1]
		sConfig.Rank++;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	3301      	adds	r3, #1
 8002b14:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_1;
 8002b16:	2301      	movs	r3, #1
 8002b18:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8002b1a:	463b      	mov	r3, r7
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4826      	ldr	r0, [pc, #152]	; (8002bb8 <PORTS_adc_init+0x114>)
 8002b20:	f003 fa34 	bl	8005f8c <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN2
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8002b24:	2301      	movs	r3, #1
 8002b26:	9300      	str	r3, [sp, #0]
 8002b28:	2300      	movs	r3, #0
 8002b2a:	2203      	movs	r2, #3
 8002b2c:	2104      	movs	r1, #4
 8002b2e:	4821      	ldr	r0, [pc, #132]	; (8002bb4 <PORTS_adc_init+0x110>)
 8002b30:	f000 f9fa 	bl	8002f28 <BSP_GPIO_PinCfg>
		adc_id[ADC_2] = (int8_t)sConfig.Rank;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	b25a      	sxtb	r2, r3
 8002b38:	4b1d      	ldr	r3, [pc, #116]	; (8002bb0 <PORTS_adc_init+0x10c>)
 8002b3a:	709a      	strb	r2, [r3, #2]
		sConfig.Rank++;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	3301      	adds	r3, #1
 8002b40:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_2;
 8002b42:	2302      	movs	r3, #2
 8002b44:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8002b46:	463b      	mov	r3, r7
 8002b48:	4619      	mov	r1, r3
 8002b4a:	481b      	ldr	r0, [pc, #108]	; (8002bb8 <PORTS_adc_init+0x114>)
 8002b4c:	f003 fa1e 	bl	8005f8c <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN3
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8002b50:	2301      	movs	r3, #1
 8002b52:	9300      	str	r3, [sp, #0]
 8002b54:	2300      	movs	r3, #0
 8002b56:	2203      	movs	r2, #3
 8002b58:	2108      	movs	r1, #8
 8002b5a:	4816      	ldr	r0, [pc, #88]	; (8002bb4 <PORTS_adc_init+0x110>)
 8002b5c:	f000 f9e4 	bl	8002f28 <BSP_GPIO_PinCfg>
		adc_id[ADC_3] = (int8_t)sConfig.Rank;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	b25a      	sxtb	r2, r3
 8002b64:	4b12      	ldr	r3, [pc, #72]	; (8002bb0 <PORTS_adc_init+0x10c>)
 8002b66:	70da      	strb	r2, [r3, #3]
		sConfig.Rank++;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_3;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8002b72:	463b      	mov	r3, r7
 8002b74:	4619      	mov	r1, r3
 8002b76:	4810      	ldr	r0, [pc, #64]	; (8002bb8 <PORTS_adc_init+0x114>)
 8002b78:	f003 fa08 	bl	8005f8c <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_9;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN10
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	2300      	movs	r3, #0
 8002b82:	2203      	movs	r2, #3
 8002b84:	2101      	movs	r1, #1
 8002b86:	480d      	ldr	r0, [pc, #52]	; (8002bbc <PORTS_adc_init+0x118>)
 8002b88:	f000 f9ce 	bl	8002f28 <BSP_GPIO_PinCfg>
		adc_id[ADC_10] = (int8_t)sConfig.Rank;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	b25a      	sxtb	r2, r3
 8002b90:	4b07      	ldr	r3, [pc, #28]	; (8002bb0 <PORTS_adc_init+0x10c>)
 8002b92:	729a      	strb	r2, [r3, #10]
		sConfig.Rank++;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	3301      	adds	r3, #1
 8002b98:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_10;
 8002b9a:	230a      	movs	r3, #10
 8002b9c:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8002b9e:	463b      	mov	r3, r7
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4805      	ldr	r0, [pc, #20]	; (8002bb8 <PORTS_adc_init+0x114>)
 8002ba4:	f003 f9f2 	bl	8005f8c <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_17;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif

}
 8002ba8:	bf00      	nop
 8002baa:	3710      	adds	r7, #16
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	200022ac 	.word	0x200022ac
 8002bb4:	40010800 	.word	0x40010800
 8002bb8:	200022c0 	.word	0x200022c0
 8002bbc:	40011000 	.word	0x40011000

08002bc0 <ADC_init>:
 * @brief	Cette fonction initialise le priphrique ADC1, ainsi que le DMA (direct memory access).
 * @func	void ADC_init(void)
 * @post	A l'issue de l'excution de cette fonction, des conversions analogiques sont menes en permanence par l'ADC... et mettent  jour un tableau adc_converted_value que l'on peut consulter.
 */
void ADC_init(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 8002bc6:	4b4a      	ldr	r3, [pc, #296]	; (8002cf0 <ADC_init+0x130>)
 8002bc8:	699b      	ldr	r3, [r3, #24]
 8002bca:	4a49      	ldr	r2, [pc, #292]	; (8002cf0 <ADC_init+0x130>)
 8002bcc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bd0:	6193      	str	r3, [r2, #24]
 8002bd2:	4b47      	ldr	r3, [pc, #284]	; (8002cf0 <ADC_init+0x130>)
 8002bd4:	699b      	ldr	r3, [r3, #24]
 8002bd6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bda:	60bb      	str	r3, [r7, #8]
 8002bdc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 8002bde:	4b44      	ldr	r3, [pc, #272]	; (8002cf0 <ADC_init+0x130>)
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002be6:	4a42      	ldr	r2, [pc, #264]	; (8002cf0 <ADC_init+0x130>)
 8002be8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bec:	6053      	str	r3, [r2, #4]

	//Dclenchements de l'ADC par le TIMER3 (TRGO)
	TIM_HandleTypeDef * htim;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIMER_run_us(TIMER3_ID,1000, FALSE);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette priode de mesure !)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002bf4:	2002      	movs	r0, #2
 8002bf6:	f000 ff43 	bl	8003a80 <TIMER_run_us>
	htim = TIMER_get_phandler(TIMER3_ID);
 8002bfa:	2002      	movs	r0, #2
 8002bfc:	f001 f888 	bl	8003d10 <TIMER_get_phandler>
 8002c00:	6178      	str	r0, [r7, #20]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8002c02:	2330      	movs	r3, #48	; 0x30
 8002c04:	60fb      	str	r3, [r7, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002c06:	2380      	movs	r3, #128	; 0x80
 8002c08:	613b      	str	r3, [r7, #16]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 8002c0a:	f107 030c 	add.w	r3, r7, #12
 8002c0e:	4619      	mov	r1, r3
 8002c10:	6978      	ldr	r0, [r7, #20]
 8002c12:	f005 fbff 	bl	8008414 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(htim,TIM_EVENTSOURCE_TRIGGER);
 8002c16:	2140      	movs	r1, #64	; 0x40
 8002c18:	6978      	ldr	r0, [r7, #20]
 8002c1a:	f005 fb72 	bl	8008302 <HAL_TIM_GenerateEvent>
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8002c1e:	4b35      	ldr	r3, [pc, #212]	; (8002cf4 <ADC_init+0x134>)
 8002c20:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002c24:	61da      	str	r2, [r3, #28]

	// Initialisation de l'ADC1
	hadc.Instance = ADC1;
 8002c26:	4b33      	ldr	r3, [pc, #204]	; (8002cf4 <ADC_init+0x134>)
 8002c28:	4a33      	ldr	r2, [pc, #204]	; (8002cf8 <ADC_init+0x138>)
 8002c2a:	601a      	str	r2, [r3, #0]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;					//Alignement a droite des donnees mesurees dans le resultat sur 16 bits.
 8002c2c:	4b31      	ldr	r3, [pc, #196]	; (8002cf4 <ADC_init+0x134>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	605a      	str	r2, [r3, #4]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;							//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 8002c32:	4b30      	ldr	r3, [pc, #192]	; (8002cf4 <ADC_init+0x134>)
 8002c34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c38:	609a      	str	r2, [r3, #8]
	hadc.Init.ContinuousConvMode = DISABLE;						//Mode continu : ENABLE si mesures en continu. DISABLE si une seule mesure a effectuer.
 8002c3a:	4b2e      	ldr	r3, [pc, #184]	; (8002cf4 <ADC_init+0x134>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	60da      	str	r2, [r3, #12]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;			//Nombre de conversions a effectuer dans un cycle de mesure. (minimum 1, maximum 18).
 8002c40:	4b2c      	ldr	r3, [pc, #176]	; (8002cf4 <ADC_init+0x134>)
 8002c42:	2205      	movs	r2, #5
 8002c44:	611a      	str	r2, [r3, #16]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8002c46:	4b2b      	ldr	r3, [pc, #172]	; (8002cf4 <ADC_init+0x134>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	615a      	str	r2, [r3, #20]
	hadc.Init.NbrOfDiscConversion = 0;
 8002c4c:	4b29      	ldr	r3, [pc, #164]	; (8002cf4 <ADC_init+0x134>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	619a      	str	r2, [r3, #24]

	HAL_ADC_Init(&hadc);										//Initialisation de l'ADCx avec la structure remplie
 8002c52:	4828      	ldr	r0, [pc, #160]	; (8002cf4 <ADC_init+0x134>)
 8002c54:	f002 ffbe 	bl	8005bd4 <HAL_ADC_Init>

	// Initialisation des ports en analogique.
	PORTS_adc_init();
 8002c58:	f7ff ff24 	bl	8002aa4 <PORTS_adc_init>

	//Configuration du DMA.
	__HAL_RCC_DMA1_CLK_ENABLE();
 8002c5c:	4b24      	ldr	r3, [pc, #144]	; (8002cf0 <ADC_init+0x130>)
 8002c5e:	695b      	ldr	r3, [r3, #20]
 8002c60:	4a23      	ldr	r2, [pc, #140]	; (8002cf0 <ADC_init+0x130>)
 8002c62:	f043 0301 	orr.w	r3, r3, #1
 8002c66:	6153      	str	r3, [r2, #20]
 8002c68:	4b21      	ldr	r3, [pc, #132]	; (8002cf0 <ADC_init+0x130>)
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	607b      	str	r3, [r7, #4]
 8002c72:	687b      	ldr	r3, [r7, #4]
	hdma.Instance = DMA1_Channel1;
 8002c74:	4b21      	ldr	r3, [pc, #132]	; (8002cfc <ADC_init+0x13c>)
 8002c76:	4a22      	ldr	r2, [pc, #136]	; (8002d00 <ADC_init+0x140>)
 8002c78:	601a      	str	r2, [r3, #0]
	hdma.XferCpltCallback = NULL;
 8002c7a:	4b20      	ldr	r3, [pc, #128]	; (8002cfc <ADC_init+0x13c>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	629a      	str	r2, [r3, #40]	; 0x28
	hdma.XferErrorCallback = NULL;
 8002c80:	4b1e      	ldr	r3, [pc, #120]	; (8002cfc <ADC_init+0x13c>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	631a      	str	r2, [r3, #48]	; 0x30
	hdma.XferHalfCpltCallback = NULL;
 8002c86:	4b1d      	ldr	r3, [pc, #116]	; (8002cfc <ADC_init+0x13c>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au priphrique DMA qu'il doit copier des donnes d'un priphrique vers la mmoire.
 8002c8c:	4b1b      	ldr	r3, [pc, #108]	; (8002cfc <ADC_init+0x13c>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	605a      	str	r2, [r3, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des donnes n'est pas incrmente (il se sert dans le mme registre de l'ADC pour chaque nouvelle donne)
 8002c92:	4b1a      	ldr	r3, [pc, #104]	; (8002cfc <ADC_init+0x13c>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	609a      	str	r2, [r3, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des donnes est  incrmente (il range les donnes en mmoire dans un tableau)
 8002c98:	4b18      	ldr	r3, [pc, #96]	; (8002cfc <ADC_init+0x13c>)
 8002c9a:	2280      	movs	r2, #128	; 0x80
 8002c9c:	60da      	str	r2, [r3, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c9e:	4b17      	ldr	r3, [pc, #92]	; (8002cfc <ADC_init+0x13c>)
 8002ca0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ca4:	611a      	str	r2, [r3, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002ca6:	4b15      	ldr	r3, [pc, #84]	; (8002cfc <ADC_init+0x13c>)
 8002ca8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002cac:	615a      	str	r2, [r3, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 8002cae:	4b13      	ldr	r3, [pc, #76]	; (8002cfc <ADC_init+0x13c>)
 8002cb0:	2220      	movs	r2, #32
 8002cb2:	619a      	str	r2, [r3, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 8002cb4:	4b11      	ldr	r3, [pc, #68]	; (8002cfc <ADC_init+0x13c>)
 8002cb6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002cba:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&hdma);
 8002cbc:	480f      	ldr	r0, [pc, #60]	; (8002cfc <ADC_init+0x13c>)
 8002cbe:	f003 fc69 	bl	8006594 <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 8002cc2:	4b0c      	ldr	r3, [pc, #48]	; (8002cf4 <ADC_init+0x134>)
 8002cc4:	4a0d      	ldr	r2, [pc, #52]	; (8002cfc <ADC_init+0x13c>)
 8002cc6:	621a      	str	r2, [r3, #32]
 8002cc8:	4b0c      	ldr	r3, [pc, #48]	; (8002cfc <ADC_init+0x13c>)
 8002cca:	4a0a      	ldr	r2, [pc, #40]	; (8002cf4 <ADC_init+0x134>)
 8002ccc:	625a      	str	r2, [r3, #36]	; 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002cce:	2200      	movs	r2, #0
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	200b      	movs	r0, #11
 8002cd4:	f003 fc1b 	bl	800650e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption  chaque fin de remplissage DMA... dcommentez cette ligne.
 8002cd8:	200b      	movs	r0, #11
 8002cda:	f003 fc34 	bl	8006546 <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 8002cde:	2205      	movs	r2, #5
 8002ce0:	4908      	ldr	r1, [pc, #32]	; (8002d04 <ADC_init+0x144>)
 8002ce2:	4804      	ldr	r0, [pc, #16]	; (8002cf4 <ADC_init+0x134>)
 8002ce4:	f003 f858 	bl	8005d98 <HAL_ADC_Start_DMA>

}
 8002ce8:	bf00      	nop
 8002cea:	3718      	adds	r7, #24
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40021000 	.word	0x40021000
 8002cf4:	200022c0 	.word	0x200022c0
 8002cf8:	40012400 	.word	0x40012400
 8002cfc:	200022f0 	.word	0x200022f0
 8002d00:	40020008 	.word	0x40020008
 8002d04:	20002260 	.word	0x20002260

08002d08 <ADC_getValue>:
* @param	channel : un canal de ADC_0  ADC_15
* @retval 	un entier sign sur 16 bits, correspondant  la valeur demande, pouvant aller de 0  4095 (l'ADC mesure sur 12 bits).
* @retval	Cette fonction retourne -1 si l'on demande un canal ADC qui n'a pas t initialis (le define USE_ADCx correspondant est comment)
*/
int16_t ADC_getValue(adc_id_e channel)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	71fb      	strb	r3, [r7, #7]
	if(adc_id[channel] == -1 || channel >= ADC_CHANNEL_NB)
 8002d12:	79fb      	ldrb	r3, [r7, #7]
 8002d14:	4a0d      	ldr	r2, [pc, #52]	; (8002d4c <ADC_getValue+0x44>)
 8002d16:	56d3      	ldrsb	r3, [r2, r3]
 8002d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d1c:	d002      	beq.n	8002d24 <ADC_getValue+0x1c>
 8002d1e:	79fb      	ldrb	r3, [r7, #7]
 8002d20:	2b12      	cmp	r3, #18
 8002d22:	d907      	bls.n	8002d34 <ADC_getValue+0x2c>
	{
		printf("Lecture de la valeur du canal analogique numrique %d : non utilis ou non initialis !\n", channel);
 8002d24:	79fb      	ldrb	r3, [r7, #7]
 8002d26:	4619      	mov	r1, r3
 8002d28:	4809      	ldr	r0, [pc, #36]	; (8002d50 <ADC_getValue+0x48>)
 8002d2a:	f006 fa93 	bl	8009254 <printf>
		return -1;
 8002d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d32:	e007      	b.n	8002d44 <ADC_getValue+0x3c>
	}
	return (int16_t)adc_converted_value[adc_id[channel]];
 8002d34:	79fb      	ldrb	r3, [r7, #7]
 8002d36:	4a05      	ldr	r2, [pc, #20]	; (8002d4c <ADC_getValue+0x44>)
 8002d38:	56d3      	ldrsb	r3, [r2, r3]
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	4b05      	ldr	r3, [pc, #20]	; (8002d54 <ADC_getValue+0x4c>)
 8002d3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d42:	b21b      	sxth	r3, r3
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3708      	adds	r7, #8
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	200022ac 	.word	0x200022ac
 8002d50:	0800f058 	.word	0x0800f058
 8002d54:	20002260 	.word	0x20002260

08002d58 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8002d5c:	4b07      	ldr	r3, [pc, #28]	; (8002d7c <DMA1_Channel1_IRQHandler+0x24>)
 8002d5e:	2201      	movs	r2, #1
 8002d60:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8002d62:	4807      	ldr	r0, [pc, #28]	; (8002d80 <DMA1_Channel1_IRQHandler+0x28>)
 8002d64:	f003 fd46 	bl	80067f4 <HAL_DMA_IRQHandler>
	if(callback_function)
 8002d68:	4b06      	ldr	r3, [pc, #24]	; (8002d84 <DMA1_Channel1_IRQHandler+0x2c>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d002      	beq.n	8002d76 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8002d70:	4b04      	ldr	r3, [pc, #16]	; (8002d84 <DMA1_Channel1_IRQHandler+0x2c>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4798      	blx	r3
}
 8002d76:	bf00      	nop
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	20002338 	.word	0x20002338
 8002d80:	200022f0 	.word	0x200022f0
 8002d84:	20002334 	.word	0x20002334

08002d88 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	4603      	mov	r3, r0
 8002d90:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8002d92:	79fb      	ldrb	r3, [r7, #7]
 8002d94:	2201      	movs	r2, #1
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8002d9c:	4b10      	ldr	r3, [pc, #64]	; (8002de0 <EXTI_call+0x58>)
 8002d9e:	695a      	ldr	r2, [r3, #20]
 8002da0:	89fb      	ldrh	r3, [r7, #14]
 8002da2:	4013      	ands	r3, r2
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d016      	beq.n	8002dd6 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8002da8:	4a0d      	ldr	r2, [pc, #52]	; (8002de0 <EXTI_call+0x58>)
 8002daa:	89fb      	ldrh	r3, [r7, #14]
 8002dac:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8002dae:	4b0d      	ldr	r3, [pc, #52]	; (8002de4 <EXTI_call+0x5c>)
 8002db0:	881a      	ldrh	r2, [r3, #0]
 8002db2:	89fb      	ldrh	r3, [r7, #14]
 8002db4:	4013      	ands	r3, r2
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00c      	beq.n	8002dd6 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8002dbc:	79fb      	ldrb	r3, [r7, #7]
 8002dbe:	4a0a      	ldr	r2, [pc, #40]	; (8002de8 <EXTI_call+0x60>)
 8002dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d006      	beq.n	8002dd6 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8002dc8:	79fb      	ldrb	r3, [r7, #7]
 8002dca:	4a07      	ldr	r2, [pc, #28]	; (8002de8 <EXTI_call+0x60>)
 8002dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dd0:	89fa      	ldrh	r2, [r7, #14]
 8002dd2:	4610      	mov	r0, r2
 8002dd4:	4798      	blx	r3
		}
	}
}
 8002dd6:	bf00      	nop
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	40010400 	.word	0x40010400
 8002de4:	2000237c 	.word	0x2000237c
 8002de8:	2000233c 	.word	0x2000233c

08002dec <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8002df0:	2000      	movs	r0, #0
 8002df2:	f7ff ffc9 	bl	8002d88 <EXTI_call>
}
 8002df6:	bf00      	nop
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8002dfe:	2001      	movs	r0, #1
 8002e00:	f7ff ffc2 	bl	8002d88 <EXTI_call>
}
 8002e04:	bf00      	nop
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8002e0c:	2002      	movs	r0, #2
 8002e0e:	f7ff ffbb 	bl	8002d88 <EXTI_call>
}
 8002e12:	bf00      	nop
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8002e1a:	2003      	movs	r0, #3
 8002e1c:	f7ff ffb4 	bl	8002d88 <EXTI_call>
}
 8002e20:	bf00      	nop
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8002e28:	2004      	movs	r0, #4
 8002e2a:	f7ff ffad 	bl	8002d88 <EXTI_call>
}
 8002e2e:	bf00      	nop
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8002e36:	2005      	movs	r0, #5
 8002e38:	f7ff ffa6 	bl	8002d88 <EXTI_call>
	EXTI_call(6);
 8002e3c:	2006      	movs	r0, #6
 8002e3e:	f7ff ffa3 	bl	8002d88 <EXTI_call>
	EXTI_call(7);
 8002e42:	2007      	movs	r0, #7
 8002e44:	f7ff ffa0 	bl	8002d88 <EXTI_call>
	EXTI_call(8);
 8002e48:	2008      	movs	r0, #8
 8002e4a:	f7ff ff9d 	bl	8002d88 <EXTI_call>
	EXTI_call(9);
 8002e4e:	2009      	movs	r0, #9
 8002e50:	f7ff ff9a 	bl	8002d88 <EXTI_call>
}
 8002e54:	bf00      	nop
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8002e5c:	200a      	movs	r0, #10
 8002e5e:	f7ff ff93 	bl	8002d88 <EXTI_call>
	EXTI_call(11);
 8002e62:	200b      	movs	r0, #11
 8002e64:	f7ff ff90 	bl	8002d88 <EXTI_call>
	EXTI_call(12);
 8002e68:	200c      	movs	r0, #12
 8002e6a:	f7ff ff8d 	bl	8002d88 <EXTI_call>
	EXTI_call(13);
 8002e6e:	200d      	movs	r0, #13
 8002e70:	f7ff ff8a 	bl	8002d88 <EXTI_call>
	EXTI_call(14);
 8002e74:	200e      	movs	r0, #14
 8002e76:	f7ff ff87 	bl	8002d88 <EXTI_call>
	EXTI_call(15);
 8002e7a:	200f      	movs	r0, #15
 8002e7c:	f7ff ff84 	bl	8002d88 <EXTI_call>
}
 8002e80:	bf00      	nop
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b087      	sub	sp, #28
 8002e88:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8002e8a:	4b26      	ldr	r3, [pc, #152]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	4a25      	ldr	r2, [pc, #148]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002e90:	f043 0304 	orr.w	r3, r3, #4
 8002e94:	6193      	str	r3, [r2, #24]
 8002e96:	4b23      	ldr	r3, [pc, #140]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002e98:	699b      	ldr	r3, [r3, #24]
 8002e9a:	f003 0304 	and.w	r3, r3, #4
 8002e9e:	617b      	str	r3, [r7, #20]
 8002ea0:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002ea2:	4b20      	ldr	r3, [pc, #128]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002ea4:	699b      	ldr	r3, [r3, #24]
 8002ea6:	4a1f      	ldr	r2, [pc, #124]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002ea8:	f043 0308 	orr.w	r3, r3, #8
 8002eac:	6193      	str	r3, [r2, #24]
 8002eae:	4b1d      	ldr	r3, [pc, #116]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002eb0:	699b      	ldr	r3, [r3, #24]
 8002eb2:	f003 0308 	and.w	r3, r3, #8
 8002eb6:	613b      	str	r3, [r7, #16]
 8002eb8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002eba:	4b1a      	ldr	r3, [pc, #104]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002ebc:	699b      	ldr	r3, [r3, #24]
 8002ebe:	4a19      	ldr	r2, [pc, #100]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002ec0:	f043 0310 	orr.w	r3, r3, #16
 8002ec4:	6193      	str	r3, [r2, #24]
 8002ec6:	4b17      	ldr	r3, [pc, #92]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	f003 0310 	and.w	r3, r3, #16
 8002ece:	60fb      	str	r3, [r7, #12]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002ed2:	4b14      	ldr	r3, [pc, #80]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002ed4:	699b      	ldr	r3, [r3, #24]
 8002ed6:	4a13      	ldr	r2, [pc, #76]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002ed8:	f043 0320 	orr.w	r3, r3, #32
 8002edc:	6193      	str	r3, [r2, #24]
 8002ede:	4b11      	ldr	r3, [pc, #68]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	f003 0320 	and.w	r3, r3, #32
 8002ee6:	60bb      	str	r3, [r7, #8]
 8002ee8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002eea:	4b0e      	ldr	r3, [pc, #56]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	4a0d      	ldr	r2, [pc, #52]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002ef0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ef4:	6193      	str	r3, [r2, #24]
 8002ef6:	4b0b      	ldr	r3, [pc, #44]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002ef8:	699b      	ldr	r3, [r3, #24]
 8002efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002efe:	607b      	str	r3, [r7, #4]
 8002f00:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8002f02:	4b08      	ldr	r3, [pc, #32]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	4a07      	ldr	r2, [pc, #28]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002f08:	f043 0301 	orr.w	r3, r3, #1
 8002f0c:	6193      	str	r3, [r2, #24]
 8002f0e:	4b05      	ldr	r3, [pc, #20]	; (8002f24 <BSP_GPIO_Enable+0xa0>)
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	603b      	str	r3, [r7, #0]
 8002f18:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 8002f1a:	bf00      	nop
 8002f1c:	371c      	adds	r7, #28
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bc80      	pop	{r7}
 8002f22:	4770      	bx	lr
 8002f24:	40021000 	.word	0x40021000

08002f28 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b088      	sub	sp, #32
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	60f8      	str	r0, [r7, #12]
 8002f30:	60b9      	str	r1, [r7, #8]
 8002f32:	607a      	str	r2, [r7, #4]
 8002f34:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8002f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f44:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8002f46:	f107 0310 	add.w	r3, r7, #16
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	f003 fd85 	bl	8006a5c <HAL_GPIO_Init>
}
 8002f52:	bf00      	nop
 8002f54:	3720      	adds	r7, #32
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
	...

08002f5c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002f60:	f3bf 8f4f 	dsb	sy
}
 8002f64:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002f66:	4b06      	ldr	r3, [pc, #24]	; (8002f80 <__NVIC_SystemReset+0x24>)
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002f6e:	4904      	ldr	r1, [pc, #16]	; (8002f80 <__NVIC_SystemReset+0x24>)
 8002f70:	4b04      	ldr	r3, [pc, #16]	; (8002f84 <__NVIC_SystemReset+0x28>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002f76:	f3bf 8f4f 	dsb	sy
}
 8002f7a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002f7c:	bf00      	nop
 8002f7e:	e7fd      	b.n	8002f7c <__NVIC_SystemReset+0x20>
 8002f80:	e000ed00 	.word	0xe000ed00
 8002f84:	05fa0004 	.word	0x05fa0004

08002f88 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b08a      	sub	sp, #40	; 0x28
 8002f8c:	af02      	add	r7, sp, #8
 8002f8e:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4a80      	ldr	r2, [pc, #512]	; (8003194 <SPI_Init+0x20c>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d00a      	beq.n	8002fae <SPI_Init+0x26>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	4a7f      	ldr	r2, [pc, #508]	; (8003198 <SPI_Init+0x210>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d006      	beq.n	8002fae <SPI_Init+0x26>
 8002fa0:	4a7e      	ldr	r2, [pc, #504]	; (800319c <SPI_Init+0x214>)
 8002fa2:	211e      	movs	r1, #30
 8002fa4:	487e      	ldr	r0, [pc, #504]	; (80031a0 <SPI_Init+0x218>)
 8002fa6:	f006 f955 	bl	8009254 <printf>
 8002faa:	f7ff ffd7 	bl	8002f5c <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a79      	ldr	r2, [pc, #484]	; (8003198 <SPI_Init+0x210>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	bf0c      	ite	eq
 8002fb6:	2301      	moveq	r3, #1
 8002fb8:	2300      	movne	r3, #0
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 8002fbe:	7ffb      	ldrb	r3, [r7, #31]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d130      	bne.n	8003026 <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8002fc4:	4b77      	ldr	r3, [pc, #476]	; (80031a4 <SPI_Init+0x21c>)
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	4a76      	ldr	r2, [pc, #472]	; (80031a4 <SPI_Init+0x21c>)
 8002fca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002fce:	6193      	str	r3, [r2, #24]
 8002fd0:	4b74      	ldr	r3, [pc, #464]	; (80031a4 <SPI_Init+0x21c>)
 8002fd2:	699b      	ldr	r3, [r3, #24]
 8002fd4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fd8:	61bb      	str	r3, [r7, #24]
 8002fda:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002fdc:	4b71      	ldr	r3, [pc, #452]	; (80031a4 <SPI_Init+0x21c>)
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	4a70      	ldr	r2, [pc, #448]	; (80031a4 <SPI_Init+0x21c>)
 8002fe2:	f043 0304 	orr.w	r3, r3, #4
 8002fe6:	6193      	str	r3, [r2, #24]
 8002fe8:	4b6e      	ldr	r3, [pc, #440]	; (80031a4 <SPI_Init+0x21c>)
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	f003 0304 	and.w	r3, r3, #4
 8002ff0:	617b      	str	r3, [r7, #20]
 8002ff2:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	9300      	str	r3, [sp, #0]
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	2120      	movs	r1, #32
 8002ffe:	486a      	ldr	r0, [pc, #424]	; (80031a8 <SPI_Init+0x220>)
 8003000:	f7ff ff92 	bl	8002f28 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8003004:	2303      	movs	r3, #3
 8003006:	9300      	str	r3, [sp, #0]
 8003008:	2301      	movs	r3, #1
 800300a:	2200      	movs	r2, #0
 800300c:	2140      	movs	r1, #64	; 0x40
 800300e:	4866      	ldr	r0, [pc, #408]	; (80031a8 <SPI_Init+0x220>)
 8003010:	f7ff ff8a 	bl	8002f28 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8003014:	2303      	movs	r3, #3
 8003016:	9300      	str	r3, [sp, #0]
 8003018:	2301      	movs	r3, #1
 800301a:	2202      	movs	r2, #2
 800301c:	2180      	movs	r1, #128	; 0x80
 800301e:	4862      	ldr	r0, [pc, #392]	; (80031a8 <SPI_Init+0x220>)
 8003020:	f7ff ff82 	bl	8002f28 <BSP_GPIO_PinCfg>
 8003024:	e032      	b.n	800308c <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 8003026:	4b5f      	ldr	r3, [pc, #380]	; (80031a4 <SPI_Init+0x21c>)
 8003028:	69db      	ldr	r3, [r3, #28]
 800302a:	4a5e      	ldr	r2, [pc, #376]	; (80031a4 <SPI_Init+0x21c>)
 800302c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003030:	61d3      	str	r3, [r2, #28]
 8003032:	4b5c      	ldr	r3, [pc, #368]	; (80031a4 <SPI_Init+0x21c>)
 8003034:	69db      	ldr	r3, [r3, #28]
 8003036:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800303a:	613b      	str	r3, [r7, #16]
 800303c:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 800303e:	4b59      	ldr	r3, [pc, #356]	; (80031a4 <SPI_Init+0x21c>)
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	4a58      	ldr	r2, [pc, #352]	; (80031a4 <SPI_Init+0x21c>)
 8003044:	f043 0308 	orr.w	r3, r3, #8
 8003048:	6193      	str	r3, [r2, #24]
 800304a:	4b56      	ldr	r3, [pc, #344]	; (80031a4 <SPI_Init+0x21c>)
 800304c:	699b      	ldr	r3, [r3, #24]
 800304e:	f003 0308 	and.w	r3, r3, #8
 8003052:	60fb      	str	r3, [r7, #12]
 8003054:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8003056:	2303      	movs	r3, #3
 8003058:	9300      	str	r3, [sp, #0]
 800305a:	2301      	movs	r3, #1
 800305c:	2202      	movs	r2, #2
 800305e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003062:	4852      	ldr	r0, [pc, #328]	; (80031ac <SPI_Init+0x224>)
 8003064:	f7ff ff60 	bl	8002f28 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8003068:	2303      	movs	r3, #3
 800306a:	9300      	str	r3, [sp, #0]
 800306c:	2301      	movs	r3, #1
 800306e:	2200      	movs	r2, #0
 8003070:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003074:	484d      	ldr	r0, [pc, #308]	; (80031ac <SPI_Init+0x224>)
 8003076:	f7ff ff57 	bl	8002f28 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800307a:	2303      	movs	r3, #3
 800307c:	9300      	str	r3, [sp, #0]
 800307e:	2301      	movs	r3, #1
 8003080:	2202      	movs	r2, #2
 8003082:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003086:	4849      	ldr	r0, [pc, #292]	; (80031ac <SPI_Init+0x224>)
 8003088:	f7ff ff4e 	bl	8002f28 <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 800308c:	7ffb      	ldrb	r3, [r7, #31]
 800308e:	4a48      	ldr	r2, [pc, #288]	; (80031b0 <SPI_Init+0x228>)
 8003090:	2158      	movs	r1, #88	; 0x58
 8003092:	fb01 f303 	mul.w	r3, r1, r3
 8003096:	4413      	add	r3, r2
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800309c:	7ffb      	ldrb	r3, [r7, #31]
 800309e:	4a44      	ldr	r2, [pc, #272]	; (80031b0 <SPI_Init+0x228>)
 80030a0:	2158      	movs	r1, #88	; 0x58
 80030a2:	fb01 f303 	mul.w	r3, r1, r3
 80030a6:	4413      	add	r3, r2
 80030a8:	331c      	adds	r3, #28
 80030aa:	2210      	movs	r2, #16
 80030ac:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 80030ae:	7ffb      	ldrb	r3, [r7, #31]
 80030b0:	4a3f      	ldr	r2, [pc, #252]	; (80031b0 <SPI_Init+0x228>)
 80030b2:	2158      	movs	r1, #88	; 0x58
 80030b4:	fb01 f303 	mul.w	r3, r1, r3
 80030b8:	4413      	add	r3, r2
 80030ba:	3314      	adds	r3, #20
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 80030c0:	7ffb      	ldrb	r3, [r7, #31]
 80030c2:	4a3b      	ldr	r2, [pc, #236]	; (80031b0 <SPI_Init+0x228>)
 80030c4:	2158      	movs	r1, #88	; 0x58
 80030c6:	fb01 f303 	mul.w	r3, r1, r3
 80030ca:	4413      	add	r3, r2
 80030cc:	3310      	adds	r3, #16
 80030ce:	2200      	movs	r2, #0
 80030d0:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030d2:	7ffb      	ldrb	r3, [r7, #31]
 80030d4:	4a36      	ldr	r2, [pc, #216]	; (80031b0 <SPI_Init+0x228>)
 80030d6:	2158      	movs	r1, #88	; 0x58
 80030d8:	fb01 f303 	mul.w	r3, r1, r3
 80030dc:	4413      	add	r3, r2
 80030de:	3328      	adds	r3, #40	; 0x28
 80030e0:	2200      	movs	r2, #0
 80030e2:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 80030e4:	7ffb      	ldrb	r3, [r7, #31]
 80030e6:	4a32      	ldr	r2, [pc, #200]	; (80031b0 <SPI_Init+0x228>)
 80030e8:	2158      	movs	r1, #88	; 0x58
 80030ea:	fb01 f303 	mul.w	r3, r1, r3
 80030ee:	4413      	add	r3, r2
 80030f0:	332c      	adds	r3, #44	; 0x2c
 80030f2:	2200      	movs	r2, #0
 80030f4:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 80030f6:	7ffb      	ldrb	r3, [r7, #31]
 80030f8:	4a2d      	ldr	r2, [pc, #180]	; (80031b0 <SPI_Init+0x228>)
 80030fa:	2158      	movs	r1, #88	; 0x58
 80030fc:	fb01 f303 	mul.w	r3, r1, r3
 8003100:	4413      	add	r3, r2
 8003102:	330c      	adds	r3, #12
 8003104:	2200      	movs	r2, #0
 8003106:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8003108:	7ffb      	ldrb	r3, [r7, #31]
 800310a:	4a29      	ldr	r2, [pc, #164]	; (80031b0 <SPI_Init+0x228>)
 800310c:	2158      	movs	r1, #88	; 0x58
 800310e:	fb01 f303 	mul.w	r3, r1, r3
 8003112:	4413      	add	r3, r2
 8003114:	3308      	adds	r3, #8
 8003116:	2200      	movs	r2, #0
 8003118:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 800311a:	7ffb      	ldrb	r3, [r7, #31]
 800311c:	4a24      	ldr	r2, [pc, #144]	; (80031b0 <SPI_Init+0x228>)
 800311e:	2158      	movs	r1, #88	; 0x58
 8003120:	fb01 f303 	mul.w	r3, r1, r3
 8003124:	4413      	add	r3, r2
 8003126:	3320      	adds	r3, #32
 8003128:	2200      	movs	r2, #0
 800312a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 800312c:	7ffb      	ldrb	r3, [r7, #31]
 800312e:	4a20      	ldr	r2, [pc, #128]	; (80031b0 <SPI_Init+0x228>)
 8003130:	2158      	movs	r1, #88	; 0x58
 8003132:	fb01 f303 	mul.w	r3, r1, r3
 8003136:	4413      	add	r3, r2
 8003138:	3304      	adds	r3, #4
 800313a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800313e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 8003140:	7ffb      	ldrb	r3, [r7, #31]
 8003142:	4a1b      	ldr	r2, [pc, #108]	; (80031b0 <SPI_Init+0x228>)
 8003144:	2158      	movs	r1, #88	; 0x58
 8003146:	fb01 f303 	mul.w	r3, r1, r3
 800314a:	4413      	add	r3, r2
 800314c:	3318      	adds	r3, #24
 800314e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003152:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8003154:	7ffb      	ldrb	r3, [r7, #31]
 8003156:	4a16      	ldr	r2, [pc, #88]	; (80031b0 <SPI_Init+0x228>)
 8003158:	2158      	movs	r1, #88	; 0x58
 800315a:	fb01 f303 	mul.w	r3, r1, r3
 800315e:	4413      	add	r3, r2
 8003160:	3324      	adds	r3, #36	; 0x24
 8003162:	2200      	movs	r2, #0
 8003164:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 8003166:	7ffb      	ldrb	r3, [r7, #31]
 8003168:	4a11      	ldr	r2, [pc, #68]	; (80031b0 <SPI_Init+0x228>)
 800316a:	2158      	movs	r1, #88	; 0x58
 800316c:	fb01 f303 	mul.w	r3, r1, r3
 8003170:	4413      	add	r3, r2
 8003172:	3351      	adds	r3, #81	; 0x51
 8003174:	2200      	movs	r2, #0
 8003176:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 8003178:	7ffb      	ldrb	r3, [r7, #31]
 800317a:	2258      	movs	r2, #88	; 0x58
 800317c:	fb02 f303 	mul.w	r3, r2, r3
 8003180:	4a0b      	ldr	r2, [pc, #44]	; (80031b0 <SPI_Init+0x228>)
 8003182:	4413      	add	r3, r2
 8003184:	4618      	mov	r0, r3
 8003186:	f004 fff3 	bl	8008170 <HAL_SPI_Init>
}
 800318a:	bf00      	nop
 800318c:	3720      	adds	r7, #32
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	40013000 	.word	0x40013000
 8003198:	40003800 	.word	0x40003800
 800319c:	0800f0b4 	.word	0x0800f0b4
 80031a0:	0800f0d4 	.word	0x0800f0d4
 80031a4:	40021000 	.word	0x40021000
 80031a8:	40010800 	.word	0x40010800
 80031ac:	40010c00 	.word	0x40010c00
 80031b0:	20002380 	.word	0x20002380

080031b4 <SPI_ReadNoRegister>:
 * @brief Cette fonction sert  recevoir une donne sur l'un des bus SPI.
 * @param SPIx est le SPI  lire.
 * @retval cette fonction retourne la donne lue sur le SPI choisi.
 */
uint8_t SPI_ReadNoRegister(SPI_TypeDef* SPIx)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
	uint8_t data;
	assert(SPIx == SPI1 || SPIx == SPI2);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4a14      	ldr	r2, [pc, #80]	; (8003210 <SPI_ReadNoRegister+0x5c>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d00a      	beq.n	80031da <SPI_ReadNoRegister+0x26>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a13      	ldr	r2, [pc, #76]	; (8003214 <SPI_ReadNoRegister+0x60>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d006      	beq.n	80031da <SPI_ReadNoRegister+0x26>
 80031cc:	4a12      	ldr	r2, [pc, #72]	; (8003218 <SPI_ReadNoRegister+0x64>)
 80031ce:	2164      	movs	r1, #100	; 0x64
 80031d0:	4812      	ldr	r0, [pc, #72]	; (800321c <SPI_ReadNoRegister+0x68>)
 80031d2:	f006 f83f 	bl	8009254 <printf>
 80031d6:	f7ff fec1 	bl	8002f5c <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a0d      	ldr	r2, [pc, #52]	; (8003214 <SPI_ReadNoRegister+0x60>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	bf0c      	ite	eq
 80031e2:	2301      	moveq	r3, #1
 80031e4:	2300      	movne	r3, #0
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	73fb      	strb	r3, [r7, #15]
	data = 0x00;
 80031ea:	2300      	movs	r3, #0
 80031ec:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Receive(&hSPI[id],&data,1,100);
 80031ee:	7bfb      	ldrb	r3, [r7, #15]
 80031f0:	2258      	movs	r2, #88	; 0x58
 80031f2:	fb02 f303 	mul.w	r3, r2, r3
 80031f6:	4a0a      	ldr	r2, [pc, #40]	; (8003220 <SPI_ReadNoRegister+0x6c>)
 80031f8:	1898      	adds	r0, r3, r2
 80031fa:	f107 010e 	add.w	r1, r7, #14
 80031fe:	2364      	movs	r3, #100	; 0x64
 8003200:	2201      	movs	r2, #1
 8003202:	f004 fb62 	bl	80078ca <HAL_SPI_Receive>
	return data;
 8003206:	7bbb      	ldrb	r3, [r7, #14]
}
 8003208:	4618      	mov	r0, r3
 800320a:	3710      	adds	r7, #16
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	40013000 	.word	0x40013000
 8003214:	40003800 	.word	0x40003800
 8003218:	0800f0b4 	.word	0x0800f0b4
 800321c:	0800f0d4 	.word	0x0800f0d4
 8003220:	20002380 	.word	0x20002380

08003224 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	460b      	mov	r3, r1
 800322e:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a12      	ldr	r2, [pc, #72]	; (800327c <SPI_WriteNoRegister+0x58>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d00a      	beq.n	800324e <SPI_WriteNoRegister+0x2a>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a11      	ldr	r2, [pc, #68]	; (8003280 <SPI_WriteNoRegister+0x5c>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d006      	beq.n	800324e <SPI_WriteNoRegister+0x2a>
 8003240:	4a10      	ldr	r2, [pc, #64]	; (8003284 <SPI_WriteNoRegister+0x60>)
 8003242:	217f      	movs	r1, #127	; 0x7f
 8003244:	4810      	ldr	r0, [pc, #64]	; (8003288 <SPI_WriteNoRegister+0x64>)
 8003246:	f006 f805 	bl	8009254 <printf>
 800324a:	f7ff fe87 	bl	8002f5c <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a0b      	ldr	r2, [pc, #44]	; (8003280 <SPI_WriteNoRegister+0x5c>)
 8003252:	4293      	cmp	r3, r2
 8003254:	bf0c      	ite	eq
 8003256:	2301      	moveq	r3, #1
 8003258:	2300      	movne	r3, #0
 800325a:	b2db      	uxtb	r3, r3
 800325c:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 800325e:	7bfb      	ldrb	r3, [r7, #15]
 8003260:	2258      	movs	r2, #88	; 0x58
 8003262:	fb02 f303 	mul.w	r3, r2, r3
 8003266:	4a09      	ldr	r2, [pc, #36]	; (800328c <SPI_WriteNoRegister+0x68>)
 8003268:	1898      	adds	r0, r3, r2
 800326a:	1cf9      	adds	r1, r7, #3
 800326c:	2364      	movs	r3, #100	; 0x64
 800326e:	2201      	movs	r2, #1
 8003270:	f004 f9cb 	bl	800760a <HAL_SPI_Transmit>
}
 8003274:	bf00      	nop
 8003276:	3710      	adds	r7, #16
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	40013000 	.word	0x40013000
 8003280:	40003800 	.word	0x40003800
 8003284:	0800f0b4 	.word	0x0800f0b4
 8003288:	0800f0d4 	.word	0x0800f0d4
 800328c:	20002380 	.word	0x20002380

08003290 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af00      	add	r7, sp, #0
 8003296:	60f8      	str	r0, [r7, #12]
 8003298:	60b9      	str	r1, [r7, #8]
 800329a:	4613      	mov	r3, r2
 800329c:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	4a12      	ldr	r2, [pc, #72]	; (80032ec <SPI_WriteMultiNoRegister+0x5c>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d00a      	beq.n	80032bc <SPI_WriteMultiNoRegister+0x2c>
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	4a11      	ldr	r2, [pc, #68]	; (80032f0 <SPI_WriteMultiNoRegister+0x60>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d006      	beq.n	80032bc <SPI_WriteMultiNoRegister+0x2c>
 80032ae:	4a11      	ldr	r2, [pc, #68]	; (80032f4 <SPI_WriteMultiNoRegister+0x64>)
 80032b0:	218c      	movs	r1, #140	; 0x8c
 80032b2:	4811      	ldr	r0, [pc, #68]	; (80032f8 <SPI_WriteMultiNoRegister+0x68>)
 80032b4:	f005 ffce 	bl	8009254 <printf>
 80032b8:	f7ff fe50 	bl	8002f5c <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	4a0c      	ldr	r2, [pc, #48]	; (80032f0 <SPI_WriteMultiNoRegister+0x60>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	bf0c      	ite	eq
 80032c4:	2301      	moveq	r3, #1
 80032c6:	2300      	movne	r3, #0
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 80032cc:	7dfb      	ldrb	r3, [r7, #23]
 80032ce:	2258      	movs	r2, #88	; 0x58
 80032d0:	fb02 f303 	mul.w	r3, r2, r3
 80032d4:	4a09      	ldr	r2, [pc, #36]	; (80032fc <SPI_WriteMultiNoRegister+0x6c>)
 80032d6:	1898      	adds	r0, r3, r2
 80032d8:	88fa      	ldrh	r2, [r7, #6]
 80032da:	2364      	movs	r3, #100	; 0x64
 80032dc:	68b9      	ldr	r1, [r7, #8]
 80032de:	f004 f994 	bl	800760a <HAL_SPI_Transmit>
}
 80032e2:	bf00      	nop
 80032e4:	3718      	adds	r7, #24
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	40013000 	.word	0x40013000
 80032f0:	40003800 	.word	0x40003800
 80032f4:	0800f0b4 	.word	0x0800f0b4
 80032f8:	0800f0d4 	.word	0x0800f0d4
 80032fc:	20002380 	.word	0x20002380

08003300 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 8003300:	b480      	push	{r7}
 8003302:	b085      	sub	sp, #20
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	460b      	mov	r3, r1
 800330a:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003314:	2b00      	cmp	r3, #0
 8003316:	bf14      	ite	ne
 8003318:	2301      	movne	r3, #1
 800331a:	2300      	moveq	r3, #0
 800331c:	b2db      	uxtb	r3, r3
 800331e:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4a1e      	ldr	r2, [pc, #120]	; (800339c <TM_SPI_SetDataSize+0x9c>)
 8003324:	4293      	cmp	r3, r2
 8003326:	bf0c      	ite	eq
 8003328:	2301      	moveq	r3, #1
 800332a:	2300      	movne	r3, #0
 800332c:	b2db      	uxtb	r3, r3
 800332e:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 800333c:	78fb      	ldrb	r3, [r7, #3]
 800333e:	2b01      	cmp	r3, #1
 8003340:	d110      	bne.n	8003364 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 8003342:	7bbb      	ldrb	r3, [r7, #14]
 8003344:	4a16      	ldr	r2, [pc, #88]	; (80033a0 <TM_SPI_SetDataSize+0xa0>)
 8003346:	2158      	movs	r1, #88	; 0x58
 8003348:	fb01 f303 	mul.w	r3, r1, r3
 800334c:	4413      	add	r3, r2
 800334e:	330c      	adds	r3, #12
 8003350:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003354:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	e00e      	b.n	8003382 <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8003364:	7bbb      	ldrb	r3, [r7, #14]
 8003366:	4a0e      	ldr	r2, [pc, #56]	; (80033a0 <TM_SPI_SetDataSize+0xa0>)
 8003368:	2158      	movs	r1, #88	; 0x58
 800336a:	fb01 f303 	mul.w	r3, r1, r3
 800336e:	4413      	add	r3, r2
 8003370:	330c      	adds	r3, #12
 8003372:	2200      	movs	r2, #0
 8003374:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 800338e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003390:	4618      	mov	r0, r3
 8003392:	3714      	adds	r7, #20
 8003394:	46bd      	mov	sp, r7
 8003396:	bc80      	pop	{r7}
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	40003800 	.word	0x40003800
 80033a0:	20002380 	.word	0x20002380

080033a4 <SPI_Cmd>:
 * @brief Permet d'envoyer une commande sur le bus SPI.
 * @param SPIx le SPI dont sur lequel on veut envoyer la commande.
 * @param NewState etat a envoyer comme commande au SPI
 */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	460b      	mov	r3, r1
 80033ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80033b0:	78fb      	ldrb	r3, [r7, #3]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d006      	beq.n	80033c4 <SPI_Cmd+0x20>
  {
    /* Enable the selected SPI peripheral */
	 SPIx->CR1 |= SPI_CR1_SPE;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
	 SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 80033c2:	e006      	b.n	80033d2 <SPI_Cmd+0x2e>
	 SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 80033cc:	4013      	ands	r3, r2
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	6013      	str	r3, [r2, #0]
}
 80033d2:	bf00      	nop
 80033d4:	370c      	adds	r7, #12
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bc80      	pop	{r7}
 80033da:	4770      	bx	lr

080033dc <SPI_setBaudRate>:
 * @param SPIx le SPI dont on veut modifier le baudRate.
 * @param BaudRate choisi, voir SPI_BAUDRATEPRESCALER_x o x vaut 2, 4, 8, 16, 32, 64, 128, 256
 * @pre SPI_Init(SPIx) must be called before
 */
void SPI_setBaudRate(SPI_TypeDef* SPIx, uint16_t SPI_BaudRatePrescaler)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	460b      	mov	r3, r1
 80033e6:	807b      	strh	r3, [r7, #2]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	4a12      	ldr	r2, [pc, #72]	; (8003434 <SPI_setBaudRate+0x58>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	bf0c      	ite	eq
 80033f0:	2301      	moveq	r3, #1
 80033f2:	2300      	movne	r3, #0
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	73fb      	strb	r3, [r7, #15]
	SPI_Cmd(SPIx, DISABLE);
 80033f8:	2100      	movs	r1, #0
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f7ff ffd2 	bl	80033a4 <SPI_Cmd>
	hSPI[id].Init.BaudRatePrescaler = SPI_BaudRatePrescaler;
 8003400:	7bfb      	ldrb	r3, [r7, #15]
 8003402:	887a      	ldrh	r2, [r7, #2]
 8003404:	490c      	ldr	r1, [pc, #48]	; (8003438 <SPI_setBaudRate+0x5c>)
 8003406:	2058      	movs	r0, #88	; 0x58
 8003408:	fb00 f303 	mul.w	r3, r0, r3
 800340c:	440b      	add	r3, r1
 800340e:	331c      	adds	r3, #28
 8003410:	601a      	str	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 8003412:	7bfb      	ldrb	r3, [r7, #15]
 8003414:	2258      	movs	r2, #88	; 0x58
 8003416:	fb02 f303 	mul.w	r3, r2, r3
 800341a:	4a07      	ldr	r2, [pc, #28]	; (8003438 <SPI_setBaudRate+0x5c>)
 800341c:	4413      	add	r3, r2
 800341e:	4618      	mov	r0, r3
 8003420:	f004 fea6 	bl	8008170 <HAL_SPI_Init>
	SPI_Cmd(SPIx, ENABLE);
 8003424:	2101      	movs	r1, #1
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f7ff ffbc 	bl	80033a4 <SPI_Cmd>
}
 800342c:	bf00      	nop
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	40003800 	.word	0x40003800
 8003438:	20002380 	.word	0x20002380

0800343c <SPI_getBaudrate>:

uint32_t SPI_getBaudrate(SPI_TypeDef* SPIx)
{
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a0a      	ldr	r2, [pc, #40]	; (8003470 <SPI_getBaudrate+0x34>)
 8003448:	4293      	cmp	r3, r2
 800344a:	bf0c      	ite	eq
 800344c:	2301      	moveq	r3, #1
 800344e:	2300      	movne	r3, #0
 8003450:	b2db      	uxtb	r3, r3
 8003452:	73fb      	strb	r3, [r7, #15]
	return hSPI[id].Init.BaudRatePrescaler;
 8003454:	7bfb      	ldrb	r3, [r7, #15]
 8003456:	4a07      	ldr	r2, [pc, #28]	; (8003474 <SPI_getBaudrate+0x38>)
 8003458:	2158      	movs	r1, #88	; 0x58
 800345a:	fb01 f303 	mul.w	r3, r1, r3
 800345e:	4413      	add	r3, r2
 8003460:	331c      	adds	r3, #28
 8003462:	681b      	ldr	r3, [r3, #0]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3714      	adds	r7, #20
 8003468:	46bd      	mov	sp, r7
 800346a:	bc80      	pop	{r7}
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	40003800 	.word	0x40003800
 8003474:	20002380 	.word	0x20002380

08003478 <__NVIC_SystemReset>:
{
 8003478:	b480      	push	{r7}
 800347a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800347c:	f3bf 8f4f 	dsb	sy
}
 8003480:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003482:	4b06      	ldr	r3, [pc, #24]	; (800349c <__NVIC_SystemReset+0x24>)
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800348a:	4904      	ldr	r1, [pc, #16]	; (800349c <__NVIC_SystemReset+0x24>)
 800348c:	4b04      	ldr	r3, [pc, #16]	; (80034a0 <__NVIC_SystemReset+0x28>)
 800348e:	4313      	orrs	r3, r2
 8003490:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003492:	f3bf 8f4f 	dsb	sy
}
 8003496:	bf00      	nop
    __NOP();
 8003498:	bf00      	nop
 800349a:	e7fd      	b.n	8003498 <__NVIC_SystemReset+0x20>
 800349c:	e000ed00 	.word	0xe000ed00
 80034a0:	05fa0004 	.word	0x05fa0004

080034a4 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 80034a8:	f7ff fcec 	bl	8002e84 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 80034ac:	4b25      	ldr	r3, [pc, #148]	; (8003544 <HAL_MspInit+0xa0>)
 80034ae:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80034b2:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 80034b4:	4b23      	ldr	r3, [pc, #140]	; (8003544 <HAL_MspInit+0xa0>)
 80034b6:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80034ba:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 80034bc:	4b21      	ldr	r3, [pc, #132]	; (8003544 <HAL_MspInit+0xa0>)
 80034be:	2200      	movs	r2, #0
 80034c0:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 80034c2:	4b20      	ldr	r3, [pc, #128]	; (8003544 <HAL_MspInit+0xa0>)
 80034c4:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80034c8:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80034ca:	4b1f      	ldr	r3, [pc, #124]	; (8003548 <HAL_MspInit+0xa4>)
 80034cc:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80034d0:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 80034d2:	4b1d      	ldr	r3, [pc, #116]	; (8003548 <HAL_MspInit+0xa4>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 80034d8:	4b1b      	ldr	r3, [pc, #108]	; (8003548 <HAL_MspInit+0xa4>)
 80034da:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80034de:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80034e0:	4b19      	ldr	r3, [pc, #100]	; (8003548 <HAL_MspInit+0xa4>)
 80034e2:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80034e6:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 80034e8:	4b18      	ldr	r3, [pc, #96]	; (800354c <HAL_MspInit+0xa8>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 80034ee:	4b17      	ldr	r3, [pc, #92]	; (800354c <HAL_MspInit+0xa8>)
 80034f0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80034f4:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 80034f6:	4b15      	ldr	r3, [pc, #84]	; (800354c <HAL_MspInit+0xa8>)
 80034f8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80034fc:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 80034fe:	4b13      	ldr	r3, [pc, #76]	; (800354c <HAL_MspInit+0xa8>)
 8003500:	2200      	movs	r2, #0
 8003502:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8003504:	4b12      	ldr	r3, [pc, #72]	; (8003550 <HAL_MspInit+0xac>)
 8003506:	2200      	movs	r2, #0
 8003508:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 800350a:	4b11      	ldr	r3, [pc, #68]	; (8003550 <HAL_MspInit+0xac>)
 800350c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8003510:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8003512:	4b0f      	ldr	r3, [pc, #60]	; (8003550 <HAL_MspInit+0xac>)
 8003514:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8003518:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 800351a:	4b0d      	ldr	r3, [pc, #52]	; (8003550 <HAL_MspInit+0xac>)
 800351c:	2200      	movs	r2, #0
 800351e:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8003520:	4b0c      	ldr	r3, [pc, #48]	; (8003554 <HAL_MspInit+0xb0>)
 8003522:	2200      	movs	r2, #0
 8003524:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8003526:	4b0b      	ldr	r3, [pc, #44]	; (8003554 <HAL_MspInit+0xb0>)
 8003528:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800352c:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 800352e:	4b09      	ldr	r3, [pc, #36]	; (8003554 <HAL_MspInit+0xb0>)
 8003530:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8003534:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8003536:	4b07      	ldr	r3, [pc, #28]	; (8003554 <HAL_MspInit+0xb0>)
 8003538:	2200      	movs	r2, #0
 800353a:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 800353c:	f000 f813 	bl	8003566 <SYS_ClockConfig>
}
 8003540:	bf00      	nop
 8003542:	bd80      	pop	{r7, pc}
 8003544:	40010800 	.word	0x40010800
 8003548:	40010c00 	.word	0x40010c00
 800354c:	40011000 	.word	0x40011000
 8003550:	40011400 	.word	0x40011400
 8003554:	40011800 	.word	0x40011800

08003558 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800355c:	2003      	movs	r0, #3
 800355e:	f002 ffcb 	bl	80064f8 <HAL_NVIC_SetPriorityGrouping>
}
 8003562:	bf00      	nop
 8003564:	bd80      	pop	{r7, pc}

08003566 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	b090      	sub	sp, #64	; 0x40
 800356a:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 800356c:	f107 0318 	add.w	r3, r7, #24
 8003570:	2228      	movs	r2, #40	; 0x28
 8003572:	2100      	movs	r1, #0
 8003574:	4618      	mov	r0, r3
 8003576:	f005 fe59 	bl	800922c <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 800357a:	2302      	movs	r3, #2
 800357c:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800357e:	2300      	movs	r3, #0
 8003580:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8003582:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8003586:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003588:	2302      	movs	r3, #2
 800358a:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800358c:	2310      	movs	r3, #16
 800358e:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8003590:	2301      	movs	r3, #1
 8003592:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8003594:	2300      	movs	r3, #0
 8003596:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8003598:	2300      	movs	r3, #0
 800359a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 800359c:	f107 0318 	add.w	r3, r7, #24
 80035a0:	4618      	mov	r0, r3
 80035a2:	f003 fc0f 	bl	8006dc4 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035a6:	2300      	movs	r3, #0
 80035a8:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80035aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035ae:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80035b0:	2300      	movs	r3, #0
 80035b2:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80035b4:	2302      	movs	r3, #2
 80035b6:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80035b8:	230f      	movs	r3, #15
 80035ba:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80035bc:	1d3b      	adds	r3, r7, #4
 80035be:	2102      	movs	r1, #2
 80035c0:	4618      	mov	r0, r3
 80035c2:	f003 fe7f 	bl	80072c4 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 80035c6:	f001 f983 	bl	80048d0 <SystemCoreClockUpdate>
}
 80035ca:	bf00      	nop
 80035cc:	3740      	adds	r7, #64	; 0x40
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
	...

080035d4 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80035dc:	2204      	movs	r2, #4
 80035de:	4902      	ldr	r1, [pc, #8]	; (80035e8 <_exit+0x14>)
 80035e0:	2001      	movs	r0, #1
 80035e2:	f000 f8db 	bl	800379c <_write>
	while (1) {
 80035e6:	e7fe      	b.n	80035e6 <_exit+0x12>
 80035e8:	0800f110 	.word	0x0800f110

080035ec <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80035fc:	605a      	str	r2, [r3, #4]
	return 0;
 80035fe:	2300      	movs	r3, #0
}
 8003600:	4618      	mov	r0, r3
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	bc80      	pop	{r7}
 8003608:	4770      	bx	lr

0800360a <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 800360a:	b480      	push	{r7}
 800360c:	af00      	add	r7, sp, #0
	return 1;
 800360e:	2301      	movs	r3, #1
}
 8003610:	4618      	mov	r0, r3
 8003612:	46bd      	mov	sp, r7
 8003614:	bc80      	pop	{r7}
 8003616:	4770      	bx	lr

08003618 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003622:	f005 fb8f 	bl	8008d44 <__errno>
 8003626:	4603      	mov	r3, r0
 8003628:	2216      	movs	r2, #22
 800362a:	601a      	str	r2, [r3, #0]
	return (-1);
 800362c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003630:	4618      	mov	r0, r3
 8003632:	3708      	adds	r7, #8
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003640:	4b11      	ldr	r3, [pc, #68]	; (8003688 <_sbrk+0x50>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d102      	bne.n	800364e <_sbrk+0x16>
		heap_end = &end;
 8003648:	4b0f      	ldr	r3, [pc, #60]	; (8003688 <_sbrk+0x50>)
 800364a:	4a10      	ldr	r2, [pc, #64]	; (800368c <_sbrk+0x54>)
 800364c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800364e:	4b0e      	ldr	r3, [pc, #56]	; (8003688 <_sbrk+0x50>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003654:	4b0c      	ldr	r3, [pc, #48]	; (8003688 <_sbrk+0x50>)
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4413      	add	r3, r2
 800365c:	466a      	mov	r2, sp
 800365e:	4293      	cmp	r3, r2
 8003660:	d907      	bls.n	8003672 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003662:	f005 fb6f 	bl	8008d44 <__errno>
 8003666:	4603      	mov	r3, r0
 8003668:	220c      	movs	r2, #12
 800366a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800366c:	f04f 33ff 	mov.w	r3, #4294967295
 8003670:	e006      	b.n	8003680 <_sbrk+0x48>
	}

	heap_end += incr;
 8003672:	4b05      	ldr	r3, [pc, #20]	; (8003688 <_sbrk+0x50>)
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4413      	add	r3, r2
 800367a:	4a03      	ldr	r2, [pc, #12]	; (8003688 <_sbrk+0x50>)
 800367c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800367e:	68fb      	ldr	r3, [r7, #12]
}
 8003680:	4618      	mov	r0, r3
 8003682:	3710      	adds	r7, #16
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	20002438 	.word	0x20002438
 800368c:	200028e8 	.word	0x200028e8

08003690 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 800369a:	f005 fb53 	bl	8008d44 <__errno>
 800369e:	4603      	mov	r3, r0
 80036a0:	2200      	movs	r2, #0
 80036a2:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80036a4:	6838      	ldr	r0, [r7, #0]
 80036a6:	f7ff ffc7 	bl	8003638 <_sbrk>
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b2:	d10b      	bne.n	80036cc <_sbrk_r+0x3c>
 80036b4:	f005 fb46 	bl	8008d44 <__errno>
 80036b8:	4603      	mov	r3, r0
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d005      	beq.n	80036cc <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80036c0:	f005 fb40 	bl	8008d44 <__errno>
 80036c4:	4603      	mov	r3, r0
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	601a      	str	r2, [r3, #0]
  return ret;
 80036cc:	68fb      	ldr	r3, [r7, #12]
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3710      	adds	r7, #16
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
	...

080036d8 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	4603      	mov	r3, r0
 80036e0:	71fb      	strb	r3, [r7, #7]
 80036e2:	460b      	mov	r3, r1
 80036e4:	71bb      	strb	r3, [r7, #6]
 80036e6:	4613      	mov	r3, r2
 80036e8:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 80036ea:	4b08      	ldr	r3, [pc, #32]	; (800370c <SYS_set_std_usart+0x34>)
 80036ec:	4a08      	ldr	r2, [pc, #32]	; (8003710 <SYS_set_std_usart+0x38>)
 80036ee:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 80036f0:	4a08      	ldr	r2, [pc, #32]	; (8003714 <SYS_set_std_usart+0x3c>)
 80036f2:	79fb      	ldrb	r3, [r7, #7]
 80036f4:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 80036f6:	4a08      	ldr	r2, [pc, #32]	; (8003718 <SYS_set_std_usart+0x40>)
 80036f8:	79bb      	ldrb	r3, [r7, #6]
 80036fa:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 80036fc:	4a07      	ldr	r2, [pc, #28]	; (800371c <SYS_set_std_usart+0x44>)
 80036fe:	797b      	ldrb	r3, [r7, #5]
 8003700:	7013      	strb	r3, [r2, #0]
}
 8003702:	bf00      	nop
 8003704:	370c      	adds	r7, #12
 8003706:	46bd      	mov	sp, r7
 8003708:	bc80      	pop	{r7}
 800370a:	4770      	bx	lr
 800370c:	20002434 	.word	0x20002434
 8003710:	e5e0e5e0 	.word	0xe5e0e5e0
 8003714:	20002432 	.word	0x20002432
 8003718:	20002430 	.word	0x20002430
 800371c:	20002431 	.word	0x20002431

08003720 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8003720:	b580      	push	{r7, lr}
 8003722:	b088      	sub	sp, #32
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 800372c:	2300      	movs	r3, #0
 800372e:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d122      	bne.n	800377c <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8003736:	2300      	movs	r3, #0
 8003738:	61fb      	str	r3, [r7, #28]
 800373a:	e01a      	b.n	8003772 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 800373c:	bf00      	nop
 800373e:	4b16      	ldr	r3, [pc, #88]	; (8003798 <_read+0x78>)
 8003740:	781b      	ldrb	r3, [r3, #0]
 8003742:	4618      	mov	r0, r3
 8003744:	f000 fcbc 	bl	80040c0 <UART_data_ready>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d0f7      	beq.n	800373e <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 800374e:	4b12      	ldr	r3, [pc, #72]	; (8003798 <_read+0x78>)
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	4618      	mov	r0, r3
 8003754:	f000 fcd2 	bl	80040fc <UART_get_next_byte>
 8003758:	4603      	mov	r3, r0
 800375a:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	1c5a      	adds	r2, r3, #1
 8003760:	60ba      	str	r2, [r7, #8]
 8003762:	7dfa      	ldrb	r2, [r7, #23]
 8003764:	701a      	strb	r2, [r3, #0]
				num++;
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	3301      	adds	r3, #1
 800376a:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	3301      	adds	r3, #1
 8003770:	61fb      	str	r3, [r7, #28]
 8003772:	69fa      	ldr	r2, [r7, #28]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	429a      	cmp	r2, r3
 8003778:	dbe0      	blt.n	800373c <_read+0x1c>
			}
			break;
 800377a:	e007      	b.n	800378c <_read+0x6c>
		default:
			errno = EBADF;
 800377c:	f005 fae2 	bl	8008d44 <__errno>
 8003780:	4603      	mov	r3, r0
 8003782:	2209      	movs	r2, #9
 8003784:	601a      	str	r2, [r3, #0]
			return -1;
 8003786:	f04f 33ff 	mov.w	r3, #4294967295
 800378a:	e000      	b.n	800378e <_read+0x6e>
	}
	return num;
 800378c:	69bb      	ldr	r3, [r7, #24]
}
 800378e:	4618      	mov	r0, r3
 8003790:	3720      	adds	r7, #32
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	20002432 	.word	0x20002432

0800379c <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 800379c:	b580      	push	{r7, lr}
 800379e:	b086      	sub	sp, #24
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d003      	beq.n	80037b6 <_write+0x1a>
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	d014      	beq.n	80037de <_write+0x42>
 80037b4:	e027      	b.n	8003806 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80037b6:	2300      	movs	r3, #0
 80037b8:	617b      	str	r3, [r7, #20]
 80037ba:	e00b      	b.n	80037d4 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80037bc:	4b18      	ldr	r3, [pc, #96]	; (8003820 <_write+0x84>)
 80037be:	7818      	ldrb	r0, [r3, #0]
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	1c5a      	adds	r2, r3, #1
 80037c4:	60ba      	str	r2, [r7, #8]
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	4619      	mov	r1, r3
 80037ca:	f000 fcf3 	bl	80041b4 <UART_putc>
			for (n = 0; n < len; n++)
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	3301      	adds	r3, #1
 80037d2:	617b      	str	r3, [r7, #20]
 80037d4:	697a      	ldr	r2, [r7, #20]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	429a      	cmp	r2, r3
 80037da:	dbef      	blt.n	80037bc <_write+0x20>
#endif
			}
			break;
 80037dc:	e01b      	b.n	8003816 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 80037de:	2300      	movs	r3, #0
 80037e0:	617b      	str	r3, [r7, #20]
 80037e2:	e00b      	b.n	80037fc <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 80037e4:	4b0f      	ldr	r3, [pc, #60]	; (8003824 <_write+0x88>)
 80037e6:	7818      	ldrb	r0, [r3, #0]
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	1c5a      	adds	r2, r3, #1
 80037ec:	60ba      	str	r2, [r7, #8]
 80037ee:	781b      	ldrb	r3, [r3, #0]
 80037f0:	4619      	mov	r1, r3
 80037f2:	f000 fcdf 	bl	80041b4 <UART_putc>
			for (n = 0; n < len; n++)
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	3301      	adds	r3, #1
 80037fa:	617b      	str	r3, [r7, #20]
 80037fc:	697a      	ldr	r2, [r7, #20]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	429a      	cmp	r2, r3
 8003802:	dbef      	blt.n	80037e4 <_write+0x48>
#endif
			}
			break;
 8003804:	e007      	b.n	8003816 <_write+0x7a>
		default:
			errno = EBADF;
 8003806:	f005 fa9d 	bl	8008d44 <__errno>
 800380a:	4603      	mov	r3, r0
 800380c:	2209      	movs	r2, #9
 800380e:	601a      	str	r2, [r3, #0]
			return -1;
 8003810:	f04f 33ff 	mov.w	r3, #4294967295
 8003814:	e000      	b.n	8003818 <_write+0x7c>
	}
	return len;
 8003816:	687b      	ldr	r3, [r7, #4]
}
 8003818:	4618      	mov	r0, r3
 800381a:	3718      	adds	r7, #24
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}
 8003820:	20002430 	.word	0x20002430
 8003824:	20002431 	.word	0x20002431

08003828 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8003828:	b40f      	push	{r0, r1, r2, r3}
 800382a:	b580      	push	{r7, lr}
 800382c:	b0c2      	sub	sp, #264	; 0x108
 800382e:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8003830:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8003834:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8003838:	4638      	mov	r0, r7
 800383a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800383e:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8003842:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003846:	f008 fa5f 	bl	800bd08 <vsnprintf>
 800384a:	4603      	mov	r3, r0
 800384c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8003850:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003854:	2bff      	cmp	r3, #255	; 0xff
 8003856:	d902      	bls.n	800385e <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8003858:	23ff      	movs	r3, #255	; 0xff
 800385a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 800385e:	463b      	mov	r3, r7
 8003860:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8003864:	4619      	mov	r1, r3
 8003866:	2001      	movs	r0, #1
 8003868:	f000 fce6 	bl	8004238 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 800386c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8003870:	4618      	mov	r0, r3
 8003872:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8003876:	46bd      	mov	sp, r7
 8003878:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800387c:	b004      	add	sp, #16
 800387e:	4770      	bx	lr

08003880 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8003880:	b580      	push	{r7, lr}
 8003882:	b086      	sub	sp, #24
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 800388a:	4b51      	ldr	r3, [pc, #324]	; (80039d0 <dump_trap_info+0x150>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a51      	ldr	r2, [pc, #324]	; (80039d4 <dump_trap_info+0x154>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d001      	beq.n	8003898 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8003894:	f7ff fdf0 	bl	8003478 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003898:	f3ef 8305 	mrs	r3, IPSR
 800389c:	60fb      	str	r3, [r7, #12]
  return(result);
 800389e:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	4619      	mov	r1, r3
 80038a4:	484c      	ldr	r0, [pc, #304]	; (80039d8 <dump_trap_info+0x158>)
 80038a6:	f7ff ffbf 	bl	8003828 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	f003 0308 	and.w	r3, r3, #8
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d003      	beq.n	80038bc <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80038b4:	4849      	ldr	r0, [pc, #292]	; (80039dc <dump_trap_info+0x15c>)
 80038b6:	f7ff ffb7 	bl	8003828 <dump_printf>
 80038ba:	e002      	b.n	80038c2 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80038bc:	4848      	ldr	r0, [pc, #288]	; (80039e0 <dump_trap_info+0x160>)
 80038be:	f7ff ffb3 	bl	8003828 <dump_printf>

	int offset, i;
	offset = 0;
 80038c2:	2300      	movs	r3, #0
 80038c4:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80038c6:	4847      	ldr	r0, [pc, #284]	; (80039e4 <dump_trap_info+0x164>)
 80038c8:	f7ff ffae 	bl	8003828 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	4413      	add	r3, r2
 80038d4:	6819      	ldr	r1, [r3, #0]
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	3301      	adds	r3, #1
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	4413      	add	r3, r2
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	461a      	mov	r2, r3
 80038e4:	4840      	ldr	r0, [pc, #256]	; (80039e8 <dump_trap_info+0x168>)
 80038e6:	f7ff ff9f 	bl	8003828 <dump_printf>
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	3302      	adds	r3, #2
 80038ee:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	4413      	add	r3, r2
 80038f8:	6819      	ldr	r1, [r3, #0]
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	3301      	adds	r3, #1
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	4413      	add	r3, r2
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	461a      	mov	r2, r3
 8003908:	4838      	ldr	r0, [pc, #224]	; (80039ec <dump_trap_info+0x16c>)
 800390a:	f7ff ff8d 	bl	8003828 <dump_printf>
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	3302      	adds	r3, #2
 8003912:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	1c5a      	adds	r2, r3, #1
 8003918:	617a      	str	r2, [r7, #20]
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	4413      	add	r3, r2
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4619      	mov	r1, r3
 8003924:	4832      	ldr	r0, [pc, #200]	; (80039f0 <dump_trap_info+0x170>)
 8003926:	f7ff ff7f 	bl	8003828 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	1c5a      	adds	r2, r3, #1
 800392e:	617a      	str	r2, [r7, #20]
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	4413      	add	r3, r2
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4619      	mov	r1, r3
 800393a:	482e      	ldr	r0, [pc, #184]	; (80039f4 <dump_trap_info+0x174>)
 800393c:	f7ff ff74 	bl	8003828 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	1c5a      	adds	r2, r3, #1
 8003944:	617a      	str	r2, [r7, #20]
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	4413      	add	r3, r2
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4619      	mov	r1, r3
 8003950:	4829      	ldr	r0, [pc, #164]	; (80039f8 <dump_trap_info+0x178>)
 8003952:	f7ff ff69 	bl	8003828 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	1c5a      	adds	r2, r3, #1
 800395a:	617a      	str	r2, [r7, #20]
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	4413      	add	r3, r2
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4619      	mov	r1, r3
 8003966:	4825      	ldr	r0, [pc, #148]	; (80039fc <dump_trap_info+0x17c>)
 8003968:	f7ff ff5e 	bl	8003828 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 800396c:	4824      	ldr	r0, [pc, #144]	; (8003a00 <dump_trap_info+0x180>)
 800396e:	f7ff ff5b 	bl	8003828 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8003972:	2300      	movs	r3, #0
 8003974:	613b      	str	r3, [r7, #16]
 8003976:	e019      	b.n	80039ac <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	3301      	adds	r3, #1
 800397c:	f003 0303 	and.w	r3, r3, #3
 8003980:	2b00      	cmp	r3, #0
 8003982:	d105      	bne.n	8003990 <dump_trap_info+0x110>
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d002      	beq.n	8003990 <dump_trap_info+0x110>
			dump_printf("\n");
 800398a:	481e      	ldr	r0, [pc, #120]	; (8003a04 <dump_trap_info+0x184>)
 800398c:	f7ff ff4c 	bl	8003828 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	1c5a      	adds	r2, r3, #1
 8003994:	617a      	str	r2, [r7, #20]
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	4413      	add	r3, r2
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4619      	mov	r1, r3
 80039a0:	4819      	ldr	r0, [pc, #100]	; (8003a08 <dump_trap_info+0x188>)
 80039a2:	f7ff ff41 	bl	8003828 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	3301      	adds	r3, #1
 80039aa:	613b      	str	r3, [r7, #16]
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	2b1f      	cmp	r3, #31
 80039b0:	dc06      	bgt.n	80039c0 <dump_trap_info+0x140>
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	4413      	add	r3, r2
 80039ba:	4a14      	ldr	r2, [pc, #80]	; (8003a0c <dump_trap_info+0x18c>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d3db      	bcc.n	8003978 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80039c0:	4810      	ldr	r0, [pc, #64]	; (8003a04 <dump_trap_info+0x184>)
 80039c2:	f7ff ff31 	bl	8003828 <dump_printf>
	dump_printf("END of Fault Handler\n");
 80039c6:	4812      	ldr	r0, [pc, #72]	; (8003a10 <dump_trap_info+0x190>)
 80039c8:	f7ff ff2e 	bl	8003828 <dump_printf>
	while(1);
 80039cc:	e7fe      	b.n	80039cc <dump_trap_info+0x14c>
 80039ce:	bf00      	nop
 80039d0:	20002434 	.word	0x20002434
 80039d4:	e5e0e5e0 	.word	0xe5e0e5e0
 80039d8:	0800f154 	.word	0x0800f154
 80039dc:	0800f174 	.word	0x0800f174
 80039e0:	0800f18c 	.word	0x0800f18c
 80039e4:	0800f1a8 	.word	0x0800f1a8
 80039e8:	0800f1bc 	.word	0x0800f1bc
 80039ec:	0800f1dc 	.word	0x0800f1dc
 80039f0:	0800f1fc 	.word	0x0800f1fc
 80039f4:	0800f20c 	.word	0x0800f20c
 80039f8:	0800f220 	.word	0x0800f220
 80039fc:	0800f234 	.word	0x0800f234
 8003a00:	0800f248 	.word	0x0800f248
 8003a04:	0800f258 	.word	0x0800f258
 8003a08:	0800f25c 	.word	0x0800f25c
 8003a0c:	20005000 	.word	0x20005000
 8003a10:	0800f268 	.word	0x0800f268

08003a14 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8003a14:	f01e 0f04 	tst.w	lr, #4
 8003a18:	bf0c      	ite	eq
 8003a1a:	f3ef 8008 	mrseq	r0, MSP
 8003a1e:	f3ef 8009 	mrsne	r0, PSP
 8003a22:	4671      	mov	r1, lr
 8003a24:	f7ff bf2c 	b.w	8003880 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8003a28:	bf00      	nop
	...

08003a2c <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8003a30:	4802      	ldr	r0, [pc, #8]	; (8003a3c <NMI_Handler+0x10>)
 8003a32:	f7ff fef9 	bl	8003828 <dump_printf>
}
 8003a36:	bf00      	nop
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	0800f280 	.word	0x0800f280

08003a40 <SVC_Handler>:

void SVC_Handler(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8003a44:	4802      	ldr	r0, [pc, #8]	; (8003a50 <SVC_Handler+0x10>)
 8003a46:	f7ff feef 	bl	8003828 <dump_printf>
}
 8003a4a:	bf00      	nop
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	0800f294 	.word	0x0800f294

08003a54 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8003a58:	4802      	ldr	r0, [pc, #8]	; (8003a64 <DebugMon_Handler+0x10>)
 8003a5a:	f7ff fee5 	bl	8003828 <dump_printf>
}
 8003a5e:	bf00      	nop
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	0800f2b4 	.word	0x0800f2b4

08003a68 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8003a6c:	4802      	ldr	r0, [pc, #8]	; (8003a78 <PendSV_Handler+0x10>)
 8003a6e:	f7ff fedb 	bl	8003828 <dump_printf>
}
 8003a72:	bf00      	nop
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	0800f2d0 	.word	0x0800f2d0
 8003a7c:	00000000 	.word	0x00000000

08003a80 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8003a80:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003a84:	b090      	sub	sp, #64	; 0x40
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	4603      	mov	r3, r0
 8003a8a:	60b9      	str	r1, [r7, #8]
 8003a8c:	607a      	str	r2, [r7, #4]
 8003a8e:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8003a90:	7bfb      	ldrb	r3, [r7, #15]
 8003a92:	2b03      	cmp	r3, #3
 8003a94:	d83e      	bhi.n	8003b14 <TIMER_run_us+0x94>
 8003a96:	a201      	add	r2, pc, #4	; (adr r2, 8003a9c <TIMER_run_us+0x1c>)
 8003a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a9c:	08003aad 	.word	0x08003aad
 8003aa0:	08003ac7 	.word	0x08003ac7
 8003aa4:	08003ae1 	.word	0x08003ae1
 8003aa8:	08003afb 	.word	0x08003afb
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8003aac:	4b94      	ldr	r3, [pc, #592]	; (8003d00 <TIMER_run_us+0x280>)
 8003aae:	699b      	ldr	r3, [r3, #24]
 8003ab0:	4a93      	ldr	r2, [pc, #588]	; (8003d00 <TIMER_run_us+0x280>)
 8003ab2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003ab6:	6193      	str	r3, [r2, #24]
 8003ab8:	4b91      	ldr	r3, [pc, #580]	; (8003d00 <TIMER_run_us+0x280>)
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ac0:	61fb      	str	r3, [r7, #28]
 8003ac2:	69fb      	ldr	r3, [r7, #28]
			break;
 8003ac4:	e027      	b.n	8003b16 <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 8003ac6:	4b8e      	ldr	r3, [pc, #568]	; (8003d00 <TIMER_run_us+0x280>)
 8003ac8:	69db      	ldr	r3, [r3, #28]
 8003aca:	4a8d      	ldr	r2, [pc, #564]	; (8003d00 <TIMER_run_us+0x280>)
 8003acc:	f043 0301 	orr.w	r3, r3, #1
 8003ad0:	61d3      	str	r3, [r2, #28]
 8003ad2:	4b8b      	ldr	r3, [pc, #556]	; (8003d00 <TIMER_run_us+0x280>)
 8003ad4:	69db      	ldr	r3, [r3, #28]
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	61bb      	str	r3, [r7, #24]
 8003adc:	69bb      	ldr	r3, [r7, #24]
			break;
 8003ade:	e01a      	b.n	8003b16 <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8003ae0:	4b87      	ldr	r3, [pc, #540]	; (8003d00 <TIMER_run_us+0x280>)
 8003ae2:	69db      	ldr	r3, [r3, #28]
 8003ae4:	4a86      	ldr	r2, [pc, #536]	; (8003d00 <TIMER_run_us+0x280>)
 8003ae6:	f043 0302 	orr.w	r3, r3, #2
 8003aea:	61d3      	str	r3, [r2, #28]
 8003aec:	4b84      	ldr	r3, [pc, #528]	; (8003d00 <TIMER_run_us+0x280>)
 8003aee:	69db      	ldr	r3, [r3, #28]
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	617b      	str	r3, [r7, #20]
 8003af6:	697b      	ldr	r3, [r7, #20]
			break;
 8003af8:	e00d      	b.n	8003b16 <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 8003afa:	4b81      	ldr	r3, [pc, #516]	; (8003d00 <TIMER_run_us+0x280>)
 8003afc:	69db      	ldr	r3, [r3, #28]
 8003afe:	4a80      	ldr	r2, [pc, #512]	; (8003d00 <TIMER_run_us+0x280>)
 8003b00:	f043 0304 	orr.w	r3, r3, #4
 8003b04:	61d3      	str	r3, [r2, #28]
 8003b06:	4b7e      	ldr	r3, [pc, #504]	; (8003d00 <TIMER_run_us+0x280>)
 8003b08:	69db      	ldr	r3, [r3, #28]
 8003b0a:	f003 0304 	and.w	r3, r3, #4
 8003b0e:	613b      	str	r3, [r7, #16]
 8003b10:	693b      	ldr	r3, [r7, #16]
			break;
 8003b12:	e000      	b.n	8003b16 <TIMER_run_us+0x96>
		default:
			break;
 8003b14:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 8003b16:	7bfa      	ldrb	r2, [r7, #15]
 8003b18:	7bfb      	ldrb	r3, [r7, #15]
 8003b1a:	497a      	ldr	r1, [pc, #488]	; (8003d04 <TIMER_run_us+0x284>)
 8003b1c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003b20:	4979      	ldr	r1, [pc, #484]	; (8003d08 <TIMER_run_us+0x288>)
 8003b22:	019b      	lsls	r3, r3, #6
 8003b24:	440b      	add	r3, r1
 8003b26:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8003b28:	7bfb      	ldrb	r3, [r7, #15]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10d      	bne.n	8003b4a <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8003b2e:	f003 fd31 	bl	8007594 <HAL_RCC_GetPCLK2Freq>
 8003b32:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8003b34:	4b72      	ldr	r3, [pc, #456]	; (8003d00 <TIMER_run_us+0x280>)
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	0adb      	lsrs	r3, r3, #11
 8003b3a:	f003 0307 	and.w	r3, r3, #7
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d010      	beq.n	8003b64 <TIMER_run_us+0xe4>
			freq *= 2;
 8003b42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b44:	005b      	lsls	r3, r3, #1
 8003b46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b48:	e00c      	b.n	8003b64 <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8003b4a:	f003 fd0f 	bl	800756c <HAL_RCC_GetPCLK1Freq>
 8003b4e:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8003b50:	4b6b      	ldr	r3, [pc, #428]	; (8003d00 <TIMER_run_us+0x280>)
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	0a1b      	lsrs	r3, r3, #8
 8003b56:	f003 0307 	and.w	r3, r3, #7
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d002      	beq.n	8003b64 <TIMER_run_us+0xe4>
			freq *= 2;
 8003b5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b60:	005b      	lsls	r3, r3, #1
 8003b62:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8003b64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b66:	461a      	mov	r2, r3
 8003b68:	f04f 0300 	mov.w	r3, #0
 8003b6c:	a162      	add	r1, pc, #392	; (adr r1, 8003cf8 <TIMER_run_us+0x278>)
 8003b6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003b72:	f7fc ff89 	bl	8000a88 <__aeabi_ldivmod>
 8003b76:	4602      	mov	r2, r0
 8003b78:	460b      	mov	r3, r1
 8003b7a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	461c      	mov	r4, r3
 8003b82:	f04f 0500 	mov.w	r5, #0
 8003b86:	4622      	mov	r2, r4
 8003b88:	462b      	mov	r3, r5
 8003b8a:	f04f 0000 	mov.w	r0, #0
 8003b8e:	f04f 0100 	mov.w	r1, #0
 8003b92:	0159      	lsls	r1, r3, #5
 8003b94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b98:	0150      	lsls	r0, r2, #5
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	1b12      	subs	r2, r2, r4
 8003ba0:	eb63 0305 	sbc.w	r3, r3, r5
 8003ba4:	f04f 0000 	mov.w	r0, #0
 8003ba8:	f04f 0100 	mov.w	r1, #0
 8003bac:	0259      	lsls	r1, r3, #9
 8003bae:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003bb2:	0250      	lsls	r0, r2, #9
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	460b      	mov	r3, r1
 8003bb8:	1912      	adds	r2, r2, r4
 8003bba:	eb45 0303 	adc.w	r3, r5, r3
 8003bbe:	f04f 0000 	mov.w	r0, #0
 8003bc2:	f04f 0100 	mov.w	r1, #0
 8003bc6:	0199      	lsls	r1, r3, #6
 8003bc8:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8003bcc:	0190      	lsls	r0, r2, #6
 8003bce:	1a80      	subs	r0, r0, r2
 8003bd0:	eb61 0103 	sbc.w	r1, r1, r3
 8003bd4:	eb10 0804 	adds.w	r8, r0, r4
 8003bd8:	eb41 0905 	adc.w	r9, r1, r5
 8003bdc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003be0:	4640      	mov	r0, r8
 8003be2:	4649      	mov	r1, r9
 8003be4:	f7fc ffa0 	bl	8000b28 <__aeabi_uldivmod>
 8003be8:	4602      	mov	r2, r0
 8003bea:	460b      	mov	r3, r1
 8003bec:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8003bf0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	bf08      	it	eq
 8003bf8:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8003bfc:	d329      	bcc.n	8003c52 <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8003c02:	e00e      	b.n	8003c22 <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8003c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c06:	005b      	lsls	r3, r3, #1
 8003c08:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8003c0a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003c0e:	f04f 0200 	mov.w	r2, #0
 8003c12:	f04f 0300 	mov.w	r3, #0
 8003c16:	0842      	lsrs	r2, r0, #1
 8003c18:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8003c1c:	084b      	lsrs	r3, r1, #1
 8003c1e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8003c22:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	bf08      	it	eq
 8003c2a:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8003c2e:	d2e9      	bcs.n	8003c04 <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8003c30:	7bfb      	ldrb	r3, [r7, #15]
 8003c32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c34:	3a01      	subs	r2, #1
 8003c36:	4934      	ldr	r1, [pc, #208]	; (8003d08 <TIMER_run_us+0x288>)
 8003c38:	019b      	lsls	r3, r3, #6
 8003c3a:	440b      	add	r3, r1
 8003c3c:	3304      	adds	r3, #4
 8003c3e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8003c40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c42:	7bfb      	ldrb	r3, [r7, #15]
 8003c44:	3a01      	subs	r2, #1
 8003c46:	4930      	ldr	r1, [pc, #192]	; (8003d08 <TIMER_run_us+0x288>)
 8003c48:	019b      	lsls	r3, r3, #6
 8003c4a:	440b      	add	r3, r1
 8003c4c:	330c      	adds	r3, #12
 8003c4e:	601a      	str	r2, [r3, #0]
 8003c50:	e00e      	b.n	8003c70 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8003c52:	7bfb      	ldrb	r3, [r7, #15]
 8003c54:	4a2c      	ldr	r2, [pc, #176]	; (8003d08 <TIMER_run_us+0x288>)
 8003c56:	019b      	lsls	r3, r3, #6
 8003c58:	4413      	add	r3, r2
 8003c5a:	3304      	adds	r3, #4
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8003c60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c62:	7bfb      	ldrb	r3, [r7, #15]
 8003c64:	3a01      	subs	r2, #1
 8003c66:	4928      	ldr	r1, [pc, #160]	; (8003d08 <TIMER_run_us+0x288>)
 8003c68:	019b      	lsls	r3, r3, #6
 8003c6a:	440b      	add	r3, r1
 8003c6c:	330c      	adds	r3, #12
 8003c6e:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c70:	7bfb      	ldrb	r3, [r7, #15]
 8003c72:	4a25      	ldr	r2, [pc, #148]	; (8003d08 <TIMER_run_us+0x288>)
 8003c74:	019b      	lsls	r3, r3, #6
 8003c76:	4413      	add	r3, r2
 8003c78:	3310      	adds	r3, #16
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c7e:	7bfb      	ldrb	r3, [r7, #15]
 8003c80:	4a21      	ldr	r2, [pc, #132]	; (8003d08 <TIMER_run_us+0x288>)
 8003c82:	019b      	lsls	r3, r3, #6
 8003c84:	4413      	add	r3, r2
 8003c86:	3308      	adds	r3, #8
 8003c88:	2200      	movs	r2, #0
 8003c8a:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8003c8c:	7bfb      	ldrb	r3, [r7, #15]
 8003c8e:	019b      	lsls	r3, r3, #6
 8003c90:	4a1d      	ldr	r2, [pc, #116]	; (8003d08 <TIMER_run_us+0x288>)
 8003c92:	4413      	add	r3, r2
 8003c94:	4618      	mov	r0, r3
 8003c96:	f004 fadd 	bl	8008254 <HAL_TIM_Base_Init>

	if(enable_irq)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d011      	beq.n	8003cc4 <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8003ca0:	7bfb      	ldrb	r3, [r7, #15]
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f000 f8b0 	bl	8003e08 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8003ca8:	7bfb      	ldrb	r3, [r7, #15]
 8003caa:	4a18      	ldr	r2, [pc, #96]	; (8003d0c <TIMER_run_us+0x28c>)
 8003cac:	56d3      	ldrsb	r3, [r2, r3]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	2104      	movs	r1, #4
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f002 fc2b 	bl	800650e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8003cb8:	7bfb      	ldrb	r3, [r7, #15]
 8003cba:	4a14      	ldr	r2, [pc, #80]	; (8003d0c <TIMER_run_us+0x28c>)
 8003cbc:	56d3      	ldrsb	r3, [r2, r3]
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f002 fc41 	bl	8006546 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8003cc4:	7bfb      	ldrb	r3, [r7, #15]
 8003cc6:	019b      	lsls	r3, r3, #6
 8003cc8:	4a0f      	ldr	r2, [pc, #60]	; (8003d08 <TIMER_run_us+0x288>)
 8003cca:	4413      	add	r3, r2
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f004 faf5 	bl	80082bc <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8003cd2:	7bfb      	ldrb	r3, [r7, #15]
 8003cd4:	4a0c      	ldr	r2, [pc, #48]	; (8003d08 <TIMER_run_us+0x288>)
 8003cd6:	019b      	lsls	r3, r3, #6
 8003cd8:	4413      	add	r3, r2
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	7bfb      	ldrb	r3, [r7, #15]
 8003ce0:	4909      	ldr	r1, [pc, #36]	; (8003d08 <TIMER_run_us+0x288>)
 8003ce2:	019b      	lsls	r3, r3, #6
 8003ce4:	440b      	add	r3, r1
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f042 0201 	orr.w	r2, r2, #1
 8003cec:	601a      	str	r2, [r3, #0]
}
 8003cee:	bf00      	nop
 8003cf0:	3740      	adds	r7, #64	; 0x40
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003cf8:	d4a51000 	.word	0xd4a51000
 8003cfc:	000000e8 	.word	0x000000e8
 8003d00:	40021000 	.word	0x40021000
 8003d04:	2000000c 	.word	0x2000000c
 8003d08:	2000243c 	.word	0x2000243c
 8003d0c:	0801825c 	.word	0x0801825c

08003d10 <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Rcupration de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	4603      	mov	r3, r0
 8003d18:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 8003d1a:	79fb      	ldrb	r3, [r7, #7]
 8003d1c:	019b      	lsls	r3, r3, #6
 8003d1e:	4a03      	ldr	r2, [pc, #12]	; (8003d2c <TIMER_get_phandler+0x1c>)
 8003d20:	4413      	add	r3, r2
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	370c      	adds	r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bc80      	pop	{r7}
 8003d2a:	4770      	bx	lr
 8003d2c:	2000243c 	.word	0x2000243c

08003d30 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8003d30:	b480      	push	{r7}
 8003d32:	af00      	add	r7, sp, #0

}
 8003d34:	bf00      	nop
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bc80      	pop	{r7}
 8003d3a:	4770      	bx	lr

08003d3c <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	af00      	add	r7, sp, #0

}
 8003d40:	bf00      	nop
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bc80      	pop	{r7}
 8003d46:	4770      	bx	lr

08003d48 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	af00      	add	r7, sp, #0

}
 8003d4c:	bf00      	nop
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bc80      	pop	{r7}
 8003d52:	4770      	bx	lr

08003d54 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8003d54:	b480      	push	{r7}
 8003d56:	af00      	add	r7, sp, #0

}
 8003d58:	bf00      	nop
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bc80      	pop	{r7}
 8003d5e:	4770      	bx	lr

08003d60 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8003d60:	b580      	push	{r7, lr}
 8003d62:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003d64:	4b07      	ldr	r3, [pc, #28]	; (8003d84 <TIM1_UP_IRQHandler+0x24>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	f003 0301 	and.w	r3, r3, #1
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d106      	bne.n	8003d80 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003d72:	4b04      	ldr	r3, [pc, #16]	; (8003d84 <TIM1_UP_IRQHandler+0x24>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f06f 0201 	mvn.w	r2, #1
 8003d7a:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003d7c:	f7ff ffd8 	bl	8003d30 <TIMER1_user_handler_it>
	}
}
 8003d80:	bf00      	nop
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	2000243c 	.word	0x2000243c

08003d88 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003d8c:	4b07      	ldr	r3, [pc, #28]	; (8003dac <TIM2_IRQHandler+0x24>)
 8003d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d106      	bne.n	8003da8 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003d9a:	4b04      	ldr	r3, [pc, #16]	; (8003dac <TIM2_IRQHandler+0x24>)
 8003d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9e:	f06f 0201 	mvn.w	r2, #1
 8003da2:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003da4:	f7ff ffca 	bl	8003d3c <TIMER2_user_handler_it>
	}
}
 8003da8:	bf00      	nop
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	2000243c 	.word	0x2000243c

08003db0 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8003db0:	b580      	push	{r7, lr}
 8003db2:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003db4:	4b08      	ldr	r3, [pc, #32]	; (8003dd8 <TIM3_IRQHandler+0x28>)
 8003db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d107      	bne.n	8003dd4 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003dc4:	4b04      	ldr	r3, [pc, #16]	; (8003dd8 <TIM3_IRQHandler+0x28>)
 8003dc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003dca:	f06f 0201 	mvn.w	r2, #1
 8003dce:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003dd0:	f7ff ffba 	bl	8003d48 <TIMER3_user_handler_it>
	}
}
 8003dd4:	bf00      	nop
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	2000243c 	.word	0x2000243c

08003ddc <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003de0:	4b08      	ldr	r3, [pc, #32]	; (8003e04 <TIM4_IRQHandler+0x28>)
 8003de2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d107      	bne.n	8003e00 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003df0:	4b04      	ldr	r3, [pc, #16]	; (8003e04 <TIM4_IRQHandler+0x28>)
 8003df2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003df6:	f06f 0201 	mvn.w	r2, #1
 8003dfa:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003dfc:	f7ff ffaa 	bl	8003d54 <TIMER4_user_handler_it>
	}
}
 8003e00:	bf00      	nop
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	2000243c 	.word	0x2000243c

08003e08 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	4603      	mov	r3, r0
 8003e10:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8003e12:	79fb      	ldrb	r3, [r7, #7]
 8003e14:	2b03      	cmp	r3, #3
 8003e16:	d825      	bhi.n	8003e64 <clear_it_status+0x5c>
 8003e18:	a201      	add	r2, pc, #4	; (adr r2, 8003e20 <clear_it_status+0x18>)
 8003e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e1e:	bf00      	nop
 8003e20:	08003e31 	.word	0x08003e31
 8003e24:	08003e3d 	.word	0x08003e3d
 8003e28:	08003e49 	.word	0x08003e49
 8003e2c:	08003e57 	.word	0x08003e57
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8003e30:	4b0f      	ldr	r3, [pc, #60]	; (8003e70 <clear_it_status+0x68>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f06f 0201 	mvn.w	r2, #1
 8003e38:	611a      	str	r2, [r3, #16]
			break;
 8003e3a:	e014      	b.n	8003e66 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8003e3c:	4b0c      	ldr	r3, [pc, #48]	; (8003e70 <clear_it_status+0x68>)
 8003e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e40:	f06f 0201 	mvn.w	r2, #1
 8003e44:	611a      	str	r2, [r3, #16]
			break;
 8003e46:	e00e      	b.n	8003e66 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8003e48:	4b09      	ldr	r3, [pc, #36]	; (8003e70 <clear_it_status+0x68>)
 8003e4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e4e:	f06f 0201 	mvn.w	r2, #1
 8003e52:	611a      	str	r2, [r3, #16]
			break;
 8003e54:	e007      	b.n	8003e66 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003e56:	4b06      	ldr	r3, [pc, #24]	; (8003e70 <clear_it_status+0x68>)
 8003e58:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003e5c:	f06f 0201 	mvn.w	r2, #1
 8003e60:	611a      	str	r2, [r3, #16]
			break;
 8003e62:	e000      	b.n	8003e66 <clear_it_status+0x5e>
		default:
			break;
 8003e64:	bf00      	nop

	}
}
 8003e66:	bf00      	nop
 8003e68:	370c      	adds	r7, #12
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bc80      	pop	{r7}
 8003e6e:	4770      	bx	lr
 8003e70:	2000243c 	.word	0x2000243c

08003e74 <__NVIC_EnableIRQ>:
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	db0b      	blt.n	8003e9e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e86:	79fb      	ldrb	r3, [r7, #7]
 8003e88:	f003 021f 	and.w	r2, r3, #31
 8003e8c:	4906      	ldr	r1, [pc, #24]	; (8003ea8 <__NVIC_EnableIRQ+0x34>)
 8003e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e92:	095b      	lsrs	r3, r3, #5
 8003e94:	2001      	movs	r0, #1
 8003e96:	fa00 f202 	lsl.w	r2, r0, r2
 8003e9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003e9e:	bf00      	nop
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bc80      	pop	{r7}
 8003ea6:	4770      	bx	lr
 8003ea8:	e000e100 	.word	0xe000e100

08003eac <__NVIC_DisableIRQ>:
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	db12      	blt.n	8003ee4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ebe:	79fb      	ldrb	r3, [r7, #7]
 8003ec0:	f003 021f 	and.w	r2, r3, #31
 8003ec4:	490a      	ldr	r1, [pc, #40]	; (8003ef0 <__NVIC_DisableIRQ+0x44>)
 8003ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eca:	095b      	lsrs	r3, r3, #5
 8003ecc:	2001      	movs	r0, #1
 8003ece:	fa00 f202 	lsl.w	r2, r0, r2
 8003ed2:	3320      	adds	r3, #32
 8003ed4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003ed8:	f3bf 8f4f 	dsb	sy
}
 8003edc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003ede:	f3bf 8f6f 	isb	sy
}
 8003ee2:	bf00      	nop
}
 8003ee4:	bf00      	nop
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bc80      	pop	{r7}
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	e000e100 	.word	0xe000e100

08003ef4 <__NVIC_SystemReset>:
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003ef8:	f3bf 8f4f 	dsb	sy
}
 8003efc:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003efe:	4b06      	ldr	r3, [pc, #24]	; (8003f18 <__NVIC_SystemReset+0x24>)
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003f06:	4904      	ldr	r1, [pc, #16]	; (8003f18 <__NVIC_SystemReset+0x24>)
 8003f08:	4b04      	ldr	r3, [pc, #16]	; (8003f1c <__NVIC_SystemReset+0x28>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003f0e:	f3bf 8f4f 	dsb	sy
}
 8003f12:	bf00      	nop
    __NOP();
 8003f14:	bf00      	nop
 8003f16:	e7fd      	b.n	8003f14 <__NVIC_SystemReset+0x20>
 8003f18:	e000ed00 	.word	0xe000ed00
 8003f1c:	05fa0004 	.word	0x05fa0004

08003f20 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	4603      	mov	r3, r0
 8003f28:	6039      	str	r1, [r7, #0]
 8003f2a:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f32:	d806      	bhi.n	8003f42 <UART_init+0x22>
 8003f34:	4a56      	ldr	r2, [pc, #344]	; (8004090 <UART_init+0x170>)
 8003f36:	218a      	movs	r1, #138	; 0x8a
 8003f38:	4856      	ldr	r0, [pc, #344]	; (8004094 <UART_init+0x174>)
 8003f3a:	f005 f98b 	bl	8009254 <printf>
 8003f3e:	f7ff ffd9 	bl	8003ef4 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8003f42:	79fb      	ldrb	r3, [r7, #7]
 8003f44:	2b02      	cmp	r3, #2
 8003f46:	d906      	bls.n	8003f56 <UART_init+0x36>
 8003f48:	4a53      	ldr	r2, [pc, #332]	; (8004098 <UART_init+0x178>)
 8003f4a:	218b      	movs	r1, #139	; 0x8b
 8003f4c:	4851      	ldr	r0, [pc, #324]	; (8004094 <UART_init+0x174>)
 8003f4e:	f005 f981 	bl	8009254 <printf>
 8003f52:	f7ff ffcf 	bl	8003ef4 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8003f56:	79fb      	ldrb	r3, [r7, #7]
 8003f58:	4a50      	ldr	r2, [pc, #320]	; (800409c <UART_init+0x17c>)
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8003f60:	79fb      	ldrb	r3, [r7, #7]
 8003f62:	4a4f      	ldr	r2, [pc, #316]	; (80040a0 <UART_init+0x180>)
 8003f64:	2100      	movs	r1, #0
 8003f66:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8003f68:	79fb      	ldrb	r3, [r7, #7]
 8003f6a:	4a4e      	ldr	r2, [pc, #312]	; (80040a4 <UART_init+0x184>)
 8003f6c:	2100      	movs	r1, #0
 8003f6e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8003f72:	79fa      	ldrb	r2, [r7, #7]
 8003f74:	79fb      	ldrb	r3, [r7, #7]
 8003f76:	494c      	ldr	r1, [pc, #304]	; (80040a8 <UART_init+0x188>)
 8003f78:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003f7c:	494b      	ldr	r1, [pc, #300]	; (80040ac <UART_init+0x18c>)
 8003f7e:	019b      	lsls	r3, r3, #6
 8003f80:	440b      	add	r3, r1
 8003f82:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8003f84:	79fb      	ldrb	r3, [r7, #7]
 8003f86:	4a49      	ldr	r2, [pc, #292]	; (80040ac <UART_init+0x18c>)
 8003f88:	019b      	lsls	r3, r3, #6
 8003f8a:	4413      	add	r3, r2
 8003f8c:	3304      	adds	r3, #4
 8003f8e:	683a      	ldr	r2, [r7, #0]
 8003f90:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8003f92:	79fb      	ldrb	r3, [r7, #7]
 8003f94:	4a45      	ldr	r2, [pc, #276]	; (80040ac <UART_init+0x18c>)
 8003f96:	019b      	lsls	r3, r3, #6
 8003f98:	4413      	add	r3, r2
 8003f9a:	3308      	adds	r3, #8
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8003fa0:	79fb      	ldrb	r3, [r7, #7]
 8003fa2:	4a42      	ldr	r2, [pc, #264]	; (80040ac <UART_init+0x18c>)
 8003fa4:	019b      	lsls	r3, r3, #6
 8003fa6:	4413      	add	r3, r2
 8003fa8:	330c      	adds	r3, #12
 8003faa:	2200      	movs	r2, #0
 8003fac:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8003fae:	79fb      	ldrb	r3, [r7, #7]
 8003fb0:	4a3e      	ldr	r2, [pc, #248]	; (80040ac <UART_init+0x18c>)
 8003fb2:	019b      	lsls	r3, r3, #6
 8003fb4:	4413      	add	r3, r2
 8003fb6:	3310      	adds	r3, #16
 8003fb8:	2200      	movs	r2, #0
 8003fba:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8003fbc:	79fb      	ldrb	r3, [r7, #7]
 8003fbe:	4a3b      	ldr	r2, [pc, #236]	; (80040ac <UART_init+0x18c>)
 8003fc0:	019b      	lsls	r3, r3, #6
 8003fc2:	4413      	add	r3, r2
 8003fc4:	3318      	adds	r3, #24
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8003fca:	79fb      	ldrb	r3, [r7, #7]
 8003fcc:	4a37      	ldr	r2, [pc, #220]	; (80040ac <UART_init+0x18c>)
 8003fce:	019b      	lsls	r3, r3, #6
 8003fd0:	4413      	add	r3, r2
 8003fd2:	3314      	adds	r3, #20
 8003fd4:	220c      	movs	r2, #12
 8003fd6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8003fd8:	79fb      	ldrb	r3, [r7, #7]
 8003fda:	4a34      	ldr	r2, [pc, #208]	; (80040ac <UART_init+0x18c>)
 8003fdc:	019b      	lsls	r3, r3, #6
 8003fde:	4413      	add	r3, r2
 8003fe0:	331c      	adds	r3, #28
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8003fe6:	79fb      	ldrb	r3, [r7, #7]
 8003fe8:	019b      	lsls	r3, r3, #6
 8003fea:	4a30      	ldr	r2, [pc, #192]	; (80040ac <UART_init+0x18c>)
 8003fec:	4413      	add	r3, r2
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f004 fa54 	bl	800849c <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8003ff4:	79fb      	ldrb	r3, [r7, #7]
 8003ff6:	4a2d      	ldr	r2, [pc, #180]	; (80040ac <UART_init+0x18c>)
 8003ff8:	019b      	lsls	r3, r3, #6
 8003ffa:	4413      	add	r3, r2
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	68da      	ldr	r2, [r3, #12]
 8004000:	79fb      	ldrb	r3, [r7, #7]
 8004002:	492a      	ldr	r1, [pc, #168]	; (80040ac <UART_init+0x18c>)
 8004004:	019b      	lsls	r3, r3, #6
 8004006:	440b      	add	r3, r1
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800400e:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8004010:	79fb      	ldrb	r3, [r7, #7]
 8004012:	4a27      	ldr	r2, [pc, #156]	; (80040b0 <UART_init+0x190>)
 8004014:	56d3      	ldrsb	r3, [r2, r3]
 8004016:	2201      	movs	r2, #1
 8004018:	2101      	movs	r1, #1
 800401a:	4618      	mov	r0, r3
 800401c:	f002 fa77 	bl	800650e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8004020:	79fb      	ldrb	r3, [r7, #7]
 8004022:	4a23      	ldr	r2, [pc, #140]	; (80040b0 <UART_init+0x190>)
 8004024:	56d3      	ldrsb	r3, [r2, r3]
 8004026:	4618      	mov	r0, r3
 8004028:	f002 fa8d 	bl	8006546 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 800402c:	79fb      	ldrb	r3, [r7, #7]
 800402e:	019b      	lsls	r3, r3, #6
 8004030:	4a1e      	ldr	r2, [pc, #120]	; (80040ac <UART_init+0x18c>)
 8004032:	1898      	adds	r0, r3, r2
 8004034:	79fb      	ldrb	r3, [r7, #7]
 8004036:	79fa      	ldrb	r2, [r7, #7]
 8004038:	4919      	ldr	r1, [pc, #100]	; (80040a0 <UART_init+0x180>)
 800403a:	5c8a      	ldrb	r2, [r1, r2]
 800403c:	01db      	lsls	r3, r3, #7
 800403e:	4413      	add	r3, r2
 8004040:	4a1c      	ldr	r2, [pc, #112]	; (80040b4 <UART_init+0x194>)
 8004042:	4413      	add	r3, r2
 8004044:	2201      	movs	r2, #1
 8004046:	4619      	mov	r1, r3
 8004048:	f004 fab9 	bl	80085be <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 800404c:	4b1a      	ldr	r3, [pc, #104]	; (80040b8 <UART_init+0x198>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	6898      	ldr	r0, [r3, #8]
 8004052:	2300      	movs	r3, #0
 8004054:	2202      	movs	r2, #2
 8004056:	2100      	movs	r1, #0
 8004058:	f005 f90e 	bl	8009278 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 800405c:	4b16      	ldr	r3, [pc, #88]	; (80040b8 <UART_init+0x198>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68d8      	ldr	r0, [r3, #12]
 8004062:	2300      	movs	r3, #0
 8004064:	2202      	movs	r2, #2
 8004066:	2100      	movs	r1, #0
 8004068:	f005 f906 	bl	8009278 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 800406c:	4b12      	ldr	r3, [pc, #72]	; (80040b8 <UART_init+0x198>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	6858      	ldr	r0, [r3, #4]
 8004072:	2300      	movs	r3, #0
 8004074:	2202      	movs	r2, #2
 8004076:	2100      	movs	r1, #0
 8004078:	f005 f8fe 	bl	8009278 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 800407c:	79fb      	ldrb	r3, [r7, #7]
 800407e:	4a0f      	ldr	r2, [pc, #60]	; (80040bc <UART_init+0x19c>)
 8004080:	2101      	movs	r1, #1
 8004082:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8004086:	bf00      	nop
 8004088:	3708      	adds	r7, #8
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	0800f2f8 	.word	0x0800f2f8
 8004094:	0800f308 	.word	0x0800f308
 8004098:	0800f344 	.word	0x0800f344
 800409c:	20002780 	.word	0x20002780
 80040a0:	2000277c 	.word	0x2000277c
 80040a4:	2000278c 	.word	0x2000278c
 80040a8:	2000001c 	.word	0x2000001c
 80040ac:	2000253c 	.word	0x2000253c
 80040b0:	08018260 	.word	0x08018260
 80040b4:	200025fc 	.word	0x200025fc
 80040b8:	20000044 	.word	0x20000044
 80040bc:	20002798 	.word	0x20002798

080040c0 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	4603      	mov	r3, r0
 80040c8:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 80040ca:	79fb      	ldrb	r3, [r7, #7]
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d906      	bls.n	80040de <UART_data_ready+0x1e>
 80040d0:	4a07      	ldr	r2, [pc, #28]	; (80040f0 <UART_data_ready+0x30>)
 80040d2:	21c8      	movs	r1, #200	; 0xc8
 80040d4:	4807      	ldr	r0, [pc, #28]	; (80040f4 <UART_data_ready+0x34>)
 80040d6:	f005 f8bd 	bl	8009254 <printf>
 80040da:	f7ff ff0b 	bl	8003ef4 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 80040de:	79fb      	ldrb	r3, [r7, #7]
 80040e0:	4a05      	ldr	r2, [pc, #20]	; (80040f8 <UART_data_ready+0x38>)
 80040e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3708      	adds	r7, #8
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	0800f344 	.word	0x0800f344
 80040f4:	0800f308 	.word	0x0800f308
 80040f8:	2000278c 	.word	0x2000278c

080040fc <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	4603      	mov	r3, r0
 8004104:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8004106:	79fb      	ldrb	r3, [r7, #7]
 8004108:	2b02      	cmp	r3, #2
 800410a:	d906      	bls.n	800411a <UART_get_next_byte+0x1e>
 800410c:	4a22      	ldr	r2, [pc, #136]	; (8004198 <UART_get_next_byte+0x9c>)
 800410e:	21d4      	movs	r1, #212	; 0xd4
 8004110:	4822      	ldr	r0, [pc, #136]	; (800419c <UART_get_next_byte+0xa0>)
 8004112:	f005 f89f 	bl	8009254 <printf>
 8004116:	f7ff feed 	bl	8003ef4 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 800411a:	79fb      	ldrb	r3, [r7, #7]
 800411c:	4a20      	ldr	r2, [pc, #128]	; (80041a0 <UART_get_next_byte+0xa4>)
 800411e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <UART_get_next_byte+0x2e>
		return 0;
 8004126:	2300      	movs	r3, #0
 8004128:	e031      	b.n	800418e <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 800412a:	79fa      	ldrb	r2, [r7, #7]
 800412c:	79fb      	ldrb	r3, [r7, #7]
 800412e:	491d      	ldr	r1, [pc, #116]	; (80041a4 <UART_get_next_byte+0xa8>)
 8004130:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004134:	491c      	ldr	r1, [pc, #112]	; (80041a8 <UART_get_next_byte+0xac>)
 8004136:	01d2      	lsls	r2, r2, #7
 8004138:	440a      	add	r2, r1
 800413a:	4413      	add	r3, r2
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8004140:	79fb      	ldrb	r3, [r7, #7]
 8004142:	4a18      	ldr	r2, [pc, #96]	; (80041a4 <UART_get_next_byte+0xa8>)
 8004144:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004148:	1c5a      	adds	r2, r3, #1
 800414a:	79fb      	ldrb	r3, [r7, #7]
 800414c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004150:	4914      	ldr	r1, [pc, #80]	; (80041a4 <UART_get_next_byte+0xa8>)
 8004152:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8004156:	79fb      	ldrb	r3, [r7, #7]
 8004158:	4a14      	ldr	r2, [pc, #80]	; (80041ac <UART_get_next_byte+0xb0>)
 800415a:	56d3      	ldrsb	r3, [r2, r3]
 800415c:	4618      	mov	r0, r3
 800415e:	f7ff fea5 	bl	8003eac <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8004162:	79fb      	ldrb	r3, [r7, #7]
 8004164:	4a12      	ldr	r2, [pc, #72]	; (80041b0 <UART_get_next_byte+0xb4>)
 8004166:	5cd3      	ldrb	r3, [r2, r3]
 8004168:	4619      	mov	r1, r3
 800416a:	79fb      	ldrb	r3, [r7, #7]
 800416c:	4a0d      	ldr	r2, [pc, #52]	; (80041a4 <UART_get_next_byte+0xa8>)
 800416e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004172:	4299      	cmp	r1, r3
 8004174:	d104      	bne.n	8004180 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8004176:	79fb      	ldrb	r3, [r7, #7]
 8004178:	4a09      	ldr	r2, [pc, #36]	; (80041a0 <UART_get_next_byte+0xa4>)
 800417a:	2100      	movs	r1, #0
 800417c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8004180:	79fb      	ldrb	r3, [r7, #7]
 8004182:	4a0a      	ldr	r2, [pc, #40]	; (80041ac <UART_get_next_byte+0xb0>)
 8004184:	56d3      	ldrsb	r3, [r2, r3]
 8004186:	4618      	mov	r0, r3
 8004188:	f7ff fe74 	bl	8003e74 <__NVIC_EnableIRQ>
	return ret;
 800418c:	7bfb      	ldrb	r3, [r7, #15]
}
 800418e:	4618      	mov	r0, r3
 8004190:	3710      	adds	r7, #16
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	0800f344 	.word	0x0800f344
 800419c:	0800f308 	.word	0x0800f308
 80041a0:	2000278c 	.word	0x2000278c
 80041a4:	20002780 	.word	0x20002780
 80041a8:	200025fc 	.word	0x200025fc
 80041ac:	08018260 	.word	0x08018260
 80041b0:	2000277c 	.word	0x2000277c

080041b4 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	4603      	mov	r3, r0
 80041bc:	460a      	mov	r2, r1
 80041be:	71fb      	strb	r3, [r7, #7]
 80041c0:	4613      	mov	r3, r2
 80041c2:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 80041c4:	79fb      	ldrb	r3, [r7, #7]
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d907      	bls.n	80041da <UART_putc+0x26>
 80041ca:	4a16      	ldr	r2, [pc, #88]	; (8004224 <UART_putc+0x70>)
 80041cc:	f240 113d 	movw	r1, #317	; 0x13d
 80041d0:	4815      	ldr	r0, [pc, #84]	; (8004228 <UART_putc+0x74>)
 80041d2:	f005 f83f 	bl	8009254 <printf>
 80041d6:	f7ff fe8d 	bl	8003ef4 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 80041da:	79fb      	ldrb	r3, [r7, #7]
 80041dc:	4a13      	ldr	r2, [pc, #76]	; (800422c <UART_putc+0x78>)
 80041de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d019      	beq.n	800421a <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80041e6:	79fb      	ldrb	r3, [r7, #7]
 80041e8:	4a11      	ldr	r2, [pc, #68]	; (8004230 <UART_putc+0x7c>)
 80041ea:	56d3      	ldrsb	r3, [r2, r3]
 80041ec:	4618      	mov	r0, r3
 80041ee:	f7ff fe5d 	bl	8003eac <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 80041f2:	79fb      	ldrb	r3, [r7, #7]
 80041f4:	019b      	lsls	r3, r3, #6
 80041f6:	4a0f      	ldr	r2, [pc, #60]	; (8004234 <UART_putc+0x80>)
 80041f8:	4413      	add	r3, r2
 80041fa:	1db9      	adds	r1, r7, #6
 80041fc:	2201      	movs	r2, #1
 80041fe:	4618      	mov	r0, r3
 8004200:	f004 f999 	bl	8008536 <HAL_UART_Transmit_IT>
 8004204:	4603      	mov	r3, r0
 8004206:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8004208:	79fb      	ldrb	r3, [r7, #7]
 800420a:	4a09      	ldr	r2, [pc, #36]	; (8004230 <UART_putc+0x7c>)
 800420c:	56d3      	ldrsb	r3, [r2, r3]
 800420e:	4618      	mov	r0, r3
 8004210:	f7ff fe30 	bl	8003e74 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8004214:	7bfb      	ldrb	r3, [r7, #15]
 8004216:	2b02      	cmp	r3, #2
 8004218:	d0e5      	beq.n	80041e6 <UART_putc+0x32>
	}
}
 800421a:	bf00      	nop
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	0800f344 	.word	0x0800f344
 8004228:	0800f308 	.word	0x0800f308
 800422c:	20002798 	.word	0x20002798
 8004230:	08018260 	.word	0x08018260
 8004234:	2000253c 	.word	0x2000253c

08004238 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8004238:	b480      	push	{r7}
 800423a:	b087      	sub	sp, #28
 800423c:	af00      	add	r7, sp, #0
 800423e:	4603      	mov	r3, r0
 8004240:	60b9      	str	r1, [r7, #8]
 8004242:	607a      	str	r2, [r7, #4]
 8004244:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8004246:	7bfb      	ldrb	r3, [r7, #15]
 8004248:	4a13      	ldr	r2, [pc, #76]	; (8004298 <UART_impolite_force_puts_on_uart+0x60>)
 800424a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d01d      	beq.n	800428e <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8004252:	7bfb      	ldrb	r3, [r7, #15]
 8004254:	4a11      	ldr	r2, [pc, #68]	; (800429c <UART_impolite_force_puts_on_uart+0x64>)
 8004256:	019b      	lsls	r3, r3, #6
 8004258:	4413      	add	r3, r2
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 800425e:	2300      	movs	r3, #0
 8004260:	617b      	str	r3, [r7, #20]
 8004262:	e010      	b.n	8004286 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8004264:	bf00      	nop
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800426e:	2b00      	cmp	r3, #0
 8004270:	d0f9      	beq.n	8004266 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8004272:	68ba      	ldr	r2, [r7, #8]
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	4413      	add	r3, r2
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	461a      	mov	r2, r3
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	3301      	adds	r3, #1
 8004284:	617b      	str	r3, [r7, #20]
 8004286:	697a      	ldr	r2, [r7, #20]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	429a      	cmp	r2, r3
 800428c:	d3ea      	bcc.n	8004264 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 800428e:	bf00      	nop
 8004290:	371c      	adds	r7, #28
 8004292:	46bd      	mov	sp, r7
 8004294:	bc80      	pop	{r7}
 8004296:	4770      	bx	lr
 8004298:	20002798 	.word	0x20002798
 800429c:	2000253c 	.word	0x2000253c

080042a0 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80042a4:	4802      	ldr	r0, [pc, #8]	; (80042b0 <USART1_IRQHandler+0x10>)
 80042a6:	f004 f9df 	bl	8008668 <HAL_UART_IRQHandler>
}
 80042aa:	bf00      	nop
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	2000253c 	.word	0x2000253c

080042b4 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 80042b8:	4802      	ldr	r0, [pc, #8]	; (80042c4 <USART2_IRQHandler+0x10>)
 80042ba:	f004 f9d5 	bl	8008668 <HAL_UART_IRQHandler>
}
 80042be:	bf00      	nop
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	2000257c 	.word	0x2000257c

080042c8 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 80042cc:	4802      	ldr	r0, [pc, #8]	; (80042d8 <USART3_IRQHandler+0x10>)
 80042ce:	f004 f9cb 	bl	8008668 <HAL_UART_IRQHandler>
}
 80042d2:	bf00      	nop
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	200025bc 	.word	0x200025bc

080042dc <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a1e      	ldr	r2, [pc, #120]	; (8004364 <HAL_UART_RxCpltCallback+0x88>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d102      	bne.n	80042f4 <HAL_UART_RxCpltCallback+0x18>
 80042ee:	2300      	movs	r3, #0
 80042f0:	73fb      	strb	r3, [r7, #15]
 80042f2:	e00e      	b.n	8004312 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a1b      	ldr	r2, [pc, #108]	; (8004368 <HAL_UART_RxCpltCallback+0x8c>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d102      	bne.n	8004304 <HAL_UART_RxCpltCallback+0x28>
 80042fe:	2301      	movs	r3, #1
 8004300:	73fb      	strb	r3, [r7, #15]
 8004302:	e006      	b.n	8004312 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a18      	ldr	r2, [pc, #96]	; (800436c <HAL_UART_RxCpltCallback+0x90>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d126      	bne.n	800435c <HAL_UART_RxCpltCallback+0x80>
 800430e:	2302      	movs	r3, #2
 8004310:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8004312:	7bfb      	ldrb	r3, [r7, #15]
 8004314:	4a16      	ldr	r2, [pc, #88]	; (8004370 <HAL_UART_RxCpltCallback+0x94>)
 8004316:	2101      	movs	r1, #1
 8004318:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 800431c:	7bfb      	ldrb	r3, [r7, #15]
 800431e:	4a15      	ldr	r2, [pc, #84]	; (8004374 <HAL_UART_RxCpltCallback+0x98>)
 8004320:	5cd3      	ldrb	r3, [r2, r3]
 8004322:	3301      	adds	r3, #1
 8004324:	425a      	negs	r2, r3
 8004326:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800432a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800432e:	bf58      	it	pl
 8004330:	4253      	negpl	r3, r2
 8004332:	7bfa      	ldrb	r2, [r7, #15]
 8004334:	b2d9      	uxtb	r1, r3
 8004336:	4b0f      	ldr	r3, [pc, #60]	; (8004374 <HAL_UART_RxCpltCallback+0x98>)
 8004338:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 800433a:	7bfb      	ldrb	r3, [r7, #15]
 800433c:	019b      	lsls	r3, r3, #6
 800433e:	4a0e      	ldr	r2, [pc, #56]	; (8004378 <HAL_UART_RxCpltCallback+0x9c>)
 8004340:	1898      	adds	r0, r3, r2
 8004342:	7bfb      	ldrb	r3, [r7, #15]
 8004344:	7bfa      	ldrb	r2, [r7, #15]
 8004346:	490b      	ldr	r1, [pc, #44]	; (8004374 <HAL_UART_RxCpltCallback+0x98>)
 8004348:	5c8a      	ldrb	r2, [r1, r2]
 800434a:	01db      	lsls	r3, r3, #7
 800434c:	4413      	add	r3, r2
 800434e:	4a0b      	ldr	r2, [pc, #44]	; (800437c <HAL_UART_RxCpltCallback+0xa0>)
 8004350:	4413      	add	r3, r2
 8004352:	2201      	movs	r2, #1
 8004354:	4619      	mov	r1, r3
 8004356:	f004 f932 	bl	80085be <HAL_UART_Receive_IT>
 800435a:	e000      	b.n	800435e <HAL_UART_RxCpltCallback+0x82>
	else return;
 800435c:	bf00      	nop
}
 800435e:	3710      	adds	r7, #16
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	40013800 	.word	0x40013800
 8004368:	40004400 	.word	0x40004400
 800436c:	40004800 	.word	0x40004800
 8004370:	2000278c 	.word	0x2000278c
 8004374:	2000277c 	.word	0x2000277c
 8004378:	2000253c 	.word	0x2000253c
 800437c:	200025fc 	.word	0x200025fc

08004380 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b08c      	sub	sp, #48	; 0x30
 8004384:	af02      	add	r7, sp, #8
 8004386:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	22c0      	movs	r2, #192	; 0xc0
 800438e:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2200      	movs	r2, #0
 8004396:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2200      	movs	r2, #0
 800439e:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2200      	movs	r2, #0
 80043a6:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2200      	movs	r2, #0
 80043ae:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	2200      	movs	r2, #0
 80043b6:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2200      	movs	r2, #0
 80043be:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a53      	ldr	r2, [pc, #332]	; (8004514 <HAL_UART_MspInit+0x194>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d142      	bne.n	8004450 <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 80043ca:	4b53      	ldr	r3, [pc, #332]	; (8004518 <HAL_UART_MspInit+0x198>)
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	4a52      	ldr	r2, [pc, #328]	; (8004518 <HAL_UART_MspInit+0x198>)
 80043d0:	f043 0301 	orr.w	r3, r3, #1
 80043d4:	6193      	str	r3, [r2, #24]
 80043d6:	4b50      	ldr	r3, [pc, #320]	; (8004518 <HAL_UART_MspInit+0x198>)
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	623b      	str	r3, [r7, #32]
 80043e0:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80043e2:	4b4d      	ldr	r3, [pc, #308]	; (8004518 <HAL_UART_MspInit+0x198>)
 80043e4:	699b      	ldr	r3, [r3, #24]
 80043e6:	4a4c      	ldr	r2, [pc, #304]	; (8004518 <HAL_UART_MspInit+0x198>)
 80043e8:	f043 0308 	orr.w	r3, r3, #8
 80043ec:	6193      	str	r3, [r2, #24]
 80043ee:	4b4a      	ldr	r3, [pc, #296]	; (8004518 <HAL_UART_MspInit+0x198>)
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	f003 0308 	and.w	r3, r3, #8
 80043f6:	61fb      	str	r3, [r7, #28]
 80043f8:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 80043fa:	2303      	movs	r3, #3
 80043fc:	9300      	str	r3, [sp, #0]
 80043fe:	2301      	movs	r3, #1
 8004400:	2202      	movs	r2, #2
 8004402:	2140      	movs	r1, #64	; 0x40
 8004404:	4845      	ldr	r0, [pc, #276]	; (800451c <HAL_UART_MspInit+0x19c>)
 8004406:	f7fe fd8f 	bl	8002f28 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800440a:	2303      	movs	r3, #3
 800440c:	9300      	str	r3, [sp, #0]
 800440e:	2301      	movs	r3, #1
 8004410:	2200      	movs	r2, #0
 8004412:	2180      	movs	r1, #128	; 0x80
 8004414:	4841      	ldr	r0, [pc, #260]	; (800451c <HAL_UART_MspInit+0x19c>)
 8004416:	f7fe fd87 	bl	8002f28 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 800441a:	4b41      	ldr	r3, [pc, #260]	; (8004520 <HAL_UART_MspInit+0x1a0>)
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	627b      	str	r3, [r7, #36]	; 0x24
 8004420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004422:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004426:	627b      	str	r3, [r7, #36]	; 0x24
 8004428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800442a:	f043 0304 	orr.w	r3, r3, #4
 800442e:	627b      	str	r3, [r7, #36]	; 0x24
 8004430:	4a3b      	ldr	r2, [pc, #236]	; (8004520 <HAL_UART_MspInit+0x1a0>)
 8004432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004434:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8004436:	4b38      	ldr	r3, [pc, #224]	; (8004518 <HAL_UART_MspInit+0x198>)
 8004438:	699b      	ldr	r3, [r3, #24]
 800443a:	4a37      	ldr	r2, [pc, #220]	; (8004518 <HAL_UART_MspInit+0x198>)
 800443c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004440:	6193      	str	r3, [r2, #24]
 8004442:	4b35      	ldr	r3, [pc, #212]	; (8004518 <HAL_UART_MspInit+0x198>)
 8004444:	699b      	ldr	r3, [r3, #24]
 8004446:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800444a:	61bb      	str	r3, [r7, #24]
 800444c:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 800444e:	e05c      	b.n	800450a <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a33      	ldr	r2, [pc, #204]	; (8004524 <HAL_UART_MspInit+0x1a4>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d128      	bne.n	80044ac <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 800445a:	4b2f      	ldr	r3, [pc, #188]	; (8004518 <HAL_UART_MspInit+0x198>)
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	4a2e      	ldr	r2, [pc, #184]	; (8004518 <HAL_UART_MspInit+0x198>)
 8004460:	f043 0304 	orr.w	r3, r3, #4
 8004464:	6193      	str	r3, [r2, #24]
 8004466:	4b2c      	ldr	r3, [pc, #176]	; (8004518 <HAL_UART_MspInit+0x198>)
 8004468:	699b      	ldr	r3, [r3, #24]
 800446a:	f003 0304 	and.w	r3, r3, #4
 800446e:	617b      	str	r3, [r7, #20]
 8004470:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8004472:	2303      	movs	r3, #3
 8004474:	9300      	str	r3, [sp, #0]
 8004476:	2301      	movs	r3, #1
 8004478:	2202      	movs	r2, #2
 800447a:	2104      	movs	r1, #4
 800447c:	482a      	ldr	r0, [pc, #168]	; (8004528 <HAL_UART_MspInit+0x1a8>)
 800447e:	f7fe fd53 	bl	8002f28 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8004482:	2303      	movs	r3, #3
 8004484:	9300      	str	r3, [sp, #0]
 8004486:	2301      	movs	r3, #1
 8004488:	2200      	movs	r2, #0
 800448a:	2108      	movs	r1, #8
 800448c:	4826      	ldr	r0, [pc, #152]	; (8004528 <HAL_UART_MspInit+0x1a8>)
 800448e:	f7fe fd4b 	bl	8002f28 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8004492:	4b21      	ldr	r3, [pc, #132]	; (8004518 <HAL_UART_MspInit+0x198>)
 8004494:	69db      	ldr	r3, [r3, #28]
 8004496:	4a20      	ldr	r2, [pc, #128]	; (8004518 <HAL_UART_MspInit+0x198>)
 8004498:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800449c:	61d3      	str	r3, [r2, #28]
 800449e:	4b1e      	ldr	r3, [pc, #120]	; (8004518 <HAL_UART_MspInit+0x198>)
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044a6:	613b      	str	r3, [r7, #16]
 80044a8:	693b      	ldr	r3, [r7, #16]
}
 80044aa:	e02e      	b.n	800450a <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a1e      	ldr	r2, [pc, #120]	; (800452c <HAL_UART_MspInit+0x1ac>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d129      	bne.n	800450a <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80044b6:	4b18      	ldr	r3, [pc, #96]	; (8004518 <HAL_UART_MspInit+0x198>)
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	4a17      	ldr	r2, [pc, #92]	; (8004518 <HAL_UART_MspInit+0x198>)
 80044bc:	f043 0308 	orr.w	r3, r3, #8
 80044c0:	6193      	str	r3, [r2, #24]
 80044c2:	4b15      	ldr	r3, [pc, #84]	; (8004518 <HAL_UART_MspInit+0x198>)
 80044c4:	699b      	ldr	r3, [r3, #24]
 80044c6:	f003 0308 	and.w	r3, r3, #8
 80044ca:	60fb      	str	r3, [r7, #12]
 80044cc:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80044ce:	2303      	movs	r3, #3
 80044d0:	9300      	str	r3, [sp, #0]
 80044d2:	2301      	movs	r3, #1
 80044d4:	2202      	movs	r2, #2
 80044d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80044da:	4810      	ldr	r0, [pc, #64]	; (800451c <HAL_UART_MspInit+0x19c>)
 80044dc:	f7fe fd24 	bl	8002f28 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80044e0:	2303      	movs	r3, #3
 80044e2:	9300      	str	r3, [sp, #0]
 80044e4:	2301      	movs	r3, #1
 80044e6:	2200      	movs	r2, #0
 80044e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80044ec:	480b      	ldr	r0, [pc, #44]	; (800451c <HAL_UART_MspInit+0x19c>)
 80044ee:	f7fe fd1b 	bl	8002f28 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 80044f2:	4b09      	ldr	r3, [pc, #36]	; (8004518 <HAL_UART_MspInit+0x198>)
 80044f4:	69db      	ldr	r3, [r3, #28]
 80044f6:	4a08      	ldr	r2, [pc, #32]	; (8004518 <HAL_UART_MspInit+0x198>)
 80044f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044fc:	61d3      	str	r3, [r2, #28]
 80044fe:	4b06      	ldr	r3, [pc, #24]	; (8004518 <HAL_UART_MspInit+0x198>)
 8004500:	69db      	ldr	r3, [r3, #28]
 8004502:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004506:	60bb      	str	r3, [r7, #8]
 8004508:	68bb      	ldr	r3, [r7, #8]
}
 800450a:	bf00      	nop
 800450c:	3728      	adds	r7, #40	; 0x28
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	40013800 	.word	0x40013800
 8004518:	40021000 	.word	0x40021000
 800451c:	40010c00 	.word	0x40010c00
 8004520:	40010000 	.word	0x40010000
 8004524:	40004400 	.word	0x40004400
 8004528:	40010800 	.word	0x40010800
 800452c:	40004800 	.word	0x40004800

08004530 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800453c:	2b08      	cmp	r3, #8
 800453e:	d106      	bne.n	800454e <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2222      	movs	r2, #34	; 0x22
 800454a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 800454e:	bf00      	nop
 8004550:	370c      	adds	r7, #12
 8004552:	46bd      	mov	sp, r7
 8004554:	bc80      	pop	{r7}
 8004556:	4770      	bx	lr

08004558 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 800455c:	4b03      	ldr	r3, [pc, #12]	; (800456c <WWDG_IRQHandler+0x14>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4903      	ldr	r1, [pc, #12]	; (8004570 <WWDG_IRQHandler+0x18>)
 8004562:	4618      	mov	r0, r3
 8004564:	f7ff f960 	bl	8003828 <dump_printf>
	while(1);
 8004568:	e7fe      	b.n	8004568 <WWDG_IRQHandler+0x10>
 800456a:	bf00      	nop
 800456c:	20000028 	.word	0x20000028
 8004570:	0800f3d4 	.word	0x0800f3d4

08004574 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8004578:	4b03      	ldr	r3, [pc, #12]	; (8004588 <PVD_IRQHandler+0x14>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4903      	ldr	r1, [pc, #12]	; (800458c <PVD_IRQHandler+0x18>)
 800457e:	4618      	mov	r0, r3
 8004580:	f7ff f952 	bl	8003828 <dump_printf>
	while(1);
 8004584:	e7fe      	b.n	8004584 <PVD_IRQHandler+0x10>
 8004586:	bf00      	nop
 8004588:	20000028 	.word	0x20000028
 800458c:	0800f3dc 	.word	0x0800f3dc

08004590 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8004594:	4b03      	ldr	r3, [pc, #12]	; (80045a4 <TAMPER_IRQHandler+0x14>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4903      	ldr	r1, [pc, #12]	; (80045a8 <TAMPER_IRQHandler+0x18>)
 800459a:	4618      	mov	r0, r3
 800459c:	f7ff f944 	bl	8003828 <dump_printf>
	while(1);
 80045a0:	e7fe      	b.n	80045a0 <TAMPER_IRQHandler+0x10>
 80045a2:	bf00      	nop
 80045a4:	20000028 	.word	0x20000028
 80045a8:	0800f3e0 	.word	0x0800f3e0

080045ac <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 80045b0:	4b03      	ldr	r3, [pc, #12]	; (80045c0 <RTC_IRQHandler+0x14>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4903      	ldr	r1, [pc, #12]	; (80045c4 <RTC_IRQHandler+0x18>)
 80045b6:	4618      	mov	r0, r3
 80045b8:	f7ff f936 	bl	8003828 <dump_printf>
	while(1);
 80045bc:	e7fe      	b.n	80045bc <RTC_IRQHandler+0x10>
 80045be:	bf00      	nop
 80045c0:	20000028 	.word	0x20000028
 80045c4:	0800f3e8 	.word	0x0800f3e8

080045c8 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 80045cc:	4b03      	ldr	r3, [pc, #12]	; (80045dc <FLASH_IRQHandler+0x14>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4903      	ldr	r1, [pc, #12]	; (80045e0 <FLASH_IRQHandler+0x18>)
 80045d2:	4618      	mov	r0, r3
 80045d4:	f7ff f928 	bl	8003828 <dump_printf>
	while(1);
 80045d8:	e7fe      	b.n	80045d8 <FLASH_IRQHandler+0x10>
 80045da:	bf00      	nop
 80045dc:	20000028 	.word	0x20000028
 80045e0:	0800f3ec 	.word	0x0800f3ec

080045e4 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 80045e8:	4b03      	ldr	r3, [pc, #12]	; (80045f8 <RCC_IRQHandler+0x14>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4903      	ldr	r1, [pc, #12]	; (80045fc <RCC_IRQHandler+0x18>)
 80045ee:	4618      	mov	r0, r3
 80045f0:	f7ff f91a 	bl	8003828 <dump_printf>
	while(1);
 80045f4:	e7fe      	b.n	80045f4 <RCC_IRQHandler+0x10>
 80045f6:	bf00      	nop
 80045f8:	20000028 	.word	0x20000028
 80045fc:	0800f3f4 	.word	0x0800f3f4

08004600 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8004604:	4b03      	ldr	r3, [pc, #12]	; (8004614 <DMA1_Channel2_IRQHandler+0x14>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4903      	ldr	r1, [pc, #12]	; (8004618 <DMA1_Channel2_IRQHandler+0x18>)
 800460a:	4618      	mov	r0, r3
 800460c:	f7ff f90c 	bl	8003828 <dump_printf>
	while(1);
 8004610:	e7fe      	b.n	8004610 <DMA1_Channel2_IRQHandler+0x10>
 8004612:	bf00      	nop
 8004614:	20000028 	.word	0x20000028
 8004618:	0800f430 	.word	0x0800f430

0800461c <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8004620:	4b03      	ldr	r3, [pc, #12]	; (8004630 <DMA1_Channel3_IRQHandler+0x14>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4903      	ldr	r1, [pc, #12]	; (8004634 <DMA1_Channel3_IRQHandler+0x18>)
 8004626:	4618      	mov	r0, r3
 8004628:	f7ff f8fe 	bl	8003828 <dump_printf>
	while(1);
 800462c:	e7fe      	b.n	800462c <DMA1_Channel3_IRQHandler+0x10>
 800462e:	bf00      	nop
 8004630:	20000028 	.word	0x20000028
 8004634:	0800f440 	.word	0x0800f440

08004638 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 800463c:	4b03      	ldr	r3, [pc, #12]	; (800464c <DMA1_Channel4_IRQHandler+0x14>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4903      	ldr	r1, [pc, #12]	; (8004650 <DMA1_Channel4_IRQHandler+0x18>)
 8004642:	4618      	mov	r0, r3
 8004644:	f7ff f8f0 	bl	8003828 <dump_printf>
	while(1);
 8004648:	e7fe      	b.n	8004648 <DMA1_Channel4_IRQHandler+0x10>
 800464a:	bf00      	nop
 800464c:	20000028 	.word	0x20000028
 8004650:	0800f450 	.word	0x0800f450

08004654 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8004658:	4b03      	ldr	r3, [pc, #12]	; (8004668 <DMA1_Channel5_IRQHandler+0x14>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4903      	ldr	r1, [pc, #12]	; (800466c <DMA1_Channel5_IRQHandler+0x18>)
 800465e:	4618      	mov	r0, r3
 8004660:	f7ff f8e2 	bl	8003828 <dump_printf>
	while(1);
 8004664:	e7fe      	b.n	8004664 <DMA1_Channel5_IRQHandler+0x10>
 8004666:	bf00      	nop
 8004668:	20000028 	.word	0x20000028
 800466c:	0800f460 	.word	0x0800f460

08004670 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8004674:	4b03      	ldr	r3, [pc, #12]	; (8004684 <DMA1_Channel6_IRQHandler+0x14>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4903      	ldr	r1, [pc, #12]	; (8004688 <DMA1_Channel6_IRQHandler+0x18>)
 800467a:	4618      	mov	r0, r3
 800467c:	f7ff f8d4 	bl	8003828 <dump_printf>
	while(1);
 8004680:	e7fe      	b.n	8004680 <DMA1_Channel6_IRQHandler+0x10>
 8004682:	bf00      	nop
 8004684:	20000028 	.word	0x20000028
 8004688:	0800f470 	.word	0x0800f470

0800468c <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8004690:	4b03      	ldr	r3, [pc, #12]	; (80046a0 <DMA1_Channel7_IRQHandler+0x14>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4903      	ldr	r1, [pc, #12]	; (80046a4 <DMA1_Channel7_IRQHandler+0x18>)
 8004696:	4618      	mov	r0, r3
 8004698:	f7ff f8c6 	bl	8003828 <dump_printf>
	while(1);
 800469c:	e7fe      	b.n	800469c <DMA1_Channel7_IRQHandler+0x10>
 800469e:	bf00      	nop
 80046a0:	20000028 	.word	0x20000028
 80046a4:	0800f480 	.word	0x0800f480

080046a8 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 80046ac:	4b03      	ldr	r3, [pc, #12]	; (80046bc <ADC1_2_IRQHandler+0x14>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4903      	ldr	r1, [pc, #12]	; (80046c0 <ADC1_2_IRQHandler+0x18>)
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7ff f8b8 	bl	8003828 <dump_printf>
	while(1);
 80046b8:	e7fe      	b.n	80046b8 <ADC1_2_IRQHandler+0x10>
 80046ba:	bf00      	nop
 80046bc:	20000028 	.word	0x20000028
 80046c0:	0800f490 	.word	0x0800f490

080046c4 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 80046c8:	4b03      	ldr	r3, [pc, #12]	; (80046d8 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4903      	ldr	r1, [pc, #12]	; (80046dc <USB_HP_CAN1_TX_IRQHandler+0x18>)
 80046ce:	4618      	mov	r0, r3
 80046d0:	f7ff f8aa 	bl	8003828 <dump_printf>
	while(1);
 80046d4:	e7fe      	b.n	80046d4 <USB_HP_CAN1_TX_IRQHandler+0x10>
 80046d6:	bf00      	nop
 80046d8:	20000028 	.word	0x20000028
 80046dc:	0800f498 	.word	0x0800f498

080046e0 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 80046e4:	4b03      	ldr	r3, [pc, #12]	; (80046f4 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4903      	ldr	r1, [pc, #12]	; (80046f8 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 80046ea:	4618      	mov	r0, r3
 80046ec:	f7ff f89c 	bl	8003828 <dump_printf>
	while(1);
 80046f0:	e7fe      	b.n	80046f0 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 80046f2:	bf00      	nop
 80046f4:	20000028 	.word	0x20000028
 80046f8:	0800f4a8 	.word	0x0800f4a8

080046fc <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8004700:	4b03      	ldr	r3, [pc, #12]	; (8004710 <CAN1_RX1_IRQHandler+0x14>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4903      	ldr	r1, [pc, #12]	; (8004714 <CAN1_RX1_IRQHandler+0x18>)
 8004706:	4618      	mov	r0, r3
 8004708:	f7ff f88e 	bl	8003828 <dump_printf>
	while(1);
 800470c:	e7fe      	b.n	800470c <CAN1_RX1_IRQHandler+0x10>
 800470e:	bf00      	nop
 8004710:	20000028 	.word	0x20000028
 8004714:	0800f4b8 	.word	0x0800f4b8

08004718 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 800471c:	4b03      	ldr	r3, [pc, #12]	; (800472c <CAN1_SCE_IRQHandler+0x14>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4903      	ldr	r1, [pc, #12]	; (8004730 <CAN1_SCE_IRQHandler+0x18>)
 8004722:	4618      	mov	r0, r3
 8004724:	f7ff f880 	bl	8003828 <dump_printf>
	while(1);
 8004728:	e7fe      	b.n	8004728 <CAN1_SCE_IRQHandler+0x10>
 800472a:	bf00      	nop
 800472c:	20000028 	.word	0x20000028
 8004730:	0800f4c4 	.word	0x0800f4c4

08004734 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8004738:	4b03      	ldr	r3, [pc, #12]	; (8004748 <TIM1_BRK_IRQHandler+0x14>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4903      	ldr	r1, [pc, #12]	; (800474c <TIM1_BRK_IRQHandler+0x18>)
 800473e:	4618      	mov	r0, r3
 8004740:	f7ff f872 	bl	8003828 <dump_printf>
	while(1);
 8004744:	e7fe      	b.n	8004744 <TIM1_BRK_IRQHandler+0x10>
 8004746:	bf00      	nop
 8004748:	20000028 	.word	0x20000028
 800474c:	0800f4d8 	.word	0x0800f4d8

08004750 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8004754:	4b03      	ldr	r3, [pc, #12]	; (8004764 <TIM1_TRG_COM_IRQHandler+0x14>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4903      	ldr	r1, [pc, #12]	; (8004768 <TIM1_TRG_COM_IRQHandler+0x18>)
 800475a:	4618      	mov	r0, r3
 800475c:	f7ff f864 	bl	8003828 <dump_printf>
	while(1);
 8004760:	e7fe      	b.n	8004760 <TIM1_TRG_COM_IRQHandler+0x10>
 8004762:	bf00      	nop
 8004764:	20000028 	.word	0x20000028
 8004768:	0800f4ec 	.word	0x0800f4ec

0800476c <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8004770:	4b03      	ldr	r3, [pc, #12]	; (8004780 <TIM1_CC_IRQHandler+0x14>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4903      	ldr	r1, [pc, #12]	; (8004784 <TIM1_CC_IRQHandler+0x18>)
 8004776:	4618      	mov	r0, r3
 8004778:	f7ff f856 	bl	8003828 <dump_printf>
	while(1);
 800477c:	e7fe      	b.n	800477c <TIM1_CC_IRQHandler+0x10>
 800477e:	bf00      	nop
 8004780:	20000028 	.word	0x20000028
 8004784:	0800f4fc 	.word	0x0800f4fc

08004788 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 800478c:	4b03      	ldr	r3, [pc, #12]	; (800479c <I2C1_EV_IRQHandler+0x14>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4903      	ldr	r1, [pc, #12]	; (80047a0 <I2C1_EV_IRQHandler+0x18>)
 8004792:	4618      	mov	r0, r3
 8004794:	f7ff f848 	bl	8003828 <dump_printf>
	while(1);
 8004798:	e7fe      	b.n	8004798 <I2C1_EV_IRQHandler+0x10>
 800479a:	bf00      	nop
 800479c:	20000028 	.word	0x20000028
 80047a0:	0800f51c 	.word	0x0800f51c

080047a4 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 80047a8:	4b03      	ldr	r3, [pc, #12]	; (80047b8 <I2C1_ER_IRQHandler+0x14>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4903      	ldr	r1, [pc, #12]	; (80047bc <I2C1_ER_IRQHandler+0x18>)
 80047ae:	4618      	mov	r0, r3
 80047b0:	f7ff f83a 	bl	8003828 <dump_printf>
	while(1);
 80047b4:	e7fe      	b.n	80047b4 <I2C1_ER_IRQHandler+0x10>
 80047b6:	bf00      	nop
 80047b8:	20000028 	.word	0x20000028
 80047bc:	0800f524 	.word	0x0800f524

080047c0 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 80047c4:	4b03      	ldr	r3, [pc, #12]	; (80047d4 <I2C2_EV_IRQHandler+0x14>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4903      	ldr	r1, [pc, #12]	; (80047d8 <I2C2_EV_IRQHandler+0x18>)
 80047ca:	4618      	mov	r0, r3
 80047cc:	f7ff f82c 	bl	8003828 <dump_printf>
	while(1);
 80047d0:	e7fe      	b.n	80047d0 <I2C2_EV_IRQHandler+0x10>
 80047d2:	bf00      	nop
 80047d4:	20000028 	.word	0x20000028
 80047d8:	0800f52c 	.word	0x0800f52c

080047dc <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 80047e0:	4b03      	ldr	r3, [pc, #12]	; (80047f0 <I2C2_ER_IRQHandler+0x14>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4903      	ldr	r1, [pc, #12]	; (80047f4 <I2C2_ER_IRQHandler+0x18>)
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7ff f81e 	bl	8003828 <dump_printf>
	while(1);
 80047ec:	e7fe      	b.n	80047ec <I2C2_ER_IRQHandler+0x10>
 80047ee:	bf00      	nop
 80047f0:	20000028 	.word	0x20000028
 80047f4:	0800f534 	.word	0x0800f534

080047f8 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 80047fc:	4b03      	ldr	r3, [pc, #12]	; (800480c <SPI1_IRQHandler+0x14>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4903      	ldr	r1, [pc, #12]	; (8004810 <SPI1_IRQHandler+0x18>)
 8004802:	4618      	mov	r0, r3
 8004804:	f7ff f810 	bl	8003828 <dump_printf>
	while(1);
 8004808:	e7fe      	b.n	8004808 <SPI1_IRQHandler+0x10>
 800480a:	bf00      	nop
 800480c:	20000028 	.word	0x20000028
 8004810:	0800f53c 	.word	0x0800f53c

08004814 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8004818:	4b03      	ldr	r3, [pc, #12]	; (8004828 <SPI2_IRQHandler+0x14>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4903      	ldr	r1, [pc, #12]	; (800482c <SPI2_IRQHandler+0x18>)
 800481e:	4618      	mov	r0, r3
 8004820:	f7ff f802 	bl	8003828 <dump_printf>
	while(1);
 8004824:	e7fe      	b.n	8004824 <SPI2_IRQHandler+0x10>
 8004826:	bf00      	nop
 8004828:	20000028 	.word	0x20000028
 800482c:	0800f544 	.word	0x0800f544

08004830 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8004834:	4b03      	ldr	r3, [pc, #12]	; (8004844 <RTC_Alarm_IRQHandler+0x14>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4903      	ldr	r1, [pc, #12]	; (8004848 <RTC_Alarm_IRQHandler+0x18>)
 800483a:	4618      	mov	r0, r3
 800483c:	f7fe fff4 	bl	8003828 <dump_printf>
	while(1);
 8004840:	e7fe      	b.n	8004840 <RTC_Alarm_IRQHandler+0x10>
 8004842:	bf00      	nop
 8004844:	20000028 	.word	0x20000028
 8004848:	0800f570 	.word	0x0800f570

0800484c <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8004850:	4b03      	ldr	r3, [pc, #12]	; (8004860 <USBWakeUp_IRQHandler+0x14>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4903      	ldr	r1, [pc, #12]	; (8004864 <USBWakeUp_IRQHandler+0x18>)
 8004856:	4618      	mov	r0, r3
 8004858:	f7fe ffe6 	bl	8003828 <dump_printf>
}
 800485c:	bf00      	nop
 800485e:	bd80      	pop	{r7, pc}
 8004860:	20000028 	.word	0x20000028
 8004864:	0800f57c 	.word	0x0800f57c

08004868 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004868:	b480      	push	{r7}
 800486a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800486c:	4b15      	ldr	r3, [pc, #84]	; (80048c4 <SystemInit+0x5c>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a14      	ldr	r2, [pc, #80]	; (80048c4 <SystemInit+0x5c>)
 8004872:	f043 0301 	orr.w	r3, r3, #1
 8004876:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8004878:	4b12      	ldr	r3, [pc, #72]	; (80048c4 <SystemInit+0x5c>)
 800487a:	685a      	ldr	r2, [r3, #4]
 800487c:	4911      	ldr	r1, [pc, #68]	; (80048c4 <SystemInit+0x5c>)
 800487e:	4b12      	ldr	r3, [pc, #72]	; (80048c8 <SystemInit+0x60>)
 8004880:	4013      	ands	r3, r2
 8004882:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004884:	4b0f      	ldr	r3, [pc, #60]	; (80048c4 <SystemInit+0x5c>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a0e      	ldr	r2, [pc, #56]	; (80048c4 <SystemInit+0x5c>)
 800488a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800488e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004892:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004894:	4b0b      	ldr	r3, [pc, #44]	; (80048c4 <SystemInit+0x5c>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a0a      	ldr	r2, [pc, #40]	; (80048c4 <SystemInit+0x5c>)
 800489a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800489e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80048a0:	4b08      	ldr	r3, [pc, #32]	; (80048c4 <SystemInit+0x5c>)
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	4a07      	ldr	r2, [pc, #28]	; (80048c4 <SystemInit+0x5c>)
 80048a6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80048aa:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80048ac:	4b05      	ldr	r3, [pc, #20]	; (80048c4 <SystemInit+0x5c>)
 80048ae:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80048b2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80048b4:	4b05      	ldr	r3, [pc, #20]	; (80048cc <SystemInit+0x64>)
 80048b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80048ba:	609a      	str	r2, [r3, #8]
#endif 
}
 80048bc:	bf00      	nop
 80048be:	46bd      	mov	sp, r7
 80048c0:	bc80      	pop	{r7}
 80048c2:	4770      	bx	lr
 80048c4:	40021000 	.word	0x40021000
 80048c8:	f8ff0000 	.word	0xf8ff0000
 80048cc:	e000ed00 	.word	0xe000ed00

080048d0 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b085      	sub	sp, #20
 80048d4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 80048d6:	2300      	movs	r3, #0
 80048d8:	60fb      	str	r3, [r7, #12]
 80048da:	2300      	movs	r3, #0
 80048dc:	60bb      	str	r3, [r7, #8]
 80048de:	2300      	movs	r3, #0
 80048e0:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80048e2:	4b2f      	ldr	r3, [pc, #188]	; (80049a0 <SystemCoreClockUpdate+0xd0>)
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	f003 030c 	and.w	r3, r3, #12
 80048ea:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2b08      	cmp	r3, #8
 80048f0:	d011      	beq.n	8004916 <SystemCoreClockUpdate+0x46>
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2b08      	cmp	r3, #8
 80048f6:	d83a      	bhi.n	800496e <SystemCoreClockUpdate+0x9e>
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d003      	beq.n	8004906 <SystemCoreClockUpdate+0x36>
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2b04      	cmp	r3, #4
 8004902:	d004      	beq.n	800490e <SystemCoreClockUpdate+0x3e>
 8004904:	e033      	b.n	800496e <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8004906:	4b27      	ldr	r3, [pc, #156]	; (80049a4 <SystemCoreClockUpdate+0xd4>)
 8004908:	4a27      	ldr	r2, [pc, #156]	; (80049a8 <SystemCoreClockUpdate+0xd8>)
 800490a:	601a      	str	r2, [r3, #0]
      break;
 800490c:	e033      	b.n	8004976 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 800490e:	4b25      	ldr	r3, [pc, #148]	; (80049a4 <SystemCoreClockUpdate+0xd4>)
 8004910:	4a25      	ldr	r2, [pc, #148]	; (80049a8 <SystemCoreClockUpdate+0xd8>)
 8004912:	601a      	str	r2, [r3, #0]
      break;
 8004914:	e02f      	b.n	8004976 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8004916:	4b22      	ldr	r3, [pc, #136]	; (80049a0 <SystemCoreClockUpdate+0xd0>)
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800491e:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8004920:	4b1f      	ldr	r3, [pc, #124]	; (80049a0 <SystemCoreClockUpdate+0xd0>)
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004928:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	0c9b      	lsrs	r3, r3, #18
 800492e:	3302      	adds	r3, #2
 8004930:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d106      	bne.n	8004946 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	4a1c      	ldr	r2, [pc, #112]	; (80049ac <SystemCoreClockUpdate+0xdc>)
 800493c:	fb02 f303 	mul.w	r3, r2, r3
 8004940:	4a18      	ldr	r2, [pc, #96]	; (80049a4 <SystemCoreClockUpdate+0xd4>)
 8004942:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8004944:	e017      	b.n	8004976 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8004946:	4b16      	ldr	r3, [pc, #88]	; (80049a0 <SystemCoreClockUpdate+0xd0>)
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800494e:	2b00      	cmp	r3, #0
 8004950:	d006      	beq.n	8004960 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	4a15      	ldr	r2, [pc, #84]	; (80049ac <SystemCoreClockUpdate+0xdc>)
 8004956:	fb02 f303 	mul.w	r3, r2, r3
 800495a:	4a12      	ldr	r2, [pc, #72]	; (80049a4 <SystemCoreClockUpdate+0xd4>)
 800495c:	6013      	str	r3, [r2, #0]
      break;
 800495e:	e00a      	b.n	8004976 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	4a11      	ldr	r2, [pc, #68]	; (80049a8 <SystemCoreClockUpdate+0xd8>)
 8004964:	fb02 f303 	mul.w	r3, r2, r3
 8004968:	4a0e      	ldr	r2, [pc, #56]	; (80049a4 <SystemCoreClockUpdate+0xd4>)
 800496a:	6013      	str	r3, [r2, #0]
      break;
 800496c:	e003      	b.n	8004976 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 800496e:	4b0d      	ldr	r3, [pc, #52]	; (80049a4 <SystemCoreClockUpdate+0xd4>)
 8004970:	4a0d      	ldr	r2, [pc, #52]	; (80049a8 <SystemCoreClockUpdate+0xd8>)
 8004972:	601a      	str	r2, [r3, #0]
      break;
 8004974:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8004976:	4b0a      	ldr	r3, [pc, #40]	; (80049a0 <SystemCoreClockUpdate+0xd0>)
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	091b      	lsrs	r3, r3, #4
 800497c:	f003 030f 	and.w	r3, r3, #15
 8004980:	4a0b      	ldr	r2, [pc, #44]	; (80049b0 <SystemCoreClockUpdate+0xe0>)
 8004982:	5cd3      	ldrb	r3, [r2, r3]
 8004984:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8004986:	4b07      	ldr	r3, [pc, #28]	; (80049a4 <SystemCoreClockUpdate+0xd4>)
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	fa22 f303 	lsr.w	r3, r2, r3
 8004990:	4a04      	ldr	r2, [pc, #16]	; (80049a4 <SystemCoreClockUpdate+0xd4>)
 8004992:	6013      	str	r3, [r2, #0]
}
 8004994:	bf00      	nop
 8004996:	3714      	adds	r7, #20
 8004998:	46bd      	mov	sp, r7
 800499a:	bc80      	pop	{r7}
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	40021000 	.word	0x40021000
 80049a4:	2000002c 	.word	0x2000002c
 80049a8:	007a1200 	.word	0x007a1200
 80049ac:	003d0900 	.word	0x003d0900
 80049b0:	08018264 	.word	0x08018264

080049b4 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b082      	sub	sp, #8
 80049b8:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80049ba:	2300      	movs	r3, #0
 80049bc:	71fb      	strb	r3, [r7, #7]
 80049be:	e007      	b.n	80049d0 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 80049c0:	79fb      	ldrb	r3, [r7, #7]
 80049c2:	4a0b      	ldr	r2, [pc, #44]	; (80049f0 <Systick_init+0x3c>)
 80049c4:	2100      	movs	r1, #0
 80049c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80049ca:	79fb      	ldrb	r3, [r7, #7]
 80049cc:	3301      	adds	r3, #1
 80049ce:	71fb      	strb	r3, [r7, #7]
 80049d0:	79fb      	ldrb	r3, [r7, #7]
 80049d2:	2b0f      	cmp	r3, #15
 80049d4:	d9f4      	bls.n	80049c0 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 80049d6:	2200      	movs	r2, #0
 80049d8:	2100      	movs	r1, #0
 80049da:	f04f 30ff 	mov.w	r0, #4294967295
 80049de:	f001 fd96 	bl	800650e <HAL_NVIC_SetPriority>
	initialized = TRUE;
 80049e2:	4b04      	ldr	r3, [pc, #16]	; (80049f4 <Systick_init+0x40>)
 80049e4:	2201      	movs	r2, #1
 80049e6:	601a      	str	r2, [r3, #0]
}
 80049e8:	bf00      	nop
 80049ea:	3708      	adds	r7, #8
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	200027a4 	.word	0x200027a4
 80049f4:	200027e4 	.word	0x200027e4

080049f8 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b082      	sub	sp, #8
 80049fc:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 80049fe:	f001 f8a9 	bl	8005b54 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8004a02:	f001 fdba 	bl	800657a <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8004a06:	4b0f      	ldr	r3, [pc, #60]	; (8004a44 <SysTick_Handler+0x4c>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <SysTick_Handler+0x1a>
		Systick_init();
 8004a0e:	f7ff ffd1 	bl	80049b4 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004a12:	2300      	movs	r3, #0
 8004a14:	71fb      	strb	r3, [r7, #7]
 8004a16:	e00d      	b.n	8004a34 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8004a18:	79fb      	ldrb	r3, [r7, #7]
 8004a1a:	4a0b      	ldr	r2, [pc, #44]	; (8004a48 <SysTick_Handler+0x50>)
 8004a1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d004      	beq.n	8004a2e <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8004a24:	79fb      	ldrb	r3, [r7, #7]
 8004a26:	4a08      	ldr	r2, [pc, #32]	; (8004a48 <SysTick_Handler+0x50>)
 8004a28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a2c:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004a2e:	79fb      	ldrb	r3, [r7, #7]
 8004a30:	3301      	adds	r3, #1
 8004a32:	71fb      	strb	r3, [r7, #7]
 8004a34:	79fb      	ldrb	r3, [r7, #7]
 8004a36:	2b0f      	cmp	r3, #15
 8004a38:	d9ee      	bls.n	8004a18 <SysTick_Handler+0x20>
	}
}
 8004a3a:	bf00      	nop
 8004a3c:	bf00      	nop
 8004a3e:	3708      	adds	r7, #8
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	200027e4 	.word	0x200027e4
 8004a48:	200027a4 	.word	0x200027a4

08004a4c <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8004a54:	4b10      	ldr	r3, [pc, #64]	; (8004a98 <Systick_add_callback_function+0x4c>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d101      	bne.n	8004a60 <Systick_add_callback_function+0x14>
		Systick_init();
 8004a5c:	f7ff ffaa 	bl	80049b4 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004a60:	2300      	movs	r3, #0
 8004a62:	73fb      	strb	r3, [r7, #15]
 8004a64:	e00f      	b.n	8004a86 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8004a66:	7bfb      	ldrb	r3, [r7, #15]
 8004a68:	4a0c      	ldr	r2, [pc, #48]	; (8004a9c <Systick_add_callback_function+0x50>)
 8004a6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d106      	bne.n	8004a80 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8004a72:	7bfb      	ldrb	r3, [r7, #15]
 8004a74:	4909      	ldr	r1, [pc, #36]	; (8004a9c <Systick_add_callback_function+0x50>)
 8004a76:	687a      	ldr	r2, [r7, #4]
 8004a78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e006      	b.n	8004a8e <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004a80:	7bfb      	ldrb	r3, [r7, #15]
 8004a82:	3301      	adds	r3, #1
 8004a84:	73fb      	strb	r3, [r7, #15]
 8004a86:	7bfb      	ldrb	r3, [r7, #15]
 8004a88:	2b0f      	cmp	r3, #15
 8004a8a:	d9ec      	bls.n	8004a66 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8004a8c:	2300      	movs	r3, #0

}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	200027e4 	.word	0x200027e4
 8004a9c:	200027a4 	.word	0x200027a4

08004aa0 <Systick_remove_callback_function>:

//Retrait d'une fonction callback, si elle existe
bool_e Systick_remove_callback_function(callback_fun_t func)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8004aa8:	4b10      	ldr	r3, [pc, #64]	; (8004aec <Systick_remove_callback_function+0x4c>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d101      	bne.n	8004ab4 <Systick_remove_callback_function+0x14>
		Systick_init();
 8004ab0:	f7ff ff80 	bl	80049b4 <Systick_init>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	73fb      	strb	r3, [r7, #15]
 8004ab8:	e010      	b.n	8004adc <Systick_remove_callback_function+0x3c>
	{
		if(callback_functions[i] == func)	//On a trouv la fonction  retirer ! ?
 8004aba:	7bfb      	ldrb	r3, [r7, #15]
 8004abc:	4a0c      	ldr	r2, [pc, #48]	; (8004af0 <Systick_remove_callback_function+0x50>)
 8004abe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d106      	bne.n	8004ad6 <Systick_remove_callback_function+0x36>
		{
			callback_functions[i] = NULL;
 8004ac8:	7bfb      	ldrb	r3, [r7, #15]
 8004aca:	4a09      	ldr	r2, [pc, #36]	; (8004af0 <Systick_remove_callback_function+0x50>)
 8004acc:	2100      	movs	r1, #0
 8004ace:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			return TRUE;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e006      	b.n	8004ae4 <Systick_remove_callback_function+0x44>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004ad6:	7bfb      	ldrb	r3, [r7, #15]
 8004ad8:	3301      	adds	r3, #1
 8004ada:	73fb      	strb	r3, [r7, #15]
 8004adc:	7bfb      	ldrb	r3, [r7, #15]
 8004ade:	2b0f      	cmp	r3, #15
 8004ae0:	d9eb      	bls.n	8004aba <Systick_remove_callback_function+0x1a>
		}
	}
	return FALSE;	//On a pas trouv la fonction  retirer
 8004ae2:	2300      	movs	r3, #0
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3710      	adds	r7, #16
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	200027e4 	.word	0x200027e4
 8004af0:	200027a4 	.word	0x200027a4

08004af4 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8004afa:	2301      	movs	r3, #1
 8004afc:	9300      	str	r3, [sp, #0]
 8004afe:	2300      	movs	r3, #0
 8004b00:	2201      	movs	r2, #1
 8004b02:	2102      	movs	r1, #2
 8004b04:	4818      	ldr	r0, [pc, #96]	; (8004b68 <ILI9341_Init+0x74>)
 8004b06:	f7fe fa0f 	bl	8002f28 <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	9300      	str	r3, [sp, #0]
 8004b0e:	2300      	movs	r3, #0
 8004b10:	2201      	movs	r2, #1
 8004b12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004b16:	4814      	ldr	r0, [pc, #80]	; (8004b68 <ILI9341_Init+0x74>)
 8004b18:	f7fe fa06 	bl	8002f28 <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 8004b1c:	2302      	movs	r3, #2
 8004b1e:	9300      	str	r3, [sp, #0]
 8004b20:	2301      	movs	r3, #1
 8004b22:	2201      	movs	r2, #1
 8004b24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004b28:	480f      	ldr	r0, [pc, #60]	; (8004b68 <ILI9341_Init+0x74>)
 8004b2a:	f7fe f9fd 	bl	8002f28 <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004b34:	480c      	ldr	r0, [pc, #48]	; (8004b68 <ILI9341_Init+0x74>)
 8004b36:	f002 f92c 	bl	8006d92 <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 8004b3a:	480c      	ldr	r0, [pc, #48]	; (8004b6c <ILI9341_Init+0x78>)
 8004b3c:	f7fe fa24 	bl	8002f88 <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8004b40:	f000 f81a 	bl	8004b78 <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 8004b44:	4b0a      	ldr	r3, [pc, #40]	; (8004b70 <ILI9341_Init+0x7c>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	801a      	strh	r2, [r3, #0]
 8004b4a:	4b09      	ldr	r3, [pc, #36]	; (8004b70 <ILI9341_Init+0x7c>)
 8004b4c:	881a      	ldrh	r2, [r3, #0]
 8004b4e:	4b09      	ldr	r3, [pc, #36]	; (8004b74 <ILI9341_Init+0x80>)
 8004b50:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 8004b52:	2000      	movs	r0, #0
 8004b54:	f000 fa72 	bl	800503c <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8004b58:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004b5c:	f000 f9f8 	bl	8004f50 <ILI9341_Fill>
}
 8004b60:	bf00      	nop
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	40010c00 	.word	0x40010c00
 8004b6c:	40013000 	.word	0x40013000
 8004b70:	200028ce 	.word	0x200028ce
 8004b74:	200028c4 	.word	0x200028c4

08004b78 <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004b82:	4898      	ldr	r0, [pc, #608]	; (8004de4 <ILI9341_InitLCD+0x26c>)
 8004b84:	f002 f905 	bl	8006d92 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8004b88:	2014      	movs	r0, #20
 8004b8a:	f000 ffff 	bl	8005b8c <HAL_Delay>
	ILI9341_RST_SET();
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004b94:	4893      	ldr	r0, [pc, #588]	; (8004de4 <ILI9341_InitLCD+0x26c>)
 8004b96:	f002 f8fc 	bl	8006d92 <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 8004b9a:	2014      	movs	r0, #20
 8004b9c:	f000 fff6 	bl	8005b8c <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8004ba0:	2001      	movs	r0, #1
 8004ba2:	f000 f921 	bl	8004de8 <ILI9341_SendCommand>
	HAL_Delay(50);
 8004ba6:	2032      	movs	r0, #50	; 0x32
 8004ba8:	f000 fff0 	bl	8005b8c <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 8004bac:	20cb      	movs	r0, #203	; 0xcb
 8004bae:	f000 f91b 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 8004bb2:	2039      	movs	r0, #57	; 0x39
 8004bb4:	f000 f93c 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 8004bb8:	202c      	movs	r0, #44	; 0x2c
 8004bba:	f000 f939 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004bbe:	2000      	movs	r0, #0
 8004bc0:	f000 f936 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 8004bc4:	2034      	movs	r0, #52	; 0x34
 8004bc6:	f000 f933 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 8004bca:	2002      	movs	r0, #2
 8004bcc:	f000 f930 	bl	8004e30 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 8004bd0:	20cf      	movs	r0, #207	; 0xcf
 8004bd2:	f000 f909 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004bd6:	2000      	movs	r0, #0
 8004bd8:	f000 f92a 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8004bdc:	20c1      	movs	r0, #193	; 0xc1
 8004bde:	f000 f927 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8004be2:	2030      	movs	r0, #48	; 0x30
 8004be4:	f000 f924 	bl	8004e30 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 8004be8:	20e8      	movs	r0, #232	; 0xe8
 8004bea:	f000 f8fd 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8004bee:	2085      	movs	r0, #133	; 0x85
 8004bf0:	f000 f91e 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004bf4:	2000      	movs	r0, #0
 8004bf6:	f000 f91b 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8004bfa:	2078      	movs	r0, #120	; 0x78
 8004bfc:	f000 f918 	bl	8004e30 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8004c00:	20ea      	movs	r0, #234	; 0xea
 8004c02:	f000 f8f1 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004c06:	2000      	movs	r0, #0
 8004c08:	f000 f912 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004c0c:	2000      	movs	r0, #0
 8004c0e:	f000 f90f 	bl	8004e30 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8004c12:	20ed      	movs	r0, #237	; 0xed
 8004c14:	f000 f8e8 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8004c18:	2064      	movs	r0, #100	; 0x64
 8004c1a:	f000 f909 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004c1e:	2003      	movs	r0, #3
 8004c20:	f000 f906 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8004c24:	2012      	movs	r0, #18
 8004c26:	f000 f903 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8004c2a:	2081      	movs	r0, #129	; 0x81
 8004c2c:	f000 f900 	bl	8004e30 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8004c30:	20f7      	movs	r0, #247	; 0xf7
 8004c32:	f000 f8d9 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8004c36:	2020      	movs	r0, #32
 8004c38:	f000 f8fa 	bl	8004e30 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8004c3c:	20c0      	movs	r0, #192	; 0xc0
 8004c3e:	f000 f8d3 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8004c42:	2023      	movs	r0, #35	; 0x23
 8004c44:	f000 f8f4 	bl	8004e30 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8004c48:	20c1      	movs	r0, #193	; 0xc1
 8004c4a:	f000 f8cd 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8004c4e:	2010      	movs	r0, #16
 8004c50:	f000 f8ee 	bl	8004e30 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8004c54:	20c5      	movs	r0, #197	; 0xc5
 8004c56:	f000 f8c7 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8004c5a:	203e      	movs	r0, #62	; 0x3e
 8004c5c:	f000 f8e8 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8004c60:	2028      	movs	r0, #40	; 0x28
 8004c62:	f000 f8e5 	bl	8004e30 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 8004c66:	20c7      	movs	r0, #199	; 0xc7
 8004c68:	f000 f8be 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8004c6c:	2086      	movs	r0, #134	; 0x86
 8004c6e:	f000 f8df 	bl	8004e30 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8004c72:	2036      	movs	r0, #54	; 0x36
 8004c74:	f000 f8b8 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8004c78:	2048      	movs	r0, #72	; 0x48
 8004c7a:	f000 f8d9 	bl	8004e30 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8004c7e:	203a      	movs	r0, #58	; 0x3a
 8004c80:	f000 f8b2 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8004c84:	2055      	movs	r0, #85	; 0x55
 8004c86:	f000 f8d3 	bl	8004e30 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 8004c8a:	20b1      	movs	r0, #177	; 0xb1
 8004c8c:	f000 f8ac 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004c90:	2000      	movs	r0, #0
 8004c92:	f000 f8cd 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 8004c96:	2018      	movs	r0, #24
 8004c98:	f000 f8ca 	bl	8004e30 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8004c9c:	20b6      	movs	r0, #182	; 0xb6
 8004c9e:	f000 f8a3 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8004ca2:	2008      	movs	r0, #8
 8004ca4:	f000 f8c4 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 8004ca8:	2082      	movs	r0, #130	; 0x82
 8004caa:	f000 f8c1 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8004cae:	2027      	movs	r0, #39	; 0x27
 8004cb0:	f000 f8be 	bl	8004e30 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8004cb4:	20f2      	movs	r0, #242	; 0xf2
 8004cb6:	f000 f897 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004cba:	2000      	movs	r0, #0
 8004cbc:	f000 f8b8 	bl	8004e30 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8004cc0:	202a      	movs	r0, #42	; 0x2a
 8004cc2:	f000 f891 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004cc6:	2000      	movs	r0, #0
 8004cc8:	f000 f8b2 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004ccc:	2000      	movs	r0, #0
 8004cce:	f000 f8af 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004cd2:	2000      	movs	r0, #0
 8004cd4:	f000 f8ac 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 8004cd8:	20ef      	movs	r0, #239	; 0xef
 8004cda:	f000 f8a9 	bl	8004e30 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8004cde:	202b      	movs	r0, #43	; 0x2b
 8004ce0:	f000 f882 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004ce4:	2000      	movs	r0, #0
 8004ce6:	f000 f8a3 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004cea:	2000      	movs	r0, #0
 8004cec:	f000 f8a0 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8004cf0:	2001      	movs	r0, #1
 8004cf2:	f000 f89d 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 8004cf6:	203f      	movs	r0, #63	; 0x3f
 8004cf8:	f000 f89a 	bl	8004e30 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8004cfc:	2026      	movs	r0, #38	; 0x26
 8004cfe:	f000 f873 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8004d02:	2001      	movs	r0, #1
 8004d04:	f000 f894 	bl	8004e30 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8004d08:	20e0      	movs	r0, #224	; 0xe0
 8004d0a:	f000 f86d 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8004d0e:	200f      	movs	r0, #15
 8004d10:	f000 f88e 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004d14:	2031      	movs	r0, #49	; 0x31
 8004d16:	f000 f88b 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8004d1a:	202b      	movs	r0, #43	; 0x2b
 8004d1c:	f000 f888 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004d20:	200c      	movs	r0, #12
 8004d22:	f000 f885 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004d26:	200e      	movs	r0, #14
 8004d28:	f000 f882 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004d2c:	2008      	movs	r0, #8
 8004d2e:	f000 f87f 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8004d32:	204e      	movs	r0, #78	; 0x4e
 8004d34:	f000 f87c 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8004d38:	20f1      	movs	r0, #241	; 0xf1
 8004d3a:	f000 f879 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8004d3e:	2037      	movs	r0, #55	; 0x37
 8004d40:	f000 f876 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004d44:	2007      	movs	r0, #7
 8004d46:	f000 f873 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8004d4a:	2010      	movs	r0, #16
 8004d4c:	f000 f870 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004d50:	2003      	movs	r0, #3
 8004d52:	f000 f86d 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004d56:	200e      	movs	r0, #14
 8004d58:	f000 f86a 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8004d5c:	2009      	movs	r0, #9
 8004d5e:	f000 f867 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004d62:	2000      	movs	r0, #0
 8004d64:	f000 f864 	bl	8004e30 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8004d68:	20e1      	movs	r0, #225	; 0xe1
 8004d6a:	f000 f83d 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004d6e:	2000      	movs	r0, #0
 8004d70:	f000 f85e 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004d74:	200e      	movs	r0, #14
 8004d76:	f000 f85b 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8004d7a:	2014      	movs	r0, #20
 8004d7c:	f000 f858 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004d80:	2003      	movs	r0, #3
 8004d82:	f000 f855 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 8004d86:	2011      	movs	r0, #17
 8004d88:	f000 f852 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004d8c:	2007      	movs	r0, #7
 8004d8e:	f000 f84f 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004d92:	2031      	movs	r0, #49	; 0x31
 8004d94:	f000 f84c 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8004d98:	20c1      	movs	r0, #193	; 0xc1
 8004d9a:	f000 f849 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8004d9e:	2048      	movs	r0, #72	; 0x48
 8004da0:	f000 f846 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004da4:	2008      	movs	r0, #8
 8004da6:	f000 f843 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8004daa:	200f      	movs	r0, #15
 8004dac:	f000 f840 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004db0:	200c      	movs	r0, #12
 8004db2:	f000 f83d 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004db6:	2031      	movs	r0, #49	; 0x31
 8004db8:	f000 f83a 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8004dbc:	2036      	movs	r0, #54	; 0x36
 8004dbe:	f000 f837 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8004dc2:	200f      	movs	r0, #15
 8004dc4:	f000 f834 	bl	8004e30 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 8004dc8:	2011      	movs	r0, #17
 8004dca:	f000 f80d 	bl	8004de8 <ILI9341_SendCommand>

	HAL_Delay(10);
 8004dce:	200a      	movs	r0, #10
 8004dd0:	f000 fedc 	bl	8005b8c <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 8004dd4:	2029      	movs	r0, #41	; 0x29
 8004dd6:	f000 f807 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 8004dda:	202c      	movs	r0, #44	; 0x2c
 8004ddc:	f000 f804 	bl	8004de8 <ILI9341_SendCommand>
}
 8004de0:	bf00      	nop
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	40010c00 	.word	0x40010c00

08004de8 <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	4603      	mov	r3, r0
 8004df0:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 8004df2:	2200      	movs	r2, #0
 8004df4:	2102      	movs	r1, #2
 8004df6:	480c      	ldr	r0, [pc, #48]	; (8004e28 <ILI9341_SendCommand+0x40>)
 8004df8:	f001 ffcb 	bl	8006d92 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004e02:	4809      	ldr	r0, [pc, #36]	; (8004e28 <ILI9341_SendCommand+0x40>)
 8004e04:	f001 ffc5 	bl	8006d92 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8004e08:	79fb      	ldrb	r3, [r7, #7]
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	4807      	ldr	r0, [pc, #28]	; (8004e2c <ILI9341_SendCommand+0x44>)
 8004e0e:	f7fe fa09 	bl	8003224 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004e12:	2201      	movs	r2, #1
 8004e14:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004e18:	4803      	ldr	r0, [pc, #12]	; (8004e28 <ILI9341_SendCommand+0x40>)
 8004e1a:	f001 ffba 	bl	8006d92 <HAL_GPIO_WritePin>
}
 8004e1e:	bf00      	nop
 8004e20:	3708      	adds	r7, #8
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	40010c00 	.word	0x40010c00
 8004e2c:	40013000 	.word	0x40013000

08004e30 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b082      	sub	sp, #8
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	4603      	mov	r3, r0
 8004e38:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	2102      	movs	r1, #2
 8004e3e:	480c      	ldr	r0, [pc, #48]	; (8004e70 <ILI9341_SendData+0x40>)
 8004e40:	f001 ffa7 	bl	8006d92 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004e44:	2200      	movs	r2, #0
 8004e46:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004e4a:	4809      	ldr	r0, [pc, #36]	; (8004e70 <ILI9341_SendData+0x40>)
 8004e4c:	f001 ffa1 	bl	8006d92 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8004e50:	79fb      	ldrb	r3, [r7, #7]
 8004e52:	4619      	mov	r1, r3
 8004e54:	4807      	ldr	r0, [pc, #28]	; (8004e74 <ILI9341_SendData+0x44>)
 8004e56:	f7fe f9e5 	bl	8003224 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004e60:	4803      	ldr	r0, [pc, #12]	; (8004e70 <ILI9341_SendData+0x40>)
 8004e62:	f001 ff96 	bl	8006d92 <HAL_GPIO_WritePin>
}
 8004e66:	bf00      	nop
 8004e68:	3708      	adds	r7, #8
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}
 8004e6e:	bf00      	nop
 8004e70:	40010c00 	.word	0x40010c00
 8004e74:	40013000 	.word	0x40013000

08004e78 <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b082      	sub	sp, #8
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	4603      	mov	r3, r0
 8004e80:	80fb      	strh	r3, [r7, #6]
 8004e82:	460b      	mov	r3, r1
 8004e84:	80bb      	strh	r3, [r7, #4]
 8004e86:	4613      	mov	r3, r2
 8004e88:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 8004e8a:	88bb      	ldrh	r3, [r7, #4]
 8004e8c:	88fa      	ldrh	r2, [r7, #6]
 8004e8e:	88b9      	ldrh	r1, [r7, #4]
 8004e90:	88f8      	ldrh	r0, [r7, #6]
 8004e92:	f000 f813 	bl	8004ebc <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 8004e96:	202c      	movs	r0, #44	; 0x2c
 8004e98:	f7ff ffa6 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8004e9c:	887b      	ldrh	r3, [r7, #2]
 8004e9e:	0a1b      	lsrs	r3, r3, #8
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f7ff ffc3 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 8004eaa:	887b      	ldrh	r3, [r7, #2]
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7ff ffbe 	bl	8004e30 <ILI9341_SendData>
}
 8004eb4:	bf00      	nop
 8004eb6:	3708      	adds	r7, #8
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8004ebc:	b590      	push	{r4, r7, lr}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	4604      	mov	r4, r0
 8004ec4:	4608      	mov	r0, r1
 8004ec6:	4611      	mov	r1, r2
 8004ec8:	461a      	mov	r2, r3
 8004eca:	4623      	mov	r3, r4
 8004ecc:	80fb      	strh	r3, [r7, #6]
 8004ece:	4603      	mov	r3, r0
 8004ed0:	80bb      	strh	r3, [r7, #4]
 8004ed2:	460b      	mov	r3, r1
 8004ed4:	807b      	strh	r3, [r7, #2]
 8004ed6:	4613      	mov	r3, r2
 8004ed8:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8004eda:	202a      	movs	r0, #42	; 0x2a
 8004edc:	f7ff ff84 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8004ee0:	88fb      	ldrh	r3, [r7, #6]
 8004ee2:	0a1b      	lsrs	r3, r3, #8
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7ff ffa1 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 8004eee:	88fb      	ldrh	r3, [r7, #6]
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7ff ff9c 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8004ef8:	887b      	ldrh	r3, [r7, #2]
 8004efa:	0a1b      	lsrs	r3, r3, #8
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	4618      	mov	r0, r3
 8004f02:	f7ff ff95 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8004f06:	887b      	ldrh	r3, [r7, #2]
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f7ff ff90 	bl	8004e30 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8004f10:	202b      	movs	r0, #43	; 0x2b
 8004f12:	f7ff ff69 	bl	8004de8 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8004f16:	88bb      	ldrh	r3, [r7, #4]
 8004f18:	0a1b      	lsrs	r3, r3, #8
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f7ff ff86 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8004f24:	88bb      	ldrh	r3, [r7, #4]
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f7ff ff81 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8004f2e:	883b      	ldrh	r3, [r7, #0]
 8004f30:	0a1b      	lsrs	r3, r3, #8
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	4618      	mov	r0, r3
 8004f38:	f7ff ff7a 	bl	8004e30 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8004f3c:	883b      	ldrh	r3, [r7, #0]
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	4618      	mov	r0, r3
 8004f42:	f7ff ff75 	bl	8004e30 <ILI9341_SendData>
}
 8004f46:	bf00      	nop
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd90      	pop	{r4, r7, pc}
	...

08004f50 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af02      	add	r7, sp, #8
 8004f56:	4603      	mov	r3, r0
 8004f58:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8004f5a:	4b08      	ldr	r3, [pc, #32]	; (8004f7c <ILI9341_Fill+0x2c>)
 8004f5c:	881b      	ldrh	r3, [r3, #0]
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	4b06      	ldr	r3, [pc, #24]	; (8004f7c <ILI9341_Fill+0x2c>)
 8004f64:	8859      	ldrh	r1, [r3, #2]
 8004f66:	88fb      	ldrh	r3, [r7, #6]
 8004f68:	9300      	str	r3, [sp, #0]
 8004f6a:	460b      	mov	r3, r1
 8004f6c:	2100      	movs	r1, #0
 8004f6e:	2000      	movs	r0, #0
 8004f70:	f000 f806 	bl	8004f80 <ILI9341_INT_Fill>
}
 8004f74:	bf00      	nop
 8004f76:	3708      	adds	r7, #8
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	200028c8 	.word	0x200028c8

08004f80 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8004f80:	b590      	push	{r4, r7, lr}
 8004f82:	b087      	sub	sp, #28
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	4604      	mov	r4, r0
 8004f88:	4608      	mov	r0, r1
 8004f8a:	4611      	mov	r1, r2
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	4623      	mov	r3, r4
 8004f90:	80fb      	strh	r3, [r7, #6]
 8004f92:	4603      	mov	r3, r0
 8004f94:	80bb      	strh	r3, [r7, #4]
 8004f96:	460b      	mov	r3, r1
 8004f98:	807b      	strh	r3, [r7, #2]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8004f9e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004fa0:	0a1b      	lsrs	r3, r3, #8
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8004fa8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8004fae:	883b      	ldrh	r3, [r7, #0]
 8004fb0:	887a      	ldrh	r2, [r7, #2]
 8004fb2:	88b9      	ldrh	r1, [r7, #4]
 8004fb4:	88f8      	ldrh	r0, [r7, #6]
 8004fb6:	f7ff ff81 	bl	8004ebc <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8004fba:	202c      	movs	r0, #44	; 0x2c
 8004fbc:	f7ff ff14 	bl	8004de8 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8004fc0:	887a      	ldrh	r2, [r7, #2]
 8004fc2:	88fb      	ldrh	r3, [r7, #6]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	8839      	ldrh	r1, [r7, #0]
 8004fca:	88ba      	ldrh	r2, [r7, #4]
 8004fcc:	1a8a      	subs	r2, r1, r2
 8004fce:	3201      	adds	r2, #1
 8004fd0:	fb02 f303 	mul.w	r3, r2, r3
 8004fd4:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004fdc:	4815      	ldr	r0, [pc, #84]	; (8005034 <ILI9341_INT_Fill+0xb4>)
 8004fde:	f001 fed8 	bl	8006d92 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	2102      	movs	r1, #2
 8004fe6:	4813      	ldr	r0, [pc, #76]	; (8005034 <ILI9341_INT_Fill+0xb4>)
 8004fe8:	f001 fed3 	bl	8006d92 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 8004fec:	2101      	movs	r1, #1
 8004fee:	4812      	ldr	r0, [pc, #72]	; (8005038 <ILI9341_INT_Fill+0xb8>)
 8004ff0:	f7fe f986 	bl	8003300 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	617b      	str	r3, [r7, #20]
 8004ff8:	e009      	b.n	800500e <ILI9341_INT_Fill+0x8e>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8004ffa:	f107 030c 	add.w	r3, r7, #12
 8004ffe:	2201      	movs	r2, #1
 8005000:	4619      	mov	r1, r3
 8005002:	480d      	ldr	r0, [pc, #52]	; (8005038 <ILI9341_INT_Fill+0xb8>)
 8005004:	f7fe f944 	bl	8003290 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	3301      	adds	r3, #1
 800500c:	617b      	str	r3, [r7, #20]
 800500e:	697a      	ldr	r2, [r7, #20]
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	429a      	cmp	r2, r3
 8005014:	d3f1      	bcc.n	8004ffa <ILI9341_INT_Fill+0x7a>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8005016:	2201      	movs	r2, #1
 8005018:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800501c:	4805      	ldr	r0, [pc, #20]	; (8005034 <ILI9341_INT_Fill+0xb4>)
 800501e:	f001 feb8 	bl	8006d92 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8005022:	2100      	movs	r1, #0
 8005024:	4804      	ldr	r0, [pc, #16]	; (8005038 <ILI9341_INT_Fill+0xb8>)
 8005026:	f7fe f96b 	bl	8003300 <TM_SPI_SetDataSize>
}
 800502a:	bf00      	nop
 800502c:	371c      	adds	r7, #28
 800502e:	46bd      	mov	sp, r7
 8005030:	bd90      	pop	{r4, r7, pc}
 8005032:	bf00      	nop
 8005034:	40010c00 	.word	0x40010c00
 8005038:	40013000 	.word	0x40013000

0800503c <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 800503c:	b580      	push	{r7, lr}
 800503e:	b082      	sub	sp, #8
 8005040:	af00      	add	r7, sp, #0
 8005042:	4603      	mov	r3, r0
 8005044:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 8005046:	2036      	movs	r0, #54	; 0x36
 8005048:	f7ff fece 	bl	8004de8 <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 800504c:	79fb      	ldrb	r3, [r7, #7]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d103      	bne.n	800505a <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 8005052:	2058      	movs	r0, #88	; 0x58
 8005054:	f7ff feec 	bl	8004e30 <ILI9341_SendData>
 8005058:	e013      	b.n	8005082 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 800505a:	79fb      	ldrb	r3, [r7, #7]
 800505c:	2b01      	cmp	r3, #1
 800505e:	d103      	bne.n	8005068 <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 8005060:	2088      	movs	r0, #136	; 0x88
 8005062:	f7ff fee5 	bl	8004e30 <ILI9341_SendData>
 8005066:	e00c      	b.n	8005082 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8005068:	79fb      	ldrb	r3, [r7, #7]
 800506a:	2b02      	cmp	r3, #2
 800506c:	d103      	bne.n	8005076 <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 800506e:	2028      	movs	r0, #40	; 0x28
 8005070:	f7ff fede 	bl	8004e30 <ILI9341_SendData>
 8005074:	e005      	b.n	8005082 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8005076:	79fb      	ldrb	r3, [r7, #7]
 8005078:	2b03      	cmp	r3, #3
 800507a:	d102      	bne.n	8005082 <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 800507c:	20e8      	movs	r0, #232	; 0xe8
 800507e:	f7ff fed7 	bl	8004e30 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 8005082:	4a0e      	ldr	r2, [pc, #56]	; (80050bc <ILI9341_Rotate+0x80>)
 8005084:	79fb      	ldrb	r3, [r7, #7]
 8005086:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8005088:	79fb      	ldrb	r3, [r7, #7]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d002      	beq.n	8005094 <ILI9341_Rotate+0x58>
 800508e:	79fb      	ldrb	r3, [r7, #7]
 8005090:	2b01      	cmp	r3, #1
 8005092:	d107      	bne.n	80050a4 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8005094:	4b09      	ldr	r3, [pc, #36]	; (80050bc <ILI9341_Rotate+0x80>)
 8005096:	22f0      	movs	r2, #240	; 0xf0
 8005098:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 800509a:	4b08      	ldr	r3, [pc, #32]	; (80050bc <ILI9341_Rotate+0x80>)
 800509c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80050a0:	805a      	strh	r2, [r3, #2]
 80050a2:	e007      	b.n	80050b4 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 80050a4:	4b05      	ldr	r3, [pc, #20]	; (80050bc <ILI9341_Rotate+0x80>)
 80050a6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80050aa:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 80050ac:	4b03      	ldr	r3, [pc, #12]	; (80050bc <ILI9341_Rotate+0x80>)
 80050ae:	22f0      	movs	r2, #240	; 0xf0
 80050b0:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 80050b2:	bf00      	nop
 80050b4:	bf00      	nop
 80050b6:	3708      	adds	r7, #8
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}
 80050bc:	200028c8 	.word	0x200028c8

080050c0 <ILI9341_PutBigs>:
 *	@pre : full_in_bigger doit tre infrieur ou gal  bigger.
 *	exemples :
 *		ILI9341_PutBigs(20, 40, "tst4,3",&Font_16x26, ILI9341_COLOR_BLUE,ILI9341_COLOR_BLACK, 4, 3);
 *	 	ILI9341_PutBigs(20, 40, "test2,2",&Font_16x26, ILI9341_COLOR_BLUE,ILI9341_COLOR_BLACK, 2, 2);
 */
void ILI9341_PutBigs(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background, uint8_t bigger, uint8_t full_in_bigger) {
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b08a      	sub	sp, #40	; 0x28
 80050c4:	af04      	add	r7, sp, #16
 80050c6:	60ba      	str	r2, [r7, #8]
 80050c8:	607b      	str	r3, [r7, #4]
 80050ca:	4603      	mov	r3, r0
 80050cc:	81fb      	strh	r3, [r7, #14]
 80050ce:	460b      	mov	r3, r1
 80050d0:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 80050d2:	89fb      	ldrh	r3, [r7, #14]
 80050d4:	82fb      	strh	r3, [r7, #22]

	/* Set X and Y coordinates */
	ILI9341_x = x;
 80050d6:	4a3c      	ldr	r2, [pc, #240]	; (80051c8 <ILI9341_PutBigs+0x108>)
 80050d8:	89fb      	ldrh	r3, [r7, #14]
 80050da:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 80050dc:	4a3b      	ldr	r2, [pc, #236]	; (80051cc <ILI9341_PutBigs+0x10c>)
 80050de:	89bb      	ldrh	r3, [r7, #12]
 80050e0:	8013      	strh	r3, [r2, #0]

	while (*str) {
 80050e2:	e068      	b.n	80051b6 <ILI9341_PutBigs+0xf6>
		/* New line */
		if (*str == '\n') {
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	781b      	ldrb	r3, [r3, #0]
 80050e8:	2b0a      	cmp	r3, #10
 80050ea:	d123      	bne.n	8005134 <ILI9341_PutBigs+0x74>
			ILI9341_y += font->FontHeight*bigger + bigger;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	785b      	ldrb	r3, [r3, #1]
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	3301      	adds	r3, #1
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80050fa:	b292      	uxth	r2, r2
 80050fc:	fb02 f303 	mul.w	r3, r2, r3
 8005100:	b29a      	uxth	r2, r3
 8005102:	4b32      	ldr	r3, [pc, #200]	; (80051cc <ILI9341_PutBigs+0x10c>)
 8005104:	881b      	ldrh	r3, [r3, #0]
 8005106:	4413      	add	r3, r2
 8005108:	b29a      	uxth	r2, r3
 800510a:	4b30      	ldr	r3, [pc, #192]	; (80051cc <ILI9341_PutBigs+0x10c>)
 800510c:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	3301      	adds	r3, #1
 8005112:	781b      	ldrb	r3, [r3, #0]
 8005114:	2b0d      	cmp	r3, #13
 8005116:	d106      	bne.n	8005126 <ILI9341_PutBigs+0x66>
				ILI9341_x = 0;
 8005118:	4b2b      	ldr	r3, [pc, #172]	; (80051c8 <ILI9341_PutBigs+0x108>)
 800511a:	2200      	movs	r2, #0
 800511c:	801a      	strh	r2, [r3, #0]
				str++;
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	3301      	adds	r3, #1
 8005122:	60bb      	str	r3, [r7, #8]
 8005124:	e002      	b.n	800512c <ILI9341_PutBigs+0x6c>
			} else {
				ILI9341_x = startX;
 8005126:	4a28      	ldr	r2, [pc, #160]	; (80051c8 <ILI9341_PutBigs+0x108>)
 8005128:	8afb      	ldrh	r3, [r7, #22]
 800512a:	8013      	strh	r3, [r2, #0]
			}
			str++;
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	3301      	adds	r3, #1
 8005130:	60bb      	str	r3, [r7, #8]
			continue;
 8005132:	e040      	b.n	80051b6 <ILI9341_PutBigs+0xf6>
		} else if (*str == '\r') {
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	781b      	ldrb	r3, [r3, #0]
 8005138:	2b0d      	cmp	r3, #13
 800513a:	d103      	bne.n	8005144 <ILI9341_PutBigs+0x84>
			str++;
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	3301      	adds	r3, #1
 8005140:	60bb      	str	r3, [r7, #8]
			continue;
 8005142:	e038      	b.n	80051b6 <ILI9341_PutBigs+0xf6>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth*bigger)
 8005144:	4b20      	ldr	r3, [pc, #128]	; (80051c8 <ILI9341_PutBigs+0x108>)
 8005146:	881b      	ldrh	r3, [r3, #0]
 8005148:	461a      	mov	r2, r3
 800514a:	4b21      	ldr	r3, [pc, #132]	; (80051d0 <ILI9341_PutBigs+0x110>)
 800514c:	881b      	ldrh	r3, [r3, #0]
 800514e:	4619      	mov	r1, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	4618      	mov	r0, r3
 8005156:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800515a:	fb03 f300 	mul.w	r3, r3, r0
 800515e:	1acb      	subs	r3, r1, r3
 8005160:	429a      	cmp	r2, r3
 8005162:	dd13      	ble.n	800518c <ILI9341_PutBigs+0xcc>
		{
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight*bigger + bigger;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	785b      	ldrb	r3, [r3, #1]
 8005168:	b29b      	uxth	r3, r3
 800516a:	3301      	adds	r3, #1
 800516c:	b29b      	uxth	r3, r3
 800516e:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8005172:	b292      	uxth	r2, r2
 8005174:	fb02 f303 	mul.w	r3, r2, r3
 8005178:	b29a      	uxth	r2, r3
 800517a:	4b14      	ldr	r3, [pc, #80]	; (80051cc <ILI9341_PutBigs+0x10c>)
 800517c:	881b      	ldrh	r3, [r3, #0]
 800517e:	4413      	add	r3, r2
 8005180:	b29a      	uxth	r2, r3
 8005182:	4b12      	ldr	r3, [pc, #72]	; (80051cc <ILI9341_PutBigs+0x10c>)
 8005184:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 8005186:	4a10      	ldr	r2, [pc, #64]	; (80051c8 <ILI9341_PutBigs+0x108>)
 8005188:	8afb      	ldrh	r3, [r7, #22]
 800518a:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_PutBigc(ILI9341_x, ILI9341_y, *str++, font, foreground, background, bigger, full_in_bigger);
 800518c:	4b0e      	ldr	r3, [pc, #56]	; (80051c8 <ILI9341_PutBigs+0x108>)
 800518e:	8818      	ldrh	r0, [r3, #0]
 8005190:	4b0e      	ldr	r3, [pc, #56]	; (80051cc <ILI9341_PutBigs+0x10c>)
 8005192:	8819      	ldrh	r1, [r3, #0]
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	1c5a      	adds	r2, r3, #1
 8005198:	60ba      	str	r2, [r7, #8]
 800519a:	781a      	ldrb	r2, [r3, #0]
 800519c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80051a0:	9303      	str	r3, [sp, #12]
 80051a2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80051a6:	9302      	str	r3, [sp, #8]
 80051a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80051aa:	9301      	str	r3, [sp, #4]
 80051ac:	8c3b      	ldrh	r3, [r7, #32]
 80051ae:	9300      	str	r3, [sp, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f000 f833 	bl	800521c <ILI9341_PutBigc>
	while (*str) {
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	781b      	ldrb	r3, [r3, #0]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d192      	bne.n	80050e4 <ILI9341_PutBigs+0x24>
	}
}
 80051be:	bf00      	nop
 80051c0:	bf00      	nop
 80051c2:	3718      	adds	r7, #24
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	200028c4 	.word	0x200028c4
 80051cc:	200028ce 	.word	0x200028ce
 80051d0:	200028c8 	.word	0x200028c8

080051d4 <ILI9341_GetStringSize>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  *width: Pointer to variable to store width
 * @param  *height: Pointer to variable to store height
 * @retval None
 */
void ILI9341_GetStringSize(char *str, FontDef_t *font, uint16_t *width, uint16_t *height) {
 80051d4:	b480      	push	{r7}
 80051d6:	b087      	sub	sp, #28
 80051d8:	af00      	add	r7, sp, #0
 80051da:	60f8      	str	r0, [r7, #12]
 80051dc:	60b9      	str	r1, [r7, #8]
 80051de:	607a      	str	r2, [r7, #4]
 80051e0:	603b      	str	r3, [r7, #0]
	uint16_t w = 0;
 80051e2:	2300      	movs	r3, #0
 80051e4:	82fb      	strh	r3, [r7, #22]
	*height = font->FontHeight;
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	785b      	ldrb	r3, [r3, #1]
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	801a      	strh	r2, [r3, #0]
	while (*str++) {
 80051f0:	e005      	b.n	80051fe <ILI9341_GetStringSize+0x2a>
		w += font->FontWidth;
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	781b      	ldrb	r3, [r3, #0]
 80051f6:	b29a      	uxth	r2, r3
 80051f8:	8afb      	ldrh	r3, [r7, #22]
 80051fa:	4413      	add	r3, r2
 80051fc:	82fb      	strh	r3, [r7, #22]
	while (*str++) {
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	1c5a      	adds	r2, r3, #1
 8005202:	60fa      	str	r2, [r7, #12]
 8005204:	781b      	ldrb	r3, [r3, #0]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d1f3      	bne.n	80051f2 <ILI9341_GetStringSize+0x1e>
	}
	*width = w;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	8afa      	ldrh	r2, [r7, #22]
 800520e:	801a      	strh	r2, [r3, #0]
}
 8005210:	bf00      	nop
 8005212:	371c      	adds	r7, #28
 8005214:	46bd      	mov	sp, r7
 8005216:	bc80      	pop	{r7}
 8005218:	4770      	bx	lr
	...

0800521c <ILI9341_PutBigc>:

/*
 * bigger : amplification de la taille du caractre
 * full_in_bigger : sorte de "pourcentage de remplissage" : mettre la mme valeur que bigger... ou moins (essayez pour voir si a vous plait)
 */
void ILI9341_PutBigc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background, uint8_t bigger, uint8_t full_in_bigger) {
 800521c:	b590      	push	{r4, r7, lr}
 800521e:	b08f      	sub	sp, #60	; 0x3c
 8005220:	af02      	add	r7, sp, #8
 8005222:	607b      	str	r3, [r7, #4]
 8005224:	4603      	mov	r3, r0
 8005226:	81fb      	strh	r3, [r7, #14]
 8005228:	460b      	mov	r3, r1
 800522a:	81bb      	strh	r3, [r7, #12]
 800522c:	4613      	mov	r3, r2
 800522e:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8005230:	4a6e      	ldr	r2, [pc, #440]	; (80053ec <ILI9341_PutBigc+0x1d0>)
 8005232:	89fb      	ldrh	r3, [r7, #14]
 8005234:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8005236:	4a6e      	ldr	r2, [pc, #440]	; (80053f0 <ILI9341_PutBigc+0x1d4>)
 8005238:	89bb      	ldrh	r3, [r7, #12]
 800523a:	8013      	strh	r3, [r2, #0]

	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 800523c:	4b6b      	ldr	r3, [pc, #428]	; (80053ec <ILI9341_PutBigc+0x1d0>)
 800523e:	881b      	ldrh	r3, [r3, #0]
 8005240:	461a      	mov	r2, r3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	781b      	ldrb	r3, [r3, #0]
 8005246:	4413      	add	r3, r2
 8005248:	4a6a      	ldr	r2, [pc, #424]	; (80053f4 <ILI9341_PutBigc+0x1d8>)
 800524a:	8812      	ldrh	r2, [r2, #0]
 800524c:	4293      	cmp	r3, r2
 800524e:	dd0b      	ble.n	8005268 <ILI9341_PutBigc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	785b      	ldrb	r3, [r3, #1]
 8005254:	b29a      	uxth	r2, r3
 8005256:	4b66      	ldr	r3, [pc, #408]	; (80053f0 <ILI9341_PutBigc+0x1d4>)
 8005258:	881b      	ldrh	r3, [r3, #0]
 800525a:	4413      	add	r3, r2
 800525c:	b29a      	uxth	r2, r3
 800525e:	4b64      	ldr	r3, [pc, #400]	; (80053f0 <ILI9341_PutBigc+0x1d4>)
 8005260:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 8005262:	4b62      	ldr	r3, [pc, #392]	; (80053ec <ILI9341_PutBigc+0x1d0>)
 8005264:	2200      	movs	r2, #0
 8005266:	801a      	strh	r2, [r3, #0]
	}

	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + bigger*font->FontWidth, ILI9341_y + bigger*font->FontHeight, background);
 8005268:	4b60      	ldr	r3, [pc, #384]	; (80053ec <ILI9341_PutBigc+0x1d0>)
 800526a:	8818      	ldrh	r0, [r3, #0]
 800526c:	4b60      	ldr	r3, [pc, #384]	; (80053f0 <ILI9341_PutBigc+0x1d4>)
 800526e:	8819      	ldrh	r1, [r3, #0]
 8005270:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8005274:	b29b      	uxth	r3, r3
 8005276:	687a      	ldr	r2, [r7, #4]
 8005278:	7812      	ldrb	r2, [r2, #0]
 800527a:	b292      	uxth	r2, r2
 800527c:	fb02 f303 	mul.w	r3, r2, r3
 8005280:	b29a      	uxth	r2, r3
 8005282:	4b5a      	ldr	r3, [pc, #360]	; (80053ec <ILI9341_PutBigc+0x1d0>)
 8005284:	881b      	ldrh	r3, [r3, #0]
 8005286:	4413      	add	r3, r2
 8005288:	b29c      	uxth	r4, r3
 800528a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800528e:	b29b      	uxth	r3, r3
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	7852      	ldrb	r2, [r2, #1]
 8005294:	b292      	uxth	r2, r2
 8005296:	fb02 f303 	mul.w	r3, r2, r3
 800529a:	b29a      	uxth	r2, r3
 800529c:	4b54      	ldr	r3, [pc, #336]	; (80053f0 <ILI9341_PutBigc+0x1d4>)
 800529e:	881b      	ldrh	r3, [r3, #0]
 80052a0:	4413      	add	r3, r2
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80052a8:	9300      	str	r3, [sp, #0]
 80052aa:	4613      	mov	r3, r2
 80052ac:	4622      	mov	r2, r4
 80052ae:	f7ff fe67 	bl	8004f80 <ILI9341_INT_Fill>


	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 80052b2:	2300      	movs	r3, #0
 80052b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80052b6:	e07f      	b.n	80053b8 <ILI9341_PutBigc+0x19c>


		if(font->datasize == 1)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	7a1b      	ldrb	r3, [r3, #8]
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d111      	bne.n	80052e4 <ILI9341_PutBigc+0xc8>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 80052c6:	7afb      	ldrb	r3, [r7, #11]
 80052c8:	3b20      	subs	r3, #32
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	7852      	ldrb	r2, [r2, #1]
 80052ce:	fb02 f303 	mul.w	r3, r2, r3
 80052d2:	461a      	mov	r2, r3
 80052d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052d6:	4413      	add	r3, r2
 80052d8:	697a      	ldr	r2, [r7, #20]
 80052da:	4413      	add	r3, r2
 80052dc:	781b      	ldrb	r3, [r3, #0]
 80052de:	021b      	lsls	r3, r3, #8
 80052e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80052e2:	e017      	b.n	8005314 <ILI9341_PutBigc+0xf8>
		}
		else if(font->datasize == 2)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	7a1b      	ldrb	r3, [r3, #8]
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	d111      	bne.n	8005310 <ILI9341_PutBigc+0xf4>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 80052f2:	7afb      	ldrb	r3, [r7, #11]
 80052f4:	3b20      	subs	r3, #32
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	7852      	ldrb	r2, [r2, #1]
 80052fa:	fb02 f303 	mul.w	r3, r2, r3
 80052fe:	461a      	mov	r2, r3
 8005300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005302:	4413      	add	r3, r2
 8005304:	005b      	lsls	r3, r3, #1
 8005306:	69ba      	ldr	r2, [r7, #24]
 8005308:	4413      	add	r3, r2
 800530a:	881b      	ldrh	r3, [r3, #0]
 800530c:	62bb      	str	r3, [r7, #40]	; 0x28
 800530e:	e001      	b.n	8005314 <ILI9341_PutBigc+0xf8>
		}
		else
			b = 0;	//should never happen
 8005310:	2300      	movs	r3, #0
 8005312:	62bb      	str	r3, [r7, #40]	; 0x28

		for (j = 0; j < font->FontWidth; j++)
 8005314:	2300      	movs	r3, #0
 8005316:	627b      	str	r3, [r7, #36]	; 0x24
 8005318:	e045      	b.n	80053a6 <ILI9341_PutBigc+0x18a>
		{
			if ((b << j) & 0x8000)
 800531a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800531c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531e:	fa02 f303 	lsl.w	r3, r2, r3
 8005322:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d03a      	beq.n	80053a0 <ILI9341_PutBigc+0x184>
			{
				uint32_t k, l;

				for(k=0;k<full_in_bigger;k++)
 800532a:	2300      	movs	r3, #0
 800532c:	623b      	str	r3, [r7, #32]
 800532e:	e032      	b.n	8005396 <ILI9341_PutBigc+0x17a>
					for(l=0;l<full_in_bigger;l++)
 8005330:	2300      	movs	r3, #0
 8005332:	61fb      	str	r3, [r7, #28]
 8005334:	e027      	b.n	8005386 <ILI9341_PutBigc+0x16a>
						ILI9341_DrawPixel(ILI9341_x + bigger*j+l, (ILI9341_y + bigger*i+k), foreground);
 8005336:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800533a:	b29b      	uxth	r3, r3
 800533c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800533e:	b292      	uxth	r2, r2
 8005340:	fb02 f303 	mul.w	r3, r2, r3
 8005344:	b29a      	uxth	r2, r3
 8005346:	4b29      	ldr	r3, [pc, #164]	; (80053ec <ILI9341_PutBigc+0x1d0>)
 8005348:	881b      	ldrh	r3, [r3, #0]
 800534a:	4413      	add	r3, r2
 800534c:	b29a      	uxth	r2, r3
 800534e:	69fb      	ldr	r3, [r7, #28]
 8005350:	b29b      	uxth	r3, r3
 8005352:	4413      	add	r3, r2
 8005354:	b298      	uxth	r0, r3
 8005356:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800535a:	b29b      	uxth	r3, r3
 800535c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800535e:	b292      	uxth	r2, r2
 8005360:	fb02 f303 	mul.w	r3, r2, r3
 8005364:	b29a      	uxth	r2, r3
 8005366:	4b22      	ldr	r3, [pc, #136]	; (80053f0 <ILI9341_PutBigc+0x1d4>)
 8005368:	881b      	ldrh	r3, [r3, #0]
 800536a:	4413      	add	r3, r2
 800536c:	b29a      	uxth	r2, r3
 800536e:	6a3b      	ldr	r3, [r7, #32]
 8005370:	b29b      	uxth	r3, r3
 8005372:	4413      	add	r3, r2
 8005374:	b29b      	uxth	r3, r3
 8005376:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800537a:	4619      	mov	r1, r3
 800537c:	f7ff fd7c 	bl	8004e78 <ILI9341_DrawPixel>
					for(l=0;l<full_in_bigger;l++)
 8005380:	69fb      	ldr	r3, [r7, #28]
 8005382:	3301      	adds	r3, #1
 8005384:	61fb      	str	r3, [r7, #28]
 8005386:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800538a:	69fa      	ldr	r2, [r7, #28]
 800538c:	429a      	cmp	r2, r3
 800538e:	d3d2      	bcc.n	8005336 <ILI9341_PutBigc+0x11a>
				for(k=0;k<full_in_bigger;k++)
 8005390:	6a3b      	ldr	r3, [r7, #32]
 8005392:	3301      	adds	r3, #1
 8005394:	623b      	str	r3, [r7, #32]
 8005396:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800539a:	6a3a      	ldr	r2, [r7, #32]
 800539c:	429a      	cmp	r2, r3
 800539e:	d3c7      	bcc.n	8005330 <ILI9341_PutBigc+0x114>
		for (j = 0; j < font->FontWidth; j++)
 80053a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a2:	3301      	adds	r3, #1
 80053a4:	627b      	str	r3, [r7, #36]	; 0x24
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	781b      	ldrb	r3, [r3, #0]
 80053aa:	461a      	mov	r2, r3
 80053ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d3b3      	bcc.n	800531a <ILI9341_PutBigc+0xfe>
	for (i = 0; i < font->FontHeight; i++) {
 80053b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053b4:	3301      	adds	r3, #1
 80053b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	785b      	ldrb	r3, [r3, #1]
 80053bc:	461a      	mov	r2, r3
 80053be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053c0:	4293      	cmp	r3, r2
 80053c2:	f4ff af79 	bcc.w	80052b8 <ILI9341_PutBigc+0x9c>
			}
		}
	}

	/* Set new pointer */
	ILI9341_x += font->FontWidth*bigger;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	781b      	ldrb	r3, [r3, #0]
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 80053d0:	b292      	uxth	r2, r2
 80053d2:	fb02 f303 	mul.w	r3, r2, r3
 80053d6:	b29a      	uxth	r2, r3
 80053d8:	4b04      	ldr	r3, [pc, #16]	; (80053ec <ILI9341_PutBigc+0x1d0>)
 80053da:	881b      	ldrh	r3, [r3, #0]
 80053dc:	4413      	add	r3, r2
 80053de:	b29a      	uxth	r2, r3
 80053e0:	4b02      	ldr	r3, [pc, #8]	; (80053ec <ILI9341_PutBigc+0x1d0>)
 80053e2:	801a      	strh	r2, [r3, #0]
}
 80053e4:	bf00      	nop
 80053e6:	3734      	adds	r7, #52	; 0x34
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd90      	pop	{r4, r7, pc}
 80053ec:	200028c4 	.word	0x200028c4
 80053f0:	200028ce 	.word	0x200028ce
 80053f4:	200028c8 	.word	0x200028c8

080053f8 <ILI9341_DrawFilledRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawFilledRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 80053f8:	b590      	push	{r4, r7, lr}
 80053fa:	b087      	sub	sp, #28
 80053fc:	af02      	add	r7, sp, #8
 80053fe:	4604      	mov	r4, r0
 8005400:	4608      	mov	r0, r1
 8005402:	4611      	mov	r1, r2
 8005404:	461a      	mov	r2, r3
 8005406:	4623      	mov	r3, r4
 8005408:	80fb      	strh	r3, [r7, #6]
 800540a:	4603      	mov	r3, r0
 800540c:	80bb      	strh	r3, [r7, #4]
 800540e:	460b      	mov	r3, r1
 8005410:	807b      	strh	r3, [r7, #2]
 8005412:	4613      	mov	r3, r2
 8005414:	803b      	strh	r3, [r7, #0]
	uint16_t tmp;
	
	/* Check correction */
	if (x0 > x1) {
 8005416:	88fa      	ldrh	r2, [r7, #6]
 8005418:	887b      	ldrh	r3, [r7, #2]
 800541a:	429a      	cmp	r2, r3
 800541c:	d905      	bls.n	800542a <ILI9341_DrawFilledRectangle+0x32>
		tmp = x0;
 800541e:	88fb      	ldrh	r3, [r7, #6]
 8005420:	81fb      	strh	r3, [r7, #14]
		x0 = x1;
 8005422:	887b      	ldrh	r3, [r7, #2]
 8005424:	80fb      	strh	r3, [r7, #6]
		x1 = tmp;
 8005426:	89fb      	ldrh	r3, [r7, #14]
 8005428:	807b      	strh	r3, [r7, #2]
	}
	if (y0 > y1) {
 800542a:	88ba      	ldrh	r2, [r7, #4]
 800542c:	883b      	ldrh	r3, [r7, #0]
 800542e:	429a      	cmp	r2, r3
 8005430:	d905      	bls.n	800543e <ILI9341_DrawFilledRectangle+0x46>
		tmp = y0;
 8005432:	88bb      	ldrh	r3, [r7, #4]
 8005434:	81fb      	strh	r3, [r7, #14]
		y0 = y1;
 8005436:	883b      	ldrh	r3, [r7, #0]
 8005438:	80bb      	strh	r3, [r7, #4]
		y1 = tmp;
 800543a:	89fb      	ldrh	r3, [r7, #14]
 800543c:	803b      	strh	r3, [r7, #0]
	}
	
	/* Fill rectangle */
	ILI9341_INT_Fill(x0, y0, x1, y1, color);
 800543e:	883c      	ldrh	r4, [r7, #0]
 8005440:	887a      	ldrh	r2, [r7, #2]
 8005442:	88b9      	ldrh	r1, [r7, #4]
 8005444:	88f8      	ldrh	r0, [r7, #6]
 8005446:	8c3b      	ldrh	r3, [r7, #32]
 8005448:	9300      	str	r3, [sp, #0]
 800544a:	4623      	mov	r3, r4
 800544c:	f7ff fd98 	bl	8004f80 <ILI9341_INT_Fill>
	
	/* CS HIGH back */
	ILI9341_CS_SET();
 8005450:	2201      	movs	r2, #1
 8005452:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005456:	4803      	ldr	r0, [pc, #12]	; (8005464 <ILI9341_DrawFilledRectangle+0x6c>)
 8005458:	f001 fc9b 	bl	8006d92 <HAL_GPIO_WritePin>
}
 800545c:	bf00      	nop
 800545e:	3714      	adds	r7, #20
 8005460:	46bd      	mov	sp, r7
 8005462:	bd90      	pop	{r4, r7, pc}
 8005464:	40010c00 	.word	0x40010c00

08005468 <ILI9341_getOptions>:
/**
 * @brief  Returns ILI9341 options
 * @retval ILI9341_Opts : options
 */

ILI931_Options_t ILI9341_getOptions(void){
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
	return ILI9341_Opts;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a05      	ldr	r2, [pc, #20]	; (8005488 <ILI9341_getOptions+0x20>)
 8005474:	6811      	ldr	r1, [r2, #0]
 8005476:	6019      	str	r1, [r3, #0]
 8005478:	8892      	ldrh	r2, [r2, #4]
 800547a:	809a      	strh	r2, [r3, #4]
}
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	bc80      	pop	{r7}
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop
 8005488:	200028c8 	.word	0x200028c8

0800548c <ILI9341_putImage>:
			Code output format : Plan bytes
			Draw mode : 2 bytes per pixel 565

			attention  la taille des images (la mmoire du microcontrleur est vite remplie !!)
 */
void ILI9341_putImage(int16_t x0, int16_t y0, int16_t width, int16_t height, const int16_t *img, int32_t size){
 800548c:	b590      	push	{r4, r7, lr}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	4604      	mov	r4, r0
 8005494:	4608      	mov	r0, r1
 8005496:	4611      	mov	r1, r2
 8005498:	461a      	mov	r2, r3
 800549a:	4623      	mov	r3, r4
 800549c:	80fb      	strh	r3, [r7, #6]
 800549e:	4603      	mov	r3, r0
 80054a0:	80bb      	strh	r3, [r7, #4]
 80054a2:	460b      	mov	r3, r1
 80054a4:	807b      	strh	r3, [r7, #2]
 80054a6:	4613      	mov	r3, r2
 80054a8:	803b      	strh	r3, [r7, #0]
	ILI9341_SetCursorPosition(x0, y0, x0 + width-1, y0 + height-1);
 80054aa:	88f8      	ldrh	r0, [r7, #6]
 80054ac:	88b9      	ldrh	r1, [r7, #4]
 80054ae:	88fa      	ldrh	r2, [r7, #6]
 80054b0:	887b      	ldrh	r3, [r7, #2]
 80054b2:	4413      	add	r3, r2
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	3b01      	subs	r3, #1
 80054b8:	b29c      	uxth	r4, r3
 80054ba:	88ba      	ldrh	r2, [r7, #4]
 80054bc:	883b      	ldrh	r3, [r7, #0]
 80054be:	4413      	add	r3, r2
 80054c0:	b29b      	uxth	r3, r3
 80054c2:	3b01      	subs	r3, #1
 80054c4:	b29b      	uxth	r3, r3
 80054c6:	4622      	mov	r2, r4
 80054c8:	f7ff fcf8 	bl	8004ebc <ILI9341_SetCursorPosition>

	uint8_t datas[2];

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 80054cc:	202c      	movs	r0, #44	; 0x2c
 80054ce:	f7ff fc8b 	bl	8004de8 <ILI9341_SendCommand>

	/* Send everything */
	ILI9341_CS_RESET();
 80054d2:	2200      	movs	r2, #0
 80054d4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80054d8:	481e      	ldr	r0, [pc, #120]	; (8005554 <ILI9341_putImage+0xc8>)
 80054da:	f001 fc5a 	bl	8006d92 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 80054de:	2201      	movs	r2, #1
 80054e0:	2102      	movs	r1, #2
 80054e2:	481c      	ldr	r0, [pc, #112]	; (8005554 <ILI9341_putImage+0xc8>)
 80054e4:	f001 fc55 	bl	8006d92 <HAL_GPIO_WritePin>

	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 80054e8:	2101      	movs	r1, #1
 80054ea:	481b      	ldr	r0, [pc, #108]	; (8005558 <ILI9341_putImage+0xcc>)
 80054ec:	f7fd ff08 	bl	8003300 <TM_SPI_SetDataSize>

#ifndef LCD_DMA
	int32_t i;
	for(i=0; i < size; i++){
 80054f0:	2300      	movs	r3, #0
 80054f2:	60fb      	str	r3, [r7, #12]
 80054f4:	e01b      	b.n	800552e <ILI9341_putImage+0xa2>
		datas[1] = HIGHINT(img[i]);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	005b      	lsls	r3, r3, #1
 80054fa:	6a3a      	ldr	r2, [r7, #32]
 80054fc:	4413      	add	r3, r2
 80054fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005502:	121b      	asrs	r3, r3, #8
 8005504:	b21b      	sxth	r3, r3
 8005506:	b2db      	uxtb	r3, r3
 8005508:	727b      	strb	r3, [r7, #9]
		datas[0] = LOWINT(img[i]);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	005b      	lsls	r3, r3, #1
 800550e:	6a3a      	ldr	r2, [r7, #32]
 8005510:	4413      	add	r3, r2
 8005512:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005516:	b2db      	uxtb	r3, r3
 8005518:	723b      	strb	r3, [r7, #8]
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 800551a:	f107 0308 	add.w	r3, r7, #8
 800551e:	2201      	movs	r2, #1
 8005520:	4619      	mov	r1, r3
 8005522:	480d      	ldr	r0, [pc, #52]	; (8005558 <ILI9341_putImage+0xcc>)
 8005524:	f7fd feb4 	bl	8003290 <SPI_WriteMultiNoRegister>
	for(i=0; i < size; i++){
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	3301      	adds	r3, #1
 800552c:	60fb      	str	r3, [r7, #12]
 800552e:	68fa      	ldr	r2, [r7, #12]
 8005530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005532:	429a      	cmp	r2, r3
 8005534:	dbdf      	blt.n	80054f6 <ILI9341_putImage+0x6a>
#else
	SPI2_DMA_send16BitArray((Uint16 *)img, size);
#endif


	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8005536:	2100      	movs	r1, #0
 8005538:	4807      	ldr	r0, [pc, #28]	; (8005558 <ILI9341_putImage+0xcc>)
 800553a:	f7fd fee1 	bl	8003300 <TM_SPI_SetDataSize>
	ILI9341_CS_SET();
 800553e:	2201      	movs	r2, #1
 8005540:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005544:	4803      	ldr	r0, [pc, #12]	; (8005554 <ILI9341_putImage+0xc8>)
 8005546:	f001 fc24 	bl	8006d92 <HAL_GPIO_WritePin>
}
 800554a:	bf00      	nop
 800554c:	3714      	adds	r7, #20
 800554e:	46bd      	mov	sp, r7
 8005550:	bd90      	pop	{r4, r7, pc}
 8005552:	bf00      	nop
 8005554:	40010c00 	.word	0x40010c00
 8005558:	40013000 	.word	0x40013000

0800555c <XPT2046_init>:


/**
 * @brief init function for XPT2046 lib
 */
void XPT2046_init(void){
 800555c:	b580      	push	{r7, lr}
 800555e:	b084      	sub	sp, #16
 8005560:	af02      	add	r7, sp, #8

	// Initialise SPI
	SPI_Init(XPT2046_SPI);
 8005562:	4816      	ldr	r0, [pc, #88]	; (80055bc <XPT2046_init+0x60>)
 8005564:	f7fd fd10 	bl	8002f88 <SPI_Init>
	uint32_t previousBaudrate;
	previousBaudrate = SPI_getBaudrate(XPT2046_SPI);
 8005568:	4814      	ldr	r0, [pc, #80]	; (80055bc <XPT2046_init+0x60>)
 800556a:	f7fd ff67 	bl	800343c <SPI_getBaudrate>
 800556e:	6078      	str	r0, [r7, #4]
	SPI_setBaudRate(XPT2046_SPI, SPI_BAUDRATEPRESCALER_256);	//slow for XPT2046
 8005570:	2138      	movs	r1, #56	; 0x38
 8005572:	4812      	ldr	r0, [pc, #72]	; (80055bc <XPT2046_init+0x60>)
 8005574:	f7fd ff32 	bl	80033dc <SPI_setBaudRate>
	BSP_GPIO_PinCfg(PIN_CS_TOUCH,GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8005578:	2303      	movs	r3, #3
 800557a:	9300      	str	r3, [sp, #0]
 800557c:	2300      	movs	r3, #0
 800557e:	2201      	movs	r2, #1
 8005580:	2101      	movs	r1, #1
 8005582:	480f      	ldr	r0, [pc, #60]	; (80055c0 <XPT2046_init+0x64>)
 8005584:	f7fd fcd0 	bl	8002f28 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(PIN_IRQ_TOUCH,GPIO_MODE_INPUT,GPIO_PULLDOWN,GPIO_SPEED_FREQ_HIGH);
 8005588:	2303      	movs	r3, #3
 800558a:	9300      	str	r3, [sp, #0]
 800558c:	2302      	movs	r3, #2
 800558e:	2200      	movs	r2, #0
 8005590:	2110      	movs	r1, #16
 8005592:	480c      	ldr	r0, [pc, #48]	; (80055c4 <XPT2046_init+0x68>)
 8005594:	f7fd fcc8 	bl	8002f28 <BSP_GPIO_PinCfg>
	XPT2046_CS_SET();
 8005598:	2201      	movs	r2, #1
 800559a:	2101      	movs	r1, #1
 800559c:	4808      	ldr	r0, [pc, #32]	; (80055c0 <XPT2046_init+0x64>)
 800559e:	f001 fbf8 	bl	8006d92 <HAL_GPIO_WritePin>

	XPT2046_getReading(CONTROL_BYTE_START
 80055a2:	20d0      	movs	r0, #208	; 0xd0
 80055a4:	f000 f9ce 	bl	8005944 <XPT2046_getReading>
					   | CONTROL_BYTE_CHANNEL_SELECT_X
					   | CONTROL_BYTE_MODE_12_BIT
					   | CONTROL_BYTE_SD_DIFFERENTIAL
					   | CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);

	SPI_setBaudRate(XPT2046_SPI, previousBaudrate);	//"fast" for everyone else...
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	4619      	mov	r1, r3
 80055ae:	4803      	ldr	r0, [pc, #12]	; (80055bc <XPT2046_init+0x60>)
 80055b0:	f7fd ff14 	bl	80033dc <SPI_setBaudRate>
}
 80055b4:	bf00      	nop
 80055b6:	3708      	adds	r7, #8
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}
 80055bc:	40013000 	.word	0x40013000
 80055c0:	40010c00 	.word	0x40010c00
 80055c4:	40010800 	.word	0x40010800

080055c8 <XPT2046_getCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b090      	sub	sp, #64	; 0x40
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	60f8      	str	r0, [r7, #12]
 80055d0:	60b9      	str	r1, [r7, #8]
 80055d2:	4613      	mov	r3, r2
 80055d4:	71fb      	strb	r3, [r7, #7]
	Uint8 i, j;
	Sint16 allX[7] , allY[7];
	bool_e ret;

	uint32_t previousBaudrate;
	previousBaudrate = SPI_getBaudrate(XPT2046_SPI);
 80055d6:	486b      	ldr	r0, [pc, #428]	; (8005784 <XPT2046_getCoordinates+0x1bc>)
 80055d8:	f7fd ff30 	bl	800343c <SPI_getBaudrate>
 80055dc:	6378      	str	r0, [r7, #52]	; 0x34
	SPI_setBaudRate(XPT2046_SPI, SPI_BAUDRATEPRESCALER_256);	//slow for XPT2046
 80055de:	2138      	movs	r1, #56	; 0x38
 80055e0:	4868      	ldr	r0, [pc, #416]	; (8005784 <XPT2046_getCoordinates+0x1bc>)
 80055e2:	f7fd fefb 	bl	80033dc <SPI_setBaudRate>

	for (i=0; i < 7 ; i++){
 80055e6:	2300      	movs	r3, #0
 80055e8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80055ec:	e020      	b.n	8005630 <XPT2046_getCoordinates+0x68>

		allY[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 80055ee:	2090      	movs	r0, #144	; 0x90
 80055f0:	f000 f9a8 	bl	8005944 <XPT2046_getReading>
 80055f4:	4603      	mov	r3, r0
 80055f6:	461a      	mov	r2, r3
 80055f8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80055fc:	b212      	sxth	r2, r2
 80055fe:	005b      	lsls	r3, r3, #1
 8005600:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8005604:	440b      	add	r3, r1
 8005606:	f823 2c2c 	strh.w	r2, [r3, #-44]
										| CONTROL_BYTE_CHANNEL_SELECT_Y
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);

		allX[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 800560a:	20d0      	movs	r0, #208	; 0xd0
 800560c:	f000 f99a 	bl	8005944 <XPT2046_getReading>
 8005610:	4603      	mov	r3, r0
 8005612:	461a      	mov	r2, r3
 8005614:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005618:	b212      	sxth	r2, r2
 800561a:	005b      	lsls	r3, r3, #1
 800561c:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8005620:	440b      	add	r3, r1
 8005622:	f823 2c1c 	strh.w	r2, [r3, #-28]
	for (i=0; i < 7 ; i++){
 8005626:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800562a:	3301      	adds	r3, #1
 800562c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8005630:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005634:	2b06      	cmp	r3, #6
 8005636:	d9da      	bls.n	80055ee <XPT2046_getCoordinates+0x26>
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);
	}

	for (i=0; i < 4 ; i++){
 8005638:	2300      	movs	r3, #0
 800563a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800563e:	e070      	b.n	8005722 <XPT2046_getCoordinates+0x15a>
		for (j=i; j < 7 ; j++) {
 8005640:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005644:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8005648:	e062      	b.n	8005710 <XPT2046_getCoordinates+0x148>
			Sint16 temp = allX[i];
 800564a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800564e:	005b      	lsls	r3, r3, #1
 8005650:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8005654:	4413      	add	r3, r2
 8005656:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 800565a:	867b      	strh	r3, [r7, #50]	; 0x32
			if(temp > allX[j]){
 800565c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8005660:	005b      	lsls	r3, r3, #1
 8005662:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8005666:	4413      	add	r3, r2
 8005668:	f933 3c1c 	ldrsh.w	r3, [r3, #-28]
 800566c:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 8005670:	429a      	cmp	r2, r3
 8005672:	dd19      	ble.n	80056a8 <XPT2046_getCoordinates+0xe0>
				allX[i] = allX[j];
 8005674:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8005678:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800567c:	005b      	lsls	r3, r3, #1
 800567e:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8005682:	440b      	add	r3, r1
 8005684:	f933 1c1c 	ldrsh.w	r1, [r3, #-28]
 8005688:	0053      	lsls	r3, r2, #1
 800568a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800568e:	4413      	add	r3, r2
 8005690:	460a      	mov	r2, r1
 8005692:	f823 2c1c 	strh.w	r2, [r3, #-28]
				allX[j] = temp;
 8005696:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800569a:	005b      	lsls	r3, r3, #1
 800569c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80056a0:	4413      	add	r3, r2
 80056a2:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 80056a4:	f823 2c1c 	strh.w	r2, [r3, #-28]
			}
			temp = allY[i];
 80056a8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80056ac:	005b      	lsls	r3, r3, #1
 80056ae:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80056b2:	4413      	add	r3, r2
 80056b4:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 80056b8:	867b      	strh	r3, [r7, #50]	; 0x32
			if(temp > allY[j]){
 80056ba:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80056be:	005b      	lsls	r3, r3, #1
 80056c0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80056c4:	4413      	add	r3, r2
 80056c6:	f933 3c2c 	ldrsh.w	r3, [r3, #-44]
 80056ca:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 80056ce:	429a      	cmp	r2, r3
 80056d0:	dd19      	ble.n	8005706 <XPT2046_getCoordinates+0x13e>
				allY[i] = allY[j];
 80056d2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80056d6:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80056da:	005b      	lsls	r3, r3, #1
 80056dc:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80056e0:	440b      	add	r3, r1
 80056e2:	f933 1c2c 	ldrsh.w	r1, [r3, #-44]
 80056e6:	0053      	lsls	r3, r2, #1
 80056e8:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80056ec:	4413      	add	r3, r2
 80056ee:	460a      	mov	r2, r1
 80056f0:	f823 2c2c 	strh.w	r2, [r3, #-44]
				allY[j] = temp;
 80056f4:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80056f8:	005b      	lsls	r3, r3, #1
 80056fa:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80056fe:	4413      	add	r3, r2
 8005700:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8005702:	f823 2c2c 	strh.w	r2, [r3, #-44]
		for (j=i; j < 7 ; j++) {
 8005706:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800570a:	3301      	adds	r3, #1
 800570c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8005710:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8005714:	2b06      	cmp	r3, #6
 8005716:	d998      	bls.n	800564a <XPT2046_getCoordinates+0x82>
	for (i=0; i < 4 ; i++){
 8005718:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800571c:	3301      	adds	r3, #1
 800571e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8005722:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005726:	2b03      	cmp	r3, #3
 8005728:	d98a      	bls.n	8005640 <XPT2046_getCoordinates+0x78>
			}
		}
	}

#ifdef XPT2046_USE_PIN_IRQ_TO_CHECK_TOUCH
	if(!HAL_GPIO_ReadPin(PIN_IRQ_TOUCH))
 800572a:	2110      	movs	r1, #16
 800572c:	4816      	ldr	r0, [pc, #88]	; (8005788 <XPT2046_getCoordinates+0x1c0>)
 800572e:	f001 fb19 	bl	8006d64 <HAL_GPIO_ReadPin>
 8005732:	4603      	mov	r3, r0
 8005734:	2b00      	cmp	r3, #0
 8005736:	d102      	bne.n	800573e <XPT2046_getCoordinates+0x176>
		ret = TRUE;
 8005738:	2301      	movs	r3, #1
 800573a:	63bb      	str	r3, [r7, #56]	; 0x38
 800573c:	e001      	b.n	8005742 <XPT2046_getCoordinates+0x17a>
	else
		ret =  FALSE;
 800573e:	2300      	movs	r3, #0
 8005740:	63bb      	str	r3, [r7, #56]	; 0x38
		ret =  FALSE;
	else
		ret =  TRUE;
#endif

	if(coordinateMode == XPT2046_COORDINATE_SCREEN_RELATIVE)
 8005742:	79fb      	ldrb	r3, [r7, #7]
 8005744:	2b01      	cmp	r3, #1
 8005746:	d109      	bne.n	800575c <XPT2046_getCoordinates+0x194>
		XPT2046_convertCoordinateScreenMode(&(allX[3]), &(allY[3]));
 8005748:	f107 0314 	add.w	r3, r7, #20
 800574c:	1d9a      	adds	r2, r3, #6
 800574e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005752:	3306      	adds	r3, #6
 8005754:	4611      	mov	r1, r2
 8005756:	4618      	mov	r0, r3
 8005758:	f000 f922 	bl	80059a0 <XPT2046_convertCoordinateScreenMode>

	*pX = allX[3];
 800575c:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	801a      	strh	r2, [r3, #0]
	*pY = allY[3];
 8005764:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	801a      	strh	r2, [r3, #0]

	SPI_setBaudRate(XPT2046_SPI, previousBaudrate);	//"fast" for everyone else...
 800576c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800576e:	b29b      	uxth	r3, r3
 8005770:	4619      	mov	r1, r3
 8005772:	4804      	ldr	r0, [pc, #16]	; (8005784 <XPT2046_getCoordinates+0x1bc>)
 8005774:	f7fd fe32 	bl	80033dc <SPI_setBaudRate>

	return ret;
 8005778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800577a:	4618      	mov	r0, r3
 800577c:	3740      	adds	r7, #64	; 0x40
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	40013000 	.word	0x40013000
 8005788:	40010800 	.word	0x40010800

0800578c <XPT2046_getMedianCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getMedianCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 800578c:	b580      	push	{r7, lr}
 800578e:	b092      	sub	sp, #72	; 0x48
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	4613      	mov	r3, r2
 8005798:	71fb      	strb	r3, [r7, #7]
	Uint8 n = 0, i, j;
 800579a:	2300      	movs	r3, #0
 800579c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}point_t;
	point_t tab[NB_POINTS_FOR_MEDIAN];
	point_t current;
	Sint16 index;

	index = 0;
 80057a0:	2300      	movs	r3, #0
 80057a2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	XPT2046_getCoordinates(&tab[0].x , &tab[0].y, coordinateMode);	//on place le premier point dans la premire case du tableau.
 80057a6:	79fa      	ldrb	r2, [r7, #7]
 80057a8:	f107 0320 	add.w	r3, r7, #32
 80057ac:	1c99      	adds	r1, r3, #2
 80057ae:	f107 0320 	add.w	r3, r7, #32
 80057b2:	4618      	mov	r0, r3
 80057b4:	f7ff ff08 	bl	80055c8 <XPT2046_getCoordinates>


	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 80057b8:	2301      	movs	r3, #1
 80057ba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80057be:	e061      	b.n	8005884 <XPT2046_getMedianCoordinates+0xf8>
	{
		if(XPT2046_getCoordinates(&current.x , &current.y, coordinateMode))	//rcup d'un point
 80057c0:	79fa      	ldrb	r2, [r7, #7]
 80057c2:	f107 031c 	add.w	r3, r7, #28
 80057c6:	1c99      	adds	r1, r3, #2
 80057c8:	f107 031c 	add.w	r3, r7, #28
 80057cc:	4618      	mov	r0, r3
 80057ce:	f7ff fefb 	bl	80055c8 <XPT2046_getCoordinates>
 80057d2:	4603      	mov	r3, r0
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d04e      	beq.n	8005876 <XPT2046_getMedianCoordinates+0xea>
		{
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 80057d8:	2300      	movs	r3, #0
 80057da:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80057de:	e010      	b.n	8005802 <XPT2046_getMedianCoordinates+0x76>
			{
				if(current.x < tab[i].x)
 80057e0:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80057e4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80057ee:	440b      	add	r3, r1
 80057f0:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 80057f4:	429a      	cmp	r2, r3
 80057f6:	db0b      	blt.n	8005810 <XPT2046_getMedianCoordinates+0x84>
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 80057f8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80057fc:	3301      	adds	r3, #1
 80057fe:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8005802:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8005806:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 800580a:	429a      	cmp	r2, r3
 800580c:	dbe8      	blt.n	80057e0 <XPT2046_getMedianCoordinates+0x54>
 800580e:	e000      	b.n	8005812 <XPT2046_getMedianCoordinates+0x86>
					break;
 8005810:	bf00      	nop
			}
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 8005812:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005816:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 800581a:	e015      	b.n	8005848 <XPT2046_getMedianCoordinates+0xbc>
			{
				tab[j] = tab[j-1];
 800581c:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005820:	1e5a      	subs	r2, r3, #1
 8005822:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800582c:	440b      	add	r3, r1
 800582e:	0092      	lsls	r2, r2, #2
 8005830:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005834:	440a      	add	r2, r1
 8005836:	f852 2c28 	ldr.w	r2, [r2, #-40]
 800583a:	f843 2c28 	str.w	r2, [r3, #-40]
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 800583e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005842:	3b01      	subs	r3, #1
 8005844:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8005848:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800584c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005850:	429a      	cmp	r2, r3
 8005852:	d8e3      	bhi.n	800581c <XPT2046_getMedianCoordinates+0x90>
			}
			tab[i] = current;	//criture de la nouvelle valeur  sa position
 8005854:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800585e:	4413      	add	r3, r2
 8005860:	69fa      	ldr	r2, [r7, #28]
 8005862:	f843 2c28 	str.w	r2, [r3, #-40]

			index++;
 8005866:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 800586a:	b29b      	uxth	r3, r3
 800586c:	3301      	adds	r3, #1
 800586e:	b29b      	uxth	r3, r3
 8005870:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005874:	e001      	b.n	800587a <XPT2046_getMedianCoordinates+0xee>
		}
		else
			return FALSE;
 8005876:	2300      	movs	r3, #0
 8005878:	e05f      	b.n	800593a <XPT2046_getMedianCoordinates+0x1ae>
	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 800587a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800587e:	3301      	adds	r3, #1
 8005880:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8005884:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005888:	2b07      	cmp	r3, #7
 800588a:	d999      	bls.n	80057c0 <XPT2046_getMedianCoordinates+0x34>
	}

	*pX = tab[index/2].x;
 800588c:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005890:	0fda      	lsrs	r2, r3, #31
 8005892:	4413      	add	r3, r2
 8005894:	105b      	asrs	r3, r3, #1
 8005896:	b21b      	sxth	r3, r3
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800589e:	4413      	add	r3, r2
 80058a0:	f933 2c28 	ldrsh.w	r2, [r3, #-40]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	801a      	strh	r2, [r3, #0]
	*pY = tab[index/2].y;
 80058a8:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 80058ac:	0fda      	lsrs	r2, r3, #31
 80058ae:	4413      	add	r3, r2
 80058b0:	105b      	asrs	r3, r3, #1
 80058b2:	b21b      	sxth	r3, r3
 80058b4:	009b      	lsls	r3, r3, #2
 80058b6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80058ba:	4413      	add	r3, r2
 80058bc:	f933 2c26 	ldrsh.w	r2, [r3, #-38]
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	801a      	strh	r2, [r3, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 80058c4:	f107 0314 	add.w	r3, r7, #20
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7ff fdcd 	bl	8005468 <ILI9341_getOptions>
	if(screenOption.orientation == ILI9341_Orientation_Portrait_1 || screenOption.orientation == ILI9341_Orientation_Portrait_2)
 80058ce:	7e3b      	ldrb	r3, [r7, #24]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d002      	beq.n	80058da <XPT2046_getMedianCoordinates+0x14e>
 80058d4:	7e3b      	ldrb	r3, [r7, #24]
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d116      	bne.n	8005908 <XPT2046_getMedianCoordinates+0x17c>
	{
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	dd28      	ble.n	8005936 <XPT2046_getMedianCoordinates+0x1aa>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80058ea:	2bee      	cmp	r3, #238	; 0xee
 80058ec:	dc23      	bgt.n	8005936 <XPT2046_getMedianCoordinates+0x1aa>
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	dd1e      	ble.n	8005936 <XPT2046_getMedianCoordinates+0x1aa>
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80058fe:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 8005902:	dc18      	bgt.n	8005936 <XPT2046_getMedianCoordinates+0x1aa>
			return TRUE;
 8005904:	2301      	movs	r3, #1
 8005906:	e018      	b.n	800593a <XPT2046_getMedianCoordinates+0x1ae>
	}
	else
	{
		if(*pX > 0 && *pX < 319 && *pY > 0 && *pY < 239)
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800590e:	2b00      	cmp	r3, #0
 8005910:	dd12      	ble.n	8005938 <XPT2046_getMedianCoordinates+0x1ac>
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005918:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 800591c:	dc0c      	bgt.n	8005938 <XPT2046_getMedianCoordinates+0x1ac>
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005924:	2b00      	cmp	r3, #0
 8005926:	dd07      	ble.n	8005938 <XPT2046_getMedianCoordinates+0x1ac>
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800592e:	2bee      	cmp	r3, #238	; 0xee
 8005930:	dc02      	bgt.n	8005938 <XPT2046_getMedianCoordinates+0x1ac>
			return TRUE;
 8005932:	2301      	movs	r3, #1
 8005934:	e001      	b.n	800593a <XPT2046_getMedianCoordinates+0x1ae>
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 8005936:	bf00      	nop
	}
	return FALSE;
 8005938:	2300      	movs	r3, #0
}
 800593a:	4618      	mov	r0, r3
 800593c:	3748      	adds	r7, #72	; 0x48
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
	...

08005944 <XPT2046_getReading>:
/*
 * @brief private function used to read the SPI
 * @param controlByte controlByte used to read
 * @return data read from screen touch
 */
static Uint16 XPT2046_getReading(controlByte_t controlByte){
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	4603      	mov	r3, r0
 800594c:	71fb      	strb	r3, [r7, #7]

	Uint16 ret;

	XPT2046_CS_RESET();
 800594e:	2200      	movs	r2, #0
 8005950:	2101      	movs	r1, #1
 8005952:	4811      	ldr	r0, [pc, #68]	; (8005998 <XPT2046_getReading+0x54>)
 8005954:	f001 fa1d 	bl	8006d92 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(XPT2046_SPI,controlByte);
 8005958:	79fb      	ldrb	r3, [r7, #7]
 800595a:	4619      	mov	r1, r3
 800595c:	480f      	ldr	r0, [pc, #60]	; (800599c <XPT2046_getReading+0x58>)
 800595e:	f7fd fc61 	bl	8003224 <SPI_WriteNoRegister>

	ret = (Uint16)((Uint16)(SPI_ReadNoRegister(XPT2046_SPI)) << 5);
 8005962:	480e      	ldr	r0, [pc, #56]	; (800599c <XPT2046_getReading+0x58>)
 8005964:	f7fd fc26 	bl	80031b4 <SPI_ReadNoRegister>
 8005968:	4603      	mov	r3, r0
 800596a:	b29b      	uxth	r3, r3
 800596c:	015b      	lsls	r3, r3, #5
 800596e:	81fb      	strh	r3, [r7, #14]
	ret |= (Uint16)(SPI_ReadNoRegister(XPT2046_SPI) >> (Uint16)(3));
 8005970:	480a      	ldr	r0, [pc, #40]	; (800599c <XPT2046_getReading+0x58>)
 8005972:	f7fd fc1f 	bl	80031b4 <SPI_ReadNoRegister>
 8005976:	4603      	mov	r3, r0
 8005978:	08db      	lsrs	r3, r3, #3
 800597a:	b2db      	uxtb	r3, r3
 800597c:	b29a      	uxth	r2, r3
 800597e:	89fb      	ldrh	r3, [r7, #14]
 8005980:	4313      	orrs	r3, r2
 8005982:	81fb      	strh	r3, [r7, #14]

	XPT2046_CS_SET();
 8005984:	2201      	movs	r2, #1
 8005986:	2101      	movs	r1, #1
 8005988:	4803      	ldr	r0, [pc, #12]	; (8005998 <XPT2046_getReading+0x54>)
 800598a:	f001 fa02 	bl	8006d92 <HAL_GPIO_WritePin>

	return ret;
 800598e:	89fb      	ldrh	r3, [r7, #14]
}
 8005990:	4618      	mov	r0, r3
 8005992:	3710      	adds	r7, #16
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}
 8005998:	40010c00 	.word	0x40010c00
 800599c:	40013000 	.word	0x40013000

080059a0 <XPT2046_convertCoordinateScreenMode>:
/*
 * @brief private function used to convert coordinates from Raw to ScreenMode
 * @param *pX X coordinate of the data
 * @param *pY Y coordinate of the data
 */
static void XPT2046_convertCoordinateScreenMode(Sint16 * pX, Sint16 * pY){
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b086      	sub	sp, #24
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 80059aa:	f107 0308 	add.w	r3, r7, #8
 80059ae:	4618      	mov	r0, r3
 80059b0:	f7ff fd5a 	bl	8005468 <ILI9341_getOptions>
	Sint32 tempX, tempY;
	tempX = (Sint32)*pX;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80059ba:	617b      	str	r3, [r7, #20]
	tempY = (Sint32)*pY;
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80059c2:	613b      	str	r3, [r7, #16]

	switch(screenOption.orientation){
 80059c4:	7b3b      	ldrb	r3, [r7, #12]
 80059c6:	2b03      	cmp	r3, #3
 80059c8:	d87a      	bhi.n	8005ac0 <XPT2046_convertCoordinateScreenMode+0x120>
 80059ca:	a201      	add	r2, pc, #4	; (adr r2, 80059d0 <XPT2046_convertCoordinateScreenMode+0x30>)
 80059cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059d0:	080059e1 	.word	0x080059e1
 80059d4:	08005a1b 	.word	0x08005a1b
 80059d8:	08005a51 	.word	0x08005a51
 80059dc:	08005a89 	.word	0x08005a89
	case ILI9341_Orientation_Portrait_1 :
		*pX = (Sint16)((4096 - tempX) * (Sint32)screenOption.width / 4096);
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 80059e6:	893a      	ldrh	r2, [r7, #8]
 80059e8:	fb02 f303 	mul.w	r3, r2, r3
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	da01      	bge.n	80059f4 <XPT2046_convertCoordinateScreenMode+0x54>
 80059f0:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80059f4:	131b      	asrs	r3, r3, #12
 80059f6:	b21a      	sxth	r2, r3
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempY) * (Sint32)screenOption.height / 4096);
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005a02:	897a      	ldrh	r2, [r7, #10]
 8005a04:	fb02 f303 	mul.w	r3, r2, r3
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	da01      	bge.n	8005a10 <XPT2046_convertCoordinateScreenMode+0x70>
 8005a0c:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005a10:	131b      	asrs	r3, r3, #12
 8005a12:	b21a      	sxth	r2, r3
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	801a      	strh	r2, [r3, #0]
		break;
 8005a18:	e052      	b.n	8005ac0 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Portrait_2 :
		*pX = (Sint16)(tempX * (Sint32)screenOption.width / 4096);
 8005a1a:	893b      	ldrh	r3, [r7, #8]
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	fb03 f302 	mul.w	r3, r3, r2
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	da01      	bge.n	8005a2c <XPT2046_convertCoordinateScreenMode+0x8c>
 8005a28:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005a2c:	131b      	asrs	r3, r3, #12
 8005a2e:	b21a      	sxth	r2, r3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempY * (Sint32)screenOption.height / 4096);
 8005a34:	897b      	ldrh	r3, [r7, #10]
 8005a36:	461a      	mov	r2, r3
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	fb03 f302 	mul.w	r3, r3, r2
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	da01      	bge.n	8005a46 <XPT2046_convertCoordinateScreenMode+0xa6>
 8005a42:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005a46:	131b      	asrs	r3, r3, #12
 8005a48:	b21a      	sxth	r2, r3
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	801a      	strh	r2, [r3, #0]
		break;
 8005a4e:	e037      	b.n	8005ac0 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_1 :
		*pX = (Sint16)((4096 - tempY) * (Sint32)screenOption.width / 4096);
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005a56:	893a      	ldrh	r2, [r7, #8]
 8005a58:	fb02 f303 	mul.w	r3, r2, r3
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	da01      	bge.n	8005a64 <XPT2046_convertCoordinateScreenMode+0xc4>
 8005a60:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005a64:	131b      	asrs	r3, r3, #12
 8005a66:	b21a      	sxth	r2, r3
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempX * (Sint32)screenOption.height / 4096);
 8005a6c:	897b      	ldrh	r3, [r7, #10]
 8005a6e:	461a      	mov	r2, r3
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	fb03 f302 	mul.w	r3, r3, r2
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	da01      	bge.n	8005a7e <XPT2046_convertCoordinateScreenMode+0xde>
 8005a7a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005a7e:	131b      	asrs	r3, r3, #12
 8005a80:	b21a      	sxth	r2, r3
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	801a      	strh	r2, [r3, #0]
		break;
 8005a86:	e01b      	b.n	8005ac0 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_2 :
		*pX = (Sint16)((tempY) * (Sint32)screenOption.width / 4096);
 8005a88:	893b      	ldrh	r3, [r7, #8]
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	fb03 f302 	mul.w	r3, r3, r2
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	da01      	bge.n	8005a9a <XPT2046_convertCoordinateScreenMode+0xfa>
 8005a96:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005a9a:	131b      	asrs	r3, r3, #12
 8005a9c:	b21a      	sxth	r2, r3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempX) * (Sint32)screenOption.height / 4096);
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005aa8:	897a      	ldrh	r2, [r7, #10]
 8005aaa:	fb02 f303 	mul.w	r3, r2, r3
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	da01      	bge.n	8005ab6 <XPT2046_convertCoordinateScreenMode+0x116>
 8005ab2:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005ab6:	131b      	asrs	r3, r3, #12
 8005ab8:	b21a      	sxth	r2, r3
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	801a      	strh	r2, [r3, #0]
		break;
 8005abe:	bf00      	nop
	}
}
 8005ac0:	bf00      	nop
 8005ac2:	3718      	adds	r7, #24
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005acc:	4b08      	ldr	r3, [pc, #32]	; (8005af0 <HAL_Init+0x28>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a07      	ldr	r2, [pc, #28]	; (8005af0 <HAL_Init+0x28>)
 8005ad2:	f043 0310 	orr.w	r3, r3, #16
 8005ad6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005ad8:	2003      	movs	r0, #3
 8005ada:	f000 fd0d 	bl	80064f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005ade:	200f      	movs	r0, #15
 8005ae0:	f000 f808 	bl	8005af4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005ae4:	f7fd fcde 	bl	80034a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005ae8:	2300      	movs	r3, #0
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	40022000 	.word	0x40022000

08005af4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b082      	sub	sp, #8
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005afc:	4b12      	ldr	r3, [pc, #72]	; (8005b48 <HAL_InitTick+0x54>)
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	4b12      	ldr	r3, [pc, #72]	; (8005b4c <HAL_InitTick+0x58>)
 8005b02:	781b      	ldrb	r3, [r3, #0]
 8005b04:	4619      	mov	r1, r3
 8005b06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005b0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b12:	4618      	mov	r0, r3
 8005b14:	f000 fd25 	bl	8006562 <HAL_SYSTICK_Config>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d001      	beq.n	8005b22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e00e      	b.n	8005b40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2b0f      	cmp	r3, #15
 8005b26:	d80a      	bhi.n	8005b3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005b28:	2200      	movs	r2, #0
 8005b2a:	6879      	ldr	r1, [r7, #4]
 8005b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b30:	f000 fced 	bl	800650e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005b34:	4a06      	ldr	r2, [pc, #24]	; (8005b50 <HAL_InitTick+0x5c>)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	e000      	b.n	8005b40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3708      	adds	r7, #8
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	2000002c 	.word	0x2000002c
 8005b4c:	20000040 	.word	0x20000040
 8005b50:	2000003c 	.word	0x2000003c

08005b54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005b54:	b480      	push	{r7}
 8005b56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005b58:	4b05      	ldr	r3, [pc, #20]	; (8005b70 <HAL_IncTick+0x1c>)
 8005b5a:	781b      	ldrb	r3, [r3, #0]
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	4b05      	ldr	r3, [pc, #20]	; (8005b74 <HAL_IncTick+0x20>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4413      	add	r3, r2
 8005b64:	4a03      	ldr	r2, [pc, #12]	; (8005b74 <HAL_IncTick+0x20>)
 8005b66:	6013      	str	r3, [r2, #0]
}
 8005b68:	bf00      	nop
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bc80      	pop	{r7}
 8005b6e:	4770      	bx	lr
 8005b70:	20000040 	.word	0x20000040
 8005b74:	200028d0 	.word	0x200028d0

08005b78 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	af00      	add	r7, sp, #0
  return uwTick;
 8005b7c:	4b02      	ldr	r3, [pc, #8]	; (8005b88 <HAL_GetTick+0x10>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bc80      	pop	{r7}
 8005b86:	4770      	bx	lr
 8005b88:	200028d0 	.word	0x200028d0

08005b8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b084      	sub	sp, #16
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005b94:	f7ff fff0 	bl	8005b78 <HAL_GetTick>
 8005b98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ba4:	d005      	beq.n	8005bb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005ba6:	4b0a      	ldr	r3, [pc, #40]	; (8005bd0 <HAL_Delay+0x44>)
 8005ba8:	781b      	ldrb	r3, [r3, #0]
 8005baa:	461a      	mov	r2, r3
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	4413      	add	r3, r2
 8005bb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005bb2:	bf00      	nop
 8005bb4:	f7ff ffe0 	bl	8005b78 <HAL_GetTick>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	68fa      	ldr	r2, [r7, #12]
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d8f7      	bhi.n	8005bb4 <HAL_Delay+0x28>
  {
  }
}
 8005bc4:	bf00      	nop
 8005bc6:	bf00      	nop
 8005bc8:	3710      	adds	r7, #16
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	20000040 	.word	0x20000040

08005bd4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b086      	sub	sp, #24
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8005be0:	2300      	movs	r3, #0
 8005be2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8005be4:	2300      	movs	r3, #0
 8005be6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8005be8:	2300      	movs	r3, #0
 8005bea:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d101      	bne.n	8005bf6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e0be      	b.n	8005d74 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d109      	bne.n	8005c18 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 f8b6 	bl	8005d84 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f000 fb01 	bl	8006220 <ADC_ConversionStop_Disable>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c26:	f003 0310 	and.w	r3, r3, #16
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	f040 8099 	bne.w	8005d62 <HAL_ADC_Init+0x18e>
 8005c30:	7dfb      	ldrb	r3, [r7, #23]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	f040 8095 	bne.w	8005d62 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c3c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005c40:	f023 0302 	bic.w	r3, r3, #2
 8005c44:	f043 0202 	orr.w	r2, r3, #2
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8005c54:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	68db      	ldr	r3, [r3, #12]
 8005c5a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8005c5c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8005c5e:	68ba      	ldr	r2, [r7, #8]
 8005c60:	4313      	orrs	r3, r2
 8005c62:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c6c:	d003      	beq.n	8005c76 <HAL_ADC_Init+0xa2>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d102      	bne.n	8005c7c <HAL_ADC_Init+0xa8>
 8005c76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c7a:	e000      	b.n	8005c7e <HAL_ADC_Init+0xaa>
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	693a      	ldr	r2, [r7, #16]
 8005c80:	4313      	orrs	r3, r2
 8005c82:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	695b      	ldr	r3, [r3, #20]
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d119      	bne.n	8005cc0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d109      	bne.n	8005ca8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	699b      	ldr	r3, [r3, #24]
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	035a      	lsls	r2, r3, #13
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005ca4:	613b      	str	r3, [r7, #16]
 8005ca6:	e00b      	b.n	8005cc0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cac:	f043 0220 	orr.w	r2, r3, #32
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cb8:	f043 0201 	orr.w	r2, r3, #1
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	693a      	ldr	r2, [r7, #16]
 8005cd0:	430a      	orrs	r2, r1
 8005cd2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	689a      	ldr	r2, [r3, #8]
 8005cda:	4b28      	ldr	r3, [pc, #160]	; (8005d7c <HAL_ADC_Init+0x1a8>)
 8005cdc:	4013      	ands	r3, r2
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	6812      	ldr	r2, [r2, #0]
 8005ce2:	68b9      	ldr	r1, [r7, #8]
 8005ce4:	430b      	orrs	r3, r1
 8005ce6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cf0:	d003      	beq.n	8005cfa <HAL_ADC_Init+0x126>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	2b01      	cmp	r3, #1
 8005cf8:	d104      	bne.n	8005d04 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	3b01      	subs	r3, #1
 8005d00:	051b      	lsls	r3, r3, #20
 8005d02:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d0a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68fa      	ldr	r2, [r7, #12]
 8005d14:	430a      	orrs	r2, r1
 8005d16:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	689a      	ldr	r2, [r3, #8]
 8005d1e:	4b18      	ldr	r3, [pc, #96]	; (8005d80 <HAL_ADC_Init+0x1ac>)
 8005d20:	4013      	ands	r3, r2
 8005d22:	68ba      	ldr	r2, [r7, #8]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d10b      	bne.n	8005d40 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d32:	f023 0303 	bic.w	r3, r3, #3
 8005d36:	f043 0201 	orr.w	r2, r3, #1
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005d3e:	e018      	b.n	8005d72 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d44:	f023 0312 	bic.w	r3, r3, #18
 8005d48:	f043 0210 	orr.w	r2, r3, #16
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d54:	f043 0201 	orr.w	r2, r3, #1
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005d60:	e007      	b.n	8005d72 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d66:	f043 0210 	orr.w	r2, r3, #16
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005d72:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3718      	adds	r7, #24
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}
 8005d7c:	ffe1f7fd 	.word	0xffe1f7fd
 8005d80:	ff1f0efe 	.word	0xff1f0efe

08005d84 <HAL_ADC_MspInit>:
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8005d8c:	bf00      	nop
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bc80      	pop	{r7}
 8005d94:	4770      	bx	lr
	...

08005d98 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b086      	sub	sp, #24
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	60b9      	str	r1, [r7, #8]
 8005da2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005da4:	2300      	movs	r3, #0
 8005da6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a64      	ldr	r2, [pc, #400]	; (8005f40 <HAL_ADC_Start_DMA+0x1a8>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d004      	beq.n	8005dbc <HAL_ADC_Start_DMA+0x24>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a63      	ldr	r2, [pc, #396]	; (8005f44 <HAL_ADC_Start_DMA+0x1ac>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d106      	bne.n	8005dca <HAL_ADC_Start_DMA+0x32>
 8005dbc:	4b60      	ldr	r3, [pc, #384]	; (8005f40 <HAL_ADC_Start_DMA+0x1a8>)
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	f040 80b3 	bne.w	8005f30 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d101      	bne.n	8005dd8 <HAL_ADC_Start_DMA+0x40>
 8005dd4:	2302      	movs	r3, #2
 8005dd6:	e0ae      	b.n	8005f36 <HAL_ADC_Start_DMA+0x19e>
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005de0:	68f8      	ldr	r0, [r7, #12]
 8005de2:	f000 f9cb 	bl	800617c <ADC_Enable>
 8005de6:	4603      	mov	r3, r0
 8005de8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005dea:	7dfb      	ldrb	r3, [r7, #23]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	f040 809a 	bne.w	8005f26 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005df6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005dfa:	f023 0301 	bic.w	r3, r3, #1
 8005dfe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a4e      	ldr	r2, [pc, #312]	; (8005f44 <HAL_ADC_Start_DMA+0x1ac>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d105      	bne.n	8005e1c <HAL_ADC_Start_DMA+0x84>
 8005e10:	4b4b      	ldr	r3, [pc, #300]	; (8005f40 <HAL_ADC_Start_DMA+0x1a8>)
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d115      	bne.n	8005e48 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e20:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d026      	beq.n	8005e84 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e3a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005e3e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005e46:	e01d      	b.n	8005e84 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e4c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a39      	ldr	r2, [pc, #228]	; (8005f40 <HAL_ADC_Start_DMA+0x1a8>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d004      	beq.n	8005e68 <HAL_ADC_Start_DMA+0xd0>
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a38      	ldr	r2, [pc, #224]	; (8005f44 <HAL_ADC_Start_DMA+0x1ac>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d10d      	bne.n	8005e84 <HAL_ADC_Start_DMA+0xec>
 8005e68:	4b35      	ldr	r3, [pc, #212]	; (8005f40 <HAL_ADC_Start_DMA+0x1a8>)
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d007      	beq.n	8005e84 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e78:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005e7c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d006      	beq.n	8005e9e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e94:	f023 0206 	bic.w	r2, r3, #6
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	62da      	str	r2, [r3, #44]	; 0x2c
 8005e9c:	e002      	b.n	8005ea4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6a1b      	ldr	r3, [r3, #32]
 8005eb0:	4a25      	ldr	r2, [pc, #148]	; (8005f48 <HAL_ADC_Start_DMA+0x1b0>)
 8005eb2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6a1b      	ldr	r3, [r3, #32]
 8005eb8:	4a24      	ldr	r2, [pc, #144]	; (8005f4c <HAL_ADC_Start_DMA+0x1b4>)
 8005eba:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	6a1b      	ldr	r3, [r3, #32]
 8005ec0:	4a23      	ldr	r2, [pc, #140]	; (8005f50 <HAL_ADC_Start_DMA+0x1b8>)
 8005ec2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f06f 0202 	mvn.w	r2, #2
 8005ecc:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	689a      	ldr	r2, [r3, #8]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005edc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6a18      	ldr	r0, [r3, #32]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	334c      	adds	r3, #76	; 0x4c
 8005ee8:	4619      	mov	r1, r3
 8005eea:	68ba      	ldr	r2, [r7, #8]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f000 fbab 	bl	8006648 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8005efc:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8005f00:	d108      	bne.n	8005f14 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	689a      	ldr	r2, [r3, #8]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8005f10:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8005f12:	e00f      	b.n	8005f34 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	689a      	ldr	r2, [r3, #8]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005f22:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8005f24:	e006      	b.n	8005f34 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8005f2e:	e001      	b.n	8005f34 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3718      	adds	r7, #24
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
 8005f3e:	bf00      	nop
 8005f40:	40012400 	.word	0x40012400
 8005f44:	40012800 	.word	0x40012800
 8005f48:	08006295 	.word	0x08006295
 8005f4c:	08006311 	.word	0x08006311
 8005f50:	0800632d 	.word	0x0800632d

08005f54 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b083      	sub	sp, #12
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005f5c:	bf00      	nop
 8005f5e:	370c      	adds	r7, #12
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bc80      	pop	{r7}
 8005f64:	4770      	bx	lr

08005f66 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005f66:	b480      	push	{r7}
 8005f68:	b083      	sub	sp, #12
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005f6e:	bf00      	nop
 8005f70:	370c      	adds	r7, #12
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bc80      	pop	{r7}
 8005f76:	4770      	bx	lr

08005f78 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b083      	sub	sp, #12
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005f80:	bf00      	nop
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bc80      	pop	{r7}
 8005f88:	4770      	bx	lr
	...

08005f8c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8005f8c:	b480      	push	{r7}
 8005f8e:	b085      	sub	sp, #20
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f96:	2300      	movs	r3, #0
 8005f98:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d101      	bne.n	8005fac <HAL_ADC_ConfigChannel+0x20>
 8005fa8:	2302      	movs	r3, #2
 8005faa:	e0dc      	b.n	8006166 <HAL_ADC_ConfigChannel+0x1da>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	2b06      	cmp	r3, #6
 8005fba:	d81c      	bhi.n	8005ff6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	685a      	ldr	r2, [r3, #4]
 8005fc6:	4613      	mov	r3, r2
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	4413      	add	r3, r2
 8005fcc:	3b05      	subs	r3, #5
 8005fce:	221f      	movs	r2, #31
 8005fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd4:	43db      	mvns	r3, r3
 8005fd6:	4019      	ands	r1, r3
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	6818      	ldr	r0, [r3, #0]
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	685a      	ldr	r2, [r3, #4]
 8005fe0:	4613      	mov	r3, r2
 8005fe2:	009b      	lsls	r3, r3, #2
 8005fe4:	4413      	add	r3, r2
 8005fe6:	3b05      	subs	r3, #5
 8005fe8:	fa00 f203 	lsl.w	r2, r0, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	430a      	orrs	r2, r1
 8005ff2:	635a      	str	r2, [r3, #52]	; 0x34
 8005ff4:	e03c      	b.n	8006070 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	2b0c      	cmp	r3, #12
 8005ffc:	d81c      	bhi.n	8006038 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	685a      	ldr	r2, [r3, #4]
 8006008:	4613      	mov	r3, r2
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	4413      	add	r3, r2
 800600e:	3b23      	subs	r3, #35	; 0x23
 8006010:	221f      	movs	r2, #31
 8006012:	fa02 f303 	lsl.w	r3, r2, r3
 8006016:	43db      	mvns	r3, r3
 8006018:	4019      	ands	r1, r3
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	6818      	ldr	r0, [r3, #0]
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	685a      	ldr	r2, [r3, #4]
 8006022:	4613      	mov	r3, r2
 8006024:	009b      	lsls	r3, r3, #2
 8006026:	4413      	add	r3, r2
 8006028:	3b23      	subs	r3, #35	; 0x23
 800602a:	fa00 f203 	lsl.w	r2, r0, r3
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	430a      	orrs	r2, r1
 8006034:	631a      	str	r2, [r3, #48]	; 0x30
 8006036:	e01b      	b.n	8006070 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	685a      	ldr	r2, [r3, #4]
 8006042:	4613      	mov	r3, r2
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	4413      	add	r3, r2
 8006048:	3b41      	subs	r3, #65	; 0x41
 800604a:	221f      	movs	r2, #31
 800604c:	fa02 f303 	lsl.w	r3, r2, r3
 8006050:	43db      	mvns	r3, r3
 8006052:	4019      	ands	r1, r3
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	6818      	ldr	r0, [r3, #0]
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	685a      	ldr	r2, [r3, #4]
 800605c:	4613      	mov	r3, r2
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	4413      	add	r3, r2
 8006062:	3b41      	subs	r3, #65	; 0x41
 8006064:	fa00 f203 	lsl.w	r2, r0, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	430a      	orrs	r2, r1
 800606e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2b09      	cmp	r3, #9
 8006076:	d91c      	bls.n	80060b2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	68d9      	ldr	r1, [r3, #12]
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	4613      	mov	r3, r2
 8006084:	005b      	lsls	r3, r3, #1
 8006086:	4413      	add	r3, r2
 8006088:	3b1e      	subs	r3, #30
 800608a:	2207      	movs	r2, #7
 800608c:	fa02 f303 	lsl.w	r3, r2, r3
 8006090:	43db      	mvns	r3, r3
 8006092:	4019      	ands	r1, r3
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	6898      	ldr	r0, [r3, #8]
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	681a      	ldr	r2, [r3, #0]
 800609c:	4613      	mov	r3, r2
 800609e:	005b      	lsls	r3, r3, #1
 80060a0:	4413      	add	r3, r2
 80060a2:	3b1e      	subs	r3, #30
 80060a4:	fa00 f203 	lsl.w	r2, r0, r3
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	430a      	orrs	r2, r1
 80060ae:	60da      	str	r2, [r3, #12]
 80060b0:	e019      	b.n	80060e6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	6919      	ldr	r1, [r3, #16]
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	4613      	mov	r3, r2
 80060be:	005b      	lsls	r3, r3, #1
 80060c0:	4413      	add	r3, r2
 80060c2:	2207      	movs	r2, #7
 80060c4:	fa02 f303 	lsl.w	r3, r2, r3
 80060c8:	43db      	mvns	r3, r3
 80060ca:	4019      	ands	r1, r3
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	6898      	ldr	r0, [r3, #8]
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	4613      	mov	r3, r2
 80060d6:	005b      	lsls	r3, r3, #1
 80060d8:	4413      	add	r3, r2
 80060da:	fa00 f203 	lsl.w	r2, r0, r3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	430a      	orrs	r2, r1
 80060e4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2b10      	cmp	r3, #16
 80060ec:	d003      	beq.n	80060f6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80060f2:	2b11      	cmp	r3, #17
 80060f4:	d132      	bne.n	800615c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a1d      	ldr	r2, [pc, #116]	; (8006170 <HAL_ADC_ConfigChannel+0x1e4>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d125      	bne.n	800614c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800610a:	2b00      	cmp	r3, #0
 800610c:	d126      	bne.n	800615c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	689a      	ldr	r2, [r3, #8]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800611c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	2b10      	cmp	r3, #16
 8006124:	d11a      	bne.n	800615c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006126:	4b13      	ldr	r3, [pc, #76]	; (8006174 <HAL_ADC_ConfigChannel+0x1e8>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a13      	ldr	r2, [pc, #76]	; (8006178 <HAL_ADC_ConfigChannel+0x1ec>)
 800612c:	fba2 2303 	umull	r2, r3, r2, r3
 8006130:	0c9a      	lsrs	r2, r3, #18
 8006132:	4613      	mov	r3, r2
 8006134:	009b      	lsls	r3, r3, #2
 8006136:	4413      	add	r3, r2
 8006138:	005b      	lsls	r3, r3, #1
 800613a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800613c:	e002      	b.n	8006144 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	3b01      	subs	r3, #1
 8006142:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d1f9      	bne.n	800613e <HAL_ADC_ConfigChannel+0x1b2>
 800614a:	e007      	b.n	800615c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006150:	f043 0220 	orr.w	r2, r3, #32
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2200      	movs	r2, #0
 8006160:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8006164:	7bfb      	ldrb	r3, [r7, #15]
}
 8006166:	4618      	mov	r0, r3
 8006168:	3714      	adds	r7, #20
 800616a:	46bd      	mov	sp, r7
 800616c:	bc80      	pop	{r7}
 800616e:	4770      	bx	lr
 8006170:	40012400 	.word	0x40012400
 8006174:	2000002c 	.word	0x2000002c
 8006178:	431bde83 	.word	0x431bde83

0800617c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006184:	2300      	movs	r3, #0
 8006186:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8006188:	2300      	movs	r3, #0
 800618a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	f003 0301 	and.w	r3, r3, #1
 8006196:	2b01      	cmp	r3, #1
 8006198:	d039      	beq.n	800620e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	689a      	ldr	r2, [r3, #8]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f042 0201 	orr.w	r2, r2, #1
 80061a8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80061aa:	4b1b      	ldr	r3, [pc, #108]	; (8006218 <ADC_Enable+0x9c>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a1b      	ldr	r2, [pc, #108]	; (800621c <ADC_Enable+0xa0>)
 80061b0:	fba2 2303 	umull	r2, r3, r2, r3
 80061b4:	0c9b      	lsrs	r3, r3, #18
 80061b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80061b8:	e002      	b.n	80061c0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	3b01      	subs	r3, #1
 80061be:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d1f9      	bne.n	80061ba <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80061c6:	f7ff fcd7 	bl	8005b78 <HAL_GetTick>
 80061ca:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80061cc:	e018      	b.n	8006200 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80061ce:	f7ff fcd3 	bl	8005b78 <HAL_GetTick>
 80061d2:	4602      	mov	r2, r0
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	2b02      	cmp	r3, #2
 80061da:	d911      	bls.n	8006200 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061e0:	f043 0210 	orr.w	r2, r3, #16
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ec:	f043 0201 	orr.w	r2, r3, #1
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	e007      	b.n	8006210 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	2b01      	cmp	r3, #1
 800620c:	d1df      	bne.n	80061ce <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800620e:	2300      	movs	r3, #0
}
 8006210:	4618      	mov	r0, r3
 8006212:	3710      	adds	r7, #16
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	2000002c 	.word	0x2000002c
 800621c:	431bde83 	.word	0x431bde83

08006220 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006228:	2300      	movs	r3, #0
 800622a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	f003 0301 	and.w	r3, r3, #1
 8006236:	2b01      	cmp	r3, #1
 8006238:	d127      	bne.n	800628a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	689a      	ldr	r2, [r3, #8]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f022 0201 	bic.w	r2, r2, #1
 8006248:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800624a:	f7ff fc95 	bl	8005b78 <HAL_GetTick>
 800624e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006250:	e014      	b.n	800627c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006252:	f7ff fc91 	bl	8005b78 <HAL_GetTick>
 8006256:	4602      	mov	r2, r0
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	1ad3      	subs	r3, r2, r3
 800625c:	2b02      	cmp	r3, #2
 800625e:	d90d      	bls.n	800627c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006264:	f043 0210 	orr.w	r2, r3, #16
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006270:	f043 0201 	orr.w	r2, r3, #1
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e007      	b.n	800628c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	f003 0301 	and.w	r3, r3, #1
 8006286:	2b01      	cmp	r3, #1
 8006288:	d0e3      	beq.n	8006252 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800628a:	2300      	movs	r3, #0
}
 800628c:	4618      	mov	r0, r3
 800628e:	3710      	adds	r7, #16
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}

08006294 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a0:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062a6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d127      	bne.n	80062fe <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062b2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80062c4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80062c8:	d115      	bne.n	80062f6 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d111      	bne.n	80062f6 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d105      	bne.n	80062f6 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ee:	f043 0201 	orr.w	r2, r3, #1
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80062f6:	68f8      	ldr	r0, [r7, #12]
 80062f8:	f7ff fe2c 	bl	8005f54 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80062fc:	e004      	b.n	8006308 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	6a1b      	ldr	r3, [r3, #32]
 8006302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	4798      	blx	r3
}
 8006308:	bf00      	nop
 800630a:	3710      	adds	r7, #16
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}

08006310 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b084      	sub	sp, #16
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800631e:	68f8      	ldr	r0, [r7, #12]
 8006320:	f7ff fe21 	bl	8005f66 <HAL_ADC_ConvHalfCpltCallback>
}
 8006324:	bf00      	nop
 8006326:	3710      	adds	r7, #16
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}

0800632c <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006338:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800633e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800634a:	f043 0204 	orr.w	r2, r3, #4
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8006352:	68f8      	ldr	r0, [r7, #12]
 8006354:	f7ff fe10 	bl	8005f78 <HAL_ADC_ErrorCallback>
}
 8006358:	bf00      	nop
 800635a:	3710      	adds	r7, #16
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}

08006360 <__NVIC_SetPriorityGrouping>:
{
 8006360:	b480      	push	{r7}
 8006362:	b085      	sub	sp, #20
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f003 0307 	and.w	r3, r3, #7
 800636e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006370:	4b0c      	ldr	r3, [pc, #48]	; (80063a4 <__NVIC_SetPriorityGrouping+0x44>)
 8006372:	68db      	ldr	r3, [r3, #12]
 8006374:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006376:	68ba      	ldr	r2, [r7, #8]
 8006378:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800637c:	4013      	ands	r3, r2
 800637e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006388:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800638c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006390:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006392:	4a04      	ldr	r2, [pc, #16]	; (80063a4 <__NVIC_SetPriorityGrouping+0x44>)
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	60d3      	str	r3, [r2, #12]
}
 8006398:	bf00      	nop
 800639a:	3714      	adds	r7, #20
 800639c:	46bd      	mov	sp, r7
 800639e:	bc80      	pop	{r7}
 80063a0:	4770      	bx	lr
 80063a2:	bf00      	nop
 80063a4:	e000ed00 	.word	0xe000ed00

080063a8 <__NVIC_GetPriorityGrouping>:
{
 80063a8:	b480      	push	{r7}
 80063aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80063ac:	4b04      	ldr	r3, [pc, #16]	; (80063c0 <__NVIC_GetPriorityGrouping+0x18>)
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	0a1b      	lsrs	r3, r3, #8
 80063b2:	f003 0307 	and.w	r3, r3, #7
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bc80      	pop	{r7}
 80063bc:	4770      	bx	lr
 80063be:	bf00      	nop
 80063c0:	e000ed00 	.word	0xe000ed00

080063c4 <__NVIC_EnableIRQ>:
{
 80063c4:	b480      	push	{r7}
 80063c6:	b083      	sub	sp, #12
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	4603      	mov	r3, r0
 80063cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	db0b      	blt.n	80063ee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80063d6:	79fb      	ldrb	r3, [r7, #7]
 80063d8:	f003 021f 	and.w	r2, r3, #31
 80063dc:	4906      	ldr	r1, [pc, #24]	; (80063f8 <__NVIC_EnableIRQ+0x34>)
 80063de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063e2:	095b      	lsrs	r3, r3, #5
 80063e4:	2001      	movs	r0, #1
 80063e6:	fa00 f202 	lsl.w	r2, r0, r2
 80063ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80063ee:	bf00      	nop
 80063f0:	370c      	adds	r7, #12
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bc80      	pop	{r7}
 80063f6:	4770      	bx	lr
 80063f8:	e000e100 	.word	0xe000e100

080063fc <__NVIC_SetPriority>:
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	4603      	mov	r3, r0
 8006404:	6039      	str	r1, [r7, #0]
 8006406:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800640c:	2b00      	cmp	r3, #0
 800640e:	db0a      	blt.n	8006426 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	b2da      	uxtb	r2, r3
 8006414:	490c      	ldr	r1, [pc, #48]	; (8006448 <__NVIC_SetPriority+0x4c>)
 8006416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800641a:	0112      	lsls	r2, r2, #4
 800641c:	b2d2      	uxtb	r2, r2
 800641e:	440b      	add	r3, r1
 8006420:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006424:	e00a      	b.n	800643c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	b2da      	uxtb	r2, r3
 800642a:	4908      	ldr	r1, [pc, #32]	; (800644c <__NVIC_SetPriority+0x50>)
 800642c:	79fb      	ldrb	r3, [r7, #7]
 800642e:	f003 030f 	and.w	r3, r3, #15
 8006432:	3b04      	subs	r3, #4
 8006434:	0112      	lsls	r2, r2, #4
 8006436:	b2d2      	uxtb	r2, r2
 8006438:	440b      	add	r3, r1
 800643a:	761a      	strb	r2, [r3, #24]
}
 800643c:	bf00      	nop
 800643e:	370c      	adds	r7, #12
 8006440:	46bd      	mov	sp, r7
 8006442:	bc80      	pop	{r7}
 8006444:	4770      	bx	lr
 8006446:	bf00      	nop
 8006448:	e000e100 	.word	0xe000e100
 800644c:	e000ed00 	.word	0xe000ed00

08006450 <NVIC_EncodePriority>:
{
 8006450:	b480      	push	{r7}
 8006452:	b089      	sub	sp, #36	; 0x24
 8006454:	af00      	add	r7, sp, #0
 8006456:	60f8      	str	r0, [r7, #12]
 8006458:	60b9      	str	r1, [r7, #8]
 800645a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f003 0307 	and.w	r3, r3, #7
 8006462:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	f1c3 0307 	rsb	r3, r3, #7
 800646a:	2b04      	cmp	r3, #4
 800646c:	bf28      	it	cs
 800646e:	2304      	movcs	r3, #4
 8006470:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	3304      	adds	r3, #4
 8006476:	2b06      	cmp	r3, #6
 8006478:	d902      	bls.n	8006480 <NVIC_EncodePriority+0x30>
 800647a:	69fb      	ldr	r3, [r7, #28]
 800647c:	3b03      	subs	r3, #3
 800647e:	e000      	b.n	8006482 <NVIC_EncodePriority+0x32>
 8006480:	2300      	movs	r3, #0
 8006482:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006484:	f04f 32ff 	mov.w	r2, #4294967295
 8006488:	69bb      	ldr	r3, [r7, #24]
 800648a:	fa02 f303 	lsl.w	r3, r2, r3
 800648e:	43da      	mvns	r2, r3
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	401a      	ands	r2, r3
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006498:	f04f 31ff 	mov.w	r1, #4294967295
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	fa01 f303 	lsl.w	r3, r1, r3
 80064a2:	43d9      	mvns	r1, r3
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064a8:	4313      	orrs	r3, r2
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3724      	adds	r7, #36	; 0x24
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bc80      	pop	{r7}
 80064b2:	4770      	bx	lr

080064b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b082      	sub	sp, #8
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	3b01      	subs	r3, #1
 80064c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80064c4:	d301      	bcc.n	80064ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80064c6:	2301      	movs	r3, #1
 80064c8:	e00f      	b.n	80064ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80064ca:	4a0a      	ldr	r2, [pc, #40]	; (80064f4 <SysTick_Config+0x40>)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	3b01      	subs	r3, #1
 80064d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80064d2:	210f      	movs	r1, #15
 80064d4:	f04f 30ff 	mov.w	r0, #4294967295
 80064d8:	f7ff ff90 	bl	80063fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80064dc:	4b05      	ldr	r3, [pc, #20]	; (80064f4 <SysTick_Config+0x40>)
 80064de:	2200      	movs	r2, #0
 80064e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80064e2:	4b04      	ldr	r3, [pc, #16]	; (80064f4 <SysTick_Config+0x40>)
 80064e4:	2207      	movs	r2, #7
 80064e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3708      	adds	r7, #8
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
 80064f2:	bf00      	nop
 80064f4:	e000e010 	.word	0xe000e010

080064f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b082      	sub	sp, #8
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f7ff ff2d 	bl	8006360 <__NVIC_SetPriorityGrouping>
}
 8006506:	bf00      	nop
 8006508:	3708      	adds	r7, #8
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}

0800650e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800650e:	b580      	push	{r7, lr}
 8006510:	b086      	sub	sp, #24
 8006512:	af00      	add	r7, sp, #0
 8006514:	4603      	mov	r3, r0
 8006516:	60b9      	str	r1, [r7, #8]
 8006518:	607a      	str	r2, [r7, #4]
 800651a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800651c:	2300      	movs	r3, #0
 800651e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006520:	f7ff ff42 	bl	80063a8 <__NVIC_GetPriorityGrouping>
 8006524:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	68b9      	ldr	r1, [r7, #8]
 800652a:	6978      	ldr	r0, [r7, #20]
 800652c:	f7ff ff90 	bl	8006450 <NVIC_EncodePriority>
 8006530:	4602      	mov	r2, r0
 8006532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006536:	4611      	mov	r1, r2
 8006538:	4618      	mov	r0, r3
 800653a:	f7ff ff5f 	bl	80063fc <__NVIC_SetPriority>
}
 800653e:	bf00      	nop
 8006540:	3718      	adds	r7, #24
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}

08006546 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006546:	b580      	push	{r7, lr}
 8006548:	b082      	sub	sp, #8
 800654a:	af00      	add	r7, sp, #0
 800654c:	4603      	mov	r3, r0
 800654e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006554:	4618      	mov	r0, r3
 8006556:	f7ff ff35 	bl	80063c4 <__NVIC_EnableIRQ>
}
 800655a:	bf00      	nop
 800655c:	3708      	adds	r7, #8
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}

08006562 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006562:	b580      	push	{r7, lr}
 8006564:	b082      	sub	sp, #8
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f7ff ffa2 	bl	80064b4 <SysTick_Config>
 8006570:	4603      	mov	r3, r0
}
 8006572:	4618      	mov	r0, r3
 8006574:	3708      	adds	r7, #8
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}

0800657a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800657a:	b580      	push	{r7, lr}
 800657c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800657e:	f000 f802 	bl	8006586 <HAL_SYSTICK_Callback>
}
 8006582:	bf00      	nop
 8006584:	bd80      	pop	{r7, pc}

08006586 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8006586:	b480      	push	{r7}
 8006588:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800658a:	bf00      	nop
 800658c:	46bd      	mov	sp, r7
 800658e:	bc80      	pop	{r7}
 8006590:	4770      	bx	lr
	...

08006594 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006594:	b480      	push	{r7}
 8006596:	b085      	sub	sp, #20
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800659c:	2300      	movs	r3, #0
 800659e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d101      	bne.n	80065aa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e043      	b.n	8006632 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	461a      	mov	r2, r3
 80065b0:	4b22      	ldr	r3, [pc, #136]	; (800663c <HAL_DMA_Init+0xa8>)
 80065b2:	4413      	add	r3, r2
 80065b4:	4a22      	ldr	r2, [pc, #136]	; (8006640 <HAL_DMA_Init+0xac>)
 80065b6:	fba2 2303 	umull	r2, r3, r2, r3
 80065ba:	091b      	lsrs	r3, r3, #4
 80065bc:	009a      	lsls	r2, r3, #2
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	4a1f      	ldr	r2, [pc, #124]	; (8006644 <HAL_DMA_Init+0xb0>)
 80065c6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2202      	movs	r2, #2
 80065cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80065de:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80065e2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80065ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	695b      	ldr	r3, [r3, #20]
 80065fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006604:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	69db      	ldr	r3, [r3, #28]
 800660a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800660c:	68fa      	ldr	r2, [r7, #12]
 800660e:	4313      	orrs	r3, r2
 8006610:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	68fa      	ldr	r2, [r7, #12]
 8006618:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2200      	movs	r2, #0
 800661e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2201      	movs	r2, #1
 8006624:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2200      	movs	r2, #0
 800662c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8006630:	2300      	movs	r3, #0
}
 8006632:	4618      	mov	r0, r3
 8006634:	3714      	adds	r7, #20
 8006636:	46bd      	mov	sp, r7
 8006638:	bc80      	pop	{r7}
 800663a:	4770      	bx	lr
 800663c:	bffdfff8 	.word	0xbffdfff8
 8006640:	cccccccd 	.word	0xcccccccd
 8006644:	40020000 	.word	0x40020000

08006648 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b086      	sub	sp, #24
 800664c:	af00      	add	r7, sp, #0
 800664e:	60f8      	str	r0, [r7, #12]
 8006650:	60b9      	str	r1, [r7, #8]
 8006652:	607a      	str	r2, [r7, #4]
 8006654:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006656:	2300      	movs	r3, #0
 8006658:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006660:	2b01      	cmp	r3, #1
 8006662:	d101      	bne.n	8006668 <HAL_DMA_Start_IT+0x20>
 8006664:	2302      	movs	r3, #2
 8006666:	e04a      	b.n	80066fe <HAL_DMA_Start_IT+0xb6>
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2201      	movs	r2, #1
 800666c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006676:	2b01      	cmp	r3, #1
 8006678:	d13a      	bne.n	80066f0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2202      	movs	r2, #2
 800667e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f022 0201 	bic.w	r2, r2, #1
 8006696:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	68b9      	ldr	r1, [r7, #8]
 800669e:	68f8      	ldr	r0, [r7, #12]
 80066a0:	f000 f9ae 	bl	8006a00 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d008      	beq.n	80066be <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f042 020e 	orr.w	r2, r2, #14
 80066ba:	601a      	str	r2, [r3, #0]
 80066bc:	e00f      	b.n	80066de <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f022 0204 	bic.w	r2, r2, #4
 80066cc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f042 020a 	orr.w	r2, r2, #10
 80066dc:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f042 0201 	orr.w	r2, r2, #1
 80066ec:	601a      	str	r2, [r3, #0]
 80066ee:	e005      	b.n	80066fc <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80066f8:	2302      	movs	r3, #2
 80066fa:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80066fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3718      	adds	r7, #24
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
	...

08006708 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006708:	b580      	push	{r7, lr}
 800670a:	b084      	sub	sp, #16
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006710:	2300      	movs	r3, #0
 8006712:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800671a:	2b02      	cmp	r3, #2
 800671c:	d005      	beq.n	800672a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2204      	movs	r2, #4
 8006722:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	73fb      	strb	r3, [r7, #15]
 8006728:	e051      	b.n	80067ce <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f022 020e 	bic.w	r2, r2, #14
 8006738:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f022 0201 	bic.w	r2, r2, #1
 8006748:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a22      	ldr	r2, [pc, #136]	; (80067d8 <HAL_DMA_Abort_IT+0xd0>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d029      	beq.n	80067a8 <HAL_DMA_Abort_IT+0xa0>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a20      	ldr	r2, [pc, #128]	; (80067dc <HAL_DMA_Abort_IT+0xd4>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d022      	beq.n	80067a4 <HAL_DMA_Abort_IT+0x9c>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a1f      	ldr	r2, [pc, #124]	; (80067e0 <HAL_DMA_Abort_IT+0xd8>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d01a      	beq.n	800679e <HAL_DMA_Abort_IT+0x96>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a1d      	ldr	r2, [pc, #116]	; (80067e4 <HAL_DMA_Abort_IT+0xdc>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d012      	beq.n	8006798 <HAL_DMA_Abort_IT+0x90>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a1c      	ldr	r2, [pc, #112]	; (80067e8 <HAL_DMA_Abort_IT+0xe0>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d00a      	beq.n	8006792 <HAL_DMA_Abort_IT+0x8a>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a1a      	ldr	r2, [pc, #104]	; (80067ec <HAL_DMA_Abort_IT+0xe4>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d102      	bne.n	800678c <HAL_DMA_Abort_IT+0x84>
 8006786:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800678a:	e00e      	b.n	80067aa <HAL_DMA_Abort_IT+0xa2>
 800678c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006790:	e00b      	b.n	80067aa <HAL_DMA_Abort_IT+0xa2>
 8006792:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006796:	e008      	b.n	80067aa <HAL_DMA_Abort_IT+0xa2>
 8006798:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800679c:	e005      	b.n	80067aa <HAL_DMA_Abort_IT+0xa2>
 800679e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80067a2:	e002      	b.n	80067aa <HAL_DMA_Abort_IT+0xa2>
 80067a4:	2310      	movs	r3, #16
 80067a6:	e000      	b.n	80067aa <HAL_DMA_Abort_IT+0xa2>
 80067a8:	2301      	movs	r3, #1
 80067aa:	4a11      	ldr	r2, [pc, #68]	; (80067f0 <HAL_DMA_Abort_IT+0xe8>)
 80067ac:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2201      	movs	r2, #1
 80067b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2200      	movs	r2, #0
 80067ba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d003      	beq.n	80067ce <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	4798      	blx	r3
    } 
  }
  return status;
 80067ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3710      	adds	r7, #16
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}
 80067d8:	40020008 	.word	0x40020008
 80067dc:	4002001c 	.word	0x4002001c
 80067e0:	40020030 	.word	0x40020030
 80067e4:	40020044 	.word	0x40020044
 80067e8:	40020058 	.word	0x40020058
 80067ec:	4002006c 	.word	0x4002006c
 80067f0:	40020000 	.word	0x40020000

080067f4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006810:	2204      	movs	r2, #4
 8006812:	409a      	lsls	r2, r3
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	4013      	ands	r3, r2
 8006818:	2b00      	cmp	r3, #0
 800681a:	d04f      	beq.n	80068bc <HAL_DMA_IRQHandler+0xc8>
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	f003 0304 	and.w	r3, r3, #4
 8006822:	2b00      	cmp	r3, #0
 8006824:	d04a      	beq.n	80068bc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f003 0320 	and.w	r3, r3, #32
 8006830:	2b00      	cmp	r3, #0
 8006832:	d107      	bne.n	8006844 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f022 0204 	bic.w	r2, r2, #4
 8006842:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a66      	ldr	r2, [pc, #408]	; (80069e4 <HAL_DMA_IRQHandler+0x1f0>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d029      	beq.n	80068a2 <HAL_DMA_IRQHandler+0xae>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a65      	ldr	r2, [pc, #404]	; (80069e8 <HAL_DMA_IRQHandler+0x1f4>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d022      	beq.n	800689e <HAL_DMA_IRQHandler+0xaa>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a63      	ldr	r2, [pc, #396]	; (80069ec <HAL_DMA_IRQHandler+0x1f8>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d01a      	beq.n	8006898 <HAL_DMA_IRQHandler+0xa4>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a62      	ldr	r2, [pc, #392]	; (80069f0 <HAL_DMA_IRQHandler+0x1fc>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d012      	beq.n	8006892 <HAL_DMA_IRQHandler+0x9e>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a60      	ldr	r2, [pc, #384]	; (80069f4 <HAL_DMA_IRQHandler+0x200>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d00a      	beq.n	800688c <HAL_DMA_IRQHandler+0x98>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a5f      	ldr	r2, [pc, #380]	; (80069f8 <HAL_DMA_IRQHandler+0x204>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d102      	bne.n	8006886 <HAL_DMA_IRQHandler+0x92>
 8006880:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006884:	e00e      	b.n	80068a4 <HAL_DMA_IRQHandler+0xb0>
 8006886:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800688a:	e00b      	b.n	80068a4 <HAL_DMA_IRQHandler+0xb0>
 800688c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006890:	e008      	b.n	80068a4 <HAL_DMA_IRQHandler+0xb0>
 8006892:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006896:	e005      	b.n	80068a4 <HAL_DMA_IRQHandler+0xb0>
 8006898:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800689c:	e002      	b.n	80068a4 <HAL_DMA_IRQHandler+0xb0>
 800689e:	2340      	movs	r3, #64	; 0x40
 80068a0:	e000      	b.n	80068a4 <HAL_DMA_IRQHandler+0xb0>
 80068a2:	2304      	movs	r3, #4
 80068a4:	4a55      	ldr	r2, [pc, #340]	; (80069fc <HAL_DMA_IRQHandler+0x208>)
 80068a6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	f000 8094 	beq.w	80069da <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80068ba:	e08e      	b.n	80069da <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c0:	2202      	movs	r2, #2
 80068c2:	409a      	lsls	r2, r3
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	4013      	ands	r3, r2
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d056      	beq.n	800697a <HAL_DMA_IRQHandler+0x186>
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	f003 0302 	and.w	r3, r3, #2
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d051      	beq.n	800697a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f003 0320 	and.w	r3, r3, #32
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d10b      	bne.n	80068fc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f022 020a 	bic.w	r2, r2, #10
 80068f2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a38      	ldr	r2, [pc, #224]	; (80069e4 <HAL_DMA_IRQHandler+0x1f0>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d029      	beq.n	800695a <HAL_DMA_IRQHandler+0x166>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a37      	ldr	r2, [pc, #220]	; (80069e8 <HAL_DMA_IRQHandler+0x1f4>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d022      	beq.n	8006956 <HAL_DMA_IRQHandler+0x162>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a35      	ldr	r2, [pc, #212]	; (80069ec <HAL_DMA_IRQHandler+0x1f8>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d01a      	beq.n	8006950 <HAL_DMA_IRQHandler+0x15c>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a34      	ldr	r2, [pc, #208]	; (80069f0 <HAL_DMA_IRQHandler+0x1fc>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d012      	beq.n	800694a <HAL_DMA_IRQHandler+0x156>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a32      	ldr	r2, [pc, #200]	; (80069f4 <HAL_DMA_IRQHandler+0x200>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d00a      	beq.n	8006944 <HAL_DMA_IRQHandler+0x150>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a31      	ldr	r2, [pc, #196]	; (80069f8 <HAL_DMA_IRQHandler+0x204>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d102      	bne.n	800693e <HAL_DMA_IRQHandler+0x14a>
 8006938:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800693c:	e00e      	b.n	800695c <HAL_DMA_IRQHandler+0x168>
 800693e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006942:	e00b      	b.n	800695c <HAL_DMA_IRQHandler+0x168>
 8006944:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006948:	e008      	b.n	800695c <HAL_DMA_IRQHandler+0x168>
 800694a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800694e:	e005      	b.n	800695c <HAL_DMA_IRQHandler+0x168>
 8006950:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006954:	e002      	b.n	800695c <HAL_DMA_IRQHandler+0x168>
 8006956:	2320      	movs	r3, #32
 8006958:	e000      	b.n	800695c <HAL_DMA_IRQHandler+0x168>
 800695a:	2302      	movs	r3, #2
 800695c:	4a27      	ldr	r2, [pc, #156]	; (80069fc <HAL_DMA_IRQHandler+0x208>)
 800695e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800696c:	2b00      	cmp	r3, #0
 800696e:	d034      	beq.n	80069da <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006978:	e02f      	b.n	80069da <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800697e:	2208      	movs	r2, #8
 8006980:	409a      	lsls	r2, r3
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	4013      	ands	r3, r2
 8006986:	2b00      	cmp	r3, #0
 8006988:	d028      	beq.n	80069dc <HAL_DMA_IRQHandler+0x1e8>
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	f003 0308 	and.w	r3, r3, #8
 8006990:	2b00      	cmp	r3, #0
 8006992:	d023      	beq.n	80069dc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	681a      	ldr	r2, [r3, #0]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f022 020e 	bic.w	r2, r2, #14
 80069a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069ac:	2101      	movs	r1, #1
 80069ae:	fa01 f202 	lsl.w	r2, r1, r2
 80069b2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2201      	movs	r2, #1
 80069b8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2201      	movs	r2, #1
 80069be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2200      	movs	r2, #0
 80069c6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d004      	beq.n	80069dc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	4798      	blx	r3
    }
  }
  return;
 80069da:	bf00      	nop
 80069dc:	bf00      	nop
}
 80069de:	3710      	adds	r7, #16
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}
 80069e4:	40020008 	.word	0x40020008
 80069e8:	4002001c 	.word	0x4002001c
 80069ec:	40020030 	.word	0x40020030
 80069f0:	40020044 	.word	0x40020044
 80069f4:	40020058 	.word	0x40020058
 80069f8:	4002006c 	.word	0x4002006c
 80069fc:	40020000 	.word	0x40020000

08006a00 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b085      	sub	sp, #20
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	60f8      	str	r0, [r7, #12]
 8006a08:	60b9      	str	r1, [r7, #8]
 8006a0a:	607a      	str	r2, [r7, #4]
 8006a0c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a16:	2101      	movs	r1, #1
 8006a18:	fa01 f202 	lsl.w	r2, r1, r2
 8006a1c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	683a      	ldr	r2, [r7, #0]
 8006a24:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	2b10      	cmp	r3, #16
 8006a2c:	d108      	bne.n	8006a40 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	68ba      	ldr	r2, [r7, #8]
 8006a3c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006a3e:	e007      	b.n	8006a50 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	68ba      	ldr	r2, [r7, #8]
 8006a46:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	60da      	str	r2, [r3, #12]
}
 8006a50:	bf00      	nop
 8006a52:	3714      	adds	r7, #20
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bc80      	pop	{r7}
 8006a58:	4770      	bx	lr
	...

08006a5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b08b      	sub	sp, #44	; 0x2c
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006a66:	2300      	movs	r3, #0
 8006a68:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006a6e:	e169      	b.n	8006d44 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006a70:	2201      	movs	r2, #1
 8006a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a74:	fa02 f303 	lsl.w	r3, r2, r3
 8006a78:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	69fa      	ldr	r2, [r7, #28]
 8006a80:	4013      	ands	r3, r2
 8006a82:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006a84:	69ba      	ldr	r2, [r7, #24]
 8006a86:	69fb      	ldr	r3, [r7, #28]
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	f040 8158 	bne.w	8006d3e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	4a9a      	ldr	r2, [pc, #616]	; (8006cfc <HAL_GPIO_Init+0x2a0>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d05e      	beq.n	8006b56 <HAL_GPIO_Init+0xfa>
 8006a98:	4a98      	ldr	r2, [pc, #608]	; (8006cfc <HAL_GPIO_Init+0x2a0>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d875      	bhi.n	8006b8a <HAL_GPIO_Init+0x12e>
 8006a9e:	4a98      	ldr	r2, [pc, #608]	; (8006d00 <HAL_GPIO_Init+0x2a4>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d058      	beq.n	8006b56 <HAL_GPIO_Init+0xfa>
 8006aa4:	4a96      	ldr	r2, [pc, #600]	; (8006d00 <HAL_GPIO_Init+0x2a4>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d86f      	bhi.n	8006b8a <HAL_GPIO_Init+0x12e>
 8006aaa:	4a96      	ldr	r2, [pc, #600]	; (8006d04 <HAL_GPIO_Init+0x2a8>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d052      	beq.n	8006b56 <HAL_GPIO_Init+0xfa>
 8006ab0:	4a94      	ldr	r2, [pc, #592]	; (8006d04 <HAL_GPIO_Init+0x2a8>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d869      	bhi.n	8006b8a <HAL_GPIO_Init+0x12e>
 8006ab6:	4a94      	ldr	r2, [pc, #592]	; (8006d08 <HAL_GPIO_Init+0x2ac>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d04c      	beq.n	8006b56 <HAL_GPIO_Init+0xfa>
 8006abc:	4a92      	ldr	r2, [pc, #584]	; (8006d08 <HAL_GPIO_Init+0x2ac>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d863      	bhi.n	8006b8a <HAL_GPIO_Init+0x12e>
 8006ac2:	4a92      	ldr	r2, [pc, #584]	; (8006d0c <HAL_GPIO_Init+0x2b0>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d046      	beq.n	8006b56 <HAL_GPIO_Init+0xfa>
 8006ac8:	4a90      	ldr	r2, [pc, #576]	; (8006d0c <HAL_GPIO_Init+0x2b0>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d85d      	bhi.n	8006b8a <HAL_GPIO_Init+0x12e>
 8006ace:	2b12      	cmp	r3, #18
 8006ad0:	d82a      	bhi.n	8006b28 <HAL_GPIO_Init+0xcc>
 8006ad2:	2b12      	cmp	r3, #18
 8006ad4:	d859      	bhi.n	8006b8a <HAL_GPIO_Init+0x12e>
 8006ad6:	a201      	add	r2, pc, #4	; (adr r2, 8006adc <HAL_GPIO_Init+0x80>)
 8006ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006adc:	08006b57 	.word	0x08006b57
 8006ae0:	08006b31 	.word	0x08006b31
 8006ae4:	08006b43 	.word	0x08006b43
 8006ae8:	08006b85 	.word	0x08006b85
 8006aec:	08006b8b 	.word	0x08006b8b
 8006af0:	08006b8b 	.word	0x08006b8b
 8006af4:	08006b8b 	.word	0x08006b8b
 8006af8:	08006b8b 	.word	0x08006b8b
 8006afc:	08006b8b 	.word	0x08006b8b
 8006b00:	08006b8b 	.word	0x08006b8b
 8006b04:	08006b8b 	.word	0x08006b8b
 8006b08:	08006b8b 	.word	0x08006b8b
 8006b0c:	08006b8b 	.word	0x08006b8b
 8006b10:	08006b8b 	.word	0x08006b8b
 8006b14:	08006b8b 	.word	0x08006b8b
 8006b18:	08006b8b 	.word	0x08006b8b
 8006b1c:	08006b8b 	.word	0x08006b8b
 8006b20:	08006b39 	.word	0x08006b39
 8006b24:	08006b4d 	.word	0x08006b4d
 8006b28:	4a79      	ldr	r2, [pc, #484]	; (8006d10 <HAL_GPIO_Init+0x2b4>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d013      	beq.n	8006b56 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006b2e:	e02c      	b.n	8006b8a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	68db      	ldr	r3, [r3, #12]
 8006b34:	623b      	str	r3, [r7, #32]
          break;
 8006b36:	e029      	b.n	8006b8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	68db      	ldr	r3, [r3, #12]
 8006b3c:	3304      	adds	r3, #4
 8006b3e:	623b      	str	r3, [r7, #32]
          break;
 8006b40:	e024      	b.n	8006b8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	68db      	ldr	r3, [r3, #12]
 8006b46:	3308      	adds	r3, #8
 8006b48:	623b      	str	r3, [r7, #32]
          break;
 8006b4a:	e01f      	b.n	8006b8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	68db      	ldr	r3, [r3, #12]
 8006b50:	330c      	adds	r3, #12
 8006b52:	623b      	str	r3, [r7, #32]
          break;
 8006b54:	e01a      	b.n	8006b8c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	689b      	ldr	r3, [r3, #8]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d102      	bne.n	8006b64 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006b5e:	2304      	movs	r3, #4
 8006b60:	623b      	str	r3, [r7, #32]
          break;
 8006b62:	e013      	b.n	8006b8c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d105      	bne.n	8006b78 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006b6c:	2308      	movs	r3, #8
 8006b6e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	69fa      	ldr	r2, [r7, #28]
 8006b74:	611a      	str	r2, [r3, #16]
          break;
 8006b76:	e009      	b.n	8006b8c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006b78:	2308      	movs	r3, #8
 8006b7a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	69fa      	ldr	r2, [r7, #28]
 8006b80:	615a      	str	r2, [r3, #20]
          break;
 8006b82:	e003      	b.n	8006b8c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006b84:	2300      	movs	r3, #0
 8006b86:	623b      	str	r3, [r7, #32]
          break;
 8006b88:	e000      	b.n	8006b8c <HAL_GPIO_Init+0x130>
          break;
 8006b8a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	2bff      	cmp	r3, #255	; 0xff
 8006b90:	d801      	bhi.n	8006b96 <HAL_GPIO_Init+0x13a>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	e001      	b.n	8006b9a <HAL_GPIO_Init+0x13e>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	3304      	adds	r3, #4
 8006b9a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006b9c:	69bb      	ldr	r3, [r7, #24]
 8006b9e:	2bff      	cmp	r3, #255	; 0xff
 8006ba0:	d802      	bhi.n	8006ba8 <HAL_GPIO_Init+0x14c>
 8006ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba4:	009b      	lsls	r3, r3, #2
 8006ba6:	e002      	b.n	8006bae <HAL_GPIO_Init+0x152>
 8006ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006baa:	3b08      	subs	r3, #8
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	210f      	movs	r1, #15
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	fa01 f303 	lsl.w	r3, r1, r3
 8006bbc:	43db      	mvns	r3, r3
 8006bbe:	401a      	ands	r2, r3
 8006bc0:	6a39      	ldr	r1, [r7, #32]
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8006bc8:	431a      	orrs	r2, r3
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	f000 80b1 	beq.w	8006d3e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006bdc:	4b4d      	ldr	r3, [pc, #308]	; (8006d14 <HAL_GPIO_Init+0x2b8>)
 8006bde:	699b      	ldr	r3, [r3, #24]
 8006be0:	4a4c      	ldr	r2, [pc, #304]	; (8006d14 <HAL_GPIO_Init+0x2b8>)
 8006be2:	f043 0301 	orr.w	r3, r3, #1
 8006be6:	6193      	str	r3, [r2, #24]
 8006be8:	4b4a      	ldr	r3, [pc, #296]	; (8006d14 <HAL_GPIO_Init+0x2b8>)
 8006bea:	699b      	ldr	r3, [r3, #24]
 8006bec:	f003 0301 	and.w	r3, r3, #1
 8006bf0:	60bb      	str	r3, [r7, #8]
 8006bf2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006bf4:	4a48      	ldr	r2, [pc, #288]	; (8006d18 <HAL_GPIO_Init+0x2bc>)
 8006bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf8:	089b      	lsrs	r3, r3, #2
 8006bfa:	3302      	adds	r3, #2
 8006bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c00:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c04:	f003 0303 	and.w	r3, r3, #3
 8006c08:	009b      	lsls	r3, r3, #2
 8006c0a:	220f      	movs	r2, #15
 8006c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c10:	43db      	mvns	r3, r3
 8006c12:	68fa      	ldr	r2, [r7, #12]
 8006c14:	4013      	ands	r3, r2
 8006c16:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	4a40      	ldr	r2, [pc, #256]	; (8006d1c <HAL_GPIO_Init+0x2c0>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d013      	beq.n	8006c48 <HAL_GPIO_Init+0x1ec>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	4a3f      	ldr	r2, [pc, #252]	; (8006d20 <HAL_GPIO_Init+0x2c4>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d00d      	beq.n	8006c44 <HAL_GPIO_Init+0x1e8>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	4a3e      	ldr	r2, [pc, #248]	; (8006d24 <HAL_GPIO_Init+0x2c8>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d007      	beq.n	8006c40 <HAL_GPIO_Init+0x1e4>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	4a3d      	ldr	r2, [pc, #244]	; (8006d28 <HAL_GPIO_Init+0x2cc>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d101      	bne.n	8006c3c <HAL_GPIO_Init+0x1e0>
 8006c38:	2303      	movs	r3, #3
 8006c3a:	e006      	b.n	8006c4a <HAL_GPIO_Init+0x1ee>
 8006c3c:	2304      	movs	r3, #4
 8006c3e:	e004      	b.n	8006c4a <HAL_GPIO_Init+0x1ee>
 8006c40:	2302      	movs	r3, #2
 8006c42:	e002      	b.n	8006c4a <HAL_GPIO_Init+0x1ee>
 8006c44:	2301      	movs	r3, #1
 8006c46:	e000      	b.n	8006c4a <HAL_GPIO_Init+0x1ee>
 8006c48:	2300      	movs	r3, #0
 8006c4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c4c:	f002 0203 	and.w	r2, r2, #3
 8006c50:	0092      	lsls	r2, r2, #2
 8006c52:	4093      	lsls	r3, r2
 8006c54:	68fa      	ldr	r2, [r7, #12]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006c5a:	492f      	ldr	r1, [pc, #188]	; (8006d18 <HAL_GPIO_Init+0x2bc>)
 8006c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c5e:	089b      	lsrs	r3, r3, #2
 8006c60:	3302      	adds	r3, #2
 8006c62:	68fa      	ldr	r2, [r7, #12]
 8006c64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d006      	beq.n	8006c82 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006c74:	4b2d      	ldr	r3, [pc, #180]	; (8006d2c <HAL_GPIO_Init+0x2d0>)
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	492c      	ldr	r1, [pc, #176]	; (8006d2c <HAL_GPIO_Init+0x2d0>)
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	600b      	str	r3, [r1, #0]
 8006c80:	e006      	b.n	8006c90 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006c82:	4b2a      	ldr	r3, [pc, #168]	; (8006d2c <HAL_GPIO_Init+0x2d0>)
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	69bb      	ldr	r3, [r7, #24]
 8006c88:	43db      	mvns	r3, r3
 8006c8a:	4928      	ldr	r1, [pc, #160]	; (8006d2c <HAL_GPIO_Init+0x2d0>)
 8006c8c:	4013      	ands	r3, r2
 8006c8e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d006      	beq.n	8006caa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006c9c:	4b23      	ldr	r3, [pc, #140]	; (8006d2c <HAL_GPIO_Init+0x2d0>)
 8006c9e:	685a      	ldr	r2, [r3, #4]
 8006ca0:	4922      	ldr	r1, [pc, #136]	; (8006d2c <HAL_GPIO_Init+0x2d0>)
 8006ca2:	69bb      	ldr	r3, [r7, #24]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	604b      	str	r3, [r1, #4]
 8006ca8:	e006      	b.n	8006cb8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006caa:	4b20      	ldr	r3, [pc, #128]	; (8006d2c <HAL_GPIO_Init+0x2d0>)
 8006cac:	685a      	ldr	r2, [r3, #4]
 8006cae:	69bb      	ldr	r3, [r7, #24]
 8006cb0:	43db      	mvns	r3, r3
 8006cb2:	491e      	ldr	r1, [pc, #120]	; (8006d2c <HAL_GPIO_Init+0x2d0>)
 8006cb4:	4013      	ands	r3, r2
 8006cb6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d006      	beq.n	8006cd2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006cc4:	4b19      	ldr	r3, [pc, #100]	; (8006d2c <HAL_GPIO_Init+0x2d0>)
 8006cc6:	689a      	ldr	r2, [r3, #8]
 8006cc8:	4918      	ldr	r1, [pc, #96]	; (8006d2c <HAL_GPIO_Init+0x2d0>)
 8006cca:	69bb      	ldr	r3, [r7, #24]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	608b      	str	r3, [r1, #8]
 8006cd0:	e006      	b.n	8006ce0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006cd2:	4b16      	ldr	r3, [pc, #88]	; (8006d2c <HAL_GPIO_Init+0x2d0>)
 8006cd4:	689a      	ldr	r2, [r3, #8]
 8006cd6:	69bb      	ldr	r3, [r7, #24]
 8006cd8:	43db      	mvns	r3, r3
 8006cda:	4914      	ldr	r1, [pc, #80]	; (8006d2c <HAL_GPIO_Init+0x2d0>)
 8006cdc:	4013      	ands	r3, r2
 8006cde:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d021      	beq.n	8006d30 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006cec:	4b0f      	ldr	r3, [pc, #60]	; (8006d2c <HAL_GPIO_Init+0x2d0>)
 8006cee:	68da      	ldr	r2, [r3, #12]
 8006cf0:	490e      	ldr	r1, [pc, #56]	; (8006d2c <HAL_GPIO_Init+0x2d0>)
 8006cf2:	69bb      	ldr	r3, [r7, #24]
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	60cb      	str	r3, [r1, #12]
 8006cf8:	e021      	b.n	8006d3e <HAL_GPIO_Init+0x2e2>
 8006cfa:	bf00      	nop
 8006cfc:	10320000 	.word	0x10320000
 8006d00:	10310000 	.word	0x10310000
 8006d04:	10220000 	.word	0x10220000
 8006d08:	10210000 	.word	0x10210000
 8006d0c:	10120000 	.word	0x10120000
 8006d10:	10110000 	.word	0x10110000
 8006d14:	40021000 	.word	0x40021000
 8006d18:	40010000 	.word	0x40010000
 8006d1c:	40010800 	.word	0x40010800
 8006d20:	40010c00 	.word	0x40010c00
 8006d24:	40011000 	.word	0x40011000
 8006d28:	40011400 	.word	0x40011400
 8006d2c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006d30:	4b0b      	ldr	r3, [pc, #44]	; (8006d60 <HAL_GPIO_Init+0x304>)
 8006d32:	68da      	ldr	r2, [r3, #12]
 8006d34:	69bb      	ldr	r3, [r7, #24]
 8006d36:	43db      	mvns	r3, r3
 8006d38:	4909      	ldr	r1, [pc, #36]	; (8006d60 <HAL_GPIO_Init+0x304>)
 8006d3a:	4013      	ands	r3, r2
 8006d3c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8006d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d40:	3301      	adds	r3, #1
 8006d42:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	681a      	ldr	r2, [r3, #0]
 8006d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	f47f ae8e 	bne.w	8006a70 <HAL_GPIO_Init+0x14>
  }
}
 8006d54:	bf00      	nop
 8006d56:	bf00      	nop
 8006d58:	372c      	adds	r7, #44	; 0x2c
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bc80      	pop	{r7}
 8006d5e:	4770      	bx	lr
 8006d60:	40010400 	.word	0x40010400

08006d64 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b085      	sub	sp, #20
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
 8006d6c:	460b      	mov	r3, r1
 8006d6e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	689a      	ldr	r2, [r3, #8]
 8006d74:	887b      	ldrh	r3, [r7, #2]
 8006d76:	4013      	ands	r3, r2
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d002      	beq.n	8006d82 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	73fb      	strb	r3, [r7, #15]
 8006d80:	e001      	b.n	8006d86 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006d82:	2300      	movs	r3, #0
 8006d84:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006d86:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3714      	adds	r7, #20
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bc80      	pop	{r7}
 8006d90:	4770      	bx	lr

08006d92 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006d92:	b480      	push	{r7}
 8006d94:	b083      	sub	sp, #12
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	6078      	str	r0, [r7, #4]
 8006d9a:	460b      	mov	r3, r1
 8006d9c:	807b      	strh	r3, [r7, #2]
 8006d9e:	4613      	mov	r3, r2
 8006da0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006da2:	787b      	ldrb	r3, [r7, #1]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d003      	beq.n	8006db0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006da8:	887a      	ldrh	r2, [r7, #2]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006dae:	e003      	b.n	8006db8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006db0:	887b      	ldrh	r3, [r7, #2]
 8006db2:	041a      	lsls	r2, r3, #16
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	611a      	str	r2, [r3, #16]
}
 8006db8:	bf00      	nop
 8006dba:	370c      	adds	r7, #12
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bc80      	pop	{r7}
 8006dc0:	4770      	bx	lr
	...

08006dc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b086      	sub	sp, #24
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d101      	bne.n	8006dd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e26c      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f003 0301 	and.w	r3, r3, #1
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	f000 8087 	beq.w	8006ef2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006de4:	4b92      	ldr	r3, [pc, #584]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	f003 030c 	and.w	r3, r3, #12
 8006dec:	2b04      	cmp	r3, #4
 8006dee:	d00c      	beq.n	8006e0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006df0:	4b8f      	ldr	r3, [pc, #572]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	f003 030c 	and.w	r3, r3, #12
 8006df8:	2b08      	cmp	r3, #8
 8006dfa:	d112      	bne.n	8006e22 <HAL_RCC_OscConfig+0x5e>
 8006dfc:	4b8c      	ldr	r3, [pc, #560]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e08:	d10b      	bne.n	8006e22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e0a:	4b89      	ldr	r3, [pc, #548]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d06c      	beq.n	8006ef0 <HAL_RCC_OscConfig+0x12c>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d168      	bne.n	8006ef0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	e246      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e2a:	d106      	bne.n	8006e3a <HAL_RCC_OscConfig+0x76>
 8006e2c:	4b80      	ldr	r3, [pc, #512]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a7f      	ldr	r2, [pc, #508]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006e32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e36:	6013      	str	r3, [r2, #0]
 8006e38:	e02e      	b.n	8006e98 <HAL_RCC_OscConfig+0xd4>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d10c      	bne.n	8006e5c <HAL_RCC_OscConfig+0x98>
 8006e42:	4b7b      	ldr	r3, [pc, #492]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4a7a      	ldr	r2, [pc, #488]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006e48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e4c:	6013      	str	r3, [r2, #0]
 8006e4e:	4b78      	ldr	r3, [pc, #480]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a77      	ldr	r2, [pc, #476]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006e54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e58:	6013      	str	r3, [r2, #0]
 8006e5a:	e01d      	b.n	8006e98 <HAL_RCC_OscConfig+0xd4>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006e64:	d10c      	bne.n	8006e80 <HAL_RCC_OscConfig+0xbc>
 8006e66:	4b72      	ldr	r3, [pc, #456]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a71      	ldr	r2, [pc, #452]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006e6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006e70:	6013      	str	r3, [r2, #0]
 8006e72:	4b6f      	ldr	r3, [pc, #444]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a6e      	ldr	r2, [pc, #440]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006e78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e7c:	6013      	str	r3, [r2, #0]
 8006e7e:	e00b      	b.n	8006e98 <HAL_RCC_OscConfig+0xd4>
 8006e80:	4b6b      	ldr	r3, [pc, #428]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a6a      	ldr	r2, [pc, #424]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006e86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e8a:	6013      	str	r3, [r2, #0]
 8006e8c:	4b68      	ldr	r3, [pc, #416]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a67      	ldr	r2, [pc, #412]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006e92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d013      	beq.n	8006ec8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ea0:	f7fe fe6a 	bl	8005b78 <HAL_GetTick>
 8006ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ea6:	e008      	b.n	8006eba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ea8:	f7fe fe66 	bl	8005b78 <HAL_GetTick>
 8006eac:	4602      	mov	r2, r0
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	1ad3      	subs	r3, r2, r3
 8006eb2:	2b64      	cmp	r3, #100	; 0x64
 8006eb4:	d901      	bls.n	8006eba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006eb6:	2303      	movs	r3, #3
 8006eb8:	e1fa      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006eba:	4b5d      	ldr	r3, [pc, #372]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d0f0      	beq.n	8006ea8 <HAL_RCC_OscConfig+0xe4>
 8006ec6:	e014      	b.n	8006ef2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ec8:	f7fe fe56 	bl	8005b78 <HAL_GetTick>
 8006ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ece:	e008      	b.n	8006ee2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ed0:	f7fe fe52 	bl	8005b78 <HAL_GetTick>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	1ad3      	subs	r3, r2, r3
 8006eda:	2b64      	cmp	r3, #100	; 0x64
 8006edc:	d901      	bls.n	8006ee2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006ede:	2303      	movs	r3, #3
 8006ee0:	e1e6      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ee2:	4b53      	ldr	r3, [pc, #332]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d1f0      	bne.n	8006ed0 <HAL_RCC_OscConfig+0x10c>
 8006eee:	e000      	b.n	8006ef2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ef0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f003 0302 	and.w	r3, r3, #2
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d063      	beq.n	8006fc6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006efe:	4b4c      	ldr	r3, [pc, #304]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	f003 030c 	and.w	r3, r3, #12
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d00b      	beq.n	8006f22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006f0a:	4b49      	ldr	r3, [pc, #292]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	f003 030c 	and.w	r3, r3, #12
 8006f12:	2b08      	cmp	r3, #8
 8006f14:	d11c      	bne.n	8006f50 <HAL_RCC_OscConfig+0x18c>
 8006f16:	4b46      	ldr	r3, [pc, #280]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d116      	bne.n	8006f50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f22:	4b43      	ldr	r3, [pc, #268]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f003 0302 	and.w	r3, r3, #2
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d005      	beq.n	8006f3a <HAL_RCC_OscConfig+0x176>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	691b      	ldr	r3, [r3, #16]
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	d001      	beq.n	8006f3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	e1ba      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f3a:	4b3d      	ldr	r3, [pc, #244]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	695b      	ldr	r3, [r3, #20]
 8006f46:	00db      	lsls	r3, r3, #3
 8006f48:	4939      	ldr	r1, [pc, #228]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f4e:	e03a      	b.n	8006fc6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	691b      	ldr	r3, [r3, #16]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d020      	beq.n	8006f9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f58:	4b36      	ldr	r3, [pc, #216]	; (8007034 <HAL_RCC_OscConfig+0x270>)
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f5e:	f7fe fe0b 	bl	8005b78 <HAL_GetTick>
 8006f62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f64:	e008      	b.n	8006f78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f66:	f7fe fe07 	bl	8005b78 <HAL_GetTick>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	1ad3      	subs	r3, r2, r3
 8006f70:	2b02      	cmp	r3, #2
 8006f72:	d901      	bls.n	8006f78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006f74:	2303      	movs	r3, #3
 8006f76:	e19b      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f78:	4b2d      	ldr	r3, [pc, #180]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f003 0302 	and.w	r3, r3, #2
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d0f0      	beq.n	8006f66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f84:	4b2a      	ldr	r3, [pc, #168]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	695b      	ldr	r3, [r3, #20]
 8006f90:	00db      	lsls	r3, r3, #3
 8006f92:	4927      	ldr	r1, [pc, #156]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006f94:	4313      	orrs	r3, r2
 8006f96:	600b      	str	r3, [r1, #0]
 8006f98:	e015      	b.n	8006fc6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f9a:	4b26      	ldr	r3, [pc, #152]	; (8007034 <HAL_RCC_OscConfig+0x270>)
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fa0:	f7fe fdea 	bl	8005b78 <HAL_GetTick>
 8006fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006fa6:	e008      	b.n	8006fba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006fa8:	f7fe fde6 	bl	8005b78 <HAL_GetTick>
 8006fac:	4602      	mov	r2, r0
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	1ad3      	subs	r3, r2, r3
 8006fb2:	2b02      	cmp	r3, #2
 8006fb4:	d901      	bls.n	8006fba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e17a      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006fba:	4b1d      	ldr	r3, [pc, #116]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f003 0302 	and.w	r3, r3, #2
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d1f0      	bne.n	8006fa8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f003 0308 	and.w	r3, r3, #8
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d03a      	beq.n	8007048 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	699b      	ldr	r3, [r3, #24]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d019      	beq.n	800700e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006fda:	4b17      	ldr	r3, [pc, #92]	; (8007038 <HAL_RCC_OscConfig+0x274>)
 8006fdc:	2201      	movs	r2, #1
 8006fde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006fe0:	f7fe fdca 	bl	8005b78 <HAL_GetTick>
 8006fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006fe6:	e008      	b.n	8006ffa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fe8:	f7fe fdc6 	bl	8005b78 <HAL_GetTick>
 8006fec:	4602      	mov	r2, r0
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	1ad3      	subs	r3, r2, r3
 8006ff2:	2b02      	cmp	r3, #2
 8006ff4:	d901      	bls.n	8006ffa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006ff6:	2303      	movs	r3, #3
 8006ff8:	e15a      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ffa:	4b0d      	ldr	r3, [pc, #52]	; (8007030 <HAL_RCC_OscConfig+0x26c>)
 8006ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffe:	f003 0302 	and.w	r3, r3, #2
 8007002:	2b00      	cmp	r3, #0
 8007004:	d0f0      	beq.n	8006fe8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007006:	2001      	movs	r0, #1
 8007008:	f000 fad8 	bl	80075bc <RCC_Delay>
 800700c:	e01c      	b.n	8007048 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800700e:	4b0a      	ldr	r3, [pc, #40]	; (8007038 <HAL_RCC_OscConfig+0x274>)
 8007010:	2200      	movs	r2, #0
 8007012:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007014:	f7fe fdb0 	bl	8005b78 <HAL_GetTick>
 8007018:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800701a:	e00f      	b.n	800703c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800701c:	f7fe fdac 	bl	8005b78 <HAL_GetTick>
 8007020:	4602      	mov	r2, r0
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	1ad3      	subs	r3, r2, r3
 8007026:	2b02      	cmp	r3, #2
 8007028:	d908      	bls.n	800703c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800702a:	2303      	movs	r3, #3
 800702c:	e140      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
 800702e:	bf00      	nop
 8007030:	40021000 	.word	0x40021000
 8007034:	42420000 	.word	0x42420000
 8007038:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800703c:	4b9e      	ldr	r3, [pc, #632]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 800703e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007040:	f003 0302 	and.w	r3, r3, #2
 8007044:	2b00      	cmp	r3, #0
 8007046:	d1e9      	bne.n	800701c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f003 0304 	and.w	r3, r3, #4
 8007050:	2b00      	cmp	r3, #0
 8007052:	f000 80a6 	beq.w	80071a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007056:	2300      	movs	r3, #0
 8007058:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800705a:	4b97      	ldr	r3, [pc, #604]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 800705c:	69db      	ldr	r3, [r3, #28]
 800705e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d10d      	bne.n	8007082 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007066:	4b94      	ldr	r3, [pc, #592]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 8007068:	69db      	ldr	r3, [r3, #28]
 800706a:	4a93      	ldr	r2, [pc, #588]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 800706c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007070:	61d3      	str	r3, [r2, #28]
 8007072:	4b91      	ldr	r3, [pc, #580]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 8007074:	69db      	ldr	r3, [r3, #28]
 8007076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800707a:	60bb      	str	r3, [r7, #8]
 800707c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800707e:	2301      	movs	r3, #1
 8007080:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007082:	4b8e      	ldr	r3, [pc, #568]	; (80072bc <HAL_RCC_OscConfig+0x4f8>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800708a:	2b00      	cmp	r3, #0
 800708c:	d118      	bne.n	80070c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800708e:	4b8b      	ldr	r3, [pc, #556]	; (80072bc <HAL_RCC_OscConfig+0x4f8>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a8a      	ldr	r2, [pc, #552]	; (80072bc <HAL_RCC_OscConfig+0x4f8>)
 8007094:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007098:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800709a:	f7fe fd6d 	bl	8005b78 <HAL_GetTick>
 800709e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070a0:	e008      	b.n	80070b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070a2:	f7fe fd69 	bl	8005b78 <HAL_GetTick>
 80070a6:	4602      	mov	r2, r0
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	1ad3      	subs	r3, r2, r3
 80070ac:	2b64      	cmp	r3, #100	; 0x64
 80070ae:	d901      	bls.n	80070b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80070b0:	2303      	movs	r3, #3
 80070b2:	e0fd      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070b4:	4b81      	ldr	r3, [pc, #516]	; (80072bc <HAL_RCC_OscConfig+0x4f8>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d0f0      	beq.n	80070a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d106      	bne.n	80070d6 <HAL_RCC_OscConfig+0x312>
 80070c8:	4b7b      	ldr	r3, [pc, #492]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 80070ca:	6a1b      	ldr	r3, [r3, #32]
 80070cc:	4a7a      	ldr	r2, [pc, #488]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 80070ce:	f043 0301 	orr.w	r3, r3, #1
 80070d2:	6213      	str	r3, [r2, #32]
 80070d4:	e02d      	b.n	8007132 <HAL_RCC_OscConfig+0x36e>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	68db      	ldr	r3, [r3, #12]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d10c      	bne.n	80070f8 <HAL_RCC_OscConfig+0x334>
 80070de:	4b76      	ldr	r3, [pc, #472]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 80070e0:	6a1b      	ldr	r3, [r3, #32]
 80070e2:	4a75      	ldr	r2, [pc, #468]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 80070e4:	f023 0301 	bic.w	r3, r3, #1
 80070e8:	6213      	str	r3, [r2, #32]
 80070ea:	4b73      	ldr	r3, [pc, #460]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 80070ec:	6a1b      	ldr	r3, [r3, #32]
 80070ee:	4a72      	ldr	r2, [pc, #456]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 80070f0:	f023 0304 	bic.w	r3, r3, #4
 80070f4:	6213      	str	r3, [r2, #32]
 80070f6:	e01c      	b.n	8007132 <HAL_RCC_OscConfig+0x36e>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	68db      	ldr	r3, [r3, #12]
 80070fc:	2b05      	cmp	r3, #5
 80070fe:	d10c      	bne.n	800711a <HAL_RCC_OscConfig+0x356>
 8007100:	4b6d      	ldr	r3, [pc, #436]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 8007102:	6a1b      	ldr	r3, [r3, #32]
 8007104:	4a6c      	ldr	r2, [pc, #432]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 8007106:	f043 0304 	orr.w	r3, r3, #4
 800710a:	6213      	str	r3, [r2, #32]
 800710c:	4b6a      	ldr	r3, [pc, #424]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 800710e:	6a1b      	ldr	r3, [r3, #32]
 8007110:	4a69      	ldr	r2, [pc, #420]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 8007112:	f043 0301 	orr.w	r3, r3, #1
 8007116:	6213      	str	r3, [r2, #32]
 8007118:	e00b      	b.n	8007132 <HAL_RCC_OscConfig+0x36e>
 800711a:	4b67      	ldr	r3, [pc, #412]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 800711c:	6a1b      	ldr	r3, [r3, #32]
 800711e:	4a66      	ldr	r2, [pc, #408]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 8007120:	f023 0301 	bic.w	r3, r3, #1
 8007124:	6213      	str	r3, [r2, #32]
 8007126:	4b64      	ldr	r3, [pc, #400]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 8007128:	6a1b      	ldr	r3, [r3, #32]
 800712a:	4a63      	ldr	r2, [pc, #396]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 800712c:	f023 0304 	bic.w	r3, r3, #4
 8007130:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	68db      	ldr	r3, [r3, #12]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d015      	beq.n	8007166 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800713a:	f7fe fd1d 	bl	8005b78 <HAL_GetTick>
 800713e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007140:	e00a      	b.n	8007158 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007142:	f7fe fd19 	bl	8005b78 <HAL_GetTick>
 8007146:	4602      	mov	r2, r0
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	1ad3      	subs	r3, r2, r3
 800714c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007150:	4293      	cmp	r3, r2
 8007152:	d901      	bls.n	8007158 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007154:	2303      	movs	r3, #3
 8007156:	e0ab      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007158:	4b57      	ldr	r3, [pc, #348]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 800715a:	6a1b      	ldr	r3, [r3, #32]
 800715c:	f003 0302 	and.w	r3, r3, #2
 8007160:	2b00      	cmp	r3, #0
 8007162:	d0ee      	beq.n	8007142 <HAL_RCC_OscConfig+0x37e>
 8007164:	e014      	b.n	8007190 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007166:	f7fe fd07 	bl	8005b78 <HAL_GetTick>
 800716a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800716c:	e00a      	b.n	8007184 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800716e:	f7fe fd03 	bl	8005b78 <HAL_GetTick>
 8007172:	4602      	mov	r2, r0
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	1ad3      	subs	r3, r2, r3
 8007178:	f241 3288 	movw	r2, #5000	; 0x1388
 800717c:	4293      	cmp	r3, r2
 800717e:	d901      	bls.n	8007184 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007180:	2303      	movs	r3, #3
 8007182:	e095      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007184:	4b4c      	ldr	r3, [pc, #304]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 8007186:	6a1b      	ldr	r3, [r3, #32]
 8007188:	f003 0302 	and.w	r3, r3, #2
 800718c:	2b00      	cmp	r3, #0
 800718e:	d1ee      	bne.n	800716e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007190:	7dfb      	ldrb	r3, [r7, #23]
 8007192:	2b01      	cmp	r3, #1
 8007194:	d105      	bne.n	80071a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007196:	4b48      	ldr	r3, [pc, #288]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 8007198:	69db      	ldr	r3, [r3, #28]
 800719a:	4a47      	ldr	r2, [pc, #284]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 800719c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80071a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	69db      	ldr	r3, [r3, #28]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	f000 8081 	beq.w	80072ae <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80071ac:	4b42      	ldr	r3, [pc, #264]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	f003 030c 	and.w	r3, r3, #12
 80071b4:	2b08      	cmp	r3, #8
 80071b6:	d061      	beq.n	800727c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	69db      	ldr	r3, [r3, #28]
 80071bc:	2b02      	cmp	r3, #2
 80071be:	d146      	bne.n	800724e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071c0:	4b3f      	ldr	r3, [pc, #252]	; (80072c0 <HAL_RCC_OscConfig+0x4fc>)
 80071c2:	2200      	movs	r2, #0
 80071c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071c6:	f7fe fcd7 	bl	8005b78 <HAL_GetTick>
 80071ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80071cc:	e008      	b.n	80071e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071ce:	f7fe fcd3 	bl	8005b78 <HAL_GetTick>
 80071d2:	4602      	mov	r2, r0
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	1ad3      	subs	r3, r2, r3
 80071d8:	2b02      	cmp	r3, #2
 80071da:	d901      	bls.n	80071e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80071dc:	2303      	movs	r3, #3
 80071de:	e067      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80071e0:	4b35      	ldr	r3, [pc, #212]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d1f0      	bne.n	80071ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6a1b      	ldr	r3, [r3, #32]
 80071f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071f4:	d108      	bne.n	8007208 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80071f6:	4b30      	ldr	r3, [pc, #192]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	492d      	ldr	r1, [pc, #180]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 8007204:	4313      	orrs	r3, r2
 8007206:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007208:	4b2b      	ldr	r3, [pc, #172]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6a19      	ldr	r1, [r3, #32]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007218:	430b      	orrs	r3, r1
 800721a:	4927      	ldr	r1, [pc, #156]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 800721c:	4313      	orrs	r3, r2
 800721e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007220:	4b27      	ldr	r3, [pc, #156]	; (80072c0 <HAL_RCC_OscConfig+0x4fc>)
 8007222:	2201      	movs	r2, #1
 8007224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007226:	f7fe fca7 	bl	8005b78 <HAL_GetTick>
 800722a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800722c:	e008      	b.n	8007240 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800722e:	f7fe fca3 	bl	8005b78 <HAL_GetTick>
 8007232:	4602      	mov	r2, r0
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	1ad3      	subs	r3, r2, r3
 8007238:	2b02      	cmp	r3, #2
 800723a:	d901      	bls.n	8007240 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800723c:	2303      	movs	r3, #3
 800723e:	e037      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007240:	4b1d      	ldr	r3, [pc, #116]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007248:	2b00      	cmp	r3, #0
 800724a:	d0f0      	beq.n	800722e <HAL_RCC_OscConfig+0x46a>
 800724c:	e02f      	b.n	80072ae <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800724e:	4b1c      	ldr	r3, [pc, #112]	; (80072c0 <HAL_RCC_OscConfig+0x4fc>)
 8007250:	2200      	movs	r2, #0
 8007252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007254:	f7fe fc90 	bl	8005b78 <HAL_GetTick>
 8007258:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800725a:	e008      	b.n	800726e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800725c:	f7fe fc8c 	bl	8005b78 <HAL_GetTick>
 8007260:	4602      	mov	r2, r0
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	1ad3      	subs	r3, r2, r3
 8007266:	2b02      	cmp	r3, #2
 8007268:	d901      	bls.n	800726e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800726a:	2303      	movs	r3, #3
 800726c:	e020      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800726e:	4b12      	ldr	r3, [pc, #72]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007276:	2b00      	cmp	r3, #0
 8007278:	d1f0      	bne.n	800725c <HAL_RCC_OscConfig+0x498>
 800727a:	e018      	b.n	80072ae <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	69db      	ldr	r3, [r3, #28]
 8007280:	2b01      	cmp	r3, #1
 8007282:	d101      	bne.n	8007288 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8007284:	2301      	movs	r3, #1
 8007286:	e013      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007288:	4b0b      	ldr	r3, [pc, #44]	; (80072b8 <HAL_RCC_OscConfig+0x4f4>)
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6a1b      	ldr	r3, [r3, #32]
 8007298:	429a      	cmp	r2, r3
 800729a:	d106      	bne.n	80072aa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d001      	beq.n	80072ae <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	e000      	b.n	80072b0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80072ae:	2300      	movs	r3, #0
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3718      	adds	r7, #24
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}
 80072b8:	40021000 	.word	0x40021000
 80072bc:	40007000 	.word	0x40007000
 80072c0:	42420060 	.word	0x42420060

080072c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b084      	sub	sp, #16
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d101      	bne.n	80072d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80072d4:	2301      	movs	r3, #1
 80072d6:	e0d0      	b.n	800747a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80072d8:	4b6a      	ldr	r3, [pc, #424]	; (8007484 <HAL_RCC_ClockConfig+0x1c0>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 0307 	and.w	r3, r3, #7
 80072e0:	683a      	ldr	r2, [r7, #0]
 80072e2:	429a      	cmp	r2, r3
 80072e4:	d910      	bls.n	8007308 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072e6:	4b67      	ldr	r3, [pc, #412]	; (8007484 <HAL_RCC_ClockConfig+0x1c0>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f023 0207 	bic.w	r2, r3, #7
 80072ee:	4965      	ldr	r1, [pc, #404]	; (8007484 <HAL_RCC_ClockConfig+0x1c0>)
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	4313      	orrs	r3, r2
 80072f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072f6:	4b63      	ldr	r3, [pc, #396]	; (8007484 <HAL_RCC_ClockConfig+0x1c0>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 0307 	and.w	r3, r3, #7
 80072fe:	683a      	ldr	r2, [r7, #0]
 8007300:	429a      	cmp	r2, r3
 8007302:	d001      	beq.n	8007308 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007304:	2301      	movs	r3, #1
 8007306:	e0b8      	b.n	800747a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f003 0302 	and.w	r3, r3, #2
 8007310:	2b00      	cmp	r3, #0
 8007312:	d020      	beq.n	8007356 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f003 0304 	and.w	r3, r3, #4
 800731c:	2b00      	cmp	r3, #0
 800731e:	d005      	beq.n	800732c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007320:	4b59      	ldr	r3, [pc, #356]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	4a58      	ldr	r2, [pc, #352]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 8007326:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800732a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f003 0308 	and.w	r3, r3, #8
 8007334:	2b00      	cmp	r3, #0
 8007336:	d005      	beq.n	8007344 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007338:	4b53      	ldr	r3, [pc, #332]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	4a52      	ldr	r2, [pc, #328]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 800733e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007342:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007344:	4b50      	ldr	r3, [pc, #320]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	494d      	ldr	r1, [pc, #308]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 8007352:	4313      	orrs	r3, r2
 8007354:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 0301 	and.w	r3, r3, #1
 800735e:	2b00      	cmp	r3, #0
 8007360:	d040      	beq.n	80073e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	685b      	ldr	r3, [r3, #4]
 8007366:	2b01      	cmp	r3, #1
 8007368:	d107      	bne.n	800737a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800736a:	4b47      	ldr	r3, [pc, #284]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007372:	2b00      	cmp	r3, #0
 8007374:	d115      	bne.n	80073a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	e07f      	b.n	800747a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	2b02      	cmp	r3, #2
 8007380:	d107      	bne.n	8007392 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007382:	4b41      	ldr	r3, [pc, #260]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800738a:	2b00      	cmp	r3, #0
 800738c:	d109      	bne.n	80073a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	e073      	b.n	800747a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007392:	4b3d      	ldr	r3, [pc, #244]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f003 0302 	and.w	r3, r3, #2
 800739a:	2b00      	cmp	r3, #0
 800739c:	d101      	bne.n	80073a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800739e:	2301      	movs	r3, #1
 80073a0:	e06b      	b.n	800747a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80073a2:	4b39      	ldr	r3, [pc, #228]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	f023 0203 	bic.w	r2, r3, #3
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	685b      	ldr	r3, [r3, #4]
 80073ae:	4936      	ldr	r1, [pc, #216]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 80073b0:	4313      	orrs	r3, r2
 80073b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80073b4:	f7fe fbe0 	bl	8005b78 <HAL_GetTick>
 80073b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80073ba:	e00a      	b.n	80073d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80073bc:	f7fe fbdc 	bl	8005b78 <HAL_GetTick>
 80073c0:	4602      	mov	r2, r0
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	1ad3      	subs	r3, r2, r3
 80073c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d901      	bls.n	80073d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80073ce:	2303      	movs	r3, #3
 80073d0:	e053      	b.n	800747a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80073d2:	4b2d      	ldr	r3, [pc, #180]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	f003 020c 	and.w	r2, r3, #12
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	009b      	lsls	r3, r3, #2
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d1eb      	bne.n	80073bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80073e4:	4b27      	ldr	r3, [pc, #156]	; (8007484 <HAL_RCC_ClockConfig+0x1c0>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f003 0307 	and.w	r3, r3, #7
 80073ec:	683a      	ldr	r2, [r7, #0]
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d210      	bcs.n	8007414 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073f2:	4b24      	ldr	r3, [pc, #144]	; (8007484 <HAL_RCC_ClockConfig+0x1c0>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f023 0207 	bic.w	r2, r3, #7
 80073fa:	4922      	ldr	r1, [pc, #136]	; (8007484 <HAL_RCC_ClockConfig+0x1c0>)
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	4313      	orrs	r3, r2
 8007400:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007402:	4b20      	ldr	r3, [pc, #128]	; (8007484 <HAL_RCC_ClockConfig+0x1c0>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f003 0307 	and.w	r3, r3, #7
 800740a:	683a      	ldr	r2, [r7, #0]
 800740c:	429a      	cmp	r2, r3
 800740e:	d001      	beq.n	8007414 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	e032      	b.n	800747a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f003 0304 	and.w	r3, r3, #4
 800741c:	2b00      	cmp	r3, #0
 800741e:	d008      	beq.n	8007432 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007420:	4b19      	ldr	r3, [pc, #100]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	68db      	ldr	r3, [r3, #12]
 800742c:	4916      	ldr	r1, [pc, #88]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 800742e:	4313      	orrs	r3, r2
 8007430:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f003 0308 	and.w	r3, r3, #8
 800743a:	2b00      	cmp	r3, #0
 800743c:	d009      	beq.n	8007452 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800743e:	4b12      	ldr	r3, [pc, #72]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	691b      	ldr	r3, [r3, #16]
 800744a:	00db      	lsls	r3, r3, #3
 800744c:	490e      	ldr	r1, [pc, #56]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 800744e:	4313      	orrs	r3, r2
 8007450:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007452:	f000 f821 	bl	8007498 <HAL_RCC_GetSysClockFreq>
 8007456:	4602      	mov	r2, r0
 8007458:	4b0b      	ldr	r3, [pc, #44]	; (8007488 <HAL_RCC_ClockConfig+0x1c4>)
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	091b      	lsrs	r3, r3, #4
 800745e:	f003 030f 	and.w	r3, r3, #15
 8007462:	490a      	ldr	r1, [pc, #40]	; (800748c <HAL_RCC_ClockConfig+0x1c8>)
 8007464:	5ccb      	ldrb	r3, [r1, r3]
 8007466:	fa22 f303 	lsr.w	r3, r2, r3
 800746a:	4a09      	ldr	r2, [pc, #36]	; (8007490 <HAL_RCC_ClockConfig+0x1cc>)
 800746c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800746e:	4b09      	ldr	r3, [pc, #36]	; (8007494 <HAL_RCC_ClockConfig+0x1d0>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4618      	mov	r0, r3
 8007474:	f7fe fb3e 	bl	8005af4 <HAL_InitTick>

  return HAL_OK;
 8007478:	2300      	movs	r3, #0
}
 800747a:	4618      	mov	r0, r3
 800747c:	3710      	adds	r7, #16
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
 8007482:	bf00      	nop
 8007484:	40022000 	.word	0x40022000
 8007488:	40021000 	.word	0x40021000
 800748c:	08018264 	.word	0x08018264
 8007490:	2000002c 	.word	0x2000002c
 8007494:	2000003c 	.word	0x2000003c

08007498 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007498:	b490      	push	{r4, r7}
 800749a:	b08a      	sub	sp, #40	; 0x28
 800749c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800749e:	4b2a      	ldr	r3, [pc, #168]	; (8007548 <HAL_RCC_GetSysClockFreq+0xb0>)
 80074a0:	1d3c      	adds	r4, r7, #4
 80074a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80074a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80074a8:	f240 2301 	movw	r3, #513	; 0x201
 80074ac:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80074ae:	2300      	movs	r3, #0
 80074b0:	61fb      	str	r3, [r7, #28]
 80074b2:	2300      	movs	r3, #0
 80074b4:	61bb      	str	r3, [r7, #24]
 80074b6:	2300      	movs	r3, #0
 80074b8:	627b      	str	r3, [r7, #36]	; 0x24
 80074ba:	2300      	movs	r3, #0
 80074bc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80074be:	2300      	movs	r3, #0
 80074c0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80074c2:	4b22      	ldr	r3, [pc, #136]	; (800754c <HAL_RCC_GetSysClockFreq+0xb4>)
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80074c8:	69fb      	ldr	r3, [r7, #28]
 80074ca:	f003 030c 	and.w	r3, r3, #12
 80074ce:	2b04      	cmp	r3, #4
 80074d0:	d002      	beq.n	80074d8 <HAL_RCC_GetSysClockFreq+0x40>
 80074d2:	2b08      	cmp	r3, #8
 80074d4:	d003      	beq.n	80074de <HAL_RCC_GetSysClockFreq+0x46>
 80074d6:	e02d      	b.n	8007534 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80074d8:	4b1d      	ldr	r3, [pc, #116]	; (8007550 <HAL_RCC_GetSysClockFreq+0xb8>)
 80074da:	623b      	str	r3, [r7, #32]
      break;
 80074dc:	e02d      	b.n	800753a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80074de:	69fb      	ldr	r3, [r7, #28]
 80074e0:	0c9b      	lsrs	r3, r3, #18
 80074e2:	f003 030f 	and.w	r3, r3, #15
 80074e6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80074ea:	4413      	add	r3, r2
 80074ec:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80074f0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80074f2:	69fb      	ldr	r3, [r7, #28]
 80074f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d013      	beq.n	8007524 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80074fc:	4b13      	ldr	r3, [pc, #76]	; (800754c <HAL_RCC_GetSysClockFreq+0xb4>)
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	0c5b      	lsrs	r3, r3, #17
 8007502:	f003 0301 	and.w	r3, r3, #1
 8007506:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800750a:	4413      	add	r3, r2
 800750c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8007510:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	4a0e      	ldr	r2, [pc, #56]	; (8007550 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007516:	fb02 f203 	mul.w	r2, r2, r3
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007520:	627b      	str	r3, [r7, #36]	; 0x24
 8007522:	e004      	b.n	800752e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	4a0b      	ldr	r2, [pc, #44]	; (8007554 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007528:	fb02 f303 	mul.w	r3, r2, r3
 800752c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800752e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007530:	623b      	str	r3, [r7, #32]
      break;
 8007532:	e002      	b.n	800753a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007534:	4b06      	ldr	r3, [pc, #24]	; (8007550 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007536:	623b      	str	r3, [r7, #32]
      break;
 8007538:	bf00      	nop
    }
  }
  return sysclockfreq;
 800753a:	6a3b      	ldr	r3, [r7, #32]
}
 800753c:	4618      	mov	r0, r3
 800753e:	3728      	adds	r7, #40	; 0x28
 8007540:	46bd      	mov	sp, r7
 8007542:	bc90      	pop	{r4, r7}
 8007544:	4770      	bx	lr
 8007546:	bf00      	nop
 8007548:	0800f588 	.word	0x0800f588
 800754c:	40021000 	.word	0x40021000
 8007550:	007a1200 	.word	0x007a1200
 8007554:	003d0900 	.word	0x003d0900

08007558 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007558:	b480      	push	{r7}
 800755a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800755c:	4b02      	ldr	r3, [pc, #8]	; (8007568 <HAL_RCC_GetHCLKFreq+0x10>)
 800755e:	681b      	ldr	r3, [r3, #0]
}
 8007560:	4618      	mov	r0, r3
 8007562:	46bd      	mov	sp, r7
 8007564:	bc80      	pop	{r7}
 8007566:	4770      	bx	lr
 8007568:	2000002c 	.word	0x2000002c

0800756c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007570:	f7ff fff2 	bl	8007558 <HAL_RCC_GetHCLKFreq>
 8007574:	4602      	mov	r2, r0
 8007576:	4b05      	ldr	r3, [pc, #20]	; (800758c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	0a1b      	lsrs	r3, r3, #8
 800757c:	f003 0307 	and.w	r3, r3, #7
 8007580:	4903      	ldr	r1, [pc, #12]	; (8007590 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007582:	5ccb      	ldrb	r3, [r1, r3]
 8007584:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007588:	4618      	mov	r0, r3
 800758a:	bd80      	pop	{r7, pc}
 800758c:	40021000 	.word	0x40021000
 8007590:	08018274 	.word	0x08018274

08007594 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007598:	f7ff ffde 	bl	8007558 <HAL_RCC_GetHCLKFreq>
 800759c:	4602      	mov	r2, r0
 800759e:	4b05      	ldr	r3, [pc, #20]	; (80075b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	0adb      	lsrs	r3, r3, #11
 80075a4:	f003 0307 	and.w	r3, r3, #7
 80075a8:	4903      	ldr	r1, [pc, #12]	; (80075b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80075aa:	5ccb      	ldrb	r3, [r1, r3]
 80075ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	40021000 	.word	0x40021000
 80075b8:	08018274 	.word	0x08018274

080075bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80075bc:	b480      	push	{r7}
 80075be:	b085      	sub	sp, #20
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80075c4:	4b0a      	ldr	r3, [pc, #40]	; (80075f0 <RCC_Delay+0x34>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a0a      	ldr	r2, [pc, #40]	; (80075f4 <RCC_Delay+0x38>)
 80075ca:	fba2 2303 	umull	r2, r3, r2, r3
 80075ce:	0a5b      	lsrs	r3, r3, #9
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	fb02 f303 	mul.w	r3, r2, r3
 80075d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80075d8:	bf00      	nop
  }
  while (Delay --);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	1e5a      	subs	r2, r3, #1
 80075de:	60fa      	str	r2, [r7, #12]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d1f9      	bne.n	80075d8 <RCC_Delay+0x1c>
}
 80075e4:	bf00      	nop
 80075e6:	bf00      	nop
 80075e8:	3714      	adds	r7, #20
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bc80      	pop	{r7}
 80075ee:	4770      	bx	lr
 80075f0:	2000002c 	.word	0x2000002c
 80075f4:	10624dd3 	.word	0x10624dd3

080075f8 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b083      	sub	sp, #12
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 8007600:	bf00      	nop
 8007602:	370c      	adds	r7, #12
 8007604:	46bd      	mov	sp, r7
 8007606:	bc80      	pop	{r7}
 8007608:	4770      	bx	lr

0800760a <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800760a:	b580      	push	{r7, lr}
 800760c:	b08a      	sub	sp, #40	; 0x28
 800760e:	af02      	add	r7, sp, #8
 8007610:	60f8      	str	r0, [r7, #12]
 8007612:	60b9      	str	r1, [r7, #8]
 8007614:	603b      	str	r3, [r7, #0]
 8007616:	4613      	mov	r3, r2
 8007618:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 800761a:	2300      	movs	r3, #0
 800761c:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800761e:	2300      	movs	r3, #0
 8007620:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007628:	2b01      	cmp	r3, #1
 800762a:	d101      	bne.n	8007630 <HAL_SPI_Transmit+0x26>
 800762c:	2302      	movs	r3, #2
 800762e:	e148      	b.n	80078c2 <HAL_SPI_Transmit+0x2b8>
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2201      	movs	r2, #1
 8007634:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007638:	f7fe fa9e 	bl	8005b78 <HAL_GetTick>
 800763c:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007644:	b2db      	uxtb	r3, r3
 8007646:	2b01      	cmp	r3, #1
 8007648:	d002      	beq.n	8007650 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800764a:	2302      	movs	r3, #2
 800764c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800764e:	e12f      	b.n	80078b0 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d002      	beq.n	800765c <HAL_SPI_Transmit+0x52>
 8007656:	88fb      	ldrh	r3, [r7, #6]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d102      	bne.n	8007662 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007660:	e126      	b.n	80078b0 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2203      	movs	r2, #3
 8007666:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	2200      	movs	r2, #0
 800766e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	68ba      	ldr	r2, [r7, #8]
 8007674:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	88fa      	ldrh	r2, [r7, #6]
 800767a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	88fa      	ldrh	r2, [r7, #6]
 8007680:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2200      	movs	r2, #0
 8007686:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2200      	movs	r2, #0
 800768c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2200      	movs	r2, #0
 8007692:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2200      	movs	r2, #0
 8007698:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	2200      	movs	r2, #0
 800769e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	689b      	ldr	r3, [r3, #8]
 80076a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076a8:	d107      	bne.n	80076ba <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80076b8:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076c2:	d110      	bne.n	80076e6 <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	6819      	ldr	r1, [r3, #0]
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681a      	ldr	r2, [r3, #0]
 80076ce:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80076d2:	400b      	ands	r3, r1
 80076d4:	6013      	str	r3, [r2, #0]
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681a      	ldr	r2, [r3, #0]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80076e4:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076f0:	2b40      	cmp	r3, #64	; 0x40
 80076f2:	d007      	beq.n	8007704 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007702:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	68db      	ldr	r3, [r3, #12]
 8007708:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800770c:	d147      	bne.n	800779e <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	685b      	ldr	r3, [r3, #4]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d004      	beq.n	8007720 <HAL_SPI_Transmit+0x116>
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800771a:	b29b      	uxth	r3, r3
 800771c:	2b01      	cmp	r3, #1
 800771e:	d138      	bne.n	8007792 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	881a      	ldrh	r2, [r3, #0]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	3302      	adds	r3, #2
 800772e:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007734:	b29b      	uxth	r3, r3
 8007736:	3b01      	subs	r3, #1
 8007738:	b29a      	uxth	r2, r3
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800773e:	e028      	b.n	8007792 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	f003 0302 	and.w	r3, r3, #2
 800774a:	2b02      	cmp	r3, #2
 800774c:	d10f      	bne.n	800776e <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	881a      	ldrh	r2, [r3, #0]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	3302      	adds	r3, #2
 800775c:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007762:	b29b      	uxth	r3, r3
 8007764:	3b01      	subs	r3, #1
 8007766:	b29a      	uxth	r2, r3
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	86da      	strh	r2, [r3, #54]	; 0x36
 800776c:	e011      	b.n	8007792 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d00b      	beq.n	800778c <HAL_SPI_Transmit+0x182>
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800777a:	d00a      	beq.n	8007792 <HAL_SPI_Transmit+0x188>
 800777c:	f7fe f9fc 	bl	8005b78 <HAL_GetTick>
 8007780:	4602      	mov	r2, r0
 8007782:	69bb      	ldr	r3, [r7, #24]
 8007784:	1ad3      	subs	r3, r2, r3
 8007786:	683a      	ldr	r2, [r7, #0]
 8007788:	429a      	cmp	r2, r3
 800778a:	d802      	bhi.n	8007792 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 800778c:	2303      	movs	r3, #3
 800778e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007790:	e08e      	b.n	80078b0 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007796:	b29b      	uxth	r3, r3
 8007798:	2b00      	cmp	r3, #0
 800779a:	d1d1      	bne.n	8007740 <HAL_SPI_Transmit+0x136>
 800779c:	e048      	b.n	8007830 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d004      	beq.n	80077b0 <HAL_SPI_Transmit+0x1a6>
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d13a      	bne.n	8007826 <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	330c      	adds	r3, #12
 80077b6:	68ba      	ldr	r2, [r7, #8]
 80077b8:	7812      	ldrb	r2, [r2, #0]
 80077ba:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	3301      	adds	r3, #1
 80077c0:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	3b01      	subs	r3, #1
 80077ca:	b29a      	uxth	r2, r3
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80077d0:	e029      	b.n	8007826 <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	689b      	ldr	r3, [r3, #8]
 80077d8:	f003 0302 	and.w	r3, r3, #2
 80077dc:	2b02      	cmp	r3, #2
 80077de:	d110      	bne.n	8007802 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	330c      	adds	r3, #12
 80077e6:	68ba      	ldr	r2, [r7, #8]
 80077e8:	7812      	ldrb	r2, [r2, #0]
 80077ea:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	3301      	adds	r3, #1
 80077f0:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	3b01      	subs	r3, #1
 80077fa:	b29a      	uxth	r2, r3
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	86da      	strh	r2, [r3, #54]	; 0x36
 8007800:	e011      	b.n	8007826 <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d00b      	beq.n	8007820 <HAL_SPI_Transmit+0x216>
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800780e:	d00a      	beq.n	8007826 <HAL_SPI_Transmit+0x21c>
 8007810:	f7fe f9b2 	bl	8005b78 <HAL_GetTick>
 8007814:	4602      	mov	r2, r0
 8007816:	69bb      	ldr	r3, [r7, #24]
 8007818:	1ad3      	subs	r3, r2, r3
 800781a:	683a      	ldr	r2, [r7, #0]
 800781c:	429a      	cmp	r2, r3
 800781e:	d802      	bhi.n	8007826 <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 8007820:	2303      	movs	r3, #3
 8007822:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007824:	e044      	b.n	80078b0 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800782a:	b29b      	uxth	r3, r3
 800782c:	2b00      	cmp	r3, #0
 800782e:	d1d0      	bne.n	80077d2 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8007830:	69bb      	ldr	r3, [r7, #24]
 8007832:	9300      	str	r3, [sp, #0]
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	2201      	movs	r2, #1
 8007838:	2102      	movs	r1, #2
 800783a:	68f8      	ldr	r0, [r7, #12]
 800783c:	f000 fc10 	bl	8008060 <SPI_WaitFlagStateUntilTimeout>
 8007840:	4603      	mov	r3, r0
 8007842:	2b00      	cmp	r3, #0
 8007844:	d002      	beq.n	800784c <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 8007846:	2303      	movs	r3, #3
 8007848:	77fb      	strb	r3, [r7, #31]
    goto error;
 800784a:	e031      	b.n	80078b0 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800784c:	69ba      	ldr	r2, [r7, #24]
 800784e:	6839      	ldr	r1, [r7, #0]
 8007850:	68f8      	ldr	r0, [r7, #12]
 8007852:	f000 fc6e 	bl	8008132 <SPI_CheckFlag_BSY>
 8007856:	4603      	mov	r3, r0
 8007858:	2b00      	cmp	r3, #0
 800785a:	d005      	beq.n	8007868 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2220      	movs	r2, #32
 8007864:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007866:	e023      	b.n	80078b0 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d10a      	bne.n	8007886 <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007870:	2300      	movs	r3, #0
 8007872:	617b      	str	r3, [r7, #20]
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	68db      	ldr	r3, [r3, #12]
 800787a:	617b      	str	r3, [r7, #20]
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	617b      	str	r3, [r7, #20]
 8007884:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800788a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800788e:	d107      	bne.n	80078a0 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	681a      	ldr	r2, [r3, #0]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800789e:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d002      	beq.n	80078ae <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 80078a8:	2301      	movs	r3, #1
 80078aa:	77fb      	strb	r3, [r7, #31]
 80078ac:	e000      	b.n	80078b0 <HAL_SPI_Transmit+0x2a6>
  }

error:
 80078ae:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2201      	movs	r2, #1
 80078b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80078c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3720      	adds	r7, #32
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}

080078ca <HAL_SPI_Receive>:
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078ca:	b580      	push	{r7, lr}
 80078cc:	b08a      	sub	sp, #40	; 0x28
 80078ce:	af02      	add	r7, sp, #8
 80078d0:	60f8      	str	r0, [r7, #12]
 80078d2:	60b9      	str	r1, [r7, #8]
 80078d4:	603b      	str	r3, [r7, #0]
 80078d6:	4613      	mov	r3, r2
 80078d8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
 80078da:	2300      	movs	r3, #0
 80078dc:	82fb      	strh	r3, [r7, #22]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80078de:	2300      	movs	r3, #0
 80078e0:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80078e2:	2300      	movs	r3, #0
 80078e4:	77fb      	strb	r3, [r7, #31]

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80078ee:	d112      	bne.n	8007916 <HAL_SPI_Receive+0x4c>
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	689b      	ldr	r3, [r3, #8]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d10e      	bne.n	8007916 <HAL_SPI_Receive+0x4c>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2204      	movs	r2, #4
 80078fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 8007900:	88fa      	ldrh	r2, [r7, #6]
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	9300      	str	r3, [sp, #0]
 8007906:	4613      	mov	r3, r2
 8007908:	68ba      	ldr	r2, [r7, #8]
 800790a:	68b9      	ldr	r1, [r7, #8]
 800790c:	68f8      	ldr	r0, [r7, #12]
 800790e:	f000 f97d 	bl	8007c0c <HAL_SPI_TransmitReceive>
 8007912:	4603      	mov	r3, r0
 8007914:	e176      	b.n	8007c04 <HAL_SPI_Receive+0x33a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800791c:	2b01      	cmp	r3, #1
 800791e:	d101      	bne.n	8007924 <HAL_SPI_Receive+0x5a>
 8007920:	2302      	movs	r3, #2
 8007922:	e16f      	b.n	8007c04 <HAL_SPI_Receive+0x33a>
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	2201      	movs	r2, #1
 8007928:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800792c:	f7fe f924 	bl	8005b78 <HAL_GetTick>
 8007930:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007938:	b2db      	uxtb	r3, r3
 800793a:	2b01      	cmp	r3, #1
 800793c:	d002      	beq.n	8007944 <HAL_SPI_Receive+0x7a>
  {
    errorcode = HAL_BUSY;
 800793e:	2302      	movs	r3, #2
 8007940:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007942:	e156      	b.n	8007bf2 <HAL_SPI_Receive+0x328>
  }

  if((pData == NULL ) || (Size == 0U))
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d002      	beq.n	8007950 <HAL_SPI_Receive+0x86>
 800794a:	88fb      	ldrh	r3, [r7, #6]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d102      	bne.n	8007956 <HAL_SPI_Receive+0x8c>
  {
    errorcode = HAL_ERROR;
 8007950:	2301      	movs	r3, #1
 8007952:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007954:	e14d      	b.n	8007bf2 <HAL_SPI_Receive+0x328>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2204      	movs	r2, #4
 800795a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2200      	movs	r2, #0
 8007962:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	68ba      	ldr	r2, [r7, #8]
 8007968:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	88fa      	ldrh	r2, [r7, #6]
 800796e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	88fa      	ldrh	r2, [r7, #6]
 8007974:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2200      	movs	r2, #0
 800797a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2200      	movs	r2, #0
 8007980:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2200      	movs	r2, #0
 8007986:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2200      	movs	r2, #0
 800798c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2200      	movs	r2, #0
 8007992:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007998:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800799c:	d117      	bne.n	80079ce <HAL_SPI_Receive+0x104>
  {
    SPI_RESET_CRC(hspi);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	6819      	ldr	r1, [r3, #0]
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80079ac:	400b      	ands	r3, r1
 80079ae:	6013      	str	r3, [r2, #0]
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	681a      	ldr	r2, [r3, #0]
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80079be:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	3b01      	subs	r3, #1
 80079c8:	b29a      	uxth	r2, r3
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079d6:	d107      	bne.n	80079e8 <HAL_SPI_Receive+0x11e>
  {
    SPI_1LINE_RX(hspi);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	681a      	ldr	r2, [r3, #0]
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80079e6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079f2:	2b40      	cmp	r3, #64	; 0x40
 80079f4:	d007      	beq.n	8007a06 <HAL_SPI_Receive+0x13c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a04:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d15b      	bne.n	8007ac6 <HAL_SPI_Receive+0x1fc>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 8007a0e:	e02a      	b.n	8007a66 <HAL_SPI_Receive+0x19c>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	f003 0301 	and.w	r3, r3, #1
 8007a1a:	2b01      	cmp	r3, #1
 8007a1c:	d111      	bne.n	8007a42 <HAL_SPI_Receive+0x178>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	330c      	adds	r3, #12
 8007a24:	781b      	ldrb	r3, [r3, #0]
 8007a26:	b2da      	uxtb	r2, r3
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	3301      	adds	r3, #1
 8007a30:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a36:	b29b      	uxth	r3, r3
 8007a38:	3b01      	subs	r3, #1
 8007a3a:	b29a      	uxth	r2, r3
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007a40:	e011      	b.n	8007a66 <HAL_SPI_Receive+0x19c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d00b      	beq.n	8007a60 <HAL_SPI_Receive+0x196>
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a4e:	d00a      	beq.n	8007a66 <HAL_SPI_Receive+0x19c>
 8007a50:	f7fe f892 	bl	8005b78 <HAL_GetTick>
 8007a54:	4602      	mov	r2, r0
 8007a56:	69bb      	ldr	r3, [r7, #24]
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	683a      	ldr	r2, [r7, #0]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d802      	bhi.n	8007a66 <HAL_SPI_Receive+0x19c>
        {
          errorcode = HAL_TIMEOUT;
 8007a60:	2303      	movs	r3, #3
 8007a62:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007a64:	e0c5      	b.n	8007bf2 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a6a:	b29b      	uxth	r3, r3
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d1cf      	bne.n	8007a10 <HAL_SPI_Receive+0x146>
 8007a70:	e02e      	b.n	8007ad0 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	689b      	ldr	r3, [r3, #8]
 8007a78:	f003 0301 	and.w	r3, r3, #1
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d110      	bne.n	8007aa2 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	b29a      	uxth	r2, r3
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	3302      	adds	r3, #2
 8007a90:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a96:	b29b      	uxth	r3, r3
 8007a98:	3b01      	subs	r3, #1
 8007a9a:	b29a      	uxth	r2, r3
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007aa0:	e011      	b.n	8007ac6 <HAL_SPI_Receive+0x1fc>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d00b      	beq.n	8007ac0 <HAL_SPI_Receive+0x1f6>
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aae:	d00a      	beq.n	8007ac6 <HAL_SPI_Receive+0x1fc>
 8007ab0:	f7fe f862 	bl	8005b78 <HAL_GetTick>
 8007ab4:	4602      	mov	r2, r0
 8007ab6:	69bb      	ldr	r3, [r7, #24]
 8007ab8:	1ad3      	subs	r3, r2, r3
 8007aba:	683a      	ldr	r2, [r7, #0]
 8007abc:	429a      	cmp	r2, r3
 8007abe:	d802      	bhi.n	8007ac6 <HAL_SPI_Receive+0x1fc>
        {
          errorcode = HAL_TIMEOUT;
 8007ac0:	2303      	movs	r3, #3
 8007ac2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007ac4:	e095      	b.n	8007bf2 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007aca:	b29b      	uxth	r3, r3
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d1d0      	bne.n	8007a72 <HAL_SPI_Receive+0x1a8>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ad4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ad8:	d142      	bne.n	8007b60 <HAL_SPI_Receive+0x296>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	681a      	ldr	r2, [r3, #0]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007ae8:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007aea:	69bb      	ldr	r3, [r7, #24]
 8007aec:	9300      	str	r3, [sp, #0]
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	2201      	movs	r2, #1
 8007af2:	2101      	movs	r1, #1
 8007af4:	68f8      	ldr	r0, [r7, #12]
 8007af6:	f000 fab3 	bl	8008060 <SPI_WaitFlagStateUntilTimeout>
 8007afa:	4603      	mov	r3, r0
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d002      	beq.n	8007b06 <HAL_SPI_Receive+0x23c>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 8007b00:	2303      	movs	r3, #3
 8007b02:	77fb      	strb	r3, [r7, #31]
      goto error;
 8007b04:	e075      	b.n	8007bf2 <HAL_SPI_Receive+0x328>
    }

    /* Receive last data in 16 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	68db      	ldr	r3, [r3, #12]
 8007b0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b0e:	d106      	bne.n	8007b1e <HAL_SPI_Receive+0x254>
    {
      *((uint16_t*)pData) = hspi->Instance->DR;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	68db      	ldr	r3, [r3, #12]
 8007b16:	b29a      	uxth	r2, r3
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	801a      	strh	r2, [r3, #0]
 8007b1c:	e006      	b.n	8007b2c <HAL_SPI_Receive+0x262>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	330c      	adds	r3, #12
 8007b24:	781b      	ldrb	r3, [r3, #0]
 8007b26:	b2da      	uxtb	r2, r3
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007b2c:	69bb      	ldr	r3, [r7, #24]
 8007b2e:	9300      	str	r3, [sp, #0]
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	2201      	movs	r2, #1
 8007b34:	2101      	movs	r1, #1
 8007b36:	68f8      	ldr	r0, [r7, #12]
 8007b38:	f000 fa92 	bl	8008060 <SPI_WaitFlagStateUntilTimeout>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d008      	beq.n	8007b54 <HAL_SPI_Receive+0x28a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b46:	f043 0202 	orr.w	r2, r3, #2
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007b4e:	2303      	movs	r3, #3
 8007b50:	77fb      	strb	r3, [r7, #31]
      goto error;
 8007b52:	e04e      	b.n	8007bf2 <HAL_SPI_Receive+0x328>
    }

    /* Read CRC to Flush DR and RXNE flag */
    tmpreg = hspi->Instance->DR;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	68db      	ldr	r3, [r3, #12]
 8007b5a:	b29b      	uxth	r3, r3
 8007b5c:	82fb      	strh	r3, [r7, #22]
    /* To avoid GCC warning */
    UNUSED(tmpreg);
 8007b5e:	8afb      	ldrh	r3, [r7, #22]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007b68:	d111      	bne.n	8007b8e <HAL_SPI_Receive+0x2c4>
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	689b      	ldr	r3, [r3, #8]
 8007b6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b72:	d004      	beq.n	8007b7e <HAL_SPI_Receive+0x2b4>
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b7c:	d107      	bne.n	8007b8e <HAL_SPI_Receive+0x2c4>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b8c:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
    /* Check if CRC error occurred */
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	689b      	ldr	r3, [r3, #8]
 8007b94:	f003 0310 	and.w	r3, r3, #16
 8007b98:	2b10      	cmp	r3, #16
 8007b9a:	d122      	bne.n	8007be2 <HAL_SPI_Receive+0x318>
    {
      /* Check if CRC error is valid or not (workaround to be applied or not) */
      if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 8007b9c:	68f8      	ldr	r0, [r7, #12]
 8007b9e:	f000 fb4f 	bl	8008240 <SPI_ISCRCErrorValid>
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d117      	bne.n	8007bd8 <HAL_SPI_Receive+0x30e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bac:	f043 0202 	orr.w	r2, r3, #2
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	655a      	str	r2, [r3, #84]	; 0x54

        /* Reset CRC Calculation */
        SPI_RESET_CRC(hspi);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	6819      	ldr	r1, [r3, #0]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007bc2:	400b      	ands	r3, r1
 8007bc4:	6013      	str	r3, [r2, #0]
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	681a      	ldr	r2, [r3, #0]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007bd4:	601a      	str	r2, [r3, #0]
 8007bd6:	e004      	b.n	8007be2 <HAL_SPI_Receive+0x318>
      }
      else
      {
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007be0:	609a      	str	r2, [r3, #8]
      }
    }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d002      	beq.n	8007bf0 <HAL_SPI_Receive+0x326>
  {
    errorcode = HAL_ERROR;
 8007bea:	2301      	movs	r3, #1
 8007bec:	77fb      	strb	r3, [r7, #31]
 8007bee:	e000      	b.n	8007bf2 <HAL_SPI_Receive+0x328>
  }

error :
 8007bf0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007c02:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3720      	adds	r7, #32
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}

08007c0c <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b08e      	sub	sp, #56	; 0x38
 8007c10:	af02      	add	r7, sp, #8
 8007c12:	60f8      	str	r0, [r7, #12]
 8007c14:	60b9      	str	r1, [r7, #8]
 8007c16:	607a      	str	r2, [r7, #4]
 8007c18:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	627b      	str	r3, [r7, #36]	; 0x24
 8007c1e:	2300      	movs	r3, #0
 8007c20:	623b      	str	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
 8007c22:	2300      	movs	r3, #0
 8007c24:	837b      	strh	r3, [r7, #26]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8007c26:	2300      	movs	r3, #0
 8007c28:	61fb      	str	r3, [r7, #28]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	d101      	bne.n	8007c42 <HAL_SPI_TransmitReceive+0x36>
 8007c3e:	2302      	movs	r3, #2
 8007c40:	e20a      	b.n	8008058 <HAL_SPI_TransmitReceive+0x44c>
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	2201      	movs	r2, #1
 8007c46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c4a:	f7fd ff95 	bl	8005b78 <HAL_GetTick>
 8007c4e:	61f8      	str	r0, [r7, #28]
  
  tmp  = hspi->State;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	627b      	str	r3, [r7, #36]	; 0x24
  tmp1 = hspi->Init.Mode;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	623b      	str	r3, [r7, #32]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8007c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c62:	2b01      	cmp	r3, #1
 8007c64:	d00e      	beq.n	8007c84 <HAL_SPI_TransmitReceive+0x78>
 8007c66:	6a3b      	ldr	r3, [r7, #32]
 8007c68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c6c:	d106      	bne.n	8007c7c <HAL_SPI_TransmitReceive+0x70>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d102      	bne.n	8007c7c <HAL_SPI_TransmitReceive+0x70>
 8007c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c78:	2b04      	cmp	r3, #4
 8007c7a:	d003      	beq.n	8007c84 <HAL_SPI_TransmitReceive+0x78>
  {
    errorcode = HAL_BUSY;
 8007c7c:	2302      	movs	r3, #2
 8007c7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007c82:	e1df      	b.n	8008044 <HAL_SPI_TransmitReceive+0x438>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d005      	beq.n	8007c96 <HAL_SPI_TransmitReceive+0x8a>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d002      	beq.n	8007c96 <HAL_SPI_TransmitReceive+0x8a>
 8007c90:	887b      	ldrh	r3, [r7, #2]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d103      	bne.n	8007c9e <HAL_SPI_TransmitReceive+0x92>
  {
    errorcode = HAL_ERROR;
 8007c96:	2301      	movs	r3, #1
 8007c98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007c9c:	e1d2      	b.n	8008044 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ca4:	b2db      	uxtb	r3, r3
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d103      	bne.n	8007cb2 <HAL_SPI_TransmitReceive+0xa6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2205      	movs	r2, #5
 8007cae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	687a      	ldr	r2, [r7, #4]
 8007cbc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	887a      	ldrh	r2, [r7, #2]
 8007cc2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	887a      	ldrh	r2, [r7, #2]
 8007cc8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	68ba      	ldr	r2, [r7, #8]
 8007cce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	887a      	ldrh	r2, [r7, #2]
 8007cd4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	887a      	ldrh	r2, [r7, #2]
 8007cda:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007cf0:	d110      	bne.n	8007d14 <HAL_SPI_TransmitReceive+0x108>
  {
    SPI_RESET_CRC(hspi);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	6819      	ldr	r1, [r3, #0]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007d00:	400b      	ands	r3, r1
 8007d02:	6013      	str	r3, [r2, #0]
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d12:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d1e:	2b40      	cmp	r3, #64	; 0x40
 8007d20:	d007      	beq.n	8007d32 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	681a      	ldr	r2, [r3, #0]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d30:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	68db      	ldr	r3, [r3, #12]
 8007d36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d3a:	f040 8084 	bne.w	8007e46 <HAL_SPI_TransmitReceive+0x23a>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	685b      	ldr	r3, [r3, #4]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d004      	beq.n	8007d50 <HAL_SPI_TransmitReceive+0x144>
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d4a:	b29b      	uxth	r3, r3
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d16f      	bne.n	8007e30 <HAL_SPI_TransmitReceive+0x224>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	881a      	ldrh	r2, [r3, #0]
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	3302      	adds	r3, #2
 8007d5e:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	3b01      	subs	r3, #1
 8007d68:	b29a      	uxth	r2, r3
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d6e:	e05f      	b.n	8007e30 <HAL_SPI_TransmitReceive+0x224>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8007d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d02e      	beq.n	8007dd4 <HAL_SPI_TransmitReceive+0x1c8>
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d7a:	b29b      	uxth	r3, r3
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d029      	beq.n	8007dd4 <HAL_SPI_TransmitReceive+0x1c8>
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	f003 0302 	and.w	r3, r3, #2
 8007d8a:	2b02      	cmp	r3, #2
 8007d8c:	d122      	bne.n	8007dd4 <HAL_SPI_TransmitReceive+0x1c8>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8007d8e:	68bb      	ldr	r3, [r7, #8]
 8007d90:	881a      	ldrh	r2, [r3, #0]
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	3302      	adds	r3, #2
 8007d9c:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007da2:	b29b      	uxth	r3, r3
 8007da4:	3b01      	subs	r3, #1
 8007da6:	b29a      	uxth	r2, r3
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8007dac:	2300      	movs	r3, #0
 8007dae:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d10c      	bne.n	8007dd4 <HAL_SPI_TransmitReceive+0x1c8>
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dc2:	d107      	bne.n	8007dd4 <HAL_SPI_TransmitReceive+0x1c8>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	681a      	ldr	r2, [r3, #0]
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007dd2:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dd8:	b29b      	uxth	r3, r3
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d018      	beq.n	8007e10 <HAL_SPI_TransmitReceive+0x204>
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	689b      	ldr	r3, [r3, #8]
 8007de4:	f003 0301 	and.w	r3, r3, #1
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d111      	bne.n	8007e10 <HAL_SPI_TransmitReceive+0x204>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	68db      	ldr	r3, [r3, #12]
 8007df2:	b29a      	uxth	r2, r3
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	3302      	adds	r3, #2
 8007dfc:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e02:	b29b      	uxth	r3, r3
 8007e04:	3b01      	subs	r3, #1
 8007e06:	b29a      	uxth	r2, r3
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8007e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e16:	d00b      	beq.n	8007e30 <HAL_SPI_TransmitReceive+0x224>
 8007e18:	f7fd feae 	bl	8005b78 <HAL_GetTick>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	69fb      	ldr	r3, [r7, #28]
 8007e20:	1ad3      	subs	r3, r2, r3
 8007e22:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d803      	bhi.n	8007e30 <HAL_SPI_TransmitReceive+0x224>
      {
        errorcode = HAL_TIMEOUT;
 8007e28:	2303      	movs	r3, #3
 8007e2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007e2e:	e109      	b.n	8008044 <HAL_SPI_TransmitReceive+0x438>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e34:	b29b      	uxth	r3, r3
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d19a      	bne.n	8007d70 <HAL_SPI_TransmitReceive+0x164>
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d195      	bne.n	8007d70 <HAL_SPI_TransmitReceive+0x164>
 8007e44:	e082      	b.n	8007f4c <HAL_SPI_TransmitReceive+0x340>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d004      	beq.n	8007e58 <HAL_SPI_TransmitReceive+0x24c>
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e52:	b29b      	uxth	r3, r3
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	d16f      	bne.n	8007f38 <HAL_SPI_TransmitReceive+0x32c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	330c      	adds	r3, #12
 8007e5e:	68ba      	ldr	r2, [r7, #8]
 8007e60:	7812      	ldrb	r2, [r2, #0]
 8007e62:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	3301      	adds	r3, #1
 8007e68:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e6e:	b29b      	uxth	r3, r3
 8007e70:	3b01      	subs	r3, #1
 8007e72:	b29a      	uxth	r2, r3
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e78:	e05e      	b.n	8007f38 <HAL_SPI_TransmitReceive+0x32c>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8007e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d02e      	beq.n	8007ede <HAL_SPI_TransmitReceive+0x2d2>
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d029      	beq.n	8007ede <HAL_SPI_TransmitReceive+0x2d2>
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	689b      	ldr	r3, [r3, #8]
 8007e90:	f003 0302 	and.w	r3, r3, #2
 8007e94:	2b02      	cmp	r3, #2
 8007e96:	d122      	bne.n	8007ede <HAL_SPI_TransmitReceive+0x2d2>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	1c5a      	adds	r2, r3, #1
 8007e9c:	60ba      	str	r2, [r7, #8]
 8007e9e:	68fa      	ldr	r2, [r7, #12]
 8007ea0:	6812      	ldr	r2, [r2, #0]
 8007ea2:	320c      	adds	r2, #12
 8007ea4:	781b      	ldrb	r3, [r3, #0]
 8007ea6:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	3b01      	subs	r3, #1
 8007eb0:	b29a      	uxth	r2, r3
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d10c      	bne.n	8007ede <HAL_SPI_TransmitReceive+0x2d2>
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ec8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ecc:	d107      	bne.n	8007ede <HAL_SPI_TransmitReceive+0x2d2>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	681a      	ldr	r2, [r3, #0]
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007edc:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ee2:	b29b      	uxth	r3, r3
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d017      	beq.n	8007f18 <HAL_SPI_TransmitReceive+0x30c>
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	689b      	ldr	r3, [r3, #8]
 8007eee:	f003 0301 	and.w	r3, r3, #1
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d110      	bne.n	8007f18 <HAL_SPI_TransmitReceive+0x30c>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	68d9      	ldr	r1, [r3, #12]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	1c5a      	adds	r2, r3, #1
 8007f00:	607a      	str	r2, [r7, #4]
 8007f02:	b2ca      	uxtb	r2, r1
 8007f04:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	3b01      	subs	r3, #1
 8007f0e:	b29a      	uxth	r2, r3
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8007f14:	2301      	movs	r3, #1
 8007f16:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8007f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f1e:	d00b      	beq.n	8007f38 <HAL_SPI_TransmitReceive+0x32c>
 8007f20:	f7fd fe2a 	bl	8005b78 <HAL_GetTick>
 8007f24:	4602      	mov	r2, r0
 8007f26:	69fb      	ldr	r3, [r7, #28]
 8007f28:	1ad3      	subs	r3, r2, r3
 8007f2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f2c:	429a      	cmp	r2, r3
 8007f2e:	d803      	bhi.n	8007f38 <HAL_SPI_TransmitReceive+0x32c>
      {
        errorcode = HAL_TIMEOUT;
 8007f30:	2303      	movs	r3, #3
 8007f32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007f36:	e085      	b.n	8008044 <HAL_SPI_TransmitReceive+0x438>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f3c:	b29b      	uxth	r3, r3
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d19b      	bne.n	8007e7a <HAL_SPI_TransmitReceive+0x26e>
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d196      	bne.n	8007e7a <HAL_SPI_TransmitReceive+0x26e>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f54:	d11a      	bne.n	8007f8c <HAL_SPI_TransmitReceive+0x380>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007f56:	69fb      	ldr	r3, [r7, #28]
 8007f58:	9300      	str	r3, [sp, #0]
 8007f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f5c:	2201      	movs	r2, #1
 8007f5e:	2101      	movs	r1, #1
 8007f60:	68f8      	ldr	r0, [r7, #12]
 8007f62:	f000 f87d 	bl	8008060 <SPI_WaitFlagStateUntilTimeout>
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d009      	beq.n	8007f80 <HAL_SPI_TransmitReceive+0x374>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f70:	f043 0202 	orr.w	r2, r3, #2
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007f78:	2303      	movs	r3, #3
 8007f7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 8007f7e:	e061      	b.n	8008044 <HAL_SPI_TransmitReceive+0x438>
    }
    /* Read CRC */
    tmpreg1 = hspi->Instance->DR;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	68db      	ldr	r3, [r3, #12]
 8007f86:	b29b      	uxth	r3, r3
 8007f88:	837b      	strh	r3, [r7, #26]
    /* To avoid GCC warning */
    UNUSED(tmpreg1);
 8007f8a:	8b7b      	ldrh	r3, [r7, #26]
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	689b      	ldr	r3, [r3, #8]
 8007f92:	f003 0310 	and.w	r3, r3, #16
 8007f96:	2b10      	cmp	r3, #16
 8007f98:	d125      	bne.n	8007fe6 <HAL_SPI_TransmitReceive+0x3da>
  {
    /* Check if CRC error is valid or not (workaround to be applied or not) */
    if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 8007f9a:	68f8      	ldr	r0, [r7, #12]
 8007f9c:	f000 f950 	bl	8008240 <SPI_ISCRCErrorValid>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d11a      	bne.n	8007fdc <HAL_SPI_TransmitReceive+0x3d0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007faa:	f043 0202 	orr.w	r2, r3, #2
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Reset CRC Calculation */
      SPI_RESET_CRC(hspi);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	6819      	ldr	r1, [r3, #0]
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681a      	ldr	r2, [r3, #0]
 8007fbc:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007fc0:	400b      	ands	r3, r1
 8007fc2:	6013      	str	r3, [r2, #0]
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007fd2:	601a      	str	r2, [r3, #0]

   	  errorcode = HAL_ERROR;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fda:	e004      	b.n	8007fe6 <HAL_SPI_TransmitReceive+0x3da>
    }
    else
    {
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007fe4:	609a      	str	r2, [r3, #8]
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8007fe6:	69fb      	ldr	r3, [r7, #28]
 8007fe8:	9300      	str	r3, [sp, #0]
 8007fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fec:	2201      	movs	r2, #1
 8007fee:	2102      	movs	r1, #2
 8007ff0:	68f8      	ldr	r0, [r7, #12]
 8007ff2:	f000 f835 	bl	8008060 <SPI_WaitFlagStateUntilTimeout>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d003      	beq.n	8008004 <HAL_SPI_TransmitReceive+0x3f8>
  {
    errorcode = HAL_TIMEOUT;
 8007ffc:	2303      	movs	r3, #3
 8007ffe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008002:	e01f      	b.n	8008044 <HAL_SPI_TransmitReceive+0x438>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8008004:	69fa      	ldr	r2, [r7, #28]
 8008006:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008008:	68f8      	ldr	r0, [r7, #12]
 800800a:	f000 f892 	bl	8008132 <SPI_CheckFlag_BSY>
 800800e:	4603      	mov	r3, r0
 8008010:	2b00      	cmp	r3, #0
 8008012:	d006      	beq.n	8008022 <HAL_SPI_TransmitReceive+0x416>
  {
    errorcode = HAL_ERROR;
 8008014:	2301      	movs	r3, #1
 8008016:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	2220      	movs	r2, #32
 800801e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008020:	e010      	b.n	8008044 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	689b      	ldr	r3, [r3, #8]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d10b      	bne.n	8008042 <HAL_SPI_TransmitReceive+0x436>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800802a:	2300      	movs	r3, #0
 800802c:	617b      	str	r3, [r7, #20]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	68db      	ldr	r3, [r3, #12]
 8008034:	617b      	str	r3, [r7, #20]
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	617b      	str	r3, [r7, #20]
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	e000      	b.n	8008044 <HAL_SPI_TransmitReceive+0x438>
  }
  
error :
 8008042:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2201      	movs	r2, #1
 8008048:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	2200      	movs	r2, #0
 8008050:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008054:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008058:	4618      	mov	r0, r3
 800805a:	3730      	adds	r7, #48	; 0x30
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}

08008060 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b084      	sub	sp, #16
 8008064:	af00      	add	r7, sp, #0
 8008066:	60f8      	str	r0, [r7, #12]
 8008068:	60b9      	str	r1, [r7, #8]
 800806a:	607a      	str	r2, [r7, #4]
 800806c:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800806e:	e04d      	b.n	800810c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008076:	d049      	beq.n	800810c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d007      	beq.n	800808e <SPI_WaitFlagStateUntilTimeout+0x2e>
 800807e:	f7fd fd7b 	bl	8005b78 <HAL_GetTick>
 8008082:	4602      	mov	r2, r0
 8008084:	69bb      	ldr	r3, [r7, #24]
 8008086:	1ad3      	subs	r3, r2, r3
 8008088:	683a      	ldr	r2, [r7, #0]
 800808a:	429a      	cmp	r2, r3
 800808c:	d83e      	bhi.n	800810c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	685a      	ldr	r2, [r3, #4]
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800809c:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080a6:	d111      	bne.n	80080cc <SPI_WaitFlagStateUntilTimeout+0x6c>
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	689b      	ldr	r3, [r3, #8]
 80080ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080b0:	d004      	beq.n	80080bc <SPI_WaitFlagStateUntilTimeout+0x5c>
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080ba:	d107      	bne.n	80080cc <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681a      	ldr	r2, [r3, #0]
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080d4:	d110      	bne.n	80080f8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	6819      	ldr	r1, [r3, #0]
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681a      	ldr	r2, [r3, #0]
 80080e0:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80080e4:	400b      	ands	r3, r1
 80080e6:	6013      	str	r3, [r2, #0]
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	681a      	ldr	r2, [r3, #0]
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80080f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	2201      	movs	r2, #1
 80080fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	2200      	movs	r2, #0
 8008104:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008108:	2303      	movs	r3, #3
 800810a:	e00e      	b.n	800812a <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	689a      	ldr	r2, [r3, #8]
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	4013      	ands	r3, r2
 8008116:	68ba      	ldr	r2, [r7, #8]
 8008118:	429a      	cmp	r2, r3
 800811a:	d101      	bne.n	8008120 <SPI_WaitFlagStateUntilTimeout+0xc0>
 800811c:	2201      	movs	r2, #1
 800811e:	e000      	b.n	8008122 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8008120:	2200      	movs	r2, #0
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	429a      	cmp	r2, r3
 8008126:	d1a3      	bne.n	8008070 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8008128:	2300      	movs	r3, #0
}
 800812a:	4618      	mov	r0, r3
 800812c:	3710      	adds	r7, #16
 800812e:	46bd      	mov	sp, r7
 8008130:	bd80      	pop	{r7, pc}

08008132 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008132:	b580      	push	{r7, lr}
 8008134:	b086      	sub	sp, #24
 8008136:	af02      	add	r7, sp, #8
 8008138:	60f8      	str	r0, [r7, #12]
 800813a:	60b9      	str	r1, [r7, #8]
 800813c:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	9300      	str	r3, [sp, #0]
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	2200      	movs	r2, #0
 8008146:	2180      	movs	r1, #128	; 0x80
 8008148:	68f8      	ldr	r0, [r7, #12]
 800814a:	f7ff ff89 	bl	8008060 <SPI_WaitFlagStateUntilTimeout>
 800814e:	4603      	mov	r3, r0
 8008150:	2b00      	cmp	r3, #0
 8008152:	d007      	beq.n	8008164 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008158:	f043 0220 	orr.w	r2, r3, #32
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8008160:	2303      	movs	r3, #3
 8008162:	e000      	b.n	8008166 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8008164:	2300      	movs	r3, #0
}
 8008166:	4618      	mov	r0, r3
 8008168:	3710      	adds	r7, #16
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}
	...

08008170 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b082      	sub	sp, #8
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d101      	bne.n	8008182 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800817e:	2301      	movs	r3, #1
 8008180:	e057      	b.n	8008232 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008188:	b2db      	uxtb	r3, r3
 800818a:	2b00      	cmp	r3, #0
 800818c:	d102      	bne.n	8008194 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f7ff fa32 	bl	80075f8 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2202      	movs	r2, #2
 8008198:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	681a      	ldr	r2, [r3, #0]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80081aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	685a      	ldr	r2, [r3, #4]
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	689b      	ldr	r3, [r3, #8]
 80081b4:	431a      	orrs	r2, r3
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	68db      	ldr	r3, [r3, #12]
 80081ba:	431a      	orrs	r2, r3
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	691b      	ldr	r3, [r3, #16]
 80081c0:	431a      	orrs	r2, r3
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	695b      	ldr	r3, [r3, #20]
 80081c6:	431a      	orrs	r2, r3
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	699b      	ldr	r3, [r3, #24]
 80081cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80081d0:	431a      	orrs	r2, r3
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	69db      	ldr	r3, [r3, #28]
 80081d6:	431a      	orrs	r2, r3
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6a1b      	ldr	r3, [r3, #32]
 80081dc:	ea42 0103 	orr.w	r1, r2, r3
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	430a      	orrs	r2, r1
 80081ea:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	699b      	ldr	r3, [r3, #24]
 80081f0:	0c1b      	lsrs	r3, r3, #16
 80081f2:	f003 0104 	and.w	r1, r3, #4
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	430a      	orrs	r2, r1
 8008200:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	687a      	ldr	r2, [r7, #4]
 8008208:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800820a:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	69da      	ldr	r2, [r3, #28]
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800821a:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 800821c:	4b07      	ldr	r3, [pc, #28]	; (800823c <HAL_SPI_Init+0xcc>)
 800821e:	2200      	movs	r2, #0
 8008220:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2200      	movs	r2, #0
 8008226:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2201      	movs	r2, #1
 800822c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8008230:	2300      	movs	r3, #0
}
 8008232:	4618      	mov	r0, r3
 8008234:	3708      	adds	r7, #8
 8008236:	46bd      	mov	sp, r7
 8008238:	bd80      	pop	{r7, pc}
 800823a:	bf00      	nop
 800823c:	200027e8 	.word	0x200027e8

08008240 <SPI_ISCRCErrorValid>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval CRC error validity (SPI_INVALID_CRC_ERROR or SPI_VALID_CRC_ERROR).  
*/
uint8_t SPI_ISCRCErrorValid(SPI_HandleTypeDef *hspi)
{
 8008240:	b480      	push	{r7}
 8008242:	b083      	sub	sp, #12
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
  return (SPI_VALID_CRC_ERROR);
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);

  return (SPI_VALID_CRC_ERROR);
 8008248:	2301      	movs	r3, #1
#endif
}
 800824a:	4618      	mov	r0, r3
 800824c:	370c      	adds	r7, #12
 800824e:	46bd      	mov	sp, r7
 8008250:	bc80      	pop	{r7}
 8008252:	4770      	bx	lr

08008254 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b082      	sub	sp, #8
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d101      	bne.n	8008266 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008262:	2301      	movs	r3, #1
 8008264:	e01d      	b.n	80082a2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800826c:	b2db      	uxtb	r3, r3
 800826e:	2b00      	cmp	r3, #0
 8008270:	d106      	bne.n	8008280 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2200      	movs	r2, #0
 8008276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f000 f815 	bl	80082aa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2202      	movs	r2, #2
 8008284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	3304      	adds	r3, #4
 8008290:	4619      	mov	r1, r3
 8008292:	4610      	mov	r0, r2
 8008294:	f000 f85c 	bl	8008350 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2201      	movs	r2, #1
 800829c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80082a0:	2300      	movs	r3, #0
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3708      	adds	r7, #8
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}

080082aa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80082aa:	b480      	push	{r7}
 80082ac:	b083      	sub	sp, #12
 80082ae:	af00      	add	r7, sp, #0
 80082b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80082b2:	bf00      	nop
 80082b4:	370c      	adds	r7, #12
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bc80      	pop	{r7}
 80082ba:	4770      	bx	lr

080082bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	68da      	ldr	r2, [r3, #12]
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f042 0201 	orr.w	r2, r2, #1
 80082d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	689b      	ldr	r3, [r3, #8]
 80082da:	f003 0307 	and.w	r3, r3, #7
 80082de:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	2b06      	cmp	r3, #6
 80082e4:	d007      	beq.n	80082f6 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	681a      	ldr	r2, [r3, #0]
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f042 0201 	orr.w	r2, r2, #1
 80082f4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082f6:	2300      	movs	r3, #0
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3714      	adds	r7, #20
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bc80      	pop	{r7}
 8008300:	4770      	bx	lr

08008302 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8008302:	b480      	push	{r7}
 8008304:	b083      	sub	sp, #12
 8008306:	af00      	add	r7, sp, #0
 8008308:	6078      	str	r0, [r7, #4]
 800830a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008312:	2b01      	cmp	r3, #1
 8008314:	d101      	bne.n	800831a <HAL_TIM_GenerateEvent+0x18>
 8008316:	2302      	movs	r3, #2
 8008318:	e014      	b.n	8008344 <HAL_TIM_GenerateEvent+0x42>
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2201      	movs	r2, #1
 800831e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2202      	movs	r2, #2
 8008326:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	683a      	ldr	r2, [r7, #0]
 8008330:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2201      	movs	r2, #1
 8008336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8008342:	2300      	movs	r3, #0
}
 8008344:	4618      	mov	r0, r3
 8008346:	370c      	adds	r7, #12
 8008348:	46bd      	mov	sp, r7
 800834a:	bc80      	pop	{r7}
 800834c:	4770      	bx	lr
	...

08008350 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008350:	b480      	push	{r7}
 8008352:	b085      	sub	sp, #20
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
 8008358:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	4a29      	ldr	r2, [pc, #164]	; (8008408 <TIM_Base_SetConfig+0xb8>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d00b      	beq.n	8008380 <TIM_Base_SetConfig+0x30>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800836e:	d007      	beq.n	8008380 <TIM_Base_SetConfig+0x30>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	4a26      	ldr	r2, [pc, #152]	; (800840c <TIM_Base_SetConfig+0xbc>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d003      	beq.n	8008380 <TIM_Base_SetConfig+0x30>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	4a25      	ldr	r2, [pc, #148]	; (8008410 <TIM_Base_SetConfig+0xc0>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d108      	bne.n	8008392 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008386:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	68fa      	ldr	r2, [r7, #12]
 800838e:	4313      	orrs	r3, r2
 8008390:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	4a1c      	ldr	r2, [pc, #112]	; (8008408 <TIM_Base_SetConfig+0xb8>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d00b      	beq.n	80083b2 <TIM_Base_SetConfig+0x62>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083a0:	d007      	beq.n	80083b2 <TIM_Base_SetConfig+0x62>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	4a19      	ldr	r2, [pc, #100]	; (800840c <TIM_Base_SetConfig+0xbc>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d003      	beq.n	80083b2 <TIM_Base_SetConfig+0x62>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	4a18      	ldr	r2, [pc, #96]	; (8008410 <TIM_Base_SetConfig+0xc0>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d108      	bne.n	80083c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80083b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	68db      	ldr	r3, [r3, #12]
 80083be:	68fa      	ldr	r2, [r7, #12]
 80083c0:	4313      	orrs	r3, r2
 80083c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	695b      	ldr	r3, [r3, #20]
 80083ce:	4313      	orrs	r3, r2
 80083d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	68fa      	ldr	r2, [r7, #12]
 80083d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	689a      	ldr	r2, [r3, #8]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	681a      	ldr	r2, [r3, #0]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	4a07      	ldr	r2, [pc, #28]	; (8008408 <TIM_Base_SetConfig+0xb8>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d103      	bne.n	80083f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	691a      	ldr	r2, [r3, #16]
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2201      	movs	r2, #1
 80083fc:	615a      	str	r2, [r3, #20]
}
 80083fe:	bf00      	nop
 8008400:	3714      	adds	r7, #20
 8008402:	46bd      	mov	sp, r7
 8008404:	bc80      	pop	{r7}
 8008406:	4770      	bx	lr
 8008408:	40012c00 	.word	0x40012c00
 800840c:	40000400 	.word	0x40000400
 8008410:	40000800 	.word	0x40000800

08008414 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008414:	b480      	push	{r7}
 8008416:	b085      	sub	sp, #20
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
 800841c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008424:	2b01      	cmp	r3, #1
 8008426:	d101      	bne.n	800842c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008428:	2302      	movs	r3, #2
 800842a:	e032      	b.n	8008492 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2201      	movs	r2, #1
 8008430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2202      	movs	r2, #2
 8008438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008452:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	68fa      	ldr	r2, [r7, #12]
 800845a:	4313      	orrs	r3, r2
 800845c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008464:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	68ba      	ldr	r2, [r7, #8]
 800846c:	4313      	orrs	r3, r2
 800846e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	68fa      	ldr	r2, [r7, #12]
 8008476:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	68ba      	ldr	r2, [r7, #8]
 800847e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2201      	movs	r2, #1
 8008484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008490:	2300      	movs	r3, #0
}
 8008492:	4618      	mov	r0, r3
 8008494:	3714      	adds	r7, #20
 8008496:	46bd      	mov	sp, r7
 8008498:	bc80      	pop	{r7}
 800849a:	4770      	bx	lr

0800849c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b082      	sub	sp, #8
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d101      	bne.n	80084ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80084aa:	2301      	movs	r3, #1
 80084ac:	e03f      	b.n	800852e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d106      	bne.n	80084c8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2200      	movs	r2, #0
 80084be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f7fb ff5c 	bl	8004380 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2224      	movs	r2, #36	; 0x24
 80084cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	68da      	ldr	r2, [r3, #12]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80084de:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 fae3 	bl	8008aac <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	691a      	ldr	r2, [r3, #16]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80084f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	695a      	ldr	r2, [r3, #20]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008504:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	68da      	ldr	r2, [r3, #12]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008514:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2200      	movs	r2, #0
 800851a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2220      	movs	r2, #32
 8008520:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2220      	movs	r2, #32
 8008528:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800852c:	2300      	movs	r3, #0
}
 800852e:	4618      	mov	r0, r3
 8008530:	3708      	adds	r7, #8
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}

08008536 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008536:	b480      	push	{r7}
 8008538:	b085      	sub	sp, #20
 800853a:	af00      	add	r7, sp, #0
 800853c:	60f8      	str	r0, [r7, #12]
 800853e:	60b9      	str	r1, [r7, #8]
 8008540:	4613      	mov	r3, r2
 8008542:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800854a:	b2db      	uxtb	r3, r3
 800854c:	2b20      	cmp	r3, #32
 800854e:	d130      	bne.n	80085b2 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d002      	beq.n	800855c <HAL_UART_Transmit_IT+0x26>
 8008556:	88fb      	ldrh	r3, [r7, #6]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d101      	bne.n	8008560 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800855c:	2301      	movs	r3, #1
 800855e:	e029      	b.n	80085b4 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008566:	2b01      	cmp	r3, #1
 8008568:	d101      	bne.n	800856e <HAL_UART_Transmit_IT+0x38>
 800856a:	2302      	movs	r3, #2
 800856c:	e022      	b.n	80085b4 <HAL_UART_Transmit_IT+0x7e>
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	2201      	movs	r2, #1
 8008572:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	68ba      	ldr	r2, [r7, #8]
 800857a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	88fa      	ldrh	r2, [r7, #6]
 8008580:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	88fa      	ldrh	r2, [r7, #6]
 8008586:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2200      	movs	r2, #0
 800858c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2221      	movs	r2, #33	; 0x21
 8008592:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	2200      	movs	r2, #0
 800859a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	68da      	ldr	r2, [r3, #12]
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80085ac:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80085ae:	2300      	movs	r3, #0
 80085b0:	e000      	b.n	80085b4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80085b2:	2302      	movs	r3, #2
  }
}
 80085b4:	4618      	mov	r0, r3
 80085b6:	3714      	adds	r7, #20
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bc80      	pop	{r7}
 80085bc:	4770      	bx	lr

080085be <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085be:	b480      	push	{r7}
 80085c0:	b085      	sub	sp, #20
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	60f8      	str	r0, [r7, #12]
 80085c6:	60b9      	str	r1, [r7, #8]
 80085c8:	4613      	mov	r3, r2
 80085ca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	2b20      	cmp	r3, #32
 80085d6:	d140      	bne.n	800865a <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d002      	beq.n	80085e4 <HAL_UART_Receive_IT+0x26>
 80085de:	88fb      	ldrh	r3, [r7, #6]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d101      	bne.n	80085e8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80085e4:	2301      	movs	r3, #1
 80085e6:	e039      	b.n	800865c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80085ee:	2b01      	cmp	r3, #1
 80085f0:	d101      	bne.n	80085f6 <HAL_UART_Receive_IT+0x38>
 80085f2:	2302      	movs	r3, #2
 80085f4:	e032      	b.n	800865c <HAL_UART_Receive_IT+0x9e>
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2201      	movs	r2, #1
 80085fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	68ba      	ldr	r2, [r7, #8]
 8008602:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	88fa      	ldrh	r2, [r7, #6]
 8008608:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	88fa      	ldrh	r2, [r7, #6]
 800860e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2200      	movs	r2, #0
 8008614:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2222      	movs	r2, #34	; 0x22
 800861a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2200      	movs	r2, #0
 8008622:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	68da      	ldr	r2, [r3, #12]
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008634:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	695a      	ldr	r2, [r3, #20]
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f042 0201 	orr.w	r2, r2, #1
 8008644:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	68da      	ldr	r2, [r3, #12]
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f042 0220 	orr.w	r2, r2, #32
 8008654:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8008656:	2300      	movs	r3, #0
 8008658:	e000      	b.n	800865c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800865a:	2302      	movs	r3, #2
  }
}
 800865c:	4618      	mov	r0, r3
 800865e:	3714      	adds	r7, #20
 8008660:	46bd      	mov	sp, r7
 8008662:	bc80      	pop	{r7}
 8008664:	4770      	bx	lr
	...

08008668 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b088      	sub	sp, #32
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	68db      	ldr	r3, [r3, #12]
 800867e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	695b      	ldr	r3, [r3, #20]
 8008686:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8008688:	2300      	movs	r3, #0
 800868a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800868c:	2300      	movs	r3, #0
 800868e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008690:	69fb      	ldr	r3, [r7, #28]
 8008692:	f003 030f 	and.w	r3, r3, #15
 8008696:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8008698:	693b      	ldr	r3, [r7, #16]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d10d      	bne.n	80086ba <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800869e:	69fb      	ldr	r3, [r7, #28]
 80086a0:	f003 0320 	and.w	r3, r3, #32
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d008      	beq.n	80086ba <HAL_UART_IRQHandler+0x52>
 80086a8:	69bb      	ldr	r3, [r7, #24]
 80086aa:	f003 0320 	and.w	r3, r3, #32
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d003      	beq.n	80086ba <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f000 f979 	bl	80089aa <UART_Receive_IT>
      return;
 80086b8:	e0cb      	b.n	8008852 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80086ba:	693b      	ldr	r3, [r7, #16]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	f000 80ab 	beq.w	8008818 <HAL_UART_IRQHandler+0x1b0>
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	f003 0301 	and.w	r3, r3, #1
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d105      	bne.n	80086d8 <HAL_UART_IRQHandler+0x70>
 80086cc:	69bb      	ldr	r3, [r7, #24]
 80086ce:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	f000 80a0 	beq.w	8008818 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80086d8:	69fb      	ldr	r3, [r7, #28]
 80086da:	f003 0301 	and.w	r3, r3, #1
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d00a      	beq.n	80086f8 <HAL_UART_IRQHandler+0x90>
 80086e2:	69bb      	ldr	r3, [r7, #24]
 80086e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d005      	beq.n	80086f8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086f0:	f043 0201 	orr.w	r2, r3, #1
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	f003 0304 	and.w	r3, r3, #4
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d00a      	beq.n	8008718 <HAL_UART_IRQHandler+0xb0>
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	f003 0301 	and.w	r3, r3, #1
 8008708:	2b00      	cmp	r3, #0
 800870a:	d005      	beq.n	8008718 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008710:	f043 0202 	orr.w	r2, r3, #2
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008718:	69fb      	ldr	r3, [r7, #28]
 800871a:	f003 0302 	and.w	r3, r3, #2
 800871e:	2b00      	cmp	r3, #0
 8008720:	d00a      	beq.n	8008738 <HAL_UART_IRQHandler+0xd0>
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	f003 0301 	and.w	r3, r3, #1
 8008728:	2b00      	cmp	r3, #0
 800872a:	d005      	beq.n	8008738 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008730:	f043 0204 	orr.w	r2, r3, #4
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008738:	69fb      	ldr	r3, [r7, #28]
 800873a:	f003 0308 	and.w	r3, r3, #8
 800873e:	2b00      	cmp	r3, #0
 8008740:	d00a      	beq.n	8008758 <HAL_UART_IRQHandler+0xf0>
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	f003 0301 	and.w	r3, r3, #1
 8008748:	2b00      	cmp	r3, #0
 800874a:	d005      	beq.n	8008758 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008750:	f043 0208 	orr.w	r2, r3, #8
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800875c:	2b00      	cmp	r3, #0
 800875e:	d077      	beq.n	8008850 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008760:	69fb      	ldr	r3, [r7, #28]
 8008762:	f003 0320 	and.w	r3, r3, #32
 8008766:	2b00      	cmp	r3, #0
 8008768:	d007      	beq.n	800877a <HAL_UART_IRQHandler+0x112>
 800876a:	69bb      	ldr	r3, [r7, #24]
 800876c:	f003 0320 	and.w	r3, r3, #32
 8008770:	2b00      	cmp	r3, #0
 8008772:	d002      	beq.n	800877a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f000 f918 	bl	80089aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	695b      	ldr	r3, [r3, #20]
 8008780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008784:	2b00      	cmp	r3, #0
 8008786:	bf14      	ite	ne
 8008788:	2301      	movne	r3, #1
 800878a:	2300      	moveq	r3, #0
 800878c:	b2db      	uxtb	r3, r3
 800878e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008794:	f003 0308 	and.w	r3, r3, #8
 8008798:	2b00      	cmp	r3, #0
 800879a:	d102      	bne.n	80087a2 <HAL_UART_IRQHandler+0x13a>
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d031      	beq.n	8008806 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 f863 	bl	800886e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	695b      	ldr	r3, [r3, #20]
 80087ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d023      	beq.n	80087fe <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	695a      	ldr	r2, [r3, #20]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80087c4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d013      	beq.n	80087f6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087d2:	4a21      	ldr	r2, [pc, #132]	; (8008858 <HAL_UART_IRQHandler+0x1f0>)
 80087d4:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087da:	4618      	mov	r0, r3
 80087dc:	f7fd ff94 	bl	8006708 <HAL_DMA_Abort_IT>
 80087e0:	4603      	mov	r3, r0
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d016      	beq.n	8008814 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087ec:	687a      	ldr	r2, [r7, #4]
 80087ee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80087f0:	4610      	mov	r0, r2
 80087f2:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087f4:	e00e      	b.n	8008814 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f7fb fe9a 	bl	8004530 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087fc:	e00a      	b.n	8008814 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f7fb fe96 	bl	8004530 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008804:	e006      	b.n	8008814 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f7fb fe92 	bl	8004530 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2200      	movs	r2, #0
 8008810:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8008812:	e01d      	b.n	8008850 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008814:	bf00      	nop
    return;
 8008816:	e01b      	b.n	8008850 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008818:	69fb      	ldr	r3, [r7, #28]
 800881a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800881e:	2b00      	cmp	r3, #0
 8008820:	d008      	beq.n	8008834 <HAL_UART_IRQHandler+0x1cc>
 8008822:	69bb      	ldr	r3, [r7, #24]
 8008824:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008828:	2b00      	cmp	r3, #0
 800882a:	d003      	beq.n	8008834 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f000 f84f 	bl	80088d0 <UART_Transmit_IT>
    return;
 8008832:	e00e      	b.n	8008852 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008834:	69fb      	ldr	r3, [r7, #28]
 8008836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800883a:	2b00      	cmp	r3, #0
 800883c:	d009      	beq.n	8008852 <HAL_UART_IRQHandler+0x1ea>
 800883e:	69bb      	ldr	r3, [r7, #24]
 8008840:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008844:	2b00      	cmp	r3, #0
 8008846:	d004      	beq.n	8008852 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f000 f896 	bl	800897a <UART_EndTransmit_IT>
    return;
 800884e:	e000      	b.n	8008852 <HAL_UART_IRQHandler+0x1ea>
    return;
 8008850:	bf00      	nop
  }
}
 8008852:	3720      	adds	r7, #32
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}
 8008858:	080088a9 	.word	0x080088a9

0800885c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800885c:	b480      	push	{r7}
 800885e:	b083      	sub	sp, #12
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8008864:	bf00      	nop
 8008866:	370c      	adds	r7, #12
 8008868:	46bd      	mov	sp, r7
 800886a:	bc80      	pop	{r7}
 800886c:	4770      	bx	lr

0800886e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800886e:	b480      	push	{r7}
 8008870:	b083      	sub	sp, #12
 8008872:	af00      	add	r7, sp, #0
 8008874:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	68da      	ldr	r2, [r3, #12]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008884:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	695a      	ldr	r2, [r3, #20]
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f022 0201 	bic.w	r2, r2, #1
 8008894:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2220      	movs	r2, #32
 800889a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800889e:	bf00      	nop
 80088a0:	370c      	adds	r7, #12
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bc80      	pop	{r7}
 80088a6:	4770      	bx	lr

080088a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b084      	sub	sp, #16
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	2200      	movs	r2, #0
 80088ba:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	2200      	movs	r2, #0
 80088c0:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80088c2:	68f8      	ldr	r0, [r7, #12]
 80088c4:	f7fb fe34 	bl	8004530 <HAL_UART_ErrorCallback>
}
 80088c8:	bf00      	nop
 80088ca:	3710      	adds	r7, #16
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bd80      	pop	{r7, pc}

080088d0 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80088d0:	b480      	push	{r7}
 80088d2:	b085      	sub	sp, #20
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80088de:	b2db      	uxtb	r3, r3
 80088e0:	2b21      	cmp	r3, #33	; 0x21
 80088e2:	d144      	bne.n	800896e <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	689b      	ldr	r3, [r3, #8]
 80088e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088ec:	d11a      	bne.n	8008924 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6a1b      	ldr	r3, [r3, #32]
 80088f2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	881b      	ldrh	r3, [r3, #0]
 80088f8:	461a      	mov	r2, r3
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008902:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	691b      	ldr	r3, [r3, #16]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d105      	bne.n	8008918 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	6a1b      	ldr	r3, [r3, #32]
 8008910:	1c9a      	adds	r2, r3, #2
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	621a      	str	r2, [r3, #32]
 8008916:	e00e      	b.n	8008936 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6a1b      	ldr	r3, [r3, #32]
 800891c:	1c5a      	adds	r2, r3, #1
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	621a      	str	r2, [r3, #32]
 8008922:	e008      	b.n	8008936 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6a1b      	ldr	r3, [r3, #32]
 8008928:	1c59      	adds	r1, r3, #1
 800892a:	687a      	ldr	r2, [r7, #4]
 800892c:	6211      	str	r1, [r2, #32]
 800892e:	781a      	ldrb	r2, [r3, #0]
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800893a:	b29b      	uxth	r3, r3
 800893c:	3b01      	subs	r3, #1
 800893e:	b29b      	uxth	r3, r3
 8008940:	687a      	ldr	r2, [r7, #4]
 8008942:	4619      	mov	r1, r3
 8008944:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008946:	2b00      	cmp	r3, #0
 8008948:	d10f      	bne.n	800896a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	68da      	ldr	r2, [r3, #12]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008958:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	68da      	ldr	r2, [r3, #12]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008968:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800896a:	2300      	movs	r3, #0
 800896c:	e000      	b.n	8008970 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800896e:	2302      	movs	r3, #2
  }
}
 8008970:	4618      	mov	r0, r3
 8008972:	3714      	adds	r7, #20
 8008974:	46bd      	mov	sp, r7
 8008976:	bc80      	pop	{r7}
 8008978:	4770      	bx	lr

0800897a <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800897a:	b580      	push	{r7, lr}
 800897c:	b082      	sub	sp, #8
 800897e:	af00      	add	r7, sp, #0
 8008980:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	68da      	ldr	r2, [r3, #12]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008990:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2220      	movs	r2, #32
 8008996:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f7ff ff5e 	bl	800885c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80089a0:	2300      	movs	r3, #0
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3708      	adds	r7, #8
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}

080089aa <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80089aa:	b580      	push	{r7, lr}
 80089ac:	b084      	sub	sp, #16
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	2b22      	cmp	r3, #34	; 0x22
 80089bc:	d171      	bne.n	8008aa2 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	689b      	ldr	r3, [r3, #8]
 80089c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089c6:	d123      	bne.n	8008a10 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089cc:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	691b      	ldr	r3, [r3, #16]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d10e      	bne.n	80089f4 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	b29b      	uxth	r3, r3
 80089de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089e2:	b29a      	uxth	r2, r3
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089ec:	1c9a      	adds	r2, r3, #2
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	629a      	str	r2, [r3, #40]	; 0x28
 80089f2:	e029      	b.n	8008a48 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	b29b      	uxth	r3, r3
 80089fc:	b2db      	uxtb	r3, r3
 80089fe:	b29a      	uxth	r2, r3
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a08:	1c5a      	adds	r2, r3, #1
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	629a      	str	r2, [r3, #40]	; 0x28
 8008a0e:	e01b      	b.n	8008a48 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	691b      	ldr	r3, [r3, #16]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d10a      	bne.n	8008a2e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	6858      	ldr	r0, [r3, #4]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a22:	1c59      	adds	r1, r3, #1
 8008a24:	687a      	ldr	r2, [r7, #4]
 8008a26:	6291      	str	r1, [r2, #40]	; 0x28
 8008a28:	b2c2      	uxtb	r2, r0
 8008a2a:	701a      	strb	r2, [r3, #0]
 8008a2c:	e00c      	b.n	8008a48 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	b2da      	uxtb	r2, r3
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a3a:	1c58      	adds	r0, r3, #1
 8008a3c:	6879      	ldr	r1, [r7, #4]
 8008a3e:	6288      	str	r0, [r1, #40]	; 0x28
 8008a40:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008a44:	b2d2      	uxtb	r2, r2
 8008a46:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a4c:	b29b      	uxth	r3, r3
 8008a4e:	3b01      	subs	r3, #1
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	687a      	ldr	r2, [r7, #4]
 8008a54:	4619      	mov	r1, r3
 8008a56:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d120      	bne.n	8008a9e <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	68da      	ldr	r2, [r3, #12]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f022 0220 	bic.w	r2, r2, #32
 8008a6a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	68da      	ldr	r2, [r3, #12]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008a7a:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	695a      	ldr	r2, [r3, #20]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f022 0201 	bic.w	r2, r2, #1
 8008a8a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2220      	movs	r2, #32
 8008a90:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f7fb fc21 	bl	80042dc <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	e002      	b.n	8008aa4 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	e000      	b.n	8008aa4 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8008aa2:	2302      	movs	r3, #2
  }
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3710      	adds	r7, #16
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008aac:	b5b0      	push	{r4, r5, r7, lr}
 8008aae:	b084      	sub	sp, #16
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	691b      	ldr	r3, [r3, #16]
 8008abe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	68da      	ldr	r2, [r3, #12]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	430a      	orrs	r2, r1
 8008acc:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	689a      	ldr	r2, [r3, #8]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	691b      	ldr	r3, [r3, #16]
 8008ad6:	431a      	orrs	r2, r3
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	695b      	ldr	r3, [r3, #20]
 8008adc:	4313      	orrs	r3, r2
 8008ade:	68fa      	ldr	r2, [r7, #12]
 8008ae0:	4313      	orrs	r3, r2
 8008ae2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	68db      	ldr	r3, [r3, #12]
 8008aea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008aee:	f023 030c 	bic.w	r3, r3, #12
 8008af2:	687a      	ldr	r2, [r7, #4]
 8008af4:	6812      	ldr	r2, [r2, #0]
 8008af6:	68f9      	ldr	r1, [r7, #12]
 8008af8:	430b      	orrs	r3, r1
 8008afa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	695b      	ldr	r3, [r3, #20]
 8008b02:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	699a      	ldr	r2, [r3, #24]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	430a      	orrs	r2, r1
 8008b10:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	4a6f      	ldr	r2, [pc, #444]	; (8008cd4 <UART_SetConfig+0x228>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d16b      	bne.n	8008bf4 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008b1c:	f7fe fd3a 	bl	8007594 <HAL_RCC_GetPCLK2Freq>
 8008b20:	4602      	mov	r2, r0
 8008b22:	4613      	mov	r3, r2
 8008b24:	009b      	lsls	r3, r3, #2
 8008b26:	4413      	add	r3, r2
 8008b28:	009a      	lsls	r2, r3, #2
 8008b2a:	441a      	add	r2, r3
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	685b      	ldr	r3, [r3, #4]
 8008b30:	009b      	lsls	r3, r3, #2
 8008b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b36:	4a68      	ldr	r2, [pc, #416]	; (8008cd8 <UART_SetConfig+0x22c>)
 8008b38:	fba2 2303 	umull	r2, r3, r2, r3
 8008b3c:	095b      	lsrs	r3, r3, #5
 8008b3e:	011c      	lsls	r4, r3, #4
 8008b40:	f7fe fd28 	bl	8007594 <HAL_RCC_GetPCLK2Freq>
 8008b44:	4602      	mov	r2, r0
 8008b46:	4613      	mov	r3, r2
 8008b48:	009b      	lsls	r3, r3, #2
 8008b4a:	4413      	add	r3, r2
 8008b4c:	009a      	lsls	r2, r3, #2
 8008b4e:	441a      	add	r2, r3
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	009b      	lsls	r3, r3, #2
 8008b56:	fbb2 f5f3 	udiv	r5, r2, r3
 8008b5a:	f7fe fd1b 	bl	8007594 <HAL_RCC_GetPCLK2Freq>
 8008b5e:	4602      	mov	r2, r0
 8008b60:	4613      	mov	r3, r2
 8008b62:	009b      	lsls	r3, r3, #2
 8008b64:	4413      	add	r3, r2
 8008b66:	009a      	lsls	r2, r3, #2
 8008b68:	441a      	add	r2, r3
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	685b      	ldr	r3, [r3, #4]
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b74:	4a58      	ldr	r2, [pc, #352]	; (8008cd8 <UART_SetConfig+0x22c>)
 8008b76:	fba2 2303 	umull	r2, r3, r2, r3
 8008b7a:	095b      	lsrs	r3, r3, #5
 8008b7c:	2264      	movs	r2, #100	; 0x64
 8008b7e:	fb02 f303 	mul.w	r3, r2, r3
 8008b82:	1aeb      	subs	r3, r5, r3
 8008b84:	011b      	lsls	r3, r3, #4
 8008b86:	3332      	adds	r3, #50	; 0x32
 8008b88:	4a53      	ldr	r2, [pc, #332]	; (8008cd8 <UART_SetConfig+0x22c>)
 8008b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8008b8e:	095b      	lsrs	r3, r3, #5
 8008b90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008b94:	441c      	add	r4, r3
 8008b96:	f7fe fcfd 	bl	8007594 <HAL_RCC_GetPCLK2Freq>
 8008b9a:	4602      	mov	r2, r0
 8008b9c:	4613      	mov	r3, r2
 8008b9e:	009b      	lsls	r3, r3, #2
 8008ba0:	4413      	add	r3, r2
 8008ba2:	009a      	lsls	r2, r3, #2
 8008ba4:	441a      	add	r2, r3
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	fbb2 f5f3 	udiv	r5, r2, r3
 8008bb0:	f7fe fcf0 	bl	8007594 <HAL_RCC_GetPCLK2Freq>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	4613      	mov	r3, r2
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	4413      	add	r3, r2
 8008bbc:	009a      	lsls	r2, r3, #2
 8008bbe:	441a      	add	r2, r3
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	009b      	lsls	r3, r3, #2
 8008bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bca:	4a43      	ldr	r2, [pc, #268]	; (8008cd8 <UART_SetConfig+0x22c>)
 8008bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8008bd0:	095b      	lsrs	r3, r3, #5
 8008bd2:	2264      	movs	r2, #100	; 0x64
 8008bd4:	fb02 f303 	mul.w	r3, r2, r3
 8008bd8:	1aeb      	subs	r3, r5, r3
 8008bda:	011b      	lsls	r3, r3, #4
 8008bdc:	3332      	adds	r3, #50	; 0x32
 8008bde:	4a3e      	ldr	r2, [pc, #248]	; (8008cd8 <UART_SetConfig+0x22c>)
 8008be0:	fba2 2303 	umull	r2, r3, r2, r3
 8008be4:	095b      	lsrs	r3, r3, #5
 8008be6:	f003 020f 	and.w	r2, r3, #15
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	4422      	add	r2, r4
 8008bf0:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8008bf2:	e06a      	b.n	8008cca <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8008bf4:	f7fe fcba 	bl	800756c <HAL_RCC_GetPCLK1Freq>
 8008bf8:	4602      	mov	r2, r0
 8008bfa:	4613      	mov	r3, r2
 8008bfc:	009b      	lsls	r3, r3, #2
 8008bfe:	4413      	add	r3, r2
 8008c00:	009a      	lsls	r2, r3, #2
 8008c02:	441a      	add	r2, r3
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	009b      	lsls	r3, r3, #2
 8008c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c0e:	4a32      	ldr	r2, [pc, #200]	; (8008cd8 <UART_SetConfig+0x22c>)
 8008c10:	fba2 2303 	umull	r2, r3, r2, r3
 8008c14:	095b      	lsrs	r3, r3, #5
 8008c16:	011c      	lsls	r4, r3, #4
 8008c18:	f7fe fca8 	bl	800756c <HAL_RCC_GetPCLK1Freq>
 8008c1c:	4602      	mov	r2, r0
 8008c1e:	4613      	mov	r3, r2
 8008c20:	009b      	lsls	r3, r3, #2
 8008c22:	4413      	add	r3, r2
 8008c24:	009a      	lsls	r2, r3, #2
 8008c26:	441a      	add	r2, r3
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	685b      	ldr	r3, [r3, #4]
 8008c2c:	009b      	lsls	r3, r3, #2
 8008c2e:	fbb2 f5f3 	udiv	r5, r2, r3
 8008c32:	f7fe fc9b 	bl	800756c <HAL_RCC_GetPCLK1Freq>
 8008c36:	4602      	mov	r2, r0
 8008c38:	4613      	mov	r3, r2
 8008c3a:	009b      	lsls	r3, r3, #2
 8008c3c:	4413      	add	r3, r2
 8008c3e:	009a      	lsls	r2, r3, #2
 8008c40:	441a      	add	r2, r3
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	685b      	ldr	r3, [r3, #4]
 8008c46:	009b      	lsls	r3, r3, #2
 8008c48:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c4c:	4a22      	ldr	r2, [pc, #136]	; (8008cd8 <UART_SetConfig+0x22c>)
 8008c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8008c52:	095b      	lsrs	r3, r3, #5
 8008c54:	2264      	movs	r2, #100	; 0x64
 8008c56:	fb02 f303 	mul.w	r3, r2, r3
 8008c5a:	1aeb      	subs	r3, r5, r3
 8008c5c:	011b      	lsls	r3, r3, #4
 8008c5e:	3332      	adds	r3, #50	; 0x32
 8008c60:	4a1d      	ldr	r2, [pc, #116]	; (8008cd8 <UART_SetConfig+0x22c>)
 8008c62:	fba2 2303 	umull	r2, r3, r2, r3
 8008c66:	095b      	lsrs	r3, r3, #5
 8008c68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008c6c:	441c      	add	r4, r3
 8008c6e:	f7fe fc7d 	bl	800756c <HAL_RCC_GetPCLK1Freq>
 8008c72:	4602      	mov	r2, r0
 8008c74:	4613      	mov	r3, r2
 8008c76:	009b      	lsls	r3, r3, #2
 8008c78:	4413      	add	r3, r2
 8008c7a:	009a      	lsls	r2, r3, #2
 8008c7c:	441a      	add	r2, r3
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	685b      	ldr	r3, [r3, #4]
 8008c82:	009b      	lsls	r3, r3, #2
 8008c84:	fbb2 f5f3 	udiv	r5, r2, r3
 8008c88:	f7fe fc70 	bl	800756c <HAL_RCC_GetPCLK1Freq>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	4613      	mov	r3, r2
 8008c90:	009b      	lsls	r3, r3, #2
 8008c92:	4413      	add	r3, r2
 8008c94:	009a      	lsls	r2, r3, #2
 8008c96:	441a      	add	r2, r3
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	009b      	lsls	r3, r3, #2
 8008c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ca2:	4a0d      	ldr	r2, [pc, #52]	; (8008cd8 <UART_SetConfig+0x22c>)
 8008ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8008ca8:	095b      	lsrs	r3, r3, #5
 8008caa:	2264      	movs	r2, #100	; 0x64
 8008cac:	fb02 f303 	mul.w	r3, r2, r3
 8008cb0:	1aeb      	subs	r3, r5, r3
 8008cb2:	011b      	lsls	r3, r3, #4
 8008cb4:	3332      	adds	r3, #50	; 0x32
 8008cb6:	4a08      	ldr	r2, [pc, #32]	; (8008cd8 <UART_SetConfig+0x22c>)
 8008cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8008cbc:	095b      	lsrs	r3, r3, #5
 8008cbe:	f003 020f 	and.w	r2, r3, #15
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4422      	add	r2, r4
 8008cc8:	609a      	str	r2, [r3, #8]
}
 8008cca:	bf00      	nop
 8008ccc:	3710      	adds	r7, #16
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bdb0      	pop	{r4, r5, r7, pc}
 8008cd2:	bf00      	nop
 8008cd4:	40013800 	.word	0x40013800
 8008cd8:	51eb851f 	.word	0x51eb851f

08008cdc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8008cdc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8008cde:	e003      	b.n	8008ce8 <LoopCopyDataInit>

08008ce0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8008ce0:	4b12      	ldr	r3, [pc, #72]	; (8008d2c <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8008ce2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8008ce4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8008ce6:	3104      	adds	r1, #4

08008ce8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8008ce8:	4811      	ldr	r0, [pc, #68]	; (8008d30 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8008cea:	4b12      	ldr	r3, [pc, #72]	; (8008d34 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8008cec:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8008cee:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8008cf0:	d3f6      	bcc.n	8008ce0 <CopyDataInit>
  ldr r2, =_sbss
 8008cf2:	4a11      	ldr	r2, [pc, #68]	; (8008d38 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8008cf4:	e002      	b.n	8008cfc <LoopFillZerobss>

08008cf6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8008cf6:	2300      	movs	r3, #0
  str r3, [r2], #4
 8008cf8:	f842 3b04 	str.w	r3, [r2], #4

08008cfc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8008cfc:	4b0f      	ldr	r3, [pc, #60]	; (8008d3c <LoopPaintStack+0x30>)
  cmp r2, r3
 8008cfe:	429a      	cmp	r2, r3
  bcc FillZerobss
 8008d00:	d3f9      	bcc.n	8008cf6 <FillZerobss>

  ldr r3, =0x55555555
 8008d02:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8008d06:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8008d0a:	4a0c      	ldr	r2, [pc, #48]	; (8008d3c <LoopPaintStack+0x30>)

08008d0c <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8008d0c:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8008d10:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8008d12:	d1fb      	bne.n	8008d0c <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008d14:	f7fb fda8 	bl	8004868 <SystemInit>
    bl  SystemCoreClockUpdate
 8008d18:	f7fb fdda 	bl	80048d0 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8008d1c:	f7fa fc1c 	bl	8003558 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8008d20:	f000 f816 	bl	8008d50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8008d24:	f7f8 fcde 	bl	80016e4 <main>
  b Infinite_Loop
 8008d28:	f000 b80a 	b.w	8008d40 <Default_Handler>
  ldr r3, =_sidata
 8008d2c:	08018a08 	.word	0x08018a08
  ldr r0, =_sdata
 8008d30:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8008d34:	200009f0 	.word	0x200009f0
  ldr r2, =_sbss
 8008d38:	200009f0 	.word	0x200009f0
  ldr r3, = _ebss
 8008d3c:	200028e4 	.word	0x200028e4

08008d40 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008d40:	e7fe      	b.n	8008d40 <Default_Handler>
	...

08008d44 <__errno>:
 8008d44:	4b01      	ldr	r3, [pc, #4]	; (8008d4c <__errno+0x8>)
 8008d46:	6818      	ldr	r0, [r3, #0]
 8008d48:	4770      	bx	lr
 8008d4a:	bf00      	nop
 8008d4c:	20000044 	.word	0x20000044

08008d50 <__libc_init_array>:
 8008d50:	b570      	push	{r4, r5, r6, lr}
 8008d52:	2600      	movs	r6, #0
 8008d54:	4d0c      	ldr	r5, [pc, #48]	; (8008d88 <__libc_init_array+0x38>)
 8008d56:	4c0d      	ldr	r4, [pc, #52]	; (8008d8c <__libc_init_array+0x3c>)
 8008d58:	1b64      	subs	r4, r4, r5
 8008d5a:	10a4      	asrs	r4, r4, #2
 8008d5c:	42a6      	cmp	r6, r4
 8008d5e:	d109      	bne.n	8008d74 <__libc_init_array+0x24>
 8008d60:	f006 f91a 	bl	800ef98 <_init>
 8008d64:	2600      	movs	r6, #0
 8008d66:	4d0a      	ldr	r5, [pc, #40]	; (8008d90 <__libc_init_array+0x40>)
 8008d68:	4c0a      	ldr	r4, [pc, #40]	; (8008d94 <__libc_init_array+0x44>)
 8008d6a:	1b64      	subs	r4, r4, r5
 8008d6c:	10a4      	asrs	r4, r4, #2
 8008d6e:	42a6      	cmp	r6, r4
 8008d70:	d105      	bne.n	8008d7e <__libc_init_array+0x2e>
 8008d72:	bd70      	pop	{r4, r5, r6, pc}
 8008d74:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d78:	4798      	blx	r3
 8008d7a:	3601      	adds	r6, #1
 8008d7c:	e7ee      	b.n	8008d5c <__libc_init_array+0xc>
 8008d7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d82:	4798      	blx	r3
 8008d84:	3601      	adds	r6, #1
 8008d86:	e7f2      	b.n	8008d6e <__libc_init_array+0x1e>
 8008d88:	080189fc 	.word	0x080189fc
 8008d8c:	080189fc 	.word	0x080189fc
 8008d90:	080189fc 	.word	0x080189fc
 8008d94:	08018a04 	.word	0x08018a04

08008d98 <malloc>:
 8008d98:	4b02      	ldr	r3, [pc, #8]	; (8008da4 <malloc+0xc>)
 8008d9a:	4601      	mov	r1, r0
 8008d9c:	6818      	ldr	r0, [r3, #0]
 8008d9e:	f000 b803 	b.w	8008da8 <_malloc_r>
 8008da2:	bf00      	nop
 8008da4:	20000044 	.word	0x20000044

08008da8 <_malloc_r>:
 8008da8:	f101 030b 	add.w	r3, r1, #11
 8008dac:	2b16      	cmp	r3, #22
 8008dae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008db2:	4605      	mov	r5, r0
 8008db4:	d906      	bls.n	8008dc4 <_malloc_r+0x1c>
 8008db6:	f033 0707 	bics.w	r7, r3, #7
 8008dba:	d504      	bpl.n	8008dc6 <_malloc_r+0x1e>
 8008dbc:	230c      	movs	r3, #12
 8008dbe:	602b      	str	r3, [r5, #0]
 8008dc0:	2400      	movs	r4, #0
 8008dc2:	e1ae      	b.n	8009122 <_malloc_r+0x37a>
 8008dc4:	2710      	movs	r7, #16
 8008dc6:	42b9      	cmp	r1, r7
 8008dc8:	d8f8      	bhi.n	8008dbc <_malloc_r+0x14>
 8008dca:	4628      	mov	r0, r5
 8008dcc:	f000 fa36 	bl	800923c <__malloc_lock>
 8008dd0:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8008dd4:	4ec3      	ldr	r6, [pc, #780]	; (80090e4 <_malloc_r+0x33c>)
 8008dd6:	d238      	bcs.n	8008e4a <_malloc_r+0xa2>
 8008dd8:	f107 0208 	add.w	r2, r7, #8
 8008ddc:	4432      	add	r2, r6
 8008dde:	6854      	ldr	r4, [r2, #4]
 8008de0:	f1a2 0108 	sub.w	r1, r2, #8
 8008de4:	428c      	cmp	r4, r1
 8008de6:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8008dea:	d102      	bne.n	8008df2 <_malloc_r+0x4a>
 8008dec:	68d4      	ldr	r4, [r2, #12]
 8008dee:	42a2      	cmp	r2, r4
 8008df0:	d010      	beq.n	8008e14 <_malloc_r+0x6c>
 8008df2:	6863      	ldr	r3, [r4, #4]
 8008df4:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8008df8:	f023 0303 	bic.w	r3, r3, #3
 8008dfc:	60ca      	str	r2, [r1, #12]
 8008dfe:	4423      	add	r3, r4
 8008e00:	6091      	str	r1, [r2, #8]
 8008e02:	685a      	ldr	r2, [r3, #4]
 8008e04:	f042 0201 	orr.w	r2, r2, #1
 8008e08:	605a      	str	r2, [r3, #4]
 8008e0a:	4628      	mov	r0, r5
 8008e0c:	f000 fa1c 	bl	8009248 <__malloc_unlock>
 8008e10:	3408      	adds	r4, #8
 8008e12:	e186      	b.n	8009122 <_malloc_r+0x37a>
 8008e14:	3302      	adds	r3, #2
 8008e16:	4ab4      	ldr	r2, [pc, #720]	; (80090e8 <_malloc_r+0x340>)
 8008e18:	6934      	ldr	r4, [r6, #16]
 8008e1a:	4611      	mov	r1, r2
 8008e1c:	4294      	cmp	r4, r2
 8008e1e:	d077      	beq.n	8008f10 <_malloc_r+0x168>
 8008e20:	6860      	ldr	r0, [r4, #4]
 8008e22:	f020 0c03 	bic.w	ip, r0, #3
 8008e26:	ebac 0007 	sub.w	r0, ip, r7
 8008e2a:	280f      	cmp	r0, #15
 8008e2c:	dd48      	ble.n	8008ec0 <_malloc_r+0x118>
 8008e2e:	19e1      	adds	r1, r4, r7
 8008e30:	f040 0301 	orr.w	r3, r0, #1
 8008e34:	f047 0701 	orr.w	r7, r7, #1
 8008e38:	6067      	str	r7, [r4, #4]
 8008e3a:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8008e3e:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8008e42:	604b      	str	r3, [r1, #4]
 8008e44:	f844 000c 	str.w	r0, [r4, ip]
 8008e48:	e7df      	b.n	8008e0a <_malloc_r+0x62>
 8008e4a:	0a7b      	lsrs	r3, r7, #9
 8008e4c:	d02a      	beq.n	8008ea4 <_malloc_r+0xfc>
 8008e4e:	2b04      	cmp	r3, #4
 8008e50:	d812      	bhi.n	8008e78 <_malloc_r+0xd0>
 8008e52:	09bb      	lsrs	r3, r7, #6
 8008e54:	3338      	adds	r3, #56	; 0x38
 8008e56:	1c5a      	adds	r2, r3, #1
 8008e58:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8008e5c:	6854      	ldr	r4, [r2, #4]
 8008e5e:	f1a2 0c08 	sub.w	ip, r2, #8
 8008e62:	4564      	cmp	r4, ip
 8008e64:	d006      	beq.n	8008e74 <_malloc_r+0xcc>
 8008e66:	6862      	ldr	r2, [r4, #4]
 8008e68:	f022 0203 	bic.w	r2, r2, #3
 8008e6c:	1bd0      	subs	r0, r2, r7
 8008e6e:	280f      	cmp	r0, #15
 8008e70:	dd1c      	ble.n	8008eac <_malloc_r+0x104>
 8008e72:	3b01      	subs	r3, #1
 8008e74:	3301      	adds	r3, #1
 8008e76:	e7ce      	b.n	8008e16 <_malloc_r+0x6e>
 8008e78:	2b14      	cmp	r3, #20
 8008e7a:	d801      	bhi.n	8008e80 <_malloc_r+0xd8>
 8008e7c:	335b      	adds	r3, #91	; 0x5b
 8008e7e:	e7ea      	b.n	8008e56 <_malloc_r+0xae>
 8008e80:	2b54      	cmp	r3, #84	; 0x54
 8008e82:	d802      	bhi.n	8008e8a <_malloc_r+0xe2>
 8008e84:	0b3b      	lsrs	r3, r7, #12
 8008e86:	336e      	adds	r3, #110	; 0x6e
 8008e88:	e7e5      	b.n	8008e56 <_malloc_r+0xae>
 8008e8a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8008e8e:	d802      	bhi.n	8008e96 <_malloc_r+0xee>
 8008e90:	0bfb      	lsrs	r3, r7, #15
 8008e92:	3377      	adds	r3, #119	; 0x77
 8008e94:	e7df      	b.n	8008e56 <_malloc_r+0xae>
 8008e96:	f240 5254 	movw	r2, #1364	; 0x554
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d804      	bhi.n	8008ea8 <_malloc_r+0x100>
 8008e9e:	0cbb      	lsrs	r3, r7, #18
 8008ea0:	337c      	adds	r3, #124	; 0x7c
 8008ea2:	e7d8      	b.n	8008e56 <_malloc_r+0xae>
 8008ea4:	233f      	movs	r3, #63	; 0x3f
 8008ea6:	e7d6      	b.n	8008e56 <_malloc_r+0xae>
 8008ea8:	237e      	movs	r3, #126	; 0x7e
 8008eaa:	e7d4      	b.n	8008e56 <_malloc_r+0xae>
 8008eac:	2800      	cmp	r0, #0
 8008eae:	68e1      	ldr	r1, [r4, #12]
 8008eb0:	db04      	blt.n	8008ebc <_malloc_r+0x114>
 8008eb2:	68a3      	ldr	r3, [r4, #8]
 8008eb4:	60d9      	str	r1, [r3, #12]
 8008eb6:	608b      	str	r3, [r1, #8]
 8008eb8:	18a3      	adds	r3, r4, r2
 8008eba:	e7a2      	b.n	8008e02 <_malloc_r+0x5a>
 8008ebc:	460c      	mov	r4, r1
 8008ebe:	e7d0      	b.n	8008e62 <_malloc_r+0xba>
 8008ec0:	2800      	cmp	r0, #0
 8008ec2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8008ec6:	db07      	blt.n	8008ed8 <_malloc_r+0x130>
 8008ec8:	44a4      	add	ip, r4
 8008eca:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8008ece:	f043 0301 	orr.w	r3, r3, #1
 8008ed2:	f8cc 3004 	str.w	r3, [ip, #4]
 8008ed6:	e798      	b.n	8008e0a <_malloc_r+0x62>
 8008ed8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8008edc:	6870      	ldr	r0, [r6, #4]
 8008ede:	f080 809e 	bcs.w	800901e <_malloc_r+0x276>
 8008ee2:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8008ee6:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8008eea:	f04f 0c01 	mov.w	ip, #1
 8008eee:	fa0c fc0e 	lsl.w	ip, ip, lr
 8008ef2:	ea4c 0000 	orr.w	r0, ip, r0
 8008ef6:	3201      	adds	r2, #1
 8008ef8:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8008efc:	6070      	str	r0, [r6, #4]
 8008efe:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8008f02:	3808      	subs	r0, #8
 8008f04:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8008f08:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8008f0c:	f8cc 400c 	str.w	r4, [ip, #12]
 8008f10:	2001      	movs	r0, #1
 8008f12:	109a      	asrs	r2, r3, #2
 8008f14:	fa00 f202 	lsl.w	r2, r0, r2
 8008f18:	6870      	ldr	r0, [r6, #4]
 8008f1a:	4290      	cmp	r0, r2
 8008f1c:	d326      	bcc.n	8008f6c <_malloc_r+0x1c4>
 8008f1e:	4210      	tst	r0, r2
 8008f20:	d106      	bne.n	8008f30 <_malloc_r+0x188>
 8008f22:	f023 0303 	bic.w	r3, r3, #3
 8008f26:	0052      	lsls	r2, r2, #1
 8008f28:	4210      	tst	r0, r2
 8008f2a:	f103 0304 	add.w	r3, r3, #4
 8008f2e:	d0fa      	beq.n	8008f26 <_malloc_r+0x17e>
 8008f30:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8008f34:	46c1      	mov	r9, r8
 8008f36:	469e      	mov	lr, r3
 8008f38:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8008f3c:	454c      	cmp	r4, r9
 8008f3e:	f040 80b3 	bne.w	80090a8 <_malloc_r+0x300>
 8008f42:	f10e 0e01 	add.w	lr, lr, #1
 8008f46:	f01e 0f03 	tst.w	lr, #3
 8008f4a:	f109 0908 	add.w	r9, r9, #8
 8008f4e:	d1f3      	bne.n	8008f38 <_malloc_r+0x190>
 8008f50:	0798      	lsls	r0, r3, #30
 8008f52:	f040 80ec 	bne.w	800912e <_malloc_r+0x386>
 8008f56:	6873      	ldr	r3, [r6, #4]
 8008f58:	ea23 0302 	bic.w	r3, r3, r2
 8008f5c:	6073      	str	r3, [r6, #4]
 8008f5e:	6870      	ldr	r0, [r6, #4]
 8008f60:	0052      	lsls	r2, r2, #1
 8008f62:	4290      	cmp	r0, r2
 8008f64:	d302      	bcc.n	8008f6c <_malloc_r+0x1c4>
 8008f66:	2a00      	cmp	r2, #0
 8008f68:	f040 80ed 	bne.w	8009146 <_malloc_r+0x39e>
 8008f6c:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8008f70:	f8db 1004 	ldr.w	r1, [fp, #4]
 8008f74:	f021 0903 	bic.w	r9, r1, #3
 8008f78:	45b9      	cmp	r9, r7
 8008f7a:	d304      	bcc.n	8008f86 <_malloc_r+0x1de>
 8008f7c:	eba9 0207 	sub.w	r2, r9, r7
 8008f80:	2a0f      	cmp	r2, #15
 8008f82:	f300 8148 	bgt.w	8009216 <_malloc_r+0x46e>
 8008f86:	4a59      	ldr	r2, [pc, #356]	; (80090ec <_malloc_r+0x344>)
 8008f88:	eb0b 0309 	add.w	r3, fp, r9
 8008f8c:	6811      	ldr	r1, [r2, #0]
 8008f8e:	2008      	movs	r0, #8
 8008f90:	3110      	adds	r1, #16
 8008f92:	4439      	add	r1, r7
 8008f94:	9301      	str	r3, [sp, #4]
 8008f96:	9100      	str	r1, [sp, #0]
 8008f98:	f001 fc1c 	bl	800a7d4 <sysconf>
 8008f9c:	e9dd 1300 	ldrd	r1, r3, [sp]
 8008fa0:	4680      	mov	r8, r0
 8008fa2:	4a53      	ldr	r2, [pc, #332]	; (80090f0 <_malloc_r+0x348>)
 8008fa4:	6810      	ldr	r0, [r2, #0]
 8008fa6:	3001      	adds	r0, #1
 8008fa8:	bf1f      	itttt	ne
 8008faa:	f101 31ff 	addne.w	r1, r1, #4294967295
 8008fae:	4441      	addne	r1, r8
 8008fb0:	f1c8 0000 	rsbne	r0, r8, #0
 8008fb4:	4001      	andne	r1, r0
 8008fb6:	4628      	mov	r0, r5
 8008fb8:	e9cd 1300 	strd	r1, r3, [sp]
 8008fbc:	f7fa fb68 	bl	8003690 <_sbrk_r>
 8008fc0:	1c42      	adds	r2, r0, #1
 8008fc2:	4604      	mov	r4, r0
 8008fc4:	f000 80fb 	beq.w	80091be <_malloc_r+0x416>
 8008fc8:	9b01      	ldr	r3, [sp, #4]
 8008fca:	9900      	ldr	r1, [sp, #0]
 8008fcc:	4283      	cmp	r3, r0
 8008fce:	4a48      	ldr	r2, [pc, #288]	; (80090f0 <_malloc_r+0x348>)
 8008fd0:	d902      	bls.n	8008fd8 <_malloc_r+0x230>
 8008fd2:	45b3      	cmp	fp, r6
 8008fd4:	f040 80f3 	bne.w	80091be <_malloc_r+0x416>
 8008fd8:	f8df a120 	ldr.w	sl, [pc, #288]	; 80090fc <_malloc_r+0x354>
 8008fdc:	42a3      	cmp	r3, r4
 8008fde:	f8da 0000 	ldr.w	r0, [sl]
 8008fe2:	f108 3cff 	add.w	ip, r8, #4294967295
 8008fe6:	eb00 0e01 	add.w	lr, r0, r1
 8008fea:	f8ca e000 	str.w	lr, [sl]
 8008fee:	f040 80ac 	bne.w	800914a <_malloc_r+0x3a2>
 8008ff2:	ea13 0f0c 	tst.w	r3, ip
 8008ff6:	f040 80a8 	bne.w	800914a <_malloc_r+0x3a2>
 8008ffa:	68b3      	ldr	r3, [r6, #8]
 8008ffc:	4449      	add	r1, r9
 8008ffe:	f041 0101 	orr.w	r1, r1, #1
 8009002:	6059      	str	r1, [r3, #4]
 8009004:	4a3b      	ldr	r2, [pc, #236]	; (80090f4 <_malloc_r+0x34c>)
 8009006:	f8da 3000 	ldr.w	r3, [sl]
 800900a:	6811      	ldr	r1, [r2, #0]
 800900c:	428b      	cmp	r3, r1
 800900e:	bf88      	it	hi
 8009010:	6013      	strhi	r3, [r2, #0]
 8009012:	4a39      	ldr	r2, [pc, #228]	; (80090f8 <_malloc_r+0x350>)
 8009014:	6811      	ldr	r1, [r2, #0]
 8009016:	428b      	cmp	r3, r1
 8009018:	bf88      	it	hi
 800901a:	6013      	strhi	r3, [r2, #0]
 800901c:	e0cf      	b.n	80091be <_malloc_r+0x416>
 800901e:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8009022:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8009026:	d218      	bcs.n	800905a <_malloc_r+0x2b2>
 8009028:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800902c:	3238      	adds	r2, #56	; 0x38
 800902e:	f102 0e01 	add.w	lr, r2, #1
 8009032:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8009036:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800903a:	45f0      	cmp	r8, lr
 800903c:	d12b      	bne.n	8009096 <_malloc_r+0x2ee>
 800903e:	f04f 0c01 	mov.w	ip, #1
 8009042:	1092      	asrs	r2, r2, #2
 8009044:	fa0c f202 	lsl.w	r2, ip, r2
 8009048:	4310      	orrs	r0, r2
 800904a:	6070      	str	r0, [r6, #4]
 800904c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8009050:	f8c8 4008 	str.w	r4, [r8, #8]
 8009054:	f8ce 400c 	str.w	r4, [lr, #12]
 8009058:	e75a      	b.n	8008f10 <_malloc_r+0x168>
 800905a:	2a14      	cmp	r2, #20
 800905c:	d801      	bhi.n	8009062 <_malloc_r+0x2ba>
 800905e:	325b      	adds	r2, #91	; 0x5b
 8009060:	e7e5      	b.n	800902e <_malloc_r+0x286>
 8009062:	2a54      	cmp	r2, #84	; 0x54
 8009064:	d803      	bhi.n	800906e <_malloc_r+0x2c6>
 8009066:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800906a:	326e      	adds	r2, #110	; 0x6e
 800906c:	e7df      	b.n	800902e <_malloc_r+0x286>
 800906e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009072:	d803      	bhi.n	800907c <_malloc_r+0x2d4>
 8009074:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8009078:	3277      	adds	r2, #119	; 0x77
 800907a:	e7d8      	b.n	800902e <_malloc_r+0x286>
 800907c:	f240 5e54 	movw	lr, #1364	; 0x554
 8009080:	4572      	cmp	r2, lr
 8009082:	bf96      	itet	ls
 8009084:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8009088:	227e      	movhi	r2, #126	; 0x7e
 800908a:	327c      	addls	r2, #124	; 0x7c
 800908c:	e7cf      	b.n	800902e <_malloc_r+0x286>
 800908e:	f8de e008 	ldr.w	lr, [lr, #8]
 8009092:	45f0      	cmp	r8, lr
 8009094:	d005      	beq.n	80090a2 <_malloc_r+0x2fa>
 8009096:	f8de 2004 	ldr.w	r2, [lr, #4]
 800909a:	f022 0203 	bic.w	r2, r2, #3
 800909e:	4562      	cmp	r2, ip
 80090a0:	d8f5      	bhi.n	800908e <_malloc_r+0x2e6>
 80090a2:	f8de 800c 	ldr.w	r8, [lr, #12]
 80090a6:	e7d1      	b.n	800904c <_malloc_r+0x2a4>
 80090a8:	6860      	ldr	r0, [r4, #4]
 80090aa:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80090ae:	f020 0003 	bic.w	r0, r0, #3
 80090b2:	eba0 0a07 	sub.w	sl, r0, r7
 80090b6:	f1ba 0f0f 	cmp.w	sl, #15
 80090ba:	dd21      	ble.n	8009100 <_malloc_r+0x358>
 80090bc:	68a3      	ldr	r3, [r4, #8]
 80090be:	19e2      	adds	r2, r4, r7
 80090c0:	f047 0701 	orr.w	r7, r7, #1
 80090c4:	6067      	str	r7, [r4, #4]
 80090c6:	f8c3 c00c 	str.w	ip, [r3, #12]
 80090ca:	f8cc 3008 	str.w	r3, [ip, #8]
 80090ce:	f04a 0301 	orr.w	r3, sl, #1
 80090d2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80090d6:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80090da:	6053      	str	r3, [r2, #4]
 80090dc:	f844 a000 	str.w	sl, [r4, r0]
 80090e0:	e693      	b.n	8008e0a <_malloc_r+0x62>
 80090e2:	bf00      	nop
 80090e4:	20000470 	.word	0x20000470
 80090e8:	20000478 	.word	0x20000478
 80090ec:	2000281c 	.word	0x2000281c
 80090f0:	20000878 	.word	0x20000878
 80090f4:	20002814 	.word	0x20002814
 80090f8:	20002818 	.word	0x20002818
 80090fc:	200027ec 	.word	0x200027ec
 8009100:	f1ba 0f00 	cmp.w	sl, #0
 8009104:	db11      	blt.n	800912a <_malloc_r+0x382>
 8009106:	4420      	add	r0, r4
 8009108:	6843      	ldr	r3, [r0, #4]
 800910a:	f043 0301 	orr.w	r3, r3, #1
 800910e:	6043      	str	r3, [r0, #4]
 8009110:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8009114:	4628      	mov	r0, r5
 8009116:	f8c3 c00c 	str.w	ip, [r3, #12]
 800911a:	f8cc 3008 	str.w	r3, [ip, #8]
 800911e:	f000 f893 	bl	8009248 <__malloc_unlock>
 8009122:	4620      	mov	r0, r4
 8009124:	b003      	add	sp, #12
 8009126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800912a:	4664      	mov	r4, ip
 800912c:	e706      	b.n	8008f3c <_malloc_r+0x194>
 800912e:	f858 0908 	ldr.w	r0, [r8], #-8
 8009132:	3b01      	subs	r3, #1
 8009134:	4540      	cmp	r0, r8
 8009136:	f43f af0b 	beq.w	8008f50 <_malloc_r+0x1a8>
 800913a:	e710      	b.n	8008f5e <_malloc_r+0x1b6>
 800913c:	3304      	adds	r3, #4
 800913e:	0052      	lsls	r2, r2, #1
 8009140:	4210      	tst	r0, r2
 8009142:	d0fb      	beq.n	800913c <_malloc_r+0x394>
 8009144:	e6f4      	b.n	8008f30 <_malloc_r+0x188>
 8009146:	4673      	mov	r3, lr
 8009148:	e7fa      	b.n	8009140 <_malloc_r+0x398>
 800914a:	6810      	ldr	r0, [r2, #0]
 800914c:	3001      	adds	r0, #1
 800914e:	bf1b      	ittet	ne
 8009150:	1ae3      	subne	r3, r4, r3
 8009152:	4473      	addne	r3, lr
 8009154:	6014      	streq	r4, [r2, #0]
 8009156:	f8ca 3000 	strne.w	r3, [sl]
 800915a:	f014 0307 	ands.w	r3, r4, #7
 800915e:	bf0e      	itee	eq
 8009160:	4618      	moveq	r0, r3
 8009162:	f1c3 0008 	rsbne	r0, r3, #8
 8009166:	1824      	addne	r4, r4, r0
 8009168:	1862      	adds	r2, r4, r1
 800916a:	ea02 010c 	and.w	r1, r2, ip
 800916e:	4480      	add	r8, r0
 8009170:	eba8 0801 	sub.w	r8, r8, r1
 8009174:	ea08 080c 	and.w	r8, r8, ip
 8009178:	4641      	mov	r1, r8
 800917a:	4628      	mov	r0, r5
 800917c:	9301      	str	r3, [sp, #4]
 800917e:	9200      	str	r2, [sp, #0]
 8009180:	f7fa fa86 	bl	8003690 <_sbrk_r>
 8009184:	1c43      	adds	r3, r0, #1
 8009186:	e9dd 2300 	ldrd	r2, r3, [sp]
 800918a:	d105      	bne.n	8009198 <_malloc_r+0x3f0>
 800918c:	b32b      	cbz	r3, 80091da <_malloc_r+0x432>
 800918e:	f04f 0800 	mov.w	r8, #0
 8009192:	f1a3 0008 	sub.w	r0, r3, #8
 8009196:	4410      	add	r0, r2
 8009198:	f8da 2000 	ldr.w	r2, [sl]
 800919c:	1b00      	subs	r0, r0, r4
 800919e:	4440      	add	r0, r8
 80091a0:	4442      	add	r2, r8
 80091a2:	f040 0001 	orr.w	r0, r0, #1
 80091a6:	45b3      	cmp	fp, r6
 80091a8:	60b4      	str	r4, [r6, #8]
 80091aa:	f8ca 2000 	str.w	r2, [sl]
 80091ae:	6060      	str	r0, [r4, #4]
 80091b0:	f43f af28 	beq.w	8009004 <_malloc_r+0x25c>
 80091b4:	f1b9 0f0f 	cmp.w	r9, #15
 80091b8:	d812      	bhi.n	80091e0 <_malloc_r+0x438>
 80091ba:	2301      	movs	r3, #1
 80091bc:	6063      	str	r3, [r4, #4]
 80091be:	68b3      	ldr	r3, [r6, #8]
 80091c0:	685b      	ldr	r3, [r3, #4]
 80091c2:	f023 0303 	bic.w	r3, r3, #3
 80091c6:	42bb      	cmp	r3, r7
 80091c8:	eba3 0207 	sub.w	r2, r3, r7
 80091cc:	d301      	bcc.n	80091d2 <_malloc_r+0x42a>
 80091ce:	2a0f      	cmp	r2, #15
 80091d0:	dc21      	bgt.n	8009216 <_malloc_r+0x46e>
 80091d2:	4628      	mov	r0, r5
 80091d4:	f000 f838 	bl	8009248 <__malloc_unlock>
 80091d8:	e5f2      	b.n	8008dc0 <_malloc_r+0x18>
 80091da:	4610      	mov	r0, r2
 80091dc:	4698      	mov	r8, r3
 80091de:	e7db      	b.n	8009198 <_malloc_r+0x3f0>
 80091e0:	2205      	movs	r2, #5
 80091e2:	f8db 3004 	ldr.w	r3, [fp, #4]
 80091e6:	f1a9 090c 	sub.w	r9, r9, #12
 80091ea:	f029 0907 	bic.w	r9, r9, #7
 80091ee:	f003 0301 	and.w	r3, r3, #1
 80091f2:	ea43 0309 	orr.w	r3, r3, r9
 80091f6:	f8cb 3004 	str.w	r3, [fp, #4]
 80091fa:	f1b9 0f0f 	cmp.w	r9, #15
 80091fe:	eb0b 0309 	add.w	r3, fp, r9
 8009202:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8009206:	f67f aefd 	bls.w	8009004 <_malloc_r+0x25c>
 800920a:	4628      	mov	r0, r5
 800920c:	f10b 0108 	add.w	r1, fp, #8
 8009210:	f003 fdc6 	bl	800cda0 <_free_r>
 8009214:	e6f6      	b.n	8009004 <_malloc_r+0x25c>
 8009216:	68b4      	ldr	r4, [r6, #8]
 8009218:	f047 0301 	orr.w	r3, r7, #1
 800921c:	f042 0201 	orr.w	r2, r2, #1
 8009220:	4427      	add	r7, r4
 8009222:	6063      	str	r3, [r4, #4]
 8009224:	60b7      	str	r7, [r6, #8]
 8009226:	607a      	str	r2, [r7, #4]
 8009228:	e5ef      	b.n	8008e0a <_malloc_r+0x62>
 800922a:	bf00      	nop

0800922c <memset>:
 800922c:	4603      	mov	r3, r0
 800922e:	4402      	add	r2, r0
 8009230:	4293      	cmp	r3, r2
 8009232:	d100      	bne.n	8009236 <memset+0xa>
 8009234:	4770      	bx	lr
 8009236:	f803 1b01 	strb.w	r1, [r3], #1
 800923a:	e7f9      	b.n	8009230 <memset+0x4>

0800923c <__malloc_lock>:
 800923c:	4801      	ldr	r0, [pc, #4]	; (8009244 <__malloc_lock+0x8>)
 800923e:	f003 bfdf 	b.w	800d200 <__retarget_lock_acquire_recursive>
 8009242:	bf00      	nop
 8009244:	200028d8 	.word	0x200028d8

08009248 <__malloc_unlock>:
 8009248:	4801      	ldr	r0, [pc, #4]	; (8009250 <__malloc_unlock+0x8>)
 800924a:	f003 bfda 	b.w	800d202 <__retarget_lock_release_recursive>
 800924e:	bf00      	nop
 8009250:	200028d8 	.word	0x200028d8

08009254 <printf>:
 8009254:	b40f      	push	{r0, r1, r2, r3}
 8009256:	b507      	push	{r0, r1, r2, lr}
 8009258:	4906      	ldr	r1, [pc, #24]	; (8009274 <printf+0x20>)
 800925a:	ab04      	add	r3, sp, #16
 800925c:	6808      	ldr	r0, [r1, #0]
 800925e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009262:	6881      	ldr	r1, [r0, #8]
 8009264:	9301      	str	r3, [sp, #4]
 8009266:	f001 fac3 	bl	800a7f0 <_vfprintf_r>
 800926a:	b003      	add	sp, #12
 800926c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009270:	b004      	add	sp, #16
 8009272:	4770      	bx	lr
 8009274:	20000044 	.word	0x20000044

08009278 <setvbuf>:
 8009278:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800927c:	461d      	mov	r5, r3
 800927e:	4b59      	ldr	r3, [pc, #356]	; (80093e4 <setvbuf+0x16c>)
 8009280:	4604      	mov	r4, r0
 8009282:	681f      	ldr	r7, [r3, #0]
 8009284:	460e      	mov	r6, r1
 8009286:	4690      	mov	r8, r2
 8009288:	b127      	cbz	r7, 8009294 <setvbuf+0x1c>
 800928a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800928c:	b913      	cbnz	r3, 8009294 <setvbuf+0x1c>
 800928e:	4638      	mov	r0, r7
 8009290:	f003 fcf6 	bl	800cc80 <__sinit>
 8009294:	f1b8 0f02 	cmp.w	r8, #2
 8009298:	d006      	beq.n	80092a8 <setvbuf+0x30>
 800929a:	f1b8 0f01 	cmp.w	r8, #1
 800929e:	f200 809b 	bhi.w	80093d8 <setvbuf+0x160>
 80092a2:	2d00      	cmp	r5, #0
 80092a4:	f2c0 8098 	blt.w	80093d8 <setvbuf+0x160>
 80092a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80092aa:	07db      	lsls	r3, r3, #31
 80092ac:	d405      	bmi.n	80092ba <setvbuf+0x42>
 80092ae:	89a3      	ldrh	r3, [r4, #12]
 80092b0:	0598      	lsls	r0, r3, #22
 80092b2:	d402      	bmi.n	80092ba <setvbuf+0x42>
 80092b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092b6:	f003 ffa3 	bl	800d200 <__retarget_lock_acquire_recursive>
 80092ba:	4621      	mov	r1, r4
 80092bc:	4638      	mov	r0, r7
 80092be:	f003 fc73 	bl	800cba8 <_fflush_r>
 80092c2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80092c4:	b141      	cbz	r1, 80092d8 <setvbuf+0x60>
 80092c6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80092ca:	4299      	cmp	r1, r3
 80092cc:	d002      	beq.n	80092d4 <setvbuf+0x5c>
 80092ce:	4638      	mov	r0, r7
 80092d0:	f003 fd66 	bl	800cda0 <_free_r>
 80092d4:	2300      	movs	r3, #0
 80092d6:	6323      	str	r3, [r4, #48]	; 0x30
 80092d8:	2300      	movs	r3, #0
 80092da:	61a3      	str	r3, [r4, #24]
 80092dc:	6063      	str	r3, [r4, #4]
 80092de:	89a3      	ldrh	r3, [r4, #12]
 80092e0:	0619      	lsls	r1, r3, #24
 80092e2:	d503      	bpl.n	80092ec <setvbuf+0x74>
 80092e4:	4638      	mov	r0, r7
 80092e6:	6921      	ldr	r1, [r4, #16]
 80092e8:	f003 fd5a 	bl	800cda0 <_free_r>
 80092ec:	89a3      	ldrh	r3, [r4, #12]
 80092ee:	f1b8 0f02 	cmp.w	r8, #2
 80092f2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80092f6:	f023 0303 	bic.w	r3, r3, #3
 80092fa:	81a3      	strh	r3, [r4, #12]
 80092fc:	d068      	beq.n	80093d0 <setvbuf+0x158>
 80092fe:	ab01      	add	r3, sp, #4
 8009300:	466a      	mov	r2, sp
 8009302:	4621      	mov	r1, r4
 8009304:	4638      	mov	r0, r7
 8009306:	f003 ff7d 	bl	800d204 <__swhatbuf_r>
 800930a:	89a3      	ldrh	r3, [r4, #12]
 800930c:	4318      	orrs	r0, r3
 800930e:	81a0      	strh	r0, [r4, #12]
 8009310:	bb35      	cbnz	r5, 8009360 <setvbuf+0xe8>
 8009312:	9d00      	ldr	r5, [sp, #0]
 8009314:	4628      	mov	r0, r5
 8009316:	f7ff fd3f 	bl	8008d98 <malloc>
 800931a:	4606      	mov	r6, r0
 800931c:	2800      	cmp	r0, #0
 800931e:	d152      	bne.n	80093c6 <setvbuf+0x14e>
 8009320:	f8dd 9000 	ldr.w	r9, [sp]
 8009324:	45a9      	cmp	r9, r5
 8009326:	d147      	bne.n	80093b8 <setvbuf+0x140>
 8009328:	f04f 35ff 	mov.w	r5, #4294967295
 800932c:	2200      	movs	r2, #0
 800932e:	60a2      	str	r2, [r4, #8]
 8009330:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009334:	6022      	str	r2, [r4, #0]
 8009336:	6122      	str	r2, [r4, #16]
 8009338:	2201      	movs	r2, #1
 800933a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800933e:	6162      	str	r2, [r4, #20]
 8009340:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009342:	f043 0302 	orr.w	r3, r3, #2
 8009346:	07d2      	lsls	r2, r2, #31
 8009348:	81a3      	strh	r3, [r4, #12]
 800934a:	d405      	bmi.n	8009358 <setvbuf+0xe0>
 800934c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8009350:	d102      	bne.n	8009358 <setvbuf+0xe0>
 8009352:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009354:	f003 ff55 	bl	800d202 <__retarget_lock_release_recursive>
 8009358:	4628      	mov	r0, r5
 800935a:	b003      	add	sp, #12
 800935c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009360:	2e00      	cmp	r6, #0
 8009362:	d0d7      	beq.n	8009314 <setvbuf+0x9c>
 8009364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009366:	b913      	cbnz	r3, 800936e <setvbuf+0xf6>
 8009368:	4638      	mov	r0, r7
 800936a:	f003 fc89 	bl	800cc80 <__sinit>
 800936e:	9b00      	ldr	r3, [sp, #0]
 8009370:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8009374:	42ab      	cmp	r3, r5
 8009376:	bf18      	it	ne
 8009378:	89a3      	ldrhne	r3, [r4, #12]
 800937a:	6026      	str	r6, [r4, #0]
 800937c:	bf1c      	itt	ne
 800937e:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8009382:	81a3      	strhne	r3, [r4, #12]
 8009384:	f1b8 0f01 	cmp.w	r8, #1
 8009388:	bf02      	ittt	eq
 800938a:	89a3      	ldrheq	r3, [r4, #12]
 800938c:	f043 0301 	orreq.w	r3, r3, #1
 8009390:	81a3      	strheq	r3, [r4, #12]
 8009392:	89a2      	ldrh	r2, [r4, #12]
 8009394:	f012 0308 	ands.w	r3, r2, #8
 8009398:	d01c      	beq.n	80093d4 <setvbuf+0x15c>
 800939a:	07d3      	lsls	r3, r2, #31
 800939c:	bf41      	itttt	mi
 800939e:	2300      	movmi	r3, #0
 80093a0:	426d      	negmi	r5, r5
 80093a2:	60a3      	strmi	r3, [r4, #8]
 80093a4:	61a5      	strmi	r5, [r4, #24]
 80093a6:	bf58      	it	pl
 80093a8:	60a5      	strpl	r5, [r4, #8]
 80093aa:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80093ac:	f015 0501 	ands.w	r5, r5, #1
 80093b0:	d115      	bne.n	80093de <setvbuf+0x166>
 80093b2:	f412 7f00 	tst.w	r2, #512	; 0x200
 80093b6:	e7cb      	b.n	8009350 <setvbuf+0xd8>
 80093b8:	4648      	mov	r0, r9
 80093ba:	f7ff fced 	bl	8008d98 <malloc>
 80093be:	4606      	mov	r6, r0
 80093c0:	2800      	cmp	r0, #0
 80093c2:	d0b1      	beq.n	8009328 <setvbuf+0xb0>
 80093c4:	464d      	mov	r5, r9
 80093c6:	89a3      	ldrh	r3, [r4, #12]
 80093c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093cc:	81a3      	strh	r3, [r4, #12]
 80093ce:	e7c9      	b.n	8009364 <setvbuf+0xec>
 80093d0:	2500      	movs	r5, #0
 80093d2:	e7ab      	b.n	800932c <setvbuf+0xb4>
 80093d4:	60a3      	str	r3, [r4, #8]
 80093d6:	e7e8      	b.n	80093aa <setvbuf+0x132>
 80093d8:	f04f 35ff 	mov.w	r5, #4294967295
 80093dc:	e7bc      	b.n	8009358 <setvbuf+0xe0>
 80093de:	2500      	movs	r5, #0
 80093e0:	e7ba      	b.n	8009358 <setvbuf+0xe0>
 80093e2:	bf00      	nop
 80093e4:	20000044 	.word	0x20000044

080093e8 <sprintf>:
 80093e8:	b40e      	push	{r1, r2, r3}
 80093ea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80093ee:	b500      	push	{lr}
 80093f0:	b09c      	sub	sp, #112	; 0x70
 80093f2:	ab1d      	add	r3, sp, #116	; 0x74
 80093f4:	9002      	str	r0, [sp, #8]
 80093f6:	9006      	str	r0, [sp, #24]
 80093f8:	9107      	str	r1, [sp, #28]
 80093fa:	9104      	str	r1, [sp, #16]
 80093fc:	4808      	ldr	r0, [pc, #32]	; (8009420 <sprintf+0x38>)
 80093fe:	4909      	ldr	r1, [pc, #36]	; (8009424 <sprintf+0x3c>)
 8009400:	f853 2b04 	ldr.w	r2, [r3], #4
 8009404:	9105      	str	r1, [sp, #20]
 8009406:	6800      	ldr	r0, [r0, #0]
 8009408:	a902      	add	r1, sp, #8
 800940a:	9301      	str	r3, [sp, #4]
 800940c:	f000 f80c 	bl	8009428 <_svfprintf_r>
 8009410:	2200      	movs	r2, #0
 8009412:	9b02      	ldr	r3, [sp, #8]
 8009414:	701a      	strb	r2, [r3, #0]
 8009416:	b01c      	add	sp, #112	; 0x70
 8009418:	f85d eb04 	ldr.w	lr, [sp], #4
 800941c:	b003      	add	sp, #12
 800941e:	4770      	bx	lr
 8009420:	20000044 	.word	0x20000044
 8009424:	ffff0208 	.word	0xffff0208

08009428 <_svfprintf_r>:
 8009428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800942c:	b0d3      	sub	sp, #332	; 0x14c
 800942e:	468b      	mov	fp, r1
 8009430:	9207      	str	r2, [sp, #28]
 8009432:	461e      	mov	r6, r3
 8009434:	4681      	mov	r9, r0
 8009436:	f003 fedd 	bl	800d1f4 <_localeconv_r>
 800943a:	6803      	ldr	r3, [r0, #0]
 800943c:	4618      	mov	r0, r3
 800943e:	9318      	str	r3, [sp, #96]	; 0x60
 8009440:	f7f6 fe86 	bl	8000150 <strlen>
 8009444:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8009448:	9012      	str	r0, [sp, #72]	; 0x48
 800944a:	061a      	lsls	r2, r3, #24
 800944c:	d518      	bpl.n	8009480 <_svfprintf_r+0x58>
 800944e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8009452:	b9ab      	cbnz	r3, 8009480 <_svfprintf_r+0x58>
 8009454:	2140      	movs	r1, #64	; 0x40
 8009456:	4648      	mov	r0, r9
 8009458:	f7ff fca6 	bl	8008da8 <_malloc_r>
 800945c:	f8cb 0000 	str.w	r0, [fp]
 8009460:	f8cb 0010 	str.w	r0, [fp, #16]
 8009464:	b948      	cbnz	r0, 800947a <_svfprintf_r+0x52>
 8009466:	230c      	movs	r3, #12
 8009468:	f8c9 3000 	str.w	r3, [r9]
 800946c:	f04f 33ff 	mov.w	r3, #4294967295
 8009470:	9313      	str	r3, [sp, #76]	; 0x4c
 8009472:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009474:	b053      	add	sp, #332	; 0x14c
 8009476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800947a:	2340      	movs	r3, #64	; 0x40
 800947c:	f8cb 3014 	str.w	r3, [fp, #20]
 8009480:	2500      	movs	r5, #0
 8009482:	2200      	movs	r2, #0
 8009484:	2300      	movs	r3, #0
 8009486:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800948a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800948e:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8009492:	ac29      	add	r4, sp, #164	; 0xa4
 8009494:	9426      	str	r4, [sp, #152]	; 0x98
 8009496:	9508      	str	r5, [sp, #32]
 8009498:	950e      	str	r5, [sp, #56]	; 0x38
 800949a:	9516      	str	r5, [sp, #88]	; 0x58
 800949c:	9519      	str	r5, [sp, #100]	; 0x64
 800949e:	9513      	str	r5, [sp, #76]	; 0x4c
 80094a0:	9b07      	ldr	r3, [sp, #28]
 80094a2:	461d      	mov	r5, r3
 80094a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094a8:	b10a      	cbz	r2, 80094ae <_svfprintf_r+0x86>
 80094aa:	2a25      	cmp	r2, #37	; 0x25
 80094ac:	d1f9      	bne.n	80094a2 <_svfprintf_r+0x7a>
 80094ae:	9b07      	ldr	r3, [sp, #28]
 80094b0:	1aef      	subs	r7, r5, r3
 80094b2:	d00d      	beq.n	80094d0 <_svfprintf_r+0xa8>
 80094b4:	e9c4 3700 	strd	r3, r7, [r4]
 80094b8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80094ba:	443b      	add	r3, r7
 80094bc:	9328      	str	r3, [sp, #160]	; 0xa0
 80094be:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80094c0:	3301      	adds	r3, #1
 80094c2:	2b07      	cmp	r3, #7
 80094c4:	9327      	str	r3, [sp, #156]	; 0x9c
 80094c6:	dc78      	bgt.n	80095ba <_svfprintf_r+0x192>
 80094c8:	3408      	adds	r4, #8
 80094ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80094cc:	443b      	add	r3, r7
 80094ce:	9313      	str	r3, [sp, #76]	; 0x4c
 80094d0:	782b      	ldrb	r3, [r5, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	f001 8142 	beq.w	800a75c <_svfprintf_r+0x1334>
 80094d8:	2300      	movs	r3, #0
 80094da:	f04f 38ff 	mov.w	r8, #4294967295
 80094de:	469a      	mov	sl, r3
 80094e0:	270a      	movs	r7, #10
 80094e2:	212b      	movs	r1, #43	; 0x2b
 80094e4:	3501      	adds	r5, #1
 80094e6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80094ea:	9314      	str	r3, [sp, #80]	; 0x50
 80094ec:	462a      	mov	r2, r5
 80094ee:	f812 3b01 	ldrb.w	r3, [r2], #1
 80094f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80094f4:	920f      	str	r2, [sp, #60]	; 0x3c
 80094f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094f8:	3b20      	subs	r3, #32
 80094fa:	2b5a      	cmp	r3, #90	; 0x5a
 80094fc:	f200 85a0 	bhi.w	800a040 <_svfprintf_r+0xc18>
 8009500:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009504:	059e007e 	.word	0x059e007e
 8009508:	0086059e 	.word	0x0086059e
 800950c:	059e059e 	.word	0x059e059e
 8009510:	0065059e 	.word	0x0065059e
 8009514:	059e059e 	.word	0x059e059e
 8009518:	00930089 	.word	0x00930089
 800951c:	0090059e 	.word	0x0090059e
 8009520:	059e0096 	.word	0x059e0096
 8009524:	00b300b0 	.word	0x00b300b0
 8009528:	00b300b3 	.word	0x00b300b3
 800952c:	00b300b3 	.word	0x00b300b3
 8009530:	00b300b3 	.word	0x00b300b3
 8009534:	00b300b3 	.word	0x00b300b3
 8009538:	059e059e 	.word	0x059e059e
 800953c:	059e059e 	.word	0x059e059e
 8009540:	059e059e 	.word	0x059e059e
 8009544:	011d059e 	.word	0x011d059e
 8009548:	00e0059e 	.word	0x00e0059e
 800954c:	011d00f3 	.word	0x011d00f3
 8009550:	011d011d 	.word	0x011d011d
 8009554:	059e059e 	.word	0x059e059e
 8009558:	059e059e 	.word	0x059e059e
 800955c:	059e00c3 	.word	0x059e00c3
 8009560:	0471059e 	.word	0x0471059e
 8009564:	059e059e 	.word	0x059e059e
 8009568:	04b8059e 	.word	0x04b8059e
 800956c:	04da059e 	.word	0x04da059e
 8009570:	059e059e 	.word	0x059e059e
 8009574:	059e04f9 	.word	0x059e04f9
 8009578:	059e059e 	.word	0x059e059e
 800957c:	059e059e 	.word	0x059e059e
 8009580:	059e059e 	.word	0x059e059e
 8009584:	011d059e 	.word	0x011d059e
 8009588:	00e0059e 	.word	0x00e0059e
 800958c:	011d00f5 	.word	0x011d00f5
 8009590:	011d011d 	.word	0x011d011d
 8009594:	00f500c6 	.word	0x00f500c6
 8009598:	059e00da 	.word	0x059e00da
 800959c:	059e00d3 	.word	0x059e00d3
 80095a0:	0473044e 	.word	0x0473044e
 80095a4:	00da04a7 	.word	0x00da04a7
 80095a8:	04b8059e 	.word	0x04b8059e
 80095ac:	04dc007c 	.word	0x04dc007c
 80095b0:	059e059e 	.word	0x059e059e
 80095b4:	059e0516 	.word	0x059e0516
 80095b8:	007c      	.short	0x007c
 80095ba:	4659      	mov	r1, fp
 80095bc:	4648      	mov	r0, r9
 80095be:	aa26      	add	r2, sp, #152	; 0x98
 80095c0:	f004 fc2a 	bl	800de18 <__ssprint_r>
 80095c4:	2800      	cmp	r0, #0
 80095c6:	f040 8128 	bne.w	800981a <_svfprintf_r+0x3f2>
 80095ca:	ac29      	add	r4, sp, #164	; 0xa4
 80095cc:	e77d      	b.n	80094ca <_svfprintf_r+0xa2>
 80095ce:	4648      	mov	r0, r9
 80095d0:	f003 fe10 	bl	800d1f4 <_localeconv_r>
 80095d4:	6843      	ldr	r3, [r0, #4]
 80095d6:	4618      	mov	r0, r3
 80095d8:	9319      	str	r3, [sp, #100]	; 0x64
 80095da:	f7f6 fdb9 	bl	8000150 <strlen>
 80095de:	9016      	str	r0, [sp, #88]	; 0x58
 80095e0:	4648      	mov	r0, r9
 80095e2:	f003 fe07 	bl	800d1f4 <_localeconv_r>
 80095e6:	6883      	ldr	r3, [r0, #8]
 80095e8:	212b      	movs	r1, #43	; 0x2b
 80095ea:	930e      	str	r3, [sp, #56]	; 0x38
 80095ec:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80095ee:	b12b      	cbz	r3, 80095fc <_svfprintf_r+0x1d4>
 80095f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80095f2:	b11b      	cbz	r3, 80095fc <_svfprintf_r+0x1d4>
 80095f4:	781b      	ldrb	r3, [r3, #0]
 80095f6:	b10b      	cbz	r3, 80095fc <_svfprintf_r+0x1d4>
 80095f8:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80095fc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80095fe:	e775      	b.n	80094ec <_svfprintf_r+0xc4>
 8009600:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009604:	2b00      	cmp	r3, #0
 8009606:	d1f9      	bne.n	80095fc <_svfprintf_r+0x1d4>
 8009608:	2320      	movs	r3, #32
 800960a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800960e:	e7f5      	b.n	80095fc <_svfprintf_r+0x1d4>
 8009610:	f04a 0a01 	orr.w	sl, sl, #1
 8009614:	e7f2      	b.n	80095fc <_svfprintf_r+0x1d4>
 8009616:	f856 3b04 	ldr.w	r3, [r6], #4
 800961a:	2b00      	cmp	r3, #0
 800961c:	9314      	str	r3, [sp, #80]	; 0x50
 800961e:	daed      	bge.n	80095fc <_svfprintf_r+0x1d4>
 8009620:	425b      	negs	r3, r3
 8009622:	9314      	str	r3, [sp, #80]	; 0x50
 8009624:	f04a 0a04 	orr.w	sl, sl, #4
 8009628:	e7e8      	b.n	80095fc <_svfprintf_r+0x1d4>
 800962a:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800962e:	e7e5      	b.n	80095fc <_svfprintf_r+0x1d4>
 8009630:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009632:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009636:	2b2a      	cmp	r3, #42	; 0x2a
 8009638:	930b      	str	r3, [sp, #44]	; 0x2c
 800963a:	d110      	bne.n	800965e <_svfprintf_r+0x236>
 800963c:	f856 0b04 	ldr.w	r0, [r6], #4
 8009640:	920f      	str	r2, [sp, #60]	; 0x3c
 8009642:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8009646:	e7d9      	b.n	80095fc <_svfprintf_r+0x1d4>
 8009648:	fb07 3808 	mla	r8, r7, r8, r3
 800964c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009650:	930b      	str	r3, [sp, #44]	; 0x2c
 8009652:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009654:	3b30      	subs	r3, #48	; 0x30
 8009656:	2b09      	cmp	r3, #9
 8009658:	d9f6      	bls.n	8009648 <_svfprintf_r+0x220>
 800965a:	920f      	str	r2, [sp, #60]	; 0x3c
 800965c:	e74b      	b.n	80094f6 <_svfprintf_r+0xce>
 800965e:	f04f 0800 	mov.w	r8, #0
 8009662:	e7f6      	b.n	8009652 <_svfprintf_r+0x22a>
 8009664:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8009668:	e7c8      	b.n	80095fc <_svfprintf_r+0x1d4>
 800966a:	2300      	movs	r3, #0
 800966c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800966e:	9314      	str	r3, [sp, #80]	; 0x50
 8009670:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009672:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009674:	3b30      	subs	r3, #48	; 0x30
 8009676:	fb07 3300 	mla	r3, r7, r0, r3
 800967a:	9314      	str	r3, [sp, #80]	; 0x50
 800967c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009680:	930b      	str	r3, [sp, #44]	; 0x2c
 8009682:	3b30      	subs	r3, #48	; 0x30
 8009684:	2b09      	cmp	r3, #9
 8009686:	d9f3      	bls.n	8009670 <_svfprintf_r+0x248>
 8009688:	e7e7      	b.n	800965a <_svfprintf_r+0x232>
 800968a:	f04a 0a08 	orr.w	sl, sl, #8
 800968e:	e7b5      	b.n	80095fc <_svfprintf_r+0x1d4>
 8009690:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009692:	781b      	ldrb	r3, [r3, #0]
 8009694:	2b68      	cmp	r3, #104	; 0x68
 8009696:	bf01      	itttt	eq
 8009698:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800969a:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800969e:	3301      	addeq	r3, #1
 80096a0:	930f      	streq	r3, [sp, #60]	; 0x3c
 80096a2:	bf18      	it	ne
 80096a4:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 80096a8:	e7a8      	b.n	80095fc <_svfprintf_r+0x1d4>
 80096aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80096ac:	781b      	ldrb	r3, [r3, #0]
 80096ae:	2b6c      	cmp	r3, #108	; 0x6c
 80096b0:	d105      	bne.n	80096be <_svfprintf_r+0x296>
 80096b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80096b4:	3301      	adds	r3, #1
 80096b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80096b8:	f04a 0a20 	orr.w	sl, sl, #32
 80096bc:	e79e      	b.n	80095fc <_svfprintf_r+0x1d4>
 80096be:	f04a 0a10 	orr.w	sl, sl, #16
 80096c2:	e79b      	b.n	80095fc <_svfprintf_r+0x1d4>
 80096c4:	4632      	mov	r2, r6
 80096c6:	2000      	movs	r0, #0
 80096c8:	f852 3b04 	ldr.w	r3, [r2], #4
 80096cc:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80096d0:	920a      	str	r2, [sp, #40]	; 0x28
 80096d2:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80096d6:	ab39      	add	r3, sp, #228	; 0xe4
 80096d8:	4607      	mov	r7, r0
 80096da:	f04f 0801 	mov.w	r8, #1
 80096de:	4606      	mov	r6, r0
 80096e0:	4605      	mov	r5, r0
 80096e2:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80096e6:	9307      	str	r3, [sp, #28]
 80096e8:	e1a9      	b.n	8009a3e <_svfprintf_r+0x616>
 80096ea:	f04a 0a10 	orr.w	sl, sl, #16
 80096ee:	f01a 0f20 	tst.w	sl, #32
 80096f2:	d011      	beq.n	8009718 <_svfprintf_r+0x2f0>
 80096f4:	3607      	adds	r6, #7
 80096f6:	f026 0307 	bic.w	r3, r6, #7
 80096fa:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80096fe:	930a      	str	r3, [sp, #40]	; 0x28
 8009700:	2e00      	cmp	r6, #0
 8009702:	f177 0300 	sbcs.w	r3, r7, #0
 8009706:	da05      	bge.n	8009714 <_svfprintf_r+0x2ec>
 8009708:	232d      	movs	r3, #45	; 0x2d
 800970a:	4276      	negs	r6, r6
 800970c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8009710:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009714:	2301      	movs	r3, #1
 8009716:	e377      	b.n	8009e08 <_svfprintf_r+0x9e0>
 8009718:	1d33      	adds	r3, r6, #4
 800971a:	f01a 0f10 	tst.w	sl, #16
 800971e:	930a      	str	r3, [sp, #40]	; 0x28
 8009720:	d002      	beq.n	8009728 <_svfprintf_r+0x300>
 8009722:	6836      	ldr	r6, [r6, #0]
 8009724:	17f7      	asrs	r7, r6, #31
 8009726:	e7eb      	b.n	8009700 <_svfprintf_r+0x2d8>
 8009728:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800972c:	6836      	ldr	r6, [r6, #0]
 800972e:	d001      	beq.n	8009734 <_svfprintf_r+0x30c>
 8009730:	b236      	sxth	r6, r6
 8009732:	e7f7      	b.n	8009724 <_svfprintf_r+0x2fc>
 8009734:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009738:	bf18      	it	ne
 800973a:	b276      	sxtbne	r6, r6
 800973c:	e7f2      	b.n	8009724 <_svfprintf_r+0x2fc>
 800973e:	3607      	adds	r6, #7
 8009740:	f026 0307 	bic.w	r3, r6, #7
 8009744:	4619      	mov	r1, r3
 8009746:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800974a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800974e:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8009752:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8009756:	910a      	str	r1, [sp, #40]	; 0x28
 8009758:	f04f 32ff 	mov.w	r2, #4294967295
 800975c:	4630      	mov	r0, r6
 800975e:	4629      	mov	r1, r5
 8009760:	4b32      	ldr	r3, [pc, #200]	; (800982c <_svfprintf_r+0x404>)
 8009762:	f7f7 f953 	bl	8000a0c <__aeabi_dcmpun>
 8009766:	bb08      	cbnz	r0, 80097ac <_svfprintf_r+0x384>
 8009768:	f04f 32ff 	mov.w	r2, #4294967295
 800976c:	4630      	mov	r0, r6
 800976e:	4629      	mov	r1, r5
 8009770:	4b2e      	ldr	r3, [pc, #184]	; (800982c <_svfprintf_r+0x404>)
 8009772:	f7f7 f92d 	bl	80009d0 <__aeabi_dcmple>
 8009776:	b9c8      	cbnz	r0, 80097ac <_svfprintf_r+0x384>
 8009778:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800977c:	2200      	movs	r2, #0
 800977e:	2300      	movs	r3, #0
 8009780:	f7f7 f91c 	bl	80009bc <__aeabi_dcmplt>
 8009784:	b110      	cbz	r0, 800978c <_svfprintf_r+0x364>
 8009786:	232d      	movs	r3, #45	; 0x2d
 8009788:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800978c:	4a28      	ldr	r2, [pc, #160]	; (8009830 <_svfprintf_r+0x408>)
 800978e:	4829      	ldr	r0, [pc, #164]	; (8009834 <_svfprintf_r+0x40c>)
 8009790:	4613      	mov	r3, r2
 8009792:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009794:	2700      	movs	r7, #0
 8009796:	2947      	cmp	r1, #71	; 0x47
 8009798:	bfc8      	it	gt
 800979a:	4603      	movgt	r3, r0
 800979c:	f04f 0803 	mov.w	r8, #3
 80097a0:	9307      	str	r3, [sp, #28]
 80097a2:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 80097a6:	463e      	mov	r6, r7
 80097a8:	f000 bc24 	b.w	8009ff4 <_svfprintf_r+0xbcc>
 80097ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80097b0:	4610      	mov	r0, r2
 80097b2:	4619      	mov	r1, r3
 80097b4:	f7f7 f92a 	bl	8000a0c <__aeabi_dcmpun>
 80097b8:	4607      	mov	r7, r0
 80097ba:	b148      	cbz	r0, 80097d0 <_svfprintf_r+0x3a8>
 80097bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80097be:	4a1e      	ldr	r2, [pc, #120]	; (8009838 <_svfprintf_r+0x410>)
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	bfb8      	it	lt
 80097c4:	232d      	movlt	r3, #45	; 0x2d
 80097c6:	481d      	ldr	r0, [pc, #116]	; (800983c <_svfprintf_r+0x414>)
 80097c8:	bfb8      	it	lt
 80097ca:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80097ce:	e7df      	b.n	8009790 <_svfprintf_r+0x368>
 80097d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097d2:	f023 0320 	bic.w	r3, r3, #32
 80097d6:	2b41      	cmp	r3, #65	; 0x41
 80097d8:	930c      	str	r3, [sp, #48]	; 0x30
 80097da:	d131      	bne.n	8009840 <_svfprintf_r+0x418>
 80097dc:	2330      	movs	r3, #48	; 0x30
 80097de:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80097e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097e4:	f04a 0a02 	orr.w	sl, sl, #2
 80097e8:	2b61      	cmp	r3, #97	; 0x61
 80097ea:	bf0c      	ite	eq
 80097ec:	2378      	moveq	r3, #120	; 0x78
 80097ee:	2358      	movne	r3, #88	; 0x58
 80097f0:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 80097f4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80097f8:	f340 81fa 	ble.w	8009bf0 <_svfprintf_r+0x7c8>
 80097fc:	4648      	mov	r0, r9
 80097fe:	f108 0101 	add.w	r1, r8, #1
 8009802:	f7ff fad1 	bl	8008da8 <_malloc_r>
 8009806:	9007      	str	r0, [sp, #28]
 8009808:	2800      	cmp	r0, #0
 800980a:	f040 81f4 	bne.w	8009bf6 <_svfprintf_r+0x7ce>
 800980e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8009812:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009816:	f8ab 300c 	strh.w	r3, [fp, #12]
 800981a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800981e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009822:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009824:	bf18      	it	ne
 8009826:	f04f 33ff 	movne.w	r3, #4294967295
 800982a:	e621      	b.n	8009470 <_svfprintf_r+0x48>
 800982c:	7fefffff 	.word	0x7fefffff
 8009830:	08018638 	.word	0x08018638
 8009834:	0801863c 	.word	0x0801863c
 8009838:	08018640 	.word	0x08018640
 800983c:	08018644 	.word	0x08018644
 8009840:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009844:	f000 81d9 	beq.w	8009bfa <_svfprintf_r+0x7d2>
 8009848:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800984a:	2b47      	cmp	r3, #71	; 0x47
 800984c:	d105      	bne.n	800985a <_svfprintf_r+0x432>
 800984e:	f1b8 0f00 	cmp.w	r8, #0
 8009852:	d102      	bne.n	800985a <_svfprintf_r+0x432>
 8009854:	4647      	mov	r7, r8
 8009856:	f04f 0801 	mov.w	r8, #1
 800985a:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 800985e:	9315      	str	r3, [sp, #84]	; 0x54
 8009860:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009862:	1e1d      	subs	r5, r3, #0
 8009864:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009866:	9308      	str	r3, [sp, #32]
 8009868:	bfb7      	itett	lt
 800986a:	462b      	movlt	r3, r5
 800986c:	2300      	movge	r3, #0
 800986e:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8009872:	232d      	movlt	r3, #45	; 0x2d
 8009874:	931c      	str	r3, [sp, #112]	; 0x70
 8009876:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009878:	2b41      	cmp	r3, #65	; 0x41
 800987a:	f040 81d7 	bne.w	8009c2c <_svfprintf_r+0x804>
 800987e:	aa20      	add	r2, sp, #128	; 0x80
 8009880:	4629      	mov	r1, r5
 8009882:	9808      	ldr	r0, [sp, #32]
 8009884:	f004 fa3e 	bl	800dd04 <frexp>
 8009888:	2200      	movs	r2, #0
 800988a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800988e:	f7f6 fe23 	bl	80004d8 <__aeabi_dmul>
 8009892:	4602      	mov	r2, r0
 8009894:	460b      	mov	r3, r1
 8009896:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800989a:	2200      	movs	r2, #0
 800989c:	2300      	movs	r3, #0
 800989e:	f7f7 f883 	bl	80009a8 <__aeabi_dcmpeq>
 80098a2:	b108      	cbz	r0, 80098a8 <_svfprintf_r+0x480>
 80098a4:	2301      	movs	r3, #1
 80098a6:	9320      	str	r3, [sp, #128]	; 0x80
 80098a8:	4eb4      	ldr	r6, [pc, #720]	; (8009b7c <_svfprintf_r+0x754>)
 80098aa:	4bb5      	ldr	r3, [pc, #724]	; (8009b80 <_svfprintf_r+0x758>)
 80098ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80098ae:	9d07      	ldr	r5, [sp, #28]
 80098b0:	2a61      	cmp	r2, #97	; 0x61
 80098b2:	bf18      	it	ne
 80098b4:	461e      	movne	r6, r3
 80098b6:	9617      	str	r6, [sp, #92]	; 0x5c
 80098b8:	f108 36ff 	add.w	r6, r8, #4294967295
 80098bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80098c0:	2200      	movs	r2, #0
 80098c2:	4bb0      	ldr	r3, [pc, #704]	; (8009b84 <_svfprintf_r+0x75c>)
 80098c4:	f7f6 fe08 	bl	80004d8 <__aeabi_dmul>
 80098c8:	4602      	mov	r2, r0
 80098ca:	460b      	mov	r3, r1
 80098cc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80098d0:	f7f7 f8b2 	bl	8000a38 <__aeabi_d2iz>
 80098d4:	901d      	str	r0, [sp, #116]	; 0x74
 80098d6:	f7f6 fd95 	bl	8000404 <__aeabi_i2d>
 80098da:	4602      	mov	r2, r0
 80098dc:	460b      	mov	r3, r1
 80098de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80098e2:	f7f6 fc41 	bl	8000168 <__aeabi_dsub>
 80098e6:	4602      	mov	r2, r0
 80098e8:	460b      	mov	r3, r1
 80098ea:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80098ee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80098f0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80098f2:	960d      	str	r6, [sp, #52]	; 0x34
 80098f4:	5c9b      	ldrb	r3, [r3, r2]
 80098f6:	f805 3b01 	strb.w	r3, [r5], #1
 80098fa:	1c73      	adds	r3, r6, #1
 80098fc:	d006      	beq.n	800990c <_svfprintf_r+0x4e4>
 80098fe:	2200      	movs	r2, #0
 8009900:	2300      	movs	r3, #0
 8009902:	3e01      	subs	r6, #1
 8009904:	f7f7 f850 	bl	80009a8 <__aeabi_dcmpeq>
 8009908:	2800      	cmp	r0, #0
 800990a:	d0d7      	beq.n	80098bc <_svfprintf_r+0x494>
 800990c:	2200      	movs	r2, #0
 800990e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009912:	4b9d      	ldr	r3, [pc, #628]	; (8009b88 <_svfprintf_r+0x760>)
 8009914:	f7f7 f870 	bl	80009f8 <__aeabi_dcmpgt>
 8009918:	b960      	cbnz	r0, 8009934 <_svfprintf_r+0x50c>
 800991a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800991e:	2200      	movs	r2, #0
 8009920:	4b99      	ldr	r3, [pc, #612]	; (8009b88 <_svfprintf_r+0x760>)
 8009922:	f7f7 f841 	bl	80009a8 <__aeabi_dcmpeq>
 8009926:	2800      	cmp	r0, #0
 8009928:	f000 817b 	beq.w	8009c22 <_svfprintf_r+0x7fa>
 800992c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800992e:	07d8      	lsls	r0, r3, #31
 8009930:	f140 8177 	bpl.w	8009c22 <_svfprintf_r+0x7fa>
 8009934:	2030      	movs	r0, #48	; 0x30
 8009936:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009938:	9524      	str	r5, [sp, #144]	; 0x90
 800993a:	7bd9      	ldrb	r1, [r3, #15]
 800993c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800993e:	1e53      	subs	r3, r2, #1
 8009940:	9324      	str	r3, [sp, #144]	; 0x90
 8009942:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8009946:	428b      	cmp	r3, r1
 8009948:	f000 815a 	beq.w	8009c00 <_svfprintf_r+0x7d8>
 800994c:	2b39      	cmp	r3, #57	; 0x39
 800994e:	bf0b      	itete	eq
 8009950:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8009952:	3301      	addne	r3, #1
 8009954:	7a9b      	ldrbeq	r3, [r3, #10]
 8009956:	b2db      	uxtbne	r3, r3
 8009958:	f802 3c01 	strb.w	r3, [r2, #-1]
 800995c:	9b07      	ldr	r3, [sp, #28]
 800995e:	1aeb      	subs	r3, r5, r3
 8009960:	9308      	str	r3, [sp, #32]
 8009962:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009964:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009966:	2b47      	cmp	r3, #71	; 0x47
 8009968:	f040 81ad 	bne.w	8009cc6 <_svfprintf_r+0x89e>
 800996c:	1ce9      	adds	r1, r5, #3
 800996e:	db02      	blt.n	8009976 <_svfprintf_r+0x54e>
 8009970:	45a8      	cmp	r8, r5
 8009972:	f280 81cf 	bge.w	8009d14 <_svfprintf_r+0x8ec>
 8009976:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009978:	3b02      	subs	r3, #2
 800997a:	930b      	str	r3, [sp, #44]	; 0x2c
 800997c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800997e:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8009982:	f021 0120 	bic.w	r1, r1, #32
 8009986:	2941      	cmp	r1, #65	; 0x41
 8009988:	bf08      	it	eq
 800998a:	320f      	addeq	r2, #15
 800998c:	f105 33ff 	add.w	r3, r5, #4294967295
 8009990:	bf06      	itte	eq
 8009992:	b2d2      	uxtbeq	r2, r2
 8009994:	2101      	moveq	r1, #1
 8009996:	2100      	movne	r1, #0
 8009998:	2b00      	cmp	r3, #0
 800999a:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800999e:	bfb4      	ite	lt
 80099a0:	222d      	movlt	r2, #45	; 0x2d
 80099a2:	222b      	movge	r2, #43	; 0x2b
 80099a4:	9320      	str	r3, [sp, #128]	; 0x80
 80099a6:	bfb8      	it	lt
 80099a8:	f1c5 0301 	rsblt	r3, r5, #1
 80099ac:	2b09      	cmp	r3, #9
 80099ae:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80099b2:	f340 819e 	ble.w	8009cf2 <_svfprintf_r+0x8ca>
 80099b6:	260a      	movs	r6, #10
 80099b8:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80099bc:	fb93 f5f6 	sdiv	r5, r3, r6
 80099c0:	4611      	mov	r1, r2
 80099c2:	fb06 3015 	mls	r0, r6, r5, r3
 80099c6:	3030      	adds	r0, #48	; 0x30
 80099c8:	f801 0c01 	strb.w	r0, [r1, #-1]
 80099cc:	4618      	mov	r0, r3
 80099ce:	2863      	cmp	r0, #99	; 0x63
 80099d0:	462b      	mov	r3, r5
 80099d2:	f102 32ff 	add.w	r2, r2, #4294967295
 80099d6:	dcf1      	bgt.n	80099bc <_svfprintf_r+0x594>
 80099d8:	3330      	adds	r3, #48	; 0x30
 80099da:	1e88      	subs	r0, r1, #2
 80099dc:	f802 3c01 	strb.w	r3, [r2, #-1]
 80099e0:	4603      	mov	r3, r0
 80099e2:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80099e6:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80099ea:	42ab      	cmp	r3, r5
 80099ec:	f0c0 817c 	bcc.w	8009ce8 <_svfprintf_r+0x8c0>
 80099f0:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 80099f4:	1a52      	subs	r2, r2, r1
 80099f6:	42a8      	cmp	r0, r5
 80099f8:	bf88      	it	hi
 80099fa:	2200      	movhi	r2, #0
 80099fc:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8009a00:	441a      	add	r2, r3
 8009a02:	ab22      	add	r3, sp, #136	; 0x88
 8009a04:	1ad3      	subs	r3, r2, r3
 8009a06:	9a08      	ldr	r2, [sp, #32]
 8009a08:	931a      	str	r3, [sp, #104]	; 0x68
 8009a0a:	2a01      	cmp	r2, #1
 8009a0c:	eb03 0802 	add.w	r8, r3, r2
 8009a10:	dc02      	bgt.n	8009a18 <_svfprintf_r+0x5f0>
 8009a12:	f01a 0f01 	tst.w	sl, #1
 8009a16:	d001      	beq.n	8009a1c <_svfprintf_r+0x5f4>
 8009a18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a1a:	4498      	add	r8, r3
 8009a1c:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8009a20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009a24:	9315      	str	r3, [sp, #84]	; 0x54
 8009a26:	2300      	movs	r3, #0
 8009a28:	461d      	mov	r5, r3
 8009a2a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009a2e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009a30:	b113      	cbz	r3, 8009a38 <_svfprintf_r+0x610>
 8009a32:	232d      	movs	r3, #45	; 0x2d
 8009a34:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009a38:	2600      	movs	r6, #0
 8009a3a:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8009a3e:	4546      	cmp	r6, r8
 8009a40:	4633      	mov	r3, r6
 8009a42:	bfb8      	it	lt
 8009a44:	4643      	movlt	r3, r8
 8009a46:	9315      	str	r3, [sp, #84]	; 0x54
 8009a48:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009a4c:	b113      	cbz	r3, 8009a54 <_svfprintf_r+0x62c>
 8009a4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a50:	3301      	adds	r3, #1
 8009a52:	9315      	str	r3, [sp, #84]	; 0x54
 8009a54:	f01a 0302 	ands.w	r3, sl, #2
 8009a58:	931c      	str	r3, [sp, #112]	; 0x70
 8009a5a:	bf1e      	ittt	ne
 8009a5c:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8009a5e:	3302      	addne	r3, #2
 8009a60:	9315      	strne	r3, [sp, #84]	; 0x54
 8009a62:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8009a66:	931d      	str	r3, [sp, #116]	; 0x74
 8009a68:	d121      	bne.n	8009aae <_svfprintf_r+0x686>
 8009a6a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009a6e:	1a9b      	subs	r3, r3, r2
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	9317      	str	r3, [sp, #92]	; 0x5c
 8009a74:	dd1b      	ble.n	8009aae <_svfprintf_r+0x686>
 8009a76:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009a7a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009a7c:	3301      	adds	r3, #1
 8009a7e:	2810      	cmp	r0, #16
 8009a80:	4842      	ldr	r0, [pc, #264]	; (8009b8c <_svfprintf_r+0x764>)
 8009a82:	f104 0108 	add.w	r1, r4, #8
 8009a86:	6020      	str	r0, [r4, #0]
 8009a88:	f300 82e6 	bgt.w	800a058 <_svfprintf_r+0xc30>
 8009a8c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009a8e:	2b07      	cmp	r3, #7
 8009a90:	4402      	add	r2, r0
 8009a92:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009a96:	6060      	str	r0, [r4, #4]
 8009a98:	f340 82f3 	ble.w	800a082 <_svfprintf_r+0xc5a>
 8009a9c:	4659      	mov	r1, fp
 8009a9e:	4648      	mov	r0, r9
 8009aa0:	aa26      	add	r2, sp, #152	; 0x98
 8009aa2:	f004 f9b9 	bl	800de18 <__ssprint_r>
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	f040 8636 	bne.w	800a718 <_svfprintf_r+0x12f0>
 8009aac:	ac29      	add	r4, sp, #164	; 0xa4
 8009aae:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009ab2:	b173      	cbz	r3, 8009ad2 <_svfprintf_r+0x6aa>
 8009ab4:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8009ab8:	6023      	str	r3, [r4, #0]
 8009aba:	2301      	movs	r3, #1
 8009abc:	6063      	str	r3, [r4, #4]
 8009abe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009ac0:	3301      	adds	r3, #1
 8009ac2:	9328      	str	r3, [sp, #160]	; 0xa0
 8009ac4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009ac6:	3301      	adds	r3, #1
 8009ac8:	2b07      	cmp	r3, #7
 8009aca:	9327      	str	r3, [sp, #156]	; 0x9c
 8009acc:	f300 82db 	bgt.w	800a086 <_svfprintf_r+0xc5e>
 8009ad0:	3408      	adds	r4, #8
 8009ad2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009ad4:	b16b      	cbz	r3, 8009af2 <_svfprintf_r+0x6ca>
 8009ad6:	ab1f      	add	r3, sp, #124	; 0x7c
 8009ad8:	6023      	str	r3, [r4, #0]
 8009ada:	2302      	movs	r3, #2
 8009adc:	6063      	str	r3, [r4, #4]
 8009ade:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009ae0:	3302      	adds	r3, #2
 8009ae2:	9328      	str	r3, [sp, #160]	; 0xa0
 8009ae4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009ae6:	3301      	adds	r3, #1
 8009ae8:	2b07      	cmp	r3, #7
 8009aea:	9327      	str	r3, [sp, #156]	; 0x9c
 8009aec:	f300 82d5 	bgt.w	800a09a <_svfprintf_r+0xc72>
 8009af0:	3408      	adds	r4, #8
 8009af2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009af4:	2b80      	cmp	r3, #128	; 0x80
 8009af6:	d121      	bne.n	8009b3c <_svfprintf_r+0x714>
 8009af8:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009afc:	1a9b      	subs	r3, r3, r2
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	9317      	str	r3, [sp, #92]	; 0x5c
 8009b02:	dd1b      	ble.n	8009b3c <_svfprintf_r+0x714>
 8009b04:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009b08:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009b0a:	3301      	adds	r3, #1
 8009b0c:	2810      	cmp	r0, #16
 8009b0e:	4820      	ldr	r0, [pc, #128]	; (8009b90 <_svfprintf_r+0x768>)
 8009b10:	f104 0108 	add.w	r1, r4, #8
 8009b14:	6020      	str	r0, [r4, #0]
 8009b16:	f300 82ca 	bgt.w	800a0ae <_svfprintf_r+0xc86>
 8009b1a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009b1c:	2b07      	cmp	r3, #7
 8009b1e:	4402      	add	r2, r0
 8009b20:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009b24:	6060      	str	r0, [r4, #4]
 8009b26:	f340 82d7 	ble.w	800a0d8 <_svfprintf_r+0xcb0>
 8009b2a:	4659      	mov	r1, fp
 8009b2c:	4648      	mov	r0, r9
 8009b2e:	aa26      	add	r2, sp, #152	; 0x98
 8009b30:	f004 f972 	bl	800de18 <__ssprint_r>
 8009b34:	2800      	cmp	r0, #0
 8009b36:	f040 85ef 	bne.w	800a718 <_svfprintf_r+0x12f0>
 8009b3a:	ac29      	add	r4, sp, #164	; 0xa4
 8009b3c:	eba6 0608 	sub.w	r6, r6, r8
 8009b40:	2e00      	cmp	r6, #0
 8009b42:	dd27      	ble.n	8009b94 <_svfprintf_r+0x76c>
 8009b44:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009b48:	4811      	ldr	r0, [pc, #68]	; (8009b90 <_svfprintf_r+0x768>)
 8009b4a:	2e10      	cmp	r6, #16
 8009b4c:	f103 0301 	add.w	r3, r3, #1
 8009b50:	f104 0108 	add.w	r1, r4, #8
 8009b54:	6020      	str	r0, [r4, #0]
 8009b56:	f300 82c1 	bgt.w	800a0dc <_svfprintf_r+0xcb4>
 8009b5a:	6066      	str	r6, [r4, #4]
 8009b5c:	2b07      	cmp	r3, #7
 8009b5e:	4416      	add	r6, r2
 8009b60:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009b64:	f340 82cd 	ble.w	800a102 <_svfprintf_r+0xcda>
 8009b68:	4659      	mov	r1, fp
 8009b6a:	4648      	mov	r0, r9
 8009b6c:	aa26      	add	r2, sp, #152	; 0x98
 8009b6e:	f004 f953 	bl	800de18 <__ssprint_r>
 8009b72:	2800      	cmp	r0, #0
 8009b74:	f040 85d0 	bne.w	800a718 <_svfprintf_r+0x12f0>
 8009b78:	ac29      	add	r4, sp, #164	; 0xa4
 8009b7a:	e00b      	b.n	8009b94 <_svfprintf_r+0x76c>
 8009b7c:	08018648 	.word	0x08018648
 8009b80:	08018659 	.word	0x08018659
 8009b84:	40300000 	.word	0x40300000
 8009b88:	3fe00000 	.word	0x3fe00000
 8009b8c:	0801866c 	.word	0x0801866c
 8009b90:	0801867c 	.word	0x0801867c
 8009b94:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009b98:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8009b9a:	f040 82b9 	bne.w	800a110 <_svfprintf_r+0xce8>
 8009b9e:	9b07      	ldr	r3, [sp, #28]
 8009ba0:	4446      	add	r6, r8
 8009ba2:	e9c4 3800 	strd	r3, r8, [r4]
 8009ba6:	9628      	str	r6, [sp, #160]	; 0xa0
 8009ba8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009baa:	3301      	adds	r3, #1
 8009bac:	2b07      	cmp	r3, #7
 8009bae:	9327      	str	r3, [sp, #156]	; 0x9c
 8009bb0:	f300 82f4 	bgt.w	800a19c <_svfprintf_r+0xd74>
 8009bb4:	3408      	adds	r4, #8
 8009bb6:	f01a 0f04 	tst.w	sl, #4
 8009bba:	f040 858e 	bne.w	800a6da <_svfprintf_r+0x12b2>
 8009bbe:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8009bc2:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009bc4:	428a      	cmp	r2, r1
 8009bc6:	bfac      	ite	ge
 8009bc8:	189b      	addge	r3, r3, r2
 8009bca:	185b      	addlt	r3, r3, r1
 8009bcc:	9313      	str	r3, [sp, #76]	; 0x4c
 8009bce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009bd0:	b13b      	cbz	r3, 8009be2 <_svfprintf_r+0x7ba>
 8009bd2:	4659      	mov	r1, fp
 8009bd4:	4648      	mov	r0, r9
 8009bd6:	aa26      	add	r2, sp, #152	; 0x98
 8009bd8:	f004 f91e 	bl	800de18 <__ssprint_r>
 8009bdc:	2800      	cmp	r0, #0
 8009bde:	f040 859b 	bne.w	800a718 <_svfprintf_r+0x12f0>
 8009be2:	2300      	movs	r3, #0
 8009be4:	9327      	str	r3, [sp, #156]	; 0x9c
 8009be6:	2f00      	cmp	r7, #0
 8009be8:	f040 85b2 	bne.w	800a750 <_svfprintf_r+0x1328>
 8009bec:	ac29      	add	r4, sp, #164	; 0xa4
 8009bee:	e0e3      	b.n	8009db8 <_svfprintf_r+0x990>
 8009bf0:	ab39      	add	r3, sp, #228	; 0xe4
 8009bf2:	9307      	str	r3, [sp, #28]
 8009bf4:	e631      	b.n	800985a <_svfprintf_r+0x432>
 8009bf6:	9f07      	ldr	r7, [sp, #28]
 8009bf8:	e62f      	b.n	800985a <_svfprintf_r+0x432>
 8009bfa:	f04f 0806 	mov.w	r8, #6
 8009bfe:	e62c      	b.n	800985a <_svfprintf_r+0x432>
 8009c00:	f802 0c01 	strb.w	r0, [r2, #-1]
 8009c04:	e69a      	b.n	800993c <_svfprintf_r+0x514>
 8009c06:	f803 0b01 	strb.w	r0, [r3], #1
 8009c0a:	1aca      	subs	r2, r1, r3
 8009c0c:	2a00      	cmp	r2, #0
 8009c0e:	dafa      	bge.n	8009c06 <_svfprintf_r+0x7de>
 8009c10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009c12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c14:	3201      	adds	r2, #1
 8009c16:	f103 0301 	add.w	r3, r3, #1
 8009c1a:	bfb8      	it	lt
 8009c1c:	2300      	movlt	r3, #0
 8009c1e:	441d      	add	r5, r3
 8009c20:	e69c      	b.n	800995c <_svfprintf_r+0x534>
 8009c22:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009c24:	462b      	mov	r3, r5
 8009c26:	2030      	movs	r0, #48	; 0x30
 8009c28:	18a9      	adds	r1, r5, r2
 8009c2a:	e7ee      	b.n	8009c0a <_svfprintf_r+0x7e2>
 8009c2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c2e:	2b46      	cmp	r3, #70	; 0x46
 8009c30:	d005      	beq.n	8009c3e <_svfprintf_r+0x816>
 8009c32:	2b45      	cmp	r3, #69	; 0x45
 8009c34:	d11b      	bne.n	8009c6e <_svfprintf_r+0x846>
 8009c36:	f108 0601 	add.w	r6, r8, #1
 8009c3a:	2302      	movs	r3, #2
 8009c3c:	e001      	b.n	8009c42 <_svfprintf_r+0x81a>
 8009c3e:	4646      	mov	r6, r8
 8009c40:	2303      	movs	r3, #3
 8009c42:	aa24      	add	r2, sp, #144	; 0x90
 8009c44:	9204      	str	r2, [sp, #16]
 8009c46:	aa21      	add	r2, sp, #132	; 0x84
 8009c48:	9203      	str	r2, [sp, #12]
 8009c4a:	aa20      	add	r2, sp, #128	; 0x80
 8009c4c:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8009c50:	9300      	str	r3, [sp, #0]
 8009c52:	4648      	mov	r0, r9
 8009c54:	462b      	mov	r3, r5
 8009c56:	9a08      	ldr	r2, [sp, #32]
 8009c58:	f002 f95a 	bl	800bf10 <_dtoa_r>
 8009c5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c5e:	9007      	str	r0, [sp, #28]
 8009c60:	2b47      	cmp	r3, #71	; 0x47
 8009c62:	d106      	bne.n	8009c72 <_svfprintf_r+0x84a>
 8009c64:	f01a 0f01 	tst.w	sl, #1
 8009c68:	d103      	bne.n	8009c72 <_svfprintf_r+0x84a>
 8009c6a:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8009c6c:	e676      	b.n	800995c <_svfprintf_r+0x534>
 8009c6e:	4646      	mov	r6, r8
 8009c70:	e7e3      	b.n	8009c3a <_svfprintf_r+0x812>
 8009c72:	9b07      	ldr	r3, [sp, #28]
 8009c74:	4433      	add	r3, r6
 8009c76:	930d      	str	r3, [sp, #52]	; 0x34
 8009c78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c7a:	2b46      	cmp	r3, #70	; 0x46
 8009c7c:	d111      	bne.n	8009ca2 <_svfprintf_r+0x87a>
 8009c7e:	9b07      	ldr	r3, [sp, #28]
 8009c80:	781b      	ldrb	r3, [r3, #0]
 8009c82:	2b30      	cmp	r3, #48	; 0x30
 8009c84:	d109      	bne.n	8009c9a <_svfprintf_r+0x872>
 8009c86:	2200      	movs	r2, #0
 8009c88:	2300      	movs	r3, #0
 8009c8a:	4629      	mov	r1, r5
 8009c8c:	9808      	ldr	r0, [sp, #32]
 8009c8e:	f7f6 fe8b 	bl	80009a8 <__aeabi_dcmpeq>
 8009c92:	b910      	cbnz	r0, 8009c9a <_svfprintf_r+0x872>
 8009c94:	f1c6 0601 	rsb	r6, r6, #1
 8009c98:	9620      	str	r6, [sp, #128]	; 0x80
 8009c9a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009c9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009c9e:	441a      	add	r2, r3
 8009ca0:	920d      	str	r2, [sp, #52]	; 0x34
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	4629      	mov	r1, r5
 8009ca8:	9808      	ldr	r0, [sp, #32]
 8009caa:	f7f6 fe7d 	bl	80009a8 <__aeabi_dcmpeq>
 8009cae:	b108      	cbz	r0, 8009cb4 <_svfprintf_r+0x88c>
 8009cb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009cb2:	9324      	str	r3, [sp, #144]	; 0x90
 8009cb4:	2230      	movs	r2, #48	; 0x30
 8009cb6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009cb8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009cba:	4299      	cmp	r1, r3
 8009cbc:	d9d5      	bls.n	8009c6a <_svfprintf_r+0x842>
 8009cbe:	1c59      	adds	r1, r3, #1
 8009cc0:	9124      	str	r1, [sp, #144]	; 0x90
 8009cc2:	701a      	strb	r2, [r3, #0]
 8009cc4:	e7f7      	b.n	8009cb6 <_svfprintf_r+0x88e>
 8009cc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cc8:	2b46      	cmp	r3, #70	; 0x46
 8009cca:	f47f ae57 	bne.w	800997c <_svfprintf_r+0x554>
 8009cce:	f00a 0301 	and.w	r3, sl, #1
 8009cd2:	2d00      	cmp	r5, #0
 8009cd4:	ea43 0308 	orr.w	r3, r3, r8
 8009cd8:	dd18      	ble.n	8009d0c <_svfprintf_r+0x8e4>
 8009cda:	b383      	cbz	r3, 8009d3e <_svfprintf_r+0x916>
 8009cdc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009cde:	18eb      	adds	r3, r5, r3
 8009ce0:	4498      	add	r8, r3
 8009ce2:	2366      	movs	r3, #102	; 0x66
 8009ce4:	930b      	str	r3, [sp, #44]	; 0x2c
 8009ce6:	e030      	b.n	8009d4a <_svfprintf_r+0x922>
 8009ce8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009cec:	f802 6b01 	strb.w	r6, [r2], #1
 8009cf0:	e67b      	b.n	80099ea <_svfprintf_r+0x5c2>
 8009cf2:	b941      	cbnz	r1, 8009d06 <_svfprintf_r+0x8de>
 8009cf4:	2230      	movs	r2, #48	; 0x30
 8009cf6:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8009cfa:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8009cfe:	3330      	adds	r3, #48	; 0x30
 8009d00:	f802 3b01 	strb.w	r3, [r2], #1
 8009d04:	e67d      	b.n	8009a02 <_svfprintf_r+0x5da>
 8009d06:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009d0a:	e7f8      	b.n	8009cfe <_svfprintf_r+0x8d6>
 8009d0c:	b1cb      	cbz	r3, 8009d42 <_svfprintf_r+0x91a>
 8009d0e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009d10:	3301      	adds	r3, #1
 8009d12:	e7e5      	b.n	8009ce0 <_svfprintf_r+0x8b8>
 8009d14:	9b08      	ldr	r3, [sp, #32]
 8009d16:	429d      	cmp	r5, r3
 8009d18:	db07      	blt.n	8009d2a <_svfprintf_r+0x902>
 8009d1a:	f01a 0f01 	tst.w	sl, #1
 8009d1e:	d029      	beq.n	8009d74 <_svfprintf_r+0x94c>
 8009d20:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009d22:	eb05 0803 	add.w	r8, r5, r3
 8009d26:	2367      	movs	r3, #103	; 0x67
 8009d28:	e7dc      	b.n	8009ce4 <_svfprintf_r+0x8bc>
 8009d2a:	9b08      	ldr	r3, [sp, #32]
 8009d2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009d2e:	2d00      	cmp	r5, #0
 8009d30:	eb03 0802 	add.w	r8, r3, r2
 8009d34:	dcf7      	bgt.n	8009d26 <_svfprintf_r+0x8fe>
 8009d36:	f1c5 0301 	rsb	r3, r5, #1
 8009d3a:	4498      	add	r8, r3
 8009d3c:	e7f3      	b.n	8009d26 <_svfprintf_r+0x8fe>
 8009d3e:	46a8      	mov	r8, r5
 8009d40:	e7cf      	b.n	8009ce2 <_svfprintf_r+0x8ba>
 8009d42:	2366      	movs	r3, #102	; 0x66
 8009d44:	f04f 0801 	mov.w	r8, #1
 8009d48:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d4a:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8009d4e:	930d      	str	r3, [sp, #52]	; 0x34
 8009d50:	d023      	beq.n	8009d9a <_svfprintf_r+0x972>
 8009d52:	2300      	movs	r3, #0
 8009d54:	2d00      	cmp	r5, #0
 8009d56:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009d5a:	f77f ae68 	ble.w	8009a2e <_svfprintf_r+0x606>
 8009d5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d60:	781b      	ldrb	r3, [r3, #0]
 8009d62:	2bff      	cmp	r3, #255	; 0xff
 8009d64:	d108      	bne.n	8009d78 <_svfprintf_r+0x950>
 8009d66:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009d6a:	4413      	add	r3, r2
 8009d6c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009d6e:	fb02 8803 	mla	r8, r2, r3, r8
 8009d72:	e65c      	b.n	8009a2e <_svfprintf_r+0x606>
 8009d74:	46a8      	mov	r8, r5
 8009d76:	e7d6      	b.n	8009d26 <_svfprintf_r+0x8fe>
 8009d78:	42ab      	cmp	r3, r5
 8009d7a:	daf4      	bge.n	8009d66 <_svfprintf_r+0x93e>
 8009d7c:	1aed      	subs	r5, r5, r3
 8009d7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d80:	785b      	ldrb	r3, [r3, #1]
 8009d82:	b133      	cbz	r3, 8009d92 <_svfprintf_r+0x96a>
 8009d84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d86:	3301      	adds	r3, #1
 8009d88:	930d      	str	r3, [sp, #52]	; 0x34
 8009d8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d8c:	3301      	adds	r3, #1
 8009d8e:	930e      	str	r3, [sp, #56]	; 0x38
 8009d90:	e7e5      	b.n	8009d5e <_svfprintf_r+0x936>
 8009d92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d94:	3301      	adds	r3, #1
 8009d96:	930c      	str	r3, [sp, #48]	; 0x30
 8009d98:	e7e1      	b.n	8009d5e <_svfprintf_r+0x936>
 8009d9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d9c:	930c      	str	r3, [sp, #48]	; 0x30
 8009d9e:	e646      	b.n	8009a2e <_svfprintf_r+0x606>
 8009da0:	4632      	mov	r2, r6
 8009da2:	f852 3b04 	ldr.w	r3, [r2], #4
 8009da6:	f01a 0f20 	tst.w	sl, #32
 8009daa:	920a      	str	r2, [sp, #40]	; 0x28
 8009dac:	d009      	beq.n	8009dc2 <_svfprintf_r+0x99a>
 8009dae:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009db0:	4610      	mov	r0, r2
 8009db2:	17d1      	asrs	r1, r2, #31
 8009db4:	e9c3 0100 	strd	r0, r1, [r3]
 8009db8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009dba:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009dbc:	9307      	str	r3, [sp, #28]
 8009dbe:	f7ff bb6f 	b.w	80094a0 <_svfprintf_r+0x78>
 8009dc2:	f01a 0f10 	tst.w	sl, #16
 8009dc6:	d002      	beq.n	8009dce <_svfprintf_r+0x9a6>
 8009dc8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009dca:	601a      	str	r2, [r3, #0]
 8009dcc:	e7f4      	b.n	8009db8 <_svfprintf_r+0x990>
 8009dce:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009dd2:	d002      	beq.n	8009dda <_svfprintf_r+0x9b2>
 8009dd4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009dd6:	801a      	strh	r2, [r3, #0]
 8009dd8:	e7ee      	b.n	8009db8 <_svfprintf_r+0x990>
 8009dda:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009dde:	d0f3      	beq.n	8009dc8 <_svfprintf_r+0x9a0>
 8009de0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009de2:	701a      	strb	r2, [r3, #0]
 8009de4:	e7e8      	b.n	8009db8 <_svfprintf_r+0x990>
 8009de6:	f04a 0a10 	orr.w	sl, sl, #16
 8009dea:	f01a 0f20 	tst.w	sl, #32
 8009dee:	d01e      	beq.n	8009e2e <_svfprintf_r+0xa06>
 8009df0:	3607      	adds	r6, #7
 8009df2:	f026 0307 	bic.w	r3, r6, #7
 8009df6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009dfa:	930a      	str	r3, [sp, #40]	; 0x28
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009e02:	2200      	movs	r2, #0
 8009e04:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8009e08:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009e0c:	f000 84b1 	beq.w	800a772 <_svfprintf_r+0x134a>
 8009e10:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8009e14:	920c      	str	r2, [sp, #48]	; 0x30
 8009e16:	ea56 0207 	orrs.w	r2, r6, r7
 8009e1a:	f040 84b0 	bne.w	800a77e <_svfprintf_r+0x1356>
 8009e1e:	f1b8 0f00 	cmp.w	r8, #0
 8009e22:	f000 8103 	beq.w	800a02c <_svfprintf_r+0xc04>
 8009e26:	2b01      	cmp	r3, #1
 8009e28:	f040 84ac 	bne.w	800a784 <_svfprintf_r+0x135c>
 8009e2c:	e098      	b.n	8009f60 <_svfprintf_r+0xb38>
 8009e2e:	1d33      	adds	r3, r6, #4
 8009e30:	f01a 0f10 	tst.w	sl, #16
 8009e34:	930a      	str	r3, [sp, #40]	; 0x28
 8009e36:	d001      	beq.n	8009e3c <_svfprintf_r+0xa14>
 8009e38:	6836      	ldr	r6, [r6, #0]
 8009e3a:	e003      	b.n	8009e44 <_svfprintf_r+0xa1c>
 8009e3c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009e40:	d002      	beq.n	8009e48 <_svfprintf_r+0xa20>
 8009e42:	8836      	ldrh	r6, [r6, #0]
 8009e44:	2700      	movs	r7, #0
 8009e46:	e7d9      	b.n	8009dfc <_svfprintf_r+0x9d4>
 8009e48:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009e4c:	d0f4      	beq.n	8009e38 <_svfprintf_r+0xa10>
 8009e4e:	7836      	ldrb	r6, [r6, #0]
 8009e50:	e7f8      	b.n	8009e44 <_svfprintf_r+0xa1c>
 8009e52:	4633      	mov	r3, r6
 8009e54:	f853 6b04 	ldr.w	r6, [r3], #4
 8009e58:	2278      	movs	r2, #120	; 0x78
 8009e5a:	930a      	str	r3, [sp, #40]	; 0x28
 8009e5c:	f647 0330 	movw	r3, #30768	; 0x7830
 8009e60:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8009e64:	4ba8      	ldr	r3, [pc, #672]	; (800a108 <_svfprintf_r+0xce0>)
 8009e66:	2700      	movs	r7, #0
 8009e68:	931b      	str	r3, [sp, #108]	; 0x6c
 8009e6a:	f04a 0a02 	orr.w	sl, sl, #2
 8009e6e:	2302      	movs	r3, #2
 8009e70:	920b      	str	r2, [sp, #44]	; 0x2c
 8009e72:	e7c6      	b.n	8009e02 <_svfprintf_r+0x9da>
 8009e74:	4632      	mov	r2, r6
 8009e76:	2500      	movs	r5, #0
 8009e78:	f852 3b04 	ldr.w	r3, [r2], #4
 8009e7c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009e80:	9307      	str	r3, [sp, #28]
 8009e82:	920a      	str	r2, [sp, #40]	; 0x28
 8009e84:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8009e88:	d010      	beq.n	8009eac <_svfprintf_r+0xa84>
 8009e8a:	4642      	mov	r2, r8
 8009e8c:	4629      	mov	r1, r5
 8009e8e:	9807      	ldr	r0, [sp, #28]
 8009e90:	f003 fa24 	bl	800d2dc <memchr>
 8009e94:	4607      	mov	r7, r0
 8009e96:	2800      	cmp	r0, #0
 8009e98:	f43f ac85 	beq.w	80097a6 <_svfprintf_r+0x37e>
 8009e9c:	9b07      	ldr	r3, [sp, #28]
 8009e9e:	462f      	mov	r7, r5
 8009ea0:	462e      	mov	r6, r5
 8009ea2:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8009ea6:	eba0 0803 	sub.w	r8, r0, r3
 8009eaa:	e5c8      	b.n	8009a3e <_svfprintf_r+0x616>
 8009eac:	9807      	ldr	r0, [sp, #28]
 8009eae:	f7f6 f94f 	bl	8000150 <strlen>
 8009eb2:	462f      	mov	r7, r5
 8009eb4:	4680      	mov	r8, r0
 8009eb6:	e476      	b.n	80097a6 <_svfprintf_r+0x37e>
 8009eb8:	f04a 0a10 	orr.w	sl, sl, #16
 8009ebc:	f01a 0f20 	tst.w	sl, #32
 8009ec0:	d007      	beq.n	8009ed2 <_svfprintf_r+0xaaa>
 8009ec2:	3607      	adds	r6, #7
 8009ec4:	f026 0307 	bic.w	r3, r6, #7
 8009ec8:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009ecc:	930a      	str	r3, [sp, #40]	; 0x28
 8009ece:	2301      	movs	r3, #1
 8009ed0:	e797      	b.n	8009e02 <_svfprintf_r+0x9da>
 8009ed2:	1d33      	adds	r3, r6, #4
 8009ed4:	f01a 0f10 	tst.w	sl, #16
 8009ed8:	930a      	str	r3, [sp, #40]	; 0x28
 8009eda:	d001      	beq.n	8009ee0 <_svfprintf_r+0xab8>
 8009edc:	6836      	ldr	r6, [r6, #0]
 8009ede:	e003      	b.n	8009ee8 <_svfprintf_r+0xac0>
 8009ee0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009ee4:	d002      	beq.n	8009eec <_svfprintf_r+0xac4>
 8009ee6:	8836      	ldrh	r6, [r6, #0]
 8009ee8:	2700      	movs	r7, #0
 8009eea:	e7f0      	b.n	8009ece <_svfprintf_r+0xaa6>
 8009eec:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009ef0:	d0f4      	beq.n	8009edc <_svfprintf_r+0xab4>
 8009ef2:	7836      	ldrb	r6, [r6, #0]
 8009ef4:	e7f8      	b.n	8009ee8 <_svfprintf_r+0xac0>
 8009ef6:	4b85      	ldr	r3, [pc, #532]	; (800a10c <_svfprintf_r+0xce4>)
 8009ef8:	f01a 0f20 	tst.w	sl, #32
 8009efc:	931b      	str	r3, [sp, #108]	; 0x6c
 8009efe:	d019      	beq.n	8009f34 <_svfprintf_r+0xb0c>
 8009f00:	3607      	adds	r6, #7
 8009f02:	f026 0307 	bic.w	r3, r6, #7
 8009f06:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009f0a:	930a      	str	r3, [sp, #40]	; 0x28
 8009f0c:	f01a 0f01 	tst.w	sl, #1
 8009f10:	d00a      	beq.n	8009f28 <_svfprintf_r+0xb00>
 8009f12:	ea56 0307 	orrs.w	r3, r6, r7
 8009f16:	d007      	beq.n	8009f28 <_svfprintf_r+0xb00>
 8009f18:	2330      	movs	r3, #48	; 0x30
 8009f1a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009f1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f20:	f04a 0a02 	orr.w	sl, sl, #2
 8009f24:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8009f28:	2302      	movs	r3, #2
 8009f2a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009f2e:	e768      	b.n	8009e02 <_svfprintf_r+0x9da>
 8009f30:	4b75      	ldr	r3, [pc, #468]	; (800a108 <_svfprintf_r+0xce0>)
 8009f32:	e7e1      	b.n	8009ef8 <_svfprintf_r+0xad0>
 8009f34:	1d33      	adds	r3, r6, #4
 8009f36:	f01a 0f10 	tst.w	sl, #16
 8009f3a:	930a      	str	r3, [sp, #40]	; 0x28
 8009f3c:	d001      	beq.n	8009f42 <_svfprintf_r+0xb1a>
 8009f3e:	6836      	ldr	r6, [r6, #0]
 8009f40:	e003      	b.n	8009f4a <_svfprintf_r+0xb22>
 8009f42:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009f46:	d002      	beq.n	8009f4e <_svfprintf_r+0xb26>
 8009f48:	8836      	ldrh	r6, [r6, #0]
 8009f4a:	2700      	movs	r7, #0
 8009f4c:	e7de      	b.n	8009f0c <_svfprintf_r+0xae4>
 8009f4e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009f52:	d0f4      	beq.n	8009f3e <_svfprintf_r+0xb16>
 8009f54:	7836      	ldrb	r6, [r6, #0]
 8009f56:	e7f8      	b.n	8009f4a <_svfprintf_r+0xb22>
 8009f58:	2f00      	cmp	r7, #0
 8009f5a:	bf08      	it	eq
 8009f5c:	2e0a      	cmpeq	r6, #10
 8009f5e:	d206      	bcs.n	8009f6e <_svfprintf_r+0xb46>
 8009f60:	3630      	adds	r6, #48	; 0x30
 8009f62:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8009f66:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8009f6a:	f000 bc2d 	b.w	800a7c8 <_svfprintf_r+0x13a0>
 8009f6e:	2300      	movs	r3, #0
 8009f70:	9308      	str	r3, [sp, #32]
 8009f72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f74:	ad52      	add	r5, sp, #328	; 0x148
 8009f76:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8009f7a:	1e6b      	subs	r3, r5, #1
 8009f7c:	9307      	str	r3, [sp, #28]
 8009f7e:	220a      	movs	r2, #10
 8009f80:	2300      	movs	r3, #0
 8009f82:	4630      	mov	r0, r6
 8009f84:	4639      	mov	r1, r7
 8009f86:	f7f6 fdcf 	bl	8000b28 <__aeabi_uldivmod>
 8009f8a:	9b08      	ldr	r3, [sp, #32]
 8009f8c:	3230      	adds	r2, #48	; 0x30
 8009f8e:	3301      	adds	r3, #1
 8009f90:	f805 2c01 	strb.w	r2, [r5, #-1]
 8009f94:	9308      	str	r3, [sp, #32]
 8009f96:	f1ba 0f00 	cmp.w	sl, #0
 8009f9a:	d019      	beq.n	8009fd0 <_svfprintf_r+0xba8>
 8009f9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f9e:	9a08      	ldr	r2, [sp, #32]
 8009fa0:	781b      	ldrb	r3, [r3, #0]
 8009fa2:	429a      	cmp	r2, r3
 8009fa4:	d114      	bne.n	8009fd0 <_svfprintf_r+0xba8>
 8009fa6:	2aff      	cmp	r2, #255	; 0xff
 8009fa8:	d012      	beq.n	8009fd0 <_svfprintf_r+0xba8>
 8009faa:	2f00      	cmp	r7, #0
 8009fac:	bf08      	it	eq
 8009fae:	2e0a      	cmpeq	r6, #10
 8009fb0:	d30e      	bcc.n	8009fd0 <_svfprintf_r+0xba8>
 8009fb2:	9b07      	ldr	r3, [sp, #28]
 8009fb4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009fb6:	9919      	ldr	r1, [sp, #100]	; 0x64
 8009fb8:	1a9b      	subs	r3, r3, r2
 8009fba:	4618      	mov	r0, r3
 8009fbc:	9307      	str	r3, [sp, #28]
 8009fbe:	f003 ff18 	bl	800ddf2 <strncpy>
 8009fc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009fc4:	785d      	ldrb	r5, [r3, #1]
 8009fc6:	b1ed      	cbz	r5, 800a004 <_svfprintf_r+0xbdc>
 8009fc8:	3301      	adds	r3, #1
 8009fca:	930e      	str	r3, [sp, #56]	; 0x38
 8009fcc:	2300      	movs	r3, #0
 8009fce:	9308      	str	r3, [sp, #32]
 8009fd0:	220a      	movs	r2, #10
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	4630      	mov	r0, r6
 8009fd6:	4639      	mov	r1, r7
 8009fd8:	f7f6 fda6 	bl	8000b28 <__aeabi_uldivmod>
 8009fdc:	2f00      	cmp	r7, #0
 8009fde:	bf08      	it	eq
 8009fe0:	2e0a      	cmpeq	r6, #10
 8009fe2:	d20b      	bcs.n	8009ffc <_svfprintf_r+0xbd4>
 8009fe4:	2700      	movs	r7, #0
 8009fe6:	9b07      	ldr	r3, [sp, #28]
 8009fe8:	aa52      	add	r2, sp, #328	; 0x148
 8009fea:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009fee:	4646      	mov	r6, r8
 8009ff0:	eba2 0803 	sub.w	r8, r2, r3
 8009ff4:	463d      	mov	r5, r7
 8009ff6:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8009ffa:	e520      	b.n	8009a3e <_svfprintf_r+0x616>
 8009ffc:	4606      	mov	r6, r0
 8009ffe:	460f      	mov	r7, r1
 800a000:	9d07      	ldr	r5, [sp, #28]
 800a002:	e7ba      	b.n	8009f7a <_svfprintf_r+0xb52>
 800a004:	9508      	str	r5, [sp, #32]
 800a006:	e7e3      	b.n	8009fd0 <_svfprintf_r+0xba8>
 800a008:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a00a:	f006 030f 	and.w	r3, r6, #15
 800a00e:	5cd3      	ldrb	r3, [r2, r3]
 800a010:	9a07      	ldr	r2, [sp, #28]
 800a012:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800a016:	0933      	lsrs	r3, r6, #4
 800a018:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800a01c:	9207      	str	r2, [sp, #28]
 800a01e:	093a      	lsrs	r2, r7, #4
 800a020:	461e      	mov	r6, r3
 800a022:	4617      	mov	r7, r2
 800a024:	ea56 0307 	orrs.w	r3, r6, r7
 800a028:	d1ee      	bne.n	800a008 <_svfprintf_r+0xbe0>
 800a02a:	e7db      	b.n	8009fe4 <_svfprintf_r+0xbbc>
 800a02c:	b933      	cbnz	r3, 800a03c <_svfprintf_r+0xc14>
 800a02e:	f01a 0f01 	tst.w	sl, #1
 800a032:	d003      	beq.n	800a03c <_svfprintf_r+0xc14>
 800a034:	2330      	movs	r3, #48	; 0x30
 800a036:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800a03a:	e794      	b.n	8009f66 <_svfprintf_r+0xb3e>
 800a03c:	ab52      	add	r3, sp, #328	; 0x148
 800a03e:	e3c3      	b.n	800a7c8 <_svfprintf_r+0x13a0>
 800a040:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a042:	2b00      	cmp	r3, #0
 800a044:	f000 838a 	beq.w	800a75c <_svfprintf_r+0x1334>
 800a048:	2000      	movs	r0, #0
 800a04a:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800a04e:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800a052:	960a      	str	r6, [sp, #40]	; 0x28
 800a054:	f7ff bb3f 	b.w	80096d6 <_svfprintf_r+0x2ae>
 800a058:	2010      	movs	r0, #16
 800a05a:	2b07      	cmp	r3, #7
 800a05c:	4402      	add	r2, r0
 800a05e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a062:	6060      	str	r0, [r4, #4]
 800a064:	dd08      	ble.n	800a078 <_svfprintf_r+0xc50>
 800a066:	4659      	mov	r1, fp
 800a068:	4648      	mov	r0, r9
 800a06a:	aa26      	add	r2, sp, #152	; 0x98
 800a06c:	f003 fed4 	bl	800de18 <__ssprint_r>
 800a070:	2800      	cmp	r0, #0
 800a072:	f040 8351 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a076:	a929      	add	r1, sp, #164	; 0xa4
 800a078:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a07a:	460c      	mov	r4, r1
 800a07c:	3b10      	subs	r3, #16
 800a07e:	9317      	str	r3, [sp, #92]	; 0x5c
 800a080:	e4f9      	b.n	8009a76 <_svfprintf_r+0x64e>
 800a082:	460c      	mov	r4, r1
 800a084:	e513      	b.n	8009aae <_svfprintf_r+0x686>
 800a086:	4659      	mov	r1, fp
 800a088:	4648      	mov	r0, r9
 800a08a:	aa26      	add	r2, sp, #152	; 0x98
 800a08c:	f003 fec4 	bl	800de18 <__ssprint_r>
 800a090:	2800      	cmp	r0, #0
 800a092:	f040 8341 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a096:	ac29      	add	r4, sp, #164	; 0xa4
 800a098:	e51b      	b.n	8009ad2 <_svfprintf_r+0x6aa>
 800a09a:	4659      	mov	r1, fp
 800a09c:	4648      	mov	r0, r9
 800a09e:	aa26      	add	r2, sp, #152	; 0x98
 800a0a0:	f003 feba 	bl	800de18 <__ssprint_r>
 800a0a4:	2800      	cmp	r0, #0
 800a0a6:	f040 8337 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a0aa:	ac29      	add	r4, sp, #164	; 0xa4
 800a0ac:	e521      	b.n	8009af2 <_svfprintf_r+0x6ca>
 800a0ae:	2010      	movs	r0, #16
 800a0b0:	2b07      	cmp	r3, #7
 800a0b2:	4402      	add	r2, r0
 800a0b4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a0b8:	6060      	str	r0, [r4, #4]
 800a0ba:	dd08      	ble.n	800a0ce <_svfprintf_r+0xca6>
 800a0bc:	4659      	mov	r1, fp
 800a0be:	4648      	mov	r0, r9
 800a0c0:	aa26      	add	r2, sp, #152	; 0x98
 800a0c2:	f003 fea9 	bl	800de18 <__ssprint_r>
 800a0c6:	2800      	cmp	r0, #0
 800a0c8:	f040 8326 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a0cc:	a929      	add	r1, sp, #164	; 0xa4
 800a0ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a0d0:	460c      	mov	r4, r1
 800a0d2:	3b10      	subs	r3, #16
 800a0d4:	9317      	str	r3, [sp, #92]	; 0x5c
 800a0d6:	e515      	b.n	8009b04 <_svfprintf_r+0x6dc>
 800a0d8:	460c      	mov	r4, r1
 800a0da:	e52f      	b.n	8009b3c <_svfprintf_r+0x714>
 800a0dc:	2010      	movs	r0, #16
 800a0de:	2b07      	cmp	r3, #7
 800a0e0:	4402      	add	r2, r0
 800a0e2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a0e6:	6060      	str	r0, [r4, #4]
 800a0e8:	dd08      	ble.n	800a0fc <_svfprintf_r+0xcd4>
 800a0ea:	4659      	mov	r1, fp
 800a0ec:	4648      	mov	r0, r9
 800a0ee:	aa26      	add	r2, sp, #152	; 0x98
 800a0f0:	f003 fe92 	bl	800de18 <__ssprint_r>
 800a0f4:	2800      	cmp	r0, #0
 800a0f6:	f040 830f 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a0fa:	a929      	add	r1, sp, #164	; 0xa4
 800a0fc:	460c      	mov	r4, r1
 800a0fe:	3e10      	subs	r6, #16
 800a100:	e520      	b.n	8009b44 <_svfprintf_r+0x71c>
 800a102:	460c      	mov	r4, r1
 800a104:	e546      	b.n	8009b94 <_svfprintf_r+0x76c>
 800a106:	bf00      	nop
 800a108:	08018648 	.word	0x08018648
 800a10c:	08018659 	.word	0x08018659
 800a110:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a112:	2b65      	cmp	r3, #101	; 0x65
 800a114:	f340 824a 	ble.w	800a5ac <_svfprintf_r+0x1184>
 800a118:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a11c:	2200      	movs	r2, #0
 800a11e:	2300      	movs	r3, #0
 800a120:	f7f6 fc42 	bl	80009a8 <__aeabi_dcmpeq>
 800a124:	2800      	cmp	r0, #0
 800a126:	d06a      	beq.n	800a1fe <_svfprintf_r+0xdd6>
 800a128:	4b6f      	ldr	r3, [pc, #444]	; (800a2e8 <_svfprintf_r+0xec0>)
 800a12a:	6023      	str	r3, [r4, #0]
 800a12c:	2301      	movs	r3, #1
 800a12e:	441e      	add	r6, r3
 800a130:	6063      	str	r3, [r4, #4]
 800a132:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a134:	9628      	str	r6, [sp, #160]	; 0xa0
 800a136:	3301      	adds	r3, #1
 800a138:	2b07      	cmp	r3, #7
 800a13a:	9327      	str	r3, [sp, #156]	; 0x9c
 800a13c:	dc38      	bgt.n	800a1b0 <_svfprintf_r+0xd88>
 800a13e:	3408      	adds	r4, #8
 800a140:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a142:	9a08      	ldr	r2, [sp, #32]
 800a144:	4293      	cmp	r3, r2
 800a146:	db03      	blt.n	800a150 <_svfprintf_r+0xd28>
 800a148:	f01a 0f01 	tst.w	sl, #1
 800a14c:	f43f ad33 	beq.w	8009bb6 <_svfprintf_r+0x78e>
 800a150:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a152:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a154:	6023      	str	r3, [r4, #0]
 800a156:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a158:	6063      	str	r3, [r4, #4]
 800a15a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a15c:	4413      	add	r3, r2
 800a15e:	9328      	str	r3, [sp, #160]	; 0xa0
 800a160:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a162:	3301      	adds	r3, #1
 800a164:	2b07      	cmp	r3, #7
 800a166:	9327      	str	r3, [sp, #156]	; 0x9c
 800a168:	dc2c      	bgt.n	800a1c4 <_svfprintf_r+0xd9c>
 800a16a:	3408      	adds	r4, #8
 800a16c:	9b08      	ldr	r3, [sp, #32]
 800a16e:	1e5d      	subs	r5, r3, #1
 800a170:	2d00      	cmp	r5, #0
 800a172:	f77f ad20 	ble.w	8009bb6 <_svfprintf_r+0x78e>
 800a176:	f04f 0810 	mov.w	r8, #16
 800a17a:	4e5c      	ldr	r6, [pc, #368]	; (800a2ec <_svfprintf_r+0xec4>)
 800a17c:	2d10      	cmp	r5, #16
 800a17e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a182:	f104 0108 	add.w	r1, r4, #8
 800a186:	f103 0301 	add.w	r3, r3, #1
 800a18a:	6026      	str	r6, [r4, #0]
 800a18c:	dc24      	bgt.n	800a1d8 <_svfprintf_r+0xdb0>
 800a18e:	6065      	str	r5, [r4, #4]
 800a190:	2b07      	cmp	r3, #7
 800a192:	4415      	add	r5, r2
 800a194:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800a198:	f340 829c 	ble.w	800a6d4 <_svfprintf_r+0x12ac>
 800a19c:	4659      	mov	r1, fp
 800a19e:	4648      	mov	r0, r9
 800a1a0:	aa26      	add	r2, sp, #152	; 0x98
 800a1a2:	f003 fe39 	bl	800de18 <__ssprint_r>
 800a1a6:	2800      	cmp	r0, #0
 800a1a8:	f040 82b6 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a1ac:	ac29      	add	r4, sp, #164	; 0xa4
 800a1ae:	e502      	b.n	8009bb6 <_svfprintf_r+0x78e>
 800a1b0:	4659      	mov	r1, fp
 800a1b2:	4648      	mov	r0, r9
 800a1b4:	aa26      	add	r2, sp, #152	; 0x98
 800a1b6:	f003 fe2f 	bl	800de18 <__ssprint_r>
 800a1ba:	2800      	cmp	r0, #0
 800a1bc:	f040 82ac 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a1c0:	ac29      	add	r4, sp, #164	; 0xa4
 800a1c2:	e7bd      	b.n	800a140 <_svfprintf_r+0xd18>
 800a1c4:	4659      	mov	r1, fp
 800a1c6:	4648      	mov	r0, r9
 800a1c8:	aa26      	add	r2, sp, #152	; 0x98
 800a1ca:	f003 fe25 	bl	800de18 <__ssprint_r>
 800a1ce:	2800      	cmp	r0, #0
 800a1d0:	f040 82a2 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a1d4:	ac29      	add	r4, sp, #164	; 0xa4
 800a1d6:	e7c9      	b.n	800a16c <_svfprintf_r+0xd44>
 800a1d8:	3210      	adds	r2, #16
 800a1da:	2b07      	cmp	r3, #7
 800a1dc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a1e0:	f8c4 8004 	str.w	r8, [r4, #4]
 800a1e4:	dd08      	ble.n	800a1f8 <_svfprintf_r+0xdd0>
 800a1e6:	4659      	mov	r1, fp
 800a1e8:	4648      	mov	r0, r9
 800a1ea:	aa26      	add	r2, sp, #152	; 0x98
 800a1ec:	f003 fe14 	bl	800de18 <__ssprint_r>
 800a1f0:	2800      	cmp	r0, #0
 800a1f2:	f040 8291 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a1f6:	a929      	add	r1, sp, #164	; 0xa4
 800a1f8:	460c      	mov	r4, r1
 800a1fa:	3d10      	subs	r5, #16
 800a1fc:	e7be      	b.n	800a17c <_svfprintf_r+0xd54>
 800a1fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a200:	2b00      	cmp	r3, #0
 800a202:	dc75      	bgt.n	800a2f0 <_svfprintf_r+0xec8>
 800a204:	4b38      	ldr	r3, [pc, #224]	; (800a2e8 <_svfprintf_r+0xec0>)
 800a206:	6023      	str	r3, [r4, #0]
 800a208:	2301      	movs	r3, #1
 800a20a:	441e      	add	r6, r3
 800a20c:	6063      	str	r3, [r4, #4]
 800a20e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a210:	9628      	str	r6, [sp, #160]	; 0xa0
 800a212:	3301      	adds	r3, #1
 800a214:	2b07      	cmp	r3, #7
 800a216:	9327      	str	r3, [sp, #156]	; 0x9c
 800a218:	dc3e      	bgt.n	800a298 <_svfprintf_r+0xe70>
 800a21a:	3408      	adds	r4, #8
 800a21c:	9908      	ldr	r1, [sp, #32]
 800a21e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a220:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a222:	430a      	orrs	r2, r1
 800a224:	f00a 0101 	and.w	r1, sl, #1
 800a228:	430a      	orrs	r2, r1
 800a22a:	f43f acc4 	beq.w	8009bb6 <_svfprintf_r+0x78e>
 800a22e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a230:	6022      	str	r2, [r4, #0]
 800a232:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a234:	4413      	add	r3, r2
 800a236:	9328      	str	r3, [sp, #160]	; 0xa0
 800a238:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a23a:	6062      	str	r2, [r4, #4]
 800a23c:	3301      	adds	r3, #1
 800a23e:	2b07      	cmp	r3, #7
 800a240:	9327      	str	r3, [sp, #156]	; 0x9c
 800a242:	dc33      	bgt.n	800a2ac <_svfprintf_r+0xe84>
 800a244:	3408      	adds	r4, #8
 800a246:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a248:	2d00      	cmp	r5, #0
 800a24a:	da1c      	bge.n	800a286 <_svfprintf_r+0xe5e>
 800a24c:	4623      	mov	r3, r4
 800a24e:	f04f 0810 	mov.w	r8, #16
 800a252:	4e26      	ldr	r6, [pc, #152]	; (800a2ec <_svfprintf_r+0xec4>)
 800a254:	426d      	negs	r5, r5
 800a256:	2d10      	cmp	r5, #16
 800a258:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800a25c:	f104 0408 	add.w	r4, r4, #8
 800a260:	f102 0201 	add.w	r2, r2, #1
 800a264:	601e      	str	r6, [r3, #0]
 800a266:	dc2b      	bgt.n	800a2c0 <_svfprintf_r+0xe98>
 800a268:	605d      	str	r5, [r3, #4]
 800a26a:	2a07      	cmp	r2, #7
 800a26c:	440d      	add	r5, r1
 800a26e:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800a272:	dd08      	ble.n	800a286 <_svfprintf_r+0xe5e>
 800a274:	4659      	mov	r1, fp
 800a276:	4648      	mov	r0, r9
 800a278:	aa26      	add	r2, sp, #152	; 0x98
 800a27a:	f003 fdcd 	bl	800de18 <__ssprint_r>
 800a27e:	2800      	cmp	r0, #0
 800a280:	f040 824a 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a284:	ac29      	add	r4, sp, #164	; 0xa4
 800a286:	9b07      	ldr	r3, [sp, #28]
 800a288:	9a08      	ldr	r2, [sp, #32]
 800a28a:	6023      	str	r3, [r4, #0]
 800a28c:	9b08      	ldr	r3, [sp, #32]
 800a28e:	6063      	str	r3, [r4, #4]
 800a290:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a292:	4413      	add	r3, r2
 800a294:	9328      	str	r3, [sp, #160]	; 0xa0
 800a296:	e487      	b.n	8009ba8 <_svfprintf_r+0x780>
 800a298:	4659      	mov	r1, fp
 800a29a:	4648      	mov	r0, r9
 800a29c:	aa26      	add	r2, sp, #152	; 0x98
 800a29e:	f003 fdbb 	bl	800de18 <__ssprint_r>
 800a2a2:	2800      	cmp	r0, #0
 800a2a4:	f040 8238 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a2a8:	ac29      	add	r4, sp, #164	; 0xa4
 800a2aa:	e7b7      	b.n	800a21c <_svfprintf_r+0xdf4>
 800a2ac:	4659      	mov	r1, fp
 800a2ae:	4648      	mov	r0, r9
 800a2b0:	aa26      	add	r2, sp, #152	; 0x98
 800a2b2:	f003 fdb1 	bl	800de18 <__ssprint_r>
 800a2b6:	2800      	cmp	r0, #0
 800a2b8:	f040 822e 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a2bc:	ac29      	add	r4, sp, #164	; 0xa4
 800a2be:	e7c2      	b.n	800a246 <_svfprintf_r+0xe1e>
 800a2c0:	3110      	adds	r1, #16
 800a2c2:	2a07      	cmp	r2, #7
 800a2c4:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800a2c8:	f8c3 8004 	str.w	r8, [r3, #4]
 800a2cc:	dd08      	ble.n	800a2e0 <_svfprintf_r+0xeb8>
 800a2ce:	4659      	mov	r1, fp
 800a2d0:	4648      	mov	r0, r9
 800a2d2:	aa26      	add	r2, sp, #152	; 0x98
 800a2d4:	f003 fda0 	bl	800de18 <__ssprint_r>
 800a2d8:	2800      	cmp	r0, #0
 800a2da:	f040 821d 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a2de:	ac29      	add	r4, sp, #164	; 0xa4
 800a2e0:	4623      	mov	r3, r4
 800a2e2:	3d10      	subs	r5, #16
 800a2e4:	e7b7      	b.n	800a256 <_svfprintf_r+0xe2e>
 800a2e6:	bf00      	nop
 800a2e8:	0801866a 	.word	0x0801866a
 800a2ec:	0801867c 	.word	0x0801867c
 800a2f0:	9b08      	ldr	r3, [sp, #32]
 800a2f2:	42ab      	cmp	r3, r5
 800a2f4:	bfa8      	it	ge
 800a2f6:	462b      	movge	r3, r5
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	4698      	mov	r8, r3
 800a2fc:	dd0b      	ble.n	800a316 <_svfprintf_r+0xeee>
 800a2fe:	9b07      	ldr	r3, [sp, #28]
 800a300:	4446      	add	r6, r8
 800a302:	e9c4 3800 	strd	r3, r8, [r4]
 800a306:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a308:	9628      	str	r6, [sp, #160]	; 0xa0
 800a30a:	3301      	adds	r3, #1
 800a30c:	2b07      	cmp	r3, #7
 800a30e:	9327      	str	r3, [sp, #156]	; 0x9c
 800a310:	f300 808f 	bgt.w	800a432 <_svfprintf_r+0x100a>
 800a314:	3408      	adds	r4, #8
 800a316:	f1b8 0f00 	cmp.w	r8, #0
 800a31a:	bfb4      	ite	lt
 800a31c:	462e      	movlt	r6, r5
 800a31e:	eba5 0608 	subge.w	r6, r5, r8
 800a322:	2e00      	cmp	r6, #0
 800a324:	dd1c      	ble.n	800a360 <_svfprintf_r+0xf38>
 800a326:	f8df 8280 	ldr.w	r8, [pc, #640]	; 800a5a8 <_svfprintf_r+0x1180>
 800a32a:	2e10      	cmp	r6, #16
 800a32c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a330:	f104 0108 	add.w	r1, r4, #8
 800a334:	f103 0301 	add.w	r3, r3, #1
 800a338:	f8c4 8000 	str.w	r8, [r4]
 800a33c:	f300 8083 	bgt.w	800a446 <_svfprintf_r+0x101e>
 800a340:	6066      	str	r6, [r4, #4]
 800a342:	2b07      	cmp	r3, #7
 800a344:	4416      	add	r6, r2
 800a346:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a34a:	f340 808f 	ble.w	800a46c <_svfprintf_r+0x1044>
 800a34e:	4659      	mov	r1, fp
 800a350:	4648      	mov	r0, r9
 800a352:	aa26      	add	r2, sp, #152	; 0x98
 800a354:	f003 fd60 	bl	800de18 <__ssprint_r>
 800a358:	2800      	cmp	r0, #0
 800a35a:	f040 81dd 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a35e:	ac29      	add	r4, sp, #164	; 0xa4
 800a360:	9b07      	ldr	r3, [sp, #28]
 800a362:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 800a366:	441d      	add	r5, r3
 800a368:	d00c      	beq.n	800a384 <_svfprintf_r+0xf5c>
 800a36a:	4e8f      	ldr	r6, [pc, #572]	; (800a5a8 <_svfprintf_r+0x1180>)
 800a36c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d17e      	bne.n	800a470 <_svfprintf_r+0x1048>
 800a372:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a374:	2b00      	cmp	r3, #0
 800a376:	d17e      	bne.n	800a476 <_svfprintf_r+0x104e>
 800a378:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800a37c:	4413      	add	r3, r2
 800a37e:	429d      	cmp	r5, r3
 800a380:	bf28      	it	cs
 800a382:	461d      	movcs	r5, r3
 800a384:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a386:	9a08      	ldr	r2, [sp, #32]
 800a388:	4293      	cmp	r3, r2
 800a38a:	db02      	blt.n	800a392 <_svfprintf_r+0xf6a>
 800a38c:	f01a 0f01 	tst.w	sl, #1
 800a390:	d00e      	beq.n	800a3b0 <_svfprintf_r+0xf88>
 800a392:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a394:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a396:	6023      	str	r3, [r4, #0]
 800a398:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a39a:	6063      	str	r3, [r4, #4]
 800a39c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a39e:	4413      	add	r3, r2
 800a3a0:	9328      	str	r3, [sp, #160]	; 0xa0
 800a3a2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a3a4:	3301      	adds	r3, #1
 800a3a6:	2b07      	cmp	r3, #7
 800a3a8:	9327      	str	r3, [sp, #156]	; 0x9c
 800a3aa:	f300 80e8 	bgt.w	800a57e <_svfprintf_r+0x1156>
 800a3ae:	3408      	adds	r4, #8
 800a3b0:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800a3b2:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 800a3b6:	440b      	add	r3, r1
 800a3b8:	1b8e      	subs	r6, r1, r6
 800a3ba:	1b5a      	subs	r2, r3, r5
 800a3bc:	4296      	cmp	r6, r2
 800a3be:	bfa8      	it	ge
 800a3c0:	4616      	movge	r6, r2
 800a3c2:	2e00      	cmp	r6, #0
 800a3c4:	dd0b      	ble.n	800a3de <_svfprintf_r+0xfb6>
 800a3c6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a3c8:	e9c4 5600 	strd	r5, r6, [r4]
 800a3cc:	4433      	add	r3, r6
 800a3ce:	9328      	str	r3, [sp, #160]	; 0xa0
 800a3d0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a3d2:	3301      	adds	r3, #1
 800a3d4:	2b07      	cmp	r3, #7
 800a3d6:	9327      	str	r3, [sp, #156]	; 0x9c
 800a3d8:	f300 80db 	bgt.w	800a592 <_svfprintf_r+0x116a>
 800a3dc:	3408      	adds	r4, #8
 800a3de:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a3e0:	9b08      	ldr	r3, [sp, #32]
 800a3e2:	2e00      	cmp	r6, #0
 800a3e4:	eba3 0505 	sub.w	r5, r3, r5
 800a3e8:	bfa8      	it	ge
 800a3ea:	1bad      	subge	r5, r5, r6
 800a3ec:	2d00      	cmp	r5, #0
 800a3ee:	f77f abe2 	ble.w	8009bb6 <_svfprintf_r+0x78e>
 800a3f2:	f04f 0810 	mov.w	r8, #16
 800a3f6:	4e6c      	ldr	r6, [pc, #432]	; (800a5a8 <_svfprintf_r+0x1180>)
 800a3f8:	2d10      	cmp	r5, #16
 800a3fa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a3fe:	f104 0108 	add.w	r1, r4, #8
 800a402:	f103 0301 	add.w	r3, r3, #1
 800a406:	6026      	str	r6, [r4, #0]
 800a408:	f77f aec1 	ble.w	800a18e <_svfprintf_r+0xd66>
 800a40c:	3210      	adds	r2, #16
 800a40e:	2b07      	cmp	r3, #7
 800a410:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a414:	f8c4 8004 	str.w	r8, [r4, #4]
 800a418:	dd08      	ble.n	800a42c <_svfprintf_r+0x1004>
 800a41a:	4659      	mov	r1, fp
 800a41c:	4648      	mov	r0, r9
 800a41e:	aa26      	add	r2, sp, #152	; 0x98
 800a420:	f003 fcfa 	bl	800de18 <__ssprint_r>
 800a424:	2800      	cmp	r0, #0
 800a426:	f040 8177 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a42a:	a929      	add	r1, sp, #164	; 0xa4
 800a42c:	460c      	mov	r4, r1
 800a42e:	3d10      	subs	r5, #16
 800a430:	e7e2      	b.n	800a3f8 <_svfprintf_r+0xfd0>
 800a432:	4659      	mov	r1, fp
 800a434:	4648      	mov	r0, r9
 800a436:	aa26      	add	r2, sp, #152	; 0x98
 800a438:	f003 fcee 	bl	800de18 <__ssprint_r>
 800a43c:	2800      	cmp	r0, #0
 800a43e:	f040 816b 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a442:	ac29      	add	r4, sp, #164	; 0xa4
 800a444:	e767      	b.n	800a316 <_svfprintf_r+0xeee>
 800a446:	2010      	movs	r0, #16
 800a448:	2b07      	cmp	r3, #7
 800a44a:	4402      	add	r2, r0
 800a44c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a450:	6060      	str	r0, [r4, #4]
 800a452:	dd08      	ble.n	800a466 <_svfprintf_r+0x103e>
 800a454:	4659      	mov	r1, fp
 800a456:	4648      	mov	r0, r9
 800a458:	aa26      	add	r2, sp, #152	; 0x98
 800a45a:	f003 fcdd 	bl	800de18 <__ssprint_r>
 800a45e:	2800      	cmp	r0, #0
 800a460:	f040 815a 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a464:	a929      	add	r1, sp, #164	; 0xa4
 800a466:	460c      	mov	r4, r1
 800a468:	3e10      	subs	r6, #16
 800a46a:	e75e      	b.n	800a32a <_svfprintf_r+0xf02>
 800a46c:	460c      	mov	r4, r1
 800a46e:	e777      	b.n	800a360 <_svfprintf_r+0xf38>
 800a470:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a472:	2b00      	cmp	r3, #0
 800a474:	d052      	beq.n	800a51c <_svfprintf_r+0x10f4>
 800a476:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a478:	3b01      	subs	r3, #1
 800a47a:	930c      	str	r3, [sp, #48]	; 0x30
 800a47c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a47e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a480:	6023      	str	r3, [r4, #0]
 800a482:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a484:	6063      	str	r3, [r4, #4]
 800a486:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a488:	4413      	add	r3, r2
 800a48a:	9328      	str	r3, [sp, #160]	; 0xa0
 800a48c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a48e:	3301      	adds	r3, #1
 800a490:	2b07      	cmp	r3, #7
 800a492:	9327      	str	r3, [sp, #156]	; 0x9c
 800a494:	dc49      	bgt.n	800a52a <_svfprintf_r+0x1102>
 800a496:	3408      	adds	r4, #8
 800a498:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800a49c:	eb03 0802 	add.w	r8, r3, r2
 800a4a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4a2:	eba8 0805 	sub.w	r8, r8, r5
 800a4a6:	781b      	ldrb	r3, [r3, #0]
 800a4a8:	4598      	cmp	r8, r3
 800a4aa:	bfa8      	it	ge
 800a4ac:	4698      	movge	r8, r3
 800a4ae:	f1b8 0f00 	cmp.w	r8, #0
 800a4b2:	dd0a      	ble.n	800a4ca <_svfprintf_r+0x10a2>
 800a4b4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a4b6:	e9c4 5800 	strd	r5, r8, [r4]
 800a4ba:	4443      	add	r3, r8
 800a4bc:	9328      	str	r3, [sp, #160]	; 0xa0
 800a4be:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a4c0:	3301      	adds	r3, #1
 800a4c2:	2b07      	cmp	r3, #7
 800a4c4:	9327      	str	r3, [sp, #156]	; 0x9c
 800a4c6:	dc3a      	bgt.n	800a53e <_svfprintf_r+0x1116>
 800a4c8:	3408      	adds	r4, #8
 800a4ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4cc:	f1b8 0f00 	cmp.w	r8, #0
 800a4d0:	781b      	ldrb	r3, [r3, #0]
 800a4d2:	bfb4      	ite	lt
 800a4d4:	4698      	movlt	r8, r3
 800a4d6:	eba3 0808 	subge.w	r8, r3, r8
 800a4da:	f1b8 0f00 	cmp.w	r8, #0
 800a4de:	dd19      	ble.n	800a514 <_svfprintf_r+0x10ec>
 800a4e0:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800a4e4:	f1b8 0f10 	cmp.w	r8, #16
 800a4e8:	f102 0201 	add.w	r2, r2, #1
 800a4ec:	f104 0108 	add.w	r1, r4, #8
 800a4f0:	6026      	str	r6, [r4, #0]
 800a4f2:	dc2e      	bgt.n	800a552 <_svfprintf_r+0x112a>
 800a4f4:	4443      	add	r3, r8
 800a4f6:	2a07      	cmp	r2, #7
 800a4f8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a4fc:	f8c4 8004 	str.w	r8, [r4, #4]
 800a500:	dd3b      	ble.n	800a57a <_svfprintf_r+0x1152>
 800a502:	4659      	mov	r1, fp
 800a504:	4648      	mov	r0, r9
 800a506:	aa26      	add	r2, sp, #152	; 0x98
 800a508:	f003 fc86 	bl	800de18 <__ssprint_r>
 800a50c:	2800      	cmp	r0, #0
 800a50e:	f040 8103 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a512:	ac29      	add	r4, sp, #164	; 0xa4
 800a514:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a516:	781b      	ldrb	r3, [r3, #0]
 800a518:	441d      	add	r5, r3
 800a51a:	e727      	b.n	800a36c <_svfprintf_r+0xf44>
 800a51c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a51e:	3b01      	subs	r3, #1
 800a520:	930e      	str	r3, [sp, #56]	; 0x38
 800a522:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a524:	3b01      	subs	r3, #1
 800a526:	930d      	str	r3, [sp, #52]	; 0x34
 800a528:	e7a8      	b.n	800a47c <_svfprintf_r+0x1054>
 800a52a:	4659      	mov	r1, fp
 800a52c:	4648      	mov	r0, r9
 800a52e:	aa26      	add	r2, sp, #152	; 0x98
 800a530:	f003 fc72 	bl	800de18 <__ssprint_r>
 800a534:	2800      	cmp	r0, #0
 800a536:	f040 80ef 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a53a:	ac29      	add	r4, sp, #164	; 0xa4
 800a53c:	e7ac      	b.n	800a498 <_svfprintf_r+0x1070>
 800a53e:	4659      	mov	r1, fp
 800a540:	4648      	mov	r0, r9
 800a542:	aa26      	add	r2, sp, #152	; 0x98
 800a544:	f003 fc68 	bl	800de18 <__ssprint_r>
 800a548:	2800      	cmp	r0, #0
 800a54a:	f040 80e5 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a54e:	ac29      	add	r4, sp, #164	; 0xa4
 800a550:	e7bb      	b.n	800a4ca <_svfprintf_r+0x10a2>
 800a552:	2010      	movs	r0, #16
 800a554:	2a07      	cmp	r2, #7
 800a556:	4403      	add	r3, r0
 800a558:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a55c:	6060      	str	r0, [r4, #4]
 800a55e:	dd08      	ble.n	800a572 <_svfprintf_r+0x114a>
 800a560:	4659      	mov	r1, fp
 800a562:	4648      	mov	r0, r9
 800a564:	aa26      	add	r2, sp, #152	; 0x98
 800a566:	f003 fc57 	bl	800de18 <__ssprint_r>
 800a56a:	2800      	cmp	r0, #0
 800a56c:	f040 80d4 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a570:	a929      	add	r1, sp, #164	; 0xa4
 800a572:	460c      	mov	r4, r1
 800a574:	f1a8 0810 	sub.w	r8, r8, #16
 800a578:	e7b2      	b.n	800a4e0 <_svfprintf_r+0x10b8>
 800a57a:	460c      	mov	r4, r1
 800a57c:	e7ca      	b.n	800a514 <_svfprintf_r+0x10ec>
 800a57e:	4659      	mov	r1, fp
 800a580:	4648      	mov	r0, r9
 800a582:	aa26      	add	r2, sp, #152	; 0x98
 800a584:	f003 fc48 	bl	800de18 <__ssprint_r>
 800a588:	2800      	cmp	r0, #0
 800a58a:	f040 80c5 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a58e:	ac29      	add	r4, sp, #164	; 0xa4
 800a590:	e70e      	b.n	800a3b0 <_svfprintf_r+0xf88>
 800a592:	4659      	mov	r1, fp
 800a594:	4648      	mov	r0, r9
 800a596:	aa26      	add	r2, sp, #152	; 0x98
 800a598:	f003 fc3e 	bl	800de18 <__ssprint_r>
 800a59c:	2800      	cmp	r0, #0
 800a59e:	f040 80bb 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a5a2:	ac29      	add	r4, sp, #164	; 0xa4
 800a5a4:	e71b      	b.n	800a3de <_svfprintf_r+0xfb6>
 800a5a6:	bf00      	nop
 800a5a8:	0801867c 	.word	0x0801867c
 800a5ac:	9a08      	ldr	r2, [sp, #32]
 800a5ae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a5b0:	2a01      	cmp	r2, #1
 800a5b2:	9a07      	ldr	r2, [sp, #28]
 800a5b4:	f106 0601 	add.w	r6, r6, #1
 800a5b8:	6022      	str	r2, [r4, #0]
 800a5ba:	f04f 0201 	mov.w	r2, #1
 800a5be:	f103 0301 	add.w	r3, r3, #1
 800a5c2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a5c6:	f104 0508 	add.w	r5, r4, #8
 800a5ca:	6062      	str	r2, [r4, #4]
 800a5cc:	dc02      	bgt.n	800a5d4 <_svfprintf_r+0x11ac>
 800a5ce:	f01a 0f01 	tst.w	sl, #1
 800a5d2:	d07a      	beq.n	800a6ca <_svfprintf_r+0x12a2>
 800a5d4:	2b07      	cmp	r3, #7
 800a5d6:	dd08      	ble.n	800a5ea <_svfprintf_r+0x11c2>
 800a5d8:	4659      	mov	r1, fp
 800a5da:	4648      	mov	r0, r9
 800a5dc:	aa26      	add	r2, sp, #152	; 0x98
 800a5de:	f003 fc1b 	bl	800de18 <__ssprint_r>
 800a5e2:	2800      	cmp	r0, #0
 800a5e4:	f040 8098 	bne.w	800a718 <_svfprintf_r+0x12f0>
 800a5e8:	ad29      	add	r5, sp, #164	; 0xa4
 800a5ea:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a5ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a5ee:	602b      	str	r3, [r5, #0]
 800a5f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a5f2:	606b      	str	r3, [r5, #4]
 800a5f4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a5f6:	4413      	add	r3, r2
 800a5f8:	9328      	str	r3, [sp, #160]	; 0xa0
 800a5fa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a5fc:	3301      	adds	r3, #1
 800a5fe:	2b07      	cmp	r3, #7
 800a600:	9327      	str	r3, [sp, #156]	; 0x9c
 800a602:	dc32      	bgt.n	800a66a <_svfprintf_r+0x1242>
 800a604:	3508      	adds	r5, #8
 800a606:	9b08      	ldr	r3, [sp, #32]
 800a608:	2200      	movs	r2, #0
 800a60a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a60e:	1e5c      	subs	r4, r3, #1
 800a610:	2300      	movs	r3, #0
 800a612:	f7f6 f9c9 	bl	80009a8 <__aeabi_dcmpeq>
 800a616:	2800      	cmp	r0, #0
 800a618:	d130      	bne.n	800a67c <_svfprintf_r+0x1254>
 800a61a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a61c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a61e:	9807      	ldr	r0, [sp, #28]
 800a620:	9a08      	ldr	r2, [sp, #32]
 800a622:	3101      	adds	r1, #1
 800a624:	3b01      	subs	r3, #1
 800a626:	3001      	adds	r0, #1
 800a628:	4413      	add	r3, r2
 800a62a:	2907      	cmp	r1, #7
 800a62c:	e9c5 0400 	strd	r0, r4, [r5]
 800a630:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800a634:	dd4c      	ble.n	800a6d0 <_svfprintf_r+0x12a8>
 800a636:	4659      	mov	r1, fp
 800a638:	4648      	mov	r0, r9
 800a63a:	aa26      	add	r2, sp, #152	; 0x98
 800a63c:	f003 fbec 	bl	800de18 <__ssprint_r>
 800a640:	2800      	cmp	r0, #0
 800a642:	d169      	bne.n	800a718 <_svfprintf_r+0x12f0>
 800a644:	ad29      	add	r5, sp, #164	; 0xa4
 800a646:	ab22      	add	r3, sp, #136	; 0x88
 800a648:	602b      	str	r3, [r5, #0]
 800a64a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a64c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a64e:	606b      	str	r3, [r5, #4]
 800a650:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a652:	4413      	add	r3, r2
 800a654:	9328      	str	r3, [sp, #160]	; 0xa0
 800a656:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a658:	3301      	adds	r3, #1
 800a65a:	2b07      	cmp	r3, #7
 800a65c:	9327      	str	r3, [sp, #156]	; 0x9c
 800a65e:	f73f ad9d 	bgt.w	800a19c <_svfprintf_r+0xd74>
 800a662:	f105 0408 	add.w	r4, r5, #8
 800a666:	f7ff baa6 	b.w	8009bb6 <_svfprintf_r+0x78e>
 800a66a:	4659      	mov	r1, fp
 800a66c:	4648      	mov	r0, r9
 800a66e:	aa26      	add	r2, sp, #152	; 0x98
 800a670:	f003 fbd2 	bl	800de18 <__ssprint_r>
 800a674:	2800      	cmp	r0, #0
 800a676:	d14f      	bne.n	800a718 <_svfprintf_r+0x12f0>
 800a678:	ad29      	add	r5, sp, #164	; 0xa4
 800a67a:	e7c4      	b.n	800a606 <_svfprintf_r+0x11de>
 800a67c:	2c00      	cmp	r4, #0
 800a67e:	dde2      	ble.n	800a646 <_svfprintf_r+0x121e>
 800a680:	f04f 0810 	mov.w	r8, #16
 800a684:	4e51      	ldr	r6, [pc, #324]	; (800a7cc <_svfprintf_r+0x13a4>)
 800a686:	2c10      	cmp	r4, #16
 800a688:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a68c:	f105 0108 	add.w	r1, r5, #8
 800a690:	f103 0301 	add.w	r3, r3, #1
 800a694:	602e      	str	r6, [r5, #0]
 800a696:	dc07      	bgt.n	800a6a8 <_svfprintf_r+0x1280>
 800a698:	606c      	str	r4, [r5, #4]
 800a69a:	2b07      	cmp	r3, #7
 800a69c:	4414      	add	r4, r2
 800a69e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800a6a2:	dcc8      	bgt.n	800a636 <_svfprintf_r+0x120e>
 800a6a4:	460d      	mov	r5, r1
 800a6a6:	e7ce      	b.n	800a646 <_svfprintf_r+0x121e>
 800a6a8:	3210      	adds	r2, #16
 800a6aa:	2b07      	cmp	r3, #7
 800a6ac:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a6b0:	f8c5 8004 	str.w	r8, [r5, #4]
 800a6b4:	dd06      	ble.n	800a6c4 <_svfprintf_r+0x129c>
 800a6b6:	4659      	mov	r1, fp
 800a6b8:	4648      	mov	r0, r9
 800a6ba:	aa26      	add	r2, sp, #152	; 0x98
 800a6bc:	f003 fbac 	bl	800de18 <__ssprint_r>
 800a6c0:	bb50      	cbnz	r0, 800a718 <_svfprintf_r+0x12f0>
 800a6c2:	a929      	add	r1, sp, #164	; 0xa4
 800a6c4:	460d      	mov	r5, r1
 800a6c6:	3c10      	subs	r4, #16
 800a6c8:	e7dd      	b.n	800a686 <_svfprintf_r+0x125e>
 800a6ca:	2b07      	cmp	r3, #7
 800a6cc:	ddbb      	ble.n	800a646 <_svfprintf_r+0x121e>
 800a6ce:	e7b2      	b.n	800a636 <_svfprintf_r+0x120e>
 800a6d0:	3508      	adds	r5, #8
 800a6d2:	e7b8      	b.n	800a646 <_svfprintf_r+0x121e>
 800a6d4:	460c      	mov	r4, r1
 800a6d6:	f7ff ba6e 	b.w	8009bb6 <_svfprintf_r+0x78e>
 800a6da:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800a6de:	1a9d      	subs	r5, r3, r2
 800a6e0:	2d00      	cmp	r5, #0
 800a6e2:	f77f aa6c 	ble.w	8009bbe <_svfprintf_r+0x796>
 800a6e6:	f04f 0810 	mov.w	r8, #16
 800a6ea:	4e39      	ldr	r6, [pc, #228]	; (800a7d0 <_svfprintf_r+0x13a8>)
 800a6ec:	2d10      	cmp	r5, #16
 800a6ee:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a6f2:	6026      	str	r6, [r4, #0]
 800a6f4:	f103 0301 	add.w	r3, r3, #1
 800a6f8:	dc17      	bgt.n	800a72a <_svfprintf_r+0x1302>
 800a6fa:	6065      	str	r5, [r4, #4]
 800a6fc:	2b07      	cmp	r3, #7
 800a6fe:	4415      	add	r5, r2
 800a700:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800a704:	f77f aa5b 	ble.w	8009bbe <_svfprintf_r+0x796>
 800a708:	4659      	mov	r1, fp
 800a70a:	4648      	mov	r0, r9
 800a70c:	aa26      	add	r2, sp, #152	; 0x98
 800a70e:	f003 fb83 	bl	800de18 <__ssprint_r>
 800a712:	2800      	cmp	r0, #0
 800a714:	f43f aa53 	beq.w	8009bbe <_svfprintf_r+0x796>
 800a718:	2f00      	cmp	r7, #0
 800a71a:	f43f a87e 	beq.w	800981a <_svfprintf_r+0x3f2>
 800a71e:	4639      	mov	r1, r7
 800a720:	4648      	mov	r0, r9
 800a722:	f002 fb3d 	bl	800cda0 <_free_r>
 800a726:	f7ff b878 	b.w	800981a <_svfprintf_r+0x3f2>
 800a72a:	3210      	adds	r2, #16
 800a72c:	2b07      	cmp	r3, #7
 800a72e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a732:	f8c4 8004 	str.w	r8, [r4, #4]
 800a736:	dc02      	bgt.n	800a73e <_svfprintf_r+0x1316>
 800a738:	3408      	adds	r4, #8
 800a73a:	3d10      	subs	r5, #16
 800a73c:	e7d6      	b.n	800a6ec <_svfprintf_r+0x12c4>
 800a73e:	4659      	mov	r1, fp
 800a740:	4648      	mov	r0, r9
 800a742:	aa26      	add	r2, sp, #152	; 0x98
 800a744:	f003 fb68 	bl	800de18 <__ssprint_r>
 800a748:	2800      	cmp	r0, #0
 800a74a:	d1e5      	bne.n	800a718 <_svfprintf_r+0x12f0>
 800a74c:	ac29      	add	r4, sp, #164	; 0xa4
 800a74e:	e7f4      	b.n	800a73a <_svfprintf_r+0x1312>
 800a750:	4639      	mov	r1, r7
 800a752:	4648      	mov	r0, r9
 800a754:	f002 fb24 	bl	800cda0 <_free_r>
 800a758:	f7ff ba48 	b.w	8009bec <_svfprintf_r+0x7c4>
 800a75c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a75e:	2b00      	cmp	r3, #0
 800a760:	f43f a85b 	beq.w	800981a <_svfprintf_r+0x3f2>
 800a764:	4659      	mov	r1, fp
 800a766:	4648      	mov	r0, r9
 800a768:	aa26      	add	r2, sp, #152	; 0x98
 800a76a:	f003 fb55 	bl	800de18 <__ssprint_r>
 800a76e:	f7ff b854 	b.w	800981a <_svfprintf_r+0x3f2>
 800a772:	ea56 0207 	orrs.w	r2, r6, r7
 800a776:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800a77a:	f43f ab54 	beq.w	8009e26 <_svfprintf_r+0x9fe>
 800a77e:	2b01      	cmp	r3, #1
 800a780:	f43f abea 	beq.w	8009f58 <_svfprintf_r+0xb30>
 800a784:	2b02      	cmp	r3, #2
 800a786:	ab52      	add	r3, sp, #328	; 0x148
 800a788:	9307      	str	r3, [sp, #28]
 800a78a:	f43f ac3d 	beq.w	800a008 <_svfprintf_r+0xbe0>
 800a78e:	9907      	ldr	r1, [sp, #28]
 800a790:	f006 0307 	and.w	r3, r6, #7
 800a794:	460a      	mov	r2, r1
 800a796:	3330      	adds	r3, #48	; 0x30
 800a798:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800a79c:	9207      	str	r2, [sp, #28]
 800a79e:	08f2      	lsrs	r2, r6, #3
 800a7a0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800a7a4:	08f8      	lsrs	r0, r7, #3
 800a7a6:	4616      	mov	r6, r2
 800a7a8:	4607      	mov	r7, r0
 800a7aa:	ea56 0207 	orrs.w	r2, r6, r7
 800a7ae:	d1ee      	bne.n	800a78e <_svfprintf_r+0x1366>
 800a7b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a7b2:	07d2      	lsls	r2, r2, #31
 800a7b4:	f57f ac16 	bpl.w	8009fe4 <_svfprintf_r+0xbbc>
 800a7b8:	2b30      	cmp	r3, #48	; 0x30
 800a7ba:	f43f ac13 	beq.w	8009fe4 <_svfprintf_r+0xbbc>
 800a7be:	2330      	movs	r3, #48	; 0x30
 800a7c0:	9a07      	ldr	r2, [sp, #28]
 800a7c2:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a7c6:	1e8b      	subs	r3, r1, #2
 800a7c8:	9307      	str	r3, [sp, #28]
 800a7ca:	e40b      	b.n	8009fe4 <_svfprintf_r+0xbbc>
 800a7cc:	0801867c 	.word	0x0801867c
 800a7d0:	0801866c 	.word	0x0801866c

0800a7d4 <sysconf>:
 800a7d4:	2808      	cmp	r0, #8
 800a7d6:	b508      	push	{r3, lr}
 800a7d8:	d006      	beq.n	800a7e8 <sysconf+0x14>
 800a7da:	f7fe fab3 	bl	8008d44 <__errno>
 800a7de:	2316      	movs	r3, #22
 800a7e0:	6003      	str	r3, [r0, #0]
 800a7e2:	f04f 30ff 	mov.w	r0, #4294967295
 800a7e6:	bd08      	pop	{r3, pc}
 800a7e8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800a7ec:	e7fb      	b.n	800a7e6 <sysconf+0x12>
	...

0800a7f0 <_vfprintf_r>:
 800a7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7f4:	b0d3      	sub	sp, #332	; 0x14c
 800a7f6:	468a      	mov	sl, r1
 800a7f8:	4691      	mov	r9, r2
 800a7fa:	461c      	mov	r4, r3
 800a7fc:	461e      	mov	r6, r3
 800a7fe:	4683      	mov	fp, r0
 800a800:	f002 fcf8 	bl	800d1f4 <_localeconv_r>
 800a804:	6803      	ldr	r3, [r0, #0]
 800a806:	4618      	mov	r0, r3
 800a808:	9318      	str	r3, [sp, #96]	; 0x60
 800a80a:	f7f5 fca1 	bl	8000150 <strlen>
 800a80e:	9012      	str	r0, [sp, #72]	; 0x48
 800a810:	f1bb 0f00 	cmp.w	fp, #0
 800a814:	d005      	beq.n	800a822 <_vfprintf_r+0x32>
 800a816:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 800a81a:	b913      	cbnz	r3, 800a822 <_vfprintf_r+0x32>
 800a81c:	4658      	mov	r0, fp
 800a81e:	f002 fa2f 	bl	800cc80 <__sinit>
 800a822:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a826:	07da      	lsls	r2, r3, #31
 800a828:	d407      	bmi.n	800a83a <_vfprintf_r+0x4a>
 800a82a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a82e:	059b      	lsls	r3, r3, #22
 800a830:	d403      	bmi.n	800a83a <_vfprintf_r+0x4a>
 800a832:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a836:	f002 fce3 	bl	800d200 <__retarget_lock_acquire_recursive>
 800a83a:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 800a83e:	049f      	lsls	r7, r3, #18
 800a840:	d409      	bmi.n	800a856 <_vfprintf_r+0x66>
 800a842:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a846:	f8aa 300c 	strh.w	r3, [sl, #12]
 800a84a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a84e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a852:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 800a856:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a85a:	071d      	lsls	r5, r3, #28
 800a85c:	d502      	bpl.n	800a864 <_vfprintf_r+0x74>
 800a85e:	f8da 3010 	ldr.w	r3, [sl, #16]
 800a862:	b9c3      	cbnz	r3, 800a896 <_vfprintf_r+0xa6>
 800a864:	4651      	mov	r1, sl
 800a866:	4658      	mov	r0, fp
 800a868:	f001 fa5c 	bl	800bd24 <__swsetup_r>
 800a86c:	b198      	cbz	r0, 800a896 <_vfprintf_r+0xa6>
 800a86e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a872:	07dc      	lsls	r4, r3, #31
 800a874:	d506      	bpl.n	800a884 <_vfprintf_r+0x94>
 800a876:	f04f 33ff 	mov.w	r3, #4294967295
 800a87a:	9313      	str	r3, [sp, #76]	; 0x4c
 800a87c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800a87e:	b053      	add	sp, #332	; 0x14c
 800a880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a884:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a888:	0598      	lsls	r0, r3, #22
 800a88a:	d4f4      	bmi.n	800a876 <_vfprintf_r+0x86>
 800a88c:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a890:	f002 fcb7 	bl	800d202 <__retarget_lock_release_recursive>
 800a894:	e7ef      	b.n	800a876 <_vfprintf_r+0x86>
 800a896:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a89a:	f003 021a 	and.w	r2, r3, #26
 800a89e:	2a0a      	cmp	r2, #10
 800a8a0:	d115      	bne.n	800a8ce <_vfprintf_r+0xde>
 800a8a2:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 800a8a6:	2a00      	cmp	r2, #0
 800a8a8:	db11      	blt.n	800a8ce <_vfprintf_r+0xde>
 800a8aa:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 800a8ae:	07d1      	lsls	r1, r2, #31
 800a8b0:	d405      	bmi.n	800a8be <_vfprintf_r+0xce>
 800a8b2:	059a      	lsls	r2, r3, #22
 800a8b4:	d403      	bmi.n	800a8be <_vfprintf_r+0xce>
 800a8b6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a8ba:	f002 fca2 	bl	800d202 <__retarget_lock_release_recursive>
 800a8be:	4623      	mov	r3, r4
 800a8c0:	464a      	mov	r2, r9
 800a8c2:	4651      	mov	r1, sl
 800a8c4:	4658      	mov	r0, fp
 800a8c6:	f001 f9b3 	bl	800bc30 <__sbprintf>
 800a8ca:	9013      	str	r0, [sp, #76]	; 0x4c
 800a8cc:	e7d6      	b.n	800a87c <_vfprintf_r+0x8c>
 800a8ce:	2500      	movs	r5, #0
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800a8d8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a8dc:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800a8e0:	ac29      	add	r4, sp, #164	; 0xa4
 800a8e2:	9426      	str	r4, [sp, #152]	; 0x98
 800a8e4:	9508      	str	r5, [sp, #32]
 800a8e6:	950e      	str	r5, [sp, #56]	; 0x38
 800a8e8:	9516      	str	r5, [sp, #88]	; 0x58
 800a8ea:	9519      	str	r5, [sp, #100]	; 0x64
 800a8ec:	9513      	str	r5, [sp, #76]	; 0x4c
 800a8ee:	464b      	mov	r3, r9
 800a8f0:	461d      	mov	r5, r3
 800a8f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8f6:	b10a      	cbz	r2, 800a8fc <_vfprintf_r+0x10c>
 800a8f8:	2a25      	cmp	r2, #37	; 0x25
 800a8fa:	d1f9      	bne.n	800a8f0 <_vfprintf_r+0x100>
 800a8fc:	ebb5 0709 	subs.w	r7, r5, r9
 800a900:	d00d      	beq.n	800a91e <_vfprintf_r+0x12e>
 800a902:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a904:	e9c4 9700 	strd	r9, r7, [r4]
 800a908:	443b      	add	r3, r7
 800a90a:	9328      	str	r3, [sp, #160]	; 0xa0
 800a90c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a90e:	3301      	adds	r3, #1
 800a910:	2b07      	cmp	r3, #7
 800a912:	9327      	str	r3, [sp, #156]	; 0x9c
 800a914:	dc7a      	bgt.n	800aa0c <_vfprintf_r+0x21c>
 800a916:	3408      	adds	r4, #8
 800a918:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a91a:	443b      	add	r3, r7
 800a91c:	9313      	str	r3, [sp, #76]	; 0x4c
 800a91e:	782b      	ldrb	r3, [r5, #0]
 800a920:	2b00      	cmp	r3, #0
 800a922:	f001 813d 	beq.w	800bba0 <_vfprintf_r+0x13b0>
 800a926:	2300      	movs	r3, #0
 800a928:	f04f 32ff 	mov.w	r2, #4294967295
 800a92c:	4698      	mov	r8, r3
 800a92e:	270a      	movs	r7, #10
 800a930:	212b      	movs	r1, #43	; 0x2b
 800a932:	3501      	adds	r5, #1
 800a934:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a938:	9207      	str	r2, [sp, #28]
 800a93a:	9314      	str	r3, [sp, #80]	; 0x50
 800a93c:	462a      	mov	r2, r5
 800a93e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a942:	930b      	str	r3, [sp, #44]	; 0x2c
 800a944:	4613      	mov	r3, r2
 800a946:	930f      	str	r3, [sp, #60]	; 0x3c
 800a948:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a94a:	3b20      	subs	r3, #32
 800a94c:	2b5a      	cmp	r3, #90	; 0x5a
 800a94e:	f200 85a6 	bhi.w	800b49e <_vfprintf_r+0xcae>
 800a952:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a956:	007e      	.short	0x007e
 800a958:	05a405a4 	.word	0x05a405a4
 800a95c:	05a40086 	.word	0x05a40086
 800a960:	05a405a4 	.word	0x05a405a4
 800a964:	05a40065 	.word	0x05a40065
 800a968:	008905a4 	.word	0x008905a4
 800a96c:	05a40093 	.word	0x05a40093
 800a970:	00960090 	.word	0x00960090
 800a974:	00b205a4 	.word	0x00b205a4
 800a978:	00b500b5 	.word	0x00b500b5
 800a97c:	00b500b5 	.word	0x00b500b5
 800a980:	00b500b5 	.word	0x00b500b5
 800a984:	00b500b5 	.word	0x00b500b5
 800a988:	05a400b5 	.word	0x05a400b5
 800a98c:	05a405a4 	.word	0x05a405a4
 800a990:	05a405a4 	.word	0x05a405a4
 800a994:	05a405a4 	.word	0x05a405a4
 800a998:	05a4011f 	.word	0x05a4011f
 800a99c:	00f500e2 	.word	0x00f500e2
 800a9a0:	011f011f 	.word	0x011f011f
 800a9a4:	05a4011f 	.word	0x05a4011f
 800a9a8:	05a405a4 	.word	0x05a405a4
 800a9ac:	00c505a4 	.word	0x00c505a4
 800a9b0:	05a405a4 	.word	0x05a405a4
 800a9b4:	05a40484 	.word	0x05a40484
 800a9b8:	05a405a4 	.word	0x05a405a4
 800a9bc:	05a404cb 	.word	0x05a404cb
 800a9c0:	05a404ec 	.word	0x05a404ec
 800a9c4:	050b05a4 	.word	0x050b05a4
 800a9c8:	05a405a4 	.word	0x05a405a4
 800a9cc:	05a405a4 	.word	0x05a405a4
 800a9d0:	05a405a4 	.word	0x05a405a4
 800a9d4:	05a405a4 	.word	0x05a405a4
 800a9d8:	05a4011f 	.word	0x05a4011f
 800a9dc:	00f700e2 	.word	0x00f700e2
 800a9e0:	011f011f 	.word	0x011f011f
 800a9e4:	00c8011f 	.word	0x00c8011f
 800a9e8:	00dc00f7 	.word	0x00dc00f7
 800a9ec:	00d505a4 	.word	0x00d505a4
 800a9f0:	046105a4 	.word	0x046105a4
 800a9f4:	04ba0486 	.word	0x04ba0486
 800a9f8:	05a400dc 	.word	0x05a400dc
 800a9fc:	007c04cb 	.word	0x007c04cb
 800aa00:	05a404ee 	.word	0x05a404ee
 800aa04:	052805a4 	.word	0x052805a4
 800aa08:	007c05a4 	.word	0x007c05a4
 800aa0c:	4651      	mov	r1, sl
 800aa0e:	4658      	mov	r0, fp
 800aa10:	aa26      	add	r2, sp, #152	; 0x98
 800aa12:	f003 fa7c 	bl	800df0e <__sprint_r>
 800aa16:	2800      	cmp	r0, #0
 800aa18:	f040 8127 	bne.w	800ac6a <_vfprintf_r+0x47a>
 800aa1c:	ac29      	add	r4, sp, #164	; 0xa4
 800aa1e:	e77b      	b.n	800a918 <_vfprintf_r+0x128>
 800aa20:	4658      	mov	r0, fp
 800aa22:	f002 fbe7 	bl	800d1f4 <_localeconv_r>
 800aa26:	6843      	ldr	r3, [r0, #4]
 800aa28:	4618      	mov	r0, r3
 800aa2a:	9319      	str	r3, [sp, #100]	; 0x64
 800aa2c:	f7f5 fb90 	bl	8000150 <strlen>
 800aa30:	9016      	str	r0, [sp, #88]	; 0x58
 800aa32:	4658      	mov	r0, fp
 800aa34:	f002 fbde 	bl	800d1f4 <_localeconv_r>
 800aa38:	6883      	ldr	r3, [r0, #8]
 800aa3a:	212b      	movs	r1, #43	; 0x2b
 800aa3c:	930e      	str	r3, [sp, #56]	; 0x38
 800aa3e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aa40:	b12b      	cbz	r3, 800aa4e <_vfprintf_r+0x25e>
 800aa42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa44:	b11b      	cbz	r3, 800aa4e <_vfprintf_r+0x25e>
 800aa46:	781b      	ldrb	r3, [r3, #0]
 800aa48:	b10b      	cbz	r3, 800aa4e <_vfprintf_r+0x25e>
 800aa4a:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800aa4e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800aa50:	e774      	b.n	800a93c <_vfprintf_r+0x14c>
 800aa52:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d1f9      	bne.n	800aa4e <_vfprintf_r+0x25e>
 800aa5a:	2320      	movs	r3, #32
 800aa5c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800aa60:	e7f5      	b.n	800aa4e <_vfprintf_r+0x25e>
 800aa62:	f048 0801 	orr.w	r8, r8, #1
 800aa66:	e7f2      	b.n	800aa4e <_vfprintf_r+0x25e>
 800aa68:	f856 3b04 	ldr.w	r3, [r6], #4
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	9314      	str	r3, [sp, #80]	; 0x50
 800aa70:	daed      	bge.n	800aa4e <_vfprintf_r+0x25e>
 800aa72:	425b      	negs	r3, r3
 800aa74:	9314      	str	r3, [sp, #80]	; 0x50
 800aa76:	f048 0804 	orr.w	r8, r8, #4
 800aa7a:	e7e8      	b.n	800aa4e <_vfprintf_r+0x25e>
 800aa7c:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800aa80:	e7e5      	b.n	800aa4e <_vfprintf_r+0x25e>
 800aa82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa84:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa88:	2a2a      	cmp	r2, #42	; 0x2a
 800aa8a:	920b      	str	r2, [sp, #44]	; 0x2c
 800aa8c:	d112      	bne.n	800aab4 <_vfprintf_r+0x2c4>
 800aa8e:	f856 0b04 	ldr.w	r0, [r6], #4
 800aa92:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa94:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 800aa98:	9207      	str	r2, [sp, #28]
 800aa9a:	e7d8      	b.n	800aa4e <_vfprintf_r+0x25e>
 800aa9c:	9807      	ldr	r0, [sp, #28]
 800aa9e:	fb07 2200 	mla	r2, r7, r0, r2
 800aaa2:	9207      	str	r2, [sp, #28]
 800aaa4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aaa8:	920b      	str	r2, [sp, #44]	; 0x2c
 800aaaa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aaac:	3a30      	subs	r2, #48	; 0x30
 800aaae:	2a09      	cmp	r2, #9
 800aab0:	d9f4      	bls.n	800aa9c <_vfprintf_r+0x2ac>
 800aab2:	e748      	b.n	800a946 <_vfprintf_r+0x156>
 800aab4:	2200      	movs	r2, #0
 800aab6:	9207      	str	r2, [sp, #28]
 800aab8:	e7f7      	b.n	800aaaa <_vfprintf_r+0x2ba>
 800aaba:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800aabe:	e7c6      	b.n	800aa4e <_vfprintf_r+0x25e>
 800aac0:	2200      	movs	r2, #0
 800aac2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aac4:	9214      	str	r2, [sp, #80]	; 0x50
 800aac6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aac8:	9814      	ldr	r0, [sp, #80]	; 0x50
 800aaca:	3a30      	subs	r2, #48	; 0x30
 800aacc:	fb07 2200 	mla	r2, r7, r0, r2
 800aad0:	9214      	str	r2, [sp, #80]	; 0x50
 800aad2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aad6:	920b      	str	r2, [sp, #44]	; 0x2c
 800aad8:	3a30      	subs	r2, #48	; 0x30
 800aada:	2a09      	cmp	r2, #9
 800aadc:	d9f3      	bls.n	800aac6 <_vfprintf_r+0x2d6>
 800aade:	e732      	b.n	800a946 <_vfprintf_r+0x156>
 800aae0:	f048 0808 	orr.w	r8, r8, #8
 800aae4:	e7b3      	b.n	800aa4e <_vfprintf_r+0x25e>
 800aae6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aae8:	781b      	ldrb	r3, [r3, #0]
 800aaea:	2b68      	cmp	r3, #104	; 0x68
 800aaec:	bf01      	itttt	eq
 800aaee:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800aaf0:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 800aaf4:	3301      	addeq	r3, #1
 800aaf6:	930f      	streq	r3, [sp, #60]	; 0x3c
 800aaf8:	bf18      	it	ne
 800aafa:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800aafe:	e7a6      	b.n	800aa4e <_vfprintf_r+0x25e>
 800ab00:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab02:	781b      	ldrb	r3, [r3, #0]
 800ab04:	2b6c      	cmp	r3, #108	; 0x6c
 800ab06:	d105      	bne.n	800ab14 <_vfprintf_r+0x324>
 800ab08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab0a:	3301      	adds	r3, #1
 800ab0c:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab0e:	f048 0820 	orr.w	r8, r8, #32
 800ab12:	e79c      	b.n	800aa4e <_vfprintf_r+0x25e>
 800ab14:	f048 0810 	orr.w	r8, r8, #16
 800ab18:	e799      	b.n	800aa4e <_vfprintf_r+0x25e>
 800ab1a:	4632      	mov	r2, r6
 800ab1c:	2000      	movs	r0, #0
 800ab1e:	f852 3b04 	ldr.w	r3, [r2], #4
 800ab22:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800ab26:	920a      	str	r2, [sp, #40]	; 0x28
 800ab28:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	4607      	mov	r7, r0
 800ab30:	4606      	mov	r6, r0
 800ab32:	4605      	mov	r5, r0
 800ab34:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 800ab38:	9307      	str	r3, [sp, #28]
 800ab3a:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800ab3e:	e1b4      	b.n	800aeaa <_vfprintf_r+0x6ba>
 800ab40:	f048 0810 	orr.w	r8, r8, #16
 800ab44:	f018 0f20 	tst.w	r8, #32
 800ab48:	d011      	beq.n	800ab6e <_vfprintf_r+0x37e>
 800ab4a:	3607      	adds	r6, #7
 800ab4c:	f026 0307 	bic.w	r3, r6, #7
 800ab50:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800ab54:	930a      	str	r3, [sp, #40]	; 0x28
 800ab56:	2e00      	cmp	r6, #0
 800ab58:	f177 0300 	sbcs.w	r3, r7, #0
 800ab5c:	da05      	bge.n	800ab6a <_vfprintf_r+0x37a>
 800ab5e:	232d      	movs	r3, #45	; 0x2d
 800ab60:	4276      	negs	r6, r6
 800ab62:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800ab66:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800ab6a:	2301      	movs	r3, #1
 800ab6c:	e388      	b.n	800b280 <_vfprintf_r+0xa90>
 800ab6e:	1d33      	adds	r3, r6, #4
 800ab70:	f018 0f10 	tst.w	r8, #16
 800ab74:	930a      	str	r3, [sp, #40]	; 0x28
 800ab76:	d002      	beq.n	800ab7e <_vfprintf_r+0x38e>
 800ab78:	6836      	ldr	r6, [r6, #0]
 800ab7a:	17f7      	asrs	r7, r6, #31
 800ab7c:	e7eb      	b.n	800ab56 <_vfprintf_r+0x366>
 800ab7e:	f018 0f40 	tst.w	r8, #64	; 0x40
 800ab82:	6836      	ldr	r6, [r6, #0]
 800ab84:	d001      	beq.n	800ab8a <_vfprintf_r+0x39a>
 800ab86:	b236      	sxth	r6, r6
 800ab88:	e7f7      	b.n	800ab7a <_vfprintf_r+0x38a>
 800ab8a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800ab8e:	bf18      	it	ne
 800ab90:	b276      	sxtbne	r6, r6
 800ab92:	e7f2      	b.n	800ab7a <_vfprintf_r+0x38a>
 800ab94:	3607      	adds	r6, #7
 800ab96:	f026 0307 	bic.w	r3, r6, #7
 800ab9a:	4619      	mov	r1, r3
 800ab9c:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800aba0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800aba4:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800aba8:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800abac:	910a      	str	r1, [sp, #40]	; 0x28
 800abae:	f04f 32ff 	mov.w	r2, #4294967295
 800abb2:	4630      	mov	r0, r6
 800abb4:	4629      	mov	r1, r5
 800abb6:	4b3c      	ldr	r3, [pc, #240]	; (800aca8 <_vfprintf_r+0x4b8>)
 800abb8:	f7f5 ff28 	bl	8000a0c <__aeabi_dcmpun>
 800abbc:	bb00      	cbnz	r0, 800ac00 <_vfprintf_r+0x410>
 800abbe:	f04f 32ff 	mov.w	r2, #4294967295
 800abc2:	4630      	mov	r0, r6
 800abc4:	4629      	mov	r1, r5
 800abc6:	4b38      	ldr	r3, [pc, #224]	; (800aca8 <_vfprintf_r+0x4b8>)
 800abc8:	f7f5 ff02 	bl	80009d0 <__aeabi_dcmple>
 800abcc:	b9c0      	cbnz	r0, 800ac00 <_vfprintf_r+0x410>
 800abce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800abd2:	2200      	movs	r2, #0
 800abd4:	2300      	movs	r3, #0
 800abd6:	f7f5 fef1 	bl	80009bc <__aeabi_dcmplt>
 800abda:	b110      	cbz	r0, 800abe2 <_vfprintf_r+0x3f2>
 800abdc:	232d      	movs	r3, #45	; 0x2d
 800abde:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800abe2:	4a32      	ldr	r2, [pc, #200]	; (800acac <_vfprintf_r+0x4bc>)
 800abe4:	4832      	ldr	r0, [pc, #200]	; (800acb0 <_vfprintf_r+0x4c0>)
 800abe6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abe8:	2700      	movs	r7, #0
 800abea:	2b47      	cmp	r3, #71	; 0x47
 800abec:	bfd4      	ite	le
 800abee:	4691      	movle	r9, r2
 800abf0:	4681      	movgt	r9, r0
 800abf2:	2303      	movs	r3, #3
 800abf4:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800abf8:	9307      	str	r3, [sp, #28]
 800abfa:	463e      	mov	r6, r7
 800abfc:	f001 b80e 	b.w	800bc1c <_vfprintf_r+0x142c>
 800ac00:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ac04:	4610      	mov	r0, r2
 800ac06:	4619      	mov	r1, r3
 800ac08:	f7f5 ff00 	bl	8000a0c <__aeabi_dcmpun>
 800ac0c:	4607      	mov	r7, r0
 800ac0e:	b148      	cbz	r0, 800ac24 <_vfprintf_r+0x434>
 800ac10:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac12:	4a28      	ldr	r2, [pc, #160]	; (800acb4 <_vfprintf_r+0x4c4>)
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	bfb8      	it	lt
 800ac18:	232d      	movlt	r3, #45	; 0x2d
 800ac1a:	4827      	ldr	r0, [pc, #156]	; (800acb8 <_vfprintf_r+0x4c8>)
 800ac1c:	bfb8      	it	lt
 800ac1e:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800ac22:	e7e0      	b.n	800abe6 <_vfprintf_r+0x3f6>
 800ac24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac26:	f023 0320 	bic.w	r3, r3, #32
 800ac2a:	2b41      	cmp	r3, #65	; 0x41
 800ac2c:	930c      	str	r3, [sp, #48]	; 0x30
 800ac2e:	d12e      	bne.n	800ac8e <_vfprintf_r+0x49e>
 800ac30:	2330      	movs	r3, #48	; 0x30
 800ac32:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800ac36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac38:	f048 0802 	orr.w	r8, r8, #2
 800ac3c:	2b61      	cmp	r3, #97	; 0x61
 800ac3e:	bf0c      	ite	eq
 800ac40:	2378      	moveq	r3, #120	; 0x78
 800ac42:	2358      	movne	r3, #88	; 0x58
 800ac44:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800ac48:	9b07      	ldr	r3, [sp, #28]
 800ac4a:	2b63      	cmp	r3, #99	; 0x63
 800ac4c:	dd36      	ble.n	800acbc <_vfprintf_r+0x4cc>
 800ac4e:	4658      	mov	r0, fp
 800ac50:	1c59      	adds	r1, r3, #1
 800ac52:	f7fe f8a9 	bl	8008da8 <_malloc_r>
 800ac56:	4681      	mov	r9, r0
 800ac58:	2800      	cmp	r0, #0
 800ac5a:	f040 8201 	bne.w	800b060 <_vfprintf_r+0x870>
 800ac5e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800ac62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac66:	f8aa 300c 	strh.w	r3, [sl, #12]
 800ac6a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800ac6e:	07d9      	lsls	r1, r3, #31
 800ac70:	d407      	bmi.n	800ac82 <_vfprintf_r+0x492>
 800ac72:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800ac76:	059a      	lsls	r2, r3, #22
 800ac78:	d403      	bmi.n	800ac82 <_vfprintf_r+0x492>
 800ac7a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800ac7e:	f002 fac0 	bl	800d202 <__retarget_lock_release_recursive>
 800ac82:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800ac86:	065b      	lsls	r3, r3, #25
 800ac88:	f57f adf8 	bpl.w	800a87c <_vfprintf_r+0x8c>
 800ac8c:	e5f3      	b.n	800a876 <_vfprintf_r+0x86>
 800ac8e:	9b07      	ldr	r3, [sp, #28]
 800ac90:	3301      	adds	r3, #1
 800ac92:	f000 81e7 	beq.w	800b064 <_vfprintf_r+0x874>
 800ac96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac98:	2b47      	cmp	r3, #71	; 0x47
 800ac9a:	d111      	bne.n	800acc0 <_vfprintf_r+0x4d0>
 800ac9c:	9b07      	ldr	r3, [sp, #28]
 800ac9e:	b97b      	cbnz	r3, 800acc0 <_vfprintf_r+0x4d0>
 800aca0:	461f      	mov	r7, r3
 800aca2:	2301      	movs	r3, #1
 800aca4:	9307      	str	r3, [sp, #28]
 800aca6:	e00b      	b.n	800acc0 <_vfprintf_r+0x4d0>
 800aca8:	7fefffff 	.word	0x7fefffff
 800acac:	08018638 	.word	0x08018638
 800acb0:	0801863c 	.word	0x0801863c
 800acb4:	08018640 	.word	0x08018640
 800acb8:	08018644 	.word	0x08018644
 800acbc:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800acc0:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800acc4:	9315      	str	r3, [sp, #84]	; 0x54
 800acc6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800acc8:	1e1d      	subs	r5, r3, #0
 800acca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800accc:	9308      	str	r3, [sp, #32]
 800acce:	bfb7      	itett	lt
 800acd0:	462b      	movlt	r3, r5
 800acd2:	2300      	movge	r3, #0
 800acd4:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800acd8:	232d      	movlt	r3, #45	; 0x2d
 800acda:	931c      	str	r3, [sp, #112]	; 0x70
 800acdc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800acde:	2b41      	cmp	r3, #65	; 0x41
 800ace0:	f040 81d8 	bne.w	800b094 <_vfprintf_r+0x8a4>
 800ace4:	aa20      	add	r2, sp, #128	; 0x80
 800ace6:	4629      	mov	r1, r5
 800ace8:	9808      	ldr	r0, [sp, #32]
 800acea:	f003 f80b 	bl	800dd04 <frexp>
 800acee:	2200      	movs	r2, #0
 800acf0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800acf4:	f7f5 fbf0 	bl	80004d8 <__aeabi_dmul>
 800acf8:	4602      	mov	r2, r0
 800acfa:	460b      	mov	r3, r1
 800acfc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ad00:	2200      	movs	r2, #0
 800ad02:	2300      	movs	r3, #0
 800ad04:	f7f5 fe50 	bl	80009a8 <__aeabi_dcmpeq>
 800ad08:	b108      	cbz	r0, 800ad0e <_vfprintf_r+0x51e>
 800ad0a:	2301      	movs	r3, #1
 800ad0c:	9320      	str	r3, [sp, #128]	; 0x80
 800ad0e:	4bb2      	ldr	r3, [pc, #712]	; (800afd8 <_vfprintf_r+0x7e8>)
 800ad10:	4eb2      	ldr	r6, [pc, #712]	; (800afdc <_vfprintf_r+0x7ec>)
 800ad12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ad14:	464d      	mov	r5, r9
 800ad16:	2a61      	cmp	r2, #97	; 0x61
 800ad18:	bf18      	it	ne
 800ad1a:	461e      	movne	r6, r3
 800ad1c:	9b07      	ldr	r3, [sp, #28]
 800ad1e:	9617      	str	r6, [sp, #92]	; 0x5c
 800ad20:	1e5e      	subs	r6, r3, #1
 800ad22:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ad26:	2200      	movs	r2, #0
 800ad28:	4bad      	ldr	r3, [pc, #692]	; (800afe0 <_vfprintf_r+0x7f0>)
 800ad2a:	f7f5 fbd5 	bl	80004d8 <__aeabi_dmul>
 800ad2e:	4602      	mov	r2, r0
 800ad30:	460b      	mov	r3, r1
 800ad32:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ad36:	f7f5 fe7f 	bl	8000a38 <__aeabi_d2iz>
 800ad3a:	901d      	str	r0, [sp, #116]	; 0x74
 800ad3c:	f7f5 fb62 	bl	8000404 <__aeabi_i2d>
 800ad40:	4602      	mov	r2, r0
 800ad42:	460b      	mov	r3, r1
 800ad44:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ad48:	f7f5 fa0e 	bl	8000168 <__aeabi_dsub>
 800ad4c:	4602      	mov	r2, r0
 800ad4e:	460b      	mov	r3, r1
 800ad50:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ad54:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ad56:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800ad58:	960d      	str	r6, [sp, #52]	; 0x34
 800ad5a:	5c9b      	ldrb	r3, [r3, r2]
 800ad5c:	f805 3b01 	strb.w	r3, [r5], #1
 800ad60:	1c73      	adds	r3, r6, #1
 800ad62:	d006      	beq.n	800ad72 <_vfprintf_r+0x582>
 800ad64:	2200      	movs	r2, #0
 800ad66:	2300      	movs	r3, #0
 800ad68:	3e01      	subs	r6, #1
 800ad6a:	f7f5 fe1d 	bl	80009a8 <__aeabi_dcmpeq>
 800ad6e:	2800      	cmp	r0, #0
 800ad70:	d0d7      	beq.n	800ad22 <_vfprintf_r+0x532>
 800ad72:	2200      	movs	r2, #0
 800ad74:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ad78:	4b9a      	ldr	r3, [pc, #616]	; (800afe4 <_vfprintf_r+0x7f4>)
 800ad7a:	f7f5 fe3d 	bl	80009f8 <__aeabi_dcmpgt>
 800ad7e:	b960      	cbnz	r0, 800ad9a <_vfprintf_r+0x5aa>
 800ad80:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ad84:	2200      	movs	r2, #0
 800ad86:	4b97      	ldr	r3, [pc, #604]	; (800afe4 <_vfprintf_r+0x7f4>)
 800ad88:	f7f5 fe0e 	bl	80009a8 <__aeabi_dcmpeq>
 800ad8c:	2800      	cmp	r0, #0
 800ad8e:	f000 817c 	beq.w	800b08a <_vfprintf_r+0x89a>
 800ad92:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ad94:	07da      	lsls	r2, r3, #31
 800ad96:	f140 8178 	bpl.w	800b08a <_vfprintf_r+0x89a>
 800ad9a:	2030      	movs	r0, #48	; 0x30
 800ad9c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ad9e:	9524      	str	r5, [sp, #144]	; 0x90
 800ada0:	7bd9      	ldrb	r1, [r3, #15]
 800ada2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ada4:	1e53      	subs	r3, r2, #1
 800ada6:	9324      	str	r3, [sp, #144]	; 0x90
 800ada8:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800adac:	428b      	cmp	r3, r1
 800adae:	f000 815b 	beq.w	800b068 <_vfprintf_r+0x878>
 800adb2:	2b39      	cmp	r3, #57	; 0x39
 800adb4:	bf0b      	itete	eq
 800adb6:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800adb8:	3301      	addne	r3, #1
 800adba:	7a9b      	ldrbeq	r3, [r3, #10]
 800adbc:	b2db      	uxtbne	r3, r3
 800adbe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800adc2:	eba5 0309 	sub.w	r3, r5, r9
 800adc6:	9308      	str	r3, [sp, #32]
 800adc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800adca:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800adcc:	2b47      	cmp	r3, #71	; 0x47
 800adce:	f040 81ae 	bne.w	800b12e <_vfprintf_r+0x93e>
 800add2:	1ceb      	adds	r3, r5, #3
 800add4:	db03      	blt.n	800adde <_vfprintf_r+0x5ee>
 800add6:	9b07      	ldr	r3, [sp, #28]
 800add8:	429d      	cmp	r5, r3
 800adda:	f340 81d3 	ble.w	800b184 <_vfprintf_r+0x994>
 800adde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ade0:	3b02      	subs	r3, #2
 800ade2:	930b      	str	r3, [sp, #44]	; 0x2c
 800ade4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ade6:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800adea:	f021 0120 	bic.w	r1, r1, #32
 800adee:	2941      	cmp	r1, #65	; 0x41
 800adf0:	bf08      	it	eq
 800adf2:	320f      	addeq	r2, #15
 800adf4:	f105 33ff 	add.w	r3, r5, #4294967295
 800adf8:	bf06      	itte	eq
 800adfa:	b2d2      	uxtbeq	r2, r2
 800adfc:	2101      	moveq	r1, #1
 800adfe:	2100      	movne	r1, #0
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800ae06:	bfb4      	ite	lt
 800ae08:	222d      	movlt	r2, #45	; 0x2d
 800ae0a:	222b      	movge	r2, #43	; 0x2b
 800ae0c:	9320      	str	r3, [sp, #128]	; 0x80
 800ae0e:	bfb8      	it	lt
 800ae10:	f1c5 0301 	rsblt	r3, r5, #1
 800ae14:	2b09      	cmp	r3, #9
 800ae16:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800ae1a:	f340 81a1 	ble.w	800b160 <_vfprintf_r+0x970>
 800ae1e:	260a      	movs	r6, #10
 800ae20:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800ae24:	fb93 f5f6 	sdiv	r5, r3, r6
 800ae28:	4611      	mov	r1, r2
 800ae2a:	fb06 3015 	mls	r0, r6, r5, r3
 800ae2e:	3030      	adds	r0, #48	; 0x30
 800ae30:	f801 0c01 	strb.w	r0, [r1, #-1]
 800ae34:	4618      	mov	r0, r3
 800ae36:	2863      	cmp	r0, #99	; 0x63
 800ae38:	462b      	mov	r3, r5
 800ae3a:	f102 32ff 	add.w	r2, r2, #4294967295
 800ae3e:	dcf1      	bgt.n	800ae24 <_vfprintf_r+0x634>
 800ae40:	3330      	adds	r3, #48	; 0x30
 800ae42:	1e88      	subs	r0, r1, #2
 800ae44:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ae48:	4603      	mov	r3, r0
 800ae4a:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800ae4e:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800ae52:	42ab      	cmp	r3, r5
 800ae54:	f0c0 817f 	bcc.w	800b156 <_vfprintf_r+0x966>
 800ae58:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800ae5c:	1a52      	subs	r2, r2, r1
 800ae5e:	42a8      	cmp	r0, r5
 800ae60:	bf88      	it	hi
 800ae62:	2200      	movhi	r2, #0
 800ae64:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800ae68:	441a      	add	r2, r3
 800ae6a:	ab22      	add	r3, sp, #136	; 0x88
 800ae6c:	1ad3      	subs	r3, r2, r3
 800ae6e:	9a08      	ldr	r2, [sp, #32]
 800ae70:	931a      	str	r3, [sp, #104]	; 0x68
 800ae72:	2a01      	cmp	r2, #1
 800ae74:	4413      	add	r3, r2
 800ae76:	9307      	str	r3, [sp, #28]
 800ae78:	dc02      	bgt.n	800ae80 <_vfprintf_r+0x690>
 800ae7a:	f018 0f01 	tst.w	r8, #1
 800ae7e:	d003      	beq.n	800ae88 <_vfprintf_r+0x698>
 800ae80:	9b07      	ldr	r3, [sp, #28]
 800ae82:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ae84:	4413      	add	r3, r2
 800ae86:	9307      	str	r3, [sp, #28]
 800ae88:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800ae8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ae90:	9315      	str	r3, [sp, #84]	; 0x54
 800ae92:	2300      	movs	r3, #0
 800ae94:	461d      	mov	r5, r3
 800ae96:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800ae9a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ae9c:	b113      	cbz	r3, 800aea4 <_vfprintf_r+0x6b4>
 800ae9e:	232d      	movs	r3, #45	; 0x2d
 800aea0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800aea4:	2600      	movs	r6, #0
 800aea6:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800aeaa:	9b07      	ldr	r3, [sp, #28]
 800aeac:	42b3      	cmp	r3, r6
 800aeae:	bfb8      	it	lt
 800aeb0:	4633      	movlt	r3, r6
 800aeb2:	9315      	str	r3, [sp, #84]	; 0x54
 800aeb4:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800aeb8:	b113      	cbz	r3, 800aec0 <_vfprintf_r+0x6d0>
 800aeba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aebc:	3301      	adds	r3, #1
 800aebe:	9315      	str	r3, [sp, #84]	; 0x54
 800aec0:	f018 0302 	ands.w	r3, r8, #2
 800aec4:	931c      	str	r3, [sp, #112]	; 0x70
 800aec6:	bf1e      	ittt	ne
 800aec8:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800aeca:	3302      	addne	r3, #2
 800aecc:	9315      	strne	r3, [sp, #84]	; 0x54
 800aece:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800aed2:	931d      	str	r3, [sp, #116]	; 0x74
 800aed4:	d121      	bne.n	800af1a <_vfprintf_r+0x72a>
 800aed6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800aeda:	1a9b      	subs	r3, r3, r2
 800aedc:	2b00      	cmp	r3, #0
 800aede:	9317      	str	r3, [sp, #92]	; 0x5c
 800aee0:	dd1b      	ble.n	800af1a <_vfprintf_r+0x72a>
 800aee2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800aee6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800aee8:	3301      	adds	r3, #1
 800aeea:	2810      	cmp	r0, #16
 800aeec:	483e      	ldr	r0, [pc, #248]	; (800afe8 <_vfprintf_r+0x7f8>)
 800aeee:	f104 0108 	add.w	r1, r4, #8
 800aef2:	6020      	str	r0, [r4, #0]
 800aef4:	f300 82df 	bgt.w	800b4b6 <_vfprintf_r+0xcc6>
 800aef8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800aefa:	2b07      	cmp	r3, #7
 800aefc:	4402      	add	r2, r0
 800aefe:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800af02:	6060      	str	r0, [r4, #4]
 800af04:	f340 82ec 	ble.w	800b4e0 <_vfprintf_r+0xcf0>
 800af08:	4651      	mov	r1, sl
 800af0a:	4658      	mov	r0, fp
 800af0c:	aa26      	add	r2, sp, #152	; 0x98
 800af0e:	f002 fffe 	bl	800df0e <__sprint_r>
 800af12:	2800      	cmp	r0, #0
 800af14:	f040 8622 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800af18:	ac29      	add	r4, sp, #164	; 0xa4
 800af1a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800af1e:	b173      	cbz	r3, 800af3e <_vfprintf_r+0x74e>
 800af20:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800af24:	6023      	str	r3, [r4, #0]
 800af26:	2301      	movs	r3, #1
 800af28:	6063      	str	r3, [r4, #4]
 800af2a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800af2c:	3301      	adds	r3, #1
 800af2e:	9328      	str	r3, [sp, #160]	; 0xa0
 800af30:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800af32:	3301      	adds	r3, #1
 800af34:	2b07      	cmp	r3, #7
 800af36:	9327      	str	r3, [sp, #156]	; 0x9c
 800af38:	f300 82d4 	bgt.w	800b4e4 <_vfprintf_r+0xcf4>
 800af3c:	3408      	adds	r4, #8
 800af3e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800af40:	b16b      	cbz	r3, 800af5e <_vfprintf_r+0x76e>
 800af42:	ab1f      	add	r3, sp, #124	; 0x7c
 800af44:	6023      	str	r3, [r4, #0]
 800af46:	2302      	movs	r3, #2
 800af48:	6063      	str	r3, [r4, #4]
 800af4a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800af4c:	3302      	adds	r3, #2
 800af4e:	9328      	str	r3, [sp, #160]	; 0xa0
 800af50:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800af52:	3301      	adds	r3, #1
 800af54:	2b07      	cmp	r3, #7
 800af56:	9327      	str	r3, [sp, #156]	; 0x9c
 800af58:	f300 82ce 	bgt.w	800b4f8 <_vfprintf_r+0xd08>
 800af5c:	3408      	adds	r4, #8
 800af5e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800af60:	2b80      	cmp	r3, #128	; 0x80
 800af62:	d121      	bne.n	800afa8 <_vfprintf_r+0x7b8>
 800af64:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800af68:	1a9b      	subs	r3, r3, r2
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	9317      	str	r3, [sp, #92]	; 0x5c
 800af6e:	dd1b      	ble.n	800afa8 <_vfprintf_r+0x7b8>
 800af70:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800af74:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800af76:	3301      	adds	r3, #1
 800af78:	2810      	cmp	r0, #16
 800af7a:	481c      	ldr	r0, [pc, #112]	; (800afec <_vfprintf_r+0x7fc>)
 800af7c:	f104 0108 	add.w	r1, r4, #8
 800af80:	6020      	str	r0, [r4, #0]
 800af82:	f300 82c3 	bgt.w	800b50c <_vfprintf_r+0xd1c>
 800af86:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800af88:	2b07      	cmp	r3, #7
 800af8a:	4402      	add	r2, r0
 800af8c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800af90:	6060      	str	r0, [r4, #4]
 800af92:	f340 82d0 	ble.w	800b536 <_vfprintf_r+0xd46>
 800af96:	4651      	mov	r1, sl
 800af98:	4658      	mov	r0, fp
 800af9a:	aa26      	add	r2, sp, #152	; 0x98
 800af9c:	f002 ffb7 	bl	800df0e <__sprint_r>
 800afa0:	2800      	cmp	r0, #0
 800afa2:	f040 85db 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800afa6:	ac29      	add	r4, sp, #164	; 0xa4
 800afa8:	9b07      	ldr	r3, [sp, #28]
 800afaa:	1af6      	subs	r6, r6, r3
 800afac:	2e00      	cmp	r6, #0
 800afae:	dd28      	ble.n	800b002 <_vfprintf_r+0x812>
 800afb0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800afb4:	480d      	ldr	r0, [pc, #52]	; (800afec <_vfprintf_r+0x7fc>)
 800afb6:	2e10      	cmp	r6, #16
 800afb8:	f103 0301 	add.w	r3, r3, #1
 800afbc:	f104 0108 	add.w	r1, r4, #8
 800afc0:	6020      	str	r0, [r4, #0]
 800afc2:	f300 82ba 	bgt.w	800b53a <_vfprintf_r+0xd4a>
 800afc6:	6066      	str	r6, [r4, #4]
 800afc8:	2b07      	cmp	r3, #7
 800afca:	4416      	add	r6, r2
 800afcc:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800afd0:	f340 82c6 	ble.w	800b560 <_vfprintf_r+0xd70>
 800afd4:	e00c      	b.n	800aff0 <_vfprintf_r+0x800>
 800afd6:	bf00      	nop
 800afd8:	08018659 	.word	0x08018659
 800afdc:	08018648 	.word	0x08018648
 800afe0:	40300000 	.word	0x40300000
 800afe4:	3fe00000 	.word	0x3fe00000
 800afe8:	0801868c 	.word	0x0801868c
 800afec:	0801869c 	.word	0x0801869c
 800aff0:	4651      	mov	r1, sl
 800aff2:	4658      	mov	r0, fp
 800aff4:	aa26      	add	r2, sp, #152	; 0x98
 800aff6:	f002 ff8a 	bl	800df0e <__sprint_r>
 800affa:	2800      	cmp	r0, #0
 800affc:	f040 85ae 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b000:	ac29      	add	r4, sp, #164	; 0xa4
 800b002:	f418 7f80 	tst.w	r8, #256	; 0x100
 800b006:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800b008:	f040 82b0 	bne.w	800b56c <_vfprintf_r+0xd7c>
 800b00c:	9b07      	ldr	r3, [sp, #28]
 800b00e:	f8c4 9000 	str.w	r9, [r4]
 800b012:	441e      	add	r6, r3
 800b014:	6063      	str	r3, [r4, #4]
 800b016:	9628      	str	r6, [sp, #160]	; 0xa0
 800b018:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b01a:	3301      	adds	r3, #1
 800b01c:	2b07      	cmp	r3, #7
 800b01e:	9327      	str	r3, [sp, #156]	; 0x9c
 800b020:	f300 82ea 	bgt.w	800b5f8 <_vfprintf_r+0xe08>
 800b024:	3408      	adds	r4, #8
 800b026:	f018 0f04 	tst.w	r8, #4
 800b02a:	f040 8578 	bne.w	800bb1e <_vfprintf_r+0x132e>
 800b02e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800b032:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b034:	428a      	cmp	r2, r1
 800b036:	bfac      	ite	ge
 800b038:	189b      	addge	r3, r3, r2
 800b03a:	185b      	addlt	r3, r3, r1
 800b03c:	9313      	str	r3, [sp, #76]	; 0x4c
 800b03e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b040:	b13b      	cbz	r3, 800b052 <_vfprintf_r+0x862>
 800b042:	4651      	mov	r1, sl
 800b044:	4658      	mov	r0, fp
 800b046:	aa26      	add	r2, sp, #152	; 0x98
 800b048:	f002 ff61 	bl	800df0e <__sprint_r>
 800b04c:	2800      	cmp	r0, #0
 800b04e:	f040 8585 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b052:	2300      	movs	r3, #0
 800b054:	9327      	str	r3, [sp, #156]	; 0x9c
 800b056:	2f00      	cmp	r7, #0
 800b058:	f040 859c 	bne.w	800bb94 <_vfprintf_r+0x13a4>
 800b05c:	ac29      	add	r4, sp, #164	; 0xa4
 800b05e:	e0e7      	b.n	800b230 <_vfprintf_r+0xa40>
 800b060:	4607      	mov	r7, r0
 800b062:	e62d      	b.n	800acc0 <_vfprintf_r+0x4d0>
 800b064:	2306      	movs	r3, #6
 800b066:	e61d      	b.n	800aca4 <_vfprintf_r+0x4b4>
 800b068:	f802 0c01 	strb.w	r0, [r2, #-1]
 800b06c:	e699      	b.n	800ada2 <_vfprintf_r+0x5b2>
 800b06e:	f803 0b01 	strb.w	r0, [r3], #1
 800b072:	1aca      	subs	r2, r1, r3
 800b074:	2a00      	cmp	r2, #0
 800b076:	dafa      	bge.n	800b06e <_vfprintf_r+0x87e>
 800b078:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b07a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b07c:	3201      	adds	r2, #1
 800b07e:	f103 0301 	add.w	r3, r3, #1
 800b082:	bfb8      	it	lt
 800b084:	2300      	movlt	r3, #0
 800b086:	441d      	add	r5, r3
 800b088:	e69b      	b.n	800adc2 <_vfprintf_r+0x5d2>
 800b08a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b08c:	462b      	mov	r3, r5
 800b08e:	2030      	movs	r0, #48	; 0x30
 800b090:	18a9      	adds	r1, r5, r2
 800b092:	e7ee      	b.n	800b072 <_vfprintf_r+0x882>
 800b094:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b096:	2b46      	cmp	r3, #70	; 0x46
 800b098:	d005      	beq.n	800b0a6 <_vfprintf_r+0x8b6>
 800b09a:	2b45      	cmp	r3, #69	; 0x45
 800b09c:	d11b      	bne.n	800b0d6 <_vfprintf_r+0x8e6>
 800b09e:	9b07      	ldr	r3, [sp, #28]
 800b0a0:	1c5e      	adds	r6, r3, #1
 800b0a2:	2302      	movs	r3, #2
 800b0a4:	e001      	b.n	800b0aa <_vfprintf_r+0x8ba>
 800b0a6:	2303      	movs	r3, #3
 800b0a8:	9e07      	ldr	r6, [sp, #28]
 800b0aa:	aa24      	add	r2, sp, #144	; 0x90
 800b0ac:	9204      	str	r2, [sp, #16]
 800b0ae:	aa21      	add	r2, sp, #132	; 0x84
 800b0b0:	9203      	str	r2, [sp, #12]
 800b0b2:	aa20      	add	r2, sp, #128	; 0x80
 800b0b4:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800b0b8:	9300      	str	r3, [sp, #0]
 800b0ba:	4658      	mov	r0, fp
 800b0bc:	462b      	mov	r3, r5
 800b0be:	9a08      	ldr	r2, [sp, #32]
 800b0c0:	f000 ff26 	bl	800bf10 <_dtoa_r>
 800b0c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b0c6:	4681      	mov	r9, r0
 800b0c8:	2b47      	cmp	r3, #71	; 0x47
 800b0ca:	d106      	bne.n	800b0da <_vfprintf_r+0x8ea>
 800b0cc:	f018 0f01 	tst.w	r8, #1
 800b0d0:	d103      	bne.n	800b0da <_vfprintf_r+0x8ea>
 800b0d2:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800b0d4:	e675      	b.n	800adc2 <_vfprintf_r+0x5d2>
 800b0d6:	9e07      	ldr	r6, [sp, #28]
 800b0d8:	e7e3      	b.n	800b0a2 <_vfprintf_r+0x8b2>
 800b0da:	eb09 0306 	add.w	r3, r9, r6
 800b0de:	930d      	str	r3, [sp, #52]	; 0x34
 800b0e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b0e2:	2b46      	cmp	r3, #70	; 0x46
 800b0e4:	d111      	bne.n	800b10a <_vfprintf_r+0x91a>
 800b0e6:	f899 3000 	ldrb.w	r3, [r9]
 800b0ea:	2b30      	cmp	r3, #48	; 0x30
 800b0ec:	d109      	bne.n	800b102 <_vfprintf_r+0x912>
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	4629      	mov	r1, r5
 800b0f4:	9808      	ldr	r0, [sp, #32]
 800b0f6:	f7f5 fc57 	bl	80009a8 <__aeabi_dcmpeq>
 800b0fa:	b910      	cbnz	r0, 800b102 <_vfprintf_r+0x912>
 800b0fc:	f1c6 0601 	rsb	r6, r6, #1
 800b100:	9620      	str	r6, [sp, #128]	; 0x80
 800b102:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b104:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b106:	441a      	add	r2, r3
 800b108:	920d      	str	r2, [sp, #52]	; 0x34
 800b10a:	2200      	movs	r2, #0
 800b10c:	2300      	movs	r3, #0
 800b10e:	4629      	mov	r1, r5
 800b110:	9808      	ldr	r0, [sp, #32]
 800b112:	f7f5 fc49 	bl	80009a8 <__aeabi_dcmpeq>
 800b116:	b108      	cbz	r0, 800b11c <_vfprintf_r+0x92c>
 800b118:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b11a:	9324      	str	r3, [sp, #144]	; 0x90
 800b11c:	2230      	movs	r2, #48	; 0x30
 800b11e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b120:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b122:	4299      	cmp	r1, r3
 800b124:	d9d5      	bls.n	800b0d2 <_vfprintf_r+0x8e2>
 800b126:	1c59      	adds	r1, r3, #1
 800b128:	9124      	str	r1, [sp, #144]	; 0x90
 800b12a:	701a      	strb	r2, [r3, #0]
 800b12c:	e7f7      	b.n	800b11e <_vfprintf_r+0x92e>
 800b12e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b130:	2b46      	cmp	r3, #70	; 0x46
 800b132:	f47f ae57 	bne.w	800ade4 <_vfprintf_r+0x5f4>
 800b136:	9a07      	ldr	r2, [sp, #28]
 800b138:	f008 0301 	and.w	r3, r8, #1
 800b13c:	2d00      	cmp	r5, #0
 800b13e:	ea43 0302 	orr.w	r3, r3, r2
 800b142:	dd1a      	ble.n	800b17a <_vfprintf_r+0x98a>
 800b144:	2b00      	cmp	r3, #0
 800b146:	d034      	beq.n	800b1b2 <_vfprintf_r+0x9c2>
 800b148:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b14a:	18eb      	adds	r3, r5, r3
 800b14c:	441a      	add	r2, r3
 800b14e:	9207      	str	r2, [sp, #28]
 800b150:	2366      	movs	r3, #102	; 0x66
 800b152:	930b      	str	r3, [sp, #44]	; 0x2c
 800b154:	e033      	b.n	800b1be <_vfprintf_r+0x9ce>
 800b156:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b15a:	f802 6b01 	strb.w	r6, [r2], #1
 800b15e:	e678      	b.n	800ae52 <_vfprintf_r+0x662>
 800b160:	b941      	cbnz	r1, 800b174 <_vfprintf_r+0x984>
 800b162:	2230      	movs	r2, #48	; 0x30
 800b164:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800b168:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800b16c:	3330      	adds	r3, #48	; 0x30
 800b16e:	f802 3b01 	strb.w	r3, [r2], #1
 800b172:	e67a      	b.n	800ae6a <_vfprintf_r+0x67a>
 800b174:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800b178:	e7f8      	b.n	800b16c <_vfprintf_r+0x97c>
 800b17a:	b1e3      	cbz	r3, 800b1b6 <_vfprintf_r+0x9c6>
 800b17c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b17e:	9a07      	ldr	r2, [sp, #28]
 800b180:	3301      	adds	r3, #1
 800b182:	e7e3      	b.n	800b14c <_vfprintf_r+0x95c>
 800b184:	9b08      	ldr	r3, [sp, #32]
 800b186:	429d      	cmp	r5, r3
 800b188:	db07      	blt.n	800b19a <_vfprintf_r+0x9aa>
 800b18a:	f018 0f01 	tst.w	r8, #1
 800b18e:	d02d      	beq.n	800b1ec <_vfprintf_r+0x9fc>
 800b190:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b192:	18eb      	adds	r3, r5, r3
 800b194:	9307      	str	r3, [sp, #28]
 800b196:	2367      	movs	r3, #103	; 0x67
 800b198:	e7db      	b.n	800b152 <_vfprintf_r+0x962>
 800b19a:	9b08      	ldr	r3, [sp, #32]
 800b19c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b19e:	2d00      	cmp	r5, #0
 800b1a0:	4413      	add	r3, r2
 800b1a2:	9307      	str	r3, [sp, #28]
 800b1a4:	dcf7      	bgt.n	800b196 <_vfprintf_r+0x9a6>
 800b1a6:	9a07      	ldr	r2, [sp, #28]
 800b1a8:	f1c5 0301 	rsb	r3, r5, #1
 800b1ac:	441a      	add	r2, r3
 800b1ae:	4613      	mov	r3, r2
 800b1b0:	e7f0      	b.n	800b194 <_vfprintf_r+0x9a4>
 800b1b2:	9507      	str	r5, [sp, #28]
 800b1b4:	e7cc      	b.n	800b150 <_vfprintf_r+0x960>
 800b1b6:	2366      	movs	r3, #102	; 0x66
 800b1b8:	930b      	str	r3, [sp, #44]	; 0x2c
 800b1ba:	2301      	movs	r3, #1
 800b1bc:	9307      	str	r3, [sp, #28]
 800b1be:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800b1c2:	930d      	str	r3, [sp, #52]	; 0x34
 800b1c4:	d025      	beq.n	800b212 <_vfprintf_r+0xa22>
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	2d00      	cmp	r5, #0
 800b1ca:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800b1ce:	f77f ae64 	ble.w	800ae9a <_vfprintf_r+0x6aa>
 800b1d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1d4:	781b      	ldrb	r3, [r3, #0]
 800b1d6:	2bff      	cmp	r3, #255	; 0xff
 800b1d8:	d10a      	bne.n	800b1f0 <_vfprintf_r+0xa00>
 800b1da:	9907      	ldr	r1, [sp, #28]
 800b1dc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b1e0:	4413      	add	r3, r2
 800b1e2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b1e4:	fb02 1303 	mla	r3, r2, r3, r1
 800b1e8:	9307      	str	r3, [sp, #28]
 800b1ea:	e656      	b.n	800ae9a <_vfprintf_r+0x6aa>
 800b1ec:	9507      	str	r5, [sp, #28]
 800b1ee:	e7d2      	b.n	800b196 <_vfprintf_r+0x9a6>
 800b1f0:	42ab      	cmp	r3, r5
 800b1f2:	daf2      	bge.n	800b1da <_vfprintf_r+0x9ea>
 800b1f4:	1aed      	subs	r5, r5, r3
 800b1f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1f8:	785b      	ldrb	r3, [r3, #1]
 800b1fa:	b133      	cbz	r3, 800b20a <_vfprintf_r+0xa1a>
 800b1fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b1fe:	3301      	adds	r3, #1
 800b200:	930d      	str	r3, [sp, #52]	; 0x34
 800b202:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b204:	3301      	adds	r3, #1
 800b206:	930e      	str	r3, [sp, #56]	; 0x38
 800b208:	e7e3      	b.n	800b1d2 <_vfprintf_r+0x9e2>
 800b20a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b20c:	3301      	adds	r3, #1
 800b20e:	930c      	str	r3, [sp, #48]	; 0x30
 800b210:	e7df      	b.n	800b1d2 <_vfprintf_r+0x9e2>
 800b212:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b214:	930c      	str	r3, [sp, #48]	; 0x30
 800b216:	e640      	b.n	800ae9a <_vfprintf_r+0x6aa>
 800b218:	4632      	mov	r2, r6
 800b21a:	f852 3b04 	ldr.w	r3, [r2], #4
 800b21e:	f018 0f20 	tst.w	r8, #32
 800b222:	920a      	str	r2, [sp, #40]	; 0x28
 800b224:	d009      	beq.n	800b23a <_vfprintf_r+0xa4a>
 800b226:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b228:	4610      	mov	r0, r2
 800b22a:	17d1      	asrs	r1, r2, #31
 800b22c:	e9c3 0100 	strd	r0, r1, [r3]
 800b230:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b232:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800b236:	f7ff bb5a 	b.w	800a8ee <_vfprintf_r+0xfe>
 800b23a:	f018 0f10 	tst.w	r8, #16
 800b23e:	d002      	beq.n	800b246 <_vfprintf_r+0xa56>
 800b240:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b242:	601a      	str	r2, [r3, #0]
 800b244:	e7f4      	b.n	800b230 <_vfprintf_r+0xa40>
 800b246:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b24a:	d002      	beq.n	800b252 <_vfprintf_r+0xa62>
 800b24c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b24e:	801a      	strh	r2, [r3, #0]
 800b250:	e7ee      	b.n	800b230 <_vfprintf_r+0xa40>
 800b252:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b256:	d0f3      	beq.n	800b240 <_vfprintf_r+0xa50>
 800b258:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b25a:	701a      	strb	r2, [r3, #0]
 800b25c:	e7e8      	b.n	800b230 <_vfprintf_r+0xa40>
 800b25e:	f048 0810 	orr.w	r8, r8, #16
 800b262:	f018 0f20 	tst.w	r8, #32
 800b266:	d01e      	beq.n	800b2a6 <_vfprintf_r+0xab6>
 800b268:	3607      	adds	r6, #7
 800b26a:	f026 0307 	bic.w	r3, r6, #7
 800b26e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b272:	930a      	str	r3, [sp, #40]	; 0x28
 800b274:	2300      	movs	r3, #0
 800b276:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800b27a:	2200      	movs	r2, #0
 800b27c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800b280:	9a07      	ldr	r2, [sp, #28]
 800b282:	3201      	adds	r2, #1
 800b284:	f000 849b 	beq.w	800bbbe <_vfprintf_r+0x13ce>
 800b288:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800b28c:	920c      	str	r2, [sp, #48]	; 0x30
 800b28e:	ea56 0207 	orrs.w	r2, r6, r7
 800b292:	f040 849a 	bne.w	800bbca <_vfprintf_r+0x13da>
 800b296:	9a07      	ldr	r2, [sp, #28]
 800b298:	2a00      	cmp	r2, #0
 800b29a:	f000 80f5 	beq.w	800b488 <_vfprintf_r+0xc98>
 800b29e:	2b01      	cmp	r3, #1
 800b2a0:	f040 8496 	bne.w	800bbd0 <_vfprintf_r+0x13e0>
 800b2a4:	e097      	b.n	800b3d6 <_vfprintf_r+0xbe6>
 800b2a6:	1d33      	adds	r3, r6, #4
 800b2a8:	f018 0f10 	tst.w	r8, #16
 800b2ac:	930a      	str	r3, [sp, #40]	; 0x28
 800b2ae:	d001      	beq.n	800b2b4 <_vfprintf_r+0xac4>
 800b2b0:	6836      	ldr	r6, [r6, #0]
 800b2b2:	e003      	b.n	800b2bc <_vfprintf_r+0xacc>
 800b2b4:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b2b8:	d002      	beq.n	800b2c0 <_vfprintf_r+0xad0>
 800b2ba:	8836      	ldrh	r6, [r6, #0]
 800b2bc:	2700      	movs	r7, #0
 800b2be:	e7d9      	b.n	800b274 <_vfprintf_r+0xa84>
 800b2c0:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b2c4:	d0f4      	beq.n	800b2b0 <_vfprintf_r+0xac0>
 800b2c6:	7836      	ldrb	r6, [r6, #0]
 800b2c8:	e7f8      	b.n	800b2bc <_vfprintf_r+0xacc>
 800b2ca:	4633      	mov	r3, r6
 800b2cc:	f853 6b04 	ldr.w	r6, [r3], #4
 800b2d0:	2278      	movs	r2, #120	; 0x78
 800b2d2:	930a      	str	r3, [sp, #40]	; 0x28
 800b2d4:	f647 0330 	movw	r3, #30768	; 0x7830
 800b2d8:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800b2dc:	4ba1      	ldr	r3, [pc, #644]	; (800b564 <_vfprintf_r+0xd74>)
 800b2de:	2700      	movs	r7, #0
 800b2e0:	931b      	str	r3, [sp, #108]	; 0x6c
 800b2e2:	f048 0802 	orr.w	r8, r8, #2
 800b2e6:	2302      	movs	r3, #2
 800b2e8:	920b      	str	r2, [sp, #44]	; 0x2c
 800b2ea:	e7c6      	b.n	800b27a <_vfprintf_r+0xa8a>
 800b2ec:	4633      	mov	r3, r6
 800b2ee:	2500      	movs	r5, #0
 800b2f0:	f853 9b04 	ldr.w	r9, [r3], #4
 800b2f4:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800b2f8:	930a      	str	r3, [sp, #40]	; 0x28
 800b2fa:	9b07      	ldr	r3, [sp, #28]
 800b2fc:	1c5e      	adds	r6, r3, #1
 800b2fe:	d010      	beq.n	800b322 <_vfprintf_r+0xb32>
 800b300:	461a      	mov	r2, r3
 800b302:	4629      	mov	r1, r5
 800b304:	4648      	mov	r0, r9
 800b306:	f001 ffe9 	bl	800d2dc <memchr>
 800b30a:	4607      	mov	r7, r0
 800b30c:	2800      	cmp	r0, #0
 800b30e:	f43f ac74 	beq.w	800abfa <_vfprintf_r+0x40a>
 800b312:	eba0 0309 	sub.w	r3, r0, r9
 800b316:	462f      	mov	r7, r5
 800b318:	462e      	mov	r6, r5
 800b31a:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800b31e:	9307      	str	r3, [sp, #28]
 800b320:	e5c3      	b.n	800aeaa <_vfprintf_r+0x6ba>
 800b322:	4648      	mov	r0, r9
 800b324:	f7f4 ff14 	bl	8000150 <strlen>
 800b328:	462f      	mov	r7, r5
 800b32a:	9007      	str	r0, [sp, #28]
 800b32c:	e465      	b.n	800abfa <_vfprintf_r+0x40a>
 800b32e:	f048 0810 	orr.w	r8, r8, #16
 800b332:	f018 0f20 	tst.w	r8, #32
 800b336:	d007      	beq.n	800b348 <_vfprintf_r+0xb58>
 800b338:	3607      	adds	r6, #7
 800b33a:	f026 0307 	bic.w	r3, r6, #7
 800b33e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b342:	930a      	str	r3, [sp, #40]	; 0x28
 800b344:	2301      	movs	r3, #1
 800b346:	e798      	b.n	800b27a <_vfprintf_r+0xa8a>
 800b348:	1d33      	adds	r3, r6, #4
 800b34a:	f018 0f10 	tst.w	r8, #16
 800b34e:	930a      	str	r3, [sp, #40]	; 0x28
 800b350:	d001      	beq.n	800b356 <_vfprintf_r+0xb66>
 800b352:	6836      	ldr	r6, [r6, #0]
 800b354:	e003      	b.n	800b35e <_vfprintf_r+0xb6e>
 800b356:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b35a:	d002      	beq.n	800b362 <_vfprintf_r+0xb72>
 800b35c:	8836      	ldrh	r6, [r6, #0]
 800b35e:	2700      	movs	r7, #0
 800b360:	e7f0      	b.n	800b344 <_vfprintf_r+0xb54>
 800b362:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b366:	d0f4      	beq.n	800b352 <_vfprintf_r+0xb62>
 800b368:	7836      	ldrb	r6, [r6, #0]
 800b36a:	e7f8      	b.n	800b35e <_vfprintf_r+0xb6e>
 800b36c:	4b7e      	ldr	r3, [pc, #504]	; (800b568 <_vfprintf_r+0xd78>)
 800b36e:	f018 0f20 	tst.w	r8, #32
 800b372:	931b      	str	r3, [sp, #108]	; 0x6c
 800b374:	d019      	beq.n	800b3aa <_vfprintf_r+0xbba>
 800b376:	3607      	adds	r6, #7
 800b378:	f026 0307 	bic.w	r3, r6, #7
 800b37c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b380:	930a      	str	r3, [sp, #40]	; 0x28
 800b382:	f018 0f01 	tst.w	r8, #1
 800b386:	d00a      	beq.n	800b39e <_vfprintf_r+0xbae>
 800b388:	ea56 0307 	orrs.w	r3, r6, r7
 800b38c:	d007      	beq.n	800b39e <_vfprintf_r+0xbae>
 800b38e:	2330      	movs	r3, #48	; 0x30
 800b390:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800b394:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b396:	f048 0802 	orr.w	r8, r8, #2
 800b39a:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800b39e:	2302      	movs	r3, #2
 800b3a0:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800b3a4:	e769      	b.n	800b27a <_vfprintf_r+0xa8a>
 800b3a6:	4b6f      	ldr	r3, [pc, #444]	; (800b564 <_vfprintf_r+0xd74>)
 800b3a8:	e7e1      	b.n	800b36e <_vfprintf_r+0xb7e>
 800b3aa:	1d33      	adds	r3, r6, #4
 800b3ac:	f018 0f10 	tst.w	r8, #16
 800b3b0:	930a      	str	r3, [sp, #40]	; 0x28
 800b3b2:	d001      	beq.n	800b3b8 <_vfprintf_r+0xbc8>
 800b3b4:	6836      	ldr	r6, [r6, #0]
 800b3b6:	e003      	b.n	800b3c0 <_vfprintf_r+0xbd0>
 800b3b8:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b3bc:	d002      	beq.n	800b3c4 <_vfprintf_r+0xbd4>
 800b3be:	8836      	ldrh	r6, [r6, #0]
 800b3c0:	2700      	movs	r7, #0
 800b3c2:	e7de      	b.n	800b382 <_vfprintf_r+0xb92>
 800b3c4:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b3c8:	d0f4      	beq.n	800b3b4 <_vfprintf_r+0xbc4>
 800b3ca:	7836      	ldrb	r6, [r6, #0]
 800b3cc:	e7f8      	b.n	800b3c0 <_vfprintf_r+0xbd0>
 800b3ce:	2f00      	cmp	r7, #0
 800b3d0:	bf08      	it	eq
 800b3d2:	2e0a      	cmpeq	r6, #10
 800b3d4:	d206      	bcs.n	800b3e4 <_vfprintf_r+0xbf4>
 800b3d6:	3630      	adds	r6, #48	; 0x30
 800b3d8:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800b3dc:	f20d 1947 	addw	r9, sp, #327	; 0x147
 800b3e0:	f000 bc14 	b.w	800bc0c <_vfprintf_r+0x141c>
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	9308      	str	r3, [sp, #32]
 800b3e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b3ea:	ad52      	add	r5, sp, #328	; 0x148
 800b3ec:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800b3f0:	220a      	movs	r2, #10
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	4630      	mov	r0, r6
 800b3f6:	4639      	mov	r1, r7
 800b3f8:	f7f5 fb96 	bl	8000b28 <__aeabi_uldivmod>
 800b3fc:	9b08      	ldr	r3, [sp, #32]
 800b3fe:	3230      	adds	r2, #48	; 0x30
 800b400:	3301      	adds	r3, #1
 800b402:	f105 39ff 	add.w	r9, r5, #4294967295
 800b406:	f805 2c01 	strb.w	r2, [r5, #-1]
 800b40a:	9308      	str	r3, [sp, #32]
 800b40c:	f1b8 0f00 	cmp.w	r8, #0
 800b410:	d019      	beq.n	800b446 <_vfprintf_r+0xc56>
 800b412:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b414:	9a08      	ldr	r2, [sp, #32]
 800b416:	781b      	ldrb	r3, [r3, #0]
 800b418:	429a      	cmp	r2, r3
 800b41a:	d114      	bne.n	800b446 <_vfprintf_r+0xc56>
 800b41c:	2aff      	cmp	r2, #255	; 0xff
 800b41e:	d012      	beq.n	800b446 <_vfprintf_r+0xc56>
 800b420:	2f00      	cmp	r7, #0
 800b422:	bf08      	it	eq
 800b424:	2e0a      	cmpeq	r6, #10
 800b426:	d30e      	bcc.n	800b446 <_vfprintf_r+0xc56>
 800b428:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b42a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800b42c:	eba9 0903 	sub.w	r9, r9, r3
 800b430:	461a      	mov	r2, r3
 800b432:	4648      	mov	r0, r9
 800b434:	f002 fcdd 	bl	800ddf2 <strncpy>
 800b438:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b43a:	785d      	ldrb	r5, [r3, #1]
 800b43c:	b195      	cbz	r5, 800b464 <_vfprintf_r+0xc74>
 800b43e:	3301      	adds	r3, #1
 800b440:	930e      	str	r3, [sp, #56]	; 0x38
 800b442:	2300      	movs	r3, #0
 800b444:	9308      	str	r3, [sp, #32]
 800b446:	220a      	movs	r2, #10
 800b448:	2300      	movs	r3, #0
 800b44a:	4630      	mov	r0, r6
 800b44c:	4639      	mov	r1, r7
 800b44e:	f7f5 fb6b 	bl	8000b28 <__aeabi_uldivmod>
 800b452:	2f00      	cmp	r7, #0
 800b454:	bf08      	it	eq
 800b456:	2e0a      	cmpeq	r6, #10
 800b458:	f0c0 83d8 	bcc.w	800bc0c <_vfprintf_r+0x141c>
 800b45c:	4606      	mov	r6, r0
 800b45e:	460f      	mov	r7, r1
 800b460:	464d      	mov	r5, r9
 800b462:	e7c5      	b.n	800b3f0 <_vfprintf_r+0xc00>
 800b464:	9508      	str	r5, [sp, #32]
 800b466:	e7ee      	b.n	800b446 <_vfprintf_r+0xc56>
 800b468:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b46a:	f006 030f 	and.w	r3, r6, #15
 800b46e:	5cd3      	ldrb	r3, [r2, r3]
 800b470:	093a      	lsrs	r2, r7, #4
 800b472:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b476:	0933      	lsrs	r3, r6, #4
 800b478:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800b47c:	461e      	mov	r6, r3
 800b47e:	4617      	mov	r7, r2
 800b480:	ea56 0307 	orrs.w	r3, r6, r7
 800b484:	d1f0      	bne.n	800b468 <_vfprintf_r+0xc78>
 800b486:	e3c1      	b.n	800bc0c <_vfprintf_r+0x141c>
 800b488:	b933      	cbnz	r3, 800b498 <_vfprintf_r+0xca8>
 800b48a:	f018 0f01 	tst.w	r8, #1
 800b48e:	d003      	beq.n	800b498 <_vfprintf_r+0xca8>
 800b490:	2330      	movs	r3, #48	; 0x30
 800b492:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800b496:	e7a1      	b.n	800b3dc <_vfprintf_r+0xbec>
 800b498:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800b49c:	e3b6      	b.n	800bc0c <_vfprintf_r+0x141c>
 800b49e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	f000 837d 	beq.w	800bba0 <_vfprintf_r+0x13b0>
 800b4a6:	2000      	movs	r0, #0
 800b4a8:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800b4ac:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800b4b0:	960a      	str	r6, [sp, #40]	; 0x28
 800b4b2:	f7ff bb3b 	b.w	800ab2c <_vfprintf_r+0x33c>
 800b4b6:	2010      	movs	r0, #16
 800b4b8:	2b07      	cmp	r3, #7
 800b4ba:	4402      	add	r2, r0
 800b4bc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b4c0:	6060      	str	r0, [r4, #4]
 800b4c2:	dd08      	ble.n	800b4d6 <_vfprintf_r+0xce6>
 800b4c4:	4651      	mov	r1, sl
 800b4c6:	4658      	mov	r0, fp
 800b4c8:	aa26      	add	r2, sp, #152	; 0x98
 800b4ca:	f002 fd20 	bl	800df0e <__sprint_r>
 800b4ce:	2800      	cmp	r0, #0
 800b4d0:	f040 8344 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b4d4:	a929      	add	r1, sp, #164	; 0xa4
 800b4d6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b4d8:	460c      	mov	r4, r1
 800b4da:	3b10      	subs	r3, #16
 800b4dc:	9317      	str	r3, [sp, #92]	; 0x5c
 800b4de:	e500      	b.n	800aee2 <_vfprintf_r+0x6f2>
 800b4e0:	460c      	mov	r4, r1
 800b4e2:	e51a      	b.n	800af1a <_vfprintf_r+0x72a>
 800b4e4:	4651      	mov	r1, sl
 800b4e6:	4658      	mov	r0, fp
 800b4e8:	aa26      	add	r2, sp, #152	; 0x98
 800b4ea:	f002 fd10 	bl	800df0e <__sprint_r>
 800b4ee:	2800      	cmp	r0, #0
 800b4f0:	f040 8334 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b4f4:	ac29      	add	r4, sp, #164	; 0xa4
 800b4f6:	e522      	b.n	800af3e <_vfprintf_r+0x74e>
 800b4f8:	4651      	mov	r1, sl
 800b4fa:	4658      	mov	r0, fp
 800b4fc:	aa26      	add	r2, sp, #152	; 0x98
 800b4fe:	f002 fd06 	bl	800df0e <__sprint_r>
 800b502:	2800      	cmp	r0, #0
 800b504:	f040 832a 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b508:	ac29      	add	r4, sp, #164	; 0xa4
 800b50a:	e528      	b.n	800af5e <_vfprintf_r+0x76e>
 800b50c:	2010      	movs	r0, #16
 800b50e:	2b07      	cmp	r3, #7
 800b510:	4402      	add	r2, r0
 800b512:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b516:	6060      	str	r0, [r4, #4]
 800b518:	dd08      	ble.n	800b52c <_vfprintf_r+0xd3c>
 800b51a:	4651      	mov	r1, sl
 800b51c:	4658      	mov	r0, fp
 800b51e:	aa26      	add	r2, sp, #152	; 0x98
 800b520:	f002 fcf5 	bl	800df0e <__sprint_r>
 800b524:	2800      	cmp	r0, #0
 800b526:	f040 8319 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b52a:	a929      	add	r1, sp, #164	; 0xa4
 800b52c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b52e:	460c      	mov	r4, r1
 800b530:	3b10      	subs	r3, #16
 800b532:	9317      	str	r3, [sp, #92]	; 0x5c
 800b534:	e51c      	b.n	800af70 <_vfprintf_r+0x780>
 800b536:	460c      	mov	r4, r1
 800b538:	e536      	b.n	800afa8 <_vfprintf_r+0x7b8>
 800b53a:	2010      	movs	r0, #16
 800b53c:	2b07      	cmp	r3, #7
 800b53e:	4402      	add	r2, r0
 800b540:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b544:	6060      	str	r0, [r4, #4]
 800b546:	dd08      	ble.n	800b55a <_vfprintf_r+0xd6a>
 800b548:	4651      	mov	r1, sl
 800b54a:	4658      	mov	r0, fp
 800b54c:	aa26      	add	r2, sp, #152	; 0x98
 800b54e:	f002 fcde 	bl	800df0e <__sprint_r>
 800b552:	2800      	cmp	r0, #0
 800b554:	f040 8302 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b558:	a929      	add	r1, sp, #164	; 0xa4
 800b55a:	460c      	mov	r4, r1
 800b55c:	3e10      	subs	r6, #16
 800b55e:	e527      	b.n	800afb0 <_vfprintf_r+0x7c0>
 800b560:	460c      	mov	r4, r1
 800b562:	e54e      	b.n	800b002 <_vfprintf_r+0x812>
 800b564:	08018648 	.word	0x08018648
 800b568:	08018659 	.word	0x08018659
 800b56c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b56e:	2b65      	cmp	r3, #101	; 0x65
 800b570:	f340 8238 	ble.w	800b9e4 <_vfprintf_r+0x11f4>
 800b574:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b578:	2200      	movs	r2, #0
 800b57a:	2300      	movs	r3, #0
 800b57c:	f7f5 fa14 	bl	80009a8 <__aeabi_dcmpeq>
 800b580:	2800      	cmp	r0, #0
 800b582:	d06a      	beq.n	800b65a <_vfprintf_r+0xe6a>
 800b584:	4b6e      	ldr	r3, [pc, #440]	; (800b740 <_vfprintf_r+0xf50>)
 800b586:	6023      	str	r3, [r4, #0]
 800b588:	2301      	movs	r3, #1
 800b58a:	441e      	add	r6, r3
 800b58c:	6063      	str	r3, [r4, #4]
 800b58e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b590:	9628      	str	r6, [sp, #160]	; 0xa0
 800b592:	3301      	adds	r3, #1
 800b594:	2b07      	cmp	r3, #7
 800b596:	9327      	str	r3, [sp, #156]	; 0x9c
 800b598:	dc38      	bgt.n	800b60c <_vfprintf_r+0xe1c>
 800b59a:	3408      	adds	r4, #8
 800b59c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b59e:	9a08      	ldr	r2, [sp, #32]
 800b5a0:	4293      	cmp	r3, r2
 800b5a2:	db03      	blt.n	800b5ac <_vfprintf_r+0xdbc>
 800b5a4:	f018 0f01 	tst.w	r8, #1
 800b5a8:	f43f ad3d 	beq.w	800b026 <_vfprintf_r+0x836>
 800b5ac:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b5ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b5b0:	6023      	str	r3, [r4, #0]
 800b5b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b5b4:	6063      	str	r3, [r4, #4]
 800b5b6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b5b8:	4413      	add	r3, r2
 800b5ba:	9328      	str	r3, [sp, #160]	; 0xa0
 800b5bc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b5be:	3301      	adds	r3, #1
 800b5c0:	2b07      	cmp	r3, #7
 800b5c2:	9327      	str	r3, [sp, #156]	; 0x9c
 800b5c4:	dc2c      	bgt.n	800b620 <_vfprintf_r+0xe30>
 800b5c6:	3408      	adds	r4, #8
 800b5c8:	9b08      	ldr	r3, [sp, #32]
 800b5ca:	1e5d      	subs	r5, r3, #1
 800b5cc:	2d00      	cmp	r5, #0
 800b5ce:	f77f ad2a 	ble.w	800b026 <_vfprintf_r+0x836>
 800b5d2:	f04f 0910 	mov.w	r9, #16
 800b5d6:	4e5b      	ldr	r6, [pc, #364]	; (800b744 <_vfprintf_r+0xf54>)
 800b5d8:	2d10      	cmp	r5, #16
 800b5da:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b5de:	f104 0108 	add.w	r1, r4, #8
 800b5e2:	f103 0301 	add.w	r3, r3, #1
 800b5e6:	6026      	str	r6, [r4, #0]
 800b5e8:	dc24      	bgt.n	800b634 <_vfprintf_r+0xe44>
 800b5ea:	6065      	str	r5, [r4, #4]
 800b5ec:	2b07      	cmp	r3, #7
 800b5ee:	4415      	add	r5, r2
 800b5f0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800b5f4:	f340 8290 	ble.w	800bb18 <_vfprintf_r+0x1328>
 800b5f8:	4651      	mov	r1, sl
 800b5fa:	4658      	mov	r0, fp
 800b5fc:	aa26      	add	r2, sp, #152	; 0x98
 800b5fe:	f002 fc86 	bl	800df0e <__sprint_r>
 800b602:	2800      	cmp	r0, #0
 800b604:	f040 82aa 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b608:	ac29      	add	r4, sp, #164	; 0xa4
 800b60a:	e50c      	b.n	800b026 <_vfprintf_r+0x836>
 800b60c:	4651      	mov	r1, sl
 800b60e:	4658      	mov	r0, fp
 800b610:	aa26      	add	r2, sp, #152	; 0x98
 800b612:	f002 fc7c 	bl	800df0e <__sprint_r>
 800b616:	2800      	cmp	r0, #0
 800b618:	f040 82a0 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b61c:	ac29      	add	r4, sp, #164	; 0xa4
 800b61e:	e7bd      	b.n	800b59c <_vfprintf_r+0xdac>
 800b620:	4651      	mov	r1, sl
 800b622:	4658      	mov	r0, fp
 800b624:	aa26      	add	r2, sp, #152	; 0x98
 800b626:	f002 fc72 	bl	800df0e <__sprint_r>
 800b62a:	2800      	cmp	r0, #0
 800b62c:	f040 8296 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b630:	ac29      	add	r4, sp, #164	; 0xa4
 800b632:	e7c9      	b.n	800b5c8 <_vfprintf_r+0xdd8>
 800b634:	3210      	adds	r2, #16
 800b636:	2b07      	cmp	r3, #7
 800b638:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b63c:	f8c4 9004 	str.w	r9, [r4, #4]
 800b640:	dd08      	ble.n	800b654 <_vfprintf_r+0xe64>
 800b642:	4651      	mov	r1, sl
 800b644:	4658      	mov	r0, fp
 800b646:	aa26      	add	r2, sp, #152	; 0x98
 800b648:	f002 fc61 	bl	800df0e <__sprint_r>
 800b64c:	2800      	cmp	r0, #0
 800b64e:	f040 8285 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b652:	a929      	add	r1, sp, #164	; 0xa4
 800b654:	460c      	mov	r4, r1
 800b656:	3d10      	subs	r5, #16
 800b658:	e7be      	b.n	800b5d8 <_vfprintf_r+0xde8>
 800b65a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	dc73      	bgt.n	800b748 <_vfprintf_r+0xf58>
 800b660:	4b37      	ldr	r3, [pc, #220]	; (800b740 <_vfprintf_r+0xf50>)
 800b662:	6023      	str	r3, [r4, #0]
 800b664:	2301      	movs	r3, #1
 800b666:	441e      	add	r6, r3
 800b668:	6063      	str	r3, [r4, #4]
 800b66a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b66c:	9628      	str	r6, [sp, #160]	; 0xa0
 800b66e:	3301      	adds	r3, #1
 800b670:	2b07      	cmp	r3, #7
 800b672:	9327      	str	r3, [sp, #156]	; 0x9c
 800b674:	dc3c      	bgt.n	800b6f0 <_vfprintf_r+0xf00>
 800b676:	3408      	adds	r4, #8
 800b678:	9908      	ldr	r1, [sp, #32]
 800b67a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b67c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b67e:	430a      	orrs	r2, r1
 800b680:	f008 0101 	and.w	r1, r8, #1
 800b684:	430a      	orrs	r2, r1
 800b686:	f43f acce 	beq.w	800b026 <_vfprintf_r+0x836>
 800b68a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b68c:	6022      	str	r2, [r4, #0]
 800b68e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b690:	4413      	add	r3, r2
 800b692:	9328      	str	r3, [sp, #160]	; 0xa0
 800b694:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b696:	6062      	str	r2, [r4, #4]
 800b698:	3301      	adds	r3, #1
 800b69a:	2b07      	cmp	r3, #7
 800b69c:	9327      	str	r3, [sp, #156]	; 0x9c
 800b69e:	dc31      	bgt.n	800b704 <_vfprintf_r+0xf14>
 800b6a0:	3408      	adds	r4, #8
 800b6a2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b6a4:	2d00      	cmp	r5, #0
 800b6a6:	da1a      	bge.n	800b6de <_vfprintf_r+0xeee>
 800b6a8:	4623      	mov	r3, r4
 800b6aa:	4e26      	ldr	r6, [pc, #152]	; (800b744 <_vfprintf_r+0xf54>)
 800b6ac:	426d      	negs	r5, r5
 800b6ae:	2d10      	cmp	r5, #16
 800b6b0:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800b6b4:	f104 0408 	add.w	r4, r4, #8
 800b6b8:	f102 0201 	add.w	r2, r2, #1
 800b6bc:	601e      	str	r6, [r3, #0]
 800b6be:	dc2b      	bgt.n	800b718 <_vfprintf_r+0xf28>
 800b6c0:	605d      	str	r5, [r3, #4]
 800b6c2:	2a07      	cmp	r2, #7
 800b6c4:	440d      	add	r5, r1
 800b6c6:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800b6ca:	dd08      	ble.n	800b6de <_vfprintf_r+0xeee>
 800b6cc:	4651      	mov	r1, sl
 800b6ce:	4658      	mov	r0, fp
 800b6d0:	aa26      	add	r2, sp, #152	; 0x98
 800b6d2:	f002 fc1c 	bl	800df0e <__sprint_r>
 800b6d6:	2800      	cmp	r0, #0
 800b6d8:	f040 8240 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b6dc:	ac29      	add	r4, sp, #164	; 0xa4
 800b6de:	9b08      	ldr	r3, [sp, #32]
 800b6e0:	9a08      	ldr	r2, [sp, #32]
 800b6e2:	6063      	str	r3, [r4, #4]
 800b6e4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b6e6:	f8c4 9000 	str.w	r9, [r4]
 800b6ea:	4413      	add	r3, r2
 800b6ec:	9328      	str	r3, [sp, #160]	; 0xa0
 800b6ee:	e493      	b.n	800b018 <_vfprintf_r+0x828>
 800b6f0:	4651      	mov	r1, sl
 800b6f2:	4658      	mov	r0, fp
 800b6f4:	aa26      	add	r2, sp, #152	; 0x98
 800b6f6:	f002 fc0a 	bl	800df0e <__sprint_r>
 800b6fa:	2800      	cmp	r0, #0
 800b6fc:	f040 822e 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b700:	ac29      	add	r4, sp, #164	; 0xa4
 800b702:	e7b9      	b.n	800b678 <_vfprintf_r+0xe88>
 800b704:	4651      	mov	r1, sl
 800b706:	4658      	mov	r0, fp
 800b708:	aa26      	add	r2, sp, #152	; 0x98
 800b70a:	f002 fc00 	bl	800df0e <__sprint_r>
 800b70e:	2800      	cmp	r0, #0
 800b710:	f040 8224 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b714:	ac29      	add	r4, sp, #164	; 0xa4
 800b716:	e7c4      	b.n	800b6a2 <_vfprintf_r+0xeb2>
 800b718:	2010      	movs	r0, #16
 800b71a:	2a07      	cmp	r2, #7
 800b71c:	4401      	add	r1, r0
 800b71e:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800b722:	6058      	str	r0, [r3, #4]
 800b724:	dd08      	ble.n	800b738 <_vfprintf_r+0xf48>
 800b726:	4651      	mov	r1, sl
 800b728:	4658      	mov	r0, fp
 800b72a:	aa26      	add	r2, sp, #152	; 0x98
 800b72c:	f002 fbef 	bl	800df0e <__sprint_r>
 800b730:	2800      	cmp	r0, #0
 800b732:	f040 8213 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b736:	ac29      	add	r4, sp, #164	; 0xa4
 800b738:	4623      	mov	r3, r4
 800b73a:	3d10      	subs	r5, #16
 800b73c:	e7b7      	b.n	800b6ae <_vfprintf_r+0xebe>
 800b73e:	bf00      	nop
 800b740:	0801866a 	.word	0x0801866a
 800b744:	0801869c 	.word	0x0801869c
 800b748:	9b08      	ldr	r3, [sp, #32]
 800b74a:	42ab      	cmp	r3, r5
 800b74c:	bfa8      	it	ge
 800b74e:	462b      	movge	r3, r5
 800b750:	2b00      	cmp	r3, #0
 800b752:	9307      	str	r3, [sp, #28]
 800b754:	dd0a      	ble.n	800b76c <_vfprintf_r+0xf7c>
 800b756:	441e      	add	r6, r3
 800b758:	e9c4 9300 	strd	r9, r3, [r4]
 800b75c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b75e:	9628      	str	r6, [sp, #160]	; 0xa0
 800b760:	3301      	adds	r3, #1
 800b762:	2b07      	cmp	r3, #7
 800b764:	9327      	str	r3, [sp, #156]	; 0x9c
 800b766:	f300 8088 	bgt.w	800b87a <_vfprintf_r+0x108a>
 800b76a:	3408      	adds	r4, #8
 800b76c:	9b07      	ldr	r3, [sp, #28]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	bfb4      	ite	lt
 800b772:	462e      	movlt	r6, r5
 800b774:	1aee      	subge	r6, r5, r3
 800b776:	2e00      	cmp	r6, #0
 800b778:	dd19      	ble.n	800b7ae <_vfprintf_r+0xfbe>
 800b77a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b77e:	4898      	ldr	r0, [pc, #608]	; (800b9e0 <_vfprintf_r+0x11f0>)
 800b780:	2e10      	cmp	r6, #16
 800b782:	f103 0301 	add.w	r3, r3, #1
 800b786:	f104 0108 	add.w	r1, r4, #8
 800b78a:	6020      	str	r0, [r4, #0]
 800b78c:	dc7f      	bgt.n	800b88e <_vfprintf_r+0x109e>
 800b78e:	6066      	str	r6, [r4, #4]
 800b790:	2b07      	cmp	r3, #7
 800b792:	4416      	add	r6, r2
 800b794:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b798:	f340 808c 	ble.w	800b8b4 <_vfprintf_r+0x10c4>
 800b79c:	4651      	mov	r1, sl
 800b79e:	4658      	mov	r0, fp
 800b7a0:	aa26      	add	r2, sp, #152	; 0x98
 800b7a2:	f002 fbb4 	bl	800df0e <__sprint_r>
 800b7a6:	2800      	cmp	r0, #0
 800b7a8:	f040 81d8 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b7ac:	ac29      	add	r4, sp, #164	; 0xa4
 800b7ae:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800b7b2:	444d      	add	r5, r9
 800b7b4:	d00a      	beq.n	800b7cc <_vfprintf_r+0xfdc>
 800b7b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d17d      	bne.n	800b8b8 <_vfprintf_r+0x10c8>
 800b7bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d17d      	bne.n	800b8be <_vfprintf_r+0x10ce>
 800b7c2:	9b08      	ldr	r3, [sp, #32]
 800b7c4:	444b      	add	r3, r9
 800b7c6:	429d      	cmp	r5, r3
 800b7c8:	bf28      	it	cs
 800b7ca:	461d      	movcs	r5, r3
 800b7cc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b7ce:	9a08      	ldr	r2, [sp, #32]
 800b7d0:	4293      	cmp	r3, r2
 800b7d2:	db02      	blt.n	800b7da <_vfprintf_r+0xfea>
 800b7d4:	f018 0f01 	tst.w	r8, #1
 800b7d8:	d00e      	beq.n	800b7f8 <_vfprintf_r+0x1008>
 800b7da:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b7dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b7de:	6023      	str	r3, [r4, #0]
 800b7e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b7e2:	6063      	str	r3, [r4, #4]
 800b7e4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b7e6:	4413      	add	r3, r2
 800b7e8:	9328      	str	r3, [sp, #160]	; 0xa0
 800b7ea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b7ec:	3301      	adds	r3, #1
 800b7ee:	2b07      	cmp	r3, #7
 800b7f0:	9327      	str	r3, [sp, #156]	; 0x9c
 800b7f2:	f300 80e0 	bgt.w	800b9b6 <_vfprintf_r+0x11c6>
 800b7f6:	3408      	adds	r4, #8
 800b7f8:	9b08      	ldr	r3, [sp, #32]
 800b7fa:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800b7fc:	eb09 0203 	add.w	r2, r9, r3
 800b800:	1b9e      	subs	r6, r3, r6
 800b802:	1b52      	subs	r2, r2, r5
 800b804:	4296      	cmp	r6, r2
 800b806:	bfa8      	it	ge
 800b808:	4616      	movge	r6, r2
 800b80a:	2e00      	cmp	r6, #0
 800b80c:	dd0b      	ble.n	800b826 <_vfprintf_r+0x1036>
 800b80e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b810:	e9c4 5600 	strd	r5, r6, [r4]
 800b814:	4433      	add	r3, r6
 800b816:	9328      	str	r3, [sp, #160]	; 0xa0
 800b818:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b81a:	3301      	adds	r3, #1
 800b81c:	2b07      	cmp	r3, #7
 800b81e:	9327      	str	r3, [sp, #156]	; 0x9c
 800b820:	f300 80d3 	bgt.w	800b9ca <_vfprintf_r+0x11da>
 800b824:	3408      	adds	r4, #8
 800b826:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b828:	9b08      	ldr	r3, [sp, #32]
 800b82a:	2e00      	cmp	r6, #0
 800b82c:	eba3 0505 	sub.w	r5, r3, r5
 800b830:	bfa8      	it	ge
 800b832:	1bad      	subge	r5, r5, r6
 800b834:	2d00      	cmp	r5, #0
 800b836:	f77f abf6 	ble.w	800b026 <_vfprintf_r+0x836>
 800b83a:	f04f 0910 	mov.w	r9, #16
 800b83e:	4e68      	ldr	r6, [pc, #416]	; (800b9e0 <_vfprintf_r+0x11f0>)
 800b840:	2d10      	cmp	r5, #16
 800b842:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b846:	f104 0108 	add.w	r1, r4, #8
 800b84a:	f103 0301 	add.w	r3, r3, #1
 800b84e:	6026      	str	r6, [r4, #0]
 800b850:	f77f aecb 	ble.w	800b5ea <_vfprintf_r+0xdfa>
 800b854:	3210      	adds	r2, #16
 800b856:	2b07      	cmp	r3, #7
 800b858:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b85c:	f8c4 9004 	str.w	r9, [r4, #4]
 800b860:	dd08      	ble.n	800b874 <_vfprintf_r+0x1084>
 800b862:	4651      	mov	r1, sl
 800b864:	4658      	mov	r0, fp
 800b866:	aa26      	add	r2, sp, #152	; 0x98
 800b868:	f002 fb51 	bl	800df0e <__sprint_r>
 800b86c:	2800      	cmp	r0, #0
 800b86e:	f040 8175 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b872:	a929      	add	r1, sp, #164	; 0xa4
 800b874:	460c      	mov	r4, r1
 800b876:	3d10      	subs	r5, #16
 800b878:	e7e2      	b.n	800b840 <_vfprintf_r+0x1050>
 800b87a:	4651      	mov	r1, sl
 800b87c:	4658      	mov	r0, fp
 800b87e:	aa26      	add	r2, sp, #152	; 0x98
 800b880:	f002 fb45 	bl	800df0e <__sprint_r>
 800b884:	2800      	cmp	r0, #0
 800b886:	f040 8169 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b88a:	ac29      	add	r4, sp, #164	; 0xa4
 800b88c:	e76e      	b.n	800b76c <_vfprintf_r+0xf7c>
 800b88e:	2010      	movs	r0, #16
 800b890:	2b07      	cmp	r3, #7
 800b892:	4402      	add	r2, r0
 800b894:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b898:	6060      	str	r0, [r4, #4]
 800b89a:	dd08      	ble.n	800b8ae <_vfprintf_r+0x10be>
 800b89c:	4651      	mov	r1, sl
 800b89e:	4658      	mov	r0, fp
 800b8a0:	aa26      	add	r2, sp, #152	; 0x98
 800b8a2:	f002 fb34 	bl	800df0e <__sprint_r>
 800b8a6:	2800      	cmp	r0, #0
 800b8a8:	f040 8158 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b8ac:	a929      	add	r1, sp, #164	; 0xa4
 800b8ae:	460c      	mov	r4, r1
 800b8b0:	3e10      	subs	r6, #16
 800b8b2:	e762      	b.n	800b77a <_vfprintf_r+0xf8a>
 800b8b4:	460c      	mov	r4, r1
 800b8b6:	e77a      	b.n	800b7ae <_vfprintf_r+0xfbe>
 800b8b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d04b      	beq.n	800b956 <_vfprintf_r+0x1166>
 800b8be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b8c0:	3b01      	subs	r3, #1
 800b8c2:	930c      	str	r3, [sp, #48]	; 0x30
 800b8c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b8c6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b8c8:	6023      	str	r3, [r4, #0]
 800b8ca:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b8cc:	6063      	str	r3, [r4, #4]
 800b8ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b8d0:	4413      	add	r3, r2
 800b8d2:	9328      	str	r3, [sp, #160]	; 0xa0
 800b8d4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b8d6:	3301      	adds	r3, #1
 800b8d8:	2b07      	cmp	r3, #7
 800b8da:	9327      	str	r3, [sp, #156]	; 0x9c
 800b8dc:	dc42      	bgt.n	800b964 <_vfprintf_r+0x1174>
 800b8de:	3408      	adds	r4, #8
 800b8e0:	9b08      	ldr	r3, [sp, #32]
 800b8e2:	444b      	add	r3, r9
 800b8e4:	1b5a      	subs	r2, r3, r5
 800b8e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b8e8:	781b      	ldrb	r3, [r3, #0]
 800b8ea:	4293      	cmp	r3, r2
 800b8ec:	bfa8      	it	ge
 800b8ee:	4613      	movge	r3, r2
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	461e      	mov	r6, r3
 800b8f4:	dd0a      	ble.n	800b90c <_vfprintf_r+0x111c>
 800b8f6:	e9c4 5300 	strd	r5, r3, [r4]
 800b8fa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b8fc:	4433      	add	r3, r6
 800b8fe:	9328      	str	r3, [sp, #160]	; 0xa0
 800b900:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b902:	3301      	adds	r3, #1
 800b904:	2b07      	cmp	r3, #7
 800b906:	9327      	str	r3, [sp, #156]	; 0x9c
 800b908:	dc36      	bgt.n	800b978 <_vfprintf_r+0x1188>
 800b90a:	3408      	adds	r4, #8
 800b90c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b90e:	2e00      	cmp	r6, #0
 800b910:	781b      	ldrb	r3, [r3, #0]
 800b912:	bfb4      	ite	lt
 800b914:	461e      	movlt	r6, r3
 800b916:	1b9e      	subge	r6, r3, r6
 800b918:	2e00      	cmp	r6, #0
 800b91a:	dd18      	ble.n	800b94e <_vfprintf_r+0x115e>
 800b91c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800b920:	482f      	ldr	r0, [pc, #188]	; (800b9e0 <_vfprintf_r+0x11f0>)
 800b922:	2e10      	cmp	r6, #16
 800b924:	f102 0201 	add.w	r2, r2, #1
 800b928:	f104 0108 	add.w	r1, r4, #8
 800b92c:	6020      	str	r0, [r4, #0]
 800b92e:	dc2d      	bgt.n	800b98c <_vfprintf_r+0x119c>
 800b930:	4433      	add	r3, r6
 800b932:	2a07      	cmp	r2, #7
 800b934:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800b938:	6066      	str	r6, [r4, #4]
 800b93a:	dd3a      	ble.n	800b9b2 <_vfprintf_r+0x11c2>
 800b93c:	4651      	mov	r1, sl
 800b93e:	4658      	mov	r0, fp
 800b940:	aa26      	add	r2, sp, #152	; 0x98
 800b942:	f002 fae4 	bl	800df0e <__sprint_r>
 800b946:	2800      	cmp	r0, #0
 800b948:	f040 8108 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b94c:	ac29      	add	r4, sp, #164	; 0xa4
 800b94e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b950:	781b      	ldrb	r3, [r3, #0]
 800b952:	441d      	add	r5, r3
 800b954:	e72f      	b.n	800b7b6 <_vfprintf_r+0xfc6>
 800b956:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b958:	3b01      	subs	r3, #1
 800b95a:	930e      	str	r3, [sp, #56]	; 0x38
 800b95c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b95e:	3b01      	subs	r3, #1
 800b960:	930d      	str	r3, [sp, #52]	; 0x34
 800b962:	e7af      	b.n	800b8c4 <_vfprintf_r+0x10d4>
 800b964:	4651      	mov	r1, sl
 800b966:	4658      	mov	r0, fp
 800b968:	aa26      	add	r2, sp, #152	; 0x98
 800b96a:	f002 fad0 	bl	800df0e <__sprint_r>
 800b96e:	2800      	cmp	r0, #0
 800b970:	f040 80f4 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b974:	ac29      	add	r4, sp, #164	; 0xa4
 800b976:	e7b3      	b.n	800b8e0 <_vfprintf_r+0x10f0>
 800b978:	4651      	mov	r1, sl
 800b97a:	4658      	mov	r0, fp
 800b97c:	aa26      	add	r2, sp, #152	; 0x98
 800b97e:	f002 fac6 	bl	800df0e <__sprint_r>
 800b982:	2800      	cmp	r0, #0
 800b984:	f040 80ea 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b988:	ac29      	add	r4, sp, #164	; 0xa4
 800b98a:	e7bf      	b.n	800b90c <_vfprintf_r+0x111c>
 800b98c:	2010      	movs	r0, #16
 800b98e:	2a07      	cmp	r2, #7
 800b990:	4403      	add	r3, r0
 800b992:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800b996:	6060      	str	r0, [r4, #4]
 800b998:	dd08      	ble.n	800b9ac <_vfprintf_r+0x11bc>
 800b99a:	4651      	mov	r1, sl
 800b99c:	4658      	mov	r0, fp
 800b99e:	aa26      	add	r2, sp, #152	; 0x98
 800b9a0:	f002 fab5 	bl	800df0e <__sprint_r>
 800b9a4:	2800      	cmp	r0, #0
 800b9a6:	f040 80d9 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b9aa:	a929      	add	r1, sp, #164	; 0xa4
 800b9ac:	460c      	mov	r4, r1
 800b9ae:	3e10      	subs	r6, #16
 800b9b0:	e7b4      	b.n	800b91c <_vfprintf_r+0x112c>
 800b9b2:	460c      	mov	r4, r1
 800b9b4:	e7cb      	b.n	800b94e <_vfprintf_r+0x115e>
 800b9b6:	4651      	mov	r1, sl
 800b9b8:	4658      	mov	r0, fp
 800b9ba:	aa26      	add	r2, sp, #152	; 0x98
 800b9bc:	f002 faa7 	bl	800df0e <__sprint_r>
 800b9c0:	2800      	cmp	r0, #0
 800b9c2:	f040 80cb 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b9c6:	ac29      	add	r4, sp, #164	; 0xa4
 800b9c8:	e716      	b.n	800b7f8 <_vfprintf_r+0x1008>
 800b9ca:	4651      	mov	r1, sl
 800b9cc:	4658      	mov	r0, fp
 800b9ce:	aa26      	add	r2, sp, #152	; 0x98
 800b9d0:	f002 fa9d 	bl	800df0e <__sprint_r>
 800b9d4:	2800      	cmp	r0, #0
 800b9d6:	f040 80c1 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800b9da:	ac29      	add	r4, sp, #164	; 0xa4
 800b9dc:	e723      	b.n	800b826 <_vfprintf_r+0x1036>
 800b9de:	bf00      	nop
 800b9e0:	0801869c 	.word	0x0801869c
 800b9e4:	9a08      	ldr	r2, [sp, #32]
 800b9e6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b9e8:	2a01      	cmp	r2, #1
 800b9ea:	f106 0601 	add.w	r6, r6, #1
 800b9ee:	f103 0301 	add.w	r3, r3, #1
 800b9f2:	f104 0508 	add.w	r5, r4, #8
 800b9f6:	dc03      	bgt.n	800ba00 <_vfprintf_r+0x1210>
 800b9f8:	f018 0f01 	tst.w	r8, #1
 800b9fc:	f000 8081 	beq.w	800bb02 <_vfprintf_r+0x1312>
 800ba00:	2201      	movs	r2, #1
 800ba02:	2b07      	cmp	r3, #7
 800ba04:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800ba08:	f8c4 9000 	str.w	r9, [r4]
 800ba0c:	6062      	str	r2, [r4, #4]
 800ba0e:	dd08      	ble.n	800ba22 <_vfprintf_r+0x1232>
 800ba10:	4651      	mov	r1, sl
 800ba12:	4658      	mov	r0, fp
 800ba14:	aa26      	add	r2, sp, #152	; 0x98
 800ba16:	f002 fa7a 	bl	800df0e <__sprint_r>
 800ba1a:	2800      	cmp	r0, #0
 800ba1c:	f040 809e 	bne.w	800bb5c <_vfprintf_r+0x136c>
 800ba20:	ad29      	add	r5, sp, #164	; 0xa4
 800ba22:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ba24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ba26:	602b      	str	r3, [r5, #0]
 800ba28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ba2a:	606b      	str	r3, [r5, #4]
 800ba2c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ba2e:	4413      	add	r3, r2
 800ba30:	9328      	str	r3, [sp, #160]	; 0xa0
 800ba32:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ba34:	3301      	adds	r3, #1
 800ba36:	2b07      	cmp	r3, #7
 800ba38:	9327      	str	r3, [sp, #156]	; 0x9c
 800ba3a:	dc32      	bgt.n	800baa2 <_vfprintf_r+0x12b2>
 800ba3c:	3508      	adds	r5, #8
 800ba3e:	9b08      	ldr	r3, [sp, #32]
 800ba40:	2200      	movs	r2, #0
 800ba42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ba46:	1e5c      	subs	r4, r3, #1
 800ba48:	2300      	movs	r3, #0
 800ba4a:	f7f4 ffad 	bl	80009a8 <__aeabi_dcmpeq>
 800ba4e:	2800      	cmp	r0, #0
 800ba50:	d130      	bne.n	800bab4 <_vfprintf_r+0x12c4>
 800ba52:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800ba54:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ba56:	9a08      	ldr	r2, [sp, #32]
 800ba58:	3101      	adds	r1, #1
 800ba5a:	3b01      	subs	r3, #1
 800ba5c:	f109 0001 	add.w	r0, r9, #1
 800ba60:	4413      	add	r3, r2
 800ba62:	2907      	cmp	r1, #7
 800ba64:	e9c5 0400 	strd	r0, r4, [r5]
 800ba68:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800ba6c:	dd52      	ble.n	800bb14 <_vfprintf_r+0x1324>
 800ba6e:	4651      	mov	r1, sl
 800ba70:	4658      	mov	r0, fp
 800ba72:	aa26      	add	r2, sp, #152	; 0x98
 800ba74:	f002 fa4b 	bl	800df0e <__sprint_r>
 800ba78:	2800      	cmp	r0, #0
 800ba7a:	d16f      	bne.n	800bb5c <_vfprintf_r+0x136c>
 800ba7c:	ad29      	add	r5, sp, #164	; 0xa4
 800ba7e:	ab22      	add	r3, sp, #136	; 0x88
 800ba80:	602b      	str	r3, [r5, #0]
 800ba82:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800ba84:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ba86:	606b      	str	r3, [r5, #4]
 800ba88:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ba8a:	4413      	add	r3, r2
 800ba8c:	9328      	str	r3, [sp, #160]	; 0xa0
 800ba8e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ba90:	3301      	adds	r3, #1
 800ba92:	2b07      	cmp	r3, #7
 800ba94:	9327      	str	r3, [sp, #156]	; 0x9c
 800ba96:	f73f adaf 	bgt.w	800b5f8 <_vfprintf_r+0xe08>
 800ba9a:	f105 0408 	add.w	r4, r5, #8
 800ba9e:	f7ff bac2 	b.w	800b026 <_vfprintf_r+0x836>
 800baa2:	4651      	mov	r1, sl
 800baa4:	4658      	mov	r0, fp
 800baa6:	aa26      	add	r2, sp, #152	; 0x98
 800baa8:	f002 fa31 	bl	800df0e <__sprint_r>
 800baac:	2800      	cmp	r0, #0
 800baae:	d155      	bne.n	800bb5c <_vfprintf_r+0x136c>
 800bab0:	ad29      	add	r5, sp, #164	; 0xa4
 800bab2:	e7c4      	b.n	800ba3e <_vfprintf_r+0x124e>
 800bab4:	2c00      	cmp	r4, #0
 800bab6:	dde2      	ble.n	800ba7e <_vfprintf_r+0x128e>
 800bab8:	f04f 0910 	mov.w	r9, #16
 800babc:	4e5a      	ldr	r6, [pc, #360]	; (800bc28 <_vfprintf_r+0x1438>)
 800babe:	2c10      	cmp	r4, #16
 800bac0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800bac4:	f105 0108 	add.w	r1, r5, #8
 800bac8:	f103 0301 	add.w	r3, r3, #1
 800bacc:	602e      	str	r6, [r5, #0]
 800bace:	dc07      	bgt.n	800bae0 <_vfprintf_r+0x12f0>
 800bad0:	606c      	str	r4, [r5, #4]
 800bad2:	2b07      	cmp	r3, #7
 800bad4:	4414      	add	r4, r2
 800bad6:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800bada:	dcc8      	bgt.n	800ba6e <_vfprintf_r+0x127e>
 800badc:	460d      	mov	r5, r1
 800bade:	e7ce      	b.n	800ba7e <_vfprintf_r+0x128e>
 800bae0:	3210      	adds	r2, #16
 800bae2:	2b07      	cmp	r3, #7
 800bae4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800bae8:	f8c5 9004 	str.w	r9, [r5, #4]
 800baec:	dd06      	ble.n	800bafc <_vfprintf_r+0x130c>
 800baee:	4651      	mov	r1, sl
 800baf0:	4658      	mov	r0, fp
 800baf2:	aa26      	add	r2, sp, #152	; 0x98
 800baf4:	f002 fa0b 	bl	800df0e <__sprint_r>
 800baf8:	bb80      	cbnz	r0, 800bb5c <_vfprintf_r+0x136c>
 800bafa:	a929      	add	r1, sp, #164	; 0xa4
 800bafc:	460d      	mov	r5, r1
 800bafe:	3c10      	subs	r4, #16
 800bb00:	e7dd      	b.n	800babe <_vfprintf_r+0x12ce>
 800bb02:	2201      	movs	r2, #1
 800bb04:	2b07      	cmp	r3, #7
 800bb06:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800bb0a:	f8c4 9000 	str.w	r9, [r4]
 800bb0e:	6062      	str	r2, [r4, #4]
 800bb10:	ddb5      	ble.n	800ba7e <_vfprintf_r+0x128e>
 800bb12:	e7ac      	b.n	800ba6e <_vfprintf_r+0x127e>
 800bb14:	3508      	adds	r5, #8
 800bb16:	e7b2      	b.n	800ba7e <_vfprintf_r+0x128e>
 800bb18:	460c      	mov	r4, r1
 800bb1a:	f7ff ba84 	b.w	800b026 <_vfprintf_r+0x836>
 800bb1e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800bb22:	1a9d      	subs	r5, r3, r2
 800bb24:	2d00      	cmp	r5, #0
 800bb26:	f77f aa82 	ble.w	800b02e <_vfprintf_r+0x83e>
 800bb2a:	f04f 0810 	mov.w	r8, #16
 800bb2e:	4e3f      	ldr	r6, [pc, #252]	; (800bc2c <_vfprintf_r+0x143c>)
 800bb30:	2d10      	cmp	r5, #16
 800bb32:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800bb36:	6026      	str	r6, [r4, #0]
 800bb38:	f103 0301 	add.w	r3, r3, #1
 800bb3c:	dc17      	bgt.n	800bb6e <_vfprintf_r+0x137e>
 800bb3e:	6065      	str	r5, [r4, #4]
 800bb40:	2b07      	cmp	r3, #7
 800bb42:	4415      	add	r5, r2
 800bb44:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800bb48:	f77f aa71 	ble.w	800b02e <_vfprintf_r+0x83e>
 800bb4c:	4651      	mov	r1, sl
 800bb4e:	4658      	mov	r0, fp
 800bb50:	aa26      	add	r2, sp, #152	; 0x98
 800bb52:	f002 f9dc 	bl	800df0e <__sprint_r>
 800bb56:	2800      	cmp	r0, #0
 800bb58:	f43f aa69 	beq.w	800b02e <_vfprintf_r+0x83e>
 800bb5c:	2f00      	cmp	r7, #0
 800bb5e:	f43f a884 	beq.w	800ac6a <_vfprintf_r+0x47a>
 800bb62:	4639      	mov	r1, r7
 800bb64:	4658      	mov	r0, fp
 800bb66:	f001 f91b 	bl	800cda0 <_free_r>
 800bb6a:	f7ff b87e 	b.w	800ac6a <_vfprintf_r+0x47a>
 800bb6e:	3210      	adds	r2, #16
 800bb70:	2b07      	cmp	r3, #7
 800bb72:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800bb76:	f8c4 8004 	str.w	r8, [r4, #4]
 800bb7a:	dc02      	bgt.n	800bb82 <_vfprintf_r+0x1392>
 800bb7c:	3408      	adds	r4, #8
 800bb7e:	3d10      	subs	r5, #16
 800bb80:	e7d6      	b.n	800bb30 <_vfprintf_r+0x1340>
 800bb82:	4651      	mov	r1, sl
 800bb84:	4658      	mov	r0, fp
 800bb86:	aa26      	add	r2, sp, #152	; 0x98
 800bb88:	f002 f9c1 	bl	800df0e <__sprint_r>
 800bb8c:	2800      	cmp	r0, #0
 800bb8e:	d1e5      	bne.n	800bb5c <_vfprintf_r+0x136c>
 800bb90:	ac29      	add	r4, sp, #164	; 0xa4
 800bb92:	e7f4      	b.n	800bb7e <_vfprintf_r+0x138e>
 800bb94:	4639      	mov	r1, r7
 800bb96:	4658      	mov	r0, fp
 800bb98:	f001 f902 	bl	800cda0 <_free_r>
 800bb9c:	f7ff ba5e 	b.w	800b05c <_vfprintf_r+0x86c>
 800bba0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bba2:	b91b      	cbnz	r3, 800bbac <_vfprintf_r+0x13bc>
 800bba4:	2300      	movs	r3, #0
 800bba6:	9327      	str	r3, [sp, #156]	; 0x9c
 800bba8:	f7ff b85f 	b.w	800ac6a <_vfprintf_r+0x47a>
 800bbac:	4651      	mov	r1, sl
 800bbae:	4658      	mov	r0, fp
 800bbb0:	aa26      	add	r2, sp, #152	; 0x98
 800bbb2:	f002 f9ac 	bl	800df0e <__sprint_r>
 800bbb6:	2800      	cmp	r0, #0
 800bbb8:	d0f4      	beq.n	800bba4 <_vfprintf_r+0x13b4>
 800bbba:	f7ff b856 	b.w	800ac6a <_vfprintf_r+0x47a>
 800bbbe:	ea56 0207 	orrs.w	r2, r6, r7
 800bbc2:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800bbc6:	f43f ab6a 	beq.w	800b29e <_vfprintf_r+0xaae>
 800bbca:	2b01      	cmp	r3, #1
 800bbcc:	f43f abff 	beq.w	800b3ce <_vfprintf_r+0xbde>
 800bbd0:	2b02      	cmp	r3, #2
 800bbd2:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800bbd6:	f43f ac47 	beq.w	800b468 <_vfprintf_r+0xc78>
 800bbda:	08f2      	lsrs	r2, r6, #3
 800bbdc:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800bbe0:	08f8      	lsrs	r0, r7, #3
 800bbe2:	f006 0307 	and.w	r3, r6, #7
 800bbe6:	4607      	mov	r7, r0
 800bbe8:	4616      	mov	r6, r2
 800bbea:	3330      	adds	r3, #48	; 0x30
 800bbec:	ea56 0207 	orrs.w	r2, r6, r7
 800bbf0:	4649      	mov	r1, r9
 800bbf2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800bbf6:	d1f0      	bne.n	800bbda <_vfprintf_r+0x13ea>
 800bbf8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bbfa:	07d0      	lsls	r0, r2, #31
 800bbfc:	d506      	bpl.n	800bc0c <_vfprintf_r+0x141c>
 800bbfe:	2b30      	cmp	r3, #48	; 0x30
 800bc00:	d004      	beq.n	800bc0c <_vfprintf_r+0x141c>
 800bc02:	2330      	movs	r3, #48	; 0x30
 800bc04:	f809 3c01 	strb.w	r3, [r9, #-1]
 800bc08:	f1a1 0902 	sub.w	r9, r1, #2
 800bc0c:	2700      	movs	r7, #0
 800bc0e:	ab52      	add	r3, sp, #328	; 0x148
 800bc10:	eba3 0309 	sub.w	r3, r3, r9
 800bc14:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800bc18:	9e07      	ldr	r6, [sp, #28]
 800bc1a:	9307      	str	r3, [sp, #28]
 800bc1c:	463d      	mov	r5, r7
 800bc1e:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800bc22:	f7ff b942 	b.w	800aeaa <_vfprintf_r+0x6ba>
 800bc26:	bf00      	nop
 800bc28:	0801869c 	.word	0x0801869c
 800bc2c:	0801868c 	.word	0x0801868c

0800bc30 <__sbprintf>:
 800bc30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc32:	461f      	mov	r7, r3
 800bc34:	898b      	ldrh	r3, [r1, #12]
 800bc36:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800bc3a:	f023 0302 	bic.w	r3, r3, #2
 800bc3e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800bc42:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800bc44:	4615      	mov	r5, r2
 800bc46:	9319      	str	r3, [sp, #100]	; 0x64
 800bc48:	89cb      	ldrh	r3, [r1, #14]
 800bc4a:	4606      	mov	r6, r0
 800bc4c:	f8ad 300e 	strh.w	r3, [sp, #14]
 800bc50:	69cb      	ldr	r3, [r1, #28]
 800bc52:	a816      	add	r0, sp, #88	; 0x58
 800bc54:	9307      	str	r3, [sp, #28]
 800bc56:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800bc58:	460c      	mov	r4, r1
 800bc5a:	9309      	str	r3, [sp, #36]	; 0x24
 800bc5c:	ab1a      	add	r3, sp, #104	; 0x68
 800bc5e:	9300      	str	r3, [sp, #0]
 800bc60:	9304      	str	r3, [sp, #16]
 800bc62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc66:	9302      	str	r3, [sp, #8]
 800bc68:	9305      	str	r3, [sp, #20]
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	9306      	str	r3, [sp, #24]
 800bc6e:	f001 fac5 	bl	800d1fc <__retarget_lock_init_recursive>
 800bc72:	462a      	mov	r2, r5
 800bc74:	463b      	mov	r3, r7
 800bc76:	4669      	mov	r1, sp
 800bc78:	4630      	mov	r0, r6
 800bc7a:	f7fe fdb9 	bl	800a7f0 <_vfprintf_r>
 800bc7e:	1e05      	subs	r5, r0, #0
 800bc80:	db07      	blt.n	800bc92 <__sbprintf+0x62>
 800bc82:	4669      	mov	r1, sp
 800bc84:	4630      	mov	r0, r6
 800bc86:	f000 ff8f 	bl	800cba8 <_fflush_r>
 800bc8a:	2800      	cmp	r0, #0
 800bc8c:	bf18      	it	ne
 800bc8e:	f04f 35ff 	movne.w	r5, #4294967295
 800bc92:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800bc96:	9816      	ldr	r0, [sp, #88]	; 0x58
 800bc98:	065b      	lsls	r3, r3, #25
 800bc9a:	bf42      	ittt	mi
 800bc9c:	89a3      	ldrhmi	r3, [r4, #12]
 800bc9e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800bca2:	81a3      	strhmi	r3, [r4, #12]
 800bca4:	f001 faab 	bl	800d1fe <__retarget_lock_close_recursive>
 800bca8:	4628      	mov	r0, r5
 800bcaa:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800bcae:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bcb0 <_vsnprintf_r>:
 800bcb0:	b530      	push	{r4, r5, lr}
 800bcb2:	1e14      	subs	r4, r2, #0
 800bcb4:	4605      	mov	r5, r0
 800bcb6:	b09b      	sub	sp, #108	; 0x6c
 800bcb8:	4618      	mov	r0, r3
 800bcba:	da05      	bge.n	800bcc8 <_vsnprintf_r+0x18>
 800bcbc:	238b      	movs	r3, #139	; 0x8b
 800bcbe:	f04f 30ff 	mov.w	r0, #4294967295
 800bcc2:	602b      	str	r3, [r5, #0]
 800bcc4:	b01b      	add	sp, #108	; 0x6c
 800bcc6:	bd30      	pop	{r4, r5, pc}
 800bcc8:	f44f 7302 	mov.w	r3, #520	; 0x208
 800bccc:	f8ad 300c 	strh.w	r3, [sp, #12]
 800bcd0:	bf0c      	ite	eq
 800bcd2:	4623      	moveq	r3, r4
 800bcd4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bcd8:	9302      	str	r3, [sp, #8]
 800bcda:	9305      	str	r3, [sp, #20]
 800bcdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bce0:	4602      	mov	r2, r0
 800bce2:	9100      	str	r1, [sp, #0]
 800bce4:	9104      	str	r1, [sp, #16]
 800bce6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800bcea:	4669      	mov	r1, sp
 800bcec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800bcee:	4628      	mov	r0, r5
 800bcf0:	f7fd fb9a 	bl	8009428 <_svfprintf_r>
 800bcf4:	1c43      	adds	r3, r0, #1
 800bcf6:	bfbc      	itt	lt
 800bcf8:	238b      	movlt	r3, #139	; 0x8b
 800bcfa:	602b      	strlt	r3, [r5, #0]
 800bcfc:	2c00      	cmp	r4, #0
 800bcfe:	d0e1      	beq.n	800bcc4 <_vsnprintf_r+0x14>
 800bd00:	2200      	movs	r2, #0
 800bd02:	9b00      	ldr	r3, [sp, #0]
 800bd04:	701a      	strb	r2, [r3, #0]
 800bd06:	e7dd      	b.n	800bcc4 <_vsnprintf_r+0x14>

0800bd08 <vsnprintf>:
 800bd08:	b507      	push	{r0, r1, r2, lr}
 800bd0a:	9300      	str	r3, [sp, #0]
 800bd0c:	4613      	mov	r3, r2
 800bd0e:	460a      	mov	r2, r1
 800bd10:	4601      	mov	r1, r0
 800bd12:	4803      	ldr	r0, [pc, #12]	; (800bd20 <vsnprintf+0x18>)
 800bd14:	6800      	ldr	r0, [r0, #0]
 800bd16:	f7ff ffcb 	bl	800bcb0 <_vsnprintf_r>
 800bd1a:	b003      	add	sp, #12
 800bd1c:	f85d fb04 	ldr.w	pc, [sp], #4
 800bd20:	20000044 	.word	0x20000044

0800bd24 <__swsetup_r>:
 800bd24:	b538      	push	{r3, r4, r5, lr}
 800bd26:	4b2a      	ldr	r3, [pc, #168]	; (800bdd0 <__swsetup_r+0xac>)
 800bd28:	4605      	mov	r5, r0
 800bd2a:	6818      	ldr	r0, [r3, #0]
 800bd2c:	460c      	mov	r4, r1
 800bd2e:	b118      	cbz	r0, 800bd38 <__swsetup_r+0x14>
 800bd30:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800bd32:	b90b      	cbnz	r3, 800bd38 <__swsetup_r+0x14>
 800bd34:	f000 ffa4 	bl	800cc80 <__sinit>
 800bd38:	89a3      	ldrh	r3, [r4, #12]
 800bd3a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd3e:	0718      	lsls	r0, r3, #28
 800bd40:	d422      	bmi.n	800bd88 <__swsetup_r+0x64>
 800bd42:	06d9      	lsls	r1, r3, #27
 800bd44:	d407      	bmi.n	800bd56 <__swsetup_r+0x32>
 800bd46:	2309      	movs	r3, #9
 800bd48:	602b      	str	r3, [r5, #0]
 800bd4a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bd4e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd52:	81a3      	strh	r3, [r4, #12]
 800bd54:	e034      	b.n	800bdc0 <__swsetup_r+0x9c>
 800bd56:	0758      	lsls	r0, r3, #29
 800bd58:	d512      	bpl.n	800bd80 <__swsetup_r+0x5c>
 800bd5a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bd5c:	b141      	cbz	r1, 800bd70 <__swsetup_r+0x4c>
 800bd5e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800bd62:	4299      	cmp	r1, r3
 800bd64:	d002      	beq.n	800bd6c <__swsetup_r+0x48>
 800bd66:	4628      	mov	r0, r5
 800bd68:	f001 f81a 	bl	800cda0 <_free_r>
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	6323      	str	r3, [r4, #48]	; 0x30
 800bd70:	89a3      	ldrh	r3, [r4, #12]
 800bd72:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bd76:	81a3      	strh	r3, [r4, #12]
 800bd78:	2300      	movs	r3, #0
 800bd7a:	6063      	str	r3, [r4, #4]
 800bd7c:	6923      	ldr	r3, [r4, #16]
 800bd7e:	6023      	str	r3, [r4, #0]
 800bd80:	89a3      	ldrh	r3, [r4, #12]
 800bd82:	f043 0308 	orr.w	r3, r3, #8
 800bd86:	81a3      	strh	r3, [r4, #12]
 800bd88:	6923      	ldr	r3, [r4, #16]
 800bd8a:	b94b      	cbnz	r3, 800bda0 <__swsetup_r+0x7c>
 800bd8c:	89a3      	ldrh	r3, [r4, #12]
 800bd8e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bd92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd96:	d003      	beq.n	800bda0 <__swsetup_r+0x7c>
 800bd98:	4621      	mov	r1, r4
 800bd9a:	4628      	mov	r0, r5
 800bd9c:	f001 fa5e 	bl	800d25c <__smakebuf_r>
 800bda0:	89a0      	ldrh	r0, [r4, #12]
 800bda2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bda6:	f010 0301 	ands.w	r3, r0, #1
 800bdaa:	d00a      	beq.n	800bdc2 <__swsetup_r+0x9e>
 800bdac:	2300      	movs	r3, #0
 800bdae:	60a3      	str	r3, [r4, #8]
 800bdb0:	6963      	ldr	r3, [r4, #20]
 800bdb2:	425b      	negs	r3, r3
 800bdb4:	61a3      	str	r3, [r4, #24]
 800bdb6:	6923      	ldr	r3, [r4, #16]
 800bdb8:	b943      	cbnz	r3, 800bdcc <__swsetup_r+0xa8>
 800bdba:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bdbe:	d1c4      	bne.n	800bd4a <__swsetup_r+0x26>
 800bdc0:	bd38      	pop	{r3, r4, r5, pc}
 800bdc2:	0781      	lsls	r1, r0, #30
 800bdc4:	bf58      	it	pl
 800bdc6:	6963      	ldrpl	r3, [r4, #20]
 800bdc8:	60a3      	str	r3, [r4, #8]
 800bdca:	e7f4      	b.n	800bdb6 <__swsetup_r+0x92>
 800bdcc:	2000      	movs	r0, #0
 800bdce:	e7f7      	b.n	800bdc0 <__swsetup_r+0x9c>
 800bdd0:	20000044 	.word	0x20000044

0800bdd4 <register_fini>:
 800bdd4:	4b02      	ldr	r3, [pc, #8]	; (800bde0 <register_fini+0xc>)
 800bdd6:	b113      	cbz	r3, 800bdde <register_fini+0xa>
 800bdd8:	4802      	ldr	r0, [pc, #8]	; (800bde4 <register_fini+0x10>)
 800bdda:	f000 b805 	b.w	800bde8 <atexit>
 800bdde:	4770      	bx	lr
 800bde0:	00000000 	.word	0x00000000
 800bde4:	0800ccd1 	.word	0x0800ccd1

0800bde8 <atexit>:
 800bde8:	2300      	movs	r3, #0
 800bdea:	4601      	mov	r1, r0
 800bdec:	461a      	mov	r2, r3
 800bdee:	4618      	mov	r0, r3
 800bdf0:	f002 bddc 	b.w	800e9ac <__register_exitproc>

0800bdf4 <quorem>:
 800bdf4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdf8:	6903      	ldr	r3, [r0, #16]
 800bdfa:	690c      	ldr	r4, [r1, #16]
 800bdfc:	4607      	mov	r7, r0
 800bdfe:	42a3      	cmp	r3, r4
 800be00:	f2c0 8083 	blt.w	800bf0a <quorem+0x116>
 800be04:	3c01      	subs	r4, #1
 800be06:	f100 0514 	add.w	r5, r0, #20
 800be0a:	f101 0814 	add.w	r8, r1, #20
 800be0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800be12:	9301      	str	r3, [sp, #4]
 800be14:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800be18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800be1c:	3301      	adds	r3, #1
 800be1e:	429a      	cmp	r2, r3
 800be20:	fbb2 f6f3 	udiv	r6, r2, r3
 800be24:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800be28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800be2c:	d332      	bcc.n	800be94 <quorem+0xa0>
 800be2e:	f04f 0e00 	mov.w	lr, #0
 800be32:	4640      	mov	r0, r8
 800be34:	46ac      	mov	ip, r5
 800be36:	46f2      	mov	sl, lr
 800be38:	f850 2b04 	ldr.w	r2, [r0], #4
 800be3c:	b293      	uxth	r3, r2
 800be3e:	fb06 e303 	mla	r3, r6, r3, lr
 800be42:	0c12      	lsrs	r2, r2, #16
 800be44:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800be48:	fb06 e202 	mla	r2, r6, r2, lr
 800be4c:	b29b      	uxth	r3, r3
 800be4e:	ebaa 0303 	sub.w	r3, sl, r3
 800be52:	f8dc a000 	ldr.w	sl, [ip]
 800be56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800be5a:	fa1f fa8a 	uxth.w	sl, sl
 800be5e:	4453      	add	r3, sl
 800be60:	fa1f fa82 	uxth.w	sl, r2
 800be64:	f8dc 2000 	ldr.w	r2, [ip]
 800be68:	4581      	cmp	r9, r0
 800be6a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800be6e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800be72:	b29b      	uxth	r3, r3
 800be74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800be78:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800be7c:	f84c 3b04 	str.w	r3, [ip], #4
 800be80:	d2da      	bcs.n	800be38 <quorem+0x44>
 800be82:	f855 300b 	ldr.w	r3, [r5, fp]
 800be86:	b92b      	cbnz	r3, 800be94 <quorem+0xa0>
 800be88:	9b01      	ldr	r3, [sp, #4]
 800be8a:	3b04      	subs	r3, #4
 800be8c:	429d      	cmp	r5, r3
 800be8e:	461a      	mov	r2, r3
 800be90:	d32f      	bcc.n	800bef2 <quorem+0xfe>
 800be92:	613c      	str	r4, [r7, #16]
 800be94:	4638      	mov	r0, r7
 800be96:	f001 fc83 	bl	800d7a0 <__mcmp>
 800be9a:	2800      	cmp	r0, #0
 800be9c:	db25      	blt.n	800beea <quorem+0xf6>
 800be9e:	4628      	mov	r0, r5
 800bea0:	f04f 0c00 	mov.w	ip, #0
 800bea4:	3601      	adds	r6, #1
 800bea6:	f858 1b04 	ldr.w	r1, [r8], #4
 800beaa:	f8d0 e000 	ldr.w	lr, [r0]
 800beae:	b28b      	uxth	r3, r1
 800beb0:	ebac 0303 	sub.w	r3, ip, r3
 800beb4:	fa1f f28e 	uxth.w	r2, lr
 800beb8:	4413      	add	r3, r2
 800beba:	0c0a      	lsrs	r2, r1, #16
 800bebc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bec0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bec4:	b29b      	uxth	r3, r3
 800bec6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800beca:	45c1      	cmp	r9, r8
 800becc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bed0:	f840 3b04 	str.w	r3, [r0], #4
 800bed4:	d2e7      	bcs.n	800bea6 <quorem+0xb2>
 800bed6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800beda:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bede:	b922      	cbnz	r2, 800beea <quorem+0xf6>
 800bee0:	3b04      	subs	r3, #4
 800bee2:	429d      	cmp	r5, r3
 800bee4:	461a      	mov	r2, r3
 800bee6:	d30a      	bcc.n	800befe <quorem+0x10a>
 800bee8:	613c      	str	r4, [r7, #16]
 800beea:	4630      	mov	r0, r6
 800beec:	b003      	add	sp, #12
 800beee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bef2:	6812      	ldr	r2, [r2, #0]
 800bef4:	3b04      	subs	r3, #4
 800bef6:	2a00      	cmp	r2, #0
 800bef8:	d1cb      	bne.n	800be92 <quorem+0x9e>
 800befa:	3c01      	subs	r4, #1
 800befc:	e7c6      	b.n	800be8c <quorem+0x98>
 800befe:	6812      	ldr	r2, [r2, #0]
 800bf00:	3b04      	subs	r3, #4
 800bf02:	2a00      	cmp	r2, #0
 800bf04:	d1f0      	bne.n	800bee8 <quorem+0xf4>
 800bf06:	3c01      	subs	r4, #1
 800bf08:	e7eb      	b.n	800bee2 <quorem+0xee>
 800bf0a:	2000      	movs	r0, #0
 800bf0c:	e7ee      	b.n	800beec <quorem+0xf8>
	...

0800bf10 <_dtoa_r>:
 800bf10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf14:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800bf16:	b097      	sub	sp, #92	; 0x5c
 800bf18:	4681      	mov	r9, r0
 800bf1a:	4614      	mov	r4, r2
 800bf1c:	461d      	mov	r5, r3
 800bf1e:	4692      	mov	sl, r2
 800bf20:	469b      	mov	fp, r3
 800bf22:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800bf24:	b149      	cbz	r1, 800bf3a <_dtoa_r+0x2a>
 800bf26:	2301      	movs	r3, #1
 800bf28:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bf2a:	4093      	lsls	r3, r2
 800bf2c:	608b      	str	r3, [r1, #8]
 800bf2e:	604a      	str	r2, [r1, #4]
 800bf30:	f001 fa2f 	bl	800d392 <_Bfree>
 800bf34:	2300      	movs	r3, #0
 800bf36:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800bf3a:	1e2b      	subs	r3, r5, #0
 800bf3c:	bfad      	iteet	ge
 800bf3e:	2300      	movge	r3, #0
 800bf40:	2201      	movlt	r2, #1
 800bf42:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800bf46:	6033      	strge	r3, [r6, #0]
 800bf48:	4ba3      	ldr	r3, [pc, #652]	; (800c1d8 <_dtoa_r+0x2c8>)
 800bf4a:	bfb8      	it	lt
 800bf4c:	6032      	strlt	r2, [r6, #0]
 800bf4e:	ea33 030b 	bics.w	r3, r3, fp
 800bf52:	f8cd b00c 	str.w	fp, [sp, #12]
 800bf56:	d119      	bne.n	800bf8c <_dtoa_r+0x7c>
 800bf58:	f242 730f 	movw	r3, #9999	; 0x270f
 800bf5c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800bf5e:	6013      	str	r3, [r2, #0]
 800bf60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bf64:	4323      	orrs	r3, r4
 800bf66:	f000 857b 	beq.w	800ca60 <_dtoa_r+0xb50>
 800bf6a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bf6c:	b90b      	cbnz	r3, 800bf72 <_dtoa_r+0x62>
 800bf6e:	4b9b      	ldr	r3, [pc, #620]	; (800c1dc <_dtoa_r+0x2cc>)
 800bf70:	e020      	b.n	800bfb4 <_dtoa_r+0xa4>
 800bf72:	4b9a      	ldr	r3, [pc, #616]	; (800c1dc <_dtoa_r+0x2cc>)
 800bf74:	9306      	str	r3, [sp, #24]
 800bf76:	3303      	adds	r3, #3
 800bf78:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bf7a:	6013      	str	r3, [r2, #0]
 800bf7c:	9806      	ldr	r0, [sp, #24]
 800bf7e:	b017      	add	sp, #92	; 0x5c
 800bf80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf84:	4b96      	ldr	r3, [pc, #600]	; (800c1e0 <_dtoa_r+0x2d0>)
 800bf86:	9306      	str	r3, [sp, #24]
 800bf88:	3308      	adds	r3, #8
 800bf8a:	e7f5      	b.n	800bf78 <_dtoa_r+0x68>
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	2300      	movs	r3, #0
 800bf90:	4650      	mov	r0, sl
 800bf92:	4659      	mov	r1, fp
 800bf94:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800bf98:	f7f4 fd06 	bl	80009a8 <__aeabi_dcmpeq>
 800bf9c:	4607      	mov	r7, r0
 800bf9e:	b158      	cbz	r0, 800bfb8 <_dtoa_r+0xa8>
 800bfa0:	2301      	movs	r3, #1
 800bfa2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800bfa4:	6013      	str	r3, [r2, #0]
 800bfa6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	f000 8556 	beq.w	800ca5a <_dtoa_r+0xb4a>
 800bfae:	488d      	ldr	r0, [pc, #564]	; (800c1e4 <_dtoa_r+0x2d4>)
 800bfb0:	6018      	str	r0, [r3, #0]
 800bfb2:	1e43      	subs	r3, r0, #1
 800bfb4:	9306      	str	r3, [sp, #24]
 800bfb6:	e7e1      	b.n	800bf7c <_dtoa_r+0x6c>
 800bfb8:	ab14      	add	r3, sp, #80	; 0x50
 800bfba:	9301      	str	r3, [sp, #4]
 800bfbc:	ab15      	add	r3, sp, #84	; 0x54
 800bfbe:	9300      	str	r3, [sp, #0]
 800bfc0:	4648      	mov	r0, r9
 800bfc2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800bfc6:	f001 fc97 	bl	800d8f8 <__d2b>
 800bfca:	9b03      	ldr	r3, [sp, #12]
 800bfcc:	4680      	mov	r8, r0
 800bfce:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800bfd2:	2e00      	cmp	r6, #0
 800bfd4:	d07f      	beq.n	800c0d6 <_dtoa_r+0x1c6>
 800bfd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bfda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bfdc:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800bfe0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bfe4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800bfe8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800bfec:	9713      	str	r7, [sp, #76]	; 0x4c
 800bfee:	2200      	movs	r2, #0
 800bff0:	4b7d      	ldr	r3, [pc, #500]	; (800c1e8 <_dtoa_r+0x2d8>)
 800bff2:	f7f4 f8b9 	bl	8000168 <__aeabi_dsub>
 800bff6:	a372      	add	r3, pc, #456	; (adr r3, 800c1c0 <_dtoa_r+0x2b0>)
 800bff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bffc:	f7f4 fa6c 	bl	80004d8 <__aeabi_dmul>
 800c000:	a371      	add	r3, pc, #452	; (adr r3, 800c1c8 <_dtoa_r+0x2b8>)
 800c002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c006:	f7f4 f8b1 	bl	800016c <__adddf3>
 800c00a:	4604      	mov	r4, r0
 800c00c:	4630      	mov	r0, r6
 800c00e:	460d      	mov	r5, r1
 800c010:	f7f4 f9f8 	bl	8000404 <__aeabi_i2d>
 800c014:	a36e      	add	r3, pc, #440	; (adr r3, 800c1d0 <_dtoa_r+0x2c0>)
 800c016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c01a:	f7f4 fa5d 	bl	80004d8 <__aeabi_dmul>
 800c01e:	4602      	mov	r2, r0
 800c020:	460b      	mov	r3, r1
 800c022:	4620      	mov	r0, r4
 800c024:	4629      	mov	r1, r5
 800c026:	f7f4 f8a1 	bl	800016c <__adddf3>
 800c02a:	4604      	mov	r4, r0
 800c02c:	460d      	mov	r5, r1
 800c02e:	f7f4 fd03 	bl	8000a38 <__aeabi_d2iz>
 800c032:	2200      	movs	r2, #0
 800c034:	9003      	str	r0, [sp, #12]
 800c036:	2300      	movs	r3, #0
 800c038:	4620      	mov	r0, r4
 800c03a:	4629      	mov	r1, r5
 800c03c:	f7f4 fcbe 	bl	80009bc <__aeabi_dcmplt>
 800c040:	b150      	cbz	r0, 800c058 <_dtoa_r+0x148>
 800c042:	9803      	ldr	r0, [sp, #12]
 800c044:	f7f4 f9de 	bl	8000404 <__aeabi_i2d>
 800c048:	4622      	mov	r2, r4
 800c04a:	462b      	mov	r3, r5
 800c04c:	f7f4 fcac 	bl	80009a8 <__aeabi_dcmpeq>
 800c050:	b910      	cbnz	r0, 800c058 <_dtoa_r+0x148>
 800c052:	9b03      	ldr	r3, [sp, #12]
 800c054:	3b01      	subs	r3, #1
 800c056:	9303      	str	r3, [sp, #12]
 800c058:	9b03      	ldr	r3, [sp, #12]
 800c05a:	2b16      	cmp	r3, #22
 800c05c:	d858      	bhi.n	800c110 <_dtoa_r+0x200>
 800c05e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c062:	9a03      	ldr	r2, [sp, #12]
 800c064:	4b61      	ldr	r3, [pc, #388]	; (800c1ec <_dtoa_r+0x2dc>)
 800c066:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c06e:	f7f4 fca5 	bl	80009bc <__aeabi_dcmplt>
 800c072:	2800      	cmp	r0, #0
 800c074:	d04e      	beq.n	800c114 <_dtoa_r+0x204>
 800c076:	9b03      	ldr	r3, [sp, #12]
 800c078:	3b01      	subs	r3, #1
 800c07a:	9303      	str	r3, [sp, #12]
 800c07c:	2300      	movs	r3, #0
 800c07e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c080:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c082:	1b9e      	subs	r6, r3, r6
 800c084:	1e73      	subs	r3, r6, #1
 800c086:	9309      	str	r3, [sp, #36]	; 0x24
 800c088:	bf49      	itett	mi
 800c08a:	f1c6 0301 	rsbmi	r3, r6, #1
 800c08e:	2300      	movpl	r3, #0
 800c090:	9308      	strmi	r3, [sp, #32]
 800c092:	2300      	movmi	r3, #0
 800c094:	bf54      	ite	pl
 800c096:	9308      	strpl	r3, [sp, #32]
 800c098:	9309      	strmi	r3, [sp, #36]	; 0x24
 800c09a:	9b03      	ldr	r3, [sp, #12]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	db3b      	blt.n	800c118 <_dtoa_r+0x208>
 800c0a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0a2:	9a03      	ldr	r2, [sp, #12]
 800c0a4:	4413      	add	r3, r2
 800c0a6:	9309      	str	r3, [sp, #36]	; 0x24
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	920e      	str	r2, [sp, #56]	; 0x38
 800c0ac:	930a      	str	r3, [sp, #40]	; 0x28
 800c0ae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c0b0:	2b09      	cmp	r3, #9
 800c0b2:	d86b      	bhi.n	800c18c <_dtoa_r+0x27c>
 800c0b4:	2b05      	cmp	r3, #5
 800c0b6:	bfc4      	itt	gt
 800c0b8:	3b04      	subgt	r3, #4
 800c0ba:	9320      	strgt	r3, [sp, #128]	; 0x80
 800c0bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c0be:	bfc8      	it	gt
 800c0c0:	2400      	movgt	r4, #0
 800c0c2:	f1a3 0302 	sub.w	r3, r3, #2
 800c0c6:	bfd8      	it	le
 800c0c8:	2401      	movle	r4, #1
 800c0ca:	2b03      	cmp	r3, #3
 800c0cc:	d869      	bhi.n	800c1a2 <_dtoa_r+0x292>
 800c0ce:	e8df f003 	tbb	[pc, r3]
 800c0d2:	392c      	.short	0x392c
 800c0d4:	5b37      	.short	0x5b37
 800c0d6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800c0da:	441e      	add	r6, r3
 800c0dc:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800c0e0:	2b20      	cmp	r3, #32
 800c0e2:	dd10      	ble.n	800c106 <_dtoa_r+0x1f6>
 800c0e4:	9a03      	ldr	r2, [sp, #12]
 800c0e6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800c0ea:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800c0ee:	409a      	lsls	r2, r3
 800c0f0:	fa24 f000 	lsr.w	r0, r4, r0
 800c0f4:	4310      	orrs	r0, r2
 800c0f6:	f7f4 f975 	bl	80003e4 <__aeabi_ui2d>
 800c0fa:	2301      	movs	r3, #1
 800c0fc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800c100:	3e01      	subs	r6, #1
 800c102:	9313      	str	r3, [sp, #76]	; 0x4c
 800c104:	e773      	b.n	800bfee <_dtoa_r+0xde>
 800c106:	f1c3 0320 	rsb	r3, r3, #32
 800c10a:	fa04 f003 	lsl.w	r0, r4, r3
 800c10e:	e7f2      	b.n	800c0f6 <_dtoa_r+0x1e6>
 800c110:	2301      	movs	r3, #1
 800c112:	e7b4      	b.n	800c07e <_dtoa_r+0x16e>
 800c114:	900f      	str	r0, [sp, #60]	; 0x3c
 800c116:	e7b3      	b.n	800c080 <_dtoa_r+0x170>
 800c118:	9b08      	ldr	r3, [sp, #32]
 800c11a:	9a03      	ldr	r2, [sp, #12]
 800c11c:	1a9b      	subs	r3, r3, r2
 800c11e:	9308      	str	r3, [sp, #32]
 800c120:	4253      	negs	r3, r2
 800c122:	930a      	str	r3, [sp, #40]	; 0x28
 800c124:	2300      	movs	r3, #0
 800c126:	930e      	str	r3, [sp, #56]	; 0x38
 800c128:	e7c1      	b.n	800c0ae <_dtoa_r+0x19e>
 800c12a:	2300      	movs	r3, #0
 800c12c:	930b      	str	r3, [sp, #44]	; 0x2c
 800c12e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c130:	2b00      	cmp	r3, #0
 800c132:	dc39      	bgt.n	800c1a8 <_dtoa_r+0x298>
 800c134:	2301      	movs	r3, #1
 800c136:	461a      	mov	r2, r3
 800c138:	9304      	str	r3, [sp, #16]
 800c13a:	9307      	str	r3, [sp, #28]
 800c13c:	9221      	str	r2, [sp, #132]	; 0x84
 800c13e:	e00c      	b.n	800c15a <_dtoa_r+0x24a>
 800c140:	2301      	movs	r3, #1
 800c142:	e7f3      	b.n	800c12c <_dtoa_r+0x21c>
 800c144:	2300      	movs	r3, #0
 800c146:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c148:	930b      	str	r3, [sp, #44]	; 0x2c
 800c14a:	9b03      	ldr	r3, [sp, #12]
 800c14c:	4413      	add	r3, r2
 800c14e:	9304      	str	r3, [sp, #16]
 800c150:	3301      	adds	r3, #1
 800c152:	2b01      	cmp	r3, #1
 800c154:	9307      	str	r3, [sp, #28]
 800c156:	bfb8      	it	lt
 800c158:	2301      	movlt	r3, #1
 800c15a:	2200      	movs	r2, #0
 800c15c:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800c160:	2204      	movs	r2, #4
 800c162:	f102 0014 	add.w	r0, r2, #20
 800c166:	4298      	cmp	r0, r3
 800c168:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800c16c:	d920      	bls.n	800c1b0 <_dtoa_r+0x2a0>
 800c16e:	4648      	mov	r0, r9
 800c170:	f001 f8ea 	bl	800d348 <_Balloc>
 800c174:	9006      	str	r0, [sp, #24]
 800c176:	2800      	cmp	r0, #0
 800c178:	d13e      	bne.n	800c1f8 <_dtoa_r+0x2e8>
 800c17a:	4602      	mov	r2, r0
 800c17c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c180:	4b1b      	ldr	r3, [pc, #108]	; (800c1f0 <_dtoa_r+0x2e0>)
 800c182:	481c      	ldr	r0, [pc, #112]	; (800c1f4 <_dtoa_r+0x2e4>)
 800c184:	f002 fc52 	bl	800ea2c <__assert_func>
 800c188:	2301      	movs	r3, #1
 800c18a:	e7dc      	b.n	800c146 <_dtoa_r+0x236>
 800c18c:	2401      	movs	r4, #1
 800c18e:	2300      	movs	r3, #0
 800c190:	940b      	str	r4, [sp, #44]	; 0x2c
 800c192:	9320      	str	r3, [sp, #128]	; 0x80
 800c194:	f04f 33ff 	mov.w	r3, #4294967295
 800c198:	2200      	movs	r2, #0
 800c19a:	9304      	str	r3, [sp, #16]
 800c19c:	9307      	str	r3, [sp, #28]
 800c19e:	2312      	movs	r3, #18
 800c1a0:	e7cc      	b.n	800c13c <_dtoa_r+0x22c>
 800c1a2:	2301      	movs	r3, #1
 800c1a4:	930b      	str	r3, [sp, #44]	; 0x2c
 800c1a6:	e7f5      	b.n	800c194 <_dtoa_r+0x284>
 800c1a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c1aa:	9304      	str	r3, [sp, #16]
 800c1ac:	9307      	str	r3, [sp, #28]
 800c1ae:	e7d4      	b.n	800c15a <_dtoa_r+0x24a>
 800c1b0:	3101      	adds	r1, #1
 800c1b2:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800c1b6:	0052      	lsls	r2, r2, #1
 800c1b8:	e7d3      	b.n	800c162 <_dtoa_r+0x252>
 800c1ba:	bf00      	nop
 800c1bc:	f3af 8000 	nop.w
 800c1c0:	636f4361 	.word	0x636f4361
 800c1c4:	3fd287a7 	.word	0x3fd287a7
 800c1c8:	8b60c8b3 	.word	0x8b60c8b3
 800c1cc:	3fc68a28 	.word	0x3fc68a28
 800c1d0:	509f79fb 	.word	0x509f79fb
 800c1d4:	3fd34413 	.word	0x3fd34413
 800c1d8:	7ff00000 	.word	0x7ff00000
 800c1dc:	080186ac 	.word	0x080186ac
 800c1e0:	080186b0 	.word	0x080186b0
 800c1e4:	0801866b 	.word	0x0801866b
 800c1e8:	3ff80000 	.word	0x3ff80000
 800c1ec:	080187b8 	.word	0x080187b8
 800c1f0:	080186b9 	.word	0x080186b9
 800c1f4:	080186ca 	.word	0x080186ca
 800c1f8:	9b06      	ldr	r3, [sp, #24]
 800c1fa:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800c1fe:	9b07      	ldr	r3, [sp, #28]
 800c200:	2b0e      	cmp	r3, #14
 800c202:	f200 80a1 	bhi.w	800c348 <_dtoa_r+0x438>
 800c206:	2c00      	cmp	r4, #0
 800c208:	f000 809e 	beq.w	800c348 <_dtoa_r+0x438>
 800c20c:	9b03      	ldr	r3, [sp, #12]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	dd34      	ble.n	800c27c <_dtoa_r+0x36c>
 800c212:	4a96      	ldr	r2, [pc, #600]	; (800c46c <_dtoa_r+0x55c>)
 800c214:	f003 030f 	and.w	r3, r3, #15
 800c218:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c21c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c220:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800c224:	9b03      	ldr	r3, [sp, #12]
 800c226:	05d8      	lsls	r0, r3, #23
 800c228:	ea4f 1523 	mov.w	r5, r3, asr #4
 800c22c:	d516      	bpl.n	800c25c <_dtoa_r+0x34c>
 800c22e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c232:	4b8f      	ldr	r3, [pc, #572]	; (800c470 <_dtoa_r+0x560>)
 800c234:	2603      	movs	r6, #3
 800c236:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c23a:	f7f4 fa77 	bl	800072c <__aeabi_ddiv>
 800c23e:	4682      	mov	sl, r0
 800c240:	468b      	mov	fp, r1
 800c242:	f005 050f 	and.w	r5, r5, #15
 800c246:	4c8a      	ldr	r4, [pc, #552]	; (800c470 <_dtoa_r+0x560>)
 800c248:	b955      	cbnz	r5, 800c260 <_dtoa_r+0x350>
 800c24a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c24e:	4650      	mov	r0, sl
 800c250:	4659      	mov	r1, fp
 800c252:	f7f4 fa6b 	bl	800072c <__aeabi_ddiv>
 800c256:	4682      	mov	sl, r0
 800c258:	468b      	mov	fp, r1
 800c25a:	e028      	b.n	800c2ae <_dtoa_r+0x39e>
 800c25c:	2602      	movs	r6, #2
 800c25e:	e7f2      	b.n	800c246 <_dtoa_r+0x336>
 800c260:	07e9      	lsls	r1, r5, #31
 800c262:	d508      	bpl.n	800c276 <_dtoa_r+0x366>
 800c264:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c268:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c26c:	f7f4 f934 	bl	80004d8 <__aeabi_dmul>
 800c270:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c274:	3601      	adds	r6, #1
 800c276:	106d      	asrs	r5, r5, #1
 800c278:	3408      	adds	r4, #8
 800c27a:	e7e5      	b.n	800c248 <_dtoa_r+0x338>
 800c27c:	f000 809f 	beq.w	800c3be <_dtoa_r+0x4ae>
 800c280:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c284:	9b03      	ldr	r3, [sp, #12]
 800c286:	2602      	movs	r6, #2
 800c288:	425c      	negs	r4, r3
 800c28a:	4b78      	ldr	r3, [pc, #480]	; (800c46c <_dtoa_r+0x55c>)
 800c28c:	f004 020f 	and.w	r2, r4, #15
 800c290:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c294:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c298:	f7f4 f91e 	bl	80004d8 <__aeabi_dmul>
 800c29c:	2300      	movs	r3, #0
 800c29e:	4682      	mov	sl, r0
 800c2a0:	468b      	mov	fp, r1
 800c2a2:	4d73      	ldr	r5, [pc, #460]	; (800c470 <_dtoa_r+0x560>)
 800c2a4:	1124      	asrs	r4, r4, #4
 800c2a6:	2c00      	cmp	r4, #0
 800c2a8:	d17e      	bne.n	800c3a8 <_dtoa_r+0x498>
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d1d3      	bne.n	800c256 <_dtoa_r+0x346>
 800c2ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	f000 8086 	beq.w	800c3c2 <_dtoa_r+0x4b2>
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	4650      	mov	r0, sl
 800c2ba:	4659      	mov	r1, fp
 800c2bc:	4b6d      	ldr	r3, [pc, #436]	; (800c474 <_dtoa_r+0x564>)
 800c2be:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800c2c2:	f7f4 fb7b 	bl	80009bc <__aeabi_dcmplt>
 800c2c6:	2800      	cmp	r0, #0
 800c2c8:	d07b      	beq.n	800c3c2 <_dtoa_r+0x4b2>
 800c2ca:	9b07      	ldr	r3, [sp, #28]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d078      	beq.n	800c3c2 <_dtoa_r+0x4b2>
 800c2d0:	9b04      	ldr	r3, [sp, #16]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	dd36      	ble.n	800c344 <_dtoa_r+0x434>
 800c2d6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c2da:	9b03      	ldr	r3, [sp, #12]
 800c2dc:	2200      	movs	r2, #0
 800c2de:	1e5d      	subs	r5, r3, #1
 800c2e0:	4b65      	ldr	r3, [pc, #404]	; (800c478 <_dtoa_r+0x568>)
 800c2e2:	f7f4 f8f9 	bl	80004d8 <__aeabi_dmul>
 800c2e6:	4682      	mov	sl, r0
 800c2e8:	468b      	mov	fp, r1
 800c2ea:	9c04      	ldr	r4, [sp, #16]
 800c2ec:	3601      	adds	r6, #1
 800c2ee:	4630      	mov	r0, r6
 800c2f0:	f7f4 f888 	bl	8000404 <__aeabi_i2d>
 800c2f4:	4652      	mov	r2, sl
 800c2f6:	465b      	mov	r3, fp
 800c2f8:	f7f4 f8ee 	bl	80004d8 <__aeabi_dmul>
 800c2fc:	2200      	movs	r2, #0
 800c2fe:	4b5f      	ldr	r3, [pc, #380]	; (800c47c <_dtoa_r+0x56c>)
 800c300:	f7f3 ff34 	bl	800016c <__adddf3>
 800c304:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c308:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c30c:	9611      	str	r6, [sp, #68]	; 0x44
 800c30e:	2c00      	cmp	r4, #0
 800c310:	d15a      	bne.n	800c3c8 <_dtoa_r+0x4b8>
 800c312:	2200      	movs	r2, #0
 800c314:	4650      	mov	r0, sl
 800c316:	4659      	mov	r1, fp
 800c318:	4b59      	ldr	r3, [pc, #356]	; (800c480 <_dtoa_r+0x570>)
 800c31a:	f7f3 ff25 	bl	8000168 <__aeabi_dsub>
 800c31e:	4633      	mov	r3, r6
 800c320:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c322:	4682      	mov	sl, r0
 800c324:	468b      	mov	fp, r1
 800c326:	f7f4 fb67 	bl	80009f8 <__aeabi_dcmpgt>
 800c32a:	2800      	cmp	r0, #0
 800c32c:	f040 828b 	bne.w	800c846 <_dtoa_r+0x936>
 800c330:	4650      	mov	r0, sl
 800c332:	4659      	mov	r1, fp
 800c334:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c336:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c33a:	f7f4 fb3f 	bl	80009bc <__aeabi_dcmplt>
 800c33e:	2800      	cmp	r0, #0
 800c340:	f040 827f 	bne.w	800c842 <_dtoa_r+0x932>
 800c344:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800c348:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	f2c0 814d 	blt.w	800c5ea <_dtoa_r+0x6da>
 800c350:	9a03      	ldr	r2, [sp, #12]
 800c352:	2a0e      	cmp	r2, #14
 800c354:	f300 8149 	bgt.w	800c5ea <_dtoa_r+0x6da>
 800c358:	4b44      	ldr	r3, [pc, #272]	; (800c46c <_dtoa_r+0x55c>)
 800c35a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c35e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c362:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c366:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c368:	2b00      	cmp	r3, #0
 800c36a:	f280 80d6 	bge.w	800c51a <_dtoa_r+0x60a>
 800c36e:	9b07      	ldr	r3, [sp, #28]
 800c370:	2b00      	cmp	r3, #0
 800c372:	f300 80d2 	bgt.w	800c51a <_dtoa_r+0x60a>
 800c376:	f040 8263 	bne.w	800c840 <_dtoa_r+0x930>
 800c37a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c37e:	2200      	movs	r2, #0
 800c380:	4b3f      	ldr	r3, [pc, #252]	; (800c480 <_dtoa_r+0x570>)
 800c382:	f7f4 f8a9 	bl	80004d8 <__aeabi_dmul>
 800c386:	4652      	mov	r2, sl
 800c388:	465b      	mov	r3, fp
 800c38a:	f7f4 fb2b 	bl	80009e4 <__aeabi_dcmpge>
 800c38e:	9c07      	ldr	r4, [sp, #28]
 800c390:	4625      	mov	r5, r4
 800c392:	2800      	cmp	r0, #0
 800c394:	f040 823c 	bne.w	800c810 <_dtoa_r+0x900>
 800c398:	2331      	movs	r3, #49	; 0x31
 800c39a:	9e06      	ldr	r6, [sp, #24]
 800c39c:	f806 3b01 	strb.w	r3, [r6], #1
 800c3a0:	9b03      	ldr	r3, [sp, #12]
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	9303      	str	r3, [sp, #12]
 800c3a6:	e237      	b.n	800c818 <_dtoa_r+0x908>
 800c3a8:	07e2      	lsls	r2, r4, #31
 800c3aa:	d505      	bpl.n	800c3b8 <_dtoa_r+0x4a8>
 800c3ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c3b0:	f7f4 f892 	bl	80004d8 <__aeabi_dmul>
 800c3b4:	2301      	movs	r3, #1
 800c3b6:	3601      	adds	r6, #1
 800c3b8:	1064      	asrs	r4, r4, #1
 800c3ba:	3508      	adds	r5, #8
 800c3bc:	e773      	b.n	800c2a6 <_dtoa_r+0x396>
 800c3be:	2602      	movs	r6, #2
 800c3c0:	e775      	b.n	800c2ae <_dtoa_r+0x39e>
 800c3c2:	9d03      	ldr	r5, [sp, #12]
 800c3c4:	9c07      	ldr	r4, [sp, #28]
 800c3c6:	e792      	b.n	800c2ee <_dtoa_r+0x3de>
 800c3c8:	9906      	ldr	r1, [sp, #24]
 800c3ca:	4b28      	ldr	r3, [pc, #160]	; (800c46c <_dtoa_r+0x55c>)
 800c3cc:	4421      	add	r1, r4
 800c3ce:	9112      	str	r1, [sp, #72]	; 0x48
 800c3d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c3d2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c3d6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800c3da:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c3de:	2900      	cmp	r1, #0
 800c3e0:	d052      	beq.n	800c488 <_dtoa_r+0x578>
 800c3e2:	2000      	movs	r0, #0
 800c3e4:	4927      	ldr	r1, [pc, #156]	; (800c484 <_dtoa_r+0x574>)
 800c3e6:	f7f4 f9a1 	bl	800072c <__aeabi_ddiv>
 800c3ea:	4632      	mov	r2, r6
 800c3ec:	463b      	mov	r3, r7
 800c3ee:	f7f3 febb 	bl	8000168 <__aeabi_dsub>
 800c3f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c3f6:	9e06      	ldr	r6, [sp, #24]
 800c3f8:	4659      	mov	r1, fp
 800c3fa:	4650      	mov	r0, sl
 800c3fc:	f7f4 fb1c 	bl	8000a38 <__aeabi_d2iz>
 800c400:	4604      	mov	r4, r0
 800c402:	f7f3 ffff 	bl	8000404 <__aeabi_i2d>
 800c406:	4602      	mov	r2, r0
 800c408:	460b      	mov	r3, r1
 800c40a:	4650      	mov	r0, sl
 800c40c:	4659      	mov	r1, fp
 800c40e:	f7f3 feab 	bl	8000168 <__aeabi_dsub>
 800c412:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c416:	3430      	adds	r4, #48	; 0x30
 800c418:	f806 4b01 	strb.w	r4, [r6], #1
 800c41c:	4682      	mov	sl, r0
 800c41e:	468b      	mov	fp, r1
 800c420:	f7f4 facc 	bl	80009bc <__aeabi_dcmplt>
 800c424:	2800      	cmp	r0, #0
 800c426:	d170      	bne.n	800c50a <_dtoa_r+0x5fa>
 800c428:	4652      	mov	r2, sl
 800c42a:	465b      	mov	r3, fp
 800c42c:	2000      	movs	r0, #0
 800c42e:	4911      	ldr	r1, [pc, #68]	; (800c474 <_dtoa_r+0x564>)
 800c430:	f7f3 fe9a 	bl	8000168 <__aeabi_dsub>
 800c434:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c438:	f7f4 fac0 	bl	80009bc <__aeabi_dcmplt>
 800c43c:	2800      	cmp	r0, #0
 800c43e:	f040 80b6 	bne.w	800c5ae <_dtoa_r+0x69e>
 800c442:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c444:	429e      	cmp	r6, r3
 800c446:	f43f af7d 	beq.w	800c344 <_dtoa_r+0x434>
 800c44a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c44e:	2200      	movs	r2, #0
 800c450:	4b09      	ldr	r3, [pc, #36]	; (800c478 <_dtoa_r+0x568>)
 800c452:	f7f4 f841 	bl	80004d8 <__aeabi_dmul>
 800c456:	2200      	movs	r2, #0
 800c458:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c45c:	4b06      	ldr	r3, [pc, #24]	; (800c478 <_dtoa_r+0x568>)
 800c45e:	4650      	mov	r0, sl
 800c460:	4659      	mov	r1, fp
 800c462:	f7f4 f839 	bl	80004d8 <__aeabi_dmul>
 800c466:	4682      	mov	sl, r0
 800c468:	468b      	mov	fp, r1
 800c46a:	e7c5      	b.n	800c3f8 <_dtoa_r+0x4e8>
 800c46c:	080187b8 	.word	0x080187b8
 800c470:	08018790 	.word	0x08018790
 800c474:	3ff00000 	.word	0x3ff00000
 800c478:	40240000 	.word	0x40240000
 800c47c:	401c0000 	.word	0x401c0000
 800c480:	40140000 	.word	0x40140000
 800c484:	3fe00000 	.word	0x3fe00000
 800c488:	4630      	mov	r0, r6
 800c48a:	4639      	mov	r1, r7
 800c48c:	f7f4 f824 	bl	80004d8 <__aeabi_dmul>
 800c490:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c494:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800c496:	9e06      	ldr	r6, [sp, #24]
 800c498:	4659      	mov	r1, fp
 800c49a:	4650      	mov	r0, sl
 800c49c:	f7f4 facc 	bl	8000a38 <__aeabi_d2iz>
 800c4a0:	4604      	mov	r4, r0
 800c4a2:	f7f3 ffaf 	bl	8000404 <__aeabi_i2d>
 800c4a6:	4602      	mov	r2, r0
 800c4a8:	460b      	mov	r3, r1
 800c4aa:	4650      	mov	r0, sl
 800c4ac:	4659      	mov	r1, fp
 800c4ae:	f7f3 fe5b 	bl	8000168 <__aeabi_dsub>
 800c4b2:	3430      	adds	r4, #48	; 0x30
 800c4b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c4b6:	f806 4b01 	strb.w	r4, [r6], #1
 800c4ba:	429e      	cmp	r6, r3
 800c4bc:	4682      	mov	sl, r0
 800c4be:	468b      	mov	fp, r1
 800c4c0:	f04f 0200 	mov.w	r2, #0
 800c4c4:	d123      	bne.n	800c50e <_dtoa_r+0x5fe>
 800c4c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c4ca:	4bb2      	ldr	r3, [pc, #712]	; (800c794 <_dtoa_r+0x884>)
 800c4cc:	f7f3 fe4e 	bl	800016c <__adddf3>
 800c4d0:	4602      	mov	r2, r0
 800c4d2:	460b      	mov	r3, r1
 800c4d4:	4650      	mov	r0, sl
 800c4d6:	4659      	mov	r1, fp
 800c4d8:	f7f4 fa8e 	bl	80009f8 <__aeabi_dcmpgt>
 800c4dc:	2800      	cmp	r0, #0
 800c4de:	d166      	bne.n	800c5ae <_dtoa_r+0x69e>
 800c4e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c4e4:	2000      	movs	r0, #0
 800c4e6:	49ab      	ldr	r1, [pc, #684]	; (800c794 <_dtoa_r+0x884>)
 800c4e8:	f7f3 fe3e 	bl	8000168 <__aeabi_dsub>
 800c4ec:	4602      	mov	r2, r0
 800c4ee:	460b      	mov	r3, r1
 800c4f0:	4650      	mov	r0, sl
 800c4f2:	4659      	mov	r1, fp
 800c4f4:	f7f4 fa62 	bl	80009bc <__aeabi_dcmplt>
 800c4f8:	2800      	cmp	r0, #0
 800c4fa:	f43f af23 	beq.w	800c344 <_dtoa_r+0x434>
 800c4fe:	463e      	mov	r6, r7
 800c500:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c504:	3f01      	subs	r7, #1
 800c506:	2b30      	cmp	r3, #48	; 0x30
 800c508:	d0f9      	beq.n	800c4fe <_dtoa_r+0x5ee>
 800c50a:	9503      	str	r5, [sp, #12]
 800c50c:	e03e      	b.n	800c58c <_dtoa_r+0x67c>
 800c50e:	4ba2      	ldr	r3, [pc, #648]	; (800c798 <_dtoa_r+0x888>)
 800c510:	f7f3 ffe2 	bl	80004d8 <__aeabi_dmul>
 800c514:	4682      	mov	sl, r0
 800c516:	468b      	mov	fp, r1
 800c518:	e7be      	b.n	800c498 <_dtoa_r+0x588>
 800c51a:	4654      	mov	r4, sl
 800c51c:	f04f 0a00 	mov.w	sl, #0
 800c520:	465d      	mov	r5, fp
 800c522:	9e06      	ldr	r6, [sp, #24]
 800c524:	f8df b270 	ldr.w	fp, [pc, #624]	; 800c798 <_dtoa_r+0x888>
 800c528:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c52c:	4620      	mov	r0, r4
 800c52e:	4629      	mov	r1, r5
 800c530:	f7f4 f8fc 	bl	800072c <__aeabi_ddiv>
 800c534:	f7f4 fa80 	bl	8000a38 <__aeabi_d2iz>
 800c538:	4607      	mov	r7, r0
 800c53a:	f7f3 ff63 	bl	8000404 <__aeabi_i2d>
 800c53e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c542:	f7f3 ffc9 	bl	80004d8 <__aeabi_dmul>
 800c546:	4602      	mov	r2, r0
 800c548:	460b      	mov	r3, r1
 800c54a:	4620      	mov	r0, r4
 800c54c:	4629      	mov	r1, r5
 800c54e:	f7f3 fe0b 	bl	8000168 <__aeabi_dsub>
 800c552:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800c556:	f806 4b01 	strb.w	r4, [r6], #1
 800c55a:	9c06      	ldr	r4, [sp, #24]
 800c55c:	9d07      	ldr	r5, [sp, #28]
 800c55e:	1b34      	subs	r4, r6, r4
 800c560:	42a5      	cmp	r5, r4
 800c562:	4602      	mov	r2, r0
 800c564:	460b      	mov	r3, r1
 800c566:	d133      	bne.n	800c5d0 <_dtoa_r+0x6c0>
 800c568:	f7f3 fe00 	bl	800016c <__adddf3>
 800c56c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c570:	4604      	mov	r4, r0
 800c572:	460d      	mov	r5, r1
 800c574:	f7f4 fa40 	bl	80009f8 <__aeabi_dcmpgt>
 800c578:	b9c0      	cbnz	r0, 800c5ac <_dtoa_r+0x69c>
 800c57a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c57e:	4620      	mov	r0, r4
 800c580:	4629      	mov	r1, r5
 800c582:	f7f4 fa11 	bl	80009a8 <__aeabi_dcmpeq>
 800c586:	b108      	cbz	r0, 800c58c <_dtoa_r+0x67c>
 800c588:	07fb      	lsls	r3, r7, #31
 800c58a:	d40f      	bmi.n	800c5ac <_dtoa_r+0x69c>
 800c58c:	4648      	mov	r0, r9
 800c58e:	4641      	mov	r1, r8
 800c590:	f000 feff 	bl	800d392 <_Bfree>
 800c594:	2300      	movs	r3, #0
 800c596:	9803      	ldr	r0, [sp, #12]
 800c598:	7033      	strb	r3, [r6, #0]
 800c59a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c59c:	3001      	adds	r0, #1
 800c59e:	6018      	str	r0, [r3, #0]
 800c5a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	f43f acea 	beq.w	800bf7c <_dtoa_r+0x6c>
 800c5a8:	601e      	str	r6, [r3, #0]
 800c5aa:	e4e7      	b.n	800bf7c <_dtoa_r+0x6c>
 800c5ac:	9d03      	ldr	r5, [sp, #12]
 800c5ae:	4633      	mov	r3, r6
 800c5b0:	461e      	mov	r6, r3
 800c5b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c5b6:	2a39      	cmp	r2, #57	; 0x39
 800c5b8:	d106      	bne.n	800c5c8 <_dtoa_r+0x6b8>
 800c5ba:	9a06      	ldr	r2, [sp, #24]
 800c5bc:	429a      	cmp	r2, r3
 800c5be:	d1f7      	bne.n	800c5b0 <_dtoa_r+0x6a0>
 800c5c0:	2230      	movs	r2, #48	; 0x30
 800c5c2:	9906      	ldr	r1, [sp, #24]
 800c5c4:	3501      	adds	r5, #1
 800c5c6:	700a      	strb	r2, [r1, #0]
 800c5c8:	781a      	ldrb	r2, [r3, #0]
 800c5ca:	3201      	adds	r2, #1
 800c5cc:	701a      	strb	r2, [r3, #0]
 800c5ce:	e79c      	b.n	800c50a <_dtoa_r+0x5fa>
 800c5d0:	4652      	mov	r2, sl
 800c5d2:	465b      	mov	r3, fp
 800c5d4:	f7f3 ff80 	bl	80004d8 <__aeabi_dmul>
 800c5d8:	2200      	movs	r2, #0
 800c5da:	2300      	movs	r3, #0
 800c5dc:	4604      	mov	r4, r0
 800c5de:	460d      	mov	r5, r1
 800c5e0:	f7f4 f9e2 	bl	80009a8 <__aeabi_dcmpeq>
 800c5e4:	2800      	cmp	r0, #0
 800c5e6:	d09f      	beq.n	800c528 <_dtoa_r+0x618>
 800c5e8:	e7d0      	b.n	800c58c <_dtoa_r+0x67c>
 800c5ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c5ec:	2a00      	cmp	r2, #0
 800c5ee:	f000 80cb 	beq.w	800c788 <_dtoa_r+0x878>
 800c5f2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c5f4:	2a01      	cmp	r2, #1
 800c5f6:	f300 80ae 	bgt.w	800c756 <_dtoa_r+0x846>
 800c5fa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c5fc:	2a00      	cmp	r2, #0
 800c5fe:	f000 80a6 	beq.w	800c74e <_dtoa_r+0x83e>
 800c602:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c606:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c608:	9e08      	ldr	r6, [sp, #32]
 800c60a:	9a08      	ldr	r2, [sp, #32]
 800c60c:	2101      	movs	r1, #1
 800c60e:	441a      	add	r2, r3
 800c610:	9208      	str	r2, [sp, #32]
 800c612:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c614:	4648      	mov	r0, r9
 800c616:	441a      	add	r2, r3
 800c618:	9209      	str	r2, [sp, #36]	; 0x24
 800c61a:	f000 ff5b 	bl	800d4d4 <__i2b>
 800c61e:	4605      	mov	r5, r0
 800c620:	2e00      	cmp	r6, #0
 800c622:	dd0c      	ble.n	800c63e <_dtoa_r+0x72e>
 800c624:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c626:	2b00      	cmp	r3, #0
 800c628:	dd09      	ble.n	800c63e <_dtoa_r+0x72e>
 800c62a:	42b3      	cmp	r3, r6
 800c62c:	bfa8      	it	ge
 800c62e:	4633      	movge	r3, r6
 800c630:	9a08      	ldr	r2, [sp, #32]
 800c632:	1af6      	subs	r6, r6, r3
 800c634:	1ad2      	subs	r2, r2, r3
 800c636:	9208      	str	r2, [sp, #32]
 800c638:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c63a:	1ad3      	subs	r3, r2, r3
 800c63c:	9309      	str	r3, [sp, #36]	; 0x24
 800c63e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c640:	b1f3      	cbz	r3, 800c680 <_dtoa_r+0x770>
 800c642:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c644:	2b00      	cmp	r3, #0
 800c646:	f000 80a3 	beq.w	800c790 <_dtoa_r+0x880>
 800c64a:	2c00      	cmp	r4, #0
 800c64c:	dd10      	ble.n	800c670 <_dtoa_r+0x760>
 800c64e:	4629      	mov	r1, r5
 800c650:	4622      	mov	r2, r4
 800c652:	4648      	mov	r0, r9
 800c654:	f000 fff8 	bl	800d648 <__pow5mult>
 800c658:	4642      	mov	r2, r8
 800c65a:	4601      	mov	r1, r0
 800c65c:	4605      	mov	r5, r0
 800c65e:	4648      	mov	r0, r9
 800c660:	f000 ff4e 	bl	800d500 <__multiply>
 800c664:	4607      	mov	r7, r0
 800c666:	4641      	mov	r1, r8
 800c668:	4648      	mov	r0, r9
 800c66a:	f000 fe92 	bl	800d392 <_Bfree>
 800c66e:	46b8      	mov	r8, r7
 800c670:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c672:	1b1a      	subs	r2, r3, r4
 800c674:	d004      	beq.n	800c680 <_dtoa_r+0x770>
 800c676:	4641      	mov	r1, r8
 800c678:	4648      	mov	r0, r9
 800c67a:	f000 ffe5 	bl	800d648 <__pow5mult>
 800c67e:	4680      	mov	r8, r0
 800c680:	2101      	movs	r1, #1
 800c682:	4648      	mov	r0, r9
 800c684:	f000 ff26 	bl	800d4d4 <__i2b>
 800c688:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c68a:	4604      	mov	r4, r0
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	f340 8085 	ble.w	800c79c <_dtoa_r+0x88c>
 800c692:	461a      	mov	r2, r3
 800c694:	4601      	mov	r1, r0
 800c696:	4648      	mov	r0, r9
 800c698:	f000 ffd6 	bl	800d648 <__pow5mult>
 800c69c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c69e:	4604      	mov	r4, r0
 800c6a0:	2b01      	cmp	r3, #1
 800c6a2:	dd7e      	ble.n	800c7a2 <_dtoa_r+0x892>
 800c6a4:	2700      	movs	r7, #0
 800c6a6:	6923      	ldr	r3, [r4, #16]
 800c6a8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c6ac:	6918      	ldr	r0, [r3, #16]
 800c6ae:	f000 fec3 	bl	800d438 <__hi0bits>
 800c6b2:	f1c0 0020 	rsb	r0, r0, #32
 800c6b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6b8:	4418      	add	r0, r3
 800c6ba:	f010 001f 	ands.w	r0, r0, #31
 800c6be:	f000 808e 	beq.w	800c7de <_dtoa_r+0x8ce>
 800c6c2:	f1c0 0320 	rsb	r3, r0, #32
 800c6c6:	2b04      	cmp	r3, #4
 800c6c8:	f340 8087 	ble.w	800c7da <_dtoa_r+0x8ca>
 800c6cc:	f1c0 001c 	rsb	r0, r0, #28
 800c6d0:	9b08      	ldr	r3, [sp, #32]
 800c6d2:	4406      	add	r6, r0
 800c6d4:	4403      	add	r3, r0
 800c6d6:	9308      	str	r3, [sp, #32]
 800c6d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6da:	4403      	add	r3, r0
 800c6dc:	9309      	str	r3, [sp, #36]	; 0x24
 800c6de:	9b08      	ldr	r3, [sp, #32]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	dd05      	ble.n	800c6f0 <_dtoa_r+0x7e0>
 800c6e4:	4641      	mov	r1, r8
 800c6e6:	461a      	mov	r2, r3
 800c6e8:	4648      	mov	r0, r9
 800c6ea:	f000 ffed 	bl	800d6c8 <__lshift>
 800c6ee:	4680      	mov	r8, r0
 800c6f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	dd05      	ble.n	800c702 <_dtoa_r+0x7f2>
 800c6f6:	4621      	mov	r1, r4
 800c6f8:	461a      	mov	r2, r3
 800c6fa:	4648      	mov	r0, r9
 800c6fc:	f000 ffe4 	bl	800d6c8 <__lshift>
 800c700:	4604      	mov	r4, r0
 800c702:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c704:	2b00      	cmp	r3, #0
 800c706:	d06c      	beq.n	800c7e2 <_dtoa_r+0x8d2>
 800c708:	4621      	mov	r1, r4
 800c70a:	4640      	mov	r0, r8
 800c70c:	f001 f848 	bl	800d7a0 <__mcmp>
 800c710:	2800      	cmp	r0, #0
 800c712:	da66      	bge.n	800c7e2 <_dtoa_r+0x8d2>
 800c714:	9b03      	ldr	r3, [sp, #12]
 800c716:	4641      	mov	r1, r8
 800c718:	3b01      	subs	r3, #1
 800c71a:	9303      	str	r3, [sp, #12]
 800c71c:	220a      	movs	r2, #10
 800c71e:	2300      	movs	r3, #0
 800c720:	4648      	mov	r0, r9
 800c722:	f000 fe3f 	bl	800d3a4 <__multadd>
 800c726:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c728:	4680      	mov	r8, r0
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	f000 819f 	beq.w	800ca6e <_dtoa_r+0xb5e>
 800c730:	2300      	movs	r3, #0
 800c732:	4629      	mov	r1, r5
 800c734:	220a      	movs	r2, #10
 800c736:	4648      	mov	r0, r9
 800c738:	f000 fe34 	bl	800d3a4 <__multadd>
 800c73c:	9b04      	ldr	r3, [sp, #16]
 800c73e:	4605      	mov	r5, r0
 800c740:	2b00      	cmp	r3, #0
 800c742:	f300 8089 	bgt.w	800c858 <_dtoa_r+0x948>
 800c746:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c748:	2b02      	cmp	r3, #2
 800c74a:	dc52      	bgt.n	800c7f2 <_dtoa_r+0x8e2>
 800c74c:	e084      	b.n	800c858 <_dtoa_r+0x948>
 800c74e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c750:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c754:	e757      	b.n	800c606 <_dtoa_r+0x6f6>
 800c756:	9b07      	ldr	r3, [sp, #28]
 800c758:	1e5c      	subs	r4, r3, #1
 800c75a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c75c:	42a3      	cmp	r3, r4
 800c75e:	bfb7      	itett	lt
 800c760:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c762:	1b1c      	subge	r4, r3, r4
 800c764:	1ae2      	sublt	r2, r4, r3
 800c766:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c768:	bfbe      	ittt	lt
 800c76a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800c76c:	189b      	addlt	r3, r3, r2
 800c76e:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c770:	9b07      	ldr	r3, [sp, #28]
 800c772:	bfb8      	it	lt
 800c774:	2400      	movlt	r4, #0
 800c776:	2b00      	cmp	r3, #0
 800c778:	bfb7      	itett	lt
 800c77a:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800c77e:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800c782:	1a9e      	sublt	r6, r3, r2
 800c784:	2300      	movlt	r3, #0
 800c786:	e740      	b.n	800c60a <_dtoa_r+0x6fa>
 800c788:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c78a:	9e08      	ldr	r6, [sp, #32]
 800c78c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800c78e:	e747      	b.n	800c620 <_dtoa_r+0x710>
 800c790:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c792:	e770      	b.n	800c676 <_dtoa_r+0x766>
 800c794:	3fe00000 	.word	0x3fe00000
 800c798:	40240000 	.word	0x40240000
 800c79c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c79e:	2b01      	cmp	r3, #1
 800c7a0:	dc17      	bgt.n	800c7d2 <_dtoa_r+0x8c2>
 800c7a2:	f1ba 0f00 	cmp.w	sl, #0
 800c7a6:	d114      	bne.n	800c7d2 <_dtoa_r+0x8c2>
 800c7a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c7ac:	b99b      	cbnz	r3, 800c7d6 <_dtoa_r+0x8c6>
 800c7ae:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800c7b2:	0d3f      	lsrs	r7, r7, #20
 800c7b4:	053f      	lsls	r7, r7, #20
 800c7b6:	b137      	cbz	r7, 800c7c6 <_dtoa_r+0x8b6>
 800c7b8:	2701      	movs	r7, #1
 800c7ba:	9b08      	ldr	r3, [sp, #32]
 800c7bc:	3301      	adds	r3, #1
 800c7be:	9308      	str	r3, [sp, #32]
 800c7c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7c2:	3301      	adds	r3, #1
 800c7c4:	9309      	str	r3, [sp, #36]	; 0x24
 800c7c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	f47f af6c 	bne.w	800c6a6 <_dtoa_r+0x796>
 800c7ce:	2001      	movs	r0, #1
 800c7d0:	e771      	b.n	800c6b6 <_dtoa_r+0x7a6>
 800c7d2:	2700      	movs	r7, #0
 800c7d4:	e7f7      	b.n	800c7c6 <_dtoa_r+0x8b6>
 800c7d6:	4657      	mov	r7, sl
 800c7d8:	e7f5      	b.n	800c7c6 <_dtoa_r+0x8b6>
 800c7da:	d080      	beq.n	800c6de <_dtoa_r+0x7ce>
 800c7dc:	4618      	mov	r0, r3
 800c7de:	301c      	adds	r0, #28
 800c7e0:	e776      	b.n	800c6d0 <_dtoa_r+0x7c0>
 800c7e2:	9b07      	ldr	r3, [sp, #28]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	dc31      	bgt.n	800c84c <_dtoa_r+0x93c>
 800c7e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c7ea:	2b02      	cmp	r3, #2
 800c7ec:	dd2e      	ble.n	800c84c <_dtoa_r+0x93c>
 800c7ee:	9b07      	ldr	r3, [sp, #28]
 800c7f0:	9304      	str	r3, [sp, #16]
 800c7f2:	9b04      	ldr	r3, [sp, #16]
 800c7f4:	b963      	cbnz	r3, 800c810 <_dtoa_r+0x900>
 800c7f6:	4621      	mov	r1, r4
 800c7f8:	2205      	movs	r2, #5
 800c7fa:	4648      	mov	r0, r9
 800c7fc:	f000 fdd2 	bl	800d3a4 <__multadd>
 800c800:	4601      	mov	r1, r0
 800c802:	4604      	mov	r4, r0
 800c804:	4640      	mov	r0, r8
 800c806:	f000 ffcb 	bl	800d7a0 <__mcmp>
 800c80a:	2800      	cmp	r0, #0
 800c80c:	f73f adc4 	bgt.w	800c398 <_dtoa_r+0x488>
 800c810:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c812:	9e06      	ldr	r6, [sp, #24]
 800c814:	43db      	mvns	r3, r3
 800c816:	9303      	str	r3, [sp, #12]
 800c818:	2700      	movs	r7, #0
 800c81a:	4621      	mov	r1, r4
 800c81c:	4648      	mov	r0, r9
 800c81e:	f000 fdb8 	bl	800d392 <_Bfree>
 800c822:	2d00      	cmp	r5, #0
 800c824:	f43f aeb2 	beq.w	800c58c <_dtoa_r+0x67c>
 800c828:	b12f      	cbz	r7, 800c836 <_dtoa_r+0x926>
 800c82a:	42af      	cmp	r7, r5
 800c82c:	d003      	beq.n	800c836 <_dtoa_r+0x926>
 800c82e:	4639      	mov	r1, r7
 800c830:	4648      	mov	r0, r9
 800c832:	f000 fdae 	bl	800d392 <_Bfree>
 800c836:	4629      	mov	r1, r5
 800c838:	4648      	mov	r0, r9
 800c83a:	f000 fdaa 	bl	800d392 <_Bfree>
 800c83e:	e6a5      	b.n	800c58c <_dtoa_r+0x67c>
 800c840:	2400      	movs	r4, #0
 800c842:	4625      	mov	r5, r4
 800c844:	e7e4      	b.n	800c810 <_dtoa_r+0x900>
 800c846:	9503      	str	r5, [sp, #12]
 800c848:	4625      	mov	r5, r4
 800c84a:	e5a5      	b.n	800c398 <_dtoa_r+0x488>
 800c84c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c84e:	2b00      	cmp	r3, #0
 800c850:	f000 80c4 	beq.w	800c9dc <_dtoa_r+0xacc>
 800c854:	9b07      	ldr	r3, [sp, #28]
 800c856:	9304      	str	r3, [sp, #16]
 800c858:	2e00      	cmp	r6, #0
 800c85a:	dd05      	ble.n	800c868 <_dtoa_r+0x958>
 800c85c:	4629      	mov	r1, r5
 800c85e:	4632      	mov	r2, r6
 800c860:	4648      	mov	r0, r9
 800c862:	f000 ff31 	bl	800d6c8 <__lshift>
 800c866:	4605      	mov	r5, r0
 800c868:	2f00      	cmp	r7, #0
 800c86a:	d058      	beq.n	800c91e <_dtoa_r+0xa0e>
 800c86c:	4648      	mov	r0, r9
 800c86e:	6869      	ldr	r1, [r5, #4]
 800c870:	f000 fd6a 	bl	800d348 <_Balloc>
 800c874:	4606      	mov	r6, r0
 800c876:	b920      	cbnz	r0, 800c882 <_dtoa_r+0x972>
 800c878:	4602      	mov	r2, r0
 800c87a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c87e:	4b80      	ldr	r3, [pc, #512]	; (800ca80 <_dtoa_r+0xb70>)
 800c880:	e47f      	b.n	800c182 <_dtoa_r+0x272>
 800c882:	692a      	ldr	r2, [r5, #16]
 800c884:	f105 010c 	add.w	r1, r5, #12
 800c888:	3202      	adds	r2, #2
 800c88a:	0092      	lsls	r2, r2, #2
 800c88c:	300c      	adds	r0, #12
 800c88e:	f000 fd33 	bl	800d2f8 <memcpy>
 800c892:	2201      	movs	r2, #1
 800c894:	4631      	mov	r1, r6
 800c896:	4648      	mov	r0, r9
 800c898:	f000 ff16 	bl	800d6c8 <__lshift>
 800c89c:	462f      	mov	r7, r5
 800c89e:	4605      	mov	r5, r0
 800c8a0:	9b06      	ldr	r3, [sp, #24]
 800c8a2:	9a06      	ldr	r2, [sp, #24]
 800c8a4:	3301      	adds	r3, #1
 800c8a6:	9307      	str	r3, [sp, #28]
 800c8a8:	9b04      	ldr	r3, [sp, #16]
 800c8aa:	4413      	add	r3, r2
 800c8ac:	930a      	str	r3, [sp, #40]	; 0x28
 800c8ae:	f00a 0301 	and.w	r3, sl, #1
 800c8b2:	9309      	str	r3, [sp, #36]	; 0x24
 800c8b4:	9b07      	ldr	r3, [sp, #28]
 800c8b6:	4621      	mov	r1, r4
 800c8b8:	4640      	mov	r0, r8
 800c8ba:	f103 3bff 	add.w	fp, r3, #4294967295
 800c8be:	f7ff fa99 	bl	800bdf4 <quorem>
 800c8c2:	4639      	mov	r1, r7
 800c8c4:	9004      	str	r0, [sp, #16]
 800c8c6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c8ca:	4640      	mov	r0, r8
 800c8cc:	f000 ff68 	bl	800d7a0 <__mcmp>
 800c8d0:	462a      	mov	r2, r5
 800c8d2:	9008      	str	r0, [sp, #32]
 800c8d4:	4621      	mov	r1, r4
 800c8d6:	4648      	mov	r0, r9
 800c8d8:	f000 ff7e 	bl	800d7d8 <__mdiff>
 800c8dc:	68c2      	ldr	r2, [r0, #12]
 800c8de:	4606      	mov	r6, r0
 800c8e0:	b9fa      	cbnz	r2, 800c922 <_dtoa_r+0xa12>
 800c8e2:	4601      	mov	r1, r0
 800c8e4:	4640      	mov	r0, r8
 800c8e6:	f000 ff5b 	bl	800d7a0 <__mcmp>
 800c8ea:	4602      	mov	r2, r0
 800c8ec:	4631      	mov	r1, r6
 800c8ee:	4648      	mov	r0, r9
 800c8f0:	920b      	str	r2, [sp, #44]	; 0x2c
 800c8f2:	f000 fd4e 	bl	800d392 <_Bfree>
 800c8f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c8f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c8fa:	9e07      	ldr	r6, [sp, #28]
 800c8fc:	ea43 0102 	orr.w	r1, r3, r2
 800c900:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c902:	430b      	orrs	r3, r1
 800c904:	d10f      	bne.n	800c926 <_dtoa_r+0xa16>
 800c906:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c90a:	d028      	beq.n	800c95e <_dtoa_r+0xa4e>
 800c90c:	9b08      	ldr	r3, [sp, #32]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	dd02      	ble.n	800c918 <_dtoa_r+0xa08>
 800c912:	9b04      	ldr	r3, [sp, #16]
 800c914:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c918:	f88b a000 	strb.w	sl, [fp]
 800c91c:	e77d      	b.n	800c81a <_dtoa_r+0x90a>
 800c91e:	4628      	mov	r0, r5
 800c920:	e7bc      	b.n	800c89c <_dtoa_r+0x98c>
 800c922:	2201      	movs	r2, #1
 800c924:	e7e2      	b.n	800c8ec <_dtoa_r+0x9dc>
 800c926:	9b08      	ldr	r3, [sp, #32]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	db04      	blt.n	800c936 <_dtoa_r+0xa26>
 800c92c:	9920      	ldr	r1, [sp, #128]	; 0x80
 800c92e:	430b      	orrs	r3, r1
 800c930:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c932:	430b      	orrs	r3, r1
 800c934:	d120      	bne.n	800c978 <_dtoa_r+0xa68>
 800c936:	2a00      	cmp	r2, #0
 800c938:	ddee      	ble.n	800c918 <_dtoa_r+0xa08>
 800c93a:	4641      	mov	r1, r8
 800c93c:	2201      	movs	r2, #1
 800c93e:	4648      	mov	r0, r9
 800c940:	f000 fec2 	bl	800d6c8 <__lshift>
 800c944:	4621      	mov	r1, r4
 800c946:	4680      	mov	r8, r0
 800c948:	f000 ff2a 	bl	800d7a0 <__mcmp>
 800c94c:	2800      	cmp	r0, #0
 800c94e:	dc03      	bgt.n	800c958 <_dtoa_r+0xa48>
 800c950:	d1e2      	bne.n	800c918 <_dtoa_r+0xa08>
 800c952:	f01a 0f01 	tst.w	sl, #1
 800c956:	d0df      	beq.n	800c918 <_dtoa_r+0xa08>
 800c958:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c95c:	d1d9      	bne.n	800c912 <_dtoa_r+0xa02>
 800c95e:	2339      	movs	r3, #57	; 0x39
 800c960:	f88b 3000 	strb.w	r3, [fp]
 800c964:	4633      	mov	r3, r6
 800c966:	461e      	mov	r6, r3
 800c968:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c96c:	3b01      	subs	r3, #1
 800c96e:	2a39      	cmp	r2, #57	; 0x39
 800c970:	d06a      	beq.n	800ca48 <_dtoa_r+0xb38>
 800c972:	3201      	adds	r2, #1
 800c974:	701a      	strb	r2, [r3, #0]
 800c976:	e750      	b.n	800c81a <_dtoa_r+0x90a>
 800c978:	2a00      	cmp	r2, #0
 800c97a:	dd07      	ble.n	800c98c <_dtoa_r+0xa7c>
 800c97c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c980:	d0ed      	beq.n	800c95e <_dtoa_r+0xa4e>
 800c982:	f10a 0301 	add.w	r3, sl, #1
 800c986:	f88b 3000 	strb.w	r3, [fp]
 800c98a:	e746      	b.n	800c81a <_dtoa_r+0x90a>
 800c98c:	9b07      	ldr	r3, [sp, #28]
 800c98e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c990:	f803 ac01 	strb.w	sl, [r3, #-1]
 800c994:	4293      	cmp	r3, r2
 800c996:	d041      	beq.n	800ca1c <_dtoa_r+0xb0c>
 800c998:	4641      	mov	r1, r8
 800c99a:	2300      	movs	r3, #0
 800c99c:	220a      	movs	r2, #10
 800c99e:	4648      	mov	r0, r9
 800c9a0:	f000 fd00 	bl	800d3a4 <__multadd>
 800c9a4:	42af      	cmp	r7, r5
 800c9a6:	4680      	mov	r8, r0
 800c9a8:	f04f 0300 	mov.w	r3, #0
 800c9ac:	f04f 020a 	mov.w	r2, #10
 800c9b0:	4639      	mov	r1, r7
 800c9b2:	4648      	mov	r0, r9
 800c9b4:	d107      	bne.n	800c9c6 <_dtoa_r+0xab6>
 800c9b6:	f000 fcf5 	bl	800d3a4 <__multadd>
 800c9ba:	4607      	mov	r7, r0
 800c9bc:	4605      	mov	r5, r0
 800c9be:	9b07      	ldr	r3, [sp, #28]
 800c9c0:	3301      	adds	r3, #1
 800c9c2:	9307      	str	r3, [sp, #28]
 800c9c4:	e776      	b.n	800c8b4 <_dtoa_r+0x9a4>
 800c9c6:	f000 fced 	bl	800d3a4 <__multadd>
 800c9ca:	4629      	mov	r1, r5
 800c9cc:	4607      	mov	r7, r0
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	220a      	movs	r2, #10
 800c9d2:	4648      	mov	r0, r9
 800c9d4:	f000 fce6 	bl	800d3a4 <__multadd>
 800c9d8:	4605      	mov	r5, r0
 800c9da:	e7f0      	b.n	800c9be <_dtoa_r+0xaae>
 800c9dc:	9b07      	ldr	r3, [sp, #28]
 800c9de:	9304      	str	r3, [sp, #16]
 800c9e0:	9e06      	ldr	r6, [sp, #24]
 800c9e2:	4621      	mov	r1, r4
 800c9e4:	4640      	mov	r0, r8
 800c9e6:	f7ff fa05 	bl	800bdf4 <quorem>
 800c9ea:	9b06      	ldr	r3, [sp, #24]
 800c9ec:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c9f0:	f806 ab01 	strb.w	sl, [r6], #1
 800c9f4:	1af2      	subs	r2, r6, r3
 800c9f6:	9b04      	ldr	r3, [sp, #16]
 800c9f8:	4293      	cmp	r3, r2
 800c9fa:	dd07      	ble.n	800ca0c <_dtoa_r+0xafc>
 800c9fc:	4641      	mov	r1, r8
 800c9fe:	2300      	movs	r3, #0
 800ca00:	220a      	movs	r2, #10
 800ca02:	4648      	mov	r0, r9
 800ca04:	f000 fcce 	bl	800d3a4 <__multadd>
 800ca08:	4680      	mov	r8, r0
 800ca0a:	e7ea      	b.n	800c9e2 <_dtoa_r+0xad2>
 800ca0c:	9b04      	ldr	r3, [sp, #16]
 800ca0e:	2700      	movs	r7, #0
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	bfcc      	ite	gt
 800ca14:	461e      	movgt	r6, r3
 800ca16:	2601      	movle	r6, #1
 800ca18:	9b06      	ldr	r3, [sp, #24]
 800ca1a:	441e      	add	r6, r3
 800ca1c:	4641      	mov	r1, r8
 800ca1e:	2201      	movs	r2, #1
 800ca20:	4648      	mov	r0, r9
 800ca22:	f000 fe51 	bl	800d6c8 <__lshift>
 800ca26:	4621      	mov	r1, r4
 800ca28:	4680      	mov	r8, r0
 800ca2a:	f000 feb9 	bl	800d7a0 <__mcmp>
 800ca2e:	2800      	cmp	r0, #0
 800ca30:	dc98      	bgt.n	800c964 <_dtoa_r+0xa54>
 800ca32:	d102      	bne.n	800ca3a <_dtoa_r+0xb2a>
 800ca34:	f01a 0f01 	tst.w	sl, #1
 800ca38:	d194      	bne.n	800c964 <_dtoa_r+0xa54>
 800ca3a:	4633      	mov	r3, r6
 800ca3c:	461e      	mov	r6, r3
 800ca3e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ca42:	2a30      	cmp	r2, #48	; 0x30
 800ca44:	d0fa      	beq.n	800ca3c <_dtoa_r+0xb2c>
 800ca46:	e6e8      	b.n	800c81a <_dtoa_r+0x90a>
 800ca48:	9a06      	ldr	r2, [sp, #24]
 800ca4a:	429a      	cmp	r2, r3
 800ca4c:	d18b      	bne.n	800c966 <_dtoa_r+0xa56>
 800ca4e:	9b03      	ldr	r3, [sp, #12]
 800ca50:	3301      	adds	r3, #1
 800ca52:	9303      	str	r3, [sp, #12]
 800ca54:	2331      	movs	r3, #49	; 0x31
 800ca56:	7013      	strb	r3, [r2, #0]
 800ca58:	e6df      	b.n	800c81a <_dtoa_r+0x90a>
 800ca5a:	4b0a      	ldr	r3, [pc, #40]	; (800ca84 <_dtoa_r+0xb74>)
 800ca5c:	f7ff baaa 	b.w	800bfb4 <_dtoa_r+0xa4>
 800ca60:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	f47f aa8e 	bne.w	800bf84 <_dtoa_r+0x74>
 800ca68:	4b07      	ldr	r3, [pc, #28]	; (800ca88 <_dtoa_r+0xb78>)
 800ca6a:	f7ff baa3 	b.w	800bfb4 <_dtoa_r+0xa4>
 800ca6e:	9b04      	ldr	r3, [sp, #16]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	dcb5      	bgt.n	800c9e0 <_dtoa_r+0xad0>
 800ca74:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ca76:	2b02      	cmp	r3, #2
 800ca78:	f73f aebb 	bgt.w	800c7f2 <_dtoa_r+0x8e2>
 800ca7c:	e7b0      	b.n	800c9e0 <_dtoa_r+0xad0>
 800ca7e:	bf00      	nop
 800ca80:	080186b9 	.word	0x080186b9
 800ca84:	0801866a 	.word	0x0801866a
 800ca88:	080186b0 	.word	0x080186b0

0800ca8c <__sflush_r>:
 800ca8c:	898b      	ldrh	r3, [r1, #12]
 800ca8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca92:	4605      	mov	r5, r0
 800ca94:	0718      	lsls	r0, r3, #28
 800ca96:	460c      	mov	r4, r1
 800ca98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ca9c:	d45f      	bmi.n	800cb5e <__sflush_r+0xd2>
 800ca9e:	684b      	ldr	r3, [r1, #4]
 800caa0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	818a      	strh	r2, [r1, #12]
 800caa8:	dc05      	bgt.n	800cab6 <__sflush_r+0x2a>
 800caaa:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800caac:	2b00      	cmp	r3, #0
 800caae:	dc02      	bgt.n	800cab6 <__sflush_r+0x2a>
 800cab0:	2000      	movs	r0, #0
 800cab2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cab6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cab8:	2e00      	cmp	r6, #0
 800caba:	d0f9      	beq.n	800cab0 <__sflush_r+0x24>
 800cabc:	2300      	movs	r3, #0
 800cabe:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cac2:	682f      	ldr	r7, [r5, #0]
 800cac4:	602b      	str	r3, [r5, #0]
 800cac6:	d036      	beq.n	800cb36 <__sflush_r+0xaa>
 800cac8:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800caca:	89a3      	ldrh	r3, [r4, #12]
 800cacc:	075a      	lsls	r2, r3, #29
 800cace:	d505      	bpl.n	800cadc <__sflush_r+0x50>
 800cad0:	6863      	ldr	r3, [r4, #4]
 800cad2:	1ac0      	subs	r0, r0, r3
 800cad4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800cad6:	b10b      	cbz	r3, 800cadc <__sflush_r+0x50>
 800cad8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800cada:	1ac0      	subs	r0, r0, r3
 800cadc:	2300      	movs	r3, #0
 800cade:	4602      	mov	r2, r0
 800cae0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cae2:	4628      	mov	r0, r5
 800cae4:	69e1      	ldr	r1, [r4, #28]
 800cae6:	47b0      	blx	r6
 800cae8:	1c43      	adds	r3, r0, #1
 800caea:	89a3      	ldrh	r3, [r4, #12]
 800caec:	d106      	bne.n	800cafc <__sflush_r+0x70>
 800caee:	6829      	ldr	r1, [r5, #0]
 800caf0:	291d      	cmp	r1, #29
 800caf2:	d830      	bhi.n	800cb56 <__sflush_r+0xca>
 800caf4:	4a2b      	ldr	r2, [pc, #172]	; (800cba4 <__sflush_r+0x118>)
 800caf6:	40ca      	lsrs	r2, r1
 800caf8:	07d6      	lsls	r6, r2, #31
 800cafa:	d52c      	bpl.n	800cb56 <__sflush_r+0xca>
 800cafc:	2200      	movs	r2, #0
 800cafe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cb02:	b21b      	sxth	r3, r3
 800cb04:	6062      	str	r2, [r4, #4]
 800cb06:	6922      	ldr	r2, [r4, #16]
 800cb08:	04d9      	lsls	r1, r3, #19
 800cb0a:	81a3      	strh	r3, [r4, #12]
 800cb0c:	6022      	str	r2, [r4, #0]
 800cb0e:	d504      	bpl.n	800cb1a <__sflush_r+0x8e>
 800cb10:	1c42      	adds	r2, r0, #1
 800cb12:	d101      	bne.n	800cb18 <__sflush_r+0x8c>
 800cb14:	682b      	ldr	r3, [r5, #0]
 800cb16:	b903      	cbnz	r3, 800cb1a <__sflush_r+0x8e>
 800cb18:	6520      	str	r0, [r4, #80]	; 0x50
 800cb1a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800cb1c:	602f      	str	r7, [r5, #0]
 800cb1e:	2900      	cmp	r1, #0
 800cb20:	d0c6      	beq.n	800cab0 <__sflush_r+0x24>
 800cb22:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800cb26:	4299      	cmp	r1, r3
 800cb28:	d002      	beq.n	800cb30 <__sflush_r+0xa4>
 800cb2a:	4628      	mov	r0, r5
 800cb2c:	f000 f938 	bl	800cda0 <_free_r>
 800cb30:	2000      	movs	r0, #0
 800cb32:	6320      	str	r0, [r4, #48]	; 0x30
 800cb34:	e7bd      	b.n	800cab2 <__sflush_r+0x26>
 800cb36:	69e1      	ldr	r1, [r4, #28]
 800cb38:	2301      	movs	r3, #1
 800cb3a:	4628      	mov	r0, r5
 800cb3c:	47b0      	blx	r6
 800cb3e:	1c41      	adds	r1, r0, #1
 800cb40:	d1c3      	bne.n	800caca <__sflush_r+0x3e>
 800cb42:	682b      	ldr	r3, [r5, #0]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d0c0      	beq.n	800caca <__sflush_r+0x3e>
 800cb48:	2b1d      	cmp	r3, #29
 800cb4a:	d001      	beq.n	800cb50 <__sflush_r+0xc4>
 800cb4c:	2b16      	cmp	r3, #22
 800cb4e:	d101      	bne.n	800cb54 <__sflush_r+0xc8>
 800cb50:	602f      	str	r7, [r5, #0]
 800cb52:	e7ad      	b.n	800cab0 <__sflush_r+0x24>
 800cb54:	89a3      	ldrh	r3, [r4, #12]
 800cb56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb5a:	81a3      	strh	r3, [r4, #12]
 800cb5c:	e7a9      	b.n	800cab2 <__sflush_r+0x26>
 800cb5e:	690f      	ldr	r7, [r1, #16]
 800cb60:	2f00      	cmp	r7, #0
 800cb62:	d0a5      	beq.n	800cab0 <__sflush_r+0x24>
 800cb64:	079b      	lsls	r3, r3, #30
 800cb66:	bf18      	it	ne
 800cb68:	2300      	movne	r3, #0
 800cb6a:	680e      	ldr	r6, [r1, #0]
 800cb6c:	bf08      	it	eq
 800cb6e:	694b      	ldreq	r3, [r1, #20]
 800cb70:	eba6 0807 	sub.w	r8, r6, r7
 800cb74:	600f      	str	r7, [r1, #0]
 800cb76:	608b      	str	r3, [r1, #8]
 800cb78:	f1b8 0f00 	cmp.w	r8, #0
 800cb7c:	dd98      	ble.n	800cab0 <__sflush_r+0x24>
 800cb7e:	4643      	mov	r3, r8
 800cb80:	463a      	mov	r2, r7
 800cb82:	4628      	mov	r0, r5
 800cb84:	69e1      	ldr	r1, [r4, #28]
 800cb86:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cb88:	47b0      	blx	r6
 800cb8a:	2800      	cmp	r0, #0
 800cb8c:	dc06      	bgt.n	800cb9c <__sflush_r+0x110>
 800cb8e:	89a3      	ldrh	r3, [r4, #12]
 800cb90:	f04f 30ff 	mov.w	r0, #4294967295
 800cb94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb98:	81a3      	strh	r3, [r4, #12]
 800cb9a:	e78a      	b.n	800cab2 <__sflush_r+0x26>
 800cb9c:	4407      	add	r7, r0
 800cb9e:	eba8 0800 	sub.w	r8, r8, r0
 800cba2:	e7e9      	b.n	800cb78 <__sflush_r+0xec>
 800cba4:	20400001 	.word	0x20400001

0800cba8 <_fflush_r>:
 800cba8:	b538      	push	{r3, r4, r5, lr}
 800cbaa:	460c      	mov	r4, r1
 800cbac:	4605      	mov	r5, r0
 800cbae:	b118      	cbz	r0, 800cbb8 <_fflush_r+0x10>
 800cbb0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800cbb2:	b90b      	cbnz	r3, 800cbb8 <_fflush_r+0x10>
 800cbb4:	f000 f864 	bl	800cc80 <__sinit>
 800cbb8:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800cbbc:	b1b8      	cbz	r0, 800cbee <_fflush_r+0x46>
 800cbbe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cbc0:	07db      	lsls	r3, r3, #31
 800cbc2:	d404      	bmi.n	800cbce <_fflush_r+0x26>
 800cbc4:	0581      	lsls	r1, r0, #22
 800cbc6:	d402      	bmi.n	800cbce <_fflush_r+0x26>
 800cbc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cbca:	f000 fb19 	bl	800d200 <__retarget_lock_acquire_recursive>
 800cbce:	4628      	mov	r0, r5
 800cbd0:	4621      	mov	r1, r4
 800cbd2:	f7ff ff5b 	bl	800ca8c <__sflush_r>
 800cbd6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cbd8:	4605      	mov	r5, r0
 800cbda:	07da      	lsls	r2, r3, #31
 800cbdc:	d405      	bmi.n	800cbea <_fflush_r+0x42>
 800cbde:	89a3      	ldrh	r3, [r4, #12]
 800cbe0:	059b      	lsls	r3, r3, #22
 800cbe2:	d402      	bmi.n	800cbea <_fflush_r+0x42>
 800cbe4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cbe6:	f000 fb0c 	bl	800d202 <__retarget_lock_release_recursive>
 800cbea:	4628      	mov	r0, r5
 800cbec:	bd38      	pop	{r3, r4, r5, pc}
 800cbee:	4605      	mov	r5, r0
 800cbf0:	e7fb      	b.n	800cbea <_fflush_r+0x42>
	...

0800cbf4 <std>:
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	b510      	push	{r4, lr}
 800cbf8:	4604      	mov	r4, r0
 800cbfa:	e9c0 3300 	strd	r3, r3, [r0]
 800cbfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cc02:	6083      	str	r3, [r0, #8]
 800cc04:	8181      	strh	r1, [r0, #12]
 800cc06:	6643      	str	r3, [r0, #100]	; 0x64
 800cc08:	81c2      	strh	r2, [r0, #14]
 800cc0a:	6183      	str	r3, [r0, #24]
 800cc0c:	4619      	mov	r1, r3
 800cc0e:	2208      	movs	r2, #8
 800cc10:	305c      	adds	r0, #92	; 0x5c
 800cc12:	f7fc fb0b 	bl	800922c <memset>
 800cc16:	4b07      	ldr	r3, [pc, #28]	; (800cc34 <std+0x40>)
 800cc18:	61e4      	str	r4, [r4, #28]
 800cc1a:	6223      	str	r3, [r4, #32]
 800cc1c:	4b06      	ldr	r3, [pc, #24]	; (800cc38 <std+0x44>)
 800cc1e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cc22:	6263      	str	r3, [r4, #36]	; 0x24
 800cc24:	4b05      	ldr	r3, [pc, #20]	; (800cc3c <std+0x48>)
 800cc26:	62a3      	str	r3, [r4, #40]	; 0x28
 800cc28:	4b05      	ldr	r3, [pc, #20]	; (800cc40 <std+0x4c>)
 800cc2a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cc2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc30:	f000 bae4 	b.w	800d1fc <__retarget_lock_init_recursive>
 800cc34:	0800dd6d 	.word	0x0800dd6d
 800cc38:	0800dd8f 	.word	0x0800dd8f
 800cc3c:	0800ddc7 	.word	0x0800ddc7
 800cc40:	0800ddeb 	.word	0x0800ddeb

0800cc44 <_cleanup_r>:
 800cc44:	4901      	ldr	r1, [pc, #4]	; (800cc4c <_cleanup_r+0x8>)
 800cc46:	f000 bab5 	b.w	800d1b4 <_fwalk_reent>
 800cc4a:	bf00      	nop
 800cc4c:	0800eae5 	.word	0x0800eae5

0800cc50 <__sfp_lock_acquire>:
 800cc50:	4801      	ldr	r0, [pc, #4]	; (800cc58 <__sfp_lock_acquire+0x8>)
 800cc52:	f000 bad5 	b.w	800d200 <__retarget_lock_acquire_recursive>
 800cc56:	bf00      	nop
 800cc58:	200028dc 	.word	0x200028dc

0800cc5c <__sfp_lock_release>:
 800cc5c:	4801      	ldr	r0, [pc, #4]	; (800cc64 <__sfp_lock_release+0x8>)
 800cc5e:	f000 bad0 	b.w	800d202 <__retarget_lock_release_recursive>
 800cc62:	bf00      	nop
 800cc64:	200028dc 	.word	0x200028dc

0800cc68 <__sinit_lock_acquire>:
 800cc68:	4801      	ldr	r0, [pc, #4]	; (800cc70 <__sinit_lock_acquire+0x8>)
 800cc6a:	f000 bac9 	b.w	800d200 <__retarget_lock_acquire_recursive>
 800cc6e:	bf00      	nop
 800cc70:	200028d7 	.word	0x200028d7

0800cc74 <__sinit_lock_release>:
 800cc74:	4801      	ldr	r0, [pc, #4]	; (800cc7c <__sinit_lock_release+0x8>)
 800cc76:	f000 bac4 	b.w	800d202 <__retarget_lock_release_recursive>
 800cc7a:	bf00      	nop
 800cc7c:	200028d7 	.word	0x200028d7

0800cc80 <__sinit>:
 800cc80:	b510      	push	{r4, lr}
 800cc82:	4604      	mov	r4, r0
 800cc84:	f7ff fff0 	bl	800cc68 <__sinit_lock_acquire>
 800cc88:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800cc8a:	b11a      	cbz	r2, 800cc94 <__sinit+0x14>
 800cc8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc90:	f7ff bff0 	b.w	800cc74 <__sinit_lock_release>
 800cc94:	4b0d      	ldr	r3, [pc, #52]	; (800cccc <__sinit+0x4c>)
 800cc96:	2104      	movs	r1, #4
 800cc98:	63e3      	str	r3, [r4, #60]	; 0x3c
 800cc9a:	2303      	movs	r3, #3
 800cc9c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800cca0:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800cca4:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800cca8:	6860      	ldr	r0, [r4, #4]
 800ccaa:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800ccae:	f7ff ffa1 	bl	800cbf4 <std>
 800ccb2:	2201      	movs	r2, #1
 800ccb4:	2109      	movs	r1, #9
 800ccb6:	68a0      	ldr	r0, [r4, #8]
 800ccb8:	f7ff ff9c 	bl	800cbf4 <std>
 800ccbc:	2202      	movs	r2, #2
 800ccbe:	2112      	movs	r1, #18
 800ccc0:	68e0      	ldr	r0, [r4, #12]
 800ccc2:	f7ff ff97 	bl	800cbf4 <std>
 800ccc6:	2301      	movs	r3, #1
 800ccc8:	63a3      	str	r3, [r4, #56]	; 0x38
 800ccca:	e7df      	b.n	800cc8c <__sinit+0xc>
 800cccc:	0800cc45 	.word	0x0800cc45

0800ccd0 <__libc_fini_array>:
 800ccd0:	b538      	push	{r3, r4, r5, lr}
 800ccd2:	4d07      	ldr	r5, [pc, #28]	; (800ccf0 <__libc_fini_array+0x20>)
 800ccd4:	4c07      	ldr	r4, [pc, #28]	; (800ccf4 <__libc_fini_array+0x24>)
 800ccd6:	1b64      	subs	r4, r4, r5
 800ccd8:	10a4      	asrs	r4, r4, #2
 800ccda:	b91c      	cbnz	r4, 800cce4 <__libc_fini_array+0x14>
 800ccdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cce0:	f002 b960 	b.w	800efa4 <_fini>
 800cce4:	3c01      	subs	r4, #1
 800cce6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800ccea:	4798      	blx	r3
 800ccec:	e7f5      	b.n	800ccda <__libc_fini_array+0xa>
 800ccee:	bf00      	nop
 800ccf0:	08018a04 	.word	0x08018a04
 800ccf4:	08018a08 	.word	0x08018a08

0800ccf8 <_malloc_trim_r>:
 800ccf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccfc:	4606      	mov	r6, r0
 800ccfe:	2008      	movs	r0, #8
 800cd00:	460c      	mov	r4, r1
 800cd02:	f7fd fd67 	bl	800a7d4 <sysconf>
 800cd06:	4680      	mov	r8, r0
 800cd08:	4f22      	ldr	r7, [pc, #136]	; (800cd94 <_malloc_trim_r+0x9c>)
 800cd0a:	4630      	mov	r0, r6
 800cd0c:	f7fc fa96 	bl	800923c <__malloc_lock>
 800cd10:	68bb      	ldr	r3, [r7, #8]
 800cd12:	685d      	ldr	r5, [r3, #4]
 800cd14:	f025 0503 	bic.w	r5, r5, #3
 800cd18:	1b2c      	subs	r4, r5, r4
 800cd1a:	3c11      	subs	r4, #17
 800cd1c:	4444      	add	r4, r8
 800cd1e:	fbb4 f4f8 	udiv	r4, r4, r8
 800cd22:	3c01      	subs	r4, #1
 800cd24:	fb08 f404 	mul.w	r4, r8, r4
 800cd28:	45a0      	cmp	r8, r4
 800cd2a:	dd05      	ble.n	800cd38 <_malloc_trim_r+0x40>
 800cd2c:	4630      	mov	r0, r6
 800cd2e:	f7fc fa8b 	bl	8009248 <__malloc_unlock>
 800cd32:	2000      	movs	r0, #0
 800cd34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd38:	2100      	movs	r1, #0
 800cd3a:	4630      	mov	r0, r6
 800cd3c:	f7f6 fca8 	bl	8003690 <_sbrk_r>
 800cd40:	68bb      	ldr	r3, [r7, #8]
 800cd42:	442b      	add	r3, r5
 800cd44:	4298      	cmp	r0, r3
 800cd46:	d1f1      	bne.n	800cd2c <_malloc_trim_r+0x34>
 800cd48:	4630      	mov	r0, r6
 800cd4a:	4261      	negs	r1, r4
 800cd4c:	f7f6 fca0 	bl	8003690 <_sbrk_r>
 800cd50:	3001      	adds	r0, #1
 800cd52:	d110      	bne.n	800cd76 <_malloc_trim_r+0x7e>
 800cd54:	2100      	movs	r1, #0
 800cd56:	4630      	mov	r0, r6
 800cd58:	f7f6 fc9a 	bl	8003690 <_sbrk_r>
 800cd5c:	68ba      	ldr	r2, [r7, #8]
 800cd5e:	1a83      	subs	r3, r0, r2
 800cd60:	2b0f      	cmp	r3, #15
 800cd62:	dde3      	ble.n	800cd2c <_malloc_trim_r+0x34>
 800cd64:	490c      	ldr	r1, [pc, #48]	; (800cd98 <_malloc_trim_r+0xa0>)
 800cd66:	f043 0301 	orr.w	r3, r3, #1
 800cd6a:	6809      	ldr	r1, [r1, #0]
 800cd6c:	6053      	str	r3, [r2, #4]
 800cd6e:	1a40      	subs	r0, r0, r1
 800cd70:	490a      	ldr	r1, [pc, #40]	; (800cd9c <_malloc_trim_r+0xa4>)
 800cd72:	6008      	str	r0, [r1, #0]
 800cd74:	e7da      	b.n	800cd2c <_malloc_trim_r+0x34>
 800cd76:	68bb      	ldr	r3, [r7, #8]
 800cd78:	4a08      	ldr	r2, [pc, #32]	; (800cd9c <_malloc_trim_r+0xa4>)
 800cd7a:	1b2d      	subs	r5, r5, r4
 800cd7c:	f045 0501 	orr.w	r5, r5, #1
 800cd80:	605d      	str	r5, [r3, #4]
 800cd82:	6813      	ldr	r3, [r2, #0]
 800cd84:	4630      	mov	r0, r6
 800cd86:	1b1c      	subs	r4, r3, r4
 800cd88:	6014      	str	r4, [r2, #0]
 800cd8a:	f7fc fa5d 	bl	8009248 <__malloc_unlock>
 800cd8e:	2001      	movs	r0, #1
 800cd90:	e7d0      	b.n	800cd34 <_malloc_trim_r+0x3c>
 800cd92:	bf00      	nop
 800cd94:	20000470 	.word	0x20000470
 800cd98:	20000878 	.word	0x20000878
 800cd9c:	200027ec 	.word	0x200027ec

0800cda0 <_free_r>:
 800cda0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cda2:	4605      	mov	r5, r0
 800cda4:	460f      	mov	r7, r1
 800cda6:	2900      	cmp	r1, #0
 800cda8:	f000 80b1 	beq.w	800cf0e <_free_r+0x16e>
 800cdac:	f7fc fa46 	bl	800923c <__malloc_lock>
 800cdb0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800cdb4:	4856      	ldr	r0, [pc, #344]	; (800cf10 <_free_r+0x170>)
 800cdb6:	f022 0401 	bic.w	r4, r2, #1
 800cdba:	f1a7 0308 	sub.w	r3, r7, #8
 800cdbe:	eb03 0c04 	add.w	ip, r3, r4
 800cdc2:	6881      	ldr	r1, [r0, #8]
 800cdc4:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800cdc8:	4561      	cmp	r1, ip
 800cdca:	f026 0603 	bic.w	r6, r6, #3
 800cdce:	f002 0201 	and.w	r2, r2, #1
 800cdd2:	d11b      	bne.n	800ce0c <_free_r+0x6c>
 800cdd4:	4434      	add	r4, r6
 800cdd6:	b93a      	cbnz	r2, 800cde8 <_free_r+0x48>
 800cdd8:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800cddc:	1a9b      	subs	r3, r3, r2
 800cdde:	4414      	add	r4, r2
 800cde0:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800cde4:	60ca      	str	r2, [r1, #12]
 800cde6:	6091      	str	r1, [r2, #8]
 800cde8:	f044 0201 	orr.w	r2, r4, #1
 800cdec:	605a      	str	r2, [r3, #4]
 800cdee:	6083      	str	r3, [r0, #8]
 800cdf0:	4b48      	ldr	r3, [pc, #288]	; (800cf14 <_free_r+0x174>)
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	42a3      	cmp	r3, r4
 800cdf6:	d804      	bhi.n	800ce02 <_free_r+0x62>
 800cdf8:	4b47      	ldr	r3, [pc, #284]	; (800cf18 <_free_r+0x178>)
 800cdfa:	4628      	mov	r0, r5
 800cdfc:	6819      	ldr	r1, [r3, #0]
 800cdfe:	f7ff ff7b 	bl	800ccf8 <_malloc_trim_r>
 800ce02:	4628      	mov	r0, r5
 800ce04:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ce08:	f7fc ba1e 	b.w	8009248 <__malloc_unlock>
 800ce0c:	f8cc 6004 	str.w	r6, [ip, #4]
 800ce10:	2a00      	cmp	r2, #0
 800ce12:	d138      	bne.n	800ce86 <_free_r+0xe6>
 800ce14:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800ce18:	f100 0708 	add.w	r7, r0, #8
 800ce1c:	1a5b      	subs	r3, r3, r1
 800ce1e:	440c      	add	r4, r1
 800ce20:	6899      	ldr	r1, [r3, #8]
 800ce22:	42b9      	cmp	r1, r7
 800ce24:	d031      	beq.n	800ce8a <_free_r+0xea>
 800ce26:	68df      	ldr	r7, [r3, #12]
 800ce28:	60cf      	str	r7, [r1, #12]
 800ce2a:	60b9      	str	r1, [r7, #8]
 800ce2c:	eb0c 0106 	add.w	r1, ip, r6
 800ce30:	6849      	ldr	r1, [r1, #4]
 800ce32:	07c9      	lsls	r1, r1, #31
 800ce34:	d40b      	bmi.n	800ce4e <_free_r+0xae>
 800ce36:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800ce3a:	4434      	add	r4, r6
 800ce3c:	bb3a      	cbnz	r2, 800ce8e <_free_r+0xee>
 800ce3e:	4e37      	ldr	r6, [pc, #220]	; (800cf1c <_free_r+0x17c>)
 800ce40:	42b1      	cmp	r1, r6
 800ce42:	d124      	bne.n	800ce8e <_free_r+0xee>
 800ce44:	2201      	movs	r2, #1
 800ce46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ce4a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800ce4e:	f044 0101 	orr.w	r1, r4, #1
 800ce52:	6059      	str	r1, [r3, #4]
 800ce54:	511c      	str	r4, [r3, r4]
 800ce56:	2a00      	cmp	r2, #0
 800ce58:	d1d3      	bne.n	800ce02 <_free_r+0x62>
 800ce5a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800ce5e:	d21b      	bcs.n	800ce98 <_free_r+0xf8>
 800ce60:	0961      	lsrs	r1, r4, #5
 800ce62:	08e2      	lsrs	r2, r4, #3
 800ce64:	2401      	movs	r4, #1
 800ce66:	408c      	lsls	r4, r1
 800ce68:	6841      	ldr	r1, [r0, #4]
 800ce6a:	3201      	adds	r2, #1
 800ce6c:	430c      	orrs	r4, r1
 800ce6e:	6044      	str	r4, [r0, #4]
 800ce70:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800ce74:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800ce78:	3908      	subs	r1, #8
 800ce7a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800ce7e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800ce82:	60e3      	str	r3, [r4, #12]
 800ce84:	e7bd      	b.n	800ce02 <_free_r+0x62>
 800ce86:	2200      	movs	r2, #0
 800ce88:	e7d0      	b.n	800ce2c <_free_r+0x8c>
 800ce8a:	2201      	movs	r2, #1
 800ce8c:	e7ce      	b.n	800ce2c <_free_r+0x8c>
 800ce8e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800ce92:	60ce      	str	r6, [r1, #12]
 800ce94:	60b1      	str	r1, [r6, #8]
 800ce96:	e7da      	b.n	800ce4e <_free_r+0xae>
 800ce98:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800ce9c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800cea0:	d214      	bcs.n	800cecc <_free_r+0x12c>
 800cea2:	09a2      	lsrs	r2, r4, #6
 800cea4:	3238      	adds	r2, #56	; 0x38
 800cea6:	1c51      	adds	r1, r2, #1
 800cea8:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800ceac:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800ceb0:	428e      	cmp	r6, r1
 800ceb2:	d125      	bne.n	800cf00 <_free_r+0x160>
 800ceb4:	2401      	movs	r4, #1
 800ceb6:	1092      	asrs	r2, r2, #2
 800ceb8:	fa04 f202 	lsl.w	r2, r4, r2
 800cebc:	6844      	ldr	r4, [r0, #4]
 800cebe:	4322      	orrs	r2, r4
 800cec0:	6042      	str	r2, [r0, #4]
 800cec2:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800cec6:	60b3      	str	r3, [r6, #8]
 800cec8:	60cb      	str	r3, [r1, #12]
 800ceca:	e79a      	b.n	800ce02 <_free_r+0x62>
 800cecc:	2a14      	cmp	r2, #20
 800cece:	d801      	bhi.n	800ced4 <_free_r+0x134>
 800ced0:	325b      	adds	r2, #91	; 0x5b
 800ced2:	e7e8      	b.n	800cea6 <_free_r+0x106>
 800ced4:	2a54      	cmp	r2, #84	; 0x54
 800ced6:	d802      	bhi.n	800cede <_free_r+0x13e>
 800ced8:	0b22      	lsrs	r2, r4, #12
 800ceda:	326e      	adds	r2, #110	; 0x6e
 800cedc:	e7e3      	b.n	800cea6 <_free_r+0x106>
 800cede:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800cee2:	d802      	bhi.n	800ceea <_free_r+0x14a>
 800cee4:	0be2      	lsrs	r2, r4, #15
 800cee6:	3277      	adds	r2, #119	; 0x77
 800cee8:	e7dd      	b.n	800cea6 <_free_r+0x106>
 800ceea:	f240 5154 	movw	r1, #1364	; 0x554
 800ceee:	428a      	cmp	r2, r1
 800cef0:	bf96      	itet	ls
 800cef2:	0ca2      	lsrls	r2, r4, #18
 800cef4:	227e      	movhi	r2, #126	; 0x7e
 800cef6:	327c      	addls	r2, #124	; 0x7c
 800cef8:	e7d5      	b.n	800cea6 <_free_r+0x106>
 800cefa:	6889      	ldr	r1, [r1, #8]
 800cefc:	428e      	cmp	r6, r1
 800cefe:	d004      	beq.n	800cf0a <_free_r+0x16a>
 800cf00:	684a      	ldr	r2, [r1, #4]
 800cf02:	f022 0203 	bic.w	r2, r2, #3
 800cf06:	42a2      	cmp	r2, r4
 800cf08:	d8f7      	bhi.n	800cefa <_free_r+0x15a>
 800cf0a:	68ce      	ldr	r6, [r1, #12]
 800cf0c:	e7d9      	b.n	800cec2 <_free_r+0x122>
 800cf0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf10:	20000470 	.word	0x20000470
 800cf14:	2000087c 	.word	0x2000087c
 800cf18:	2000281c 	.word	0x2000281c
 800cf1c:	20000478 	.word	0x20000478

0800cf20 <__sfvwrite_r>:
 800cf20:	6893      	ldr	r3, [r2, #8]
 800cf22:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf26:	4606      	mov	r6, r0
 800cf28:	460c      	mov	r4, r1
 800cf2a:	4690      	mov	r8, r2
 800cf2c:	b91b      	cbnz	r3, 800cf36 <__sfvwrite_r+0x16>
 800cf2e:	2000      	movs	r0, #0
 800cf30:	b003      	add	sp, #12
 800cf32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf36:	898b      	ldrh	r3, [r1, #12]
 800cf38:	0718      	lsls	r0, r3, #28
 800cf3a:	d550      	bpl.n	800cfde <__sfvwrite_r+0xbe>
 800cf3c:	690b      	ldr	r3, [r1, #16]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d04d      	beq.n	800cfde <__sfvwrite_r+0xbe>
 800cf42:	89a3      	ldrh	r3, [r4, #12]
 800cf44:	f8d8 7000 	ldr.w	r7, [r8]
 800cf48:	f013 0902 	ands.w	r9, r3, #2
 800cf4c:	d16c      	bne.n	800d028 <__sfvwrite_r+0x108>
 800cf4e:	f013 0301 	ands.w	r3, r3, #1
 800cf52:	f000 809c 	beq.w	800d08e <__sfvwrite_r+0x16e>
 800cf56:	4648      	mov	r0, r9
 800cf58:	46ca      	mov	sl, r9
 800cf5a:	46cb      	mov	fp, r9
 800cf5c:	f1bb 0f00 	cmp.w	fp, #0
 800cf60:	f000 8103 	beq.w	800d16a <__sfvwrite_r+0x24a>
 800cf64:	b950      	cbnz	r0, 800cf7c <__sfvwrite_r+0x5c>
 800cf66:	465a      	mov	r2, fp
 800cf68:	210a      	movs	r1, #10
 800cf6a:	4650      	mov	r0, sl
 800cf6c:	f000 f9b6 	bl	800d2dc <memchr>
 800cf70:	2800      	cmp	r0, #0
 800cf72:	f000 80ff 	beq.w	800d174 <__sfvwrite_r+0x254>
 800cf76:	3001      	adds	r0, #1
 800cf78:	eba0 090a 	sub.w	r9, r0, sl
 800cf7c:	6820      	ldr	r0, [r4, #0]
 800cf7e:	6921      	ldr	r1, [r4, #16]
 800cf80:	45d9      	cmp	r9, fp
 800cf82:	464a      	mov	r2, r9
 800cf84:	bf28      	it	cs
 800cf86:	465a      	movcs	r2, fp
 800cf88:	4288      	cmp	r0, r1
 800cf8a:	6963      	ldr	r3, [r4, #20]
 800cf8c:	f240 80f5 	bls.w	800d17a <__sfvwrite_r+0x25a>
 800cf90:	68a5      	ldr	r5, [r4, #8]
 800cf92:	441d      	add	r5, r3
 800cf94:	42aa      	cmp	r2, r5
 800cf96:	f340 80f0 	ble.w	800d17a <__sfvwrite_r+0x25a>
 800cf9a:	4651      	mov	r1, sl
 800cf9c:	462a      	mov	r2, r5
 800cf9e:	f000 f9b9 	bl	800d314 <memmove>
 800cfa2:	6823      	ldr	r3, [r4, #0]
 800cfa4:	4621      	mov	r1, r4
 800cfa6:	442b      	add	r3, r5
 800cfa8:	4630      	mov	r0, r6
 800cfaa:	6023      	str	r3, [r4, #0]
 800cfac:	f7ff fdfc 	bl	800cba8 <_fflush_r>
 800cfb0:	2800      	cmp	r0, #0
 800cfb2:	d167      	bne.n	800d084 <__sfvwrite_r+0x164>
 800cfb4:	ebb9 0905 	subs.w	r9, r9, r5
 800cfb8:	f040 80f7 	bne.w	800d1aa <__sfvwrite_r+0x28a>
 800cfbc:	4621      	mov	r1, r4
 800cfbe:	4630      	mov	r0, r6
 800cfc0:	f7ff fdf2 	bl	800cba8 <_fflush_r>
 800cfc4:	2800      	cmp	r0, #0
 800cfc6:	d15d      	bne.n	800d084 <__sfvwrite_r+0x164>
 800cfc8:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800cfcc:	44aa      	add	sl, r5
 800cfce:	ebab 0b05 	sub.w	fp, fp, r5
 800cfd2:	1b55      	subs	r5, r2, r5
 800cfd4:	f8c8 5008 	str.w	r5, [r8, #8]
 800cfd8:	2d00      	cmp	r5, #0
 800cfda:	d1bf      	bne.n	800cf5c <__sfvwrite_r+0x3c>
 800cfdc:	e7a7      	b.n	800cf2e <__sfvwrite_r+0xe>
 800cfde:	4621      	mov	r1, r4
 800cfe0:	4630      	mov	r0, r6
 800cfe2:	f7fe fe9f 	bl	800bd24 <__swsetup_r>
 800cfe6:	2800      	cmp	r0, #0
 800cfe8:	d0ab      	beq.n	800cf42 <__sfvwrite_r+0x22>
 800cfea:	f04f 30ff 	mov.w	r0, #4294967295
 800cfee:	e79f      	b.n	800cf30 <__sfvwrite_r+0x10>
 800cff0:	e9d7 b900 	ldrd	fp, r9, [r7]
 800cff4:	3708      	adds	r7, #8
 800cff6:	f1b9 0f00 	cmp.w	r9, #0
 800cffa:	d0f9      	beq.n	800cff0 <__sfvwrite_r+0xd0>
 800cffc:	45d1      	cmp	r9, sl
 800cffe:	464b      	mov	r3, r9
 800d000:	465a      	mov	r2, fp
 800d002:	bf28      	it	cs
 800d004:	4653      	movcs	r3, sl
 800d006:	4630      	mov	r0, r6
 800d008:	69e1      	ldr	r1, [r4, #28]
 800d00a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d00c:	47a8      	blx	r5
 800d00e:	2800      	cmp	r0, #0
 800d010:	dd38      	ble.n	800d084 <__sfvwrite_r+0x164>
 800d012:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d016:	4483      	add	fp, r0
 800d018:	eba9 0900 	sub.w	r9, r9, r0
 800d01c:	1a18      	subs	r0, r3, r0
 800d01e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d022:	2800      	cmp	r0, #0
 800d024:	d1e7      	bne.n	800cff6 <__sfvwrite_r+0xd6>
 800d026:	e782      	b.n	800cf2e <__sfvwrite_r+0xe>
 800d028:	f04f 0b00 	mov.w	fp, #0
 800d02c:	f8df a180 	ldr.w	sl, [pc, #384]	; 800d1b0 <__sfvwrite_r+0x290>
 800d030:	46d9      	mov	r9, fp
 800d032:	e7e0      	b.n	800cff6 <__sfvwrite_r+0xd6>
 800d034:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800d038:	3708      	adds	r7, #8
 800d03a:	f1ba 0f00 	cmp.w	sl, #0
 800d03e:	d0f9      	beq.n	800d034 <__sfvwrite_r+0x114>
 800d040:	89a3      	ldrh	r3, [r4, #12]
 800d042:	68a2      	ldr	r2, [r4, #8]
 800d044:	0599      	lsls	r1, r3, #22
 800d046:	6820      	ldr	r0, [r4, #0]
 800d048:	d563      	bpl.n	800d112 <__sfvwrite_r+0x1f2>
 800d04a:	4552      	cmp	r2, sl
 800d04c:	d836      	bhi.n	800d0bc <__sfvwrite_r+0x19c>
 800d04e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800d052:	d033      	beq.n	800d0bc <__sfvwrite_r+0x19c>
 800d054:	6921      	ldr	r1, [r4, #16]
 800d056:	6965      	ldr	r5, [r4, #20]
 800d058:	eba0 0b01 	sub.w	fp, r0, r1
 800d05c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d060:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d064:	f10b 0201 	add.w	r2, fp, #1
 800d068:	106d      	asrs	r5, r5, #1
 800d06a:	4452      	add	r2, sl
 800d06c:	4295      	cmp	r5, r2
 800d06e:	bf38      	it	cc
 800d070:	4615      	movcc	r5, r2
 800d072:	055b      	lsls	r3, r3, #21
 800d074:	d53d      	bpl.n	800d0f2 <__sfvwrite_r+0x1d2>
 800d076:	4629      	mov	r1, r5
 800d078:	4630      	mov	r0, r6
 800d07a:	f7fb fe95 	bl	8008da8 <_malloc_r>
 800d07e:	b948      	cbnz	r0, 800d094 <__sfvwrite_r+0x174>
 800d080:	230c      	movs	r3, #12
 800d082:	6033      	str	r3, [r6, #0]
 800d084:	89a3      	ldrh	r3, [r4, #12]
 800d086:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d08a:	81a3      	strh	r3, [r4, #12]
 800d08c:	e7ad      	b.n	800cfea <__sfvwrite_r+0xca>
 800d08e:	4699      	mov	r9, r3
 800d090:	469a      	mov	sl, r3
 800d092:	e7d2      	b.n	800d03a <__sfvwrite_r+0x11a>
 800d094:	465a      	mov	r2, fp
 800d096:	6921      	ldr	r1, [r4, #16]
 800d098:	9001      	str	r0, [sp, #4]
 800d09a:	f000 f92d 	bl	800d2f8 <memcpy>
 800d09e:	89a2      	ldrh	r2, [r4, #12]
 800d0a0:	9b01      	ldr	r3, [sp, #4]
 800d0a2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800d0a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d0aa:	81a2      	strh	r2, [r4, #12]
 800d0ac:	4652      	mov	r2, sl
 800d0ae:	6123      	str	r3, [r4, #16]
 800d0b0:	6165      	str	r5, [r4, #20]
 800d0b2:	445b      	add	r3, fp
 800d0b4:	eba5 050b 	sub.w	r5, r5, fp
 800d0b8:	6023      	str	r3, [r4, #0]
 800d0ba:	60a5      	str	r5, [r4, #8]
 800d0bc:	4552      	cmp	r2, sl
 800d0be:	bf28      	it	cs
 800d0c0:	4652      	movcs	r2, sl
 800d0c2:	4655      	mov	r5, sl
 800d0c4:	4649      	mov	r1, r9
 800d0c6:	6820      	ldr	r0, [r4, #0]
 800d0c8:	9201      	str	r2, [sp, #4]
 800d0ca:	f000 f923 	bl	800d314 <memmove>
 800d0ce:	68a3      	ldr	r3, [r4, #8]
 800d0d0:	9a01      	ldr	r2, [sp, #4]
 800d0d2:	1a9b      	subs	r3, r3, r2
 800d0d4:	60a3      	str	r3, [r4, #8]
 800d0d6:	6823      	ldr	r3, [r4, #0]
 800d0d8:	441a      	add	r2, r3
 800d0da:	6022      	str	r2, [r4, #0]
 800d0dc:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800d0e0:	44a9      	add	r9, r5
 800d0e2:	ebaa 0a05 	sub.w	sl, sl, r5
 800d0e6:	1b45      	subs	r5, r0, r5
 800d0e8:	f8c8 5008 	str.w	r5, [r8, #8]
 800d0ec:	2d00      	cmp	r5, #0
 800d0ee:	d1a4      	bne.n	800d03a <__sfvwrite_r+0x11a>
 800d0f0:	e71d      	b.n	800cf2e <__sfvwrite_r+0xe>
 800d0f2:	462a      	mov	r2, r5
 800d0f4:	4630      	mov	r0, r6
 800d0f6:	f000 fc5b 	bl	800d9b0 <_realloc_r>
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	2800      	cmp	r0, #0
 800d0fe:	d1d5      	bne.n	800d0ac <__sfvwrite_r+0x18c>
 800d100:	4630      	mov	r0, r6
 800d102:	6921      	ldr	r1, [r4, #16]
 800d104:	f7ff fe4c 	bl	800cda0 <_free_r>
 800d108:	89a3      	ldrh	r3, [r4, #12]
 800d10a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d10e:	81a3      	strh	r3, [r4, #12]
 800d110:	e7b6      	b.n	800d080 <__sfvwrite_r+0x160>
 800d112:	6923      	ldr	r3, [r4, #16]
 800d114:	4283      	cmp	r3, r0
 800d116:	d302      	bcc.n	800d11e <__sfvwrite_r+0x1fe>
 800d118:	6961      	ldr	r1, [r4, #20]
 800d11a:	4551      	cmp	r1, sl
 800d11c:	d915      	bls.n	800d14a <__sfvwrite_r+0x22a>
 800d11e:	4552      	cmp	r2, sl
 800d120:	bf28      	it	cs
 800d122:	4652      	movcs	r2, sl
 800d124:	4615      	mov	r5, r2
 800d126:	4649      	mov	r1, r9
 800d128:	f000 f8f4 	bl	800d314 <memmove>
 800d12c:	68a3      	ldr	r3, [r4, #8]
 800d12e:	6822      	ldr	r2, [r4, #0]
 800d130:	1b5b      	subs	r3, r3, r5
 800d132:	442a      	add	r2, r5
 800d134:	60a3      	str	r3, [r4, #8]
 800d136:	6022      	str	r2, [r4, #0]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d1cf      	bne.n	800d0dc <__sfvwrite_r+0x1bc>
 800d13c:	4621      	mov	r1, r4
 800d13e:	4630      	mov	r0, r6
 800d140:	f7ff fd32 	bl	800cba8 <_fflush_r>
 800d144:	2800      	cmp	r0, #0
 800d146:	d0c9      	beq.n	800d0dc <__sfvwrite_r+0x1bc>
 800d148:	e79c      	b.n	800d084 <__sfvwrite_r+0x164>
 800d14a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800d14e:	459a      	cmp	sl, r3
 800d150:	bf38      	it	cc
 800d152:	4653      	movcc	r3, sl
 800d154:	fb93 f3f1 	sdiv	r3, r3, r1
 800d158:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d15a:	434b      	muls	r3, r1
 800d15c:	464a      	mov	r2, r9
 800d15e:	4630      	mov	r0, r6
 800d160:	69e1      	ldr	r1, [r4, #28]
 800d162:	47a8      	blx	r5
 800d164:	1e05      	subs	r5, r0, #0
 800d166:	dcb9      	bgt.n	800d0dc <__sfvwrite_r+0x1bc>
 800d168:	e78c      	b.n	800d084 <__sfvwrite_r+0x164>
 800d16a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800d16e:	2000      	movs	r0, #0
 800d170:	3708      	adds	r7, #8
 800d172:	e6f3      	b.n	800cf5c <__sfvwrite_r+0x3c>
 800d174:	f10b 0901 	add.w	r9, fp, #1
 800d178:	e700      	b.n	800cf7c <__sfvwrite_r+0x5c>
 800d17a:	4293      	cmp	r3, r2
 800d17c:	dc08      	bgt.n	800d190 <__sfvwrite_r+0x270>
 800d17e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d180:	4652      	mov	r2, sl
 800d182:	4630      	mov	r0, r6
 800d184:	69e1      	ldr	r1, [r4, #28]
 800d186:	47a8      	blx	r5
 800d188:	1e05      	subs	r5, r0, #0
 800d18a:	f73f af13 	bgt.w	800cfb4 <__sfvwrite_r+0x94>
 800d18e:	e779      	b.n	800d084 <__sfvwrite_r+0x164>
 800d190:	4651      	mov	r1, sl
 800d192:	9201      	str	r2, [sp, #4]
 800d194:	f000 f8be 	bl	800d314 <memmove>
 800d198:	9a01      	ldr	r2, [sp, #4]
 800d19a:	68a3      	ldr	r3, [r4, #8]
 800d19c:	4615      	mov	r5, r2
 800d19e:	1a9b      	subs	r3, r3, r2
 800d1a0:	60a3      	str	r3, [r4, #8]
 800d1a2:	6823      	ldr	r3, [r4, #0]
 800d1a4:	4413      	add	r3, r2
 800d1a6:	6023      	str	r3, [r4, #0]
 800d1a8:	e704      	b.n	800cfb4 <__sfvwrite_r+0x94>
 800d1aa:	2001      	movs	r0, #1
 800d1ac:	e70c      	b.n	800cfc8 <__sfvwrite_r+0xa8>
 800d1ae:	bf00      	nop
 800d1b0:	7ffffc00 	.word	0x7ffffc00

0800d1b4 <_fwalk_reent>:
 800d1b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1b8:	4606      	mov	r6, r0
 800d1ba:	4688      	mov	r8, r1
 800d1bc:	2700      	movs	r7, #0
 800d1be:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800d1c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d1c6:	f1b9 0901 	subs.w	r9, r9, #1
 800d1ca:	d505      	bpl.n	800d1d8 <_fwalk_reent+0x24>
 800d1cc:	6824      	ldr	r4, [r4, #0]
 800d1ce:	2c00      	cmp	r4, #0
 800d1d0:	d1f7      	bne.n	800d1c2 <_fwalk_reent+0xe>
 800d1d2:	4638      	mov	r0, r7
 800d1d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1d8:	89ab      	ldrh	r3, [r5, #12]
 800d1da:	2b01      	cmp	r3, #1
 800d1dc:	d907      	bls.n	800d1ee <_fwalk_reent+0x3a>
 800d1de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d1e2:	3301      	adds	r3, #1
 800d1e4:	d003      	beq.n	800d1ee <_fwalk_reent+0x3a>
 800d1e6:	4629      	mov	r1, r5
 800d1e8:	4630      	mov	r0, r6
 800d1ea:	47c0      	blx	r8
 800d1ec:	4307      	orrs	r7, r0
 800d1ee:	3568      	adds	r5, #104	; 0x68
 800d1f0:	e7e9      	b.n	800d1c6 <_fwalk_reent+0x12>
	...

0800d1f4 <_localeconv_r>:
 800d1f4:	4800      	ldr	r0, [pc, #0]	; (800d1f8 <_localeconv_r+0x4>)
 800d1f6:	4770      	bx	lr
 800d1f8:	20000974 	.word	0x20000974

0800d1fc <__retarget_lock_init_recursive>:
 800d1fc:	4770      	bx	lr

0800d1fe <__retarget_lock_close_recursive>:
 800d1fe:	4770      	bx	lr

0800d200 <__retarget_lock_acquire_recursive>:
 800d200:	4770      	bx	lr

0800d202 <__retarget_lock_release_recursive>:
 800d202:	4770      	bx	lr

0800d204 <__swhatbuf_r>:
 800d204:	b570      	push	{r4, r5, r6, lr}
 800d206:	460e      	mov	r6, r1
 800d208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d20c:	4614      	mov	r4, r2
 800d20e:	2900      	cmp	r1, #0
 800d210:	461d      	mov	r5, r3
 800d212:	b096      	sub	sp, #88	; 0x58
 800d214:	da09      	bge.n	800d22a <__swhatbuf_r+0x26>
 800d216:	2200      	movs	r2, #0
 800d218:	89b3      	ldrh	r3, [r6, #12]
 800d21a:	602a      	str	r2, [r5, #0]
 800d21c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800d220:	d116      	bne.n	800d250 <__swhatbuf_r+0x4c>
 800d222:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d226:	6023      	str	r3, [r4, #0]
 800d228:	e015      	b.n	800d256 <__swhatbuf_r+0x52>
 800d22a:	466a      	mov	r2, sp
 800d22c:	f001 fd2e 	bl	800ec8c <_fstat_r>
 800d230:	2800      	cmp	r0, #0
 800d232:	dbf0      	blt.n	800d216 <__swhatbuf_r+0x12>
 800d234:	9a01      	ldr	r2, [sp, #4]
 800d236:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d23a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d23e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d242:	425a      	negs	r2, r3
 800d244:	415a      	adcs	r2, r3
 800d246:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d24a:	602a      	str	r2, [r5, #0]
 800d24c:	6023      	str	r3, [r4, #0]
 800d24e:	e002      	b.n	800d256 <__swhatbuf_r+0x52>
 800d250:	2340      	movs	r3, #64	; 0x40
 800d252:	4610      	mov	r0, r2
 800d254:	6023      	str	r3, [r4, #0]
 800d256:	b016      	add	sp, #88	; 0x58
 800d258:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d25c <__smakebuf_r>:
 800d25c:	898b      	ldrh	r3, [r1, #12]
 800d25e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d260:	079d      	lsls	r5, r3, #30
 800d262:	4606      	mov	r6, r0
 800d264:	460c      	mov	r4, r1
 800d266:	d507      	bpl.n	800d278 <__smakebuf_r+0x1c>
 800d268:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800d26c:	6023      	str	r3, [r4, #0]
 800d26e:	6123      	str	r3, [r4, #16]
 800d270:	2301      	movs	r3, #1
 800d272:	6163      	str	r3, [r4, #20]
 800d274:	b002      	add	sp, #8
 800d276:	bd70      	pop	{r4, r5, r6, pc}
 800d278:	466a      	mov	r2, sp
 800d27a:	ab01      	add	r3, sp, #4
 800d27c:	f7ff ffc2 	bl	800d204 <__swhatbuf_r>
 800d280:	9900      	ldr	r1, [sp, #0]
 800d282:	4605      	mov	r5, r0
 800d284:	4630      	mov	r0, r6
 800d286:	f7fb fd8f 	bl	8008da8 <_malloc_r>
 800d28a:	b948      	cbnz	r0, 800d2a0 <__smakebuf_r+0x44>
 800d28c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d290:	059a      	lsls	r2, r3, #22
 800d292:	d4ef      	bmi.n	800d274 <__smakebuf_r+0x18>
 800d294:	f023 0303 	bic.w	r3, r3, #3
 800d298:	f043 0302 	orr.w	r3, r3, #2
 800d29c:	81a3      	strh	r3, [r4, #12]
 800d29e:	e7e3      	b.n	800d268 <__smakebuf_r+0xc>
 800d2a0:	4b0d      	ldr	r3, [pc, #52]	; (800d2d8 <__smakebuf_r+0x7c>)
 800d2a2:	63f3      	str	r3, [r6, #60]	; 0x3c
 800d2a4:	89a3      	ldrh	r3, [r4, #12]
 800d2a6:	6020      	str	r0, [r4, #0]
 800d2a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d2ac:	81a3      	strh	r3, [r4, #12]
 800d2ae:	9b00      	ldr	r3, [sp, #0]
 800d2b0:	6120      	str	r0, [r4, #16]
 800d2b2:	6163      	str	r3, [r4, #20]
 800d2b4:	9b01      	ldr	r3, [sp, #4]
 800d2b6:	b15b      	cbz	r3, 800d2d0 <__smakebuf_r+0x74>
 800d2b8:	4630      	mov	r0, r6
 800d2ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d2be:	f001 fcf7 	bl	800ecb0 <_isatty_r>
 800d2c2:	b128      	cbz	r0, 800d2d0 <__smakebuf_r+0x74>
 800d2c4:	89a3      	ldrh	r3, [r4, #12]
 800d2c6:	f023 0303 	bic.w	r3, r3, #3
 800d2ca:	f043 0301 	orr.w	r3, r3, #1
 800d2ce:	81a3      	strh	r3, [r4, #12]
 800d2d0:	89a0      	ldrh	r0, [r4, #12]
 800d2d2:	4305      	orrs	r5, r0
 800d2d4:	81a5      	strh	r5, [r4, #12]
 800d2d6:	e7cd      	b.n	800d274 <__smakebuf_r+0x18>
 800d2d8:	0800cc45 	.word	0x0800cc45

0800d2dc <memchr>:
 800d2dc:	4603      	mov	r3, r0
 800d2de:	b510      	push	{r4, lr}
 800d2e0:	b2c9      	uxtb	r1, r1
 800d2e2:	4402      	add	r2, r0
 800d2e4:	4293      	cmp	r3, r2
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	d101      	bne.n	800d2ee <memchr+0x12>
 800d2ea:	2000      	movs	r0, #0
 800d2ec:	e003      	b.n	800d2f6 <memchr+0x1a>
 800d2ee:	7804      	ldrb	r4, [r0, #0]
 800d2f0:	3301      	adds	r3, #1
 800d2f2:	428c      	cmp	r4, r1
 800d2f4:	d1f6      	bne.n	800d2e4 <memchr+0x8>
 800d2f6:	bd10      	pop	{r4, pc}

0800d2f8 <memcpy>:
 800d2f8:	440a      	add	r2, r1
 800d2fa:	4291      	cmp	r1, r2
 800d2fc:	f100 33ff 	add.w	r3, r0, #4294967295
 800d300:	d100      	bne.n	800d304 <memcpy+0xc>
 800d302:	4770      	bx	lr
 800d304:	b510      	push	{r4, lr}
 800d306:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d30a:	4291      	cmp	r1, r2
 800d30c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d310:	d1f9      	bne.n	800d306 <memcpy+0xe>
 800d312:	bd10      	pop	{r4, pc}

0800d314 <memmove>:
 800d314:	4288      	cmp	r0, r1
 800d316:	b510      	push	{r4, lr}
 800d318:	eb01 0402 	add.w	r4, r1, r2
 800d31c:	d902      	bls.n	800d324 <memmove+0x10>
 800d31e:	4284      	cmp	r4, r0
 800d320:	4623      	mov	r3, r4
 800d322:	d807      	bhi.n	800d334 <memmove+0x20>
 800d324:	1e43      	subs	r3, r0, #1
 800d326:	42a1      	cmp	r1, r4
 800d328:	d008      	beq.n	800d33c <memmove+0x28>
 800d32a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d32e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d332:	e7f8      	b.n	800d326 <memmove+0x12>
 800d334:	4601      	mov	r1, r0
 800d336:	4402      	add	r2, r0
 800d338:	428a      	cmp	r2, r1
 800d33a:	d100      	bne.n	800d33e <memmove+0x2a>
 800d33c:	bd10      	pop	{r4, pc}
 800d33e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d342:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d346:	e7f7      	b.n	800d338 <memmove+0x24>

0800d348 <_Balloc>:
 800d348:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800d34a:	b570      	push	{r4, r5, r6, lr}
 800d34c:	4605      	mov	r5, r0
 800d34e:	460c      	mov	r4, r1
 800d350:	b17b      	cbz	r3, 800d372 <_Balloc+0x2a>
 800d352:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800d354:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d358:	b9a0      	cbnz	r0, 800d384 <_Balloc+0x3c>
 800d35a:	2101      	movs	r1, #1
 800d35c:	fa01 f604 	lsl.w	r6, r1, r4
 800d360:	1d72      	adds	r2, r6, #5
 800d362:	4628      	mov	r0, r5
 800d364:	0092      	lsls	r2, r2, #2
 800d366:	f001 fb7f 	bl	800ea68 <_calloc_r>
 800d36a:	b148      	cbz	r0, 800d380 <_Balloc+0x38>
 800d36c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800d370:	e00b      	b.n	800d38a <_Balloc+0x42>
 800d372:	2221      	movs	r2, #33	; 0x21
 800d374:	2104      	movs	r1, #4
 800d376:	f001 fb77 	bl	800ea68 <_calloc_r>
 800d37a:	64e8      	str	r0, [r5, #76]	; 0x4c
 800d37c:	2800      	cmp	r0, #0
 800d37e:	d1e8      	bne.n	800d352 <_Balloc+0xa>
 800d380:	2000      	movs	r0, #0
 800d382:	bd70      	pop	{r4, r5, r6, pc}
 800d384:	6802      	ldr	r2, [r0, #0]
 800d386:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800d38a:	2300      	movs	r3, #0
 800d38c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d390:	e7f7      	b.n	800d382 <_Balloc+0x3a>

0800d392 <_Bfree>:
 800d392:	b131      	cbz	r1, 800d3a2 <_Bfree+0x10>
 800d394:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800d396:	684a      	ldr	r2, [r1, #4]
 800d398:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d39c:	6008      	str	r0, [r1, #0]
 800d39e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d3a2:	4770      	bx	lr

0800d3a4 <__multadd>:
 800d3a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3a8:	4698      	mov	r8, r3
 800d3aa:	460c      	mov	r4, r1
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	690e      	ldr	r6, [r1, #16]
 800d3b0:	4607      	mov	r7, r0
 800d3b2:	f101 0014 	add.w	r0, r1, #20
 800d3b6:	6805      	ldr	r5, [r0, #0]
 800d3b8:	3301      	adds	r3, #1
 800d3ba:	b2a9      	uxth	r1, r5
 800d3bc:	fb02 8101 	mla	r1, r2, r1, r8
 800d3c0:	0c2d      	lsrs	r5, r5, #16
 800d3c2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800d3c6:	fb02 c505 	mla	r5, r2, r5, ip
 800d3ca:	b289      	uxth	r1, r1
 800d3cc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800d3d0:	429e      	cmp	r6, r3
 800d3d2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800d3d6:	f840 1b04 	str.w	r1, [r0], #4
 800d3da:	dcec      	bgt.n	800d3b6 <__multadd+0x12>
 800d3dc:	f1b8 0f00 	cmp.w	r8, #0
 800d3e0:	d022      	beq.n	800d428 <__multadd+0x84>
 800d3e2:	68a3      	ldr	r3, [r4, #8]
 800d3e4:	42b3      	cmp	r3, r6
 800d3e6:	dc19      	bgt.n	800d41c <__multadd+0x78>
 800d3e8:	6861      	ldr	r1, [r4, #4]
 800d3ea:	4638      	mov	r0, r7
 800d3ec:	3101      	adds	r1, #1
 800d3ee:	f7ff ffab 	bl	800d348 <_Balloc>
 800d3f2:	4605      	mov	r5, r0
 800d3f4:	b928      	cbnz	r0, 800d402 <__multadd+0x5e>
 800d3f6:	4602      	mov	r2, r0
 800d3f8:	21b5      	movs	r1, #181	; 0xb5
 800d3fa:	4b0d      	ldr	r3, [pc, #52]	; (800d430 <__multadd+0x8c>)
 800d3fc:	480d      	ldr	r0, [pc, #52]	; (800d434 <__multadd+0x90>)
 800d3fe:	f001 fb15 	bl	800ea2c <__assert_func>
 800d402:	6922      	ldr	r2, [r4, #16]
 800d404:	f104 010c 	add.w	r1, r4, #12
 800d408:	3202      	adds	r2, #2
 800d40a:	0092      	lsls	r2, r2, #2
 800d40c:	300c      	adds	r0, #12
 800d40e:	f7ff ff73 	bl	800d2f8 <memcpy>
 800d412:	4621      	mov	r1, r4
 800d414:	4638      	mov	r0, r7
 800d416:	f7ff ffbc 	bl	800d392 <_Bfree>
 800d41a:	462c      	mov	r4, r5
 800d41c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800d420:	3601      	adds	r6, #1
 800d422:	f8c3 8014 	str.w	r8, [r3, #20]
 800d426:	6126      	str	r6, [r4, #16]
 800d428:	4620      	mov	r0, r4
 800d42a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d42e:	bf00      	nop
 800d430:	080186b9 	.word	0x080186b9
 800d434:	08018729 	.word	0x08018729

0800d438 <__hi0bits>:
 800d438:	0c02      	lsrs	r2, r0, #16
 800d43a:	0412      	lsls	r2, r2, #16
 800d43c:	4603      	mov	r3, r0
 800d43e:	b9ca      	cbnz	r2, 800d474 <__hi0bits+0x3c>
 800d440:	0403      	lsls	r3, r0, #16
 800d442:	2010      	movs	r0, #16
 800d444:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d448:	bf04      	itt	eq
 800d44a:	021b      	lsleq	r3, r3, #8
 800d44c:	3008      	addeq	r0, #8
 800d44e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d452:	bf04      	itt	eq
 800d454:	011b      	lsleq	r3, r3, #4
 800d456:	3004      	addeq	r0, #4
 800d458:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d45c:	bf04      	itt	eq
 800d45e:	009b      	lsleq	r3, r3, #2
 800d460:	3002      	addeq	r0, #2
 800d462:	2b00      	cmp	r3, #0
 800d464:	db05      	blt.n	800d472 <__hi0bits+0x3a>
 800d466:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800d46a:	f100 0001 	add.w	r0, r0, #1
 800d46e:	bf08      	it	eq
 800d470:	2020      	moveq	r0, #32
 800d472:	4770      	bx	lr
 800d474:	2000      	movs	r0, #0
 800d476:	e7e5      	b.n	800d444 <__hi0bits+0xc>

0800d478 <__lo0bits>:
 800d478:	6803      	ldr	r3, [r0, #0]
 800d47a:	4602      	mov	r2, r0
 800d47c:	f013 0007 	ands.w	r0, r3, #7
 800d480:	d00b      	beq.n	800d49a <__lo0bits+0x22>
 800d482:	07d9      	lsls	r1, r3, #31
 800d484:	d422      	bmi.n	800d4cc <__lo0bits+0x54>
 800d486:	0798      	lsls	r0, r3, #30
 800d488:	bf49      	itett	mi
 800d48a:	085b      	lsrmi	r3, r3, #1
 800d48c:	089b      	lsrpl	r3, r3, #2
 800d48e:	2001      	movmi	r0, #1
 800d490:	6013      	strmi	r3, [r2, #0]
 800d492:	bf5c      	itt	pl
 800d494:	2002      	movpl	r0, #2
 800d496:	6013      	strpl	r3, [r2, #0]
 800d498:	4770      	bx	lr
 800d49a:	b299      	uxth	r1, r3
 800d49c:	b909      	cbnz	r1, 800d4a2 <__lo0bits+0x2a>
 800d49e:	2010      	movs	r0, #16
 800d4a0:	0c1b      	lsrs	r3, r3, #16
 800d4a2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d4a6:	bf04      	itt	eq
 800d4a8:	0a1b      	lsreq	r3, r3, #8
 800d4aa:	3008      	addeq	r0, #8
 800d4ac:	0719      	lsls	r1, r3, #28
 800d4ae:	bf04      	itt	eq
 800d4b0:	091b      	lsreq	r3, r3, #4
 800d4b2:	3004      	addeq	r0, #4
 800d4b4:	0799      	lsls	r1, r3, #30
 800d4b6:	bf04      	itt	eq
 800d4b8:	089b      	lsreq	r3, r3, #2
 800d4ba:	3002      	addeq	r0, #2
 800d4bc:	07d9      	lsls	r1, r3, #31
 800d4be:	d403      	bmi.n	800d4c8 <__lo0bits+0x50>
 800d4c0:	085b      	lsrs	r3, r3, #1
 800d4c2:	f100 0001 	add.w	r0, r0, #1
 800d4c6:	d003      	beq.n	800d4d0 <__lo0bits+0x58>
 800d4c8:	6013      	str	r3, [r2, #0]
 800d4ca:	4770      	bx	lr
 800d4cc:	2000      	movs	r0, #0
 800d4ce:	4770      	bx	lr
 800d4d0:	2020      	movs	r0, #32
 800d4d2:	4770      	bx	lr

0800d4d4 <__i2b>:
 800d4d4:	b510      	push	{r4, lr}
 800d4d6:	460c      	mov	r4, r1
 800d4d8:	2101      	movs	r1, #1
 800d4da:	f7ff ff35 	bl	800d348 <_Balloc>
 800d4de:	4602      	mov	r2, r0
 800d4e0:	b928      	cbnz	r0, 800d4ee <__i2b+0x1a>
 800d4e2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d4e6:	4b04      	ldr	r3, [pc, #16]	; (800d4f8 <__i2b+0x24>)
 800d4e8:	4804      	ldr	r0, [pc, #16]	; (800d4fc <__i2b+0x28>)
 800d4ea:	f001 fa9f 	bl	800ea2c <__assert_func>
 800d4ee:	2301      	movs	r3, #1
 800d4f0:	6144      	str	r4, [r0, #20]
 800d4f2:	6103      	str	r3, [r0, #16]
 800d4f4:	bd10      	pop	{r4, pc}
 800d4f6:	bf00      	nop
 800d4f8:	080186b9 	.word	0x080186b9
 800d4fc:	08018729 	.word	0x08018729

0800d500 <__multiply>:
 800d500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d504:	4614      	mov	r4, r2
 800d506:	690a      	ldr	r2, [r1, #16]
 800d508:	6923      	ldr	r3, [r4, #16]
 800d50a:	460d      	mov	r5, r1
 800d50c:	429a      	cmp	r2, r3
 800d50e:	bfbe      	ittt	lt
 800d510:	460b      	movlt	r3, r1
 800d512:	4625      	movlt	r5, r4
 800d514:	461c      	movlt	r4, r3
 800d516:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800d51a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d51e:	68ab      	ldr	r3, [r5, #8]
 800d520:	6869      	ldr	r1, [r5, #4]
 800d522:	eb0a 0709 	add.w	r7, sl, r9
 800d526:	42bb      	cmp	r3, r7
 800d528:	b085      	sub	sp, #20
 800d52a:	bfb8      	it	lt
 800d52c:	3101      	addlt	r1, #1
 800d52e:	f7ff ff0b 	bl	800d348 <_Balloc>
 800d532:	b930      	cbnz	r0, 800d542 <__multiply+0x42>
 800d534:	4602      	mov	r2, r0
 800d536:	f240 115d 	movw	r1, #349	; 0x15d
 800d53a:	4b41      	ldr	r3, [pc, #260]	; (800d640 <__multiply+0x140>)
 800d53c:	4841      	ldr	r0, [pc, #260]	; (800d644 <__multiply+0x144>)
 800d53e:	f001 fa75 	bl	800ea2c <__assert_func>
 800d542:	f100 0614 	add.w	r6, r0, #20
 800d546:	4633      	mov	r3, r6
 800d548:	2200      	movs	r2, #0
 800d54a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800d54e:	4543      	cmp	r3, r8
 800d550:	d31e      	bcc.n	800d590 <__multiply+0x90>
 800d552:	f105 0c14 	add.w	ip, r5, #20
 800d556:	f104 0314 	add.w	r3, r4, #20
 800d55a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800d55e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800d562:	9202      	str	r2, [sp, #8]
 800d564:	ebac 0205 	sub.w	r2, ip, r5
 800d568:	3a15      	subs	r2, #21
 800d56a:	f022 0203 	bic.w	r2, r2, #3
 800d56e:	3204      	adds	r2, #4
 800d570:	f105 0115 	add.w	r1, r5, #21
 800d574:	458c      	cmp	ip, r1
 800d576:	bf38      	it	cc
 800d578:	2204      	movcc	r2, #4
 800d57a:	9201      	str	r2, [sp, #4]
 800d57c:	9a02      	ldr	r2, [sp, #8]
 800d57e:	9303      	str	r3, [sp, #12]
 800d580:	429a      	cmp	r2, r3
 800d582:	d808      	bhi.n	800d596 <__multiply+0x96>
 800d584:	2f00      	cmp	r7, #0
 800d586:	dc55      	bgt.n	800d634 <__multiply+0x134>
 800d588:	6107      	str	r7, [r0, #16]
 800d58a:	b005      	add	sp, #20
 800d58c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d590:	f843 2b04 	str.w	r2, [r3], #4
 800d594:	e7db      	b.n	800d54e <__multiply+0x4e>
 800d596:	f8b3 a000 	ldrh.w	sl, [r3]
 800d59a:	f1ba 0f00 	cmp.w	sl, #0
 800d59e:	d020      	beq.n	800d5e2 <__multiply+0xe2>
 800d5a0:	46b1      	mov	r9, r6
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	f105 0e14 	add.w	lr, r5, #20
 800d5a8:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d5ac:	f8d9 b000 	ldr.w	fp, [r9]
 800d5b0:	b2a1      	uxth	r1, r4
 800d5b2:	fa1f fb8b 	uxth.w	fp, fp
 800d5b6:	fb0a b101 	mla	r1, sl, r1, fp
 800d5ba:	4411      	add	r1, r2
 800d5bc:	f8d9 2000 	ldr.w	r2, [r9]
 800d5c0:	0c24      	lsrs	r4, r4, #16
 800d5c2:	0c12      	lsrs	r2, r2, #16
 800d5c4:	fb0a 2404 	mla	r4, sl, r4, r2
 800d5c8:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d5cc:	b289      	uxth	r1, r1
 800d5ce:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d5d2:	45f4      	cmp	ip, lr
 800d5d4:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d5d8:	f849 1b04 	str.w	r1, [r9], #4
 800d5dc:	d8e4      	bhi.n	800d5a8 <__multiply+0xa8>
 800d5de:	9901      	ldr	r1, [sp, #4]
 800d5e0:	5072      	str	r2, [r6, r1]
 800d5e2:	9a03      	ldr	r2, [sp, #12]
 800d5e4:	3304      	adds	r3, #4
 800d5e6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d5ea:	f1b9 0f00 	cmp.w	r9, #0
 800d5ee:	d01f      	beq.n	800d630 <__multiply+0x130>
 800d5f0:	46b6      	mov	lr, r6
 800d5f2:	f04f 0a00 	mov.w	sl, #0
 800d5f6:	6834      	ldr	r4, [r6, #0]
 800d5f8:	f105 0114 	add.w	r1, r5, #20
 800d5fc:	880a      	ldrh	r2, [r1, #0]
 800d5fe:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d602:	b2a4      	uxth	r4, r4
 800d604:	fb09 b202 	mla	r2, r9, r2, fp
 800d608:	4492      	add	sl, r2
 800d60a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d60e:	f84e 4b04 	str.w	r4, [lr], #4
 800d612:	f851 4b04 	ldr.w	r4, [r1], #4
 800d616:	f8be 2000 	ldrh.w	r2, [lr]
 800d61a:	0c24      	lsrs	r4, r4, #16
 800d61c:	fb09 2404 	mla	r4, r9, r4, r2
 800d620:	458c      	cmp	ip, r1
 800d622:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d626:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d62a:	d8e7      	bhi.n	800d5fc <__multiply+0xfc>
 800d62c:	9a01      	ldr	r2, [sp, #4]
 800d62e:	50b4      	str	r4, [r6, r2]
 800d630:	3604      	adds	r6, #4
 800d632:	e7a3      	b.n	800d57c <__multiply+0x7c>
 800d634:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d1a5      	bne.n	800d588 <__multiply+0x88>
 800d63c:	3f01      	subs	r7, #1
 800d63e:	e7a1      	b.n	800d584 <__multiply+0x84>
 800d640:	080186b9 	.word	0x080186b9
 800d644:	08018729 	.word	0x08018729

0800d648 <__pow5mult>:
 800d648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d64c:	4615      	mov	r5, r2
 800d64e:	f012 0203 	ands.w	r2, r2, #3
 800d652:	4606      	mov	r6, r0
 800d654:	460f      	mov	r7, r1
 800d656:	d007      	beq.n	800d668 <__pow5mult+0x20>
 800d658:	4c1a      	ldr	r4, [pc, #104]	; (800d6c4 <__pow5mult+0x7c>)
 800d65a:	3a01      	subs	r2, #1
 800d65c:	2300      	movs	r3, #0
 800d65e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d662:	f7ff fe9f 	bl	800d3a4 <__multadd>
 800d666:	4607      	mov	r7, r0
 800d668:	10ad      	asrs	r5, r5, #2
 800d66a:	d027      	beq.n	800d6bc <__pow5mult+0x74>
 800d66c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800d66e:	b944      	cbnz	r4, 800d682 <__pow5mult+0x3a>
 800d670:	f240 2171 	movw	r1, #625	; 0x271
 800d674:	4630      	mov	r0, r6
 800d676:	f7ff ff2d 	bl	800d4d4 <__i2b>
 800d67a:	2300      	movs	r3, #0
 800d67c:	4604      	mov	r4, r0
 800d67e:	64b0      	str	r0, [r6, #72]	; 0x48
 800d680:	6003      	str	r3, [r0, #0]
 800d682:	f04f 0900 	mov.w	r9, #0
 800d686:	07eb      	lsls	r3, r5, #31
 800d688:	d50a      	bpl.n	800d6a0 <__pow5mult+0x58>
 800d68a:	4639      	mov	r1, r7
 800d68c:	4622      	mov	r2, r4
 800d68e:	4630      	mov	r0, r6
 800d690:	f7ff ff36 	bl	800d500 <__multiply>
 800d694:	4680      	mov	r8, r0
 800d696:	4639      	mov	r1, r7
 800d698:	4630      	mov	r0, r6
 800d69a:	f7ff fe7a 	bl	800d392 <_Bfree>
 800d69e:	4647      	mov	r7, r8
 800d6a0:	106d      	asrs	r5, r5, #1
 800d6a2:	d00b      	beq.n	800d6bc <__pow5mult+0x74>
 800d6a4:	6820      	ldr	r0, [r4, #0]
 800d6a6:	b938      	cbnz	r0, 800d6b8 <__pow5mult+0x70>
 800d6a8:	4622      	mov	r2, r4
 800d6aa:	4621      	mov	r1, r4
 800d6ac:	4630      	mov	r0, r6
 800d6ae:	f7ff ff27 	bl	800d500 <__multiply>
 800d6b2:	6020      	str	r0, [r4, #0]
 800d6b4:	f8c0 9000 	str.w	r9, [r0]
 800d6b8:	4604      	mov	r4, r0
 800d6ba:	e7e4      	b.n	800d686 <__pow5mult+0x3e>
 800d6bc:	4638      	mov	r0, r7
 800d6be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6c2:	bf00      	nop
 800d6c4:	08018880 	.word	0x08018880

0800d6c8 <__lshift>:
 800d6c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6cc:	460c      	mov	r4, r1
 800d6ce:	4607      	mov	r7, r0
 800d6d0:	4691      	mov	r9, r2
 800d6d2:	6923      	ldr	r3, [r4, #16]
 800d6d4:	6849      	ldr	r1, [r1, #4]
 800d6d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d6da:	68a3      	ldr	r3, [r4, #8]
 800d6dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d6e0:	f108 0601 	add.w	r6, r8, #1
 800d6e4:	42b3      	cmp	r3, r6
 800d6e6:	db0b      	blt.n	800d700 <__lshift+0x38>
 800d6e8:	4638      	mov	r0, r7
 800d6ea:	f7ff fe2d 	bl	800d348 <_Balloc>
 800d6ee:	4605      	mov	r5, r0
 800d6f0:	b948      	cbnz	r0, 800d706 <__lshift+0x3e>
 800d6f2:	4602      	mov	r2, r0
 800d6f4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d6f8:	4b27      	ldr	r3, [pc, #156]	; (800d798 <__lshift+0xd0>)
 800d6fa:	4828      	ldr	r0, [pc, #160]	; (800d79c <__lshift+0xd4>)
 800d6fc:	f001 f996 	bl	800ea2c <__assert_func>
 800d700:	3101      	adds	r1, #1
 800d702:	005b      	lsls	r3, r3, #1
 800d704:	e7ee      	b.n	800d6e4 <__lshift+0x1c>
 800d706:	2300      	movs	r3, #0
 800d708:	f100 0114 	add.w	r1, r0, #20
 800d70c:	f100 0210 	add.w	r2, r0, #16
 800d710:	4618      	mov	r0, r3
 800d712:	4553      	cmp	r3, sl
 800d714:	db33      	blt.n	800d77e <__lshift+0xb6>
 800d716:	6920      	ldr	r0, [r4, #16]
 800d718:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d71c:	f104 0314 	add.w	r3, r4, #20
 800d720:	f019 091f 	ands.w	r9, r9, #31
 800d724:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d728:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d72c:	d02b      	beq.n	800d786 <__lshift+0xbe>
 800d72e:	468a      	mov	sl, r1
 800d730:	2200      	movs	r2, #0
 800d732:	f1c9 0e20 	rsb	lr, r9, #32
 800d736:	6818      	ldr	r0, [r3, #0]
 800d738:	fa00 f009 	lsl.w	r0, r0, r9
 800d73c:	4302      	orrs	r2, r0
 800d73e:	f84a 2b04 	str.w	r2, [sl], #4
 800d742:	f853 2b04 	ldr.w	r2, [r3], #4
 800d746:	459c      	cmp	ip, r3
 800d748:	fa22 f20e 	lsr.w	r2, r2, lr
 800d74c:	d8f3      	bhi.n	800d736 <__lshift+0x6e>
 800d74e:	ebac 0304 	sub.w	r3, ip, r4
 800d752:	3b15      	subs	r3, #21
 800d754:	f023 0303 	bic.w	r3, r3, #3
 800d758:	3304      	adds	r3, #4
 800d75a:	f104 0015 	add.w	r0, r4, #21
 800d75e:	4584      	cmp	ip, r0
 800d760:	bf38      	it	cc
 800d762:	2304      	movcc	r3, #4
 800d764:	50ca      	str	r2, [r1, r3]
 800d766:	b10a      	cbz	r2, 800d76c <__lshift+0xa4>
 800d768:	f108 0602 	add.w	r6, r8, #2
 800d76c:	3e01      	subs	r6, #1
 800d76e:	4638      	mov	r0, r7
 800d770:	4621      	mov	r1, r4
 800d772:	612e      	str	r6, [r5, #16]
 800d774:	f7ff fe0d 	bl	800d392 <_Bfree>
 800d778:	4628      	mov	r0, r5
 800d77a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d77e:	f842 0f04 	str.w	r0, [r2, #4]!
 800d782:	3301      	adds	r3, #1
 800d784:	e7c5      	b.n	800d712 <__lshift+0x4a>
 800d786:	3904      	subs	r1, #4
 800d788:	f853 2b04 	ldr.w	r2, [r3], #4
 800d78c:	459c      	cmp	ip, r3
 800d78e:	f841 2f04 	str.w	r2, [r1, #4]!
 800d792:	d8f9      	bhi.n	800d788 <__lshift+0xc0>
 800d794:	e7ea      	b.n	800d76c <__lshift+0xa4>
 800d796:	bf00      	nop
 800d798:	080186b9 	.word	0x080186b9
 800d79c:	08018729 	.word	0x08018729

0800d7a0 <__mcmp>:
 800d7a0:	4603      	mov	r3, r0
 800d7a2:	690a      	ldr	r2, [r1, #16]
 800d7a4:	6900      	ldr	r0, [r0, #16]
 800d7a6:	b530      	push	{r4, r5, lr}
 800d7a8:	1a80      	subs	r0, r0, r2
 800d7aa:	d10d      	bne.n	800d7c8 <__mcmp+0x28>
 800d7ac:	3314      	adds	r3, #20
 800d7ae:	3114      	adds	r1, #20
 800d7b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d7b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d7b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d7bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d7c0:	4295      	cmp	r5, r2
 800d7c2:	d002      	beq.n	800d7ca <__mcmp+0x2a>
 800d7c4:	d304      	bcc.n	800d7d0 <__mcmp+0x30>
 800d7c6:	2001      	movs	r0, #1
 800d7c8:	bd30      	pop	{r4, r5, pc}
 800d7ca:	42a3      	cmp	r3, r4
 800d7cc:	d3f4      	bcc.n	800d7b8 <__mcmp+0x18>
 800d7ce:	e7fb      	b.n	800d7c8 <__mcmp+0x28>
 800d7d0:	f04f 30ff 	mov.w	r0, #4294967295
 800d7d4:	e7f8      	b.n	800d7c8 <__mcmp+0x28>
	...

0800d7d8 <__mdiff>:
 800d7d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7dc:	460c      	mov	r4, r1
 800d7de:	4606      	mov	r6, r0
 800d7e0:	4611      	mov	r1, r2
 800d7e2:	4620      	mov	r0, r4
 800d7e4:	4692      	mov	sl, r2
 800d7e6:	f7ff ffdb 	bl	800d7a0 <__mcmp>
 800d7ea:	1e05      	subs	r5, r0, #0
 800d7ec:	d111      	bne.n	800d812 <__mdiff+0x3a>
 800d7ee:	4629      	mov	r1, r5
 800d7f0:	4630      	mov	r0, r6
 800d7f2:	f7ff fda9 	bl	800d348 <_Balloc>
 800d7f6:	4602      	mov	r2, r0
 800d7f8:	b928      	cbnz	r0, 800d806 <__mdiff+0x2e>
 800d7fa:	f240 2132 	movw	r1, #562	; 0x232
 800d7fe:	4b3c      	ldr	r3, [pc, #240]	; (800d8f0 <__mdiff+0x118>)
 800d800:	483c      	ldr	r0, [pc, #240]	; (800d8f4 <__mdiff+0x11c>)
 800d802:	f001 f913 	bl	800ea2c <__assert_func>
 800d806:	2301      	movs	r3, #1
 800d808:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d80c:	4610      	mov	r0, r2
 800d80e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d812:	bfa4      	itt	ge
 800d814:	4653      	movge	r3, sl
 800d816:	46a2      	movge	sl, r4
 800d818:	4630      	mov	r0, r6
 800d81a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800d81e:	bfa6      	itte	ge
 800d820:	461c      	movge	r4, r3
 800d822:	2500      	movge	r5, #0
 800d824:	2501      	movlt	r5, #1
 800d826:	f7ff fd8f 	bl	800d348 <_Balloc>
 800d82a:	4602      	mov	r2, r0
 800d82c:	b918      	cbnz	r0, 800d836 <__mdiff+0x5e>
 800d82e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d832:	4b2f      	ldr	r3, [pc, #188]	; (800d8f0 <__mdiff+0x118>)
 800d834:	e7e4      	b.n	800d800 <__mdiff+0x28>
 800d836:	f100 0814 	add.w	r8, r0, #20
 800d83a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800d83e:	60c5      	str	r5, [r0, #12]
 800d840:	f04f 0c00 	mov.w	ip, #0
 800d844:	f10a 0514 	add.w	r5, sl, #20
 800d848:	f10a 0010 	add.w	r0, sl, #16
 800d84c:	46c2      	mov	sl, r8
 800d84e:	6926      	ldr	r6, [r4, #16]
 800d850:	f104 0914 	add.w	r9, r4, #20
 800d854:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800d858:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d85c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800d860:	f859 3b04 	ldr.w	r3, [r9], #4
 800d864:	fa1f f18b 	uxth.w	r1, fp
 800d868:	4461      	add	r1, ip
 800d86a:	fa1f fc83 	uxth.w	ip, r3
 800d86e:	0c1b      	lsrs	r3, r3, #16
 800d870:	eba1 010c 	sub.w	r1, r1, ip
 800d874:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d878:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800d87c:	b289      	uxth	r1, r1
 800d87e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800d882:	454e      	cmp	r6, r9
 800d884:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800d888:	f84a 3b04 	str.w	r3, [sl], #4
 800d88c:	d8e6      	bhi.n	800d85c <__mdiff+0x84>
 800d88e:	1b33      	subs	r3, r6, r4
 800d890:	3b15      	subs	r3, #21
 800d892:	f023 0303 	bic.w	r3, r3, #3
 800d896:	3415      	adds	r4, #21
 800d898:	3304      	adds	r3, #4
 800d89a:	42a6      	cmp	r6, r4
 800d89c:	bf38      	it	cc
 800d89e:	2304      	movcc	r3, #4
 800d8a0:	441d      	add	r5, r3
 800d8a2:	4443      	add	r3, r8
 800d8a4:	461e      	mov	r6, r3
 800d8a6:	462c      	mov	r4, r5
 800d8a8:	4574      	cmp	r4, lr
 800d8aa:	d30e      	bcc.n	800d8ca <__mdiff+0xf2>
 800d8ac:	f10e 0103 	add.w	r1, lr, #3
 800d8b0:	1b49      	subs	r1, r1, r5
 800d8b2:	f021 0103 	bic.w	r1, r1, #3
 800d8b6:	3d03      	subs	r5, #3
 800d8b8:	45ae      	cmp	lr, r5
 800d8ba:	bf38      	it	cc
 800d8bc:	2100      	movcc	r1, #0
 800d8be:	4419      	add	r1, r3
 800d8c0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800d8c4:	b18b      	cbz	r3, 800d8ea <__mdiff+0x112>
 800d8c6:	6117      	str	r7, [r2, #16]
 800d8c8:	e7a0      	b.n	800d80c <__mdiff+0x34>
 800d8ca:	f854 8b04 	ldr.w	r8, [r4], #4
 800d8ce:	fa1f f188 	uxth.w	r1, r8
 800d8d2:	4461      	add	r1, ip
 800d8d4:	1408      	asrs	r0, r1, #16
 800d8d6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800d8da:	b289      	uxth	r1, r1
 800d8dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d8e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d8e4:	f846 1b04 	str.w	r1, [r6], #4
 800d8e8:	e7de      	b.n	800d8a8 <__mdiff+0xd0>
 800d8ea:	3f01      	subs	r7, #1
 800d8ec:	e7e8      	b.n	800d8c0 <__mdiff+0xe8>
 800d8ee:	bf00      	nop
 800d8f0:	080186b9 	.word	0x080186b9
 800d8f4:	08018729 	.word	0x08018729

0800d8f8 <__d2b>:
 800d8f8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800d8fc:	2101      	movs	r1, #1
 800d8fe:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800d902:	4690      	mov	r8, r2
 800d904:	461d      	mov	r5, r3
 800d906:	f7ff fd1f 	bl	800d348 <_Balloc>
 800d90a:	4604      	mov	r4, r0
 800d90c:	b930      	cbnz	r0, 800d91c <__d2b+0x24>
 800d90e:	4602      	mov	r2, r0
 800d910:	f240 310a 	movw	r1, #778	; 0x30a
 800d914:	4b24      	ldr	r3, [pc, #144]	; (800d9a8 <__d2b+0xb0>)
 800d916:	4825      	ldr	r0, [pc, #148]	; (800d9ac <__d2b+0xb4>)
 800d918:	f001 f888 	bl	800ea2c <__assert_func>
 800d91c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800d920:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800d924:	bb2d      	cbnz	r5, 800d972 <__d2b+0x7a>
 800d926:	9301      	str	r3, [sp, #4]
 800d928:	f1b8 0300 	subs.w	r3, r8, #0
 800d92c:	d026      	beq.n	800d97c <__d2b+0x84>
 800d92e:	4668      	mov	r0, sp
 800d930:	9300      	str	r3, [sp, #0]
 800d932:	f7ff fda1 	bl	800d478 <__lo0bits>
 800d936:	9900      	ldr	r1, [sp, #0]
 800d938:	b1f0      	cbz	r0, 800d978 <__d2b+0x80>
 800d93a:	9a01      	ldr	r2, [sp, #4]
 800d93c:	f1c0 0320 	rsb	r3, r0, #32
 800d940:	fa02 f303 	lsl.w	r3, r2, r3
 800d944:	430b      	orrs	r3, r1
 800d946:	40c2      	lsrs	r2, r0
 800d948:	6163      	str	r3, [r4, #20]
 800d94a:	9201      	str	r2, [sp, #4]
 800d94c:	9b01      	ldr	r3, [sp, #4]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	bf14      	ite	ne
 800d952:	2102      	movne	r1, #2
 800d954:	2101      	moveq	r1, #1
 800d956:	61a3      	str	r3, [r4, #24]
 800d958:	6121      	str	r1, [r4, #16]
 800d95a:	b1c5      	cbz	r5, 800d98e <__d2b+0x96>
 800d95c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d960:	4405      	add	r5, r0
 800d962:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d966:	603d      	str	r5, [r7, #0]
 800d968:	6030      	str	r0, [r6, #0]
 800d96a:	4620      	mov	r0, r4
 800d96c:	b002      	add	sp, #8
 800d96e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d972:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d976:	e7d6      	b.n	800d926 <__d2b+0x2e>
 800d978:	6161      	str	r1, [r4, #20]
 800d97a:	e7e7      	b.n	800d94c <__d2b+0x54>
 800d97c:	a801      	add	r0, sp, #4
 800d97e:	f7ff fd7b 	bl	800d478 <__lo0bits>
 800d982:	2101      	movs	r1, #1
 800d984:	9b01      	ldr	r3, [sp, #4]
 800d986:	6121      	str	r1, [r4, #16]
 800d988:	6163      	str	r3, [r4, #20]
 800d98a:	3020      	adds	r0, #32
 800d98c:	e7e5      	b.n	800d95a <__d2b+0x62>
 800d98e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800d992:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d996:	6038      	str	r0, [r7, #0]
 800d998:	6918      	ldr	r0, [r3, #16]
 800d99a:	f7ff fd4d 	bl	800d438 <__hi0bits>
 800d99e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800d9a2:	6031      	str	r1, [r6, #0]
 800d9a4:	e7e1      	b.n	800d96a <__d2b+0x72>
 800d9a6:	bf00      	nop
 800d9a8:	080186b9 	.word	0x080186b9
 800d9ac:	08018729 	.word	0x08018729

0800d9b0 <_realloc_r>:
 800d9b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9b4:	460c      	mov	r4, r1
 800d9b6:	4681      	mov	r9, r0
 800d9b8:	4611      	mov	r1, r2
 800d9ba:	b924      	cbnz	r4, 800d9c6 <_realloc_r+0x16>
 800d9bc:	b003      	add	sp, #12
 800d9be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9c2:	f7fb b9f1 	b.w	8008da8 <_malloc_r>
 800d9c6:	9201      	str	r2, [sp, #4]
 800d9c8:	f7fb fc38 	bl	800923c <__malloc_lock>
 800d9cc:	9901      	ldr	r1, [sp, #4]
 800d9ce:	f101 080b 	add.w	r8, r1, #11
 800d9d2:	f1b8 0f16 	cmp.w	r8, #22
 800d9d6:	d90b      	bls.n	800d9f0 <_realloc_r+0x40>
 800d9d8:	f038 0807 	bics.w	r8, r8, #7
 800d9dc:	d50a      	bpl.n	800d9f4 <_realloc_r+0x44>
 800d9de:	230c      	movs	r3, #12
 800d9e0:	f04f 0b00 	mov.w	fp, #0
 800d9e4:	f8c9 3000 	str.w	r3, [r9]
 800d9e8:	4658      	mov	r0, fp
 800d9ea:	b003      	add	sp, #12
 800d9ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9f0:	f04f 0810 	mov.w	r8, #16
 800d9f4:	4588      	cmp	r8, r1
 800d9f6:	d3f2      	bcc.n	800d9de <_realloc_r+0x2e>
 800d9f8:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800d9fc:	f1a4 0a08 	sub.w	sl, r4, #8
 800da00:	f025 0603 	bic.w	r6, r5, #3
 800da04:	45b0      	cmp	r8, r6
 800da06:	f340 8173 	ble.w	800dcf0 <_realloc_r+0x340>
 800da0a:	48aa      	ldr	r0, [pc, #680]	; (800dcb4 <_realloc_r+0x304>)
 800da0c:	eb0a 0306 	add.w	r3, sl, r6
 800da10:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800da14:	685a      	ldr	r2, [r3, #4]
 800da16:	459c      	cmp	ip, r3
 800da18:	9001      	str	r0, [sp, #4]
 800da1a:	d005      	beq.n	800da28 <_realloc_r+0x78>
 800da1c:	f022 0001 	bic.w	r0, r2, #1
 800da20:	4418      	add	r0, r3
 800da22:	6840      	ldr	r0, [r0, #4]
 800da24:	07c7      	lsls	r7, r0, #31
 800da26:	d427      	bmi.n	800da78 <_realloc_r+0xc8>
 800da28:	f022 0203 	bic.w	r2, r2, #3
 800da2c:	459c      	cmp	ip, r3
 800da2e:	eb06 0702 	add.w	r7, r6, r2
 800da32:	d119      	bne.n	800da68 <_realloc_r+0xb8>
 800da34:	f108 0010 	add.w	r0, r8, #16
 800da38:	42b8      	cmp	r0, r7
 800da3a:	dc1f      	bgt.n	800da7c <_realloc_r+0xcc>
 800da3c:	9a01      	ldr	r2, [sp, #4]
 800da3e:	eba7 0708 	sub.w	r7, r7, r8
 800da42:	eb0a 0308 	add.w	r3, sl, r8
 800da46:	f047 0701 	orr.w	r7, r7, #1
 800da4a:	6093      	str	r3, [r2, #8]
 800da4c:	605f      	str	r7, [r3, #4]
 800da4e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800da52:	4648      	mov	r0, r9
 800da54:	f003 0301 	and.w	r3, r3, #1
 800da58:	ea43 0308 	orr.w	r3, r3, r8
 800da5c:	f844 3c04 	str.w	r3, [r4, #-4]
 800da60:	f7fb fbf2 	bl	8009248 <__malloc_unlock>
 800da64:	46a3      	mov	fp, r4
 800da66:	e7bf      	b.n	800d9e8 <_realloc_r+0x38>
 800da68:	45b8      	cmp	r8, r7
 800da6a:	dc07      	bgt.n	800da7c <_realloc_r+0xcc>
 800da6c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800da70:	60da      	str	r2, [r3, #12]
 800da72:	6093      	str	r3, [r2, #8]
 800da74:	4655      	mov	r5, sl
 800da76:	e080      	b.n	800db7a <_realloc_r+0x1ca>
 800da78:	2200      	movs	r2, #0
 800da7a:	4613      	mov	r3, r2
 800da7c:	07e8      	lsls	r0, r5, #31
 800da7e:	f100 80e8 	bmi.w	800dc52 <_realloc_r+0x2a2>
 800da82:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800da86:	ebaa 0505 	sub.w	r5, sl, r5
 800da8a:	6868      	ldr	r0, [r5, #4]
 800da8c:	f020 0003 	bic.w	r0, r0, #3
 800da90:	eb00 0b06 	add.w	fp, r0, r6
 800da94:	2b00      	cmp	r3, #0
 800da96:	f000 80a7 	beq.w	800dbe8 <_realloc_r+0x238>
 800da9a:	459c      	cmp	ip, r3
 800da9c:	eb02 070b 	add.w	r7, r2, fp
 800daa0:	d14b      	bne.n	800db3a <_realloc_r+0x18a>
 800daa2:	f108 0310 	add.w	r3, r8, #16
 800daa6:	42bb      	cmp	r3, r7
 800daa8:	f300 809e 	bgt.w	800dbe8 <_realloc_r+0x238>
 800daac:	46ab      	mov	fp, r5
 800daae:	68eb      	ldr	r3, [r5, #12]
 800dab0:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800dab4:	60d3      	str	r3, [r2, #12]
 800dab6:	609a      	str	r2, [r3, #8]
 800dab8:	1f32      	subs	r2, r6, #4
 800daba:	2a24      	cmp	r2, #36	; 0x24
 800dabc:	d838      	bhi.n	800db30 <_realloc_r+0x180>
 800dabe:	2a13      	cmp	r2, #19
 800dac0:	d934      	bls.n	800db2c <_realloc_r+0x17c>
 800dac2:	6823      	ldr	r3, [r4, #0]
 800dac4:	2a1b      	cmp	r2, #27
 800dac6:	60ab      	str	r3, [r5, #8]
 800dac8:	6863      	ldr	r3, [r4, #4]
 800daca:	60eb      	str	r3, [r5, #12]
 800dacc:	d81b      	bhi.n	800db06 <_realloc_r+0x156>
 800dace:	3408      	adds	r4, #8
 800dad0:	f105 0310 	add.w	r3, r5, #16
 800dad4:	6822      	ldr	r2, [r4, #0]
 800dad6:	601a      	str	r2, [r3, #0]
 800dad8:	6862      	ldr	r2, [r4, #4]
 800dada:	605a      	str	r2, [r3, #4]
 800dadc:	68a2      	ldr	r2, [r4, #8]
 800dade:	609a      	str	r2, [r3, #8]
 800dae0:	9a01      	ldr	r2, [sp, #4]
 800dae2:	eba7 0708 	sub.w	r7, r7, r8
 800dae6:	eb05 0308 	add.w	r3, r5, r8
 800daea:	f047 0701 	orr.w	r7, r7, #1
 800daee:	6093      	str	r3, [r2, #8]
 800daf0:	605f      	str	r7, [r3, #4]
 800daf2:	686b      	ldr	r3, [r5, #4]
 800daf4:	f003 0301 	and.w	r3, r3, #1
 800daf8:	ea43 0308 	orr.w	r3, r3, r8
 800dafc:	606b      	str	r3, [r5, #4]
 800dafe:	4648      	mov	r0, r9
 800db00:	f7fb fba2 	bl	8009248 <__malloc_unlock>
 800db04:	e770      	b.n	800d9e8 <_realloc_r+0x38>
 800db06:	68a3      	ldr	r3, [r4, #8]
 800db08:	2a24      	cmp	r2, #36	; 0x24
 800db0a:	612b      	str	r3, [r5, #16]
 800db0c:	68e3      	ldr	r3, [r4, #12]
 800db0e:	bf18      	it	ne
 800db10:	3410      	addne	r4, #16
 800db12:	616b      	str	r3, [r5, #20]
 800db14:	bf09      	itett	eq
 800db16:	6923      	ldreq	r3, [r4, #16]
 800db18:	f105 0318 	addne.w	r3, r5, #24
 800db1c:	61ab      	streq	r3, [r5, #24]
 800db1e:	6962      	ldreq	r2, [r4, #20]
 800db20:	bf02      	ittt	eq
 800db22:	f105 0320 	addeq.w	r3, r5, #32
 800db26:	61ea      	streq	r2, [r5, #28]
 800db28:	3418      	addeq	r4, #24
 800db2a:	e7d3      	b.n	800dad4 <_realloc_r+0x124>
 800db2c:	465b      	mov	r3, fp
 800db2e:	e7d1      	b.n	800dad4 <_realloc_r+0x124>
 800db30:	4621      	mov	r1, r4
 800db32:	4658      	mov	r0, fp
 800db34:	f7ff fbee 	bl	800d314 <memmove>
 800db38:	e7d2      	b.n	800dae0 <_realloc_r+0x130>
 800db3a:	45b8      	cmp	r8, r7
 800db3c:	dc54      	bgt.n	800dbe8 <_realloc_r+0x238>
 800db3e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800db42:	4628      	mov	r0, r5
 800db44:	60da      	str	r2, [r3, #12]
 800db46:	6093      	str	r3, [r2, #8]
 800db48:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800db4c:	68eb      	ldr	r3, [r5, #12]
 800db4e:	60d3      	str	r3, [r2, #12]
 800db50:	609a      	str	r2, [r3, #8]
 800db52:	1f32      	subs	r2, r6, #4
 800db54:	2a24      	cmp	r2, #36	; 0x24
 800db56:	d843      	bhi.n	800dbe0 <_realloc_r+0x230>
 800db58:	2a13      	cmp	r2, #19
 800db5a:	d908      	bls.n	800db6e <_realloc_r+0x1be>
 800db5c:	6823      	ldr	r3, [r4, #0]
 800db5e:	2a1b      	cmp	r2, #27
 800db60:	60ab      	str	r3, [r5, #8]
 800db62:	6863      	ldr	r3, [r4, #4]
 800db64:	60eb      	str	r3, [r5, #12]
 800db66:	d828      	bhi.n	800dbba <_realloc_r+0x20a>
 800db68:	3408      	adds	r4, #8
 800db6a:	f105 0010 	add.w	r0, r5, #16
 800db6e:	6823      	ldr	r3, [r4, #0]
 800db70:	6003      	str	r3, [r0, #0]
 800db72:	6863      	ldr	r3, [r4, #4]
 800db74:	6043      	str	r3, [r0, #4]
 800db76:	68a3      	ldr	r3, [r4, #8]
 800db78:	6083      	str	r3, [r0, #8]
 800db7a:	686a      	ldr	r2, [r5, #4]
 800db7c:	eba7 0008 	sub.w	r0, r7, r8
 800db80:	280f      	cmp	r0, #15
 800db82:	f002 0201 	and.w	r2, r2, #1
 800db86:	eb05 0307 	add.w	r3, r5, r7
 800db8a:	f240 80b3 	bls.w	800dcf4 <_realloc_r+0x344>
 800db8e:	eb05 0108 	add.w	r1, r5, r8
 800db92:	ea48 0202 	orr.w	r2, r8, r2
 800db96:	f040 0001 	orr.w	r0, r0, #1
 800db9a:	606a      	str	r2, [r5, #4]
 800db9c:	6048      	str	r0, [r1, #4]
 800db9e:	685a      	ldr	r2, [r3, #4]
 800dba0:	4648      	mov	r0, r9
 800dba2:	f042 0201 	orr.w	r2, r2, #1
 800dba6:	605a      	str	r2, [r3, #4]
 800dba8:	3108      	adds	r1, #8
 800dbaa:	f7ff f8f9 	bl	800cda0 <_free_r>
 800dbae:	4648      	mov	r0, r9
 800dbb0:	f7fb fb4a 	bl	8009248 <__malloc_unlock>
 800dbb4:	f105 0b08 	add.w	fp, r5, #8
 800dbb8:	e716      	b.n	800d9e8 <_realloc_r+0x38>
 800dbba:	68a3      	ldr	r3, [r4, #8]
 800dbbc:	2a24      	cmp	r2, #36	; 0x24
 800dbbe:	612b      	str	r3, [r5, #16]
 800dbc0:	68e3      	ldr	r3, [r4, #12]
 800dbc2:	bf18      	it	ne
 800dbc4:	f105 0018 	addne.w	r0, r5, #24
 800dbc8:	616b      	str	r3, [r5, #20]
 800dbca:	bf09      	itett	eq
 800dbcc:	6923      	ldreq	r3, [r4, #16]
 800dbce:	3410      	addne	r4, #16
 800dbd0:	61ab      	streq	r3, [r5, #24]
 800dbd2:	6963      	ldreq	r3, [r4, #20]
 800dbd4:	bf02      	ittt	eq
 800dbd6:	f105 0020 	addeq.w	r0, r5, #32
 800dbda:	61eb      	streq	r3, [r5, #28]
 800dbdc:	3418      	addeq	r4, #24
 800dbde:	e7c6      	b.n	800db6e <_realloc_r+0x1be>
 800dbe0:	4621      	mov	r1, r4
 800dbe2:	f7ff fb97 	bl	800d314 <memmove>
 800dbe6:	e7c8      	b.n	800db7a <_realloc_r+0x1ca>
 800dbe8:	45d8      	cmp	r8, fp
 800dbea:	dc32      	bgt.n	800dc52 <_realloc_r+0x2a2>
 800dbec:	4628      	mov	r0, r5
 800dbee:	68eb      	ldr	r3, [r5, #12]
 800dbf0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800dbf4:	60d3      	str	r3, [r2, #12]
 800dbf6:	609a      	str	r2, [r3, #8]
 800dbf8:	1f32      	subs	r2, r6, #4
 800dbfa:	2a24      	cmp	r2, #36	; 0x24
 800dbfc:	d825      	bhi.n	800dc4a <_realloc_r+0x29a>
 800dbfe:	2a13      	cmp	r2, #19
 800dc00:	d908      	bls.n	800dc14 <_realloc_r+0x264>
 800dc02:	6823      	ldr	r3, [r4, #0]
 800dc04:	2a1b      	cmp	r2, #27
 800dc06:	60ab      	str	r3, [r5, #8]
 800dc08:	6863      	ldr	r3, [r4, #4]
 800dc0a:	60eb      	str	r3, [r5, #12]
 800dc0c:	d80a      	bhi.n	800dc24 <_realloc_r+0x274>
 800dc0e:	3408      	adds	r4, #8
 800dc10:	f105 0010 	add.w	r0, r5, #16
 800dc14:	6823      	ldr	r3, [r4, #0]
 800dc16:	6003      	str	r3, [r0, #0]
 800dc18:	6863      	ldr	r3, [r4, #4]
 800dc1a:	6043      	str	r3, [r0, #4]
 800dc1c:	68a3      	ldr	r3, [r4, #8]
 800dc1e:	6083      	str	r3, [r0, #8]
 800dc20:	465f      	mov	r7, fp
 800dc22:	e7aa      	b.n	800db7a <_realloc_r+0x1ca>
 800dc24:	68a3      	ldr	r3, [r4, #8]
 800dc26:	2a24      	cmp	r2, #36	; 0x24
 800dc28:	612b      	str	r3, [r5, #16]
 800dc2a:	68e3      	ldr	r3, [r4, #12]
 800dc2c:	bf18      	it	ne
 800dc2e:	f105 0018 	addne.w	r0, r5, #24
 800dc32:	616b      	str	r3, [r5, #20]
 800dc34:	bf09      	itett	eq
 800dc36:	6923      	ldreq	r3, [r4, #16]
 800dc38:	3410      	addne	r4, #16
 800dc3a:	61ab      	streq	r3, [r5, #24]
 800dc3c:	6963      	ldreq	r3, [r4, #20]
 800dc3e:	bf02      	ittt	eq
 800dc40:	f105 0020 	addeq.w	r0, r5, #32
 800dc44:	61eb      	streq	r3, [r5, #28]
 800dc46:	3418      	addeq	r4, #24
 800dc48:	e7e4      	b.n	800dc14 <_realloc_r+0x264>
 800dc4a:	4621      	mov	r1, r4
 800dc4c:	f7ff fb62 	bl	800d314 <memmove>
 800dc50:	e7e6      	b.n	800dc20 <_realloc_r+0x270>
 800dc52:	4648      	mov	r0, r9
 800dc54:	f7fb f8a8 	bl	8008da8 <_malloc_r>
 800dc58:	4683      	mov	fp, r0
 800dc5a:	2800      	cmp	r0, #0
 800dc5c:	f43f af4f 	beq.w	800dafe <_realloc_r+0x14e>
 800dc60:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800dc64:	f1a0 0208 	sub.w	r2, r0, #8
 800dc68:	f023 0301 	bic.w	r3, r3, #1
 800dc6c:	4453      	add	r3, sl
 800dc6e:	4293      	cmp	r3, r2
 800dc70:	d105      	bne.n	800dc7e <_realloc_r+0x2ce>
 800dc72:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800dc76:	f027 0703 	bic.w	r7, r7, #3
 800dc7a:	4437      	add	r7, r6
 800dc7c:	e6fa      	b.n	800da74 <_realloc_r+0xc4>
 800dc7e:	1f32      	subs	r2, r6, #4
 800dc80:	2a24      	cmp	r2, #36	; 0x24
 800dc82:	d831      	bhi.n	800dce8 <_realloc_r+0x338>
 800dc84:	2a13      	cmp	r2, #19
 800dc86:	d92c      	bls.n	800dce2 <_realloc_r+0x332>
 800dc88:	6823      	ldr	r3, [r4, #0]
 800dc8a:	2a1b      	cmp	r2, #27
 800dc8c:	6003      	str	r3, [r0, #0]
 800dc8e:	6863      	ldr	r3, [r4, #4]
 800dc90:	6043      	str	r3, [r0, #4]
 800dc92:	d811      	bhi.n	800dcb8 <_realloc_r+0x308>
 800dc94:	f104 0208 	add.w	r2, r4, #8
 800dc98:	f100 0308 	add.w	r3, r0, #8
 800dc9c:	6811      	ldr	r1, [r2, #0]
 800dc9e:	6019      	str	r1, [r3, #0]
 800dca0:	6851      	ldr	r1, [r2, #4]
 800dca2:	6059      	str	r1, [r3, #4]
 800dca4:	6892      	ldr	r2, [r2, #8]
 800dca6:	609a      	str	r2, [r3, #8]
 800dca8:	4621      	mov	r1, r4
 800dcaa:	4648      	mov	r0, r9
 800dcac:	f7ff f878 	bl	800cda0 <_free_r>
 800dcb0:	e725      	b.n	800dafe <_realloc_r+0x14e>
 800dcb2:	bf00      	nop
 800dcb4:	20000470 	.word	0x20000470
 800dcb8:	68a3      	ldr	r3, [r4, #8]
 800dcba:	2a24      	cmp	r2, #36	; 0x24
 800dcbc:	6083      	str	r3, [r0, #8]
 800dcbe:	68e3      	ldr	r3, [r4, #12]
 800dcc0:	bf18      	it	ne
 800dcc2:	f104 0210 	addne.w	r2, r4, #16
 800dcc6:	60c3      	str	r3, [r0, #12]
 800dcc8:	bf09      	itett	eq
 800dcca:	6923      	ldreq	r3, [r4, #16]
 800dccc:	f100 0310 	addne.w	r3, r0, #16
 800dcd0:	6103      	streq	r3, [r0, #16]
 800dcd2:	6961      	ldreq	r1, [r4, #20]
 800dcd4:	bf02      	ittt	eq
 800dcd6:	f104 0218 	addeq.w	r2, r4, #24
 800dcda:	f100 0318 	addeq.w	r3, r0, #24
 800dcde:	6141      	streq	r1, [r0, #20]
 800dce0:	e7dc      	b.n	800dc9c <_realloc_r+0x2ec>
 800dce2:	4603      	mov	r3, r0
 800dce4:	4622      	mov	r2, r4
 800dce6:	e7d9      	b.n	800dc9c <_realloc_r+0x2ec>
 800dce8:	4621      	mov	r1, r4
 800dcea:	f7ff fb13 	bl	800d314 <memmove>
 800dcee:	e7db      	b.n	800dca8 <_realloc_r+0x2f8>
 800dcf0:	4637      	mov	r7, r6
 800dcf2:	e6bf      	b.n	800da74 <_realloc_r+0xc4>
 800dcf4:	4317      	orrs	r7, r2
 800dcf6:	606f      	str	r7, [r5, #4]
 800dcf8:	685a      	ldr	r2, [r3, #4]
 800dcfa:	f042 0201 	orr.w	r2, r2, #1
 800dcfe:	605a      	str	r2, [r3, #4]
 800dd00:	e755      	b.n	800dbae <_realloc_r+0x1fe>
 800dd02:	bf00      	nop

0800dd04 <frexp>:
 800dd04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd06:	4617      	mov	r7, r2
 800dd08:	2200      	movs	r2, #0
 800dd0a:	603a      	str	r2, [r7, #0]
 800dd0c:	4a14      	ldr	r2, [pc, #80]	; (800dd60 <frexp+0x5c>)
 800dd0e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800dd12:	4296      	cmp	r6, r2
 800dd14:	4604      	mov	r4, r0
 800dd16:	460d      	mov	r5, r1
 800dd18:	460b      	mov	r3, r1
 800dd1a:	dc1e      	bgt.n	800dd5a <frexp+0x56>
 800dd1c:	4602      	mov	r2, r0
 800dd1e:	4332      	orrs	r2, r6
 800dd20:	d01b      	beq.n	800dd5a <frexp+0x56>
 800dd22:	4a10      	ldr	r2, [pc, #64]	; (800dd64 <frexp+0x60>)
 800dd24:	400a      	ands	r2, r1
 800dd26:	b952      	cbnz	r2, 800dd3e <frexp+0x3a>
 800dd28:	2200      	movs	r2, #0
 800dd2a:	4b0f      	ldr	r3, [pc, #60]	; (800dd68 <frexp+0x64>)
 800dd2c:	f7f2 fbd4 	bl	80004d8 <__aeabi_dmul>
 800dd30:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800dd34:	4604      	mov	r4, r0
 800dd36:	460b      	mov	r3, r1
 800dd38:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800dd3c:	603a      	str	r2, [r7, #0]
 800dd3e:	683a      	ldr	r2, [r7, #0]
 800dd40:	1536      	asrs	r6, r6, #20
 800dd42:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dd46:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800dd4a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800dd4e:	4416      	add	r6, r2
 800dd50:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800dd54:	603e      	str	r6, [r7, #0]
 800dd56:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800dd5a:	4620      	mov	r0, r4
 800dd5c:	4629      	mov	r1, r5
 800dd5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dd60:	7fefffff 	.word	0x7fefffff
 800dd64:	7ff00000 	.word	0x7ff00000
 800dd68:	43500000 	.word	0x43500000

0800dd6c <__sread>:
 800dd6c:	b510      	push	{r4, lr}
 800dd6e:	460c      	mov	r4, r1
 800dd70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd74:	f000 ffd6 	bl	800ed24 <_read_r>
 800dd78:	2800      	cmp	r0, #0
 800dd7a:	bfab      	itete	ge
 800dd7c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800dd7e:	89a3      	ldrhlt	r3, [r4, #12]
 800dd80:	181b      	addge	r3, r3, r0
 800dd82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800dd86:	bfac      	ite	ge
 800dd88:	6523      	strge	r3, [r4, #80]	; 0x50
 800dd8a:	81a3      	strhlt	r3, [r4, #12]
 800dd8c:	bd10      	pop	{r4, pc}

0800dd8e <__swrite>:
 800dd8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd92:	461f      	mov	r7, r3
 800dd94:	898b      	ldrh	r3, [r1, #12]
 800dd96:	4605      	mov	r5, r0
 800dd98:	05db      	lsls	r3, r3, #23
 800dd9a:	460c      	mov	r4, r1
 800dd9c:	4616      	mov	r6, r2
 800dd9e:	d505      	bpl.n	800ddac <__swrite+0x1e>
 800dda0:	2302      	movs	r3, #2
 800dda2:	2200      	movs	r2, #0
 800dda4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dda8:	f000 ff98 	bl	800ecdc <_lseek_r>
 800ddac:	89a3      	ldrh	r3, [r4, #12]
 800ddae:	4632      	mov	r2, r6
 800ddb0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ddb4:	81a3      	strh	r3, [r4, #12]
 800ddb6:	4628      	mov	r0, r5
 800ddb8:	463b      	mov	r3, r7
 800ddba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ddbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ddc2:	f000 bde1 	b.w	800e988 <_write_r>

0800ddc6 <__sseek>:
 800ddc6:	b510      	push	{r4, lr}
 800ddc8:	460c      	mov	r4, r1
 800ddca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ddce:	f000 ff85 	bl	800ecdc <_lseek_r>
 800ddd2:	1c43      	adds	r3, r0, #1
 800ddd4:	89a3      	ldrh	r3, [r4, #12]
 800ddd6:	bf15      	itete	ne
 800ddd8:	6520      	strne	r0, [r4, #80]	; 0x50
 800ddda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ddde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800dde2:	81a3      	strheq	r3, [r4, #12]
 800dde4:	bf18      	it	ne
 800dde6:	81a3      	strhne	r3, [r4, #12]
 800dde8:	bd10      	pop	{r4, pc}

0800ddea <__sclose>:
 800ddea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ddee:	f000 be69 	b.w	800eac4 <_close_r>

0800ddf2 <strncpy>:
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	b510      	push	{r4, lr}
 800ddf6:	3901      	subs	r1, #1
 800ddf8:	b132      	cbz	r2, 800de08 <strncpy+0x16>
 800ddfa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ddfe:	3a01      	subs	r2, #1
 800de00:	f803 4b01 	strb.w	r4, [r3], #1
 800de04:	2c00      	cmp	r4, #0
 800de06:	d1f7      	bne.n	800ddf8 <strncpy+0x6>
 800de08:	2100      	movs	r1, #0
 800de0a:	441a      	add	r2, r3
 800de0c:	4293      	cmp	r3, r2
 800de0e:	d100      	bne.n	800de12 <strncpy+0x20>
 800de10:	bd10      	pop	{r4, pc}
 800de12:	f803 1b01 	strb.w	r1, [r3], #1
 800de16:	e7f9      	b.n	800de0c <strncpy+0x1a>

0800de18 <__ssprint_r>:
 800de18:	6893      	ldr	r3, [r2, #8]
 800de1a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de1e:	4680      	mov	r8, r0
 800de20:	460c      	mov	r4, r1
 800de22:	4617      	mov	r7, r2
 800de24:	2b00      	cmp	r3, #0
 800de26:	d061      	beq.n	800deec <__ssprint_r+0xd4>
 800de28:	2300      	movs	r3, #0
 800de2a:	469b      	mov	fp, r3
 800de2c:	f8d2 a000 	ldr.w	sl, [r2]
 800de30:	9301      	str	r3, [sp, #4]
 800de32:	f1bb 0f00 	cmp.w	fp, #0
 800de36:	d02b      	beq.n	800de90 <__ssprint_r+0x78>
 800de38:	68a6      	ldr	r6, [r4, #8]
 800de3a:	45b3      	cmp	fp, r6
 800de3c:	d342      	bcc.n	800dec4 <__ssprint_r+0xac>
 800de3e:	89a2      	ldrh	r2, [r4, #12]
 800de40:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800de44:	d03e      	beq.n	800dec4 <__ssprint_r+0xac>
 800de46:	6825      	ldr	r5, [r4, #0]
 800de48:	6921      	ldr	r1, [r4, #16]
 800de4a:	eba5 0901 	sub.w	r9, r5, r1
 800de4e:	6965      	ldr	r5, [r4, #20]
 800de50:	f109 0001 	add.w	r0, r9, #1
 800de54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800de58:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800de5c:	106d      	asrs	r5, r5, #1
 800de5e:	4458      	add	r0, fp
 800de60:	4285      	cmp	r5, r0
 800de62:	bf38      	it	cc
 800de64:	4605      	movcc	r5, r0
 800de66:	0553      	lsls	r3, r2, #21
 800de68:	d545      	bpl.n	800def6 <__ssprint_r+0xde>
 800de6a:	4629      	mov	r1, r5
 800de6c:	4640      	mov	r0, r8
 800de6e:	f7fa ff9b 	bl	8008da8 <_malloc_r>
 800de72:	4606      	mov	r6, r0
 800de74:	b9a0      	cbnz	r0, 800dea0 <__ssprint_r+0x88>
 800de76:	230c      	movs	r3, #12
 800de78:	f8c8 3000 	str.w	r3, [r8]
 800de7c:	89a3      	ldrh	r3, [r4, #12]
 800de7e:	f04f 30ff 	mov.w	r0, #4294967295
 800de82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de86:	81a3      	strh	r3, [r4, #12]
 800de88:	2300      	movs	r3, #0
 800de8a:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800de8e:	e02f      	b.n	800def0 <__ssprint_r+0xd8>
 800de90:	f8da 3000 	ldr.w	r3, [sl]
 800de94:	f8da b004 	ldr.w	fp, [sl, #4]
 800de98:	9301      	str	r3, [sp, #4]
 800de9a:	f10a 0a08 	add.w	sl, sl, #8
 800de9e:	e7c8      	b.n	800de32 <__ssprint_r+0x1a>
 800dea0:	464a      	mov	r2, r9
 800dea2:	6921      	ldr	r1, [r4, #16]
 800dea4:	f7ff fa28 	bl	800d2f8 <memcpy>
 800dea8:	89a2      	ldrh	r2, [r4, #12]
 800deaa:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800deae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800deb2:	81a2      	strh	r2, [r4, #12]
 800deb4:	6126      	str	r6, [r4, #16]
 800deb6:	444e      	add	r6, r9
 800deb8:	6026      	str	r6, [r4, #0]
 800deba:	465e      	mov	r6, fp
 800debc:	6165      	str	r5, [r4, #20]
 800debe:	eba5 0509 	sub.w	r5, r5, r9
 800dec2:	60a5      	str	r5, [r4, #8]
 800dec4:	455e      	cmp	r6, fp
 800dec6:	bf28      	it	cs
 800dec8:	465e      	movcs	r6, fp
 800deca:	9901      	ldr	r1, [sp, #4]
 800decc:	4632      	mov	r2, r6
 800dece:	6820      	ldr	r0, [r4, #0]
 800ded0:	f7ff fa20 	bl	800d314 <memmove>
 800ded4:	68a2      	ldr	r2, [r4, #8]
 800ded6:	1b92      	subs	r2, r2, r6
 800ded8:	60a2      	str	r2, [r4, #8]
 800deda:	6822      	ldr	r2, [r4, #0]
 800dedc:	4432      	add	r2, r6
 800dede:	6022      	str	r2, [r4, #0]
 800dee0:	68ba      	ldr	r2, [r7, #8]
 800dee2:	eba2 030b 	sub.w	r3, r2, fp
 800dee6:	60bb      	str	r3, [r7, #8]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d1d1      	bne.n	800de90 <__ssprint_r+0x78>
 800deec:	2000      	movs	r0, #0
 800deee:	6078      	str	r0, [r7, #4]
 800def0:	b003      	add	sp, #12
 800def2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800def6:	462a      	mov	r2, r5
 800def8:	4640      	mov	r0, r8
 800defa:	f7ff fd59 	bl	800d9b0 <_realloc_r>
 800defe:	4606      	mov	r6, r0
 800df00:	2800      	cmp	r0, #0
 800df02:	d1d7      	bne.n	800deb4 <__ssprint_r+0x9c>
 800df04:	4640      	mov	r0, r8
 800df06:	6921      	ldr	r1, [r4, #16]
 800df08:	f7fe ff4a 	bl	800cda0 <_free_r>
 800df0c:	e7b3      	b.n	800de76 <__ssprint_r+0x5e>

0800df0e <__sprint_r>:
 800df0e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df12:	6893      	ldr	r3, [r2, #8]
 800df14:	4680      	mov	r8, r0
 800df16:	460f      	mov	r7, r1
 800df18:	4614      	mov	r4, r2
 800df1a:	b91b      	cbnz	r3, 800df24 <__sprint_r+0x16>
 800df1c:	4618      	mov	r0, r3
 800df1e:	6053      	str	r3, [r2, #4]
 800df20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df24:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800df26:	049d      	lsls	r5, r3, #18
 800df28:	d520      	bpl.n	800df6c <__sprint_r+0x5e>
 800df2a:	6815      	ldr	r5, [r2, #0]
 800df2c:	3508      	adds	r5, #8
 800df2e:	f04f 0900 	mov.w	r9, #0
 800df32:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800df36:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800df3a:	45ca      	cmp	sl, r9
 800df3c:	dc0b      	bgt.n	800df56 <__sprint_r+0x48>
 800df3e:	68a0      	ldr	r0, [r4, #8]
 800df40:	f026 0603 	bic.w	r6, r6, #3
 800df44:	1b80      	subs	r0, r0, r6
 800df46:	60a0      	str	r0, [r4, #8]
 800df48:	3508      	adds	r5, #8
 800df4a:	2800      	cmp	r0, #0
 800df4c:	d1ef      	bne.n	800df2e <__sprint_r+0x20>
 800df4e:	2300      	movs	r3, #0
 800df50:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800df54:	e7e4      	b.n	800df20 <__sprint_r+0x12>
 800df56:	463a      	mov	r2, r7
 800df58:	4640      	mov	r0, r8
 800df5a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800df5e:	f000 fe6c 	bl	800ec3a <_fputwc_r>
 800df62:	1c43      	adds	r3, r0, #1
 800df64:	d0f3      	beq.n	800df4e <__sprint_r+0x40>
 800df66:	f109 0901 	add.w	r9, r9, #1
 800df6a:	e7e6      	b.n	800df3a <__sprint_r+0x2c>
 800df6c:	f7fe ffd8 	bl	800cf20 <__sfvwrite_r>
 800df70:	e7ed      	b.n	800df4e <__sprint_r+0x40>
	...

0800df74 <_vfiprintf_r>:
 800df74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df78:	b0bb      	sub	sp, #236	; 0xec
 800df7a:	460f      	mov	r7, r1
 800df7c:	461d      	mov	r5, r3
 800df7e:	461c      	mov	r4, r3
 800df80:	4681      	mov	r9, r0
 800df82:	9202      	str	r2, [sp, #8]
 800df84:	b118      	cbz	r0, 800df8e <_vfiprintf_r+0x1a>
 800df86:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800df88:	b90b      	cbnz	r3, 800df8e <_vfiprintf_r+0x1a>
 800df8a:	f7fe fe79 	bl	800cc80 <__sinit>
 800df8e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800df90:	07d8      	lsls	r0, r3, #31
 800df92:	d405      	bmi.n	800dfa0 <_vfiprintf_r+0x2c>
 800df94:	89bb      	ldrh	r3, [r7, #12]
 800df96:	0599      	lsls	r1, r3, #22
 800df98:	d402      	bmi.n	800dfa0 <_vfiprintf_r+0x2c>
 800df9a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800df9c:	f7ff f930 	bl	800d200 <__retarget_lock_acquire_recursive>
 800dfa0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800dfa4:	049a      	lsls	r2, r3, #18
 800dfa6:	d406      	bmi.n	800dfb6 <_vfiprintf_r+0x42>
 800dfa8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800dfac:	81bb      	strh	r3, [r7, #12]
 800dfae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dfb0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800dfb4:	667b      	str	r3, [r7, #100]	; 0x64
 800dfb6:	89bb      	ldrh	r3, [r7, #12]
 800dfb8:	071e      	lsls	r6, r3, #28
 800dfba:	d501      	bpl.n	800dfc0 <_vfiprintf_r+0x4c>
 800dfbc:	693b      	ldr	r3, [r7, #16]
 800dfbe:	b9ab      	cbnz	r3, 800dfec <_vfiprintf_r+0x78>
 800dfc0:	4639      	mov	r1, r7
 800dfc2:	4648      	mov	r0, r9
 800dfc4:	f7fd feae 	bl	800bd24 <__swsetup_r>
 800dfc8:	b180      	cbz	r0, 800dfec <_vfiprintf_r+0x78>
 800dfca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dfcc:	07d8      	lsls	r0, r3, #31
 800dfce:	d506      	bpl.n	800dfde <_vfiprintf_r+0x6a>
 800dfd0:	f04f 33ff 	mov.w	r3, #4294967295
 800dfd4:	9303      	str	r3, [sp, #12]
 800dfd6:	9803      	ldr	r0, [sp, #12]
 800dfd8:	b03b      	add	sp, #236	; 0xec
 800dfda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfde:	89bb      	ldrh	r3, [r7, #12]
 800dfe0:	0599      	lsls	r1, r3, #22
 800dfe2:	d4f5      	bmi.n	800dfd0 <_vfiprintf_r+0x5c>
 800dfe4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800dfe6:	f7ff f90c 	bl	800d202 <__retarget_lock_release_recursive>
 800dfea:	e7f1      	b.n	800dfd0 <_vfiprintf_r+0x5c>
 800dfec:	89bb      	ldrh	r3, [r7, #12]
 800dfee:	f003 021a 	and.w	r2, r3, #26
 800dff2:	2a0a      	cmp	r2, #10
 800dff4:	d113      	bne.n	800e01e <_vfiprintf_r+0xaa>
 800dff6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800dffa:	2a00      	cmp	r2, #0
 800dffc:	db0f      	blt.n	800e01e <_vfiprintf_r+0xaa>
 800dffe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e000:	07d2      	lsls	r2, r2, #31
 800e002:	d404      	bmi.n	800e00e <_vfiprintf_r+0x9a>
 800e004:	059e      	lsls	r6, r3, #22
 800e006:	d402      	bmi.n	800e00e <_vfiprintf_r+0x9a>
 800e008:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e00a:	f7ff f8fa 	bl	800d202 <__retarget_lock_release_recursive>
 800e00e:	462b      	mov	r3, r5
 800e010:	4639      	mov	r1, r7
 800e012:	4648      	mov	r0, r9
 800e014:	9a02      	ldr	r2, [sp, #8]
 800e016:	f000 fc2d 	bl	800e874 <__sbprintf>
 800e01a:	9003      	str	r0, [sp, #12]
 800e01c:	e7db      	b.n	800dfd6 <_vfiprintf_r+0x62>
 800e01e:	2300      	movs	r3, #0
 800e020:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800e024:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800e028:	ae11      	add	r6, sp, #68	; 0x44
 800e02a:	960e      	str	r6, [sp, #56]	; 0x38
 800e02c:	9308      	str	r3, [sp, #32]
 800e02e:	930a      	str	r3, [sp, #40]	; 0x28
 800e030:	9303      	str	r3, [sp, #12]
 800e032:	9b02      	ldr	r3, [sp, #8]
 800e034:	461d      	mov	r5, r3
 800e036:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e03a:	b10a      	cbz	r2, 800e040 <_vfiprintf_r+0xcc>
 800e03c:	2a25      	cmp	r2, #37	; 0x25
 800e03e:	d1f9      	bne.n	800e034 <_vfiprintf_r+0xc0>
 800e040:	9b02      	ldr	r3, [sp, #8]
 800e042:	ebb5 0803 	subs.w	r8, r5, r3
 800e046:	d00d      	beq.n	800e064 <_vfiprintf_r+0xf0>
 800e048:	e9c6 3800 	strd	r3, r8, [r6]
 800e04c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e04e:	4443      	add	r3, r8
 800e050:	9310      	str	r3, [sp, #64]	; 0x40
 800e052:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e054:	3301      	adds	r3, #1
 800e056:	2b07      	cmp	r3, #7
 800e058:	930f      	str	r3, [sp, #60]	; 0x3c
 800e05a:	dc75      	bgt.n	800e148 <_vfiprintf_r+0x1d4>
 800e05c:	3608      	adds	r6, #8
 800e05e:	9b03      	ldr	r3, [sp, #12]
 800e060:	4443      	add	r3, r8
 800e062:	9303      	str	r3, [sp, #12]
 800e064:	782b      	ldrb	r3, [r5, #0]
 800e066:	2b00      	cmp	r3, #0
 800e068:	f000 83c6 	beq.w	800e7f8 <_vfiprintf_r+0x884>
 800e06c:	2300      	movs	r3, #0
 800e06e:	f04f 31ff 	mov.w	r1, #4294967295
 800e072:	469a      	mov	sl, r3
 800e074:	1c6a      	adds	r2, r5, #1
 800e076:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800e07a:	9101      	str	r1, [sp, #4]
 800e07c:	9304      	str	r3, [sp, #16]
 800e07e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e082:	9202      	str	r2, [sp, #8]
 800e084:	f1a3 0220 	sub.w	r2, r3, #32
 800e088:	2a5a      	cmp	r2, #90	; 0x5a
 800e08a:	f200 830e 	bhi.w	800e6aa <_vfiprintf_r+0x736>
 800e08e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800e092:	0098      	.short	0x0098
 800e094:	030c030c 	.word	0x030c030c
 800e098:	030c00a0 	.word	0x030c00a0
 800e09c:	030c030c 	.word	0x030c030c
 800e0a0:	030c0080 	.word	0x030c0080
 800e0a4:	00a3030c 	.word	0x00a3030c
 800e0a8:	030c00ad 	.word	0x030c00ad
 800e0ac:	00af00aa 	.word	0x00af00aa
 800e0b0:	00ca030c 	.word	0x00ca030c
 800e0b4:	00cd00cd 	.word	0x00cd00cd
 800e0b8:	00cd00cd 	.word	0x00cd00cd
 800e0bc:	00cd00cd 	.word	0x00cd00cd
 800e0c0:	00cd00cd 	.word	0x00cd00cd
 800e0c4:	030c00cd 	.word	0x030c00cd
 800e0c8:	030c030c 	.word	0x030c030c
 800e0cc:	030c030c 	.word	0x030c030c
 800e0d0:	030c030c 	.word	0x030c030c
 800e0d4:	030c030c 	.word	0x030c030c
 800e0d8:	010500f7 	.word	0x010500f7
 800e0dc:	030c030c 	.word	0x030c030c
 800e0e0:	030c030c 	.word	0x030c030c
 800e0e4:	030c030c 	.word	0x030c030c
 800e0e8:	030c030c 	.word	0x030c030c
 800e0ec:	030c030c 	.word	0x030c030c
 800e0f0:	030c014b 	.word	0x030c014b
 800e0f4:	030c030c 	.word	0x030c030c
 800e0f8:	030c0191 	.word	0x030c0191
 800e0fc:	030c026f 	.word	0x030c026f
 800e100:	028d030c 	.word	0x028d030c
 800e104:	030c030c 	.word	0x030c030c
 800e108:	030c030c 	.word	0x030c030c
 800e10c:	030c030c 	.word	0x030c030c
 800e110:	030c030c 	.word	0x030c030c
 800e114:	030c030c 	.word	0x030c030c
 800e118:	010700f7 	.word	0x010700f7
 800e11c:	030c030c 	.word	0x030c030c
 800e120:	00dd030c 	.word	0x00dd030c
 800e124:	00f10107 	.word	0x00f10107
 800e128:	00ea030c 	.word	0x00ea030c
 800e12c:	012e030c 	.word	0x012e030c
 800e130:	0180014d 	.word	0x0180014d
 800e134:	030c00f1 	.word	0x030c00f1
 800e138:	00960191 	.word	0x00960191
 800e13c:	030c0271 	.word	0x030c0271
 800e140:	0065030c 	.word	0x0065030c
 800e144:	0096030c 	.word	0x0096030c
 800e148:	4639      	mov	r1, r7
 800e14a:	4648      	mov	r0, r9
 800e14c:	aa0e      	add	r2, sp, #56	; 0x38
 800e14e:	f7ff fede 	bl	800df0e <__sprint_r>
 800e152:	2800      	cmp	r0, #0
 800e154:	f040 832f 	bne.w	800e7b6 <_vfiprintf_r+0x842>
 800e158:	ae11      	add	r6, sp, #68	; 0x44
 800e15a:	e780      	b.n	800e05e <_vfiprintf_r+0xea>
 800e15c:	4a94      	ldr	r2, [pc, #592]	; (800e3b0 <_vfiprintf_r+0x43c>)
 800e15e:	f01a 0f20 	tst.w	sl, #32
 800e162:	9206      	str	r2, [sp, #24]
 800e164:	f000 8224 	beq.w	800e5b0 <_vfiprintf_r+0x63c>
 800e168:	3407      	adds	r4, #7
 800e16a:	f024 0b07 	bic.w	fp, r4, #7
 800e16e:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e172:	f01a 0f01 	tst.w	sl, #1
 800e176:	d009      	beq.n	800e18c <_vfiprintf_r+0x218>
 800e178:	ea54 0205 	orrs.w	r2, r4, r5
 800e17c:	bf1f      	itttt	ne
 800e17e:	2230      	movne	r2, #48	; 0x30
 800e180:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800e184:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800e188:	f04a 0a02 	orrne.w	sl, sl, #2
 800e18c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800e190:	e10b      	b.n	800e3aa <_vfiprintf_r+0x436>
 800e192:	4648      	mov	r0, r9
 800e194:	f7ff f82e 	bl	800d1f4 <_localeconv_r>
 800e198:	6843      	ldr	r3, [r0, #4]
 800e19a:	4618      	mov	r0, r3
 800e19c:	930a      	str	r3, [sp, #40]	; 0x28
 800e19e:	f7f1 ffd7 	bl	8000150 <strlen>
 800e1a2:	9008      	str	r0, [sp, #32]
 800e1a4:	4648      	mov	r0, r9
 800e1a6:	f7ff f825 	bl	800d1f4 <_localeconv_r>
 800e1aa:	6883      	ldr	r3, [r0, #8]
 800e1ac:	9307      	str	r3, [sp, #28]
 800e1ae:	9b08      	ldr	r3, [sp, #32]
 800e1b0:	b12b      	cbz	r3, 800e1be <_vfiprintf_r+0x24a>
 800e1b2:	9b07      	ldr	r3, [sp, #28]
 800e1b4:	b11b      	cbz	r3, 800e1be <_vfiprintf_r+0x24a>
 800e1b6:	781b      	ldrb	r3, [r3, #0]
 800e1b8:	b10b      	cbz	r3, 800e1be <_vfiprintf_r+0x24a>
 800e1ba:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800e1be:	9a02      	ldr	r2, [sp, #8]
 800e1c0:	e75d      	b.n	800e07e <_vfiprintf_r+0x10a>
 800e1c2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d1f9      	bne.n	800e1be <_vfiprintf_r+0x24a>
 800e1ca:	2320      	movs	r3, #32
 800e1cc:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800e1d0:	e7f5      	b.n	800e1be <_vfiprintf_r+0x24a>
 800e1d2:	f04a 0a01 	orr.w	sl, sl, #1
 800e1d6:	e7f2      	b.n	800e1be <_vfiprintf_r+0x24a>
 800e1d8:	f854 3b04 	ldr.w	r3, [r4], #4
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	9304      	str	r3, [sp, #16]
 800e1e0:	daed      	bge.n	800e1be <_vfiprintf_r+0x24a>
 800e1e2:	425b      	negs	r3, r3
 800e1e4:	9304      	str	r3, [sp, #16]
 800e1e6:	f04a 0a04 	orr.w	sl, sl, #4
 800e1ea:	e7e8      	b.n	800e1be <_vfiprintf_r+0x24a>
 800e1ec:	232b      	movs	r3, #43	; 0x2b
 800e1ee:	e7ed      	b.n	800e1cc <_vfiprintf_r+0x258>
 800e1f0:	9a02      	ldr	r2, [sp, #8]
 800e1f2:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e1f6:	2b2a      	cmp	r3, #42	; 0x2a
 800e1f8:	d112      	bne.n	800e220 <_vfiprintf_r+0x2ac>
 800e1fa:	f854 0b04 	ldr.w	r0, [r4], #4
 800e1fe:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800e202:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800e206:	e7da      	b.n	800e1be <_vfiprintf_r+0x24a>
 800e208:	200a      	movs	r0, #10
 800e20a:	9b01      	ldr	r3, [sp, #4]
 800e20c:	fb00 1303 	mla	r3, r0, r3, r1
 800e210:	9301      	str	r3, [sp, #4]
 800e212:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e216:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e21a:	2909      	cmp	r1, #9
 800e21c:	d9f4      	bls.n	800e208 <_vfiprintf_r+0x294>
 800e21e:	e730      	b.n	800e082 <_vfiprintf_r+0x10e>
 800e220:	2100      	movs	r1, #0
 800e222:	9101      	str	r1, [sp, #4]
 800e224:	e7f7      	b.n	800e216 <_vfiprintf_r+0x2a2>
 800e226:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800e22a:	e7c8      	b.n	800e1be <_vfiprintf_r+0x24a>
 800e22c:	2100      	movs	r1, #0
 800e22e:	9a02      	ldr	r2, [sp, #8]
 800e230:	9104      	str	r1, [sp, #16]
 800e232:	200a      	movs	r0, #10
 800e234:	9904      	ldr	r1, [sp, #16]
 800e236:	3b30      	subs	r3, #48	; 0x30
 800e238:	fb00 3301 	mla	r3, r0, r1, r3
 800e23c:	9304      	str	r3, [sp, #16]
 800e23e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e242:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e246:	2909      	cmp	r1, #9
 800e248:	d9f3      	bls.n	800e232 <_vfiprintf_r+0x2be>
 800e24a:	e71a      	b.n	800e082 <_vfiprintf_r+0x10e>
 800e24c:	9b02      	ldr	r3, [sp, #8]
 800e24e:	781b      	ldrb	r3, [r3, #0]
 800e250:	2b68      	cmp	r3, #104	; 0x68
 800e252:	bf01      	itttt	eq
 800e254:	9b02      	ldreq	r3, [sp, #8]
 800e256:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800e25a:	3301      	addeq	r3, #1
 800e25c:	9302      	streq	r3, [sp, #8]
 800e25e:	bf18      	it	ne
 800e260:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800e264:	e7ab      	b.n	800e1be <_vfiprintf_r+0x24a>
 800e266:	9b02      	ldr	r3, [sp, #8]
 800e268:	781b      	ldrb	r3, [r3, #0]
 800e26a:	2b6c      	cmp	r3, #108	; 0x6c
 800e26c:	d105      	bne.n	800e27a <_vfiprintf_r+0x306>
 800e26e:	9b02      	ldr	r3, [sp, #8]
 800e270:	3301      	adds	r3, #1
 800e272:	9302      	str	r3, [sp, #8]
 800e274:	f04a 0a20 	orr.w	sl, sl, #32
 800e278:	e7a1      	b.n	800e1be <_vfiprintf_r+0x24a>
 800e27a:	f04a 0a10 	orr.w	sl, sl, #16
 800e27e:	e79e      	b.n	800e1be <_vfiprintf_r+0x24a>
 800e280:	46a3      	mov	fp, r4
 800e282:	2100      	movs	r1, #0
 800e284:	f85b 3b04 	ldr.w	r3, [fp], #4
 800e288:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800e28c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800e290:	2301      	movs	r3, #1
 800e292:	460d      	mov	r5, r1
 800e294:	9301      	str	r3, [sp, #4]
 800e296:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800e29a:	e0a0      	b.n	800e3de <_vfiprintf_r+0x46a>
 800e29c:	f04a 0a10 	orr.w	sl, sl, #16
 800e2a0:	f01a 0f20 	tst.w	sl, #32
 800e2a4:	d010      	beq.n	800e2c8 <_vfiprintf_r+0x354>
 800e2a6:	3407      	adds	r4, #7
 800e2a8:	f024 0b07 	bic.w	fp, r4, #7
 800e2ac:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e2b0:	2c00      	cmp	r4, #0
 800e2b2:	f175 0300 	sbcs.w	r3, r5, #0
 800e2b6:	da05      	bge.n	800e2c4 <_vfiprintf_r+0x350>
 800e2b8:	232d      	movs	r3, #45	; 0x2d
 800e2ba:	4264      	negs	r4, r4
 800e2bc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800e2c0:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800e2c4:	2301      	movs	r3, #1
 800e2c6:	e03f      	b.n	800e348 <_vfiprintf_r+0x3d4>
 800e2c8:	f01a 0f10 	tst.w	sl, #16
 800e2cc:	f104 0b04 	add.w	fp, r4, #4
 800e2d0:	d002      	beq.n	800e2d8 <_vfiprintf_r+0x364>
 800e2d2:	6824      	ldr	r4, [r4, #0]
 800e2d4:	17e5      	asrs	r5, r4, #31
 800e2d6:	e7eb      	b.n	800e2b0 <_vfiprintf_r+0x33c>
 800e2d8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e2dc:	6824      	ldr	r4, [r4, #0]
 800e2de:	d001      	beq.n	800e2e4 <_vfiprintf_r+0x370>
 800e2e0:	b224      	sxth	r4, r4
 800e2e2:	e7f7      	b.n	800e2d4 <_vfiprintf_r+0x360>
 800e2e4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e2e8:	bf18      	it	ne
 800e2ea:	b264      	sxtbne	r4, r4
 800e2ec:	e7f2      	b.n	800e2d4 <_vfiprintf_r+0x360>
 800e2ee:	f01a 0f20 	tst.w	sl, #32
 800e2f2:	f854 3b04 	ldr.w	r3, [r4], #4
 800e2f6:	d005      	beq.n	800e304 <_vfiprintf_r+0x390>
 800e2f8:	9a03      	ldr	r2, [sp, #12]
 800e2fa:	4610      	mov	r0, r2
 800e2fc:	17d1      	asrs	r1, r2, #31
 800e2fe:	e9c3 0100 	strd	r0, r1, [r3]
 800e302:	e696      	b.n	800e032 <_vfiprintf_r+0xbe>
 800e304:	f01a 0f10 	tst.w	sl, #16
 800e308:	d002      	beq.n	800e310 <_vfiprintf_r+0x39c>
 800e30a:	9a03      	ldr	r2, [sp, #12]
 800e30c:	601a      	str	r2, [r3, #0]
 800e30e:	e690      	b.n	800e032 <_vfiprintf_r+0xbe>
 800e310:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e314:	d002      	beq.n	800e31c <_vfiprintf_r+0x3a8>
 800e316:	9a03      	ldr	r2, [sp, #12]
 800e318:	801a      	strh	r2, [r3, #0]
 800e31a:	e68a      	b.n	800e032 <_vfiprintf_r+0xbe>
 800e31c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e320:	d0f3      	beq.n	800e30a <_vfiprintf_r+0x396>
 800e322:	9a03      	ldr	r2, [sp, #12]
 800e324:	701a      	strb	r2, [r3, #0]
 800e326:	e684      	b.n	800e032 <_vfiprintf_r+0xbe>
 800e328:	f04a 0a10 	orr.w	sl, sl, #16
 800e32c:	f01a 0f20 	tst.w	sl, #32
 800e330:	d01d      	beq.n	800e36e <_vfiprintf_r+0x3fa>
 800e332:	3407      	adds	r4, #7
 800e334:	f024 0b07 	bic.w	fp, r4, #7
 800e338:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e33c:	2300      	movs	r3, #0
 800e33e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800e342:	2200      	movs	r2, #0
 800e344:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800e348:	9a01      	ldr	r2, [sp, #4]
 800e34a:	3201      	adds	r2, #1
 800e34c:	f000 8261 	beq.w	800e812 <_vfiprintf_r+0x89e>
 800e350:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800e354:	9205      	str	r2, [sp, #20]
 800e356:	ea54 0205 	orrs.w	r2, r4, r5
 800e35a:	f040 8260 	bne.w	800e81e <_vfiprintf_r+0x8aa>
 800e35e:	9a01      	ldr	r2, [sp, #4]
 800e360:	2a00      	cmp	r2, #0
 800e362:	f000 8197 	beq.w	800e694 <_vfiprintf_r+0x720>
 800e366:	2b01      	cmp	r3, #1
 800e368:	f040 825c 	bne.w	800e824 <_vfiprintf_r+0x8b0>
 800e36c:	e136      	b.n	800e5dc <_vfiprintf_r+0x668>
 800e36e:	f01a 0f10 	tst.w	sl, #16
 800e372:	f104 0b04 	add.w	fp, r4, #4
 800e376:	d001      	beq.n	800e37c <_vfiprintf_r+0x408>
 800e378:	6824      	ldr	r4, [r4, #0]
 800e37a:	e003      	b.n	800e384 <_vfiprintf_r+0x410>
 800e37c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e380:	d002      	beq.n	800e388 <_vfiprintf_r+0x414>
 800e382:	8824      	ldrh	r4, [r4, #0]
 800e384:	2500      	movs	r5, #0
 800e386:	e7d9      	b.n	800e33c <_vfiprintf_r+0x3c8>
 800e388:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e38c:	d0f4      	beq.n	800e378 <_vfiprintf_r+0x404>
 800e38e:	7824      	ldrb	r4, [r4, #0]
 800e390:	e7f8      	b.n	800e384 <_vfiprintf_r+0x410>
 800e392:	f647 0330 	movw	r3, #30768	; 0x7830
 800e396:	46a3      	mov	fp, r4
 800e398:	2500      	movs	r5, #0
 800e39a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800e39e:	4b04      	ldr	r3, [pc, #16]	; (800e3b0 <_vfiprintf_r+0x43c>)
 800e3a0:	f85b 4b04 	ldr.w	r4, [fp], #4
 800e3a4:	f04a 0a02 	orr.w	sl, sl, #2
 800e3a8:	9306      	str	r3, [sp, #24]
 800e3aa:	2302      	movs	r3, #2
 800e3ac:	e7c9      	b.n	800e342 <_vfiprintf_r+0x3ce>
 800e3ae:	bf00      	nop
 800e3b0:	08018648 	.word	0x08018648
 800e3b4:	46a3      	mov	fp, r4
 800e3b6:	2500      	movs	r5, #0
 800e3b8:	9b01      	ldr	r3, [sp, #4]
 800e3ba:	f85b 8b04 	ldr.w	r8, [fp], #4
 800e3be:	1c5c      	adds	r4, r3, #1
 800e3c0:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800e3c4:	f000 80cf 	beq.w	800e566 <_vfiprintf_r+0x5f2>
 800e3c8:	461a      	mov	r2, r3
 800e3ca:	4629      	mov	r1, r5
 800e3cc:	4640      	mov	r0, r8
 800e3ce:	f7fe ff85 	bl	800d2dc <memchr>
 800e3d2:	2800      	cmp	r0, #0
 800e3d4:	f000 8173 	beq.w	800e6be <_vfiprintf_r+0x74a>
 800e3d8:	eba0 0308 	sub.w	r3, r0, r8
 800e3dc:	9301      	str	r3, [sp, #4]
 800e3de:	9b01      	ldr	r3, [sp, #4]
 800e3e0:	42ab      	cmp	r3, r5
 800e3e2:	bfb8      	it	lt
 800e3e4:	462b      	movlt	r3, r5
 800e3e6:	9305      	str	r3, [sp, #20]
 800e3e8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e3ec:	b113      	cbz	r3, 800e3f4 <_vfiprintf_r+0x480>
 800e3ee:	9b05      	ldr	r3, [sp, #20]
 800e3f0:	3301      	adds	r3, #1
 800e3f2:	9305      	str	r3, [sp, #20]
 800e3f4:	f01a 0302 	ands.w	r3, sl, #2
 800e3f8:	9309      	str	r3, [sp, #36]	; 0x24
 800e3fa:	bf1e      	ittt	ne
 800e3fc:	9b05      	ldrne	r3, [sp, #20]
 800e3fe:	3302      	addne	r3, #2
 800e400:	9305      	strne	r3, [sp, #20]
 800e402:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800e406:	930b      	str	r3, [sp, #44]	; 0x2c
 800e408:	d11f      	bne.n	800e44a <_vfiprintf_r+0x4d6>
 800e40a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e40e:	1a9c      	subs	r4, r3, r2
 800e410:	2c00      	cmp	r4, #0
 800e412:	dd1a      	ble.n	800e44a <_vfiprintf_r+0x4d6>
 800e414:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800e418:	48b4      	ldr	r0, [pc, #720]	; (800e6ec <_vfiprintf_r+0x778>)
 800e41a:	2c10      	cmp	r4, #16
 800e41c:	f103 0301 	add.w	r3, r3, #1
 800e420:	f106 0108 	add.w	r1, r6, #8
 800e424:	6030      	str	r0, [r6, #0]
 800e426:	f300 814c 	bgt.w	800e6c2 <_vfiprintf_r+0x74e>
 800e42a:	6074      	str	r4, [r6, #4]
 800e42c:	2b07      	cmp	r3, #7
 800e42e:	4414      	add	r4, r2
 800e430:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e434:	f340 8157 	ble.w	800e6e6 <_vfiprintf_r+0x772>
 800e438:	4639      	mov	r1, r7
 800e43a:	4648      	mov	r0, r9
 800e43c:	aa0e      	add	r2, sp, #56	; 0x38
 800e43e:	f7ff fd66 	bl	800df0e <__sprint_r>
 800e442:	2800      	cmp	r0, #0
 800e444:	f040 81b7 	bne.w	800e7b6 <_vfiprintf_r+0x842>
 800e448:	ae11      	add	r6, sp, #68	; 0x44
 800e44a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e44e:	b173      	cbz	r3, 800e46e <_vfiprintf_r+0x4fa>
 800e450:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800e454:	6032      	str	r2, [r6, #0]
 800e456:	2201      	movs	r2, #1
 800e458:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e45a:	6072      	str	r2, [r6, #4]
 800e45c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e45e:	3301      	adds	r3, #1
 800e460:	3201      	adds	r2, #1
 800e462:	2b07      	cmp	r3, #7
 800e464:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e468:	f300 8146 	bgt.w	800e6f8 <_vfiprintf_r+0x784>
 800e46c:	3608      	adds	r6, #8
 800e46e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e470:	b16b      	cbz	r3, 800e48e <_vfiprintf_r+0x51a>
 800e472:	aa0d      	add	r2, sp, #52	; 0x34
 800e474:	6032      	str	r2, [r6, #0]
 800e476:	2202      	movs	r2, #2
 800e478:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e47a:	6072      	str	r2, [r6, #4]
 800e47c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e47e:	3301      	adds	r3, #1
 800e480:	3202      	adds	r2, #2
 800e482:	2b07      	cmp	r3, #7
 800e484:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e488:	f300 813f 	bgt.w	800e70a <_vfiprintf_r+0x796>
 800e48c:	3608      	adds	r6, #8
 800e48e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e490:	2b80      	cmp	r3, #128	; 0x80
 800e492:	d11f      	bne.n	800e4d4 <_vfiprintf_r+0x560>
 800e494:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e498:	1a9c      	subs	r4, r3, r2
 800e49a:	2c00      	cmp	r4, #0
 800e49c:	dd1a      	ble.n	800e4d4 <_vfiprintf_r+0x560>
 800e49e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800e4a2:	4893      	ldr	r0, [pc, #588]	; (800e6f0 <_vfiprintf_r+0x77c>)
 800e4a4:	2c10      	cmp	r4, #16
 800e4a6:	f103 0301 	add.w	r3, r3, #1
 800e4aa:	f106 0108 	add.w	r1, r6, #8
 800e4ae:	6030      	str	r0, [r6, #0]
 800e4b0:	f300 8134 	bgt.w	800e71c <_vfiprintf_r+0x7a8>
 800e4b4:	6074      	str	r4, [r6, #4]
 800e4b6:	2b07      	cmp	r3, #7
 800e4b8:	4414      	add	r4, r2
 800e4ba:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e4be:	f340 813f 	ble.w	800e740 <_vfiprintf_r+0x7cc>
 800e4c2:	4639      	mov	r1, r7
 800e4c4:	4648      	mov	r0, r9
 800e4c6:	aa0e      	add	r2, sp, #56	; 0x38
 800e4c8:	f7ff fd21 	bl	800df0e <__sprint_r>
 800e4cc:	2800      	cmp	r0, #0
 800e4ce:	f040 8172 	bne.w	800e7b6 <_vfiprintf_r+0x842>
 800e4d2:	ae11      	add	r6, sp, #68	; 0x44
 800e4d4:	9b01      	ldr	r3, [sp, #4]
 800e4d6:	1aec      	subs	r4, r5, r3
 800e4d8:	2c00      	cmp	r4, #0
 800e4da:	dd1a      	ble.n	800e512 <_vfiprintf_r+0x59e>
 800e4dc:	4d84      	ldr	r5, [pc, #528]	; (800e6f0 <_vfiprintf_r+0x77c>)
 800e4de:	2c10      	cmp	r4, #16
 800e4e0:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800e4e4:	f106 0208 	add.w	r2, r6, #8
 800e4e8:	f103 0301 	add.w	r3, r3, #1
 800e4ec:	6035      	str	r5, [r6, #0]
 800e4ee:	f300 8129 	bgt.w	800e744 <_vfiprintf_r+0x7d0>
 800e4f2:	6074      	str	r4, [r6, #4]
 800e4f4:	2b07      	cmp	r3, #7
 800e4f6:	440c      	add	r4, r1
 800e4f8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e4fc:	f340 8133 	ble.w	800e766 <_vfiprintf_r+0x7f2>
 800e500:	4639      	mov	r1, r7
 800e502:	4648      	mov	r0, r9
 800e504:	aa0e      	add	r2, sp, #56	; 0x38
 800e506:	f7ff fd02 	bl	800df0e <__sprint_r>
 800e50a:	2800      	cmp	r0, #0
 800e50c:	f040 8153 	bne.w	800e7b6 <_vfiprintf_r+0x842>
 800e510:	ae11      	add	r6, sp, #68	; 0x44
 800e512:	9b01      	ldr	r3, [sp, #4]
 800e514:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e516:	6073      	str	r3, [r6, #4]
 800e518:	4418      	add	r0, r3
 800e51a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e51c:	f8c6 8000 	str.w	r8, [r6]
 800e520:	3301      	adds	r3, #1
 800e522:	2b07      	cmp	r3, #7
 800e524:	9010      	str	r0, [sp, #64]	; 0x40
 800e526:	930f      	str	r3, [sp, #60]	; 0x3c
 800e528:	f300 811f 	bgt.w	800e76a <_vfiprintf_r+0x7f6>
 800e52c:	f106 0308 	add.w	r3, r6, #8
 800e530:	f01a 0f04 	tst.w	sl, #4
 800e534:	f040 8121 	bne.w	800e77a <_vfiprintf_r+0x806>
 800e538:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800e53c:	9905      	ldr	r1, [sp, #20]
 800e53e:	428a      	cmp	r2, r1
 800e540:	bfac      	ite	ge
 800e542:	189b      	addge	r3, r3, r2
 800e544:	185b      	addlt	r3, r3, r1
 800e546:	9303      	str	r3, [sp, #12]
 800e548:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e54a:	b13b      	cbz	r3, 800e55c <_vfiprintf_r+0x5e8>
 800e54c:	4639      	mov	r1, r7
 800e54e:	4648      	mov	r0, r9
 800e550:	aa0e      	add	r2, sp, #56	; 0x38
 800e552:	f7ff fcdc 	bl	800df0e <__sprint_r>
 800e556:	2800      	cmp	r0, #0
 800e558:	f040 812d 	bne.w	800e7b6 <_vfiprintf_r+0x842>
 800e55c:	2300      	movs	r3, #0
 800e55e:	465c      	mov	r4, fp
 800e560:	930f      	str	r3, [sp, #60]	; 0x3c
 800e562:	ae11      	add	r6, sp, #68	; 0x44
 800e564:	e565      	b.n	800e032 <_vfiprintf_r+0xbe>
 800e566:	4640      	mov	r0, r8
 800e568:	f7f1 fdf2 	bl	8000150 <strlen>
 800e56c:	9001      	str	r0, [sp, #4]
 800e56e:	e736      	b.n	800e3de <_vfiprintf_r+0x46a>
 800e570:	f04a 0a10 	orr.w	sl, sl, #16
 800e574:	f01a 0f20 	tst.w	sl, #32
 800e578:	d006      	beq.n	800e588 <_vfiprintf_r+0x614>
 800e57a:	3407      	adds	r4, #7
 800e57c:	f024 0b07 	bic.w	fp, r4, #7
 800e580:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e584:	2301      	movs	r3, #1
 800e586:	e6dc      	b.n	800e342 <_vfiprintf_r+0x3ce>
 800e588:	f01a 0f10 	tst.w	sl, #16
 800e58c:	f104 0b04 	add.w	fp, r4, #4
 800e590:	d001      	beq.n	800e596 <_vfiprintf_r+0x622>
 800e592:	6824      	ldr	r4, [r4, #0]
 800e594:	e003      	b.n	800e59e <_vfiprintf_r+0x62a>
 800e596:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e59a:	d002      	beq.n	800e5a2 <_vfiprintf_r+0x62e>
 800e59c:	8824      	ldrh	r4, [r4, #0]
 800e59e:	2500      	movs	r5, #0
 800e5a0:	e7f0      	b.n	800e584 <_vfiprintf_r+0x610>
 800e5a2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e5a6:	d0f4      	beq.n	800e592 <_vfiprintf_r+0x61e>
 800e5a8:	7824      	ldrb	r4, [r4, #0]
 800e5aa:	e7f8      	b.n	800e59e <_vfiprintf_r+0x62a>
 800e5ac:	4a51      	ldr	r2, [pc, #324]	; (800e6f4 <_vfiprintf_r+0x780>)
 800e5ae:	e5d6      	b.n	800e15e <_vfiprintf_r+0x1ea>
 800e5b0:	f01a 0f10 	tst.w	sl, #16
 800e5b4:	f104 0b04 	add.w	fp, r4, #4
 800e5b8:	d001      	beq.n	800e5be <_vfiprintf_r+0x64a>
 800e5ba:	6824      	ldr	r4, [r4, #0]
 800e5bc:	e003      	b.n	800e5c6 <_vfiprintf_r+0x652>
 800e5be:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e5c2:	d002      	beq.n	800e5ca <_vfiprintf_r+0x656>
 800e5c4:	8824      	ldrh	r4, [r4, #0]
 800e5c6:	2500      	movs	r5, #0
 800e5c8:	e5d3      	b.n	800e172 <_vfiprintf_r+0x1fe>
 800e5ca:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e5ce:	d0f4      	beq.n	800e5ba <_vfiprintf_r+0x646>
 800e5d0:	7824      	ldrb	r4, [r4, #0]
 800e5d2:	e7f8      	b.n	800e5c6 <_vfiprintf_r+0x652>
 800e5d4:	2d00      	cmp	r5, #0
 800e5d6:	bf08      	it	eq
 800e5d8:	2c0a      	cmpeq	r4, #10
 800e5da:	d205      	bcs.n	800e5e8 <_vfiprintf_r+0x674>
 800e5dc:	3430      	adds	r4, #48	; 0x30
 800e5de:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800e5e2:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800e5e6:	e13b      	b.n	800e860 <_vfiprintf_r+0x8ec>
 800e5e8:	f04f 0a00 	mov.w	sl, #0
 800e5ec:	ab3a      	add	r3, sp, #232	; 0xe8
 800e5ee:	9309      	str	r3, [sp, #36]	; 0x24
 800e5f0:	9b05      	ldr	r3, [sp, #20]
 800e5f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e5f6:	930b      	str	r3, [sp, #44]	; 0x2c
 800e5f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5fa:	220a      	movs	r2, #10
 800e5fc:	4620      	mov	r0, r4
 800e5fe:	4629      	mov	r1, r5
 800e600:	f103 38ff 	add.w	r8, r3, #4294967295
 800e604:	2300      	movs	r3, #0
 800e606:	f7f2 fa8f 	bl	8000b28 <__aeabi_uldivmod>
 800e60a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e60c:	3230      	adds	r2, #48	; 0x30
 800e60e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800e612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e614:	f10a 0a01 	add.w	sl, sl, #1
 800e618:	b1d3      	cbz	r3, 800e650 <_vfiprintf_r+0x6dc>
 800e61a:	9b07      	ldr	r3, [sp, #28]
 800e61c:	781b      	ldrb	r3, [r3, #0]
 800e61e:	4553      	cmp	r3, sl
 800e620:	d116      	bne.n	800e650 <_vfiprintf_r+0x6dc>
 800e622:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800e626:	d013      	beq.n	800e650 <_vfiprintf_r+0x6dc>
 800e628:	2d00      	cmp	r5, #0
 800e62a:	bf08      	it	eq
 800e62c:	2c0a      	cmpeq	r4, #10
 800e62e:	d30f      	bcc.n	800e650 <_vfiprintf_r+0x6dc>
 800e630:	9b08      	ldr	r3, [sp, #32]
 800e632:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e634:	eba8 0803 	sub.w	r8, r8, r3
 800e638:	461a      	mov	r2, r3
 800e63a:	4640      	mov	r0, r8
 800e63c:	f7ff fbd9 	bl	800ddf2 <strncpy>
 800e640:	9b07      	ldr	r3, [sp, #28]
 800e642:	785b      	ldrb	r3, [r3, #1]
 800e644:	b1a3      	cbz	r3, 800e670 <_vfiprintf_r+0x6fc>
 800e646:	f04f 0a00 	mov.w	sl, #0
 800e64a:	9b07      	ldr	r3, [sp, #28]
 800e64c:	3301      	adds	r3, #1
 800e64e:	9307      	str	r3, [sp, #28]
 800e650:	220a      	movs	r2, #10
 800e652:	2300      	movs	r3, #0
 800e654:	4620      	mov	r0, r4
 800e656:	4629      	mov	r1, r5
 800e658:	f7f2 fa66 	bl	8000b28 <__aeabi_uldivmod>
 800e65c:	2d00      	cmp	r5, #0
 800e65e:	bf08      	it	eq
 800e660:	2c0a      	cmpeq	r4, #10
 800e662:	f0c0 80fd 	bcc.w	800e860 <_vfiprintf_r+0x8ec>
 800e666:	4604      	mov	r4, r0
 800e668:	460d      	mov	r5, r1
 800e66a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800e66e:	e7c3      	b.n	800e5f8 <_vfiprintf_r+0x684>
 800e670:	469a      	mov	sl, r3
 800e672:	e7ed      	b.n	800e650 <_vfiprintf_r+0x6dc>
 800e674:	9a06      	ldr	r2, [sp, #24]
 800e676:	f004 030f 	and.w	r3, r4, #15
 800e67a:	5cd3      	ldrb	r3, [r2, r3]
 800e67c:	092a      	lsrs	r2, r5, #4
 800e67e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800e682:	0923      	lsrs	r3, r4, #4
 800e684:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800e688:	461c      	mov	r4, r3
 800e68a:	4615      	mov	r5, r2
 800e68c:	ea54 0305 	orrs.w	r3, r4, r5
 800e690:	d1f0      	bne.n	800e674 <_vfiprintf_r+0x700>
 800e692:	e0e5      	b.n	800e860 <_vfiprintf_r+0x8ec>
 800e694:	b933      	cbnz	r3, 800e6a4 <_vfiprintf_r+0x730>
 800e696:	f01a 0f01 	tst.w	sl, #1
 800e69a:	d003      	beq.n	800e6a4 <_vfiprintf_r+0x730>
 800e69c:	2330      	movs	r3, #48	; 0x30
 800e69e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800e6a2:	e79e      	b.n	800e5e2 <_vfiprintf_r+0x66e>
 800e6a4:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800e6a8:	e0da      	b.n	800e860 <_vfiprintf_r+0x8ec>
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	f000 80a4 	beq.w	800e7f8 <_vfiprintf_r+0x884>
 800e6b0:	2100      	movs	r1, #0
 800e6b2:	46a3      	mov	fp, r4
 800e6b4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800e6b8:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800e6bc:	e5e8      	b.n	800e290 <_vfiprintf_r+0x31c>
 800e6be:	4605      	mov	r5, r0
 800e6c0:	e68d      	b.n	800e3de <_vfiprintf_r+0x46a>
 800e6c2:	2010      	movs	r0, #16
 800e6c4:	2b07      	cmp	r3, #7
 800e6c6:	4402      	add	r2, r0
 800e6c8:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e6cc:	6070      	str	r0, [r6, #4]
 800e6ce:	dd07      	ble.n	800e6e0 <_vfiprintf_r+0x76c>
 800e6d0:	4639      	mov	r1, r7
 800e6d2:	4648      	mov	r0, r9
 800e6d4:	aa0e      	add	r2, sp, #56	; 0x38
 800e6d6:	f7ff fc1a 	bl	800df0e <__sprint_r>
 800e6da:	2800      	cmp	r0, #0
 800e6dc:	d16b      	bne.n	800e7b6 <_vfiprintf_r+0x842>
 800e6de:	a911      	add	r1, sp, #68	; 0x44
 800e6e0:	460e      	mov	r6, r1
 800e6e2:	3c10      	subs	r4, #16
 800e6e4:	e696      	b.n	800e414 <_vfiprintf_r+0x4a0>
 800e6e6:	460e      	mov	r6, r1
 800e6e8:	e6af      	b.n	800e44a <_vfiprintf_r+0x4d6>
 800e6ea:	bf00      	nop
 800e6ec:	0801888c 	.word	0x0801888c
 800e6f0:	0801889c 	.word	0x0801889c
 800e6f4:	08018659 	.word	0x08018659
 800e6f8:	4639      	mov	r1, r7
 800e6fa:	4648      	mov	r0, r9
 800e6fc:	aa0e      	add	r2, sp, #56	; 0x38
 800e6fe:	f7ff fc06 	bl	800df0e <__sprint_r>
 800e702:	2800      	cmp	r0, #0
 800e704:	d157      	bne.n	800e7b6 <_vfiprintf_r+0x842>
 800e706:	ae11      	add	r6, sp, #68	; 0x44
 800e708:	e6b1      	b.n	800e46e <_vfiprintf_r+0x4fa>
 800e70a:	4639      	mov	r1, r7
 800e70c:	4648      	mov	r0, r9
 800e70e:	aa0e      	add	r2, sp, #56	; 0x38
 800e710:	f7ff fbfd 	bl	800df0e <__sprint_r>
 800e714:	2800      	cmp	r0, #0
 800e716:	d14e      	bne.n	800e7b6 <_vfiprintf_r+0x842>
 800e718:	ae11      	add	r6, sp, #68	; 0x44
 800e71a:	e6b8      	b.n	800e48e <_vfiprintf_r+0x51a>
 800e71c:	2010      	movs	r0, #16
 800e71e:	2b07      	cmp	r3, #7
 800e720:	4402      	add	r2, r0
 800e722:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e726:	6070      	str	r0, [r6, #4]
 800e728:	dd07      	ble.n	800e73a <_vfiprintf_r+0x7c6>
 800e72a:	4639      	mov	r1, r7
 800e72c:	4648      	mov	r0, r9
 800e72e:	aa0e      	add	r2, sp, #56	; 0x38
 800e730:	f7ff fbed 	bl	800df0e <__sprint_r>
 800e734:	2800      	cmp	r0, #0
 800e736:	d13e      	bne.n	800e7b6 <_vfiprintf_r+0x842>
 800e738:	a911      	add	r1, sp, #68	; 0x44
 800e73a:	460e      	mov	r6, r1
 800e73c:	3c10      	subs	r4, #16
 800e73e:	e6ae      	b.n	800e49e <_vfiprintf_r+0x52a>
 800e740:	460e      	mov	r6, r1
 800e742:	e6c7      	b.n	800e4d4 <_vfiprintf_r+0x560>
 800e744:	2010      	movs	r0, #16
 800e746:	2b07      	cmp	r3, #7
 800e748:	4401      	add	r1, r0
 800e74a:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800e74e:	6070      	str	r0, [r6, #4]
 800e750:	dd06      	ble.n	800e760 <_vfiprintf_r+0x7ec>
 800e752:	4639      	mov	r1, r7
 800e754:	4648      	mov	r0, r9
 800e756:	aa0e      	add	r2, sp, #56	; 0x38
 800e758:	f7ff fbd9 	bl	800df0e <__sprint_r>
 800e75c:	bb58      	cbnz	r0, 800e7b6 <_vfiprintf_r+0x842>
 800e75e:	aa11      	add	r2, sp, #68	; 0x44
 800e760:	4616      	mov	r6, r2
 800e762:	3c10      	subs	r4, #16
 800e764:	e6bb      	b.n	800e4de <_vfiprintf_r+0x56a>
 800e766:	4616      	mov	r6, r2
 800e768:	e6d3      	b.n	800e512 <_vfiprintf_r+0x59e>
 800e76a:	4639      	mov	r1, r7
 800e76c:	4648      	mov	r0, r9
 800e76e:	aa0e      	add	r2, sp, #56	; 0x38
 800e770:	f7ff fbcd 	bl	800df0e <__sprint_r>
 800e774:	b9f8      	cbnz	r0, 800e7b6 <_vfiprintf_r+0x842>
 800e776:	ab11      	add	r3, sp, #68	; 0x44
 800e778:	e6da      	b.n	800e530 <_vfiprintf_r+0x5bc>
 800e77a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e77e:	1a54      	subs	r4, r2, r1
 800e780:	2c00      	cmp	r4, #0
 800e782:	f77f aed9 	ble.w	800e538 <_vfiprintf_r+0x5c4>
 800e786:	2610      	movs	r6, #16
 800e788:	4d39      	ldr	r5, [pc, #228]	; (800e870 <_vfiprintf_r+0x8fc>)
 800e78a:	2c10      	cmp	r4, #16
 800e78c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800e790:	601d      	str	r5, [r3, #0]
 800e792:	f102 0201 	add.w	r2, r2, #1
 800e796:	dc1d      	bgt.n	800e7d4 <_vfiprintf_r+0x860>
 800e798:	605c      	str	r4, [r3, #4]
 800e79a:	2a07      	cmp	r2, #7
 800e79c:	440c      	add	r4, r1
 800e79e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800e7a2:	f77f aec9 	ble.w	800e538 <_vfiprintf_r+0x5c4>
 800e7a6:	4639      	mov	r1, r7
 800e7a8:	4648      	mov	r0, r9
 800e7aa:	aa0e      	add	r2, sp, #56	; 0x38
 800e7ac:	f7ff fbaf 	bl	800df0e <__sprint_r>
 800e7b0:	2800      	cmp	r0, #0
 800e7b2:	f43f aec1 	beq.w	800e538 <_vfiprintf_r+0x5c4>
 800e7b6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e7b8:	07d9      	lsls	r1, r3, #31
 800e7ba:	d405      	bmi.n	800e7c8 <_vfiprintf_r+0x854>
 800e7bc:	89bb      	ldrh	r3, [r7, #12]
 800e7be:	059a      	lsls	r2, r3, #22
 800e7c0:	d402      	bmi.n	800e7c8 <_vfiprintf_r+0x854>
 800e7c2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e7c4:	f7fe fd1d 	bl	800d202 <__retarget_lock_release_recursive>
 800e7c8:	89bb      	ldrh	r3, [r7, #12]
 800e7ca:	065b      	lsls	r3, r3, #25
 800e7cc:	f57f ac03 	bpl.w	800dfd6 <_vfiprintf_r+0x62>
 800e7d0:	f7ff bbfe 	b.w	800dfd0 <_vfiprintf_r+0x5c>
 800e7d4:	3110      	adds	r1, #16
 800e7d6:	2a07      	cmp	r2, #7
 800e7d8:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800e7dc:	605e      	str	r6, [r3, #4]
 800e7de:	dc02      	bgt.n	800e7e6 <_vfiprintf_r+0x872>
 800e7e0:	3308      	adds	r3, #8
 800e7e2:	3c10      	subs	r4, #16
 800e7e4:	e7d1      	b.n	800e78a <_vfiprintf_r+0x816>
 800e7e6:	4639      	mov	r1, r7
 800e7e8:	4648      	mov	r0, r9
 800e7ea:	aa0e      	add	r2, sp, #56	; 0x38
 800e7ec:	f7ff fb8f 	bl	800df0e <__sprint_r>
 800e7f0:	2800      	cmp	r0, #0
 800e7f2:	d1e0      	bne.n	800e7b6 <_vfiprintf_r+0x842>
 800e7f4:	ab11      	add	r3, sp, #68	; 0x44
 800e7f6:	e7f4      	b.n	800e7e2 <_vfiprintf_r+0x86e>
 800e7f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e7fa:	b913      	cbnz	r3, 800e802 <_vfiprintf_r+0x88e>
 800e7fc:	2300      	movs	r3, #0
 800e7fe:	930f      	str	r3, [sp, #60]	; 0x3c
 800e800:	e7d9      	b.n	800e7b6 <_vfiprintf_r+0x842>
 800e802:	4639      	mov	r1, r7
 800e804:	4648      	mov	r0, r9
 800e806:	aa0e      	add	r2, sp, #56	; 0x38
 800e808:	f7ff fb81 	bl	800df0e <__sprint_r>
 800e80c:	2800      	cmp	r0, #0
 800e80e:	d0f5      	beq.n	800e7fc <_vfiprintf_r+0x888>
 800e810:	e7d1      	b.n	800e7b6 <_vfiprintf_r+0x842>
 800e812:	ea54 0205 	orrs.w	r2, r4, r5
 800e816:	f8cd a014 	str.w	sl, [sp, #20]
 800e81a:	f43f ada4 	beq.w	800e366 <_vfiprintf_r+0x3f2>
 800e81e:	2b01      	cmp	r3, #1
 800e820:	f43f aed8 	beq.w	800e5d4 <_vfiprintf_r+0x660>
 800e824:	2b02      	cmp	r3, #2
 800e826:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800e82a:	f43f af23 	beq.w	800e674 <_vfiprintf_r+0x700>
 800e82e:	08e2      	lsrs	r2, r4, #3
 800e830:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800e834:	08e8      	lsrs	r0, r5, #3
 800e836:	f004 0307 	and.w	r3, r4, #7
 800e83a:	4605      	mov	r5, r0
 800e83c:	4614      	mov	r4, r2
 800e83e:	3330      	adds	r3, #48	; 0x30
 800e840:	ea54 0205 	orrs.w	r2, r4, r5
 800e844:	4641      	mov	r1, r8
 800e846:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800e84a:	d1f0      	bne.n	800e82e <_vfiprintf_r+0x8ba>
 800e84c:	9a05      	ldr	r2, [sp, #20]
 800e84e:	07d0      	lsls	r0, r2, #31
 800e850:	d506      	bpl.n	800e860 <_vfiprintf_r+0x8ec>
 800e852:	2b30      	cmp	r3, #48	; 0x30
 800e854:	d004      	beq.n	800e860 <_vfiprintf_r+0x8ec>
 800e856:	2330      	movs	r3, #48	; 0x30
 800e858:	f808 3c01 	strb.w	r3, [r8, #-1]
 800e85c:	f1a1 0802 	sub.w	r8, r1, #2
 800e860:	ab3a      	add	r3, sp, #232	; 0xe8
 800e862:	eba3 0308 	sub.w	r3, r3, r8
 800e866:	9d01      	ldr	r5, [sp, #4]
 800e868:	f8dd a014 	ldr.w	sl, [sp, #20]
 800e86c:	9301      	str	r3, [sp, #4]
 800e86e:	e5b6      	b.n	800e3de <_vfiprintf_r+0x46a>
 800e870:	0801888c 	.word	0x0801888c

0800e874 <__sbprintf>:
 800e874:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e876:	461f      	mov	r7, r3
 800e878:	898b      	ldrh	r3, [r1, #12]
 800e87a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800e87e:	f023 0302 	bic.w	r3, r3, #2
 800e882:	f8ad 300c 	strh.w	r3, [sp, #12]
 800e886:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e888:	4615      	mov	r5, r2
 800e88a:	9319      	str	r3, [sp, #100]	; 0x64
 800e88c:	89cb      	ldrh	r3, [r1, #14]
 800e88e:	4606      	mov	r6, r0
 800e890:	f8ad 300e 	strh.w	r3, [sp, #14]
 800e894:	69cb      	ldr	r3, [r1, #28]
 800e896:	a816      	add	r0, sp, #88	; 0x58
 800e898:	9307      	str	r3, [sp, #28]
 800e89a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800e89c:	460c      	mov	r4, r1
 800e89e:	9309      	str	r3, [sp, #36]	; 0x24
 800e8a0:	ab1a      	add	r3, sp, #104	; 0x68
 800e8a2:	9300      	str	r3, [sp, #0]
 800e8a4:	9304      	str	r3, [sp, #16]
 800e8a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e8aa:	9302      	str	r3, [sp, #8]
 800e8ac:	9305      	str	r3, [sp, #20]
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	9306      	str	r3, [sp, #24]
 800e8b2:	f7fe fca3 	bl	800d1fc <__retarget_lock_init_recursive>
 800e8b6:	462a      	mov	r2, r5
 800e8b8:	463b      	mov	r3, r7
 800e8ba:	4669      	mov	r1, sp
 800e8bc:	4630      	mov	r0, r6
 800e8be:	f7ff fb59 	bl	800df74 <_vfiprintf_r>
 800e8c2:	1e05      	subs	r5, r0, #0
 800e8c4:	db07      	blt.n	800e8d6 <__sbprintf+0x62>
 800e8c6:	4669      	mov	r1, sp
 800e8c8:	4630      	mov	r0, r6
 800e8ca:	f7fe f96d 	bl	800cba8 <_fflush_r>
 800e8ce:	2800      	cmp	r0, #0
 800e8d0:	bf18      	it	ne
 800e8d2:	f04f 35ff 	movne.w	r5, #4294967295
 800e8d6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800e8da:	9816      	ldr	r0, [sp, #88]	; 0x58
 800e8dc:	065b      	lsls	r3, r3, #25
 800e8de:	bf42      	ittt	mi
 800e8e0:	89a3      	ldrhmi	r3, [r4, #12]
 800e8e2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800e8e6:	81a3      	strhmi	r3, [r4, #12]
 800e8e8:	f7fe fc89 	bl	800d1fe <__retarget_lock_close_recursive>
 800e8ec:	4628      	mov	r0, r5
 800e8ee:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800e8f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e8f4 <__swbuf_r>:
 800e8f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8f6:	460e      	mov	r6, r1
 800e8f8:	4614      	mov	r4, r2
 800e8fa:	4605      	mov	r5, r0
 800e8fc:	b118      	cbz	r0, 800e906 <__swbuf_r+0x12>
 800e8fe:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e900:	b90b      	cbnz	r3, 800e906 <__swbuf_r+0x12>
 800e902:	f7fe f9bd 	bl	800cc80 <__sinit>
 800e906:	69a3      	ldr	r3, [r4, #24]
 800e908:	60a3      	str	r3, [r4, #8]
 800e90a:	89a3      	ldrh	r3, [r4, #12]
 800e90c:	0719      	lsls	r1, r3, #28
 800e90e:	d529      	bpl.n	800e964 <__swbuf_r+0x70>
 800e910:	6923      	ldr	r3, [r4, #16]
 800e912:	b33b      	cbz	r3, 800e964 <__swbuf_r+0x70>
 800e914:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e918:	b2f6      	uxtb	r6, r6
 800e91a:	049a      	lsls	r2, r3, #18
 800e91c:	4637      	mov	r7, r6
 800e91e:	d52a      	bpl.n	800e976 <__swbuf_r+0x82>
 800e920:	6823      	ldr	r3, [r4, #0]
 800e922:	6920      	ldr	r0, [r4, #16]
 800e924:	1a18      	subs	r0, r3, r0
 800e926:	6963      	ldr	r3, [r4, #20]
 800e928:	4283      	cmp	r3, r0
 800e92a:	dc04      	bgt.n	800e936 <__swbuf_r+0x42>
 800e92c:	4621      	mov	r1, r4
 800e92e:	4628      	mov	r0, r5
 800e930:	f7fe f93a 	bl	800cba8 <_fflush_r>
 800e934:	b9e0      	cbnz	r0, 800e970 <__swbuf_r+0x7c>
 800e936:	68a3      	ldr	r3, [r4, #8]
 800e938:	3001      	adds	r0, #1
 800e93a:	3b01      	subs	r3, #1
 800e93c:	60a3      	str	r3, [r4, #8]
 800e93e:	6823      	ldr	r3, [r4, #0]
 800e940:	1c5a      	adds	r2, r3, #1
 800e942:	6022      	str	r2, [r4, #0]
 800e944:	701e      	strb	r6, [r3, #0]
 800e946:	6963      	ldr	r3, [r4, #20]
 800e948:	4283      	cmp	r3, r0
 800e94a:	d004      	beq.n	800e956 <__swbuf_r+0x62>
 800e94c:	89a3      	ldrh	r3, [r4, #12]
 800e94e:	07db      	lsls	r3, r3, #31
 800e950:	d506      	bpl.n	800e960 <__swbuf_r+0x6c>
 800e952:	2e0a      	cmp	r6, #10
 800e954:	d104      	bne.n	800e960 <__swbuf_r+0x6c>
 800e956:	4621      	mov	r1, r4
 800e958:	4628      	mov	r0, r5
 800e95a:	f7fe f925 	bl	800cba8 <_fflush_r>
 800e95e:	b938      	cbnz	r0, 800e970 <__swbuf_r+0x7c>
 800e960:	4638      	mov	r0, r7
 800e962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e964:	4621      	mov	r1, r4
 800e966:	4628      	mov	r0, r5
 800e968:	f7fd f9dc 	bl	800bd24 <__swsetup_r>
 800e96c:	2800      	cmp	r0, #0
 800e96e:	d0d1      	beq.n	800e914 <__swbuf_r+0x20>
 800e970:	f04f 37ff 	mov.w	r7, #4294967295
 800e974:	e7f4      	b.n	800e960 <__swbuf_r+0x6c>
 800e976:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e97a:	81a3      	strh	r3, [r4, #12]
 800e97c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e97e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e982:	6663      	str	r3, [r4, #100]	; 0x64
 800e984:	e7cc      	b.n	800e920 <__swbuf_r+0x2c>
	...

0800e988 <_write_r>:
 800e988:	b538      	push	{r3, r4, r5, lr}
 800e98a:	4604      	mov	r4, r0
 800e98c:	4608      	mov	r0, r1
 800e98e:	4611      	mov	r1, r2
 800e990:	2200      	movs	r2, #0
 800e992:	4d05      	ldr	r5, [pc, #20]	; (800e9a8 <_write_r+0x20>)
 800e994:	602a      	str	r2, [r5, #0]
 800e996:	461a      	mov	r2, r3
 800e998:	f7f4 ff00 	bl	800379c <_write>
 800e99c:	1c43      	adds	r3, r0, #1
 800e99e:	d102      	bne.n	800e9a6 <_write_r+0x1e>
 800e9a0:	682b      	ldr	r3, [r5, #0]
 800e9a2:	b103      	cbz	r3, 800e9a6 <_write_r+0x1e>
 800e9a4:	6023      	str	r3, [r4, #0]
 800e9a6:	bd38      	pop	{r3, r4, r5, pc}
 800e9a8:	200028e0 	.word	0x200028e0

0800e9ac <__register_exitproc>:
 800e9ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9b0:	4d1c      	ldr	r5, [pc, #112]	; (800ea24 <__register_exitproc+0x78>)
 800e9b2:	4606      	mov	r6, r0
 800e9b4:	6828      	ldr	r0, [r5, #0]
 800e9b6:	4698      	mov	r8, r3
 800e9b8:	460f      	mov	r7, r1
 800e9ba:	4691      	mov	r9, r2
 800e9bc:	f7fe fc20 	bl	800d200 <__retarget_lock_acquire_recursive>
 800e9c0:	4b19      	ldr	r3, [pc, #100]	; (800ea28 <__register_exitproc+0x7c>)
 800e9c2:	4628      	mov	r0, r5
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800e9ca:	b91c      	cbnz	r4, 800e9d4 <__register_exitproc+0x28>
 800e9cc:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800e9d0:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800e9d4:	6865      	ldr	r5, [r4, #4]
 800e9d6:	6800      	ldr	r0, [r0, #0]
 800e9d8:	2d1f      	cmp	r5, #31
 800e9da:	dd05      	ble.n	800e9e8 <__register_exitproc+0x3c>
 800e9dc:	f7fe fc11 	bl	800d202 <__retarget_lock_release_recursive>
 800e9e0:	f04f 30ff 	mov.w	r0, #4294967295
 800e9e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9e8:	b19e      	cbz	r6, 800ea12 <__register_exitproc+0x66>
 800e9ea:	2201      	movs	r2, #1
 800e9ec:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800e9f0:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800e9f4:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800e9f8:	40aa      	lsls	r2, r5
 800e9fa:	4313      	orrs	r3, r2
 800e9fc:	2e02      	cmp	r6, #2
 800e9fe:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800ea02:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800ea06:	bf02      	ittt	eq
 800ea08:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800ea0c:	431a      	orreq	r2, r3
 800ea0e:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800ea12:	1c6b      	adds	r3, r5, #1
 800ea14:	3502      	adds	r5, #2
 800ea16:	6063      	str	r3, [r4, #4]
 800ea18:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800ea1c:	f7fe fbf1 	bl	800d202 <__retarget_lock_release_recursive>
 800ea20:	2000      	movs	r0, #0
 800ea22:	e7df      	b.n	800e9e4 <__register_exitproc+0x38>
 800ea24:	20000880 	.word	0x20000880
 800ea28:	08018634 	.word	0x08018634

0800ea2c <__assert_func>:
 800ea2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ea2e:	4614      	mov	r4, r2
 800ea30:	461a      	mov	r2, r3
 800ea32:	4b09      	ldr	r3, [pc, #36]	; (800ea58 <__assert_func+0x2c>)
 800ea34:	4605      	mov	r5, r0
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	68d8      	ldr	r0, [r3, #12]
 800ea3a:	b14c      	cbz	r4, 800ea50 <__assert_func+0x24>
 800ea3c:	4b07      	ldr	r3, [pc, #28]	; (800ea5c <__assert_func+0x30>)
 800ea3e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ea42:	9100      	str	r1, [sp, #0]
 800ea44:	462b      	mov	r3, r5
 800ea46:	4906      	ldr	r1, [pc, #24]	; (800ea60 <__assert_func+0x34>)
 800ea48:	f000 f8a4 	bl	800eb94 <fiprintf>
 800ea4c:	f000 f99f 	bl	800ed8e <abort>
 800ea50:	4b04      	ldr	r3, [pc, #16]	; (800ea64 <__assert_func+0x38>)
 800ea52:	461c      	mov	r4, r3
 800ea54:	e7f3      	b.n	800ea3e <__assert_func+0x12>
 800ea56:	bf00      	nop
 800ea58:	20000044 	.word	0x20000044
 800ea5c:	080188ac 	.word	0x080188ac
 800ea60:	080188b9 	.word	0x080188b9
 800ea64:	080188e7 	.word	0x080188e7

0800ea68 <_calloc_r>:
 800ea68:	b510      	push	{r4, lr}
 800ea6a:	4351      	muls	r1, r2
 800ea6c:	f7fa f99c 	bl	8008da8 <_malloc_r>
 800ea70:	4604      	mov	r4, r0
 800ea72:	b198      	cbz	r0, 800ea9c <_calloc_r+0x34>
 800ea74:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ea78:	f022 0203 	bic.w	r2, r2, #3
 800ea7c:	3a04      	subs	r2, #4
 800ea7e:	2a24      	cmp	r2, #36	; 0x24
 800ea80:	d81b      	bhi.n	800eaba <_calloc_r+0x52>
 800ea82:	2a13      	cmp	r2, #19
 800ea84:	d917      	bls.n	800eab6 <_calloc_r+0x4e>
 800ea86:	2100      	movs	r1, #0
 800ea88:	2a1b      	cmp	r2, #27
 800ea8a:	e9c0 1100 	strd	r1, r1, [r0]
 800ea8e:	d807      	bhi.n	800eaa0 <_calloc_r+0x38>
 800ea90:	f100 0308 	add.w	r3, r0, #8
 800ea94:	2200      	movs	r2, #0
 800ea96:	e9c3 2200 	strd	r2, r2, [r3]
 800ea9a:	609a      	str	r2, [r3, #8]
 800ea9c:	4620      	mov	r0, r4
 800ea9e:	bd10      	pop	{r4, pc}
 800eaa0:	2a24      	cmp	r2, #36	; 0x24
 800eaa2:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800eaa6:	bf11      	iteee	ne
 800eaa8:	f100 0310 	addne.w	r3, r0, #16
 800eaac:	6101      	streq	r1, [r0, #16]
 800eaae:	f100 0318 	addeq.w	r3, r0, #24
 800eab2:	6141      	streq	r1, [r0, #20]
 800eab4:	e7ee      	b.n	800ea94 <_calloc_r+0x2c>
 800eab6:	4603      	mov	r3, r0
 800eab8:	e7ec      	b.n	800ea94 <_calloc_r+0x2c>
 800eaba:	2100      	movs	r1, #0
 800eabc:	f7fa fbb6 	bl	800922c <memset>
 800eac0:	e7ec      	b.n	800ea9c <_calloc_r+0x34>
	...

0800eac4 <_close_r>:
 800eac4:	b538      	push	{r3, r4, r5, lr}
 800eac6:	2300      	movs	r3, #0
 800eac8:	4d05      	ldr	r5, [pc, #20]	; (800eae0 <_close_r+0x1c>)
 800eaca:	4604      	mov	r4, r0
 800eacc:	4608      	mov	r0, r1
 800eace:	602b      	str	r3, [r5, #0]
 800ead0:	f000 fa20 	bl	800ef14 <_close>
 800ead4:	1c43      	adds	r3, r0, #1
 800ead6:	d102      	bne.n	800eade <_close_r+0x1a>
 800ead8:	682b      	ldr	r3, [r5, #0]
 800eada:	b103      	cbz	r3, 800eade <_close_r+0x1a>
 800eadc:	6023      	str	r3, [r4, #0]
 800eade:	bd38      	pop	{r3, r4, r5, pc}
 800eae0:	200028e0 	.word	0x200028e0

0800eae4 <_fclose_r>:
 800eae4:	b570      	push	{r4, r5, r6, lr}
 800eae6:	4606      	mov	r6, r0
 800eae8:	460c      	mov	r4, r1
 800eaea:	b911      	cbnz	r1, 800eaf2 <_fclose_r+0xe>
 800eaec:	2500      	movs	r5, #0
 800eaee:	4628      	mov	r0, r5
 800eaf0:	bd70      	pop	{r4, r5, r6, pc}
 800eaf2:	b118      	cbz	r0, 800eafc <_fclose_r+0x18>
 800eaf4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800eaf6:	b90b      	cbnz	r3, 800eafc <_fclose_r+0x18>
 800eaf8:	f7fe f8c2 	bl	800cc80 <__sinit>
 800eafc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800eafe:	07d8      	lsls	r0, r3, #31
 800eb00:	d405      	bmi.n	800eb0e <_fclose_r+0x2a>
 800eb02:	89a3      	ldrh	r3, [r4, #12]
 800eb04:	0599      	lsls	r1, r3, #22
 800eb06:	d402      	bmi.n	800eb0e <_fclose_r+0x2a>
 800eb08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eb0a:	f7fe fb79 	bl	800d200 <__retarget_lock_acquire_recursive>
 800eb0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb12:	b93b      	cbnz	r3, 800eb24 <_fclose_r+0x40>
 800eb14:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800eb16:	f015 0501 	ands.w	r5, r5, #1
 800eb1a:	d1e7      	bne.n	800eaec <_fclose_r+0x8>
 800eb1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eb1e:	f7fe fb70 	bl	800d202 <__retarget_lock_release_recursive>
 800eb22:	e7e4      	b.n	800eaee <_fclose_r+0xa>
 800eb24:	4621      	mov	r1, r4
 800eb26:	4630      	mov	r0, r6
 800eb28:	f7fd ffb0 	bl	800ca8c <__sflush_r>
 800eb2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800eb2e:	4605      	mov	r5, r0
 800eb30:	b133      	cbz	r3, 800eb40 <_fclose_r+0x5c>
 800eb32:	4630      	mov	r0, r6
 800eb34:	69e1      	ldr	r1, [r4, #28]
 800eb36:	4798      	blx	r3
 800eb38:	2800      	cmp	r0, #0
 800eb3a:	bfb8      	it	lt
 800eb3c:	f04f 35ff 	movlt.w	r5, #4294967295
 800eb40:	89a3      	ldrh	r3, [r4, #12]
 800eb42:	061a      	lsls	r2, r3, #24
 800eb44:	d503      	bpl.n	800eb4e <_fclose_r+0x6a>
 800eb46:	4630      	mov	r0, r6
 800eb48:	6921      	ldr	r1, [r4, #16]
 800eb4a:	f7fe f929 	bl	800cda0 <_free_r>
 800eb4e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800eb50:	b141      	cbz	r1, 800eb64 <_fclose_r+0x80>
 800eb52:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800eb56:	4299      	cmp	r1, r3
 800eb58:	d002      	beq.n	800eb60 <_fclose_r+0x7c>
 800eb5a:	4630      	mov	r0, r6
 800eb5c:	f7fe f920 	bl	800cda0 <_free_r>
 800eb60:	2300      	movs	r3, #0
 800eb62:	6323      	str	r3, [r4, #48]	; 0x30
 800eb64:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800eb66:	b121      	cbz	r1, 800eb72 <_fclose_r+0x8e>
 800eb68:	4630      	mov	r0, r6
 800eb6a:	f7fe f919 	bl	800cda0 <_free_r>
 800eb6e:	2300      	movs	r3, #0
 800eb70:	6463      	str	r3, [r4, #68]	; 0x44
 800eb72:	f7fe f86d 	bl	800cc50 <__sfp_lock_acquire>
 800eb76:	2300      	movs	r3, #0
 800eb78:	81a3      	strh	r3, [r4, #12]
 800eb7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800eb7c:	07db      	lsls	r3, r3, #31
 800eb7e:	d402      	bmi.n	800eb86 <_fclose_r+0xa2>
 800eb80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eb82:	f7fe fb3e 	bl	800d202 <__retarget_lock_release_recursive>
 800eb86:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eb88:	f7fe fb39 	bl	800d1fe <__retarget_lock_close_recursive>
 800eb8c:	f7fe f866 	bl	800cc5c <__sfp_lock_release>
 800eb90:	e7ad      	b.n	800eaee <_fclose_r+0xa>
	...

0800eb94 <fiprintf>:
 800eb94:	b40e      	push	{r1, r2, r3}
 800eb96:	b503      	push	{r0, r1, lr}
 800eb98:	4601      	mov	r1, r0
 800eb9a:	ab03      	add	r3, sp, #12
 800eb9c:	4805      	ldr	r0, [pc, #20]	; (800ebb4 <fiprintf+0x20>)
 800eb9e:	f853 2b04 	ldr.w	r2, [r3], #4
 800eba2:	6800      	ldr	r0, [r0, #0]
 800eba4:	9301      	str	r3, [sp, #4]
 800eba6:	f7ff f9e5 	bl	800df74 <_vfiprintf_r>
 800ebaa:	b002      	add	sp, #8
 800ebac:	f85d eb04 	ldr.w	lr, [sp], #4
 800ebb0:	b003      	add	sp, #12
 800ebb2:	4770      	bx	lr
 800ebb4:	20000044 	.word	0x20000044

0800ebb8 <__fputwc>:
 800ebb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ebbc:	4680      	mov	r8, r0
 800ebbe:	460e      	mov	r6, r1
 800ebc0:	4615      	mov	r5, r2
 800ebc2:	f000 f885 	bl	800ecd0 <__locale_mb_cur_max>
 800ebc6:	2801      	cmp	r0, #1
 800ebc8:	4604      	mov	r4, r0
 800ebca:	d11b      	bne.n	800ec04 <__fputwc+0x4c>
 800ebcc:	1e73      	subs	r3, r6, #1
 800ebce:	2bfe      	cmp	r3, #254	; 0xfe
 800ebd0:	d818      	bhi.n	800ec04 <__fputwc+0x4c>
 800ebd2:	f88d 6004 	strb.w	r6, [sp, #4]
 800ebd6:	2700      	movs	r7, #0
 800ebd8:	f10d 0904 	add.w	r9, sp, #4
 800ebdc:	42a7      	cmp	r7, r4
 800ebde:	d020      	beq.n	800ec22 <__fputwc+0x6a>
 800ebe0:	68ab      	ldr	r3, [r5, #8]
 800ebe2:	f817 1009 	ldrb.w	r1, [r7, r9]
 800ebe6:	3b01      	subs	r3, #1
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	60ab      	str	r3, [r5, #8]
 800ebec:	da04      	bge.n	800ebf8 <__fputwc+0x40>
 800ebee:	69aa      	ldr	r2, [r5, #24]
 800ebf0:	4293      	cmp	r3, r2
 800ebf2:	db1a      	blt.n	800ec2a <__fputwc+0x72>
 800ebf4:	290a      	cmp	r1, #10
 800ebf6:	d018      	beq.n	800ec2a <__fputwc+0x72>
 800ebf8:	682b      	ldr	r3, [r5, #0]
 800ebfa:	1c5a      	adds	r2, r3, #1
 800ebfc:	602a      	str	r2, [r5, #0]
 800ebfe:	7019      	strb	r1, [r3, #0]
 800ec00:	3701      	adds	r7, #1
 800ec02:	e7eb      	b.n	800ebdc <__fputwc+0x24>
 800ec04:	4632      	mov	r2, r6
 800ec06:	4640      	mov	r0, r8
 800ec08:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800ec0c:	a901      	add	r1, sp, #4
 800ec0e:	f000 f89b 	bl	800ed48 <_wcrtomb_r>
 800ec12:	1c42      	adds	r2, r0, #1
 800ec14:	4604      	mov	r4, r0
 800ec16:	d1de      	bne.n	800ebd6 <__fputwc+0x1e>
 800ec18:	4606      	mov	r6, r0
 800ec1a:	89ab      	ldrh	r3, [r5, #12]
 800ec1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec20:	81ab      	strh	r3, [r5, #12]
 800ec22:	4630      	mov	r0, r6
 800ec24:	b003      	add	sp, #12
 800ec26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ec2a:	462a      	mov	r2, r5
 800ec2c:	4640      	mov	r0, r8
 800ec2e:	f7ff fe61 	bl	800e8f4 <__swbuf_r>
 800ec32:	1c43      	adds	r3, r0, #1
 800ec34:	d1e4      	bne.n	800ec00 <__fputwc+0x48>
 800ec36:	4606      	mov	r6, r0
 800ec38:	e7f3      	b.n	800ec22 <__fputwc+0x6a>

0800ec3a <_fputwc_r>:
 800ec3a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800ec3c:	b570      	push	{r4, r5, r6, lr}
 800ec3e:	07db      	lsls	r3, r3, #31
 800ec40:	4605      	mov	r5, r0
 800ec42:	460e      	mov	r6, r1
 800ec44:	4614      	mov	r4, r2
 800ec46:	d405      	bmi.n	800ec54 <_fputwc_r+0x1a>
 800ec48:	8993      	ldrh	r3, [r2, #12]
 800ec4a:	0598      	lsls	r0, r3, #22
 800ec4c:	d402      	bmi.n	800ec54 <_fputwc_r+0x1a>
 800ec4e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800ec50:	f7fe fad6 	bl	800d200 <__retarget_lock_acquire_recursive>
 800ec54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec58:	0499      	lsls	r1, r3, #18
 800ec5a:	d406      	bmi.n	800ec6a <_fputwc_r+0x30>
 800ec5c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ec60:	81a3      	strh	r3, [r4, #12]
 800ec62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ec64:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ec68:	6663      	str	r3, [r4, #100]	; 0x64
 800ec6a:	4622      	mov	r2, r4
 800ec6c:	4628      	mov	r0, r5
 800ec6e:	4631      	mov	r1, r6
 800ec70:	f7ff ffa2 	bl	800ebb8 <__fputwc>
 800ec74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ec76:	4605      	mov	r5, r0
 800ec78:	07da      	lsls	r2, r3, #31
 800ec7a:	d405      	bmi.n	800ec88 <_fputwc_r+0x4e>
 800ec7c:	89a3      	ldrh	r3, [r4, #12]
 800ec7e:	059b      	lsls	r3, r3, #22
 800ec80:	d402      	bmi.n	800ec88 <_fputwc_r+0x4e>
 800ec82:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ec84:	f7fe fabd 	bl	800d202 <__retarget_lock_release_recursive>
 800ec88:	4628      	mov	r0, r5
 800ec8a:	bd70      	pop	{r4, r5, r6, pc}

0800ec8c <_fstat_r>:
 800ec8c:	b538      	push	{r3, r4, r5, lr}
 800ec8e:	2300      	movs	r3, #0
 800ec90:	4d06      	ldr	r5, [pc, #24]	; (800ecac <_fstat_r+0x20>)
 800ec92:	4604      	mov	r4, r0
 800ec94:	4608      	mov	r0, r1
 800ec96:	4611      	mov	r1, r2
 800ec98:	602b      	str	r3, [r5, #0]
 800ec9a:	f7f4 fca7 	bl	80035ec <_fstat>
 800ec9e:	1c43      	adds	r3, r0, #1
 800eca0:	d102      	bne.n	800eca8 <_fstat_r+0x1c>
 800eca2:	682b      	ldr	r3, [r5, #0]
 800eca4:	b103      	cbz	r3, 800eca8 <_fstat_r+0x1c>
 800eca6:	6023      	str	r3, [r4, #0]
 800eca8:	bd38      	pop	{r3, r4, r5, pc}
 800ecaa:	bf00      	nop
 800ecac:	200028e0 	.word	0x200028e0

0800ecb0 <_isatty_r>:
 800ecb0:	b538      	push	{r3, r4, r5, lr}
 800ecb2:	2300      	movs	r3, #0
 800ecb4:	4d05      	ldr	r5, [pc, #20]	; (800eccc <_isatty_r+0x1c>)
 800ecb6:	4604      	mov	r4, r0
 800ecb8:	4608      	mov	r0, r1
 800ecba:	602b      	str	r3, [r5, #0]
 800ecbc:	f000 f950 	bl	800ef60 <_isatty>
 800ecc0:	1c43      	adds	r3, r0, #1
 800ecc2:	d102      	bne.n	800ecca <_isatty_r+0x1a>
 800ecc4:	682b      	ldr	r3, [r5, #0]
 800ecc6:	b103      	cbz	r3, 800ecca <_isatty_r+0x1a>
 800ecc8:	6023      	str	r3, [r4, #0]
 800ecca:	bd38      	pop	{r3, r4, r5, pc}
 800eccc:	200028e0 	.word	0x200028e0

0800ecd0 <__locale_mb_cur_max>:
 800ecd0:	4b01      	ldr	r3, [pc, #4]	; (800ecd8 <__locale_mb_cur_max+0x8>)
 800ecd2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800ecd6:	4770      	bx	lr
 800ecd8:	20000884 	.word	0x20000884

0800ecdc <_lseek_r>:
 800ecdc:	b538      	push	{r3, r4, r5, lr}
 800ecde:	4604      	mov	r4, r0
 800ece0:	4608      	mov	r0, r1
 800ece2:	4611      	mov	r1, r2
 800ece4:	2200      	movs	r2, #0
 800ece6:	4d05      	ldr	r5, [pc, #20]	; (800ecfc <_lseek_r+0x20>)
 800ece8:	602a      	str	r2, [r5, #0]
 800ecea:	461a      	mov	r2, r3
 800ecec:	f000 f902 	bl	800eef4 <_lseek>
 800ecf0:	1c43      	adds	r3, r0, #1
 800ecf2:	d102      	bne.n	800ecfa <_lseek_r+0x1e>
 800ecf4:	682b      	ldr	r3, [r5, #0]
 800ecf6:	b103      	cbz	r3, 800ecfa <_lseek_r+0x1e>
 800ecf8:	6023      	str	r3, [r4, #0]
 800ecfa:	bd38      	pop	{r3, r4, r5, pc}
 800ecfc:	200028e0 	.word	0x200028e0

0800ed00 <__ascii_mbtowc>:
 800ed00:	b082      	sub	sp, #8
 800ed02:	b901      	cbnz	r1, 800ed06 <__ascii_mbtowc+0x6>
 800ed04:	a901      	add	r1, sp, #4
 800ed06:	b142      	cbz	r2, 800ed1a <__ascii_mbtowc+0x1a>
 800ed08:	b14b      	cbz	r3, 800ed1e <__ascii_mbtowc+0x1e>
 800ed0a:	7813      	ldrb	r3, [r2, #0]
 800ed0c:	600b      	str	r3, [r1, #0]
 800ed0e:	7812      	ldrb	r2, [r2, #0]
 800ed10:	1e10      	subs	r0, r2, #0
 800ed12:	bf18      	it	ne
 800ed14:	2001      	movne	r0, #1
 800ed16:	b002      	add	sp, #8
 800ed18:	4770      	bx	lr
 800ed1a:	4610      	mov	r0, r2
 800ed1c:	e7fb      	b.n	800ed16 <__ascii_mbtowc+0x16>
 800ed1e:	f06f 0001 	mvn.w	r0, #1
 800ed22:	e7f8      	b.n	800ed16 <__ascii_mbtowc+0x16>

0800ed24 <_read_r>:
 800ed24:	b538      	push	{r3, r4, r5, lr}
 800ed26:	4604      	mov	r4, r0
 800ed28:	4608      	mov	r0, r1
 800ed2a:	4611      	mov	r1, r2
 800ed2c:	2200      	movs	r2, #0
 800ed2e:	4d05      	ldr	r5, [pc, #20]	; (800ed44 <_read_r+0x20>)
 800ed30:	602a      	str	r2, [r5, #0]
 800ed32:	461a      	mov	r2, r3
 800ed34:	f7f4 fcf4 	bl	8003720 <_read>
 800ed38:	1c43      	adds	r3, r0, #1
 800ed3a:	d102      	bne.n	800ed42 <_read_r+0x1e>
 800ed3c:	682b      	ldr	r3, [r5, #0]
 800ed3e:	b103      	cbz	r3, 800ed42 <_read_r+0x1e>
 800ed40:	6023      	str	r3, [r4, #0]
 800ed42:	bd38      	pop	{r3, r4, r5, pc}
 800ed44:	200028e0 	.word	0x200028e0

0800ed48 <_wcrtomb_r>:
 800ed48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ed4a:	4c09      	ldr	r4, [pc, #36]	; (800ed70 <_wcrtomb_r+0x28>)
 800ed4c:	4605      	mov	r5, r0
 800ed4e:	461e      	mov	r6, r3
 800ed50:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800ed54:	b085      	sub	sp, #20
 800ed56:	b909      	cbnz	r1, 800ed5c <_wcrtomb_r+0x14>
 800ed58:	460a      	mov	r2, r1
 800ed5a:	a901      	add	r1, sp, #4
 800ed5c:	47b8      	blx	r7
 800ed5e:	1c43      	adds	r3, r0, #1
 800ed60:	bf01      	itttt	eq
 800ed62:	2300      	moveq	r3, #0
 800ed64:	6033      	streq	r3, [r6, #0]
 800ed66:	238a      	moveq	r3, #138	; 0x8a
 800ed68:	602b      	streq	r3, [r5, #0]
 800ed6a:	b005      	add	sp, #20
 800ed6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed6e:	bf00      	nop
 800ed70:	20000884 	.word	0x20000884

0800ed74 <__ascii_wctomb>:
 800ed74:	4603      	mov	r3, r0
 800ed76:	4608      	mov	r0, r1
 800ed78:	b141      	cbz	r1, 800ed8c <__ascii_wctomb+0x18>
 800ed7a:	2aff      	cmp	r2, #255	; 0xff
 800ed7c:	d904      	bls.n	800ed88 <__ascii_wctomb+0x14>
 800ed7e:	228a      	movs	r2, #138	; 0x8a
 800ed80:	f04f 30ff 	mov.w	r0, #4294967295
 800ed84:	601a      	str	r2, [r3, #0]
 800ed86:	4770      	bx	lr
 800ed88:	2001      	movs	r0, #1
 800ed8a:	700a      	strb	r2, [r1, #0]
 800ed8c:	4770      	bx	lr

0800ed8e <abort>:
 800ed8e:	2006      	movs	r0, #6
 800ed90:	b508      	push	{r3, lr}
 800ed92:	f000 f82d 	bl	800edf0 <raise>
 800ed96:	2001      	movs	r0, #1
 800ed98:	f7f4 fc1c 	bl	80035d4 <_exit>

0800ed9c <_raise_r>:
 800ed9c:	291f      	cmp	r1, #31
 800ed9e:	b538      	push	{r3, r4, r5, lr}
 800eda0:	4604      	mov	r4, r0
 800eda2:	460d      	mov	r5, r1
 800eda4:	d904      	bls.n	800edb0 <_raise_r+0x14>
 800eda6:	2316      	movs	r3, #22
 800eda8:	6003      	str	r3, [r0, #0]
 800edaa:	f04f 30ff 	mov.w	r0, #4294967295
 800edae:	bd38      	pop	{r3, r4, r5, pc}
 800edb0:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800edb4:	b112      	cbz	r2, 800edbc <_raise_r+0x20>
 800edb6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800edba:	b94b      	cbnz	r3, 800edd0 <_raise_r+0x34>
 800edbc:	4620      	mov	r0, r4
 800edbe:	f000 f831 	bl	800ee24 <_getpid_r>
 800edc2:	462a      	mov	r2, r5
 800edc4:	4601      	mov	r1, r0
 800edc6:	4620      	mov	r0, r4
 800edc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800edcc:	f000 b818 	b.w	800ee00 <_kill_r>
 800edd0:	2b01      	cmp	r3, #1
 800edd2:	d00a      	beq.n	800edea <_raise_r+0x4e>
 800edd4:	1c59      	adds	r1, r3, #1
 800edd6:	d103      	bne.n	800ede0 <_raise_r+0x44>
 800edd8:	2316      	movs	r3, #22
 800edda:	6003      	str	r3, [r0, #0]
 800eddc:	2001      	movs	r0, #1
 800edde:	e7e6      	b.n	800edae <_raise_r+0x12>
 800ede0:	2400      	movs	r4, #0
 800ede2:	4628      	mov	r0, r5
 800ede4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ede8:	4798      	blx	r3
 800edea:	2000      	movs	r0, #0
 800edec:	e7df      	b.n	800edae <_raise_r+0x12>
	...

0800edf0 <raise>:
 800edf0:	4b02      	ldr	r3, [pc, #8]	; (800edfc <raise+0xc>)
 800edf2:	4601      	mov	r1, r0
 800edf4:	6818      	ldr	r0, [r3, #0]
 800edf6:	f7ff bfd1 	b.w	800ed9c <_raise_r>
 800edfa:	bf00      	nop
 800edfc:	20000044 	.word	0x20000044

0800ee00 <_kill_r>:
 800ee00:	b538      	push	{r3, r4, r5, lr}
 800ee02:	2300      	movs	r3, #0
 800ee04:	4d06      	ldr	r5, [pc, #24]	; (800ee20 <_kill_r+0x20>)
 800ee06:	4604      	mov	r4, r0
 800ee08:	4608      	mov	r0, r1
 800ee0a:	4611      	mov	r1, r2
 800ee0c:	602b      	str	r3, [r5, #0]
 800ee0e:	f7f4 fc03 	bl	8003618 <_kill>
 800ee12:	1c43      	adds	r3, r0, #1
 800ee14:	d102      	bne.n	800ee1c <_kill_r+0x1c>
 800ee16:	682b      	ldr	r3, [r5, #0]
 800ee18:	b103      	cbz	r3, 800ee1c <_kill_r+0x1c>
 800ee1a:	6023      	str	r3, [r4, #0]
 800ee1c:	bd38      	pop	{r3, r4, r5, pc}
 800ee1e:	bf00      	nop
 800ee20:	200028e0 	.word	0x200028e0

0800ee24 <_getpid_r>:
 800ee24:	f7f4 bbf1 	b.w	800360a <_getpid>

0800ee28 <findslot>:
 800ee28:	4b0a      	ldr	r3, [pc, #40]	; (800ee54 <findslot+0x2c>)
 800ee2a:	b510      	push	{r4, lr}
 800ee2c:	4604      	mov	r4, r0
 800ee2e:	6818      	ldr	r0, [r3, #0]
 800ee30:	b118      	cbz	r0, 800ee3a <findslot+0x12>
 800ee32:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ee34:	b90b      	cbnz	r3, 800ee3a <findslot+0x12>
 800ee36:	f7fd ff23 	bl	800cc80 <__sinit>
 800ee3a:	2c13      	cmp	r4, #19
 800ee3c:	d807      	bhi.n	800ee4e <findslot+0x26>
 800ee3e:	4806      	ldr	r0, [pc, #24]	; (800ee58 <findslot+0x30>)
 800ee40:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800ee44:	3201      	adds	r2, #1
 800ee46:	d002      	beq.n	800ee4e <findslot+0x26>
 800ee48:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800ee4c:	bd10      	pop	{r4, pc}
 800ee4e:	2000      	movs	r0, #0
 800ee50:	e7fc      	b.n	800ee4c <findslot+0x24>
 800ee52:	bf00      	nop
 800ee54:	20000044 	.word	0x20000044
 800ee58:	20002820 	.word	0x20002820

0800ee5c <checkerror>:
 800ee5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee5e:	1c43      	adds	r3, r0, #1
 800ee60:	4604      	mov	r4, r0
 800ee62:	d109      	bne.n	800ee78 <checkerror+0x1c>
 800ee64:	f7f9 ff6e 	bl	8008d44 <__errno>
 800ee68:	2613      	movs	r6, #19
 800ee6a:	4605      	mov	r5, r0
 800ee6c:	2700      	movs	r7, #0
 800ee6e:	4630      	mov	r0, r6
 800ee70:	4639      	mov	r1, r7
 800ee72:	beab      	bkpt	0x00ab
 800ee74:	4606      	mov	r6, r0
 800ee76:	602e      	str	r6, [r5, #0]
 800ee78:	4620      	mov	r0, r4
 800ee7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ee7c <_swilseek>:
 800ee7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ee7e:	460c      	mov	r4, r1
 800ee80:	4616      	mov	r6, r2
 800ee82:	f7ff ffd1 	bl	800ee28 <findslot>
 800ee86:	4605      	mov	r5, r0
 800ee88:	b940      	cbnz	r0, 800ee9c <_swilseek+0x20>
 800ee8a:	f7f9 ff5b 	bl	8008d44 <__errno>
 800ee8e:	2309      	movs	r3, #9
 800ee90:	6003      	str	r3, [r0, #0]
 800ee92:	f04f 34ff 	mov.w	r4, #4294967295
 800ee96:	4620      	mov	r0, r4
 800ee98:	b003      	add	sp, #12
 800ee9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee9c:	2e02      	cmp	r6, #2
 800ee9e:	d903      	bls.n	800eea8 <_swilseek+0x2c>
 800eea0:	f7f9 ff50 	bl	8008d44 <__errno>
 800eea4:	2316      	movs	r3, #22
 800eea6:	e7f3      	b.n	800ee90 <_swilseek+0x14>
 800eea8:	2e01      	cmp	r6, #1
 800eeaa:	d112      	bne.n	800eed2 <_swilseek+0x56>
 800eeac:	6843      	ldr	r3, [r0, #4]
 800eeae:	18e4      	adds	r4, r4, r3
 800eeb0:	d4f6      	bmi.n	800eea0 <_swilseek+0x24>
 800eeb2:	682b      	ldr	r3, [r5, #0]
 800eeb4:	260a      	movs	r6, #10
 800eeb6:	466f      	mov	r7, sp
 800eeb8:	e9cd 3400 	strd	r3, r4, [sp]
 800eebc:	4630      	mov	r0, r6
 800eebe:	4639      	mov	r1, r7
 800eec0:	beab      	bkpt	0x00ab
 800eec2:	4606      	mov	r6, r0
 800eec4:	4630      	mov	r0, r6
 800eec6:	f7ff ffc9 	bl	800ee5c <checkerror>
 800eeca:	2800      	cmp	r0, #0
 800eecc:	dbe1      	blt.n	800ee92 <_swilseek+0x16>
 800eece:	606c      	str	r4, [r5, #4]
 800eed0:	e7e1      	b.n	800ee96 <_swilseek+0x1a>
 800eed2:	2e02      	cmp	r6, #2
 800eed4:	d1ed      	bne.n	800eeb2 <_swilseek+0x36>
 800eed6:	6803      	ldr	r3, [r0, #0]
 800eed8:	260c      	movs	r6, #12
 800eeda:	466f      	mov	r7, sp
 800eedc:	9300      	str	r3, [sp, #0]
 800eede:	4630      	mov	r0, r6
 800eee0:	4639      	mov	r1, r7
 800eee2:	beab      	bkpt	0x00ab
 800eee4:	4606      	mov	r6, r0
 800eee6:	4630      	mov	r0, r6
 800eee8:	f7ff ffb8 	bl	800ee5c <checkerror>
 800eeec:	1c43      	adds	r3, r0, #1
 800eeee:	d0d0      	beq.n	800ee92 <_swilseek+0x16>
 800eef0:	4404      	add	r4, r0
 800eef2:	e7de      	b.n	800eeb2 <_swilseek+0x36>

0800eef4 <_lseek>:
 800eef4:	f7ff bfc2 	b.w	800ee7c <_swilseek>

0800eef8 <_swiclose>:
 800eef8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eefa:	2402      	movs	r4, #2
 800eefc:	9001      	str	r0, [sp, #4]
 800eefe:	ad01      	add	r5, sp, #4
 800ef00:	4620      	mov	r0, r4
 800ef02:	4629      	mov	r1, r5
 800ef04:	beab      	bkpt	0x00ab
 800ef06:	4604      	mov	r4, r0
 800ef08:	4620      	mov	r0, r4
 800ef0a:	f7ff ffa7 	bl	800ee5c <checkerror>
 800ef0e:	b003      	add	sp, #12
 800ef10:	bd30      	pop	{r4, r5, pc}
	...

0800ef14 <_close>:
 800ef14:	b538      	push	{r3, r4, r5, lr}
 800ef16:	4605      	mov	r5, r0
 800ef18:	f7ff ff86 	bl	800ee28 <findslot>
 800ef1c:	4604      	mov	r4, r0
 800ef1e:	b930      	cbnz	r0, 800ef2e <_close+0x1a>
 800ef20:	f7f9 ff10 	bl	8008d44 <__errno>
 800ef24:	2309      	movs	r3, #9
 800ef26:	6003      	str	r3, [r0, #0]
 800ef28:	f04f 30ff 	mov.w	r0, #4294967295
 800ef2c:	bd38      	pop	{r3, r4, r5, pc}
 800ef2e:	3d01      	subs	r5, #1
 800ef30:	2d01      	cmp	r5, #1
 800ef32:	d809      	bhi.n	800ef48 <_close+0x34>
 800ef34:	4b09      	ldr	r3, [pc, #36]	; (800ef5c <_close+0x48>)
 800ef36:	689a      	ldr	r2, [r3, #8]
 800ef38:	691b      	ldr	r3, [r3, #16]
 800ef3a:	429a      	cmp	r2, r3
 800ef3c:	d104      	bne.n	800ef48 <_close+0x34>
 800ef3e:	f04f 33ff 	mov.w	r3, #4294967295
 800ef42:	6003      	str	r3, [r0, #0]
 800ef44:	2000      	movs	r0, #0
 800ef46:	e7f1      	b.n	800ef2c <_close+0x18>
 800ef48:	6820      	ldr	r0, [r4, #0]
 800ef4a:	f7ff ffd5 	bl	800eef8 <_swiclose>
 800ef4e:	2800      	cmp	r0, #0
 800ef50:	d1ec      	bne.n	800ef2c <_close+0x18>
 800ef52:	f04f 33ff 	mov.w	r3, #4294967295
 800ef56:	6023      	str	r3, [r4, #0]
 800ef58:	e7e8      	b.n	800ef2c <_close+0x18>
 800ef5a:	bf00      	nop
 800ef5c:	20002820 	.word	0x20002820

0800ef60 <_isatty>:
 800ef60:	b570      	push	{r4, r5, r6, lr}
 800ef62:	f7ff ff61 	bl	800ee28 <findslot>
 800ef66:	2509      	movs	r5, #9
 800ef68:	4604      	mov	r4, r0
 800ef6a:	b920      	cbnz	r0, 800ef76 <_isatty+0x16>
 800ef6c:	f7f9 feea 	bl	8008d44 <__errno>
 800ef70:	6005      	str	r5, [r0, #0]
 800ef72:	4620      	mov	r0, r4
 800ef74:	bd70      	pop	{r4, r5, r6, pc}
 800ef76:	4628      	mov	r0, r5
 800ef78:	4621      	mov	r1, r4
 800ef7a:	beab      	bkpt	0x00ab
 800ef7c:	4604      	mov	r4, r0
 800ef7e:	2c01      	cmp	r4, #1
 800ef80:	d0f7      	beq.n	800ef72 <_isatty+0x12>
 800ef82:	f7f9 fedf 	bl	8008d44 <__errno>
 800ef86:	2400      	movs	r4, #0
 800ef88:	4605      	mov	r5, r0
 800ef8a:	2613      	movs	r6, #19
 800ef8c:	4630      	mov	r0, r6
 800ef8e:	4621      	mov	r1, r4
 800ef90:	beab      	bkpt	0x00ab
 800ef92:	4606      	mov	r6, r0
 800ef94:	602e      	str	r6, [r5, #0]
 800ef96:	e7ec      	b.n	800ef72 <_isatty+0x12>

0800ef98 <_init>:
 800ef98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef9a:	bf00      	nop
 800ef9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef9e:	bc08      	pop	{r3}
 800efa0:	469e      	mov	lr, r3
 800efa2:	4770      	bx	lr

0800efa4 <_fini>:
 800efa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efa6:	bf00      	nop
 800efa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efaa:	bc08      	pop	{r3}
 800efac:	469e      	mov	lr, r3
 800efae:	4770      	bx	lr
