Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Fri Aug 18 12:00:07 2023
| Host         : kanish-G3-3500 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           16          
TIMING-18  Warning           Missing input or output delay                         13          
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: sec_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.506        0.000                      0                   55        0.192        0.000                      0                   55        4.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.506        0.000                      0                   55        0.192        0.000                      0                   55        4.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 sec_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 1.138ns (25.230%)  route 3.372ns (74.770%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  sec_counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    sec_counter_reg_n_0_[18]
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  sec_counter[25]_i_8/O
                         net (fo=1, routed)           0.436     7.029    sec_counter[25]_i_8_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.153 r  sec_counter[25]_i_7/O
                         net (fo=1, routed)           0.423     7.576    sec_counter[25]_i_7_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  sec_counter[25]_i_4/O
                         net (fo=1, routed)           0.436     8.136    sec_counter[25]_i_4_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  sec_counter[25]_i_2/O
                         net (fo=26, routed)          1.272     9.532    sec_counter[25]_i_2_n_0
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.656 r  sec_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.656    sec_counter[22]
    SLICE_X60Y56         FDCE                                         r  sec_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X60Y56         FDCE                                         r  sec_counter_reg[22]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y56         FDCE (Setup_fdce_C_D)        0.077    15.163    sec_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 sec_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 1.138ns (25.247%)  route 3.369ns (74.753%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  sec_counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    sec_counter_reg_n_0_[18]
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  sec_counter[25]_i_8/O
                         net (fo=1, routed)           0.436     7.029    sec_counter[25]_i_8_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.153 r  sec_counter[25]_i_7/O
                         net (fo=1, routed)           0.423     7.576    sec_counter[25]_i_7_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  sec_counter[25]_i_4/O
                         net (fo=1, routed)           0.436     8.136    sec_counter[25]_i_4_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  sec_counter[25]_i_2/O
                         net (fo=26, routed)          1.269     9.529    sec_counter[25]_i_2_n_0
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.653 r  sec_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.653    sec_counter[23]
    SLICE_X60Y56         FDCE                                         r  sec_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X60Y56         FDCE                                         r  sec_counter_reg[23]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y56         FDCE (Setup_fdce_C_D)        0.081    15.167    sec_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 sec_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.164ns (25.659%)  route 3.372ns (74.341%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  sec_counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    sec_counter_reg_n_0_[18]
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  sec_counter[25]_i_8/O
                         net (fo=1, routed)           0.436     7.029    sec_counter[25]_i_8_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.153 r  sec_counter[25]_i_7/O
                         net (fo=1, routed)           0.423     7.576    sec_counter[25]_i_7_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  sec_counter[25]_i_4/O
                         net (fo=1, routed)           0.436     8.136    sec_counter[25]_i_4_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  sec_counter[25]_i_2/O
                         net (fo=26, routed)          1.272     9.532    sec_counter[25]_i_2_n_0
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.150     9.682 r  sec_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.682    sec_counter[25]
    SLICE_X60Y56         FDCE                                         r  sec_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X60Y56         FDCE                                         r  sec_counter_reg[25]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y56         FDCE (Setup_fdce_C_D)        0.118    15.204    sec_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 sec_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.164ns (25.676%)  route 3.369ns (74.324%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  sec_counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    sec_counter_reg_n_0_[18]
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  sec_counter[25]_i_8/O
                         net (fo=1, routed)           0.436     7.029    sec_counter[25]_i_8_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.153 r  sec_counter[25]_i_7/O
                         net (fo=1, routed)           0.423     7.576    sec_counter[25]_i_7_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  sec_counter[25]_i_4/O
                         net (fo=1, routed)           0.436     8.136    sec_counter[25]_i_4_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  sec_counter[25]_i_2/O
                         net (fo=26, routed)          1.269     9.529    sec_counter[25]_i_2_n_0
    SLICE_X60Y56         LUT2 (Prop_lut2_I0_O)        0.150     9.679 r  sec_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.679    sec_counter[24]
    SLICE_X60Y56         FDCE                                         r  sec_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X60Y56         FDCE                                         r  sec_counter_reg[24]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y56         FDCE (Setup_fdce_C_D)        0.118    15.204    sec_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 sec_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 1.138ns (25.809%)  route 3.271ns (74.191%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  sec_counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    sec_counter_reg_n_0_[18]
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  sec_counter[25]_i_8/O
                         net (fo=1, routed)           0.436     7.029    sec_counter[25]_i_8_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.153 r  sec_counter[25]_i_7/O
                         net (fo=1, routed)           0.423     7.576    sec_counter[25]_i_7_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  sec_counter[25]_i_4/O
                         net (fo=1, routed)           0.436     8.136    sec_counter[25]_i_4_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  sec_counter[25]_i_2/O
                         net (fo=26, routed)          1.171     9.431    sec_counter[25]_i_2_n_0
    SLICE_X60Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.555 r  sec_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.555    sec_counter[14]
    SLICE_X60Y54         FDCE                                         r  sec_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X60Y54         FDCE                                         r  sec_counter_reg[14]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y54         FDCE (Setup_fdce_C_D)        0.077    15.163    sec_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 sec_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.160ns (26.177%)  route 3.271ns (73.823%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  sec_counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    sec_counter_reg_n_0_[18]
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  sec_counter[25]_i_8/O
                         net (fo=1, routed)           0.436     7.029    sec_counter[25]_i_8_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.153 r  sec_counter[25]_i_7/O
                         net (fo=1, routed)           0.423     7.576    sec_counter[25]_i_7_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  sec_counter[25]_i_4/O
                         net (fo=1, routed)           0.436     8.136    sec_counter[25]_i_4_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  sec_counter[25]_i_2/O
                         net (fo=26, routed)          1.171     9.431    sec_counter[25]_i_2_n_0
    SLICE_X60Y54         LUT2 (Prop_lut2_I0_O)        0.146     9.577 r  sec_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.577    sec_counter[17]
    SLICE_X60Y54         FDCE                                         r  sec_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X60Y54         FDCE                                         r  sec_counter_reg[17]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y54         FDCE (Setup_fdce_C_D)        0.118    15.204    sec_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 sec_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.138ns (26.099%)  route 3.222ns (73.901%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  sec_counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    sec_counter_reg_n_0_[18]
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  sec_counter[25]_i_8/O
                         net (fo=1, routed)           0.436     7.029    sec_counter[25]_i_8_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.153 r  sec_counter[25]_i_7/O
                         net (fo=1, routed)           0.423     7.576    sec_counter[25]_i_7_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  sec_counter[25]_i_4/O
                         net (fo=1, routed)           0.436     8.136    sec_counter[25]_i_4_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  sec_counter[25]_i_2/O
                         net (fo=26, routed)          1.122     9.382    sec_counter[25]_i_2_n_0
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.124     9.506 r  sec_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.506    sec_counter[18]
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[18]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X60Y55         FDCE (Setup_fdce_C_D)        0.077    15.188    sec_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 sec_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.138ns (26.117%)  route 3.219ns (73.883%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  sec_counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    sec_counter_reg_n_0_[18]
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  sec_counter[25]_i_8/O
                         net (fo=1, routed)           0.436     7.029    sec_counter[25]_i_8_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.153 r  sec_counter[25]_i_7/O
                         net (fo=1, routed)           0.423     7.576    sec_counter[25]_i_7_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  sec_counter[25]_i_4/O
                         net (fo=1, routed)           0.436     8.136    sec_counter[25]_i_4_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  sec_counter[25]_i_2/O
                         net (fo=26, routed)          1.119     9.379    sec_counter[25]_i_2_n_0
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.124     9.503 r  sec_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.503    sec_counter[19]
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[19]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X60Y55         FDCE (Setup_fdce_C_D)        0.081    15.192    sec_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 sec_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 1.164ns (26.537%)  route 3.222ns (73.463%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  sec_counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    sec_counter_reg_n_0_[18]
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  sec_counter[25]_i_8/O
                         net (fo=1, routed)           0.436     7.029    sec_counter[25]_i_8_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.153 r  sec_counter[25]_i_7/O
                         net (fo=1, routed)           0.423     7.576    sec_counter[25]_i_7_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  sec_counter[25]_i_4/O
                         net (fo=1, routed)           0.436     8.136    sec_counter[25]_i_4_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  sec_counter[25]_i_2/O
                         net (fo=26, routed)          1.122     9.382    sec_counter[25]_i_2_n_0
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.150     9.532 r  sec_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.532    sec_counter[21]
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[21]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X60Y55         FDCE (Setup_fdce_C_D)        0.118    15.229    sec_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 sec_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.164ns (26.555%)  route 3.219ns (73.445%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518     5.664 f  sec_counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.469    sec_counter_reg_n_0_[18]
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.593 r  sec_counter[25]_i_8/O
                         net (fo=1, routed)           0.436     7.029    sec_counter[25]_i_8_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.153 r  sec_counter[25]_i_7/O
                         net (fo=1, routed)           0.423     7.576    sec_counter[25]_i_7_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  sec_counter[25]_i_4/O
                         net (fo=1, routed)           0.436     8.136    sec_counter[25]_i_4_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.260 r  sec_counter[25]_i_2/O
                         net (fo=26, routed)          1.119     9.379    sec_counter[25]_i_2_n_0
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.150     9.529 r  sec_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.529    sec_counter[20]
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X60Y55         FDCE                                         r  sec_counter_reg[20]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X60Y55         FDCE (Setup_fdce_C_D)        0.118    15.229    sec_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 led_activate_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.582%)  route 0.143ns (43.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  led_activate_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  led_activate_counter_reg[18]/Q
                         net (fo=12, routed)          0.143     1.761    p_0_in[0]
    SLICE_X64Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.806 r  disp_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    disp_value[2]_i_1_n_0
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X64Y41         FDRE (Hold_fdre_C_D)         0.121     1.614    disp_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 led_activate_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.239%)  route 0.145ns (43.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  led_activate_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  led_activate_counter_reg[18]/Q
                         net (fo=12, routed)          0.145     1.763    p_0_in[0]
    SLICE_X64Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  disp_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    disp_value[1]_i_1_n_0
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X64Y41         FDRE (Hold_fdre_C_D)         0.120     1.613    disp_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 led_activate_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.471%)  route 0.149ns (44.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  led_activate_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  led_activate_counter_reg[19]/Q
                         net (fo=12, routed)          0.149     1.767    p_0_in[1]
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  disp_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    disp_value[0]_i_1_n_0
    SLICE_X64Y42         FDRE                                         r  disp_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  disp_value_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X64Y42         FDRE (Hold_fdre_C_D)         0.120     1.613    disp_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 led_activate_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_activate_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X62Y39         FDCE                                         r  led_activate_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  led_activate_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.739    led_activate_counter_reg_n_0_[6]
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  led_activate_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    led_activate_counter_reg[4]_i_1_n_5
    SLICE_X62Y39         FDCE                                         r  led_activate_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X62Y39         FDCE                                         r  led_activate_counter_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y39         FDCE (Hold_fdce_C_D)         0.105     1.581    led_activate_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 led_activate_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_activate_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  led_activate_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  led_activate_counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.740    led_activate_counter_reg_n_0_[10]
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  led_activate_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    led_activate_counter_reg[8]_i_1_n_5
    SLICE_X62Y40         FDCE                                         r  led_activate_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  led_activate_counter_reg[10]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y40         FDCE (Hold_fdce_C_D)         0.105     1.582    led_activate_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 led_activate_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_activate_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  led_activate_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  led_activate_counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.740    led_activate_counter_reg_n_0_[14]
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  led_activate_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    led_activate_counter_reg[12]_i_1_n_5
    SLICE_X62Y41         FDCE                                         r  led_activate_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  led_activate_counter_reg[14]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y41         FDCE (Hold_fdce_C_D)         0.105     1.582    led_activate_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 sec_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X60Y51         FDCE                                         r  sec_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  sec_clk_reg/Q
                         net (fo=17, routed)          0.200     1.840    sec_clk_reg_n_0
    SLICE_X60Y51         LUT2 (Prop_lut2_I1_O)        0.045     1.885 r  sec_clk_i_1/O
                         net (fo=1, routed)           0.000     1.885    sec_clk_i_1_n_0
    SLICE_X60Y51         FDCE                                         r  sec_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X60Y51         FDCE                                         r  sec_clk_reg/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y51         FDCE (Hold_fdce_C_D)         0.120     1.596    sec_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 led_activate_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_activate_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X62Y39         FDCE                                         r  led_activate_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  led_activate_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.739    led_activate_counter_reg_n_0_[6]
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  led_activate_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    led_activate_counter_reg[4]_i_1_n_4
    SLICE_X62Y39         FDCE                                         r  led_activate_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X62Y39         FDCE                                         r  led_activate_counter_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y39         FDCE (Hold_fdce_C_D)         0.105     1.581    led_activate_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 led_activate_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_activate_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  led_activate_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  led_activate_counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.740    led_activate_counter_reg_n_0_[10]
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  led_activate_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    led_activate_counter_reg[8]_i_1_n_4
    SLICE_X62Y40         FDCE                                         r  led_activate_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X62Y40         FDCE                                         r  led_activate_counter_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y40         FDCE (Hold_fdce_C_D)         0.105     1.582    led_activate_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 led_activate_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_activate_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  led_activate_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  led_activate_counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.740    led_activate_counter_reg_n_0_[14]
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  led_activate_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    led_activate_counter_reg[12]_i_1_n_4
    SLICE_X62Y41         FDCE                                         r  led_activate_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  led_activate_counter_reg[15]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y41         FDCE (Hold_fdce_C_D)         0.105     1.582    led_activate_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y42   disp_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y41   disp_value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y41   disp_value_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y41   disp_value_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y38   led_activate_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y40   led_activate_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y40   led_activate_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y41   led_activate_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y41   led_activate_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y42   disp_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y42   disp_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   disp_value_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   disp_value_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   disp_value_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   disp_value_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   disp_value_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   disp_value_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y38   led_activate_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y38   led_activate_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y42   disp_value_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y42   disp_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   disp_value_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   disp_value_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   disp_value_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   disp_value_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   disp_value_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   disp_value_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y38   led_activate_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y38   led_activate_counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            value_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.416ns  (logic 1.456ns (42.629%)  route 1.960ns (57.371%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          1.960     3.416    rst_IBUF
    SLICE_X59Y52         FDCE                                         f  value_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            value_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.416ns  (logic 1.456ns (42.629%)  route 1.960ns (57.371%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          1.960     3.416    rst_IBUF
    SLICE_X59Y52         FDCE                                         f  value_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            value_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.416ns  (logic 1.456ns (42.629%)  route 1.960ns (57.371%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          1.960     3.416    rst_IBUF
    SLICE_X59Y52         FDCE                                         f  value_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            value_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.416ns  (logic 1.456ns (42.629%)  route 1.960ns (57.371%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          1.960     3.416    rst_IBUF
    SLICE_X59Y52         FDCE                                         f  value_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            value_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.415ns  (logic 1.456ns (42.643%)  route 1.959ns (57.357%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          1.959     3.415    rst_IBUF
    SLICE_X59Y50         FDCE                                         f  value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            value_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.415ns  (logic 1.456ns (42.643%)  route 1.959ns (57.357%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          1.959     3.415    rst_IBUF
    SLICE_X59Y50         FDCE                                         f  value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            value_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.415ns  (logic 1.456ns (42.643%)  route 1.959ns (57.357%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          1.959     3.415    rst_IBUF
    SLICE_X59Y50         FDCE                                         f  value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            value_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.415ns  (logic 1.456ns (42.643%)  route 1.959ns (57.357%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          1.959     3.415    rst_IBUF
    SLICE_X59Y50         FDCE                                         f  value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            value_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.278ns  (logic 1.456ns (44.429%)  route 1.821ns (55.571%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          1.821     3.278    rst_IBUF
    SLICE_X59Y51         FDCE                                         f  value_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            value_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.278ns  (logic 1.456ns (44.429%)  route 1.821ns (55.571%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          1.821     3.278    rst_IBUF
    SLICE_X59Y51         FDCE                                         f  value_reg[11]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 value_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE                         0.000     0.000 r  value_reg[11]/C
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  value_reg[11]/Q
                         net (fo=10, routed)          0.118     0.259    value_reg[11]
    SLICE_X59Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  value_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    value_reg[8]_i_1_n_4
    SLICE_X59Y51         FDCE                                         r  value_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDCE                         0.000     0.000 r  value_reg[15]/C
    SLICE_X59Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  value_reg[15]/Q
                         net (fo=11, routed)          0.118     0.259    value_reg[15]
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  value_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    value_reg[12]_i_1_n_4
    SLICE_X59Y52         FDCE                                         r  value_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE                         0.000     0.000 r  value_reg[7]/C
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  value_reg[7]/Q
                         net (fo=12, routed)          0.120     0.261    value_reg[7]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  value_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    value_reg[4]_i_1_n_4
    SLICE_X59Y50         FDCE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDCE                         0.000     0.000 r  value_reg[12]/C
    SLICE_X59Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  value_reg[12]/Q
                         net (fo=10, routed)          0.117     0.258    value_reg[12]
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  value_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    value_reg[12]_i_1_n_7
    SLICE_X59Y52         FDCE                                         r  value_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE                         0.000     0.000 r  value_reg[4]/C
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  value_reg[4]/Q
                         net (fo=8, routed)           0.117     0.258    value_reg[4]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  value_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    value_reg[4]_i_1_n_7
    SLICE_X59Y50         FDCE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE                         0.000     0.000 r  value_reg[8]/C
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  value_reg[8]/Q
                         net (fo=12, routed)          0.117     0.258    value_reg[8]
    SLICE_X59Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  value_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    value_reg[8]_i_1_n_7
    SLICE_X59Y51         FDCE                                         r  value_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDCE                         0.000     0.000 r  value_reg[10]/C
    SLICE_X59Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  value_reg[10]/Q
                         net (fo=11, routed)          0.122     0.263    value_reg[10]
    SLICE_X59Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  value_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    value_reg[8]_i_1_n_5
    SLICE_X59Y51         FDCE                                         r  value_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE                         0.000     0.000 r  value_reg[2]/C
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  value_reg[2]/Q
                         net (fo=5, routed)           0.122     0.263    value_reg[2]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  value_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    value_reg[0]_i_1_n_5
    SLICE_X59Y49         FDCE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE                         0.000     0.000 r  value_reg[6]/C
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  value_reg[6]/Q
                         net (fo=12, routed)          0.122     0.263    value_reg[6]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  value_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    value_reg[4]_i_1_n_5
    SLICE_X59Y50         FDCE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE                         0.000     0.000 r  value_reg[3]/C
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  value_reg[3]/Q
                         net (fo=7, routed)           0.130     0.271    value_reg[3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.379 r  value_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.379    value_reg[0]_i_1_n_4
    SLICE_X59Y49         FDCE                                         r  value_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.124ns  (logic 4.409ns (54.280%)  route 3.714ns (45.720%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.518     5.676 r  disp_value_reg[1]/Q
                         net (fo=7, routed)           0.957     6.633    disp_value[1]
    SLICE_X65Y39         LUT4 (Prop_lut4_I3_O)        0.152     6.785 r  seg_disp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.757     9.542    seg_disp_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.739    13.282 r  seg_disp_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.282    seg_disp[1]
    U7                                                                r  seg_disp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 4.386ns (57.219%)  route 3.279ns (42.781%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  disp_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.518     5.676 r  disp_value_reg[0]/Q
                         net (fo=7, routed)           0.979     6.655    disp_value[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I1_O)        0.154     6.809 r  seg_disp_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.300     9.109    seg_disp_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.714    12.823 r  seg_disp_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.823    seg_disp[7]
    W7                                                                r  seg_disp[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.549ns  (logic 4.408ns (58.383%)  route 3.142ns (41.617%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  disp_value_reg[3]/Q
                         net (fo=7, routed)           0.834     6.510    disp_value[3]
    SLICE_X65Y39         LUT4 (Prop_lut4_I3_O)        0.152     6.662 r  seg_disp_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.308     8.970    seg_disp_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.738    12.708 r  seg_disp_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.708    seg_disp[4]
    V8                                                                r  seg_disp[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.503ns  (logic 4.171ns (55.590%)  route 3.332ns (44.410%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  disp_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.518     5.676 r  disp_value_reg[0]/Q
                         net (fo=7, routed)           0.979     6.655    disp_value[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I1_O)        0.124     6.779 r  seg_disp_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.353     9.133    seg_disp_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.662 r  seg_disp_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.662    seg_disp[6]
    W6                                                                r  seg_disp[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.478ns  (logic 4.162ns (55.659%)  route 3.316ns (44.341%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  disp_value_reg[1]/Q
                         net (fo=7, routed)           0.957     6.633    disp_value[1]
    SLICE_X65Y39         LUT4 (Prop_lut4_I1_O)        0.124     6.757 r  seg_disp_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.359     9.116    seg_disp_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.636 r  seg_disp_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.636    seg_disp[3]
    U5                                                                r  seg_disp[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.465ns  (logic 4.177ns (55.956%)  route 3.288ns (44.044%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  disp_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  disp_value_reg[0]/Q
                         net (fo=7, routed)           0.984     6.660    disp_value[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I2_O)        0.124     6.784 r  seg_disp_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.304     9.088    seg_disp_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.623 r  seg_disp_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.623    seg_disp[5]
    U8                                                                r  seg_disp[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.336ns  (logic 4.146ns (56.522%)  route 3.189ns (43.478%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.518     5.676 f  disp_value_reg[3]/Q
                         net (fo=7, routed)           0.834     6.510    disp_value[3]
    SLICE_X65Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.634 r  seg_disp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.355     8.990    seg_disp_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.494 r  seg_disp_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.494    seg_disp[2]
    V5                                                                r  seg_disp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_activate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_activate[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.350ns  (logic 4.028ns (63.438%)  route 2.322ns (36.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  seg_activate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.518     5.675 r  seg_activate_reg[3]/Q
                         net (fo=1, routed)           2.322     7.997    seg_activate_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    11.507 r  seg_activate_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.507    seg_activate[3]
    W4                                                                r  seg_activate[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_activate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_activate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.222ns  (logic 4.154ns (66.769%)  route 2.067ns (33.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  seg_activate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.478     5.635 r  seg_activate_reg[1]/Q
                         net (fo=1, routed)           2.067     7.703    seg_activate_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.676    11.379 r  seg_activate_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.379    seg_activate[1]
    U4                                                                r  seg_activate[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_activate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_activate[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.120ns  (logic 4.041ns (66.031%)  route 2.079ns (33.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  seg_activate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.518     5.675 r  seg_activate_reg[2]/Q
                         net (fo=1, routed)           2.079     7.754    seg_activate_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.277 r  seg_activate_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.277    seg_activate[2]
    V4                                                                r  seg_activate[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_activate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_activate[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.368ns (75.445%)  route 0.445ns (24.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  seg_activate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  seg_activate_reg[0]/Q
                         net (fo=1, routed)           0.445     2.086    seg_activate_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.290 r  seg_activate_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.290    seg_activate[0]
    U2                                                                r  seg_activate[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_activate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_activate[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.388ns (73.837%)  route 0.492ns (26.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  seg_activate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  seg_activate_reg[2]/Q
                         net (fo=1, routed)           0.492     2.133    seg_activate_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.357 r  seg_activate_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.357    seg_activate[2]
    V4                                                                r  seg_activate[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_activate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_activate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.402ns (73.313%)  route 0.510ns (26.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  seg_activate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.148     1.625 r  seg_activate_reg[1]/Q
                         net (fo=1, routed)           0.510     2.136    seg_activate_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.254     3.390 r  seg_activate_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.390    seg_activate[1]
    U4                                                                r  seg_activate[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_activate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_activate[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.375ns (68.221%)  route 0.641ns (31.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  seg_activate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  seg_activate_reg[3]/Q
                         net (fo=1, routed)           0.641     2.282    seg_activate_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.493 r  seg_activate_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.493    seg_activate[3]
    W4                                                                r  seg_activate[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.445ns (65.414%)  route 0.764ns (34.586%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  disp_value_reg[2]/Q
                         net (fo=7, routed)           0.140     1.781    disp_value[2]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.826 r  seg_disp_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.624     2.450    seg_disp_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.686 r  seg_disp_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.686    seg_disp[5]
    U8                                                                r  seg_disp[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.439ns (63.188%)  route 0.838ns (36.812%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  disp_value_reg[1]/Q
                         net (fo=7, routed)           0.214     1.855    disp_value[1]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.900 r  seg_disp_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.624     2.524    seg_disp_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.755 r  seg_disp_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.755    seg_disp[6]
    W6                                                                r  seg_disp[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.415ns (62.071%)  route 0.864ns (37.929%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  disp_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  disp_value_reg[0]/Q
                         net (fo=7, routed)           0.224     1.865    disp_value[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I1_O)        0.045     1.910 r  seg_disp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.640     2.550    seg_disp_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.756 r  seg_disp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.756    seg_disp[2]
    V5                                                                r  seg_disp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.430ns (62.206%)  route 0.869ns (37.794%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  disp_value_reg[2]/Q
                         net (fo=7, routed)           0.223     1.864    disp_value[2]
    SLICE_X65Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.909 r  seg_disp_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.646     2.555    seg_disp_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.776 r  seg_disp_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.776    seg_disp[3]
    U5                                                                r  seg_disp[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.492ns (64.584%)  route 0.818ns (35.416%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  disp_value_reg[1]/Q
                         net (fo=7, routed)           0.214     1.855    disp_value[1]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.051     1.906 r  seg_disp_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.604     2.510    seg_disp_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.277     3.787 r  seg_disp_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.787    seg_disp[7]
    W7                                                                r  seg_disp[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_disp[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.510ns (64.025%)  route 0.849ns (35.975%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  disp_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  disp_value_reg[0]/Q
                         net (fo=7, routed)           0.224     1.865    disp_value[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I1_O)        0.048     1.913 r  seg_disp_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.625     2.538    seg_disp_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.298     3.836 r  seg_disp_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.836    seg_disp[4]
    V8                                                                r  seg_disp[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 value_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.981ns  (logic 7.317ns (38.550%)  route 11.664ns (61.450%))
  Logic Levels:           26  (CARRY4=12 FDCE=1 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE                         0.000     0.000 r  value_reg[6]/C
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  value_reg[6]/Q
                         net (fo=12, routed)          1.327     1.783    value_reg[6]
    SLICE_X59Y44         LUT2 (Prop_lut2_I0_O)        0.124     1.907 r  disp_value[1]_i_61/O
                         net (fo=1, routed)           0.000     1.907    disp_value[1]_i_61_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.457 r  disp_value_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.457    disp_value_reg[1]_i_53_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.571 r  disp_value_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.571    disp_value_reg[1]_i_39_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.685 r  disp_value_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.685    disp_value_reg[1]_i_31_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.924 r  disp_value_reg[1]_i_33/O[2]
                         net (fo=7, routed)           1.428     4.352    disp_value_reg[1]_i_33_n_5
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.330     4.682 r  disp_value[1]_i_44/O
                         net (fo=2, routed)           0.809     5.491    disp_value[1]_i_44_n_0
    SLICE_X54Y47         LUT4 (Prop_lut4_I3_O)        0.326     5.817 r  disp_value[1]_i_47/O
                         net (fo=1, routed)           0.000     5.817    disp_value[1]_i_47_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.067 r  disp_value_reg[1]_i_32/O[2]
                         net (fo=3, routed)           0.614     6.681    disp_value_reg[1]_i_32_n_5
    SLICE_X56Y47         LUT2 (Prop_lut2_I1_O)        0.301     6.982 r  disp_value[0]_i_31/O
                         net (fo=1, routed)           0.000     6.982    disp_value[0]_i_31_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.234 r  disp_value_reg[0]_i_22/O[0]
                         net (fo=1, routed)           0.824     8.059    disp_value_reg[0]_i_22_n_7
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.295     8.354 r  disp_value[1]_i_23/O
                         net (fo=1, routed)           0.000     8.354    disp_value[1]_i_23_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.755 r  disp_value_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.755    disp_value_reg[1]_i_16_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.977 f  disp_value_reg[0]_i_6/O[0]
                         net (fo=8, routed)           0.912     9.889    disp_value_reg[0]_i_6_n_7
    SLICE_X58Y43         LUT6 (Prop_lut6_I0_O)        0.299    10.188 r  disp_value[1]_i_17/O
                         net (fo=10, routed)          0.526    10.714    disp_value[1]_i_17_n_0
    SLICE_X59Y43         LUT3 (Prop_lut3_I1_O)        0.150    10.864 r  disp_value[3]_i_38/O
                         net (fo=2, routed)           0.451    11.315    disp_value[3]_i_38_n_0
    SLICE_X59Y43         LUT5 (Prop_lut5_I3_O)        0.326    11.641 r  disp_value[3]_i_19/O
                         net (fo=10, routed)          0.566    12.207    disp_value[3]_i_19_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.727 r  disp_value_reg[1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.727    disp_value_reg[1]_i_27_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.946 r  disp_value_reg[1]_i_18/O[0]
                         net (fo=4, routed)           1.274    14.220    disp_value_reg[1]_i_18_n_7
    SLICE_X60Y40         LUT2 (Prop_lut2_I1_O)        0.295    14.515 r  disp_value[1]_i_11/O
                         net (fo=1, routed)           0.000    14.515    disp_value[1]_i_11_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.048 r  disp_value_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.048    disp_value_reg[1]_i_2_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.371 r  disp_value_reg[3]_i_12/O[1]
                         net (fo=8, routed)           0.835    16.206    disp_value_reg[3]_i_12_n_6
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.306    16.512 r  disp_value[3]_i_7/O
                         net (fo=2, routed)           0.950    17.462    disp_value[3]_i_7_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I1_O)        0.124    17.586 r  disp_value[1]_i_3/O
                         net (fo=4, routed)           0.718    18.304    disp_value[1]_i_3_n_0
    SLICE_X64Y40         LUT5 (Prop_lut5_I4_O)        0.124    18.428 r  disp_value[2]_i_2/O
                         net (fo=1, routed)           0.428    18.857    disp_value[2]_i_2_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124    18.981 r  disp_value[2]_i_1/O
                         net (fo=1, routed)           0.000    18.981    disp_value[2]_i_1_n_0
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[2]/C

Slack:                    inf
  Source:                 value_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.969ns  (logic 6.954ns (36.660%)  route 12.015ns (63.340%))
  Logic Levels:           26  (CARRY4=11 FDCE=1 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE                         0.000     0.000 r  value_reg[6]/C
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  value_reg[6]/Q
                         net (fo=12, routed)          1.327     1.783    value_reg[6]
    SLICE_X59Y44         LUT2 (Prop_lut2_I0_O)        0.124     1.907 r  disp_value[1]_i_61/O
                         net (fo=1, routed)           0.000     1.907    disp_value[1]_i_61_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.457 r  disp_value_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.457    disp_value_reg[1]_i_53_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.571 r  disp_value_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.571    disp_value_reg[1]_i_39_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.685 r  disp_value_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.685    disp_value_reg[1]_i_31_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.924 r  disp_value_reg[1]_i_33/O[2]
                         net (fo=7, routed)           1.428     4.352    disp_value_reg[1]_i_33_n_5
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.330     4.682 r  disp_value[1]_i_44/O
                         net (fo=2, routed)           0.809     5.491    disp_value[1]_i_44_n_0
    SLICE_X54Y47         LUT4 (Prop_lut4_I3_O)        0.326     5.817 r  disp_value[1]_i_47/O
                         net (fo=1, routed)           0.000     5.817    disp_value[1]_i_47_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.067 r  disp_value_reg[1]_i_32/O[2]
                         net (fo=3, routed)           0.614     6.681    disp_value_reg[1]_i_32_n_5
    SLICE_X56Y47         LUT2 (Prop_lut2_I1_O)        0.301     6.982 r  disp_value[0]_i_31/O
                         net (fo=1, routed)           0.000     6.982    disp_value[0]_i_31_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.234 r  disp_value_reg[0]_i_22/O[0]
                         net (fo=1, routed)           0.824     8.059    disp_value_reg[0]_i_22_n_7
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.295     8.354 r  disp_value[1]_i_23/O
                         net (fo=1, routed)           0.000     8.354    disp_value[1]_i_23_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.755 r  disp_value_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.755    disp_value_reg[1]_i_16_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.977 f  disp_value_reg[0]_i_6/O[0]
                         net (fo=8, routed)           0.912     9.889    disp_value_reg[0]_i_6_n_7
    SLICE_X58Y43         LUT6 (Prop_lut6_I0_O)        0.299    10.188 r  disp_value[1]_i_17/O
                         net (fo=10, routed)          0.526    10.714    disp_value[1]_i_17_n_0
    SLICE_X59Y43         LUT3 (Prop_lut3_I1_O)        0.150    10.864 r  disp_value[3]_i_38/O
                         net (fo=2, routed)           0.451    11.315    disp_value[3]_i_38_n_0
    SLICE_X59Y43         LUT5 (Prop_lut5_I3_O)        0.326    11.641 r  disp_value[3]_i_19/O
                         net (fo=10, routed)          0.869    12.510    disp_value[3]_i_19_n_0
    SLICE_X61Y42         LUT2 (Prop_lut2_I0_O)        0.124    12.634 r  disp_value[0]_i_19/O
                         net (fo=1, routed)           0.000    12.634    disp_value[0]_i_19_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.184 r  disp_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.184    disp_value_reg[0]_i_8_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.518 r  disp_value_reg[0]_i_4/O[1]
                         net (fo=13, routed)          1.047    14.565    disp_value_reg[0]_i_4_n_6
    SLICE_X60Y45         LUT5 (Prop_lut5_I3_O)        0.303    14.868 r  disp_value[3]_i_26/O
                         net (fo=2, routed)           0.879    15.747    disp_value[3]_i_26_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I0_O)        0.124    15.871 r  disp_value[3]_i_30/O
                         net (fo=1, routed)           0.000    15.871    disp_value[3]_i_30_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.269 f  disp_value_reg[3]_i_14/CO[3]
                         net (fo=3, routed)           1.140    17.409    disp_value_reg[3]_i_14_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.533 r  disp_value[0]_i_3/O
                         net (fo=2, routed)           0.587    18.121    disp_value[0]_i_3_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I2_O)        0.124    18.245 r  disp_value[1]_i_4/O
                         net (fo=1, routed)           0.600    18.845    disp_value[1]_i_4_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I2_O)        0.124    18.969 r  disp_value[1]_i_1/O
                         net (fo=1, routed)           0.000    18.969    disp_value[1]_i_1_n_0
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[1]/C

Slack:                    inf
  Source:                 value_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.720ns  (logic 7.317ns (39.086%)  route 11.403ns (60.914%))
  Logic Levels:           26  (CARRY4=12 FDCE=1 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE                         0.000     0.000 r  value_reg[6]/C
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  value_reg[6]/Q
                         net (fo=12, routed)          1.327     1.783    value_reg[6]
    SLICE_X59Y44         LUT2 (Prop_lut2_I0_O)        0.124     1.907 r  disp_value[1]_i_61/O
                         net (fo=1, routed)           0.000     1.907    disp_value[1]_i_61_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.457 r  disp_value_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.457    disp_value_reg[1]_i_53_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.571 r  disp_value_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.571    disp_value_reg[1]_i_39_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.685 r  disp_value_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.685    disp_value_reg[1]_i_31_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.924 r  disp_value_reg[1]_i_33/O[2]
                         net (fo=7, routed)           1.428     4.352    disp_value_reg[1]_i_33_n_5
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.330     4.682 r  disp_value[1]_i_44/O
                         net (fo=2, routed)           0.809     5.491    disp_value[1]_i_44_n_0
    SLICE_X54Y47         LUT4 (Prop_lut4_I3_O)        0.326     5.817 r  disp_value[1]_i_47/O
                         net (fo=1, routed)           0.000     5.817    disp_value[1]_i_47_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.067 r  disp_value_reg[1]_i_32/O[2]
                         net (fo=3, routed)           0.614     6.681    disp_value_reg[1]_i_32_n_5
    SLICE_X56Y47         LUT2 (Prop_lut2_I1_O)        0.301     6.982 r  disp_value[0]_i_31/O
                         net (fo=1, routed)           0.000     6.982    disp_value[0]_i_31_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.234 r  disp_value_reg[0]_i_22/O[0]
                         net (fo=1, routed)           0.824     8.059    disp_value_reg[0]_i_22_n_7
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.295     8.354 r  disp_value[1]_i_23/O
                         net (fo=1, routed)           0.000     8.354    disp_value[1]_i_23_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.755 r  disp_value_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.755    disp_value_reg[1]_i_16_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.977 f  disp_value_reg[0]_i_6/O[0]
                         net (fo=8, routed)           0.912     9.889    disp_value_reg[0]_i_6_n_7
    SLICE_X58Y43         LUT6 (Prop_lut6_I0_O)        0.299    10.188 r  disp_value[1]_i_17/O
                         net (fo=10, routed)          0.526    10.714    disp_value[1]_i_17_n_0
    SLICE_X59Y43         LUT3 (Prop_lut3_I1_O)        0.150    10.864 r  disp_value[3]_i_38/O
                         net (fo=2, routed)           0.451    11.315    disp_value[3]_i_38_n_0
    SLICE_X59Y43         LUT5 (Prop_lut5_I3_O)        0.326    11.641 r  disp_value[3]_i_19/O
                         net (fo=10, routed)          0.566    12.207    disp_value[3]_i_19_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.727 r  disp_value_reg[1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.727    disp_value_reg[1]_i_27_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.946 r  disp_value_reg[1]_i_18/O[0]
                         net (fo=4, routed)           1.274    14.220    disp_value_reg[1]_i_18_n_7
    SLICE_X60Y40         LUT2 (Prop_lut2_I1_O)        0.295    14.515 r  disp_value[1]_i_11/O
                         net (fo=1, routed)           0.000    14.515    disp_value[1]_i_11_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.048 r  disp_value_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.048    disp_value_reg[1]_i_2_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.371 r  disp_value_reg[3]_i_12/O[1]
                         net (fo=8, routed)           0.835    16.206    disp_value_reg[3]_i_12_n_6
    SLICE_X61Y40         LUT6 (Prop_lut6_I0_O)        0.306    16.512 r  disp_value[3]_i_7/O
                         net (fo=2, routed)           0.950    17.462    disp_value[3]_i_7_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I1_O)        0.124    17.586 r  disp_value[1]_i_3/O
                         net (fo=4, routed)           0.304    17.890    disp_value[1]_i_3_n_0
    SLICE_X63Y41         LUT5 (Prop_lut5_I0_O)        0.124    18.014 f  disp_value[3]_i_3/O
                         net (fo=1, routed)           0.582    18.596    disp_value[3]_i_3_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124    18.720 r  disp_value[3]_i_2/O
                         net (fo=1, routed)           0.000    18.720    disp_value[3]_i_2_n_0
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  disp_value_reg[3]/C

Slack:                    inf
  Source:                 value_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            disp_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.608ns  (logic 6.830ns (36.704%)  route 11.778ns (63.296%))
  Logic Levels:           25  (CARRY4=11 FDCE=1 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE                         0.000     0.000 r  value_reg[6]/C
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  value_reg[6]/Q
                         net (fo=12, routed)          1.327     1.783    value_reg[6]
    SLICE_X59Y44         LUT2 (Prop_lut2_I0_O)        0.124     1.907 r  disp_value[1]_i_61/O
                         net (fo=1, routed)           0.000     1.907    disp_value[1]_i_61_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.457 r  disp_value_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.457    disp_value_reg[1]_i_53_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.571 r  disp_value_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.571    disp_value_reg[1]_i_39_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.685 r  disp_value_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.685    disp_value_reg[1]_i_31_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.924 r  disp_value_reg[1]_i_33/O[2]
                         net (fo=7, routed)           1.428     4.352    disp_value_reg[1]_i_33_n_5
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.330     4.682 r  disp_value[1]_i_44/O
                         net (fo=2, routed)           0.809     5.491    disp_value[1]_i_44_n_0
    SLICE_X54Y47         LUT4 (Prop_lut4_I3_O)        0.326     5.817 r  disp_value[1]_i_47/O
                         net (fo=1, routed)           0.000     5.817    disp_value[1]_i_47_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.067 r  disp_value_reg[1]_i_32/O[2]
                         net (fo=3, routed)           0.614     6.681    disp_value_reg[1]_i_32_n_5
    SLICE_X56Y47         LUT2 (Prop_lut2_I1_O)        0.301     6.982 r  disp_value[0]_i_31/O
                         net (fo=1, routed)           0.000     6.982    disp_value[0]_i_31_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.234 r  disp_value_reg[0]_i_22/O[0]
                         net (fo=1, routed)           0.824     8.059    disp_value_reg[0]_i_22_n_7
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.295     8.354 r  disp_value[1]_i_23/O
                         net (fo=1, routed)           0.000     8.354    disp_value[1]_i_23_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.755 r  disp_value_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.755    disp_value_reg[1]_i_16_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.977 f  disp_value_reg[0]_i_6/O[0]
                         net (fo=8, routed)           0.912     9.889    disp_value_reg[0]_i_6_n_7
    SLICE_X58Y43         LUT6 (Prop_lut6_I0_O)        0.299    10.188 r  disp_value[1]_i_17/O
                         net (fo=10, routed)          0.526    10.714    disp_value[1]_i_17_n_0
    SLICE_X59Y43         LUT3 (Prop_lut3_I1_O)        0.150    10.864 r  disp_value[3]_i_38/O
                         net (fo=2, routed)           0.451    11.315    disp_value[3]_i_38_n_0
    SLICE_X59Y43         LUT5 (Prop_lut5_I3_O)        0.326    11.641 r  disp_value[3]_i_19/O
                         net (fo=10, routed)          0.869    12.510    disp_value[3]_i_19_n_0
    SLICE_X61Y42         LUT2 (Prop_lut2_I0_O)        0.124    12.634 r  disp_value[0]_i_19/O
                         net (fo=1, routed)           0.000    12.634    disp_value[0]_i_19_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.184 r  disp_value_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.184    disp_value_reg[0]_i_8_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.518 r  disp_value_reg[0]_i_4/O[1]
                         net (fo=13, routed)          1.047    14.565    disp_value_reg[0]_i_4_n_6
    SLICE_X60Y45         LUT5 (Prop_lut5_I3_O)        0.303    14.868 r  disp_value[3]_i_26/O
                         net (fo=2, routed)           0.879    15.747    disp_value[3]_i_26_n_0
    SLICE_X61Y45         LUT6 (Prop_lut6_I0_O)        0.124    15.871 r  disp_value[3]_i_30/O
                         net (fo=1, routed)           0.000    15.871    disp_value[3]_i_30_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.269 f  disp_value_reg[3]_i_14/CO[3]
                         net (fo=3, routed)           1.140    17.409    disp_value_reg[3]_i_14_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.533 r  disp_value[0]_i_3/O
                         net (fo=2, routed)           0.951    18.484    disp_value[0]_i_3_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124    18.608 r  disp_value[0]_i_1/O
                         net (fo=1, routed)           0.000    18.608    disp_value[0]_i_1_n_0
    SLICE_X64Y42         FDRE                                         r  disp_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X64Y42         FDRE                                         r  disp_value_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sec_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.448ns  (logic 1.456ns (32.738%)  route 2.992ns (67.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          2.992     4.448    rst_IBUF
    SLICE_X60Y54         FDCE                                         f  sec_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X60Y54         FDCE                                         r  sec_counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sec_counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.448ns  (logic 1.456ns (32.738%)  route 2.992ns (67.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          2.992     4.448    rst_IBUF
    SLICE_X60Y54         FDCE                                         f  sec_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X60Y54         FDCE                                         r  sec_counter_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sec_counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.448ns  (logic 1.456ns (32.738%)  route 2.992ns (67.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          2.992     4.448    rst_IBUF
    SLICE_X60Y54         FDCE                                         f  sec_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X60Y54         FDCE                                         r  sec_counter_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sec_counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.448ns  (logic 1.456ns (32.738%)  route 2.992ns (67.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          2.992     4.448    rst_IBUF
    SLICE_X60Y54         FDCE                                         f  sec_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X60Y54         FDCE                                         r  sec_counter_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sec_counter_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.448ns  (logic 1.456ns (32.738%)  route 2.992ns (67.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          2.992     4.448    rst_IBUF
    SLICE_X60Y54         FDCE                                         f  sec_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X60Y54         FDCE                                         r  sec_counter_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sec_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 1.456ns (34.722%)  route 2.738ns (65.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=68, routed)          2.738     4.194    rst_IBUF
    SLICE_X60Y53         FDCE                                         f  sec_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X60Y53         FDCE                                         r  sec_counter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_activate_counter_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.224ns (31.752%)  route 0.482ns (68.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=68, routed)          0.482     0.706    rst_IBUF
    SLICE_X62Y42         FDCE                                         f  led_activate_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  led_activate_counter_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_activate_counter_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.224ns (31.752%)  route 0.482ns (68.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=68, routed)          0.482     0.706    rst_IBUF
    SLICE_X62Y42         FDCE                                         f  led_activate_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  led_activate_counter_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_activate_counter_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.224ns (31.752%)  route 0.482ns (68.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=68, routed)          0.482     0.706    rst_IBUF
    SLICE_X62Y42         FDCE                                         f  led_activate_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  led_activate_counter_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_activate_counter_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.224ns (31.752%)  route 0.482ns (68.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=68, routed)          0.482     0.706    rst_IBUF
    SLICE_X62Y42         FDCE                                         f  led_activate_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X62Y42         FDCE                                         r  led_activate_counter_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_activate_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.224ns (29.901%)  route 0.526ns (70.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=68, routed)          0.526     0.750    rst_IBUF
    SLICE_X64Y40         FDCE                                         f  seg_activate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  seg_activate_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_activate_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.224ns (29.901%)  route 0.526ns (70.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=68, routed)          0.526     0.750    rst_IBUF
    SLICE_X64Y40         FDCE                                         f  seg_activate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  seg_activate_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_activate_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.224ns (29.901%)  route 0.526ns (70.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=68, routed)          0.526     0.750    rst_IBUF
    SLICE_X64Y40         FDCE                                         f  seg_activate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  seg_activate_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_activate_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.224ns (29.901%)  route 0.526ns (70.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=68, routed)          0.526     0.750    rst_IBUF
    SLICE_X64Y40         FDCE                                         f  seg_activate_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  seg_activate_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_activate_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.224ns (29.101%)  route 0.546ns (70.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=68, routed)          0.546     0.771    rst_IBUF
    SLICE_X62Y41         FDCE                                         f  led_activate_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  led_activate_counter_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_activate_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.224ns (29.101%)  route 0.546ns (70.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  rst_IBUF_inst/O
                         net (fo=68, routed)          0.546     0.771    rst_IBUF
    SLICE_X62Y41         FDCE                                         f  led_activate_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  led_activate_counter_reg[13]/C





