{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659188240744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659188240764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 30 10:37:20 2022 " "Processing started: Sat Jul 30 10:37:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659188240764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659188240764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MICTestebench -c MICTestebench " "Command: quartus_map --read_settings_files=on --write_settings_files=off MICTestebench -c MICTestebench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659188240764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659188241817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659188241817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ok_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_ok_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_OK_Gen-behavioral " "Found design unit 1: Data_OK_Gen-behavioral" {  } { { "Data_Ok_Gen.vhd" "" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/Data_Ok_Gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659188257574 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_OK_Gen " "Found entity 1: Data_OK_Gen" {  } { { "Data_Ok_Gen.vhd" "" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/Data_Ok_Gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659188257574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659188257574 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ProjetoMIC.vhd " "Can't analyze file -- file ProjetoMIC.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1659188257590 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Testebench.vhd " "Can't analyze file -- file Testebench.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1659188257607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_mic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_mic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROJETO_MIC-comportamental " "Found design unit 1: PROJETO_MIC-comportamental" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/PROJETO_MIC.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659188257617 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROJETO_MIC " "Found entity 1: PROJETO_MIC" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/PROJETO_MIC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659188257617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659188257617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROJETO_MIC " "Elaborating entity \"PROJETO_MIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659188257687 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_MAR PROJETO_MIC.vhd(107) " "VHDL Process Statement warning at PROJETO_MIC.vhd(107): signal \"REG_MAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/PROJETO_MIC.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659188257709 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_MBR_OUT PROJETO_MIC.vhd(119) " "VHDL Process Statement warning at PROJETO_MIC.vhd(119): signal \"REG_MBR_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/PROJETO_MIC.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659188257709 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_MBR_IN PROJETO_MIC.vhd(131) " "VHDL Process Statement warning at PROJETO_MIC.vhd(131): signal \"REG_MBR_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/PROJETO_MIC.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659188257709 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RD_OUT PROJETO_MIC.vhd(143) " "VHDL Process Statement warning at PROJETO_MIC.vhd(143): signal \"RD_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/PROJETO_MIC.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659188257709 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR_OUT PROJETO_MIC.vhd(155) " "VHDL Process Statement warning at PROJETO_MIC.vhd(155): signal \"WR_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/PROJETO_MIC.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1659188257709 "|PROJETO_MIC"}
{ "Warning" "WSGN_SEARCH_FILE" "mic_banck_registers.vhd 2 1 " "Using design file mic_banck_registers.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIC_Banck_Registers-behavioral " "Found design unit 1: MIC_Banck_Registers-behavioral" {  } { { "mic_banck_registers.vhd" "" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/mic_banck_registers.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659188257812 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIC_Banck_Registers " "Found entity 1: MIC_Banck_Registers" {  } { { "mic_banck_registers.vhd" "" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/mic_banck_registers.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659188257812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1659188257812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIC_Banck_Registers MIC_Banck_Registers:Registers " "Elaborating entity \"MIC_Banck_Registers\" for hierarchy \"MIC_Banck_Registers:Registers\"" {  } { { "PROJETO_MIC.vhd" "Registers" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/PROJETO_MIC.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659188257817 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mic_amux_alu.vhd 2 1 " "Using design file mic_amux_alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIC_amux_alu-behavioral " "Found design unit 1: MIC_amux_alu-behavioral" {  } { { "mic_amux_alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/mic_amux_alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659188257971 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIC_amux_alu " "Found entity 1: MIC_amux_alu" {  } { { "mic_amux_alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/mic_amux_alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659188257971 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1659188257971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIC_amux_alu MIC_amux_alu:MUX_ALU_DESLOCADOR " "Elaborating entity \"MIC_amux_alu\" for hierarchy \"MIC_amux_alu:MUX_ALU_DESLOCADOR\"" {  } { { "PROJETO_MIC.vhd" "MUX_ALU_DESLOCADOR" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/PROJETO_MIC.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659188257973 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mic_banck_registers.vhd" "" { Text "C:/intelFPGA_lite/18.1/arquitetura/testebenchMic/mic_banck_registers.vhd" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1659188259449 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1659188259449 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659188259901 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659188261960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659188261960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "845 " "Implemented 845 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659188262289 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659188262289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "772 " "Implemented 772 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659188262289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659188262289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659188262329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 30 10:37:42 2022 " "Processing ended: Sat Jul 30 10:37:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659188262329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659188262329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659188262329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659188262329 ""}
