// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (C) 2019 Marvell International Ltd.
 *
 * Device tree for the CN9131-DB board.
 */

<<<<<<< HEAD
<<<<<<< HEAD
#include "cn9131-db.dtsi"

/ {
	model = "Marvell Armada CN9131-DB setup A";
};

/* Setup A has SPI1 flash as a boot device, while setup B uses NAND flash.
 * Since CP0 SPI1 and CP0 NAND are sharing some pins, they cannot be activated
 * simultaneously. When SPI controller is enabled, NAND should be disabled.
 */

&cp0_spi1 {
	status = "okay";
};

=======
#include "cn9130-db.dts"
=======
#include "cn9131-db.dtsi"
>>>>>>> a8fa06cfb065a2e9663fe7ce32162762b5fcef5b

/ {
	model = "Marvell Armada CN9131-DB setup A";
};

/* Setup A has SPI1 flash as a boot device, while setup B uses NAND flash.
 * Since CP0 SPI1 and CP0 NAND are sharing some pins, they cannot be activated
 * simultaneously. When SPI controller is enabled, NAND should be disabled.
 */

&cp0_spi1 {
	status = "okay";
};

<<<<<<< HEAD
&cp1_usb3_1 {
	status = "okay";
	usb-phy = <&cp1_usb3_0_phy0>;
	/* Generic PHY, providing serdes lanes */
	phys = <&cp1_comphy3 1>, <&cp1_utmi1>;
	phy-names = "usb", "utmi";
	dr_mode = "host";
};
>>>>>>> d5cf6b5674f37a44bbece21e8ef09dbcf9515554
=======
>>>>>>> a8fa06cfb065a2e9663fe7ce32162762b5fcef5b
