Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jul 20 17:17:35 2018
| Host         : laptopASUS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      5 |            1 |
|     12 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             202 |           74 |
| Yes          | No                    | No                     |             182 |           48 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1750 |          258 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                             Enable Signal                             |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG            |                                                                       |                                                             |                1 |              1 |
|  newClockUt/inst/clk_out1 | const/hexToSinXp/sinXp/sin10x/sin_wavePWM/PWM_counter/PWM_pulse_reg_2 | const/reset_reg_0                                           |                1 |              2 |
|  newClockUt/inst/clk_out1 |                                                                       |                                                             |                3 |              5 |
|  newClockUt/inst/clk_out1 | const/hexToSinXp/sinXp/sin10x/clockNew/previous_offset                | const/hexToSinXp/sinXp/sin10x/clockNew/sample_select_reg[5] |                7 |             12 |
|  CLK_IBUF_BUFG            |                                                                       | clear                                                       |               16 |             64 |
|  newClockUt/inst/clk_out1 |                                                                       | const/reset_reg_0                                           |               58 |            138 |
|  newClockUt/inst/clk_out1 | const/hexToSinXp/sinXp/hexSending                                     |                                                             |               96 |            364 |
|  newClockUt/inst/clk_out1 | const/hexToSinXp/sinXp/hexSending                                     | const/reset_reg_0                                           |              250 |           1736 |
+---------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+


