0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sim_1/new/Top_tb.v,1556449290,verilog,,,,Top_tb,,,,,,,,
C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v,1557899964,verilog,,C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v,,ALU,,,,,,,,
C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v,1557911414,verilog,,C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v,,ALUCtr,,,,,,,,
C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v,1557898861,verilog,,C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/new/InstMemory.v,,Ctr,,,,,,,,
C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab04again/lab04again.srcs/sources_1/new/Registers.v,1557900050,verilog,,C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/new/Top.v,,Registers,,,,,,,,
C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab04again/lab04again.srcs/sources_1/new/dataMemory.v,1557900116,verilog,,C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab04again/lab04again.srcs/sources_1/new/signext.v,,dataMemory,,,,,,,,
C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab04again/lab04again.srcs/sources_1/new/signext.v,1557900159,verilog,,C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sim_1/new/Top_tb.v,,signext,,,,,,,,
C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/new/InstMemory.v,1557907090,verilog,,C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab04again/lab04again.srcs/sources_1/new/Registers.v,,InstMemory,,,,,,,,
C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/new/Top.v,1557901275,verilog,,C:/Users/12043/Desktop/yes/cxrrrrrrrrrrrrrrr/project_5finalllllllll/project_5finalllllllll.srcs/sources_1/imports/archlabs/lab04again/lab04again.srcs/sources_1/new/dataMemory.v,,Top,,,,,,,,
