--
--	Conversion of cfp_reader.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Jun 05 17:21:27 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL clk_30kHz : bit;
SIGNAL \Timer_1:Net_260\ : bit;
SIGNAL \Timer_1:Net_266\ : bit;
SIGNAL zero : bit;
SIGNAL Net_12 : bit;
SIGNAL \Timer_1:Net_51\ : bit;
SIGNAL \Timer_1:Net_261\ : bit;
SIGNAL \Timer_1:Net_57\ : bit;
SIGNAL Net_2214 : bit;
SIGNAL Net_2231 : bit;
SIGNAL \Timer_1:Net_102\ : bit;
SIGNAL Net_2056 : bit;
SIGNAL \PWM_1:PWMUDB:km_run\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL one : bit;
SIGNAL \PWM_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:hwEnable\ : bit;
SIGNAL Net_758 : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_1866 : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_1:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:compare1\ : bit;
SIGNAL \PWM_1:PWMUDB:compare2\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_1:Net_101\ : bit;
SIGNAL \PWM_1:Net_96\ : bit;
SIGNAL Net_1842 : bit;
SIGNAL Net_1843 : bit;
SIGNAL \PWM_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2197 : bit;
SIGNAL Net_1844 : bit;
SIGNAL \PWM_1:Net_55\ : bit;
SIGNAL Net_1841 : bit;
SIGNAL \PWM_1:Net_113\ : bit;
SIGNAL \PWM_1:Net_107\ : bit;
SIGNAL \PWM_1:Net_114\ : bit;
TERMINAL Net_2173 : bit;
SIGNAL tmpOE__MDIO_M_net_0 : bit;
SIGNAL Net_2086 : bit;
SIGNAL Net_2071 : bit;
SIGNAL tmpIO_0__MDIO_M_net_0 : bit;
TERMINAL Net_2203 : bit;
TERMINAL Net_954 : bit;
SIGNAL tmpINTERRUPT_0__MDIO_M_net_0 : bit;
TERMINAL Net_2178 : bit;
TERMINAL Net_2161 : bit;
SIGNAL tmpOE__MDC_M_net_0 : bit;
SIGNAL Net_2069 : bit;
SIGNAL tmpFB_0__MDC_M_net_0 : bit;
SIGNAL tmpIO_0__MDC_M_net_0 : bit;
TERMINAL Net_2202 : bit;
TERMINAL Net_2089 : bit;
SIGNAL tmpINTERRUPT_0__MDC_M_net_0 : bit;
SIGNAL tmpOE__LED_2_net_0 : bit;
SIGNAL tmpFB_0__LED_2_net_0 : bit;
SIGNAL tmpIO_0__LED_2_net_0 : bit;
TERMINAL tmpSIOVREF__LED_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_2_net_0 : bit;
TERMINAL Net_652 : bit;
TERMINAL Net_2176 : bit;
TERMINAL Net_1887 : bit;
TERMINAL Net_2141 : bit;
TERMINAL Net_2136 : bit;
SIGNAL tmpOE__LED_1_net_0 : bit;
SIGNAL Net_789 : bit;
SIGNAL tmpFB_0__LED_1_net_0 : bit;
SIGNAL tmpIO_0__LED_1_net_0 : bit;
TERMINAL tmpSIOVREF__LED_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_1_net_0 : bit;
TERMINAL Net_2143 : bit;
SIGNAL \USBUART_1:Net_1010\ : bit;
SIGNAL \USBUART_1:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:Net_597\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:Net_1000\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_1243 : bit;
SIGNAL \USBUART_1:Net_1889\ : bit;
SIGNAL \USBUART_1:Net_1876\ : bit;
SIGNAL \USBUART_1:ep_int_8\ : bit;
SIGNAL \USBUART_1:ep_int_7\ : bit;
SIGNAL \USBUART_1:ep_int_6\ : bit;
SIGNAL \USBUART_1:ep_int_5\ : bit;
SIGNAL \USBUART_1:ep_int_4\ : bit;
SIGNAL \USBUART_1:ep_int_3\ : bit;
SIGNAL \USBUART_1:ep_int_2\ : bit;
SIGNAL \USBUART_1:ep_int_1\ : bit;
SIGNAL \USBUART_1:ep_int_0\ : bit;
SIGNAL \USBUART_1:Net_95\ : bit;
SIGNAL \USBUART_1:dma_request_7\ : bit;
SIGNAL \USBUART_1:dma_request_6\ : bit;
SIGNAL \USBUART_1:dma_request_5\ : bit;
SIGNAL \USBUART_1:dma_request_4\ : bit;
SIGNAL \USBUART_1:dma_request_3\ : bit;
SIGNAL \USBUART_1:dma_request_2\ : bit;
SIGNAL \USBUART_1:dma_request_1\ : bit;
SIGNAL \USBUART_1:dma_request_0\ : bit;
SIGNAL \USBUART_1:dma_terminate\ : bit;
SIGNAL \USBUART_1:dma_complete_0\ : bit;
SIGNAL \USBUART_1:Net_1922\ : bit;
SIGNAL \USBUART_1:dma_complete_1\ : bit;
SIGNAL \USBUART_1:Net_1921\ : bit;
SIGNAL \USBUART_1:dma_complete_2\ : bit;
SIGNAL \USBUART_1:Net_1920\ : bit;
SIGNAL \USBUART_1:dma_complete_3\ : bit;
SIGNAL \USBUART_1:Net_1919\ : bit;
SIGNAL \USBUART_1:dma_complete_4\ : bit;
SIGNAL \USBUART_1:Net_1918\ : bit;
SIGNAL \USBUART_1:dma_complete_5\ : bit;
SIGNAL \USBUART_1:Net_1917\ : bit;
SIGNAL \USBUART_1:dma_complete_6\ : bit;
SIGNAL \USBUART_1:Net_1916\ : bit;
SIGNAL \USBUART_1:dma_complete_7\ : bit;
SIGNAL \USBUART_1:Net_1915\ : bit;
SIGNAL tmpOE__MOD_ABS_net_0 : bit;
SIGNAL Net_2211 : bit;
SIGNAL tmpIO_0__MOD_ABS_net_0 : bit;
TERMINAL tmpSIOVREF__MOD_ABS_net_0 : bit;
TERMINAL Net_2187 : bit;
SIGNAL tmpINTERRUPT_0__MOD_ABS_net_0 : bit;
SIGNAL \PWM_2:PWMUDB:km_run\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:control_7\ : bit;
SIGNAL \PWM_2:PWMUDB:control_6\ : bit;
SIGNAL \PWM_2:PWMUDB:control_5\ : bit;
SIGNAL \PWM_2:PWMUDB:control_4\ : bit;
SIGNAL \PWM_2:PWMUDB:control_3\ : bit;
SIGNAL \PWM_2:PWMUDB:control_2\ : bit;
SIGNAL \PWM_2:PWMUDB:control_1\ : bit;
SIGNAL \PWM_2:PWMUDB:control_0\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_2:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_2:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_2:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_2:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_2:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_2:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_2:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:compare1\ : bit;
SIGNAL \PWM_2:PWMUDB:compare2\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_2:Net_101\ : bit;
SIGNAL \PWM_2:Net_96\ : bit;
SIGNAL Net_1868 : bit;
SIGNAL Net_1869 : bit;
SIGNAL \PWM_2:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODIN3_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODIN3_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2196 : bit;
SIGNAL Net_1870 : bit;
SIGNAL \PWM_2:Net_55\ : bit;
SIGNAL Net_1867 : bit;
SIGNAL \PWM_2:Net_113\ : bit;
SIGNAL \PWM_2:Net_107\ : bit;
SIGNAL \PWM_2:Net_114\ : bit;
SIGNAL \MDIO_host_2:synced_clock\ : bit;
SIGNAL \MDIO_host_2:status_val_0\ : bit;
SIGNAL \MDIO_host_2:f0_bus_stat\ : bit;
SIGNAL \MDIO_host_2:status_val_1\ : bit;
SIGNAL \MDIO_host_2:State_2\ : bit;
SIGNAL \MDIO_host_2:State_1\ : bit;
SIGNAL \MDIO_host_2:State_0\ : bit;
SIGNAL \MDIO_host_2:status_val_2\ : bit;
SIGNAL \MDIO_host_2:counter_6\ : bit;
SIGNAL \MDIO_host_2:counter_5\ : bit;
SIGNAL \MDIO_host_2:counter_4\ : bit;
SIGNAL \MDIO_host_2:counter_3\ : bit;
SIGNAL \MDIO_host_2:counter_2\ : bit;
SIGNAL \MDIO_host_2:counter_1\ : bit;
SIGNAL \MDIO_host_2:counter_0\ : bit;
SIGNAL \MDIO_host_2:status_val_3\ : bit;
SIGNAL \MDIO_host_2:f1_bus_stat\ : bit;
SIGNAL \MDIO_host_2:status_val_7\ : bit;
SIGNAL \MDIO_host_2:status_val_6\ : bit;
SIGNAL \MDIO_host_2:status_val_5\ : bit;
SIGNAL \MDIO_host_2:status_val_4\ : bit;
SIGNAL \MDIO_host_2:control_7\ : bit;
SIGNAL \MDIO_host_2:control_6\ : bit;
SIGNAL \MDIO_host_2:control_5\ : bit;
SIGNAL \MDIO_host_2:control_4\ : bit;
SIGNAL \MDIO_host_2:control_3\ : bit;
SIGNAL \MDIO_host_2:control_2\ : bit;
SIGNAL \MDIO_host_2:control_1\ : bit;
SIGNAL \MDIO_host_2:control_0\ : bit;
SIGNAL \MDIO_host_2:mdio_rw\ : bit;
SIGNAL Net_2098 : bit;
SIGNAL \MDIO_host_2:ld_count\ : bit;
SIGNAL \MDIO_host_2:en_count\ : bit;
SIGNAL \MDIO_host_2:tc\ : bit;
SIGNAL Net_2054 : bit;
SIGNAL \MDIO_host_2:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \MDIO_host_2:f0_blk_stat\ : bit;
SIGNAL \MDIO_host_2:cfg_2\ : bit;
SIGNAL \MDIO_host_2:cfg_1\ : bit;
SIGNAL \MDIO_host_2:cfg_0\ : bit;
SIGNAL \MDIO_host_2:so\ : bit;
SIGNAL \MDIO_host_2:cntrl16:ce0_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ce0_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:cl0_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:cl0_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:z0_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:z0_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ff0_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ff0_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ce1_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ce1_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:cl1_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:cl1_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:z1_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:z1_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ff1_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ff1_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ov_msb_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:co_msb_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:cmsb_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:nc2\ : bit;
SIGNAL \MDIO_host_2:nc1\ : bit;
SIGNAL \MDIO_host_2:nc3\ : bit;
SIGNAL \MDIO_host_2:nc4\ : bit;
SIGNAL \MDIO_host_2:cntrl16:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:z0_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:z1_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:so_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:carry\ : bit;
SIGNAL \MDIO_host_2:cntrl16:sh_right\ : bit;
SIGNAL \MDIO_host_2:cntrl16:sh_left\ : bit;
SIGNAL \MDIO_host_2:cntrl16:msb\ : bit;
SIGNAL \MDIO_host_2:cntrl16:cmp_eq_1\ : bit;
SIGNAL \MDIO_host_2:cntrl16:cmp_eq_0\ : bit;
SIGNAL \MDIO_host_2:cntrl16:cmp_lt_1\ : bit;
SIGNAL \MDIO_host_2:cntrl16:cmp_lt_0\ : bit;
SIGNAL \MDIO_host_2:cntrl16:cmp_zero_1\ : bit;
SIGNAL \MDIO_host_2:cntrl16:cmp_zero_0\ : bit;
SIGNAL \MDIO_host_2:cntrl16:cmp_ff_1\ : bit;
SIGNAL \MDIO_host_2:cntrl16:cmp_ff_0\ : bit;
SIGNAL \MDIO_host_2:cntrl16:cap_1\ : bit;
SIGNAL \MDIO_host_2:cntrl16:cap_0\ : bit;
SIGNAL \MDIO_host_2:cntrl16:cfb\ : bit;
SIGNAL \MDIO_host_2:cntrl16:ce0_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ce0_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:cl0_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:cl0_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:z0_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:z0_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ff0_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ff0_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ce1_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ce1_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:cl1_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:cl1_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:z1_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:z1_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ff1_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ff1_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ov_msb_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:co_msb_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:cmsb_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:z0_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:z1_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:so_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:cntrl16:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MDIO_host_2:cntrl16:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:newa_6\ : bit;
SIGNAL \MDIO_host_2:MODIN1_6\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:newa_5\ : bit;
SIGNAL \MDIO_host_2:MODIN1_5\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:newa_4\ : bit;
SIGNAL \MDIO_host_2:MODIN1_4\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:newa_3\ : bit;
SIGNAL \MDIO_host_2:MODIN1_3\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:newa_2\ : bit;
SIGNAL \MDIO_host_2:MODIN1_2\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:newa_1\ : bit;
SIGNAL \MDIO_host_2:MODIN1_1\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:newa_0\ : bit;
SIGNAL \MDIO_host_2:MODIN1_0\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:newb_6\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:newb_5\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:newb_4\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:newb_3\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:newb_2\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:newb_1\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:newb_0\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:dataa_6\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:dataa_5\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:dataa_4\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:dataa_3\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:dataa_2\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:dataa_1\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:dataa_0\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:datab_6\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:datab_5\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:datab_4\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:datab_3\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:datab_2\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:datab_1\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:datab_0\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:lta_6\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:gta_6\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:lta_5\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:gta_5\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:lta_4\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:gta_4\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:lta_3\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:gta_3\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:lta_2\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:gta_2\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:lta_1\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:gta_1\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:lta_0\ : bit;
SIGNAL \MDIO_host_2:MODULE_1:g2:a0:gta_0\ : bit;
SIGNAL tmpOE__LED_3_net_0 : bit;
SIGNAL tmpFB_0__LED_3_net_0 : bit;
SIGNAL tmpIO_0__LED_3_net_0 : bit;
TERMINAL tmpSIOVREF__LED_3_net_0 : bit;
TERMINAL Net_2165 : bit;
SIGNAL tmpINTERRUPT_0__LED_3_net_0 : bit;
TERMINAL Net_2172 : bit;
SIGNAL tmpOE__MOD_RST_net_0 : bit;
SIGNAL tmpFB_0__MOD_RST_net_0 : bit;
SIGNAL tmpIO_0__MOD_RST_net_0 : bit;
TERMINAL tmpSIOVREF__MOD_RST_net_0 : bit;
TERMINAL Net_2188 : bit;
SIGNAL tmpINTERRUPT_0__MOD_RST_net_0 : bit;
SIGNAL tmpOE__LED_4_data_net_0 : bit;
SIGNAL tmpFB_0__LED_4_data_net_0 : bit;
SIGNAL tmpIO_0__LED_4_data_net_0 : bit;
TERMINAL tmpSIOVREF__LED_4_data_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_4_data_net_0 : bit;
SIGNAL tmpOE__MOD_GALM_net_0 : bit;
SIGNAL tmpFB_0__MOD_GALM_net_0 : bit;
SIGNAL tmpIO_0__MOD_GALM_net_0 : bit;
TERMINAL tmpSIOVREF__MOD_GALM_net_0 : bit;
TERMINAL Net_2192 : bit;
SIGNAL tmpINTERRUPT_0__MOD_GALM_net_0 : bit;
SIGNAL tmpOE__MOD_RX_LOS_net_0 : bit;
SIGNAL tmpFB_0__MOD_RX_LOS_net_0 : bit;
SIGNAL tmpIO_0__MOD_RX_LOS_net_0 : bit;
TERMINAL tmpSIOVREF__MOD_RX_LOS_net_0 : bit;
TERMINAL Net_2191 : bit;
SIGNAL tmpINTERRUPT_0__MOD_RX_LOS_net_0 : bit;
SIGNAL tmpOE__I_PRG_CNTL_net_2 : bit;
SIGNAL tmpOE__I_PRG_CNTL_net_1 : bit;
SIGNAL tmpOE__I_PRG_CNTL_net_0 : bit;
SIGNAL tmpFB_2__I_PRG_CNTL_net_2 : bit;
SIGNAL tmpFB_2__I_PRG_CNTL_net_1 : bit;
SIGNAL tmpFB_2__I_PRG_CNTL_net_0 : bit;
SIGNAL tmpIO_2__I_PRG_CNTL_net_2 : bit;
SIGNAL tmpIO_2__I_PRG_CNTL_net_1 : bit;
SIGNAL tmpIO_2__I_PRG_CNTL_net_0 : bit;
TERMINAL tmpSIOVREF__I_PRG_CNTL_net_0 : bit;
TERMINAL Net_2185 : bit;
TERMINAL Net_2195 : bit;
TERMINAL Net_2194 : bit;
SIGNAL tmpINTERRUPT_0__I_PRG_CNTL_net_0 : bit;
SIGNAL tmpOE__O_ALM_net_2 : bit;
SIGNAL tmpOE__O_ALM_net_1 : bit;
SIGNAL tmpOE__O_ALM_net_0 : bit;
SIGNAL Net_2212 : bit;
SIGNAL Net_2152 : bit;
SIGNAL Net_2151 : bit;
SIGNAL tmpIO_2__O_ALM_net_2 : bit;
SIGNAL tmpIO_2__O_ALM_net_1 : bit;
SIGNAL tmpIO_2__O_ALM_net_0 : bit;
TERMINAL tmpSIOVREF__O_ALM_net_0 : bit;
TERMINAL Net_2156 : bit;
TERMINAL Net_2155 : bit;
TERMINAL Net_2154 : bit;
SIGNAL tmpINTERRUPT_0__O_ALM_net_0 : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL Net_2086D : bit;
SIGNAL Net_2069D : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \MDIO_host_2:State_2\\D\ : bit;
SIGNAL \MDIO_host_2:State_1\\D\ : bit;
SIGNAL \MDIO_host_2:State_0\\D\ : bit;
SIGNAL \MDIO_host_2:cfg_2\\D\ : bit;
SIGNAL \MDIO_host_2:cfg_1\\D\ : bit;
SIGNAL \MDIO_host_2:cfg_0\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\PWM_1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_1:PWMUDB:tc_i\);

\PWM_1:PWMUDB:dith_count_1\\D\ <= ((not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\)
	OR (not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_1\));

\PWM_1:PWMUDB:dith_count_0\\D\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:tc_i\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\));

\PWM_1:PWMUDB:tc_i_reg\\D\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:tc_i\));

\PWM_1:PWMUDB:pwm_i\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_less\));

\PWM_2:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_2:PWMUDB:tc_i\);

\PWM_2:PWMUDB:dith_count_1\\D\ <= ((not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_0\)
	OR (not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_1\));

\PWM_2:PWMUDB:dith_count_0\\D\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:tc_i\)
	OR (not \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_0\));

\PWM_2:PWMUDB:tc_i_reg\\D\ <= ((\PWM_2:PWMUDB:runmode_enable\ and \PWM_2:PWMUDB:tc_i\));

\PWM_2:PWMUDB:pwm_i\ <= ((\PWM_2:PWMUDB:runmode_enable\ and \PWM_2:PWMUDB:cmp1_less\));

Net_789 <= ((not Net_2196 and Net_2197)
	OR (not Net_2197 and Net_2196));

\MDIO_host_2:status_val_1\ <= ((not \MDIO_host_2:State_2\ and not \MDIO_host_2:State_1\ and not \MDIO_host_2:State_0\));

\MDIO_host_2:status_val_2\ <= ((not \MDIO_host_2:State_2\ and not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_5\ and \MDIO_host_2:State_1\ and \MDIO_host_2:State_0\ and \MDIO_host_2:counter_4\ and \MDIO_host_2:counter_3\ and \MDIO_host_2:counter_2\ and \MDIO_host_2:counter_1\ and \MDIO_host_2:counter_0\));

Net_2098 <= ((\MDIO_host_2:State_2\ and \MDIO_host_2:State_1\ and \MDIO_host_2:State_0\));

\MDIO_host_2:State_2\\D\ <= ((not \MDIO_host_2:State_2\ and not \MDIO_host_2:State_0\ and not \MDIO_host_2:counter_5\ and not \MDIO_host_2:counter_4\ and not \MDIO_host_2:counter_3\ and not \MDIO_host_2:counter_2\ and not \MDIO_host_2:counter_1\ and not \MDIO_host_2:counter_0\ and \MDIO_host_2:State_1\ and \MDIO_host_2:counter_6\ and \MDIO_host_2:control_0\)
	OR (not \MDIO_host_2:State_2\ and not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_5\ and not \MDIO_host_2:counter_4\ and not \MDIO_host_2:counter_3\ and not \MDIO_host_2:counter_2\ and not \MDIO_host_2:counter_1\ and not \MDIO_host_2:counter_0\ and \MDIO_host_2:State_1\ and \MDIO_host_2:State_0\)
	OR (not \MDIO_host_2:State_1\ and not \MDIO_host_2:State_0\ and \MDIO_host_2:State_2\));

\MDIO_host_2:State_1\\D\ <= ((not \MDIO_host_2:State_1\ and not \MDIO_host_2:State_0\ and not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_5\ and not \MDIO_host_2:counter_4\ and not \MDIO_host_2:counter_3\ and not \MDIO_host_2:counter_2\ and not \MDIO_host_2:counter_1\ and not \MDIO_host_2:counter_0\ and \MDIO_host_2:State_2\)
	OR (not \MDIO_host_2:State_2\ and not \MDIO_host_2:control_0\ and \MDIO_host_2:State_1\)
	OR (not \MDIO_host_2:State_2\ and \MDIO_host_2:State_1\ and \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:State_2\ and \MDIO_host_2:State_1\ and \MDIO_host_2:counter_1\)
	OR (not \MDIO_host_2:State_2\ and \MDIO_host_2:State_1\ and \MDIO_host_2:counter_2\)
	OR (not \MDIO_host_2:State_2\ and \MDIO_host_2:State_1\ and \MDIO_host_2:counter_3\)
	OR (not \MDIO_host_2:State_2\ and \MDIO_host_2:State_1\ and \MDIO_host_2:counter_4\)
	OR (not \MDIO_host_2:State_2\ and \MDIO_host_2:State_1\ and \MDIO_host_2:counter_5\)
	OR (not \MDIO_host_2:State_2\ and not \MDIO_host_2:counter_6\ and \MDIO_host_2:State_1\)
	OR (not \MDIO_host_2:State_2\ and \MDIO_host_2:State_0\));

\MDIO_host_2:State_0\\D\ <= ((not \MDIO_host_2:State_1\ and not \MDIO_host_2:State_0\ and not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_5\ and not \MDIO_host_2:counter_4\ and not \MDIO_host_2:counter_3\ and not \MDIO_host_2:counter_2\ and not \MDIO_host_2:counter_1\ and not \MDIO_host_2:counter_0\ and \MDIO_host_2:State_2\)
	OR (not \MDIO_host_2:State_2\ and not \MDIO_host_2:counter_5\ and not \MDIO_host_2:counter_4\ and not \MDIO_host_2:counter_3\ and not \MDIO_host_2:counter_2\ and not \MDIO_host_2:counter_1\ and not \MDIO_host_2:counter_0\ and not \MDIO_host_2:control_0\ and \MDIO_host_2:State_1\ and \MDIO_host_2:counter_6\)
	OR (not \MDIO_host_2:State_2\ and not \MDIO_host_2:State_1\ and not \MDIO_host_2:State_0\ and not \MDIO_host_2:f0_blk_stat\)
	OR (not \MDIO_host_2:f0_blk_stat\ and \MDIO_host_2:State_1\ and \MDIO_host_2:State_0\)
	OR (not \MDIO_host_2:State_2\ and \MDIO_host_2:State_1\ and \MDIO_host_2:State_0\));

\MDIO_host_2:cfg_2\\D\ <= ((not \MDIO_host_2:State_2\ and not \MDIO_host_2:State_0\ and \MDIO_host_2:State_1\ and \MDIO_host_2:cfg_2\));

\MDIO_host_2:cfg_1\\D\ <= ((not \MDIO_host_2:State_1\ and not \MDIO_host_2:State_0\ and \MDIO_host_2:State_2\ and \MDIO_host_2:counter_1\ and \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:State_1\ and not \MDIO_host_2:State_0\ and \MDIO_host_2:State_2\ and \MDIO_host_2:counter_2\ and \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:State_1\ and not \MDIO_host_2:State_0\ and \MDIO_host_2:State_2\ and \MDIO_host_2:counter_3\ and \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:State_1\ and not \MDIO_host_2:State_0\ and \MDIO_host_2:State_2\ and \MDIO_host_2:counter_4\ and \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:State_1\ and not \MDIO_host_2:State_0\ and not \MDIO_host_2:counter_5\ and \MDIO_host_2:State_2\ and \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:State_1\ and not \MDIO_host_2:State_0\ and \MDIO_host_2:State_2\ and \MDIO_host_2:counter_6\ and \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:State_2\ and \MDIO_host_2:State_1\ and \MDIO_host_2:State_0\ and \MDIO_host_2:counter_1\ and \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:State_2\ and \MDIO_host_2:State_1\ and \MDIO_host_2:State_0\ and \MDIO_host_2:counter_2\ and \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:State_2\ and \MDIO_host_2:State_1\ and \MDIO_host_2:State_0\ and \MDIO_host_2:counter_3\ and \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:State_2\ and \MDIO_host_2:State_1\ and \MDIO_host_2:State_0\ and \MDIO_host_2:counter_4\ and \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:State_2\ and not \MDIO_host_2:counter_5\ and \MDIO_host_2:State_1\ and \MDIO_host_2:State_0\ and \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:State_2\ and \MDIO_host_2:State_1\ and \MDIO_host_2:State_0\ and \MDIO_host_2:counter_6\ and \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:State_2\ and not \MDIO_host_2:State_0\ and \MDIO_host_2:State_1\ and \MDIO_host_2:cfg_1\));

\MDIO_host_2:cfg_0\\D\ <= ((not \MDIO_host_2:State_1\ and not \MDIO_host_2:State_0\ and not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_4\ and not \MDIO_host_2:counter_3\ and not \MDIO_host_2:counter_2\ and not \MDIO_host_2:counter_1\ and \MDIO_host_2:State_2\ and \MDIO_host_2:counter_5\ and \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:State_2\ and not \MDIO_host_2:counter_6\ and not \MDIO_host_2:counter_4\ and not \MDIO_host_2:counter_3\ and not \MDIO_host_2:counter_2\ and not \MDIO_host_2:counter_1\ and \MDIO_host_2:State_1\ and \MDIO_host_2:State_0\ and \MDIO_host_2:counter_5\ and \MDIO_host_2:counter_0\)
	OR (not \MDIO_host_2:State_2\ and not \MDIO_host_2:State_0\ and \MDIO_host_2:State_1\ and \MDIO_host_2:cfg_0\)
	OR (not \MDIO_host_2:State_2\ and not \MDIO_host_2:State_1\ and not \MDIO_host_2:State_0\ and not \MDIO_host_2:f0_blk_stat\));

Net_2086D <= ((not \MDIO_host_2:State_2\ and not \MDIO_host_2:State_0\)
	OR (not \MDIO_host_2:State_1\ and \MDIO_host_2:State_0\)
	OR (\MDIO_host_2:State_2\ and \MDIO_host_2:State_1\)
	OR \MDIO_host_2:so\);

Net_2069D <= ((not \MDIO_host_2:State_2\ and not \MDIO_host_2:State_1\ and not \MDIO_host_2:State_0\)
	OR (\MDIO_host_2:State_2\ and \MDIO_host_2:State_0\)
	OR (\MDIO_host_2:State_2\ and \MDIO_host_2:State_1\)
	OR not Net_2069);

\Timer_1:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>clk_30kHz,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_2231,
		compare=>\Timer_1:Net_261\,
		interrupt=>\Timer_1:Net_57\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d6ea1ea9-8e91-44e7-92b5-e30c87bc4254",
		source_clock_id=>"",
		divisor=>0,
		period=>"166666666.666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2056,
		dig_domain_out=>open);
\PWM_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk_30kHz,
		enable=>one,
		clock_out=>\PWM_1:PWMUDB:ClockOutFromEnBlock\);
\PWM_1:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_1:PWMUDB:cmp1_eq\,
		cl0=>\PWM_1:PWMUDB:cmp1_less\,
		z0=>\PWM_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_1:PWMUDB:cmp2_eq\,
		cl1=>\PWM_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_1:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
PWR_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2173);
MDIO_M:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5a697358-0c3a-4c83-a844-51eee02b847f",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"0",
		sio_ibuf=>"1",
		sio_info=>"01",
		sio_obuf=>"1",
		sio_refsel=>"1",
		sio_vtrip=>"0",
		sio_vohsel=>"000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2086,
		fb=>Net_2071,
		analog=>(open),
		io=>(tmpIO_0__MDIO_M_net_0),
		siovref=>Net_2203,
		annotation=>Net_954,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MDIO_M_net_0);
D_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_2178, Net_2161));
R_5:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2173, Net_2178));
MDC_M:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b1fda75a-1ad6-4f57-b174-5bdd4593f1ee",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"1",
		sio_ibuf=>"1",
		sio_info=>"01",
		sio_obuf=>"1",
		sio_refsel=>"1",
		sio_vtrip=>"0",
		sio_vohsel=>"000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2069,
		fb=>(tmpFB_0__MDC_M_net_0),
		analog=>(open),
		io=>(tmpIO_0__MDC_M_net_0),
		siovref=>Net_2202,
		annotation=>Net_2089,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MDC_M_net_0);
LED_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0d445b96-2213-4639-bfca-610de5cd02a9",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LED_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_2_net_0),
		siovref=>(tmpSIOVREF__LED_2_net_0),
		annotation=>Net_2161,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_2_net_0);
PWR_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_652);
R_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2173, Net_2176));
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_1887, Net_652));
D_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_1887, Net_2141));
D_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_2176, Net_2136));
LED_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_789,
		fb=>(tmpFB_0__LED_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_1_net_0),
		siovref=>(tmpSIOVREF__LED_1_net_0),
		annotation=>Net_2141,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_1_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8b564099-245f-4733-bfef-748b37ce8c77",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"33333333333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>clk_30kHz,
		dig_domain_out=>open);
R_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2143, Net_2089));
PWR_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2143);
\USBUART_1:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1010\);
\USBUART_1:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dm_net_0\),
		analog=>\USBUART_1:Net_597\,
		io=>(\USBUART_1:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART_1:tmpINTERRUPT_0__Dm_net_0\);
\USBUART_1:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dp_net_0\),
		analog=>\USBUART_1:Net_1000\,
		io=>(\USBUART_1:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART_1:Net_1010\);
\USBUART_1:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART_1:Net_1000\,
		dm=>\USBUART_1:Net_597\,
		sof_int=>Net_1243,
		arb_int=>\USBUART_1:Net_1889\,
		usb_int=>\USBUART_1:Net_1876\,
		ept_int=>(\USBUART_1:ep_int_8\, \USBUART_1:ep_int_7\, \USBUART_1:ep_int_6\, \USBUART_1:ep_int_5\,
			\USBUART_1:ep_int_4\, \USBUART_1:ep_int_3\, \USBUART_1:ep_int_2\, \USBUART_1:ep_int_1\,
			\USBUART_1:ep_int_0\),
		ord_int=>\USBUART_1:Net_95\,
		dma_req=>(\USBUART_1:dma_request_7\, \USBUART_1:dma_request_6\, \USBUART_1:dma_request_5\, \USBUART_1:dma_request_4\,
			\USBUART_1:dma_request_3\, \USBUART_1:dma_request_2\, \USBUART_1:dma_request_1\, \USBUART_1:dma_request_0\),
		dma_termin=>\USBUART_1:dma_terminate\);
\USBUART_1:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_3\);
\USBUART_1:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_2\);
\USBUART_1:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_1\);
\USBUART_1:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_0\);
\USBUART_1:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1876\);
\USBUART_1:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1889\);
\USBUART_1:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1243);
MOD_ABS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"320bbb84-5cfc-49e6-8e39-4018690676cb",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_2211,
		analog=>(open),
		io=>(tmpIO_0__MOD_ABS_net_0),
		siovref=>(tmpSIOVREF__MOD_ABS_net_0),
		annotation=>Net_2187,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOD_ABS_net_0);
\PWM_2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk_30kHz,
		enable=>one,
		clock_out=>\PWM_2:PWMUDB:ClockOutFromEnBlock\);
\PWM_2:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_2:PWMUDB:tc_i\, \PWM_2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_2:PWMUDB:cmp1_eq\,
		cl0=>\PWM_2:PWMUDB:cmp1_less\,
		z0=>\PWM_2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_2:PWMUDB:cmp2_eq\,
		cl1=>\PWM_2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_2:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
\MDIO_host_2:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2056,
		enable=>one,
		clock_out=>\MDIO_host_2:synced_clock\);
\MDIO_host_2:MdioStatusReg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"11111111")
	PORT MAP(reset=>zero,
		clock=>\MDIO_host_2:synced_clock\,
		status=>(zero, zero, zero, zero,
			\MDIO_host_2:status_val_3\, \MDIO_host_2:status_val_2\, \MDIO_host_2:status_val_1\, \MDIO_host_2:status_val_0\));
\MDIO_host_2:MdioControlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\MDIO_host_2:synced_clock\,
		control=>(\MDIO_host_2:control_7\, \MDIO_host_2:control_6\, \MDIO_host_2:control_5\, \MDIO_host_2:control_4\,
			\MDIO_host_2:control_3\, \MDIO_host_2:control_2\, \MDIO_host_2:control_1\, \MDIO_host_2:control_0\));
\MDIO_host_2:MdioCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1111111",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\MDIO_host_2:synced_clock\,
		reset=>zero,
		load=>\MDIO_host_2:status_val_1\,
		enable=>one,
		count=>(\MDIO_host_2:counter_6\, \MDIO_host_2:counter_5\, \MDIO_host_2:counter_4\, \MDIO_host_2:counter_3\,
			\MDIO_host_2:counter_2\, \MDIO_host_2:counter_1\, \MDIO_host_2:counter_0\),
		tc=>\MDIO_host_2:tc\);
\MDIO_host_2:cntrl16:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010001100000000001001010000000000100100000000000010000000000000001000000000000000100000000000000010000000000011111111000000001111111111111111001000000000001000000000011100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\MDIO_host_2:synced_clock\,
		cs_addr=>(\MDIO_host_2:cfg_2\, \MDIO_host_2:cfg_1\, \MDIO_host_2:cfg_0\),
		route_si=>Net_2071,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\MDIO_host_2:nc2\,
		f0_bus_stat=>\MDIO_host_2:nc1\,
		f0_blk_stat=>\MDIO_host_2:nc3\,
		f1_bus_stat=>\MDIO_host_2:nc4\,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\MDIO_host_2:cntrl16:carry\,
		sir=>zero,
		sor=>open,
		sil=>\MDIO_host_2:cntrl16:sh_right\,
		sol=>\MDIO_host_2:cntrl16:sh_left\,
		msbi=>\MDIO_host_2:cntrl16:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\MDIO_host_2:cntrl16:cmp_eq_1\, \MDIO_host_2:cntrl16:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\MDIO_host_2:cntrl16:cmp_lt_1\, \MDIO_host_2:cntrl16:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\MDIO_host_2:cntrl16:cmp_zero_1\, \MDIO_host_2:cntrl16:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\MDIO_host_2:cntrl16:cmp_ff_1\, \MDIO_host_2:cntrl16:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\MDIO_host_2:cntrl16:cap_1\, \MDIO_host_2:cntrl16:cap_0\),
		cfbi=>zero,
		cfbo=>\MDIO_host_2:cntrl16:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MDIO_host_2:cntrl16:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010001100000000001001010000000000100100000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001100000000011100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\MDIO_host_2:synced_clock\,
		cs_addr=>(\MDIO_host_2:cfg_2\, \MDIO_host_2:cfg_1\, \MDIO_host_2:cfg_0\),
		route_si=>Net_2071,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\MDIO_host_2:so\,
		f0_bus_stat=>\MDIO_host_2:status_val_0\,
		f0_blk_stat=>\MDIO_host_2:f0_blk_stat\,
		f1_bus_stat=>\MDIO_host_2:status_val_3\,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\MDIO_host_2:cntrl16:carry\,
		co=>open,
		sir=>\MDIO_host_2:cntrl16:sh_left\,
		sor=>\MDIO_host_2:cntrl16:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\MDIO_host_2:cntrl16:msb\,
		cei=>(\MDIO_host_2:cntrl16:cmp_eq_1\, \MDIO_host_2:cntrl16:cmp_eq_0\),
		ceo=>open,
		cli=>(\MDIO_host_2:cntrl16:cmp_lt_1\, \MDIO_host_2:cntrl16:cmp_lt_0\),
		clo=>open,
		zi=>(\MDIO_host_2:cntrl16:cmp_zero_1\, \MDIO_host_2:cntrl16:cmp_zero_0\),
		zo=>open,
		fi=>(\MDIO_host_2:cntrl16:cmp_ff_1\, \MDIO_host_2:cntrl16:cmp_ff_0\),
		fo=>open,
		capi=>(\MDIO_host_2:cntrl16:cap_1\, \MDIO_host_2:cntrl16:cap_0\),
		capo=>open,
		cfbi=>\MDIO_host_2:cntrl16:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
ISR_MDIO:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2098);
LED_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d8144652-653d-4c54-880a-c93ec1ffe84e",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2211,
		fb=>(tmpFB_0__LED_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_3_net_0),
		siovref=>(tmpSIOVREF__LED_3_net_0),
		annotation=>Net_2165,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_3_net_0);
D_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_2172, Net_2165));
MOD_RST:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f32f12dd-654f-490e-9904-ec41673c6a42",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__MOD_RST_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOD_RST_net_0),
		siovref=>(tmpSIOVREF__MOD_RST_net_0),
		annotation=>Net_2188,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOD_RST_net_0);
LED_4_data:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"db22e86d-277d-4d65-b1bd-1104894db3b0",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LED_4_data_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_4_data_net_0),
		siovref=>(tmpSIOVREF__LED_4_data_net_0),
		annotation=>Net_2136,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_4_data_net_0);
MOD_GALM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8695c641-4d29-429d-a85d-b2c137f8bb81",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__MOD_GALM_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOD_GALM_net_0),
		siovref=>(tmpSIOVREF__MOD_GALM_net_0),
		annotation=>Net_2192,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOD_GALM_net_0);
MOD_RX_LOS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ce0c6b6-83f3-43ad-b285-cd3e4b2c5927",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__MOD_RX_LOS_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOD_RX_LOS_net_0),
		siovref=>(tmpSIOVREF__MOD_RX_LOS_net_0),
		annotation=>Net_2191,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOD_RX_LOS_net_0);
R_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2173, Net_2187));
I_PRG_CNTL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"110110110",
		ibuf_enabled=>"111",
		init_dr_st=>"000",
		input_sync=>"111",
		input_clk_en=>'0',
		input_sync_mode=>"000",
		intr_mode=>"000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"000",
		output_sync=>"000",
		output_clk_en=>'0',
		output_mode=>"000",
		output_reset=>'0',
		output_clock_mode=>"000",
		oe_sync=>"000",
		oe_conn=>"000",
		oe_reset=>'0',
		pin_aliases=>",,",
		pin_mode=>"OOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"111",
		sio_ibuf=>"00000000",
		sio_info=>"000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"101010",
		width=>3,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"111",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"000",
		ovt_slew_control=>"000000",
		ovt_hyst_trim=>"000",
		input_buffer_sel=>"000000")
	PORT MAP(oe=>(one, one, one),
		y=>(zero, zero, zero),
		fb=>(tmpFB_2__I_PRG_CNTL_net_2, tmpFB_2__I_PRG_CNTL_net_1, tmpFB_2__I_PRG_CNTL_net_0),
		analog=>(open, open, open),
		io=>(tmpIO_2__I_PRG_CNTL_net_2, tmpIO_2__I_PRG_CNTL_net_1, tmpIO_2__I_PRG_CNTL_net_0),
		siovref=>(tmpSIOVREF__I_PRG_CNTL_net_0),
		annotation=>(Net_2185, Net_2195, Net_2194),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I_PRG_CNTL_net_0);
R_7:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2173, Net_2172));
R_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2143, Net_954));
O_ALM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c5787130-7fbe-4577-885a-3e324cf4aeeb",
		drive_mode=>"011011011",
		ibuf_enabled=>"111",
		init_dr_st=>"000",
		input_sync=>"000",
		input_clk_en=>'0',
		input_sync_mode=>"000",
		intr_mode=>"000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"000",
		output_sync=>"000",
		output_clk_en=>'0',
		output_mode=>"000",
		output_reset=>'0',
		output_clock_mode=>"000",
		oe_sync=>"000",
		oe_conn=>"000",
		oe_reset=>'0',
		pin_aliases=>",,",
		pin_mode=>"III",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"111",
		sio_ibuf=>"00000000",
		sio_info=>"000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"000000",
		width=>3,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"111",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"000",
		ovt_slew_control=>"000000",
		ovt_hyst_trim=>"000",
		input_buffer_sel=>"000000")
	PORT MAP(oe=>(one, one, one),
		y=>(zero, zero, zero),
		fb=>(Net_2212, Net_2152, Net_2151),
		analog=>(open, open, open),
		io=>(tmpIO_2__O_ALM_net_2, tmpIO_2__O_ALM_net_1, tmpIO_2__O_ALM_net_0),
		siovref=>(tmpSIOVREF__O_ALM_net_0),
		annotation=>(Net_2156, Net_2155, Net_2154),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__O_ALM_net_0);
ISR_TMR1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2231);
\PWM_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:min_kill_reg\);
\PWM_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCapture\);
\PWM_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:trig_last\);
\PWM_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:runmode_enable\);
\PWM_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:sc_kill_tmp\);
\PWM_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:ltch_kill_reg\);
\PWM_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_1\);
\PWM_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_0\);
\PWM_1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:pwm_i\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2197);
\PWM_1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm1_i_reg\);
\PWM_1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm2_i_reg\);
\PWM_1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:tc_i_reg\);
Net_2086:cy_dff
	PORT MAP(d=>Net_2086D,
		clk=>\MDIO_host_2:synced_clock\,
		q=>Net_2086);
Net_2069:cy_dff
	PORT MAP(d=>Net_2069D,
		clk=>\MDIO_host_2:synced_clock\,
		q=>Net_2069);
\PWM_2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:min_kill_reg\);
\PWM_2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:prevCapture\);
\PWM_2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:trig_last\);
\PWM_2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:runmode_enable\);
\PWM_2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:sc_kill_tmp\);
\PWM_2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:ltch_kill_reg\);
\PWM_2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:dith_count_1\);
\PWM_2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:dith_count_0\);
\PWM_2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:pwm_i\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2196);
\PWM_2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:pwm1_i_reg\);
\PWM_2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:pwm2_i_reg\);
\PWM_2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:tc_i_reg\);
\MDIO_host_2:State_2\:cy_dff
	PORT MAP(d=>\MDIO_host_2:State_2\\D\,
		clk=>\MDIO_host_2:synced_clock\,
		q=>\MDIO_host_2:State_2\);
\MDIO_host_2:State_1\:cy_dff
	PORT MAP(d=>\MDIO_host_2:State_1\\D\,
		clk=>\MDIO_host_2:synced_clock\,
		q=>\MDIO_host_2:State_1\);
\MDIO_host_2:State_0\:cy_dff
	PORT MAP(d=>\MDIO_host_2:State_0\\D\,
		clk=>\MDIO_host_2:synced_clock\,
		q=>\MDIO_host_2:State_0\);
\MDIO_host_2:cfg_2\:cy_dff
	PORT MAP(d=>\MDIO_host_2:cfg_2\\D\,
		clk=>\MDIO_host_2:synced_clock\,
		q=>\MDIO_host_2:cfg_2\);
\MDIO_host_2:cfg_1\:cy_dff
	PORT MAP(d=>\MDIO_host_2:cfg_1\\D\,
		clk=>\MDIO_host_2:synced_clock\,
		q=>\MDIO_host_2:cfg_1\);
\MDIO_host_2:cfg_0\:cy_dff
	PORT MAP(d=>\MDIO_host_2:cfg_0\\D\,
		clk=>\MDIO_host_2:synced_clock\,
		q=>\MDIO_host_2:cfg_0\);

END R_T_L;
