// Seed: 3243746268
`define pp_6 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  inout id_5;
  output id_4;
  inout id_3;
  output id_2;
  inout id_1;
  assign id_2[1 : 1'h0] = 1;
  logic id_6;
  always @(posedge id_6 or 1) id_6 = id_3;
endmodule
