/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/xaui_v12_3_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap xaui_v12_3_4 /home/feilong/Storages/fpga/000_vivado_sim_linux32/xaui_v12_3_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work xaui_v12_3_4 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/xaui_v12_3_4/.cxl.vhdl.xaui_v12_3_4.xaui_v12_3_4.lin64.cmf
