Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 20 02:51:25 2023
| Host         : BELSPC0136 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq_wrapper_control_sets_placed.rpt
| Design       : zynq_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   213 |
|    Minimum number of control sets                        |   213 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   708 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   213 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |    34 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |    10 |
| >= 16              |   102 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             360 |          149 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             440 |          186 |
| Yes          | No                    | No                     |            1953 |          492 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2291 |          619 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                                                           Enable Signal                                                                                                          |                                                                                                           Set/Reset Signal                                                                                                           | Slice Load Count | Bel Load Count |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                   | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                        |                1 |              1 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                           |                                                                                                                                                                                                                                      |                1 |              1 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                         |                                                                                                                                                                                                                                      |                1 |              1 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[4]_0                                                                                                    |                1 |              1 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                         |                                                                                                                                                                                                                                      |                1 |              1 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                      |                                                                                                                                                                                                                                      |                1 |              2 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                            |                                                                                                                                                                                                                                      |                1 |              2 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                    | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                         |                1 |              3 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                |                1 |              3 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                        |                                                                                                                                                                                                                                      |                1 |              3 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                |                                                                                                                                                                                                                                      |                2 |              3 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                  |                1 |              3 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i      |                2 |              3 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i        |                1 |              3 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                      |                1 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                   | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                           |                1 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                            |                2 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                              |                3 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                             | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                 |                2 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                               | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                1 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                          | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                      |                1 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                        | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                2 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                2 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                           | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                2 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                                      |                1 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                               | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                                                                                                           |                1 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                2 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                      |                2 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                           | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]     |                2 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                          |                3 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                1 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                       | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                2 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                                                      | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                           |                1 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                             | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                |                2 |              5 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]_1[0]                                                                                                                                          | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                         |                2 |              5 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                  | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                       |                1 |              5 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                             |                                                                                                                                                                                                                                      |                2 |              5 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                     |                                                                                                                                                                                                                                      |                2 |              5 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                       | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                2 |              5 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                3 |              5 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                              | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                    |                2 |              5 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                           |                2 |              5 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                              | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                    |                2 |              5 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                    | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                  | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                         | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                           |                2 |              5 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                    | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                         |                2 |              5 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                               | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                         |                2 |              5 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                           | zynq_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                        |                1 |              6 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5                                                                                                           |                4 |              6 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                          | zynq_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                1 |              6 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                         | zynq_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                      |                1 |              6 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                   |                3 |              7 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                          | zynq_i/dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                              |                1 |              7 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_11_out                                                                                                                                               | zynq_i/dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                              |                1 |              7 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                               | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                      |                3 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                    |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                    | zynq_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                3 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                          | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                           |                4 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                         | zynq_i/dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                          |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                         | zynq_i/dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                          |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                       |                                                                                                                                                                                                                                      |                3 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                         |                                                                                                                                                                                                                                      |                5 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                      |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                               | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                  |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                4 |              9 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                       | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                4 |              9 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                       | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                4 |              9 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                           | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                5 |              9 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                     | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                3 |              9 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]            | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                3 |              9 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                3 |              9 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                        |                3 |             10 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en   | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                3 |             10 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                5 |             10 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]            |                                                                                                                                                                                                                                      |                2 |             10 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                4 |             10 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                      | zynq_i/dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                     |                3 |             10 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                          |                                                                                                                                                                                                                                      |                2 |             11 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                  | zynq_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                5 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]     |                4 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                7 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                   | zynq_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                6 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                         |                                                                                                                                                                                                                                      |                4 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                   | zynq_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                5 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                             |                                                                                                                                                                                                                                      |                2 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                    | zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                4 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                     | zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                6 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                   |                                                                                                                                                                                                                                      |                4 |             13 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                         |                4 |             13 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                4 |             13 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg               | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1 |                4 |             13 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                         | zynq_i/dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                          |                7 |             13 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                         | zynq_i/dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                          |                5 |             13 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf   | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                7 |             14 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                              |                                                                                                                                                                                                                                      |                4 |             14 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo      |                                                                                                                                                                                                                                      |                3 |             14 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                      |                2 |             14 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                          |                6 |             14 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                      |                2 |             14 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                              | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                5 |             14 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]              | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                6 |             14 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf           | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                5 |             15 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                      | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                7 |             15 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                       |                                                                                                                                                                                                                                      |                3 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                       | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                           |                4 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                    | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                4 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                                                         |                                                                                                                                                                                                                                      |                9 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf |                                                                                                                                                                                                                                      |                2 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                       | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                           |                4 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                           |                8 |             17 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                              |                                                                                                                                                                                                                                      |                7 |             17 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                            |                5 |             18 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                4 |             18 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                                                           |                                                                                                                                                                                                                                      |                8 |             19 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                      | zynq_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                   |                6 |             20 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                               | zynq_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                   |                6 |             20 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                              |                                                                                                                                                                                                                                      |                7 |             21 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                           |               10 |             22 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                   | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                         |                5 |             22 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                        |                                                                                                                                                                                                                                      |                4 |             24 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                     |                9 |             25 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                         |               11 |             26 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                             | zynq_i/dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                          |                5 |             26 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                         | zynq_i/dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                          |                7 |             26 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                           |                7 |             26 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                      |                6 |             28 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                           |                                                                                                                                                                                                                                      |                6 |             28 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                   |                                                                                                                                                                                                                                      |                4 |             29 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                      |                                                                                                                                                                                                                                      |                5 |             29 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |               13 |             31 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                         |                7 |             31 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                         | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                5 |             31 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                         |                                                                                                                                                                                                                                      |                7 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                            | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                8 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                             |                                                                                                                                                                                                                                      |                6 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                      |                                                                                                                                                                                                                                      |                9 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                          | zynq_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                          |               14 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                            | zynq_i/dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                          |                7 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                          | zynq_i/dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                          |                8 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                 |                                                                                                                                                                                                                                      |               12 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                   |                                                                                                                                                                                                                                      |               12 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                               | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |               12 |             33 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3][0]          | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                         |                5 |             33 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                      |               12 |             34 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                           |               15 |             35 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                    |                8 |             35 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                     | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                        |                8 |             36 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                |                                                                                                                                                                                                                                      |                5 |             40 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                      |                9 |             40 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                      |               10 |             40 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                    |                                                                                                                                                                                                                                      |                6 |             41 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                             |               10 |             41 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                      |                9 |             41 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                          | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                          |                9 |             41 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                          |                                                                                                                                                                                                                                      |                6 |             41 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                         |                                                                                                                                                                                                                                      |               10 |             41 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                      |               10 |             41 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                   | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |               12 |             42 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                       |                                                                                                                                                                                                                                      |                9 |             42 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                         |                                                                                                                                                                                                                                      |               11 |             42 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                  | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                     |                6 |             43 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                            | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                       |                8 |             44 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                    |                                                                                                                                                                                                                                      |                9 |             45 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                           |                                                                                                                                                                                                                                      |               10 |             45 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                          |                                                                                                                                                                                                                                      |               14 |             49 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                      |               10 |             49 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                                      |                9 |             49 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                        |                                                                                                                                                                                                                                      |                9 |             49 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                     |               15 |             52 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                      |               15 |             54 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                      |               13 |             54 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                    | zynq_i/dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                         |               12 |             59 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                 |                                                                                                                                                                                                                                      |               22 |             59 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                 | zynq_i/dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                             |               11 |             59 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                             | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                      |               11 |             60 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0[0]                                                                                 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |                9 |             60 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                   |                                                                                                                                                                                                                                      |               23 |             62 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |               32 |             63 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                 |                                                                                                                                                                                                                                      |               20 |             64 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                     |                                                                                                                                                                                                                                      |               15 |             64 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                       |                                                                                                                                                                                                                                      |               22 |             64 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                           |                                                                                                                                                                                                                                      |               15 |             64 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                             | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                 |               16 |             66 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                      |               11 |             67 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                      |               12 |             67 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                      |               17 |             67 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                   | zynq_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |               15 |             69 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                         |               17 |             72 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                      |               18 |             73 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                          | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |               17 |             73 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                                      |               14 |             73 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                      |               13 |             73 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                      |               18 |             73 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                           | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                 |               27 |             73 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               15 |             73 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                            |               25 |             73 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                               | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                      |               19 |             73 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                    | zynq_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               15 |             78 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                      | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |               17 |             78 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                  | zynq_i/dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                             |               25 |             78 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                      |               12 |             96 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                       |                                                                                                                                                                                                                                      |               12 |             96 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                      |               13 |            104 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                      |               13 |            104 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                      |              152 |            363 |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


