<strong>vhdl-template-package-std-logic-signed</strong> is an interactive compiled Lisp function in `<code>vhdl-mode.el</code>'.<br/>
<br/>
(vhdl-template-package-std-logic-signed)<br/>
<br/>
Insert specification of `std_logic_signed' package.