

================================================================
== Vitis HLS Report for 'assign_array_complete'
================================================================
* Date:           Thu Feb 27 14:52:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       assign_array_complete_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.346 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  19.800 ns|  19.800 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        4|        4|         1|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.34>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 4 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../tutorial_example/source/hls.cpp:16]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_core"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_core, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_part"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_part, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_parent"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_parent, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_complete_0"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_complete_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_complete_1"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_complete_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_complete_2"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_complete_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_complete_3"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_complete_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %arr_complete_4"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arr_complete_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %base_r"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%base_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %base_r" [../tutorial_example/source/hls.cpp:16]   --->   Operation 24 'read' 'base_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i1"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc.split" [../tutorial_example/source/hls.cpp:18]   --->   Operation 26 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i1_load = load i3 %i1" [../tutorial_example/source/hls.cpp:18]   --->   Operation 27 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../tutorial_example/source/hls.cpp:19]   --->   Operation 28 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../tutorial_example/source/hls.cpp:18]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../tutorial_example/source/hls.cpp:18]   --->   Operation 30 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i3 %i1_load" [../tutorial_example/source/hls.cpp:20]   --->   Operation 31 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.88ns)   --->   "%add_ln20 = add i32 %zext_ln20, i32 %base_r_read" [../tutorial_example/source/hls.cpp:20]   --->   Operation 32 'add' 'add_ln20' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.57ns)   --->   "%i = add i3 %i1_load, i3 1" [../tutorial_example/source/hls.cpp:18]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.57ns)   --->   "%switch_ln20 = switch i3 %i1_load, void %arrayidx1.case.4, i3 0, void %arrayidx1.case.0, i3 1, void %arrayidx1.case.1, i3 2, void %arrayidx1.case.2, i3 3, void %arrayidx1.case.3" [../tutorial_example/source/hls.cpp:20]   --->   Operation 34 'switch' 'switch_ln20' <Predicate = true> <Delay = 0.57>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arr_complete_3, i32 %add_ln20" [../tutorial_example/source/hls.cpp:20]   --->   Operation 35 'write' 'write_ln20' <Predicate = (i1_load == 3)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit" [../tutorial_example/source/hls.cpp:20]   --->   Operation 36 'br' 'br_ln20' <Predicate = (i1_load == 3)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arr_complete_2, i32 %add_ln20" [../tutorial_example/source/hls.cpp:20]   --->   Operation 37 'write' 'write_ln20' <Predicate = (i1_load == 2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit" [../tutorial_example/source/hls.cpp:20]   --->   Operation 38 'br' 'br_ln20' <Predicate = (i1_load == 2)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arr_complete_1, i32 %add_ln20" [../tutorial_example/source/hls.cpp:20]   --->   Operation 39 'write' 'write_ln20' <Predicate = (i1_load == 1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit" [../tutorial_example/source/hls.cpp:20]   --->   Operation 40 'br' 'br_ln20' <Predicate = (i1_load == 1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arr_complete_0, i32 %add_ln20" [../tutorial_example/source/hls.cpp:20]   --->   Operation 41 'write' 'write_ln20' <Predicate = (i1_load == 0)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit" [../tutorial_example/source/hls.cpp:20]   --->   Operation 42 'br' 'br_ln20' <Predicate = (i1_load == 0)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arr_complete_4, i32 %add_ln20" [../tutorial_example/source/hls.cpp:20]   --->   Operation 43 'write' 'write_ln20' <Predicate = (i1_load != 0 & i1_load != 1 & i1_load != 2 & i1_load != 3)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit" [../tutorial_example/source/hls.cpp:20]   --->   Operation 44 'br' 'br_ln20' <Predicate = (i1_load != 0 & i1_load != 1 & i1_load != 2 & i1_load != 3)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.57ns)   --->   "%icmp_ln18 = icmp_eq  i3 %i1_load, i3 4" [../tutorial_example/source/hls.cpp:18]   --->   Operation 45 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln18 = store i3 %i, i3 %i1" [../tutorial_example/source/hls.cpp:18]   --->   Operation 46 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.split, void %for.end" [../tutorial_example/source/hls.cpp:18]   --->   Operation 47 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%ret_ln22 = ret" [../tutorial_example/source/hls.cpp:22]   --->   Operation 48 'ret' 'ret_ln22' <Predicate = (icmp_ln18)> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ ap_core]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_part]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_parent]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_complete_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_complete_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_complete_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_complete_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_complete_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                     (alloca           ) [ 01]
spectopmodule_ln16     (spectopmodule    ) [ 00]
specbitsmap_ln0        (specbitsmap      ) [ 00]
specinterface_ln0      (specinterface    ) [ 00]
specbitsmap_ln0        (specbitsmap      ) [ 00]
specinterface_ln0      (specinterface    ) [ 00]
specbitsmap_ln0        (specbitsmap      ) [ 00]
specinterface_ln0      (specinterface    ) [ 00]
specbitsmap_ln0        (specbitsmap      ) [ 00]
specinterface_ln0      (specinterface    ) [ 00]
specbitsmap_ln0        (specbitsmap      ) [ 00]
specinterface_ln0      (specinterface    ) [ 00]
specbitsmap_ln0        (specbitsmap      ) [ 00]
specinterface_ln0      (specinterface    ) [ 00]
specbitsmap_ln0        (specbitsmap      ) [ 00]
specinterface_ln0      (specinterface    ) [ 00]
specbitsmap_ln0        (specbitsmap      ) [ 00]
specinterface_ln0      (specinterface    ) [ 00]
specbitsmap_ln0        (specbitsmap      ) [ 00]
specinterface_ln0      (specinterface    ) [ 00]
base_r_read            (read             ) [ 00]
store_ln0              (store            ) [ 00]
br_ln18                (br               ) [ 00]
i1_load                (load             ) [ 01]
specpipeline_ln19      (specpipeline     ) [ 00]
speclooptripcount_ln18 (speclooptripcount) [ 00]
specloopname_ln18      (specloopname     ) [ 00]
zext_ln20              (zext             ) [ 00]
add_ln20               (add              ) [ 00]
i                      (add              ) [ 00]
switch_ln20            (switch           ) [ 00]
write_ln20             (write            ) [ 00]
br_ln20                (br               ) [ 00]
write_ln20             (write            ) [ 00]
br_ln20                (br               ) [ 00]
write_ln20             (write            ) [ 00]
br_ln20                (br               ) [ 00]
write_ln20             (write            ) [ 00]
br_ln20                (br               ) [ 00]
write_ln20             (write            ) [ 00]
br_ln20                (br               ) [ 00]
icmp_ln18              (icmp             ) [ 01]
store_ln18             (store            ) [ 00]
br_ln18                (br               ) [ 00]
ret_ln22               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ap_core">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_core"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ap_part">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_part"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ap_parent">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_parent"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_complete_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_complete_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_complete_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_complete_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_complete_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_complete_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arr_complete_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_complete_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arr_complete_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_complete_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="base_r">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="base_r_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_r_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln20_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln20_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln20_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln20_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln20_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="3" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i1_load_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln20_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln20_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln18_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln18_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i1_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="36" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="56" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="56" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="56" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="56" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="56" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="64" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="117" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="124"><net_src comp="117" pin="2"/><net_sink comp="77" pin=2"/></net>

<net id="125"><net_src comp="117" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="126"><net_src comp="117" pin="2"/><net_sink comp="91" pin=2"/></net>

<net id="127"><net_src comp="117" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="132"><net_src comp="110" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="110" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="58" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="128" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="60" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="151"><net_src comp="145" pin="1"/><net_sink comp="140" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_complete_0 | {1 }
	Port: arr_complete_1 | {1 }
	Port: arr_complete_2 | {1 }
	Port: arr_complete_3 | {1 }
	Port: arr_complete_4 | {1 }
 - Input state : 
	Port: assign_array_complete : base_r | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i1_load : 1
		zext_ln20 : 2
		add_ln20 : 3
		i : 2
		switch_ln20 : 2
		write_ln20 : 4
		write_ln20 : 4
		write_ln20 : 4
		write_ln20 : 4
		write_ln20 : 4
		icmp_ln18 : 2
		store_ln18 : 3
		br_ln18 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     add_ln20_fu_117    |    0    |    39   |
|          |        i_fu_128        |    0    |    10   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln18_fu_134    |    0    |    10   |
|----------|------------------------|---------|---------|
|   read   | base_r_read_read_fu_64 |    0    |    0    |
|----------|------------------------|---------|---------|
|          | write_ln20_write_fu_70 |    0    |    0    |
|          | write_ln20_write_fu_77 |    0    |    0    |
|   write  | write_ln20_write_fu_84 |    0    |    0    |
|          | write_ln20_write_fu_91 |    0    |    0    |
|          | write_ln20_write_fu_98 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln20_fu_113    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    59   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i1_reg_145|    3   |
+----------+--------+
|   Total  |    3   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   59   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    3   |    -   |
+-----------+--------+--------+
|   Total   |    3   |   59   |
+-----------+--------+--------+
