/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [4:0] _08_;
  reg [16:0] _09_;
  reg [5:0] _10_;
  wire [6:0] _11_;
  wire [21:0] _12_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire [9:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = ~(celloutsig_0_22z & celloutsig_0_17z);
  assign celloutsig_0_21z = ~(celloutsig_0_18z & celloutsig_0_14z[2]);
  assign celloutsig_0_25z = ~(celloutsig_0_22z & celloutsig_0_0z);
  assign celloutsig_1_8z = !(celloutsig_1_4z ? celloutsig_1_5z[10] : celloutsig_1_7z);
  assign celloutsig_1_13z = !(_03_ ? celloutsig_1_8z : celloutsig_1_8z);
  assign celloutsig_1_15z = !(celloutsig_1_11z[1] ? celloutsig_1_4z : celloutsig_1_7z);
  assign celloutsig_1_16z = !(celloutsig_1_13z ? celloutsig_1_11z[2] : celloutsig_1_8z);
  assign celloutsig_0_12z = !(celloutsig_0_6z ? celloutsig_0_8z[1] : celloutsig_0_7z[4]);
  assign celloutsig_0_17z = !(_04_ ? celloutsig_0_14z[2] : celloutsig_0_0z);
  assign celloutsig_0_36z = ~(_05_ | celloutsig_0_29z);
  assign celloutsig_0_51z = ~(celloutsig_0_4z | celloutsig_0_38z);
  assign celloutsig_0_70z = ~(celloutsig_0_16z | celloutsig_0_24z);
  assign celloutsig_0_22z = ~(celloutsig_0_4z | celloutsig_0_12z);
  assign celloutsig_0_55z = ~((celloutsig_0_10z | celloutsig_0_31z) & celloutsig_0_18z);
  assign celloutsig_0_57z = ~((celloutsig_0_41z | celloutsig_0_38z) & celloutsig_0_55z);
  assign celloutsig_1_4z = ~((celloutsig_1_3z[3] | _07_) & celloutsig_1_3z[4]);
  assign celloutsig_1_9z = ~((celloutsig_1_0z[5] | celloutsig_1_3z[1]) & celloutsig_1_0z[5]);
  assign celloutsig_0_10z = ~((celloutsig_0_1z | celloutsig_0_8z[4]) & celloutsig_0_1z);
  assign celloutsig_1_1z = in_data[139] | celloutsig_1_0z[3];
  assign celloutsig_1_12z = celloutsig_1_3z[7] | celloutsig_1_9z;
  assign celloutsig_0_71z = ~(celloutsig_0_52z ^ celloutsig_0_64z[2]);
  assign celloutsig_0_23z = ~(celloutsig_0_12z ^ in_data[11]);
  reg [4:0] _35_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _35_ <= 5'h00;
    else _35_ <= { celloutsig_0_3z[3:0], celloutsig_0_32z };
  assign { _08_[4:3], _02_, _08_[1:0] } = _35_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _09_ <= 17'h00000;
    else _09_ <= { celloutsig_0_14z[4:3], celloutsig_0_38z, celloutsig_0_20z, _08_[4:3], _02_, _08_[1:0], celloutsig_0_8z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _10_ <= 6'h00;
    else _10_ <= celloutsig_0_28z[7:2];
  reg [6:0] _38_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _38_ <= 7'h00;
    else _38_ <= in_data[162:156];
  assign { _06_, _11_[5], _07_, _11_[3], _03_, _11_[1:0] } = _38_;
  reg [21:0] _39_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _39_ <= 22'h000000;
    else _39_ <= { celloutsig_0_8z[6:0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_2z };
  assign { _12_[21:17], _05_, _12_[15:12], _01_, _04_, _12_[9], _00_, _12_[7:0] } = _39_;
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z } / { 1'h1, in_data[86:81], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_64z = { celloutsig_0_28z[9:8], celloutsig_0_37z } / { 1'h1, celloutsig_0_22z, celloutsig_0_57z, _10_ };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_4z } / { 1'h1, _12_[15:12], _01_, _04_, _12_[9] };
  assign celloutsig_1_7z = { in_data[186:168], _06_, _11_[5], _07_, _11_[3], _03_, _11_[1:0], celloutsig_1_4z, _06_, _11_[5], _07_, _11_[3], _03_, _11_[1:0] } >= { celloutsig_1_5z[11:0], celloutsig_1_5z, celloutsig_1_1z, _06_, _11_[5], _07_, _11_[3], _03_, _11_[1:0] };
  assign celloutsig_1_14z = { in_data[139:131], celloutsig_1_5z } >= { celloutsig_1_3z[4:3], celloutsig_1_12z, celloutsig_1_0z, _06_, _11_[5], _07_, _11_[3], _03_, _11_[1:0], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[54:50], celloutsig_0_0z, celloutsig_0_0z } >= { in_data[2:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_32z = { celloutsig_0_3z[1], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_10z } >= _12_[7:1];
  assign celloutsig_0_5z = { celloutsig_0_3z[0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z } > celloutsig_0_3z[3:0];
  assign celloutsig_0_9z = { celloutsig_0_8z[3], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z } > { in_data[91:76], celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_7z[6:2], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_10z } > { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_31z = celloutsig_0_3z[2:0] > celloutsig_0_7z[8:6];
  assign celloutsig_0_6z = celloutsig_0_3z <= { in_data[88:87], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_41z = ! { _12_[14:12], _01_, _04_, _12_[9], _00_, _12_[7:0], celloutsig_0_29z };
  assign celloutsig_1_18z = ! { in_data[111:108], celloutsig_1_0z, celloutsig_1_16z };
  assign celloutsig_0_1z = ! { in_data[18:16], celloutsig_0_0z };
  assign celloutsig_0_18z = ! { celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_19z = ! { celloutsig_0_8z[0], celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_4z = { in_data[57:49], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z } || in_data[71:51];
  assign celloutsig_0_52z = _09_[16:6] || { _09_[14:5], celloutsig_0_51z };
  assign celloutsig_1_19z = { in_data[106:101], celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_15z } || { celloutsig_1_3z[7:4], celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_18z, celloutsig_1_8z };
  assign celloutsig_0_24z = { _12_[17], _05_, _12_[15:12], celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_8z } || { in_data[24:11], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_26z = { celloutsig_0_14z[1:0], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_19z } % { 1'h1, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_4z };
  assign celloutsig_0_28z = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_25z } % { 1'h1, celloutsig_0_14z[3], celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_0_16z = { _12_[12], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_12z } !== celloutsig_0_3z[6:2];
  assign celloutsig_0_15z = & { _00_, _12_[9], _12_[7:5] };
  assign celloutsig_0_27z = & { celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_0z = ^ in_data[68:66];
  assign celloutsig_0_29z = ^ { celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_37z = { celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_36z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_17z } << celloutsig_0_33z;
  assign celloutsig_1_0z = in_data[101:96] << in_data[152:147];
  assign celloutsig_1_3z = { celloutsig_1_1z, _06_, _11_[5], _07_, _11_[3], _03_, _11_[1:0] } << in_data[162:155];
  assign celloutsig_0_3z = in_data[52:46] >>> { in_data[48:45], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_20z } >>> { celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_16z };
  assign celloutsig_0_8z = { celloutsig_0_3z[5:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z } ^ { in_data[81:75], celloutsig_0_2z };
  assign celloutsig_1_5z = { in_data[143:137], celloutsig_1_0z, celloutsig_1_1z } ^ { in_data[140:128], celloutsig_1_4z };
  assign celloutsig_1_11z = { in_data[168:167], celloutsig_1_1z, celloutsig_1_4z } ^ in_data[184:181];
  assign celloutsig_0_20z = ~((celloutsig_0_0z & celloutsig_0_7z[7]) | _04_);
  assign _08_[2] = _02_;
  assign { _11_[6], _11_[4], _11_[2] } = { _06_, _07_, _03_ };
  assign { _12_[16], _12_[11:10], _12_[8] } = { _05_, _01_, _04_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
