Classic Timing Analyzer report for sisau
Fri Apr 26 18:15:03 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_2'
  8. Clock Setup: 'senzor_4'
  9. Clock Setup: 'senzor_3'
 10. Clock Setup: 'senzon_1'
 11. Clock Setup: 'senzor_5'
 12. Clock Hold: 'clk'
 13. Clock Hold: 'senzor_2'
 14. Clock Hold: 'senzor_4'
 15. Clock Hold: 'senzor_3'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                ; To                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.405 ns                         ; senzor_2                                            ; Logica_miscare:inst6|factor_dc_driverA[8]           ; --         ; senzor_3 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 33.771 ns                        ; Selectie_proba:inst1|circuit[0]                     ; B_IN3_D1                                            ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 18.314 ns                        ; senzor_5                                            ; B_IN3_D1                                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 11.886 ns                        ; buton_selectie                                      ; debouncing:inst5|inst                               ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 115.57 MHz ( period = 8.653 ns ) ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 211.24 MHz ( period = 4.734 ns ) ; Logica_miscare:inst6|count_ture[1]                  ; Logica_miscare:inst6|count_ture[5]                  ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 211.24 MHz ( period = 4.734 ns ) ; Logica_miscare:inst6|count_ture[1]                  ; Logica_miscare:inst6|count_ture[5]                  ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; 241.31 MHz ( period = 4.144 ns ) ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; senzor_2   ; senzor_2 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; 250.75 MHz ( period = 3.988 ns ) ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzor_3'      ; N/A                                      ; None          ; 266.67 MHz ( period = 3.750 ns ) ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; senzor_3   ; senzor_3 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; clk        ; clk      ; 7            ;
; Clock Hold: 'senzor_2'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; senzor_2   ; senzor_2 ; 2            ;
; Clock Hold: 'senzor_4'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; senzor_4   ; senzor_4 ; 2            ;
; Clock Hold: 'senzor_3'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; generator_PWM:inst|generator_semnalPWM:inst7|inst15 ; senzor_3   ; senzor_3 ; 2            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                     ;                                                     ;            ;          ; 13           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 115.57 MHz ( period = 8.653 ns )               ; generator_PWM:inst|generator_semnalPWM:inst7|inst15                  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15                  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 117.12 MHz ( period = 8.538 ns )               ; generator_PWM:inst|generator_semnalPWM:inst12|inst15                 ; generator_PWM:inst|generator_semnalPWM:inst12|inst15                 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 204.62 MHz ( period = 4.887 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; 208.51 MHz ( period = 4.796 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.421 ns                ;
; N/A   ; 226.24 MHz ( period = 4.420 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; 285.88 MHz ( period = 3.498 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; 291.12 MHz ( period = 3.435 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A   ; 293.77 MHz ( period = 3.404 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.437 ns                ;
; N/A   ; 319.49 MHz ( period = 3.130 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A   ; 330.25 MHz ( period = 3.028 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.172 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12     ; clk        ; clk      ; None                        ; None                      ; 1.543 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10     ; clk        ; clk      ; None                        ; None                      ; 1.515 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12     ; clk        ; clk      ; None                        ; None                      ; 1.473 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.553 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11     ; clk        ; clk      ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12     ; clk        ; clk      ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10     ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12     ; clk        ; clk      ; None                        ; None                      ; 1.254 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst11     ; clk        ; clk      ; None                        ; None                      ; 1.253 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.122 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 1.077 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst11     ; clk        ; clk      ; None                        ; None                      ; 1.094 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst10      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst12      ; clk        ; clk      ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst10      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst11      ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.235 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 1.203 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9       ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst10      ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9       ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst12      ; clk        ; clk      ; None                        ; None                      ; 1.143 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.093 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.091 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11     ; clk        ; clk      ; None                        ; None                      ; 0.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10     ; clk        ; clk      ; None                        ; None                      ; 0.790 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12     ; clk        ; clk      ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9       ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst11      ; clk        ; clk      ; None                        ; None                      ; 1.066 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10     ; clk        ; clk      ; None                        ; None                      ; 0.795 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst11     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12     ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst9      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst11      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst12      ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst12      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst10      ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst9      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst11     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst11     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.165 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9       ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst12      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst12      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst10      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst10      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst11      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst11      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.162 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                 ; To                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 241.31 MHz ( period = 4.144 ns )               ; generator_PWM:inst|generator_semnalPWM:inst7|inst15  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15  ; senzor_2   ; senzor_2 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 283.45 MHz ( period = 3.528 ns )               ; Logica_miscare:inst6|dreapta                         ; Logica_miscare:inst6|factor_dc_driverA[8]            ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; 292.57 MHz ( period = 3.418 ns )               ; Logica_miscare:inst6|dreapta                         ; Logica_miscare:inst6|factor_dc_driverB[4]            ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.945 ns                ;
; N/A   ; 298.06 MHz ( period = 3.355 ns )               ; Logica_miscare:inst6|stanga                          ; Logica_miscare:inst6|factor_dc_driverA[8]            ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; 308.17 MHz ( period = 3.245 ns )               ; Logica_miscare:inst6|stanga                          ; Logica_miscare:inst6|factor_dc_driverB[4]            ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.769 ns                ;
; N/A   ; 314.96 MHz ( period = 3.175 ns )               ; Logica_miscare:inst6|dreapta                         ; Logica_miscare:inst6|factor_dc_driverA[4]            ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 318.37 MHz ( period = 3.141 ns )               ; Logica_miscare:inst6|dreapta                         ; Logica_miscare:inst6|factor_dc_driverB[8]            ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; 333.11 MHz ( period = 3.002 ns )               ; Logica_miscare:inst6|stanga                          ; Logica_miscare:inst6|factor_dc_driverA[4]            ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; 336.93 MHz ( period = 2.968 ns )               ; Logica_miscare:inst6|stanga                          ; Logica_miscare:inst6|factor_dc_driverB[8]            ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_PWM:inst|generator_semnalPWM:inst12|inst15 ; generator_PWM:inst|generator_semnalPWM:inst12|inst15 ; senzor_2   ; senzor_2 ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                 ; To                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 250.75 MHz ( period = 3.988 ns )               ; generator_PWM:inst|generator_semnalPWM:inst7|inst15  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15  ; senzor_4   ; senzor_4 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 287.60 MHz ( period = 3.477 ns )               ; Logica_miscare:inst6|dreapta                         ; Logica_miscare:inst6|factor_dc_driverA[8]            ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; Logica_miscare:inst6|dreapta                         ; Logica_miscare:inst6|factor_dc_driverB[4]            ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.945 ns                ;
; N/A   ; 302.66 MHz ( period = 3.304 ns )               ; Logica_miscare:inst6|stanga                          ; Logica_miscare:inst6|factor_dc_driverA[8]            ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; 313.09 MHz ( period = 3.194 ns )               ; Logica_miscare:inst6|stanga                          ; Logica_miscare:inst6|factor_dc_driverB[4]            ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.769 ns                ;
; N/A   ; 320.10 MHz ( period = 3.124 ns )               ; Logica_miscare:inst6|dreapta                         ; Logica_miscare:inst6|factor_dc_driverA[4]            ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 323.62 MHz ( period = 3.090 ns )               ; Logica_miscare:inst6|dreapta                         ; Logica_miscare:inst6|factor_dc_driverB[8]            ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; 338.87 MHz ( period = 2.951 ns )               ; Logica_miscare:inst6|stanga                          ; Logica_miscare:inst6|factor_dc_driverA[4]            ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; 342.82 MHz ( period = 2.917 ns )               ; Logica_miscare:inst6|stanga                          ; Logica_miscare:inst6|factor_dc_driverB[8]            ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_PWM:inst|generator_semnalPWM:inst12|inst15 ; generator_PWM:inst|generator_semnalPWM:inst12|inst15 ; senzor_4   ; senzor_4 ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_3'                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                 ; To                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 266.67 MHz ( period = 3.750 ns )               ; generator_PWM:inst|generator_semnalPWM:inst7|inst15  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15  ; senzor_3   ; senzor_3 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 283.77 MHz ( period = 3.524 ns )               ; Logica_miscare:inst6|dreapta                         ; Logica_miscare:inst6|factor_dc_driverA[8]            ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; 292.91 MHz ( period = 3.414 ns )               ; Logica_miscare:inst6|dreapta                         ; Logica_miscare:inst6|factor_dc_driverB[4]            ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.945 ns                ;
; N/A   ; 298.42 MHz ( period = 3.351 ns )               ; Logica_miscare:inst6|stanga                          ; Logica_miscare:inst6|factor_dc_driverA[8]            ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.776 ns                ;
; N/A   ; 308.55 MHz ( period = 3.241 ns )               ; Logica_miscare:inst6|stanga                          ; Logica_miscare:inst6|factor_dc_driverB[4]            ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.769 ns                ;
; N/A   ; 315.36 MHz ( period = 3.171 ns )               ; Logica_miscare:inst6|dreapta                         ; Logica_miscare:inst6|factor_dc_driverA[4]            ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 318.78 MHz ( period = 3.137 ns )               ; Logica_miscare:inst6|dreapta                         ; Logica_miscare:inst6|factor_dc_driverB[8]            ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; 333.56 MHz ( period = 2.998 ns )               ; Logica_miscare:inst6|stanga                          ; Logica_miscare:inst6|factor_dc_driverA[4]            ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; 337.38 MHz ( period = 2.964 ns )               ; Logica_miscare:inst6|stanga                          ; Logica_miscare:inst6|factor_dc_driverB[8]            ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_PWM:inst|generator_semnalPWM:inst12|inst15 ; generator_PWM:inst|generator_semnalPWM:inst12|inst15 ; senzor_3   ; senzor_3 ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 211.24 MHz ( period = 4.734 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 212.81 MHz ( period = 4.699 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.275 ns                ;
; N/A   ; 212.90 MHz ( period = 4.697 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.436 ns                ;
; N/A   ; 214.64 MHz ( period = 4.659 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.203 ns                ;
; N/A   ; 215.29 MHz ( period = 4.645 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.193 ns                ;
; N/A   ; 215.89 MHz ( period = 4.632 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.256 ns                ;
; N/A   ; 215.94 MHz ( period = 4.631 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.375 ns                ;
; N/A   ; 217.01 MHz ( period = 4.608 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 217.86 MHz ( period = 4.590 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 218.63 MHz ( period = 4.574 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.166 ns                ;
; N/A   ; 218.82 MHz ( period = 4.570 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; 219.54 MHz ( period = 4.555 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.233 ns                ;
; N/A   ; 219.64 MHz ( period = 4.553 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.394 ns                ;
; N/A   ; 219.88 MHz ( period = 4.548 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.102 ns                ;
; N/A   ; 220.17 MHz ( period = 4.542 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.294 ns                ;
; N/A   ; 220.31 MHz ( period = 4.539 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.167 ns                ;
; N/A   ; 220.41 MHz ( period = 4.537 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.328 ns                ;
; N/A   ; 220.80 MHz ( period = 4.529 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.357 ns                ;
; N/A   ; 221.48 MHz ( period = 4.515 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.161 ns                ;
; N/A   ; 222.27 MHz ( period = 4.499 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.095 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.333 ns                ;
; N/A   ; 223.56 MHz ( period = 4.473 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.031 ns                ;
; N/A   ; 223.66 MHz ( period = 4.471 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.267 ns                ;
; N/A   ; 224.97 MHz ( period = 4.445 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.203 ns                ;
; N/A   ; 226.91 MHz ( period = 4.407 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 228.00 MHz ( period = 4.386 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.086 ns                ;
; N/A   ; 228.83 MHz ( period = 4.370 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.020 ns                ;
; N/A   ; 237.19 MHz ( period = 4.216 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.800 ns                ;
; N/A   ; 240.15 MHz ( period = 4.164 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.792 ns                ;
; N/A   ; 241.14 MHz ( period = 4.147 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.934 ns                ;
; N/A   ; 241.72 MHz ( period = 4.137 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.735 ns                ;
; N/A   ; 242.90 MHz ( period = 4.117 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.760 ns                ;
; N/A   ; 243.19 MHz ( period = 4.112 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.865 ns                ;
; N/A   ; 247.46 MHz ( period = 4.041 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.634 ns                ;
; N/A   ; 272.93 MHz ( period = 3.664 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.307 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.731 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 211.24 MHz ( period = 4.734 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 212.81 MHz ( period = 4.699 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.275 ns                ;
; N/A   ; 212.90 MHz ( period = 4.697 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.436 ns                ;
; N/A   ; 214.64 MHz ( period = 4.659 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.203 ns                ;
; N/A   ; 215.29 MHz ( period = 4.645 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.193 ns                ;
; N/A   ; 215.89 MHz ( period = 4.632 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.256 ns                ;
; N/A   ; 215.94 MHz ( period = 4.631 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.375 ns                ;
; N/A   ; 217.01 MHz ( period = 4.608 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.355 ns                ;
; N/A   ; 217.86 MHz ( period = 4.590 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 218.63 MHz ( period = 4.574 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.166 ns                ;
; N/A   ; 218.82 MHz ( period = 4.570 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; 219.54 MHz ( period = 4.555 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.233 ns                ;
; N/A   ; 219.64 MHz ( period = 4.553 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.394 ns                ;
; N/A   ; 219.88 MHz ( period = 4.548 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.102 ns                ;
; N/A   ; 220.17 MHz ( period = 4.542 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.294 ns                ;
; N/A   ; 220.31 MHz ( period = 4.539 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.167 ns                ;
; N/A   ; 220.41 MHz ( period = 4.537 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.328 ns                ;
; N/A   ; 220.80 MHz ( period = 4.529 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.357 ns                ;
; N/A   ; 221.48 MHz ( period = 4.515 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.161 ns                ;
; N/A   ; 222.27 MHz ( period = 4.499 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.095 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.333 ns                ;
; N/A   ; 223.56 MHz ( period = 4.473 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.031 ns                ;
; N/A   ; 223.66 MHz ( period = 4.471 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.267 ns                ;
; N/A   ; 224.97 MHz ( period = 4.445 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.203 ns                ;
; N/A   ; 226.91 MHz ( period = 4.407 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 228.00 MHz ( period = 4.386 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.086 ns                ;
; N/A   ; 228.83 MHz ( period = 4.370 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.020 ns                ;
; N/A   ; 237.19 MHz ( period = 4.216 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.800 ns                ;
; N/A   ; 240.15 MHz ( period = 4.164 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.792 ns                ;
; N/A   ; 241.14 MHz ( period = 4.147 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.934 ns                ;
; N/A   ; 241.72 MHz ( period = 4.137 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.735 ns                ;
; N/A   ; 242.90 MHz ( period = 4.117 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.760 ns                ;
; N/A   ; 243.19 MHz ( period = 4.112 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.865 ns                ;
; N/A   ; 247.46 MHz ( period = 4.041 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.634 ns                ;
; N/A   ; 272.93 MHz ( period = 3.664 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.307 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.731 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_PWM:inst|generator_semnalPWM:inst7|inst15                  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15                  ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_PWM:inst|generator_semnalPWM:inst12|inst15                 ; generator_PWM:inst|generator_semnalPWM:inst12|inst15                 ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 1.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.170 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_2'                                                                                                                                                                                                                                              ;
+------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                 ; To                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_PWM:inst|generator_semnalPWM:inst7|inst15  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15  ; senzor_2   ; senzor_2 ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_PWM:inst|generator_semnalPWM:inst12|inst15 ; generator_PWM:inst|generator_semnalPWM:inst12|inst15 ; senzor_2   ; senzor_2 ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_4'                                                                                                                                                                                                                                              ;
+------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                 ; To                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_PWM:inst|generator_semnalPWM:inst7|inst15  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15  ; senzor_4   ; senzor_4 ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_PWM:inst|generator_semnalPWM:inst12|inst15 ; generator_PWM:inst|generator_semnalPWM:inst12|inst15 ; senzor_4   ; senzor_4 ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_3'                                                                                                                                                                                                                                              ;
+------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                 ; To                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_PWM:inst|generator_semnalPWM:inst7|inst15  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15  ; senzor_3   ; senzor_3 ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_PWM:inst|generator_semnalPWM:inst12|inst15 ; generator_PWM:inst|generator_semnalPWM:inst12|inst15 ; senzor_3   ; senzor_3 ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                          ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                         ; To Clock ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; N/A   ; None         ; 6.405 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A   ; None         ; 6.357 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A   ; None         ; 6.336 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A   ; None         ; 6.291 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A   ; None         ; 6.288 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A   ; None         ; 6.242 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A   ; None         ; 6.232 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A   ; None         ; 6.222 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A   ; None         ; 6.173 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A   ; None         ; 6.136 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A   ; None         ; 6.084 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A   ; None         ; 6.056 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A   ; None         ; 6.049 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A   ; None         ; 6.036 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A   ; None         ; 6.018 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A   ; None         ; 5.998 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A   ; None         ; 5.987 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A   ; None         ; 5.980 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A   ; None         ; 5.977 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A   ; None         ; 5.970 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A   ; None         ; 5.968 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A   ; None         ; 5.949 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A   ; None         ; 5.929 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A   ; None         ; 5.921 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A   ; None         ; 5.899 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A   ; None         ; 5.895 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A   ; None         ; 5.881 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A   ; None         ; 5.826 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A   ; None         ; 5.735 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A   ; None         ; 5.728 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A   ; None         ; 5.697 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A   ; None         ; 5.677 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A   ; None         ; 5.670 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A   ; None         ; 5.668 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A   ; None         ; 5.661 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A   ; None         ; 5.651 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A   ; None         ; 5.647 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A   ; None         ; 5.599 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A   ; None         ; 5.582 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A   ; None         ; 5.574 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A   ; None         ; 5.574 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A   ; None         ; 5.565 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A   ; None         ; 5.467 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A   ; None         ; 5.394 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A   ; None         ; 5.347 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A   ; None         ; 5.330 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A   ; None         ; 5.217 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A   ; None         ; 5.193 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A   ; None         ; 5.144 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A   ; None         ; 4.943 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A   ; None         ; -11.614 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
; N/A   ; None         ; -11.620 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                             ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 33.771 ns  ; Selectie_proba:inst1|circuit[0]                                  ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.768 ns  ; Selectie_proba:inst1|circuit[0]                                  ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.461 ns  ; Selectie_proba:inst1|circuit[1]                                  ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.458 ns  ; Selectie_proba:inst1|circuit[1]                                  ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.247 ns  ; Selectie_proba:inst1|circuit[0]                                  ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.937 ns  ; Selectie_proba:inst1|circuit[1]                                  ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.675 ns  ; Selectie_proba:inst1|circuit[0]                                  ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.666 ns  ; Selectie_proba:inst1|circuit[0]                                  ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.554 ns  ; Selectie_proba:inst1|circuit[0]                                  ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.366 ns  ; Selectie_proba:inst1|circuit[0]                                  ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.365 ns  ; Selectie_proba:inst1|circuit[1]                                  ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.358 ns  ; Selectie_proba:inst1|circuit[0]                                  ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.356 ns  ; Selectie_proba:inst1|circuit[1]                                  ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.244 ns  ; Selectie_proba:inst1|circuit[1]                                  ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.056 ns  ; Selectie_proba:inst1|circuit[1]                                  ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.048 ns  ; Selectie_proba:inst1|circuit[1]                                  ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.646 ns  ; Selectie_proba:inst1|led1                                        ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 28.636 ns  ; START_STOP:inst15|inst                                           ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 28.616 ns  ; Selectie_proba:inst1|led2                                        ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 28.586 ns  ; Selectie_proba:inst1|led3                                        ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 28.297 ns  ; START_STOP:inst15|inst                                           ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 27.156 ns  ; Selectie_proba:inst1|led3                                        ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 27.031 ns  ; Selectie_proba:inst1|led1                                        ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 26.886 ns  ; START_STOP:inst15|inst                                           ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 26.876 ns  ; START_STOP:inst15|inst                                           ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 26.749 ns  ; Selectie_proba:inst1|led2                                        ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 26.530 ns  ; Selectie_proba:inst1|circuit[1]                                  ; circuit[1]          ; clk        ;
; N/A                                     ; None                                                ; 26.184 ns  ; Selectie_proba:inst1|circuit[0]                                  ; circuit[0]          ; clk        ;
; N/A                                     ; None                                                ; 25.201 ns  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15              ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 24.862 ns  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15              ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 22.477 ns  ; generator_PWM:inst|generator_semnalPWM:inst12|inst15             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 22.467 ns  ; generator_PWM:inst|generator_semnalPWM:inst12|inst15             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 18.784 ns  ; Logica_miscare:inst6|count_ture[1]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.781 ns  ; Logica_miscare:inst6|count_ture[1]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.709 ns  ; Logica_miscare:inst6|count_ture[2]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.706 ns  ; Logica_miscare:inst6|count_ture[2]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.682 ns  ; Logica_miscare:inst6|count_ture[3]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.681 ns  ; Logica_miscare:inst6|count_ture[0]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.679 ns  ; Logica_miscare:inst6|count_ture[3]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.678 ns  ; Logica_miscare:inst6|count_ture[0]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.667 ns  ; Logica_miscare:inst6|count_ture[4]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.664 ns  ; Logica_miscare:inst6|count_ture[4]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.460 ns  ; Logica_miscare:inst6|count_ture[1]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.457 ns  ; Logica_miscare:inst6|count_ture[1]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.422 ns  ; Logica_miscare:inst6|count_ture[5]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.419 ns  ; Logica_miscare:inst6|count_ture[5]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.385 ns  ; Logica_miscare:inst6|count_ture[2]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.382 ns  ; Logica_miscare:inst6|count_ture[2]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.358 ns  ; Logica_miscare:inst6|count_ture[3]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.357 ns  ; Logica_miscare:inst6|count_ture[0]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.355 ns  ; Logica_miscare:inst6|count_ture[3]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.354 ns  ; Logica_miscare:inst6|count_ture[0]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.343 ns  ; Logica_miscare:inst6|count_ture[4]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.340 ns  ; Logica_miscare:inst6|count_ture[4]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.260 ns  ; Logica_miscare:inst6|count_ture[1]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.185 ns  ; Logica_miscare:inst6|count_ture[2]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.158 ns  ; Logica_miscare:inst6|count_ture[3]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.157 ns  ; Logica_miscare:inst6|count_ture[0]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.143 ns  ; Logica_miscare:inst6|count_ture[4]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.098 ns  ; Logica_miscare:inst6|count_ture[5]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.095 ns  ; Logica_miscare:inst6|count_ture[5]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.998 ns  ; Logica_miscare:inst6|count_ture[6]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.995 ns  ; Logica_miscare:inst6|count_ture[6]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.936 ns  ; Logica_miscare:inst6|count_ture[1]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.898 ns  ; Logica_miscare:inst6|count_ture[5]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.861 ns  ; Logica_miscare:inst6|count_ture[2]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.834 ns  ; Logica_miscare:inst6|count_ture[3]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.833 ns  ; Logica_miscare:inst6|count_ture[0]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.819 ns  ; Logica_miscare:inst6|count_ture[4]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.688 ns  ; Logica_miscare:inst6|count_ture[1]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.679 ns  ; Logica_miscare:inst6|count_ture[1]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.674 ns  ; Logica_miscare:inst6|count_ture[6]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.671 ns  ; Logica_miscare:inst6|count_ture[6]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.613 ns  ; Logica_miscare:inst6|count_ture[2]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.604 ns  ; Logica_miscare:inst6|count_ture[2]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.586 ns  ; Logica_miscare:inst6|count_ture[3]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.585 ns  ; Logica_miscare:inst6|count_ture[0]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.577 ns  ; Logica_miscare:inst6|count_ture[3]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.576 ns  ; Logica_miscare:inst6|count_ture[0]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.574 ns  ; Logica_miscare:inst6|count_ture[5]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.571 ns  ; Logica_miscare:inst6|count_ture[4]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.567 ns  ; Logica_miscare:inst6|count_ture[1]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.562 ns  ; Logica_miscare:inst6|count_ture[4]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.539 ns  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15              ; PWM_B               ; senzor_4   ;
; N/A                                     ; None                                                ; 17.492 ns  ; Logica_miscare:inst6|count_ture[2]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.474 ns  ; Logica_miscare:inst6|count_ture[6]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.465 ns  ; Logica_miscare:inst6|count_ture[3]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.464 ns  ; Logica_miscare:inst6|count_ture[0]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.450 ns  ; Logica_miscare:inst6|count_ture[4]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.443 ns  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15              ; PWM_B               ; senzor_2   ;
; N/A                                     ; None                                                ; 17.379 ns  ; Logica_miscare:inst6|count_ture[1]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.371 ns  ; Logica_miscare:inst6|count_ture[1]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.364 ns  ; Logica_miscare:inst6|count_ture[1]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.355 ns  ; Logica_miscare:inst6|count_ture[1]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.326 ns  ; Logica_miscare:inst6|count_ture[5]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.317 ns  ; Logica_miscare:inst6|count_ture[5]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.304 ns  ; Logica_miscare:inst6|count_ture[2]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.296 ns  ; Logica_miscare:inst6|count_ture[2]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.289 ns  ; Logica_miscare:inst6|count_ture[2]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.280 ns  ; Logica_miscare:inst6|count_ture[2]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.277 ns  ; Logica_miscare:inst6|count_ture[3]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.276 ns  ; Logica_miscare:inst6|count_ture[0]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.269 ns  ; Logica_miscare:inst6|count_ture[3]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.268 ns  ; Logica_miscare:inst6|count_ture[0]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.262 ns  ; Logica_miscare:inst6|count_ture[4]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.262 ns  ; Logica_miscare:inst6|count_ture[3]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.261 ns  ; Logica_miscare:inst6|count_ture[0]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.254 ns  ; Logica_miscare:inst6|count_ture[4]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.253 ns  ; Logica_miscare:inst6|count_ture[3]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.252 ns  ; Logica_miscare:inst6|count_ture[0]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.247 ns  ; Logica_miscare:inst6|count_ture[4]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.243 ns  ; Logica_miscare:inst6|count_ture[1]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.238 ns  ; Logica_miscare:inst6|count_ture[4]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.205 ns  ; Logica_miscare:inst6|count_ture[5]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.200 ns  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15              ; PWM_A               ; senzor_4   ;
; N/A                                     ; None                                                ; 17.168 ns  ; Logica_miscare:inst6|count_ture[2]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.150 ns  ; Logica_miscare:inst6|count_ture[6]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.141 ns  ; Logica_miscare:inst6|count_ture[3]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.140 ns  ; Logica_miscare:inst6|count_ture[0]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.126 ns  ; Logica_miscare:inst6|count_ture[4]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.104 ns  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15              ; PWM_A               ; senzor_2   ;
; N/A                                     ; None                                                ; 17.095 ns  ; Logica_miscare:inst6|count_ture[7]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.092 ns  ; Logica_miscare:inst6|count_ture[7]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.055 ns  ; Logica_miscare:inst6|count_ture[1]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.047 ns  ; Logica_miscare:inst6|count_ture[1]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.017 ns  ; Logica_miscare:inst6|count_ture[5]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.009 ns  ; Logica_miscare:inst6|count_ture[5]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.002 ns  ; Logica_miscare:inst6|count_ture[5]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.993 ns  ; Logica_miscare:inst6|count_ture[5]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.980 ns  ; Logica_miscare:inst6|count_ture[2]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.980 ns  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15              ; PWM_B               ; senzor_3   ;
; N/A                                     ; None                                                ; 16.972 ns  ; Logica_miscare:inst6|count_ture[2]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.953 ns  ; Logica_miscare:inst6|count_ture[3]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.952 ns  ; Logica_miscare:inst6|count_ture[0]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.945 ns  ; Logica_miscare:inst6|count_ture[3]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.944 ns  ; Logica_miscare:inst6|count_ture[0]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.938 ns  ; Logica_miscare:inst6|count_ture[4]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.930 ns  ; Logica_miscare:inst6|count_ture[4]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.902 ns  ; Logica_miscare:inst6|count_ture[6]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.893 ns  ; Logica_miscare:inst6|count_ture[6]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.881 ns  ; Logica_miscare:inst6|count_ture[5]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.781 ns  ; Logica_miscare:inst6|count_ture[6]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.771 ns  ; Logica_miscare:inst6|count_ture[7]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.768 ns  ; Logica_miscare:inst6|count_ture[7]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.693 ns  ; Logica_miscare:inst6|count_ture[5]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.685 ns  ; Logica_miscare:inst6|count_ture[5]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.641 ns  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15              ; PWM_A               ; senzor_3   ;
; N/A                                     ; None                                                ; 16.593 ns  ; Logica_miscare:inst6|count_ture[6]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.585 ns  ; Logica_miscare:inst6|count_ture[6]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.578 ns  ; Logica_miscare:inst6|count_ture[6]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.571 ns  ; Logica_miscare:inst6|count_ture[7]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.569 ns  ; Logica_miscare:inst6|count_ture[6]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.502 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst9  ; test_numA[8]        ; clk        ;
; N/A                                     ; None                                                ; 16.499 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11 ; test_numA[10]       ; clk        ;
; N/A                                     ; None                                                ; 16.457 ns  ; Logica_miscare:inst6|count_ture[6]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.423 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10 ; test_numA[9]        ; clk        ;
; N/A                                     ; None                                                ; 16.269 ns  ; Logica_miscare:inst6|count_ture[6]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.261 ns  ; Logica_miscare:inst6|count_ture[6]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.247 ns  ; Logica_miscare:inst6|count_ture[7]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.200 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12 ; test_numA[11]       ; clk        ;
; N/A                                     ; None                                                ; 15.999 ns  ; Logica_miscare:inst6|count_ture[7]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.990 ns  ; Logica_miscare:inst6|count_ture[7]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.878 ns  ; Logica_miscare:inst6|count_ture[7]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.690 ns  ; Logica_miscare:inst6|count_ture[7]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.682 ns  ; Logica_miscare:inst6|count_ture[7]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.675 ns  ; Logica_miscare:inst6|count_ture[7]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.666 ns  ; Logica_miscare:inst6|count_ture[7]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.554 ns  ; Logica_miscare:inst6|count_ture[7]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.366 ns  ; Logica_miscare:inst6|count_ture[7]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.358 ns  ; Logica_miscare:inst6|count_ture[7]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.043 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10 ; test_numA[5]        ; clk        ;
; N/A                                     ; None                                                ; 14.804 ns  ; generator_PWM:inst|generator_semnalPWM:inst12|inst15             ; PWM_D               ; senzor_4   ;
; N/A                                     ; None                                                ; 14.794 ns  ; generator_PWM:inst|generator_semnalPWM:inst12|inst15             ; PWM_C               ; senzor_4   ;
; N/A                                     ; None                                                ; 14.669 ns  ; generator_PWM:inst|generator_semnalPWM:inst12|inst15             ; PWM_D               ; senzor_2   ;
; N/A                                     ; None                                                ; 14.659 ns  ; generator_PWM:inst|generator_semnalPWM:inst12|inst15             ; PWM_C               ; senzor_2   ;
; N/A                                     ; None                                                ; 14.483 ns  ; generator_PWM:inst|generator_semnalPWM:inst12|inst15             ; PWM_D               ; senzor_3   ;
; N/A                                     ; None                                                ; 14.473 ns  ; generator_PWM:inst|generator_semnalPWM:inst12|inst15             ; PWM_C               ; senzor_3   ;
; N/A                                     ; None                                                ; 13.843 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst9  ; test_numA[4]        ; clk        ;
; N/A                                     ; None                                                ; 13.779 ns  ; Logica_miscare:inst6|dreapta                                     ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.713 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst11 ; test_numA[6]        ; clk        ;
; N/A                                     ; None                                                ; 13.606 ns  ; Logica_miscare:inst6|stanga                                      ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.578 ns  ; Logica_miscare:inst6|dreapta                                     ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.573 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12 ; test_numA[7]        ; clk        ;
; N/A                                     ; None                                                ; 13.505 ns  ; Logica_miscare:inst6|dreapta                                     ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.462 ns  ; Logica_miscare:inst6|dreapta                                     ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.405 ns  ; Logica_miscare:inst6|stanga                                      ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.332 ns  ; Logica_miscare:inst6|stanga                                      ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.308 ns  ; Logica_miscare:inst6|dreapta                                     ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.289 ns  ; Logica_miscare:inst6|stanga                                      ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.261 ns  ; Logica_miscare:inst6|dreapta                                     ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.188 ns  ; Logica_miscare:inst6|dreapta                                     ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.135 ns  ; Logica_miscare:inst6|stanga                                      ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.107 ns  ; Logica_miscare:inst6|dreapta                                     ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.088 ns  ; Logica_miscare:inst6|stanga                                      ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.034 ns  ; Logica_miscare:inst6|dreapta                                     ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.015 ns  ; Logica_miscare:inst6|stanga                                      ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.934 ns  ; Logica_miscare:inst6|stanga                                      ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.894 ns  ; Logica_miscare:inst6|dreapta                                     ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.861 ns  ; Logica_miscare:inst6|stanga                                      ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.693 ns  ; Logica_miscare:inst6|dreapta                                     ; C_IN1_D2            ; senzor_2   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                  ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 18.314 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 18.311 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 18.270 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 18.267 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 17.790 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 17.746 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 17.218 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 17.209 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 17.174 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 17.165 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 17.097 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 17.053 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 16.909 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 16.901 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 16.865 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 16.857 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 15.342 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 15.042 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 14.887 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 14.732 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 14.729 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 14.587 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 14.554 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 14.473 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 14.384 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 14.381 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 14.282 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 14.254 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 14.215 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 14.156 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 14.096 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 14.093 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 14.076 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 14.036 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 13.944 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 13.898 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 13.719 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 13.589 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 13.383 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.251 ns       ; senzor_2 ; A_IN2_D1 ;
+-------+-------------------+-----------------+----------+----------+


+--------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                         ; To Clock ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; N/A           ; None        ; 11.886 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
; N/A           ; None        ; 11.880 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
; N/A           ; None        ; -3.907 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A           ; None        ; -3.909 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A           ; None        ; -3.922 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A           ; None        ; -3.956 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A           ; None        ; -3.973 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A           ; None        ; -3.977 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A           ; None        ; -4.123 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A           ; None        ; -4.159 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A           ; None        ; -4.161 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A           ; None        ; -4.178 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A           ; None        ; -4.196 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A           ; None        ; -4.208 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A           ; None        ; -4.225 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A           ; None        ; -4.228 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A           ; None        ; -4.230 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A           ; None        ; -4.251 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A           ; None        ; -4.254 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A           ; None        ; -4.256 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A           ; None        ; -4.256 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A           ; None        ; -4.274 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A           ; None        ; -4.277 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A           ; None        ; -4.294 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A           ; None        ; -4.305 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A           ; None        ; -4.305 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A           ; None        ; -4.306 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A           ; None        ; -4.322 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A           ; None        ; -4.506 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A           ; None        ; -4.508 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A           ; None        ; -4.508 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A           ; None        ; -4.526 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A           ; None        ; -4.557 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A           ; None        ; -4.557 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A           ; None        ; -4.558 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A           ; None        ; -4.574 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A           ; None        ; -4.575 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A           ; None        ; -4.577 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A           ; None        ; -4.577 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A           ; None        ; -4.595 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A           ; None        ; -4.607 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A           ; None        ; -4.611 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A           ; None        ; -4.626 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A           ; None        ; -4.626 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A           ; None        ; -4.627 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A           ; None        ; -4.643 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A           ; None        ; -4.703 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A           ; None        ; -4.707 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A           ; None        ; -4.917 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A           ; None        ; -4.919 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A           ; None        ; -5.013 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A           ; None        ; -5.015 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 26 18:15:02 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[4]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[8]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[11]" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[10]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[4]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[8]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[11]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[10]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_2" is an undefined clock
    Info: Assuming node "senzor_4" is an undefined clock
    Info: Assuming node "senzor_3" is an undefined clock
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
Warning: Found 52 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverB[10]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverB[11]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverB[8]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverB[4]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverA[10]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverA[11]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverA[8]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverA[4]" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst12|inst6~1" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst12|inst6~2" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst12|inst6~3" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst12|inst~0" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst12|inst" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst11" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Equal0~0" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst7|inst6~0" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst11" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst10" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst12|inst6~0" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst7|inst6~1" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst7|inst6~2" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9" as buffer
    Info: Detected gated clock "generator_PWM:inst|numarator_1000:inst|inst13" as buffer
    Info: Detected gated clock "generator_PWM:inst|numarator_1000:inst|inst12" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst9" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|factor_dc_driverA[8]~3" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst9" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst7|inst~0" as buffer
    Info: Detected gated clock "generator_PWM:inst|numarator_1000:inst|inst5~0" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst7|inst" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~1" as buffer
Info: Clock "clk" has Internal fmax of 115.57 MHz between source register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" and destination register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" (period= 8.653 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -7.888 ns
        Info: + Shortest clock path from clock "clk" to destination register is 9.311 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.516 ns) + CELL(0.970 ns) = 3.586 ns; Loc. = LCFF_X17_Y7_N23; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.204 ns) + CELL(0.647 ns) = 5.437 ns; Loc. = LCCOMB_X18_Y9_N18; Fanout = 2; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst12|inst6~0'
            Info: 4: + IC(0.672 ns) + CELL(0.206 ns) = 6.315 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~2'
            Info: 5: + IC(0.365 ns) + CELL(0.206 ns) = 6.886 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~0'
            Info: 6: + IC(1.055 ns) + CELL(0.370 ns) = 8.311 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 7: + IC(0.334 ns) + CELL(0.666 ns) = 9.311 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 4.165 ns ( 44.73 % )
            Info: Total interconnect delay = 5.146 ns ( 55.27 % )
        Info: - Longest clock path from clock "clk" to source register is 17.199 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.516 ns) + CELL(0.970 ns) = 3.586 ns; Loc. = LCFF_X17_Y7_N23; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.457 ns) + CELL(0.970 ns) = 6.013 ns; Loc. = LCFF_X20_Y9_N5; Fanout = 8; REG Node = 'generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9'
            Info: 4: + IC(1.106 ns) + CELL(0.370 ns) = 7.489 ns; Loc. = LCCOMB_X18_Y9_N24; Fanout = 5; COMB Node = 'generator_PWM:inst|numarator_1000:inst|inst12'
            Info: 5: + IC(0.337 ns) + CELL(0.970 ns) = 8.796 ns; Loc. = LCFF_X18_Y9_N7; Fanout = 6; REG Node = 'generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 6: + IC(0.753 ns) + CELL(0.370 ns) = 9.919 ns; Loc. = LCCOMB_X18_Y9_N30; Fanout = 5; COMB Node = 'generator_PWM:inst|numarator_1000:inst|inst13'
            Info: 7: + IC(0.333 ns) + CELL(0.970 ns) = 11.222 ns; Loc. = LCFF_X18_Y9_N27; Fanout = 5; REG Node = 'generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11'
            Info: 8: + IC(0.468 ns) + CELL(0.624 ns) = 12.314 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~0'
            Info: 9: + IC(0.385 ns) + CELL(0.319 ns) = 13.018 ns; Loc. = LCCOMB_X18_Y9_N22; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~1'
            Info: 10: + IC(0.680 ns) + CELL(0.505 ns) = 14.203 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~2'
            Info: 11: + IC(0.365 ns) + CELL(0.206 ns) = 14.774 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~0'
            Info: 12: + IC(1.055 ns) + CELL(0.370 ns) = 16.199 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 13: + IC(0.334 ns) + CELL(0.666 ns) = 17.199 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 8.410 ns ( 48.90 % )
            Info: Total interconnect delay = 8.789 ns ( 51.10 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_2" has Internal fmax of 241.31 MHz between source register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" and destination register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" (period= 4.144 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -3.379 ns
        Info: + Shortest clock path from clock "senzor_2" to destination register is 6.062 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
            Info: 2: + IC(1.916 ns) + CELL(0.370 ns) = 3.231 ns; Loc. = LCCOMB_X17_Y9_N4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(0.401 ns) + CELL(0.366 ns) = 3.998 ns; Loc. = LCCOMB_X17_Y9_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
            Info: 4: + IC(0.414 ns) + CELL(0.650 ns) = 5.062 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 5: + IC(0.334 ns) + CELL(0.666 ns) = 6.062 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 2.997 ns ( 49.44 % )
            Info: Total interconnect delay = 3.065 ns ( 50.56 % )
        Info: - Longest clock path from clock "senzor_2" to source register is 9.441 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
            Info: 2: + IC(1.935 ns) + CELL(0.206 ns) = 3.086 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal0~0'
            Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 3.677 ns; Loc. = LCCOMB_X19_Y9_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
            Info: 4: + IC(0.673 ns) + CELL(0.206 ns) = 4.556 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~0'
            Info: 5: + IC(0.385 ns) + CELL(0.319 ns) = 5.260 ns; Loc. = LCCOMB_X18_Y9_N22; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~1'
            Info: 6: + IC(0.680 ns) + CELL(0.505 ns) = 6.445 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~2'
            Info: 7: + IC(0.365 ns) + CELL(0.206 ns) = 7.016 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~0'
            Info: 8: + IC(1.055 ns) + CELL(0.370 ns) = 8.441 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 9: + IC(0.334 ns) + CELL(0.666 ns) = 9.441 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.629 ns ( 38.44 % )
            Info: Total interconnect delay = 5.812 ns ( 61.56 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_4" has Internal fmax of 250.75 MHz between source register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" and destination register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" (period= 3.988 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -3.223 ns
        Info: + Shortest clock path from clock "senzor_4" to destination register is 6.314 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
            Info: 2: + IC(1.914 ns) + CELL(0.624 ns) = 3.483 ns; Loc. = LCCOMB_X17_Y9_N4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(0.401 ns) + CELL(0.366 ns) = 4.250 ns; Loc. = LCCOMB_X17_Y9_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
            Info: 4: + IC(0.414 ns) + CELL(0.650 ns) = 5.314 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 5: + IC(0.334 ns) + CELL(0.666 ns) = 6.314 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.251 ns ( 51.49 % )
            Info: Total interconnect delay = 3.063 ns ( 48.51 % )
        Info: - Longest clock path from clock "senzor_4" to source register is 9.537 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
            Info: 2: + IC(1.871 ns) + CELL(0.366 ns) = 3.182 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal0~0'
            Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 3.773 ns; Loc. = LCCOMB_X19_Y9_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
            Info: 4: + IC(0.673 ns) + CELL(0.206 ns) = 4.652 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~0'
            Info: 5: + IC(0.385 ns) + CELL(0.319 ns) = 5.356 ns; Loc. = LCCOMB_X18_Y9_N22; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~1'
            Info: 6: + IC(0.680 ns) + CELL(0.505 ns) = 6.541 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~2'
            Info: 7: + IC(0.365 ns) + CELL(0.206 ns) = 7.112 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~0'
            Info: 8: + IC(1.055 ns) + CELL(0.370 ns) = 8.537 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 9: + IC(0.334 ns) + CELL(0.666 ns) = 9.537 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.789 ns ( 39.73 % )
            Info: Total interconnect delay = 5.748 ns ( 60.27 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_3" has Internal fmax of 266.67 MHz between source register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" and destination register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" (period= 3.75 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -2.985 ns
        Info: + Shortest clock path from clock "senzor_3" to destination register is 5.993 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
            Info: 2: + IC(2.011 ns) + CELL(0.206 ns) = 3.162 ns; Loc. = LCCOMB_X17_Y9_N4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(0.401 ns) + CELL(0.366 ns) = 3.929 ns; Loc. = LCCOMB_X17_Y9_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
            Info: 4: + IC(0.414 ns) + CELL(0.650 ns) = 4.993 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 5: + IC(0.334 ns) + CELL(0.666 ns) = 5.993 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 2.833 ns ( 47.27 % )
            Info: Total interconnect delay = 3.160 ns ( 52.73 % )
        Info: - Longest clock path from clock "senzor_3" to source register is 8.978 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
            Info: 2: + IC(2.011 ns) + CELL(0.206 ns) = 3.162 ns; Loc. = LCCOMB_X17_Y9_N4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(0.395 ns) + CELL(0.366 ns) = 3.923 ns; Loc. = LCCOMB_X17_Y9_N8; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[8]'
            Info: 4: + IC(0.668 ns) + CELL(0.206 ns) = 4.797 ns; Loc. = LCCOMB_X18_Y9_N22; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~1'
            Info: 5: + IC(0.680 ns) + CELL(0.505 ns) = 5.982 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~2'
            Info: 6: + IC(0.365 ns) + CELL(0.206 ns) = 6.553 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~0'
            Info: 7: + IC(1.055 ns) + CELL(0.370 ns) = 7.978 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 8: + IC(0.334 ns) + CELL(0.666 ns) = 8.978 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.470 ns ( 38.65 % )
            Info: Total interconnect delay = 5.508 ns ( 61.35 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzon_1" has Internal fmax of 211.24 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 4.734 ns)
    Info: + Longest register to register delay is 3.274 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.370 ns) + CELL(0.596 ns) = 0.966 ns; Loc. = LCCOMB_X4_Y3_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.052 ns; Loc. = LCCOMB_X4_Y3_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 1.242 ns; Loc. = LCCOMB_X4_Y3_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.328 ns; Loc. = LCCOMB_X4_Y3_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.834 ns; Loc. = LCCOMB_X4_Y3_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 7: + IC(0.372 ns) + CELL(0.206 ns) = 2.412 ns; Loc. = LCCOMB_X4_Y3_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 8: + IC(0.656 ns) + CELL(0.206 ns) = 3.274 ns; Loc. = LCCOMB_X3_Y3_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.876 ns ( 57.30 % )
        Info: Total interconnect delay = 1.398 ns ( 42.70 % )
    Info: - Smallest clock skew is -0.058 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.322 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.361 ns) + CELL(0.206 ns) = 2.512 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.119 ns) + CELL(0.000 ns) = 3.631 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.325 ns) + CELL(0.366 ns) = 5.322 ns; Loc. = LCCOMB_X3_Y3_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.517 ns ( 28.50 % )
            Info: Total interconnect delay = 3.805 ns ( 71.50 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.380 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.361 ns) + CELL(0.206 ns) = 2.512 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.119 ns) + CELL(0.000 ns) = 3.631 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.383 ns) + CELL(0.366 ns) = 5.380 ns; Loc. = LCCOMB_X4_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.517 ns ( 28.20 % )
            Info: Total interconnect delay = 3.863 ns ( 71.80 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Info: Clock "senzor_5" has Internal fmax of 211.24 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 4.734 ns)
    Info: + Longest register to register delay is 3.274 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.370 ns) + CELL(0.596 ns) = 0.966 ns; Loc. = LCCOMB_X4_Y3_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.052 ns; Loc. = LCCOMB_X4_Y3_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 1.242 ns; Loc. = LCCOMB_X4_Y3_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.328 ns; Loc. = LCCOMB_X4_Y3_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.834 ns; Loc. = LCCOMB_X4_Y3_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 7: + IC(0.372 ns) + CELL(0.206 ns) = 2.412 ns; Loc. = LCCOMB_X4_Y3_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 8: + IC(0.656 ns) + CELL(0.206 ns) = 3.274 ns; Loc. = LCCOMB_X3_Y3_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.876 ns ( 57.30 % )
        Info: Total interconnect delay = 1.398 ns ( 42.70 % )
    Info: - Smallest clock skew is -0.058 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 4.998 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(0.887 ns) + CELL(0.366 ns) = 2.188 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.119 ns) + CELL(0.000 ns) = 3.307 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.325 ns) + CELL(0.366 ns) = 4.998 ns; Loc. = LCCOMB_X3_Y3_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.667 ns ( 33.35 % )
            Info: Total interconnect delay = 3.331 ns ( 66.65 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 5.056 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(0.887 ns) + CELL(0.366 ns) = 2.188 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.119 ns) + CELL(0.000 ns) = 3.307 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.383 ns) + CELL(0.366 ns) = 5.056 ns; Loc. = LCCOMB_X4_Y3_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.667 ns ( 32.97 % )
            Info: Total interconnect delay = 3.389 ns ( 67.03 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" and destination pin or register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" for clock "clk" (Hold time is 7.389 ns)
    Info: + Largest clock skew is 7.888 ns
        Info: + Longest clock path from clock "clk" to destination register is 17.199 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.516 ns) + CELL(0.970 ns) = 3.586 ns; Loc. = LCFF_X17_Y7_N23; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.457 ns) + CELL(0.970 ns) = 6.013 ns; Loc. = LCFF_X20_Y9_N5; Fanout = 8; REG Node = 'generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9'
            Info: 4: + IC(1.106 ns) + CELL(0.370 ns) = 7.489 ns; Loc. = LCCOMB_X18_Y9_N24; Fanout = 5; COMB Node = 'generator_PWM:inst|numarator_1000:inst|inst12'
            Info: 5: + IC(0.337 ns) + CELL(0.970 ns) = 8.796 ns; Loc. = LCFF_X18_Y9_N7; Fanout = 6; REG Node = 'generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 6: + IC(0.753 ns) + CELL(0.370 ns) = 9.919 ns; Loc. = LCCOMB_X18_Y9_N30; Fanout = 5; COMB Node = 'generator_PWM:inst|numarator_1000:inst|inst13'
            Info: 7: + IC(0.333 ns) + CELL(0.970 ns) = 11.222 ns; Loc. = LCFF_X18_Y9_N27; Fanout = 5; REG Node = 'generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11'
            Info: 8: + IC(0.468 ns) + CELL(0.624 ns) = 12.314 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~0'
            Info: 9: + IC(0.385 ns) + CELL(0.319 ns) = 13.018 ns; Loc. = LCCOMB_X18_Y9_N22; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~1'
            Info: 10: + IC(0.680 ns) + CELL(0.505 ns) = 14.203 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~2'
            Info: 11: + IC(0.365 ns) + CELL(0.206 ns) = 14.774 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~0'
            Info: 12: + IC(1.055 ns) + CELL(0.370 ns) = 16.199 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 13: + IC(0.334 ns) + CELL(0.666 ns) = 17.199 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 8.410 ns ( 48.90 % )
            Info: Total interconnect delay = 8.789 ns ( 51.10 % )
        Info: - Shortest clock path from clock "clk" to source register is 9.311 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.516 ns) + CELL(0.970 ns) = 3.586 ns; Loc. = LCFF_X17_Y7_N23; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.204 ns) + CELL(0.647 ns) = 5.437 ns; Loc. = LCCOMB_X18_Y9_N18; Fanout = 2; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst12|inst6~0'
            Info: 4: + IC(0.672 ns) + CELL(0.206 ns) = 6.315 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~2'
            Info: 5: + IC(0.365 ns) + CELL(0.206 ns) = 6.886 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~0'
            Info: 6: + IC(1.055 ns) + CELL(0.370 ns) = 8.311 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 7: + IC(0.334 ns) + CELL(0.666 ns) = 9.311 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 4.165 ns ( 44.73 % )
            Info: Total interconnect delay = 5.146 ns ( 55.27 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "senzor_2" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" and destination pin or register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" for clock "senzor_2" (Hold time is 2.88 ns)
    Info: + Largest clock skew is 3.379 ns
        Info: + Longest clock path from clock "senzor_2" to destination register is 9.441 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
            Info: 2: + IC(1.935 ns) + CELL(0.206 ns) = 3.086 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal0~0'
            Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 3.677 ns; Loc. = LCCOMB_X19_Y9_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
            Info: 4: + IC(0.673 ns) + CELL(0.206 ns) = 4.556 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~0'
            Info: 5: + IC(0.385 ns) + CELL(0.319 ns) = 5.260 ns; Loc. = LCCOMB_X18_Y9_N22; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~1'
            Info: 6: + IC(0.680 ns) + CELL(0.505 ns) = 6.445 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~2'
            Info: 7: + IC(0.365 ns) + CELL(0.206 ns) = 7.016 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~0'
            Info: 8: + IC(1.055 ns) + CELL(0.370 ns) = 8.441 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 9: + IC(0.334 ns) + CELL(0.666 ns) = 9.441 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.629 ns ( 38.44 % )
            Info: Total interconnect delay = 5.812 ns ( 61.56 % )
        Info: - Shortest clock path from clock "senzor_2" to source register is 6.062 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
            Info: 2: + IC(1.916 ns) + CELL(0.370 ns) = 3.231 ns; Loc. = LCCOMB_X17_Y9_N4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(0.401 ns) + CELL(0.366 ns) = 3.998 ns; Loc. = LCCOMB_X17_Y9_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
            Info: 4: + IC(0.414 ns) + CELL(0.650 ns) = 5.062 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 5: + IC(0.334 ns) + CELL(0.666 ns) = 6.062 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 2.997 ns ( 49.44 % )
            Info: Total interconnect delay = 3.065 ns ( 50.56 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "senzor_4" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" and destination pin or register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" for clock "senzor_4" (Hold time is 2.724 ns)
    Info: + Largest clock skew is 3.223 ns
        Info: + Longest clock path from clock "senzor_4" to destination register is 9.537 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
            Info: 2: + IC(1.871 ns) + CELL(0.366 ns) = 3.182 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal0~0'
            Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 3.773 ns; Loc. = LCCOMB_X19_Y9_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
            Info: 4: + IC(0.673 ns) + CELL(0.206 ns) = 4.652 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~0'
            Info: 5: + IC(0.385 ns) + CELL(0.319 ns) = 5.356 ns; Loc. = LCCOMB_X18_Y9_N22; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~1'
            Info: 6: + IC(0.680 ns) + CELL(0.505 ns) = 6.541 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~2'
            Info: 7: + IC(0.365 ns) + CELL(0.206 ns) = 7.112 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~0'
            Info: 8: + IC(1.055 ns) + CELL(0.370 ns) = 8.537 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 9: + IC(0.334 ns) + CELL(0.666 ns) = 9.537 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.789 ns ( 39.73 % )
            Info: Total interconnect delay = 5.748 ns ( 60.27 % )
        Info: - Shortest clock path from clock "senzor_4" to source register is 6.314 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
            Info: 2: + IC(1.914 ns) + CELL(0.624 ns) = 3.483 ns; Loc. = LCCOMB_X17_Y9_N4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(0.401 ns) + CELL(0.366 ns) = 4.250 ns; Loc. = LCCOMB_X17_Y9_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
            Info: 4: + IC(0.414 ns) + CELL(0.650 ns) = 5.314 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 5: + IC(0.334 ns) + CELL(0.666 ns) = 6.314 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.251 ns ( 51.49 % )
            Info: Total interconnect delay = 3.063 ns ( 48.51 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "senzor_3" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" and destination pin or register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" for clock "senzor_3" (Hold time is 2.486 ns)
    Info: + Largest clock skew is 2.985 ns
        Info: + Longest clock path from clock "senzor_3" to destination register is 8.978 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
            Info: 2: + IC(2.011 ns) + CELL(0.206 ns) = 3.162 ns; Loc. = LCCOMB_X17_Y9_N4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(0.395 ns) + CELL(0.366 ns) = 3.923 ns; Loc. = LCCOMB_X17_Y9_N8; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[8]'
            Info: 4: + IC(0.668 ns) + CELL(0.206 ns) = 4.797 ns; Loc. = LCCOMB_X18_Y9_N22; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~1'
            Info: 5: + IC(0.680 ns) + CELL(0.505 ns) = 5.982 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~2'
            Info: 6: + IC(0.365 ns) + CELL(0.206 ns) = 6.553 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~0'
            Info: 7: + IC(1.055 ns) + CELL(0.370 ns) = 7.978 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 8: + IC(0.334 ns) + CELL(0.666 ns) = 8.978 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.470 ns ( 38.65 % )
            Info: Total interconnect delay = 5.508 ns ( 61.35 % )
        Info: - Shortest clock path from clock "senzor_3" to source register is 5.993 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
            Info: 2: + IC(2.011 ns) + CELL(0.206 ns) = 3.162 ns; Loc. = LCCOMB_X17_Y9_N4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(0.401 ns) + CELL(0.366 ns) = 3.929 ns; Loc. = LCCOMB_X17_Y9_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
            Info: 4: + IC(0.414 ns) + CELL(0.650 ns) = 4.993 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 5: + IC(0.334 ns) + CELL(0.666 ns) = 5.993 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 2.833 ns ( 47.27 % )
            Info: Total interconnect delay = 3.160 ns ( 52.73 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|factor_dc_driverA[8]" (data pin = "senzor_2", clock pin = "senzor_3") is 6.405 ns
    Info: + Longest pin to register delay is 8.566 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
        Info: 2: + IC(6.387 ns) + CELL(0.647 ns) = 7.979 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~2'
        Info: 3: + IC(0.381 ns) + CELL(0.206 ns) = 8.566 ns; Loc. = LCCOMB_X17_Y9_N8; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[8]'
        Info: Total cell delay = 1.798 ns ( 20.99 % )
        Info: Total interconnect delay = 6.768 ns ( 79.01 % )
    Info: + Micro setup delay of destination is 1.762 ns
    Info: - Shortest clock path from clock "senzor_3" to destination register is 3.923 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
        Info: 2: + IC(2.011 ns) + CELL(0.206 ns) = 3.162 ns; Loc. = LCCOMB_X17_Y9_N4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
        Info: 3: + IC(0.395 ns) + CELL(0.366 ns) = 3.923 ns; Loc. = LCCOMB_X17_Y9_N8; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[8]'
        Info: Total cell delay = 1.517 ns ( 38.67 % )
        Info: Total interconnect delay = 2.406 ns ( 61.33 % )
Info: tco from clock "clk" to destination pin "B_IN3_D1" through register "Selectie_proba:inst1|circuit[0]" is 33.771 ns
    Info: + Longest clock path from clock "clk" to source register is 21.642 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.516 ns) + CELL(0.970 ns) = 3.586 ns; Loc. = LCFF_X17_Y7_N23; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.064 ns) + CELL(0.970 ns) = 5.620 ns; Loc. = LCFF_X14_Y7_N11; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.402 ns) + CELL(0.970 ns) = 6.992 ns; Loc. = LCFF_X14_Y7_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.446 ns) + CELL(0.970 ns) = 9.408 ns; Loc. = LCFF_X19_Y7_N9; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.416 ns) + CELL(0.970 ns) = 11.794 ns; Loc. = LCFF_X24_Y7_N15; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.613 ns) + CELL(0.970 ns) = 13.377 ns; Loc. = LCFF_X25_Y7_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(0.612 ns) + CELL(0.970 ns) = 14.959 ns; Loc. = LCFF_X26_Y7_N5; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(1.102 ns) + CELL(0.970 ns) = 17.031 ns; Loc. = LCFF_X27_Y9_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.393 ns) + CELL(0.970 ns) = 18.394 ns; Loc. = LCFF_X27_Y9_N29; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.431 ns) + CELL(0.206 ns) = 19.031 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(1.107 ns) + CELL(0.000 ns) = 20.138 ns; Loc. = CLKCTRL_G5; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.838 ns) + CELL(0.666 ns) = 21.642 ns; Loc. = LCFF_X5_Y3_N1; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: Total cell delay = 10.702 ns ( 49.45 % )
        Info: Total interconnect delay = 10.940 ns ( 50.55 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 11.825 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y3_N1; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 2: + IC(0.464 ns) + CELL(0.505 ns) = 0.969 ns; Loc. = LCCOMB_X5_Y3_N8; Fanout = 2; COMB Node = 'Selectie_proba:inst1|Decoder0~1'
        Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 1.709 ns; Loc. = LCCOMB_X5_Y3_N2; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~3'
        Info: 4: + IC(0.677 ns) + CELL(0.370 ns) = 2.756 ns; Loc. = LCCOMB_X5_Y3_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~2'
        Info: 5: + IC(2.917 ns) + CELL(0.535 ns) = 6.208 ns; Loc. = LCCOMB_X19_Y9_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~7'
        Info: 6: + IC(2.381 ns) + CELL(3.236 ns) = 11.825 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'B_IN3_D1'
        Info: Total cell delay = 5.016 ns ( 42.42 % )
        Info: Total interconnect delay = 6.809 ns ( 57.58 % )
Info: Longest tpd from source pin "senzor_5" to destination pin "B_IN3_D1" is 18.314 ns
    Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
    Info: 2: + IC(6.692 ns) + CELL(0.606 ns) = 8.233 ns; Loc. = LCCOMB_X5_Y3_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~4'
    Info: 3: + IC(0.397 ns) + CELL(0.615 ns) = 9.245 ns; Loc. = LCCOMB_X5_Y3_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~2'
    Info: 4: + IC(2.917 ns) + CELL(0.535 ns) = 12.697 ns; Loc. = LCCOMB_X19_Y9_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~7'
    Info: 5: + IC(2.381 ns) + CELL(3.236 ns) = 18.314 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'B_IN3_D1'
    Info: Total cell delay = 5.927 ns ( 32.36 % )
    Info: Total interconnect delay = 12.387 ns ( 67.64 % )
Info: th for register "debouncing:inst5|inst" (data pin = "buton_selectie", clock pin = "clk") is 11.886 ns
    Info: + Longest clock path from clock "clk" to destination register is 18.090 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.516 ns) + CELL(0.970 ns) = 3.586 ns; Loc. = LCFF_X17_Y7_N23; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.064 ns) + CELL(0.970 ns) = 5.620 ns; Loc. = LCFF_X14_Y7_N11; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.402 ns) + CELL(0.970 ns) = 6.992 ns; Loc. = LCFF_X14_Y7_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.446 ns) + CELL(0.970 ns) = 9.408 ns; Loc. = LCFF_X19_Y7_N9; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.416 ns) + CELL(0.970 ns) = 11.794 ns; Loc. = LCFF_X24_Y7_N15; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.613 ns) + CELL(0.970 ns) = 13.377 ns; Loc. = LCFF_X25_Y7_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(0.612 ns) + CELL(0.970 ns) = 14.959 ns; Loc. = LCFF_X26_Y7_N5; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(1.102 ns) + CELL(0.970 ns) = 17.031 ns; Loc. = LCFF_X27_Y9_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.393 ns) + CELL(0.666 ns) = 18.090 ns; Loc. = LCFF_X27_Y9_N29; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 9.526 ns ( 52.66 % )
        Info: Total interconnect delay = 8.564 ns ( 47.34 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.510 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'buton_selectie'
        Info: 2: + IC(5.261 ns) + CELL(0.206 ns) = 6.402 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 1; COMB Node = 'debouncing:inst5|inst~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.510 ns; Loc. = LCFF_X27_Y9_N29; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 1.249 ns ( 19.19 % )
        Info: Total interconnect delay = 5.261 ns ( 80.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Fri Apr 26 18:15:03 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


