Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_centient_behav xil_defaultlib.tb_centient xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/centient_top.v" Line 1. Module centient_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v" Line 1. Module processor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/score_calc.v" Line 1. Module score_calc doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.score_calc
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.centient_top
Compiling module xil_defaultlib.tb_centient
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_centient_behav
