// Seed: 1888345574
module module_0;
  assign id_1 = id_1;
  always #id_2 id_1 = id_1;
  module_3 modCall_1 ();
  generate
    wire id_3;
  endgenerate
  parameter id_4 = id_2[1];
  assign module_2.type_0 = 0;
endmodule
module module_1 ();
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri1  id_0,
    output logic id_1
);
  always @(negedge id_0) id_1 <= $realtime == id_0;
  module_0 modCall_1 ();
  always begin : LABEL_0
    id_1 <= -1;
  end
endmodule
module module_3 ();
  assign id_1 = id_1[$display(-1)];
  assign id_2 = (id_2);
  id_3(
      id_1[1'b0]
  );
  tri id_4 = -1;
endmodule
