INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/YODA Project/YODA Project.srcs/sources_1/ip/bram_encoded_message/sim/bram_encoded_message.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_encoded_message
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/YODA Project/YODA Project.srcs/sources_1/ip/bram_decoded_message/sim/bram_decoded_message.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_decoded_message
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/YODA Project/YODA Project.srcs/sources_1/new/ClockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/YODA Project/YODA Project.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/YODA Project/YODA Project.srcs/sim_1/new/Decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_tb
