
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.1.0.43.2

// backanno -o DinoProject_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui DinoProject_impl_1.udb 
// Netlist created on Wed Dec 22 12:43:30 2021
// Netlist written on Wed Dec 22 12:43:33 2021
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( vsyncout, hsyncout, RGB, testOut, ref_clk, btn );
  input  ref_clk, btn;
  output vsyncout, hsyncout;
  output [5:0] RGB;
  output testOut;
  wire   \dut2.n57[9] , \dut2.n4002 , \dut2.n1978 , \row[9] , n225, 
         rows_9__N_42, outglobal, \dut2.n57[8] , \dut2.n57[7] , \dut2.n3999 , 
         \row[8] , \dut2.n1976 , \row[7] , \dut2.n57[6] , \dut2.n57[5] , 
         \dut2.n3996 , \row[6] , \dut2.n1974 , \row[5] , \dut2.n45[9] , 
         \dut2.n4017 , \dut2.n1925 , \col[9] , columns_9__N_31, \dut2.n45[8] , 
         \dut2.n45[7] , \dut2.n4014 , \col[8] , \dut2.n1923 , \col[7] , 
         \dut2.n45[6] , \dut2.n45[5] , \dut2.n4011 , \col[6] , \dut2.n1921 , 
         \col[5] , \dut2.n45[4] , \dut2.n45[3] , \dut2.n4008 , \col[4] , 
         \dut2.n1919 , \col[3] , \dut2.n57[4] , \dut2.n57[3] , \dut2.n3993 , 
         \row[4] , \dut2.n1972 , \row[3] , \dut2.n45[2] , \dut2.n45[1] , 
         \dut2.n4005 , \col[2] , \dut2.n1917 , \col[1] , \dut2.n45[0] , 
         \dut2.n3987 , \col[0] , \RGB_pad[3].vcc , \dut2.n57[2] , 
         \dut2.n57[1] , \dut2.n3990 , \row[2] , \dut2.n1970 , \row[1] , 
         \dut2.n57[0] , \dut2.n3981 , \row[0] , \dut3.n3882 , \dut3.n1957 , 
         \dut3.playerY[9] , \dut3.gameOver_N_165[9] , \dut3.n3957 , 
         \dut3.playerY[6] , \dut3.n1932 , \dut3.playerY[5] , \dut3.n57[5] , 
         \dut3.n57[6] , \dut3.n1934 , \dut3.n3879 , \dut3.playerY[8] , 
         \dut3.n1955 , \dut3.playerY[7] , \dut3.gameOver_N_165[7] , 
         \dut3.gameOver_N_165[8] , \dut3.n3954 , \dut3.playerY[4] , 
         \dut3.n1930 , \dut3.playerY[3] , \dut3.n57[3] , \dut3.n57[4] , 
         \dut3.n3876 , \dut3.n1953 , \dut3.gameOver_N_165[5] , 
         \dut3.gameOver_N_165[6] , \dut3.n3873 , \dut3.n1951 , 
         \dut3.gameOver_N_165[3] , \dut3.gameOver_N_165[4] , \dut3.n3870 , 
         \dut3.playerY[2] , \dut3.n1949 , \dut3.playerY[1] , 
         \dut3.gameOver_N_165[1] , \dut3.gameOver_N_165[2] , \dut3.n3867 , 
         \dut3.playerY[0] , \dut3.gameOver_N_165[0] , \dut3.n3951 , 
         \dut3.n1928 , \dut3.n57[1] , \dut3.n57[2] , \dut3.n3897 , 
         \dut3.cactusX[9] , \dut3.n1945 , \dut3.cactusX[8] , 
         \dut3.cactus1_N_179[8] , \dut3.cactus1_N_179[9] , \dut3.n3918 , 
         \dut3.n57[0] , \dut3.n3894 , \dut3.cactusX[7] , \dut3.n1943 , 
         \dut3.cactusX[6] , \dut3.cactus1_N_179[6] , \dut3.cactus1_N_179[7] , 
         \dut3.n52[8] , \dut3.n52[7] , \dut3.n3948 , \dut3.n1892 , 
         \dut3.n1059 , \dut3.n1086 , ref_clk_c, \dut3.n52_adj_299[4] , 
         \dut3.n52_adj_299[3] , \dut3.n3972 , \dut3.cactus2X[5] , \dut3.n1898 , 
         \dut3.cactus2X[4] , \dut3.n1060 , \dut3.n1900 , \dut3.n3921 , 
         \dut3.n1906 , \dut3.jumping_N_135[1] , \dut3.jumping_N_135[2] , 
         \dut3.n1908 , \dut3.n3891 , \dut3.cactusX[5] , \dut3.n1941 , 
         \dut3.cactusX[4] , \dut3.cactus1_N_179[4] , \dut3.cactus1_N_179[5] , 
         \dut3.n52[6] , \dut3.n52[5] , \dut3.n3945 , \dut3.n1890 , 
         \dut3.n3915 , \dut3.jumping_N_135[0] , \dut3.n3888 , 
         \dut3.cactusX[3] , \dut3.n1939 , \dut3.cactusX[2] , 
         \dut3.cactus1_N_179[2] , \dut3.cactus1_N_179[3] , 
         \dut3.n52_adj_299[8] , \dut3.n52_adj_299[7] , \dut3.n3978 , 
         \dut3.cactus2X[9] , \dut3.n1902 , \dut3.cactus2X[8] , \dut3.n3933 , 
         \dut3.n1914 , \dut3.jumping_N_135[9] , \dut3.n52_adj_299[2] , 
         \dut3.n52_adj_299[1] , \dut3.n3969 , \dut3.cactus2X[3] , \dut3.n1896 , 
         \dut3.cactus2X[2] , \dut3.n3885 , \dut3.cactusX[1] , 
         \dut3.cactus1_N_179[1] , \dut3.n3912 , \dut3.n1966 , 
         \dut3.cactus2_N_195[8] , \dut3.cactus2_N_195[9] , \dut3.n3909 , 
         \dut3.cactus2X[7] , \dut3.n1964 , \dut3.cactus2X[6] , 
         \dut3.cactus2_N_195[6] , \dut3.cactus2_N_195[7] , 
         \dut3.n52_adj_299[6] , \dut3.n52_adj_299[5] , \dut3.n3975 , 
         \dut3.n3930 , \dut3.n1912 , \dut3.jumping_N_135[7] , 
         \dut3.jumping_N_135[8] , \dut3.n3963 , \dut3.n1936 , \dut3.n57[9] , 
         \dut3.n3906 , \dut3.n1962 , \dut3.cactus2_N_195[4] , 
         \dut3.cactus2_N_195[5] , \dut3.n3927 , \dut3.n1910 , 
         \dut3.jumping_N_135[5] , \dut3.jumping_N_135[6] , \dut3.n3903 , 
         \dut3.n1960 , \dut3.cactus2_N_195[2] , \dut3.cactus2_N_195[3] , 
         \dut3.n52[2] , \dut3.n52[1] , \dut3.n3939 , \dut3.n1886 , 
         \dut3.n1888 , \dut3.n3924 , \dut3.jumping_N_135[3] , 
         \dut3.jumping_N_135[4] , \dut3.n3960 , \dut3.n57[7] , \dut3.n57[8] , 
         \dut3.n3900 , \dut3.cactus2X[1] , \dut3.cactus2_N_195[1] , 
         \dut3.n52[4] , \dut3.n52[3] , \dut3.n3942 , \dut3.n52_adj_299[0] , 
         \dut3.n3966 , \dut3.n52[0] , \dut3.n3936 , 
         \dut3.btn2.sig_001.FeedThruLUT , \dut3.btn3.sig_000.FeedThruLUT , 
         \dut3.btn2 , \dut3.btn3 , \dut3.btn4 , \dut3.n175[1] , \dut3.n175[0] , 
         \dut3.n108 , \dut3.n125 , \dut3.n175[3] , \dut3.n175[2] , 
         \dut3.n175[5] , \dut3.n175[4] , \dut3.n175[7] , \dut3.n175[6] , 
         \dut3.n175[9] , \dut3.n175[8] , \dut3.n1582 , \dut3.n1594 , 
         \dut3.n3126 , \dut3.n4_adj_242 , \dut3.n8_adj_241 , \dut3.n7_c , 
         \dut3.n3472 , \dut3.n2314 , \dut3.n6_adj_221 , \dut3.n3096 , 
         \dut3.n96 , \dut3.n3110 , \dut3.n3475 , \dut3.n3111 , \dut3.n2316 , 
         \dut3.n3102 , \dut3.n3101 , \dut3.bitcolCactus[1] , \dut3.n3478 , 
         \dut3.n2322 , \dut3.n3469 , \dut3.n3117 , \dut3.n3116 , \dut3.n3093 , 
         \dut3.n3092 , \dut3.bitcolCactus2[1] , \dut3.read_data_cactus[1] , 
         \dut3.n3517 , \dut3.read_data_cactus[0] , \dut3.bitcolCactus2[0] , 
         \dut3.read_data_cactus[3] , \dut3.read_data_cactus[2] , \dut3.n3520 , 
         \dut3.n3511 , \dut3.bitcolCactus[0] , \dut3.n3514 , 
         \dut3.read_data_cactus[6] , \dut3.read_data_cactus[7] , \dut3.n3505 , 
         \dut3.n3508 , \dut3.read_data_cactus[5] , \dut3.read_data_cactus[4] , 
         \dut3.n3099 , \dut3.n3499 , \dut3.n3502 , \dut3.n3089 , 
         \dut3.bitcol[2] , \dut3.n3090 , \dut3.n941 , \dut3.n3481 , 
         \dut3.n3122 , \dut3.n3123 , \dut3.n3484 , n1040, n4_adj_311, n2756, 
         \dut2.n2932 , n2749, n2746, n1000, n2747, \dut3.n2748 , n4, n997, 
         n1550, n12, \dut3.n18_adj_228 , \dut3.n14_adj_237 , 
         \dut3.rom_i_cactus[3] , \dut2.n8 , n4_adj_312, n1044, 
         \dut3.n4_adj_240 , \dut3.n14_adj_284 , \dut3.n10_adj_283 , n1036, 
         cactusX_9__N_106, hsyncout_c, n7, vsyncout_c, \dut3.n16 , 
         \dut3.n14_adj_297 , \dut3.n18 , \dut3.n1572 , \dut3.n1546 , 
         \dut3.n1598 , \dut3.n4_c , \dut3.n6 , \dut3.n4_adj_222 , 
         \dut3.n6_adj_223 , \dut3.n8 , \dut3.n10 , \dut3.n12_c , \dut3.n14 , 
         \dut3.n16_adj_225 , \dut3.n18_adj_226 , \dut3.n6_adj_229 , 
         \dut3.n8_adj_230 , \dut3.n10_adj_231 , \dut3.n12_adj_232 , 
         \dut3.n14_adj_233 , \dut3.n16_adj_234 , \dut3.n18_adj_235 , 
         \dut3.cactus1_N_177 , \dut3.n18_adj_236 , \dut3.n16_adj_291 , 
         \dut3.cactus1_N_178 , \dut3.cactus1_N_189 , \dut3.n1578 , 
         \dut3.n8_adj_238 , \dut3.n4_adj_239 , \dut3.n6_adj_273 , \dut3.n3100 , 
         \dut3.n2313 , \dut3.n2737 , \dut3.n191 , RGB_0_3, RGB_c_5, 
         \dut3.n4_adj_245 , \dut3.n6_adj_246 , \dut3.n8_adj_247 , 
         \dut3.n10_adj_248 , \dut3.n12_adj_249 , \dut3.n14_adj_250 , 
         \dut3.n16_adj_251 , \dut3.n18_adj_252 , \dut3.n4_adj_253 , 
         \dut3.n6_adj_254 , \dut3.n8_adj_255 , \dut3.n10_adj_256 , 
         \dut3.n12_adj_257 , \dut3.n14_adj_258 , \dut3.n16_adj_260 , 
         \dut3.n18_adj_261 , \dut3.n8_adj_262 , \dut3.n7_adj_263 , 
         \dut3.jumping_N_134 , \dut3.falling , \dut3.jumping , \dut3.n2290 , 
         \dut3.n2288 , \dut3.n4_adj_269 , \dut3.n6_adj_280 , \dut3.n2467 , 
         \dut3.n1566 , \dut3.n3128 , \dut3.rom_i[1] , \dut3.bitcol[1] , 
         \dut3.n3487 , \dut3.read_data[8] , \dut3.read_data[9] , 
         \dut3.read_data[11] , \dut3.read_data[10] , \dut3.n1006 , \dut3.n19 , 
         \dut3.n1010 , \dut3.n22 , \dut3.n12_adj_278 , \dut3.n18_adj_279 , 
         \dut3.n23 , \dut3.n20 , n2738, \dut3.n2935 , \dut3.n2918 , 
         \dut3.n4_adj_281 , \dut3.rom_i[3] , \dut3.n2303 , \dut3.n274 , 
         \dut3.n6_adj_282 , \dut3.n1033 , \dut3.n1560 , \dut3.n3132 , 
         \dut3.n6_adj_286 , \dut3.n8_adj_287 , \dut3.n10_adj_288 , 
         \dut3.n12_adj_289 , \dut3.n14_adj_290 , \dut3.read_data[1] , 
         \dut3.n3529 , \dut3.read_data[0] , \dut3.read_data[3] , 
         \dut3.read_data[2] , \dut3.n4_adj_292 , \dut3.n6_adj_293 , 
         \dut3.n8_adj_294 , \dut3.n10_adj_295 , \dut3.n12_adj_296 , 
         \dut3.n3523 , \dut3.read_data[4] , \dut3.read_data[5] , 
         \dut3.read_data[6] , \dut3.read_data[7] , \dut3.read_data[12] , 
         \dut3.n3493 , \dut3.read_data[13] , \dut3.read_data[15] , 
         \dut3.read_data[14] , \dut3.rom_i_cactus[2] , \dut3.rom_i_cactus[1] , 
         \dut3.read_data_cactus[12] , \dut3.read_data_cactus[13] , 
         \dut3.read_data_cactus[14] , \dut3.read_data_cactus[15] , 
         \dut3.read_data_cactus[10] , \dut3.read_data_cactus[11] , 
         \dut3.read_data_cactus[9] , \dut3.read_data_cactus[8] , n1102, 
         gameOver, GND_net, \dut3.rom_i[0] , \dut3.rom_i_cactus[0] , 
         \dut3.rom_i[2] , \dut.lscc_pll_inst.feedback_w , testOut_c, btn_c;

  dut2_SLICE_0 \dut2.SLICE_0 ( .DI0(\dut2.n57[9] ), .D1(\dut2.n4002 ), 
    .D0(\dut2.n1978 ), .B0(\row[9] ), .CE(n225), .LSR(rows_9__N_42), 
    .CLK(outglobal), .CIN0(\dut2.n1978 ), .CIN1(\dut2.n4002 ), .Q0(\row[9] ), 
    .F0(\dut2.n57[9] ), .COUT0(\dut2.n4002 ));
  dut2_SLICE_1 \dut2.SLICE_1 ( .DI1(\dut2.n57[8] ), .DI0(\dut2.n57[7] ), 
    .D1(\dut2.n3999 ), .B1(\row[8] ), .D0(\dut2.n1976 ), .B0(\row[7] ), 
    .CE(n225), .LSR(rows_9__N_42), .CLK(outglobal), .CIN0(\dut2.n1976 ), 
    .CIN1(\dut2.n3999 ), .Q0(\row[7] ), .Q1(\row[8] ), .F0(\dut2.n57[7] ), 
    .F1(\dut2.n57[8] ), .COUT1(\dut2.n1978 ), .COUT0(\dut2.n3999 ));
  dut2_SLICE_2 \dut2.SLICE_2 ( .DI1(\dut2.n57[6] ), .DI0(\dut2.n57[5] ), 
    .D1(\dut2.n3996 ), .B1(\row[6] ), .D0(\dut2.n1974 ), .B0(\row[5] ), 
    .CE(n225), .LSR(rows_9__N_42), .CLK(outglobal), .CIN0(\dut2.n1974 ), 
    .CIN1(\dut2.n3996 ), .Q0(\row[5] ), .Q1(\row[6] ), .F0(\dut2.n57[5] ), 
    .F1(\dut2.n57[6] ), .COUT1(\dut2.n1976 ), .COUT0(\dut2.n3996 ));
  dut2_SLICE_3 \dut2.SLICE_3 ( .DI0(\dut2.n45[9] ), .D1(\dut2.n4017 ), 
    .D0(\dut2.n1925 ), .C0(\col[9] ), .LSR(columns_9__N_31), .CLK(outglobal), 
    .CIN0(\dut2.n1925 ), .CIN1(\dut2.n4017 ), .Q0(\col[9] ), 
    .F0(\dut2.n45[9] ), .COUT0(\dut2.n4017 ));
  dut2_SLICE_4 \dut2.SLICE_4 ( .DI1(\dut2.n45[8] ), .DI0(\dut2.n45[7] ), 
    .D1(\dut2.n4014 ), .C1(\col[8] ), .D0(\dut2.n1923 ), .C0(\col[7] ), 
    .LSR(columns_9__N_31), .CLK(outglobal), .CIN0(\dut2.n1923 ), 
    .CIN1(\dut2.n4014 ), .Q0(\col[7] ), .Q1(\col[8] ), .F0(\dut2.n45[7] ), 
    .F1(\dut2.n45[8] ), .COUT1(\dut2.n1925 ), .COUT0(\dut2.n4014 ));
  dut2_SLICE_5 \dut2.SLICE_5 ( .DI1(\dut2.n45[6] ), .DI0(\dut2.n45[5] ), 
    .D1(\dut2.n4011 ), .C1(\col[6] ), .D0(\dut2.n1921 ), .C0(\col[5] ), 
    .LSR(columns_9__N_31), .CLK(outglobal), .CIN0(\dut2.n1921 ), 
    .CIN1(\dut2.n4011 ), .Q0(\col[5] ), .Q1(\col[6] ), .F0(\dut2.n45[5] ), 
    .F1(\dut2.n45[6] ), .COUT1(\dut2.n1923 ), .COUT0(\dut2.n4011 ));
  dut2_SLICE_6 \dut2.SLICE_6 ( .DI1(\dut2.n45[4] ), .DI0(\dut2.n45[3] ), 
    .D1(\dut2.n4008 ), .C1(\col[4] ), .D0(\dut2.n1919 ), .C0(\col[3] ), 
    .LSR(columns_9__N_31), .CLK(outglobal), .CIN0(\dut2.n1919 ), 
    .CIN1(\dut2.n4008 ), .Q0(\col[3] ), .Q1(\col[4] ), .F0(\dut2.n45[3] ), 
    .F1(\dut2.n45[4] ), .COUT1(\dut2.n1921 ), .COUT0(\dut2.n4008 ));
  dut2_SLICE_7 \dut2.SLICE_7 ( .DI1(\dut2.n57[4] ), .DI0(\dut2.n57[3] ), 
    .D1(\dut2.n3993 ), .B1(\row[4] ), .D0(\dut2.n1972 ), .B0(\row[3] ), 
    .CE(n225), .LSR(rows_9__N_42), .CLK(outglobal), .CIN0(\dut2.n1972 ), 
    .CIN1(\dut2.n3993 ), .Q0(\row[3] ), .Q1(\row[4] ), .F0(\dut2.n57[3] ), 
    .F1(\dut2.n57[4] ), .COUT1(\dut2.n1974 ), .COUT0(\dut2.n3993 ));
  dut2_SLICE_8 \dut2.SLICE_8 ( .DI1(\dut2.n45[2] ), .DI0(\dut2.n45[1] ), 
    .D1(\dut2.n4005 ), .C1(\col[2] ), .D0(\dut2.n1917 ), .C0(\col[1] ), 
    .LSR(columns_9__N_31), .CLK(outglobal), .CIN0(\dut2.n1917 ), 
    .CIN1(\dut2.n4005 ), .Q0(\col[1] ), .Q1(\col[2] ), .F0(\dut2.n45[1] ), 
    .F1(\dut2.n45[2] ), .COUT1(\dut2.n1919 ), .COUT0(\dut2.n4005 ));
  dut2_SLICE_9 \dut2.SLICE_9 ( .DI1(\dut2.n45[0] ), .D1(\dut2.n3987 ), 
    .C1(\col[0] ), .B1(\RGB_pad[3].vcc ), .LSR(columns_9__N_31), 
    .CLK(outglobal), .CIN1(\dut2.n3987 ), .Q1(\col[0] ), .F1(\dut2.n45[0] ), 
    .COUT1(\dut2.n1917 ), .COUT0(\dut2.n3987 ));
  dut2_SLICE_10 \dut2.SLICE_10 ( .DI1(\dut2.n57[2] ), .DI0(\dut2.n57[1] ), 
    .D1(\dut2.n3990 ), .B1(\row[2] ), .D0(\dut2.n1970 ), .B0(\row[1] ), 
    .CE(n225), .LSR(rows_9__N_42), .CLK(outglobal), .CIN0(\dut2.n1970 ), 
    .CIN1(\dut2.n3990 ), .Q0(\row[1] ), .Q1(\row[2] ), .F0(\dut2.n57[1] ), 
    .F1(\dut2.n57[2] ), .COUT1(\dut2.n1972 ), .COUT0(\dut2.n3990 ));
  dut2_SLICE_11 \dut2.SLICE_11 ( .DI1(\dut2.n57[0] ), .D1(\dut2.n3981 ), 
    .C1(\RGB_pad[3].vcc ), .B1(\row[0] ), .CE(n225), .LSR(rows_9__N_42), 
    .CLK(outglobal), .CIN1(\dut2.n3981 ), .Q1(\row[0] ), .F1(\dut2.n57[0] ), 
    .COUT1(\dut2.n1970 ), .COUT0(\dut2.n3981 ));
  dut3_SLICE_12 \dut3.SLICE_12 ( .D1(\dut3.n3882 ), .D0(\dut3.n1957 ), 
    .B0(\dut3.playerY[9] ), .CIN0(\dut3.n1957 ), .CIN1(\dut3.n3882 ), 
    .F0(\dut3.gameOver_N_165[9] ), .COUT0(\dut3.n3882 ));
  dut3_SLICE_13 \dut3.SLICE_13 ( .D1(\dut3.n3957 ), .C1(\RGB_pad[3].vcc ), 
    .B1(\dut3.playerY[6] ), .D0(\dut3.n1932 ), .C0(\RGB_pad[3].vcc ), 
    .B0(\dut3.playerY[5] ), .CIN0(\dut3.n1932 ), .CIN1(\dut3.n3957 ), 
    .F0(\dut3.n57[5] ), .F1(\dut3.n57[6] ), .COUT1(\dut3.n1934 ), 
    .COUT0(\dut3.n3957 ));
  dut3_SLICE_14 \dut3.SLICE_14 ( .D1(\dut3.n3879 ), .B1(\dut3.playerY[8] ), 
    .D0(\dut3.n1955 ), .B0(\dut3.playerY[7] ), .CIN0(\dut3.n1955 ), 
    .CIN1(\dut3.n3879 ), .F0(\dut3.gameOver_N_165[7] ), 
    .F1(\dut3.gameOver_N_165[8] ), .COUT1(\dut3.n1957 ), .COUT0(\dut3.n3879 ));
  dut3_SLICE_15 \dut3.SLICE_15 ( .D1(\dut3.n3954 ), .C1(\RGB_pad[3].vcc ), 
    .B1(\dut3.playerY[4] ), .D0(\dut3.n1930 ), .B0(\dut3.playerY[3] ), 
    .CIN0(\dut3.n1930 ), .CIN1(\dut3.n3954 ), .F0(\dut3.n57[3] ), 
    .F1(\dut3.n57[4] ), .COUT1(\dut3.n1932 ), .COUT0(\dut3.n3954 ));
  dut3_SLICE_16 \dut3.SLICE_16 ( .D1(\dut3.n3876 ), .B1(\dut3.playerY[6] ), 
    .D0(\dut3.n1953 ), .B0(\dut3.playerY[5] ), .CIN0(\dut3.n1953 ), 
    .CIN1(\dut3.n3876 ), .F0(\dut3.gameOver_N_165[5] ), 
    .F1(\dut3.gameOver_N_165[6] ), .COUT1(\dut3.n1955 ), .COUT0(\dut3.n3876 ));
  dut3_SLICE_17 \dut3.SLICE_17 ( .D1(\dut3.n3873 ), .C1(\RGB_pad[3].vcc ), 
    .B1(\dut3.playerY[4] ), .D0(\dut3.n1951 ), .C0(\RGB_pad[3].vcc ), 
    .B0(\dut3.playerY[3] ), .CIN0(\dut3.n1951 ), .CIN1(\dut3.n3873 ), 
    .F0(\dut3.gameOver_N_165[3] ), .F1(\dut3.gameOver_N_165[4] ), 
    .COUT1(\dut3.n1953 ), .COUT0(\dut3.n3873 ));
  dut3_SLICE_18 \dut3.SLICE_18 ( .D1(\dut3.n3870 ), .C1(\RGB_pad[3].vcc ), 
    .B1(\dut3.playerY[2] ), .D0(\dut3.n1949 ), .C0(\RGB_pad[3].vcc ), 
    .B0(\dut3.playerY[1] ), .CIN0(\dut3.n1949 ), .CIN1(\dut3.n3870 ), 
    .F0(\dut3.gameOver_N_165[1] ), .F1(\dut3.gameOver_N_165[2] ), 
    .COUT1(\dut3.n1951 ), .COUT0(\dut3.n3870 ));
  dut3_SLICE_19 \dut3.SLICE_19 ( .D1(\dut3.n3867 ), .C1(\RGB_pad[3].vcc ), 
    .B1(\dut3.playerY[0] ), .CIN1(\dut3.n3867 ), .F1(\dut3.gameOver_N_165[0] ), 
    .COUT1(\dut3.n1949 ), .COUT0(\dut3.n3867 ));
  dut3_SLICE_20 \dut3.SLICE_20 ( .D1(\dut3.n3951 ), .B1(\dut3.playerY[2] ), 
    .D0(\dut3.n1928 ), .B0(\dut3.playerY[1] ), .CIN0(\dut3.n1928 ), 
    .CIN1(\dut3.n3951 ), .F0(\dut3.n57[1] ), .F1(\dut3.n57[2] ), 
    .COUT1(\dut3.n1930 ), .COUT0(\dut3.n3951 ));
  dut3_SLICE_21 \dut3.SLICE_21 ( .D1(\dut3.n3897 ), .B1(\dut3.cactusX[9] ), 
    .D0(\dut3.n1945 ), .B0(\dut3.cactusX[8] ), .CIN0(\dut3.n1945 ), 
    .CIN1(\dut3.n3897 ), .F0(\dut3.cactus1_N_179[8] ), 
    .F1(\dut3.cactus1_N_179[9] ), .COUT0(\dut3.n3897 ));
  dut3_SLICE_22 \dut3.SLICE_22 ( .D1(\dut3.n3918 ), .C1(\RGB_pad[3].vcc ), 
    .B1(\dut3.playerY[0] ), .CIN1(\dut3.n3918 ), .F1(\dut3.n57[0] ), 
    .COUT1(\dut3.n1928 ), .COUT0(\dut3.n3918 ));
  dut3_SLICE_23 \dut3.SLICE_23 ( .D1(\dut3.n3894 ), .B1(\dut3.cactusX[7] ), 
    .D0(\dut3.n1943 ), .B0(\dut3.cactusX[6] ), .CIN0(\dut3.n1943 ), 
    .CIN1(\dut3.n3894 ), .F0(\dut3.cactus1_N_179[6] ), 
    .F1(\dut3.cactus1_N_179[7] ), .COUT1(\dut3.n1945 ), .COUT0(\dut3.n3894 ));
  dut3_SLICE_24 \dut3.SLICE_24 ( .DI1(\dut3.n52[8] ), .DI0(\dut3.n52[7] ), 
    .D1(\dut3.n3948 ), .B1(\dut3.cactusX[9] ), .D0(\dut3.n1892 ), 
    .B0(\dut3.cactusX[8] ), .CE(\dut3.n1059 ), .LSR(\dut3.n1086 ), 
    .CLK(ref_clk_c), .CIN0(\dut3.n1892 ), .CIN1(\dut3.n3948 ), 
    .Q0(\dut3.cactusX[8] ), .Q1(\dut3.cactusX[9] ), .F0(\dut3.n52[7] ), 
    .F1(\dut3.n52[8] ), .COUT0(\dut3.n3948 ));
  dut3_SLICE_25 \dut3.SLICE_25 ( .DI1(\dut3.n52_adj_299[4] ), 
    .DI0(\dut3.n52_adj_299[3] ), .D1(\dut3.n3972 ), .B1(\dut3.cactus2X[5] ), 
    .D0(\dut3.n1898 ), .B0(\dut3.cactus2X[4] ), .CE(\dut3.n1060 ), 
    .CLK(ref_clk_c), .CIN0(\dut3.n1898 ), .CIN1(\dut3.n3972 ), 
    .Q0(\dut3.cactus2X[4] ), .Q1(\dut3.cactus2X[5] ), 
    .F0(\dut3.n52_adj_299[3] ), .F1(\dut3.n52_adj_299[4] ), 
    .COUT1(\dut3.n1900 ), .COUT0(\dut3.n3972 ));
  dut3_SLICE_26 \dut3.SLICE_26 ( .D1(\dut3.n3921 ), .C1(\RGB_pad[3].vcc ), 
    .B1(\dut3.playerY[2] ), .D0(\dut3.n1906 ), .C0(\RGB_pad[3].vcc ), 
    .B0(\dut3.playerY[1] ), .CIN0(\dut3.n1906 ), .CIN1(\dut3.n3921 ), 
    .F0(\dut3.jumping_N_135[1] ), .F1(\dut3.jumping_N_135[2] ), 
    .COUT1(\dut3.n1908 ), .COUT0(\dut3.n3921 ));
  dut3_SLICE_27 \dut3.SLICE_27 ( .D1(\dut3.n3891 ), .B1(\dut3.cactusX[5] ), 
    .D0(\dut3.n1941 ), .C0(\RGB_pad[3].vcc ), .B0(\dut3.cactusX[4] ), 
    .CIN0(\dut3.n1941 ), .CIN1(\dut3.n3891 ), .F0(\dut3.cactus1_N_179[4] ), 
    .F1(\dut3.cactus1_N_179[5] ), .COUT1(\dut3.n1943 ), .COUT0(\dut3.n3891 ));
  dut3_SLICE_28 \dut3.SLICE_28 ( .DI1(\dut3.n52[6] ), .DI0(\dut3.n52[5] ), 
    .D1(\dut3.n3945 ), .B1(\dut3.cactusX[7] ), .D0(\dut3.n1890 ), 
    .B0(\dut3.cactusX[6] ), .CE(\dut3.n1059 ), .LSR(\dut3.n1086 ), 
    .CLK(ref_clk_c), .CIN0(\dut3.n1890 ), .CIN1(\dut3.n3945 ), 
    .Q0(\dut3.cactusX[6] ), .Q1(\dut3.cactusX[7] ), .F0(\dut3.n52[5] ), 
    .F1(\dut3.n52[6] ), .COUT1(\dut3.n1892 ), .COUT0(\dut3.n3945 ));
  dut3_SLICE_29 \dut3.SLICE_29 ( .D1(\dut3.n3915 ), .C1(\RGB_pad[3].vcc ), 
    .B1(\dut3.playerY[0] ), .CIN1(\dut3.n3915 ), .F1(\dut3.jumping_N_135[0] ), 
    .COUT1(\dut3.n1906 ), .COUT0(\dut3.n3915 ));
  dut3_SLICE_30 \dut3.SLICE_30 ( .D1(\dut3.n3888 ), .C1(\RGB_pad[3].vcc ), 
    .B1(\dut3.cactusX[3] ), .D0(\dut3.n1939 ), .C0(\RGB_pad[3].vcc ), 
    .B0(\dut3.cactusX[2] ), .CIN0(\dut3.n1939 ), .CIN1(\dut3.n3888 ), 
    .F0(\dut3.cactus1_N_179[2] ), .F1(\dut3.cactus1_N_179[3] ), 
    .COUT1(\dut3.n1941 ), .COUT0(\dut3.n3888 ));
  dut3_SLICE_31 \dut3.SLICE_31 ( .DI1(\dut3.n52_adj_299[8] ), 
    .DI0(\dut3.n52_adj_299[7] ), .D1(\dut3.n3978 ), .B1(\dut3.cactus2X[9] ), 
    .D0(\dut3.n1902 ), .B0(\dut3.cactus2X[8] ), .CE(\dut3.n1060 ), 
    .CLK(ref_clk_c), .CIN0(\dut3.n1902 ), .CIN1(\dut3.n3978 ), 
    .Q0(\dut3.cactus2X[8] ), .Q1(\dut3.cactus2X[9] ), 
    .F0(\dut3.n52_adj_299[7] ), .F1(\dut3.n52_adj_299[8] ), 
    .COUT0(\dut3.n3978 ));
  dut3_SLICE_32 \dut3.SLICE_32 ( .D1(\dut3.n3933 ), .D0(\dut3.n1914 ), 
    .B0(\dut3.playerY[9] ), .CIN0(\dut3.n1914 ), .CIN1(\dut3.n3933 ), 
    .F0(\dut3.jumping_N_135[9] ), .COUT0(\dut3.n3933 ));
  dut3_SLICE_33 \dut3.SLICE_33 ( .DI1(\dut3.n52_adj_299[2] ), 
    .DI0(\dut3.n52_adj_299[1] ), .D1(\dut3.n3969 ), .C1(\RGB_pad[3].vcc ), 
    .B1(\dut3.cactus2X[3] ), .D0(\dut3.n1896 ), .B0(\dut3.cactus2X[2] ), 
    .CE(\dut3.n1060 ), .CLK(ref_clk_c), .CIN0(\dut3.n1896 ), 
    .CIN1(\dut3.n3969 ), .Q0(\dut3.cactus2X[2] ), .Q1(\dut3.cactus2X[3] ), 
    .F0(\dut3.n52_adj_299[1] ), .F1(\dut3.n52_adj_299[2] ), 
    .COUT1(\dut3.n1898 ), .COUT0(\dut3.n3969 ));
  dut3_SLICE_34 \dut3.SLICE_34 ( .D1(\dut3.n3885 ), .C1(\RGB_pad[3].vcc ), 
    .B1(\dut3.cactusX[1] ), .CIN1(\dut3.n3885 ), .F1(\dut3.cactus1_N_179[1] ), 
    .COUT1(\dut3.n1939 ), .COUT0(\dut3.n3885 ));
  dut3_SLICE_35 \dut3.SLICE_35 ( .D1(\dut3.n3912 ), .B1(\dut3.cactus2X[9] ), 
    .D0(\dut3.n1966 ), .B0(\dut3.cactus2X[8] ), .CIN0(\dut3.n1966 ), 
    .CIN1(\dut3.n3912 ), .F0(\dut3.cactus2_N_195[8] ), 
    .F1(\dut3.cactus2_N_195[9] ), .COUT0(\dut3.n3912 ));
  dut3_SLICE_36 \dut3.SLICE_36 ( .D1(\dut3.n3909 ), .B1(\dut3.cactus2X[7] ), 
    .D0(\dut3.n1964 ), .B0(\dut3.cactus2X[6] ), .CIN0(\dut3.n1964 ), 
    .CIN1(\dut3.n3909 ), .F0(\dut3.cactus2_N_195[6] ), 
    .F1(\dut3.cactus2_N_195[7] ), .COUT1(\dut3.n1966 ), .COUT0(\dut3.n3909 ));
  dut3_SLICE_37 \dut3.SLICE_37 ( .DI1(\dut3.n52_adj_299[6] ), 
    .DI0(\dut3.n52_adj_299[5] ), .D1(\dut3.n3975 ), .B1(\dut3.cactus2X[7] ), 
    .D0(\dut3.n1900 ), .B0(\dut3.cactus2X[6] ), .CE(\dut3.n1060 ), 
    .CLK(ref_clk_c), .CIN0(\dut3.n1900 ), .CIN1(\dut3.n3975 ), 
    .Q0(\dut3.cactus2X[6] ), .Q1(\dut3.cactus2X[7] ), 
    .F0(\dut3.n52_adj_299[5] ), .F1(\dut3.n52_adj_299[6] ), 
    .COUT1(\dut3.n1902 ), .COUT0(\dut3.n3975 ));
  dut3_SLICE_38 \dut3.SLICE_38 ( .D1(\dut3.n3930 ), .B1(\dut3.playerY[8] ), 
    .D0(\dut3.n1912 ), .B0(\dut3.playerY[7] ), .CIN0(\dut3.n1912 ), 
    .CIN1(\dut3.n3930 ), .F0(\dut3.jumping_N_135[7] ), 
    .F1(\dut3.jumping_N_135[8] ), .COUT1(\dut3.n1914 ), .COUT0(\dut3.n3930 ));
  dut3_SLICE_39 \dut3.SLICE_39 ( .D1(\dut3.n3963 ), .D0(\dut3.n1936 ), 
    .C0(\RGB_pad[3].vcc ), .B0(\dut3.playerY[9] ), .CIN0(\dut3.n1936 ), 
    .CIN1(\dut3.n3963 ), .F0(\dut3.n57[9] ), .COUT0(\dut3.n3963 ));
  dut3_SLICE_40 \dut3.SLICE_40 ( .D1(\dut3.n3906 ), .B1(\dut3.cactus2X[5] ), 
    .D0(\dut3.n1962 ), .C0(\RGB_pad[3].vcc ), .B0(\dut3.cactus2X[4] ), 
    .CIN0(\dut3.n1962 ), .CIN1(\dut3.n3906 ), .F0(\dut3.cactus2_N_195[4] ), 
    .F1(\dut3.cactus2_N_195[5] ), .COUT1(\dut3.n1964 ), .COUT0(\dut3.n3906 ));
  dut3_SLICE_41 \dut3.SLICE_41 ( .D1(\dut3.n3927 ), .B1(\dut3.playerY[6] ), 
    .D0(\dut3.n1910 ), .B0(\dut3.playerY[5] ), .CIN0(\dut3.n1910 ), 
    .CIN1(\dut3.n3927 ), .F0(\dut3.jumping_N_135[5] ), 
    .F1(\dut3.jumping_N_135[6] ), .COUT1(\dut3.n1912 ), .COUT0(\dut3.n3927 ));
  dut3_SLICE_42 \dut3.SLICE_42 ( .D1(\dut3.n3903 ), .C1(\RGB_pad[3].vcc ), 
    .B1(\dut3.cactus2X[3] ), .D0(\dut3.n1960 ), .C0(\RGB_pad[3].vcc ), 
    .B0(\dut3.cactus2X[2] ), .CIN0(\dut3.n1960 ), .CIN1(\dut3.n3903 ), 
    .F0(\dut3.cactus2_N_195[2] ), .F1(\dut3.cactus2_N_195[3] ), 
    .COUT1(\dut3.n1962 ), .COUT0(\dut3.n3903 ));
  dut3_SLICE_43 \dut3.SLICE_43 ( .DI1(\dut3.n52[2] ), .DI0(\dut3.n52[1] ), 
    .D1(\dut3.n3939 ), .C1(\RGB_pad[3].vcc ), .B1(\dut3.cactusX[3] ), 
    .D0(\dut3.n1886 ), .B0(\dut3.cactusX[2] ), .CE(\dut3.n1059 ), 
    .LSR(\dut3.n1086 ), .CLK(ref_clk_c), .CIN0(\dut3.n1886 ), 
    .CIN1(\dut3.n3939 ), .Q0(\dut3.cactusX[2] ), .Q1(\dut3.cactusX[3] ), 
    .F0(\dut3.n52[1] ), .F1(\dut3.n52[2] ), .COUT1(\dut3.n1888 ), 
    .COUT0(\dut3.n3939 ));
  dut3_SLICE_44 \dut3.SLICE_44 ( .D1(\dut3.n3924 ), .B1(\dut3.playerY[4] ), 
    .D0(\dut3.n1908 ), .C0(\RGB_pad[3].vcc ), .B0(\dut3.playerY[3] ), 
    .CIN0(\dut3.n1908 ), .CIN1(\dut3.n3924 ), .F0(\dut3.jumping_N_135[3] ), 
    .F1(\dut3.jumping_N_135[4] ), .COUT1(\dut3.n1910 ), .COUT0(\dut3.n3924 ));
  dut3_SLICE_45 \dut3.SLICE_45 ( .D1(\dut3.n3960 ), .C1(\RGB_pad[3].vcc ), 
    .B1(\dut3.playerY[8] ), .D0(\dut3.n1934 ), .C0(\RGB_pad[3].vcc ), 
    .B0(\dut3.playerY[7] ), .CIN0(\dut3.n1934 ), .CIN1(\dut3.n3960 ), 
    .F0(\dut3.n57[7] ), .F1(\dut3.n57[8] ), .COUT1(\dut3.n1936 ), 
    .COUT0(\dut3.n3960 ));
  dut3_SLICE_46 \dut3.SLICE_46 ( .D1(\dut3.n3900 ), .C1(\RGB_pad[3].vcc ), 
    .B1(\dut3.cactus2X[1] ), .CIN1(\dut3.n3900 ), .F1(\dut3.cactus2_N_195[1] ), 
    .COUT1(\dut3.n1960 ), .COUT0(\dut3.n3900 ));
  dut3_SLICE_47 \dut3.SLICE_47 ( .DI1(\dut3.n52[4] ), .DI0(\dut3.n52[3] ), 
    .D1(\dut3.n3942 ), .B1(\dut3.cactusX[5] ), .D0(\dut3.n1888 ), 
    .B0(\dut3.cactusX[4] ), .CE(\dut3.n1059 ), .LSR(\dut3.n1086 ), 
    .CLK(ref_clk_c), .CIN0(\dut3.n1888 ), .CIN1(\dut3.n3942 ), 
    .Q0(\dut3.cactusX[4] ), .Q1(\dut3.cactusX[5] ), .F0(\dut3.n52[3] ), 
    .F1(\dut3.n52[4] ), .COUT1(\dut3.n1890 ), .COUT0(\dut3.n3942 ));
  dut3_SLICE_48 \dut3.SLICE_48 ( .DI1(\dut3.n52_adj_299[0] ), 
    .D1(\dut3.n3966 ), .C1(\RGB_pad[3].vcc ), .B1(\dut3.cactus2X[1] ), 
    .CE(\dut3.n1060 ), .CLK(ref_clk_c), .CIN1(\dut3.n3966 ), 
    .Q1(\dut3.cactus2X[1] ), .F1(\dut3.n52_adj_299[0] ), .COUT1(\dut3.n1896 ), 
    .COUT0(\dut3.n3966 ));
  dut3_SLICE_49 \dut3.SLICE_49 ( .DI1(\dut3.n52[0] ), .D1(\dut3.n3936 ), 
    .C1(\RGB_pad[3].vcc ), .B1(\dut3.cactusX[1] ), .CE(\dut3.n1059 ), 
    .LSR(\dut3.n1086 ), .CLK(ref_clk_c), .CIN1(\dut3.n3936 ), 
    .Q1(\dut3.cactusX[1] ), .F1(\dut3.n52[0] ), .COUT1(\dut3.n1886 ), 
    .COUT0(\dut3.n3936 ));
  dut3_SLICE_50 \dut3.SLICE_50 ( .DI1(\dut3.btn2.sig_001.FeedThruLUT ), 
    .DI0(\dut3.btn3.sig_000.FeedThruLUT ), .D1(\dut3.btn2 ), .A0(\dut3.btn3 ), 
    .CLK(ref_clk_c), .Q0(\dut3.btn4 ), .Q1(\dut3.btn3 ), 
    .F0(\dut3.btn3.sig_000.FeedThruLUT ), .F1(\dut3.btn2.sig_001.FeedThruLUT ));
  dut3_SLICE_51 \dut3.SLICE_51 ( .DI1(\dut3.n175[1] ), .DI0(\dut3.n175[0] ), 
    .D1(\dut3.jumping_N_135[1] ), .B1(\dut3.n57[1] ), .A1(\dut3.n108 ), 
    .C0(\dut3.n57[0] ), .B0(\dut3.n108 ), .A0(\dut3.jumping_N_135[0] ), 
    .CE(\dut3.n125 ), .CLK(ref_clk_c), .Q0(\dut3.playerY[0] ), 
    .Q1(\dut3.playerY[1] ), .F0(\dut3.n175[0] ), .F1(\dut3.n175[1] ));
  dut3_SLICE_54 \dut3.SLICE_54 ( .DI1(\dut3.n175[3] ), .DI0(\dut3.n175[2] ), 
    .D1(\dut3.n108 ), .C1(\dut3.jumping_N_135[3] ), .A1(\dut3.n57[3] ), 
    .C0(\dut3.n108 ), .B0(\dut3.n57[2] ), .A0(\dut3.jumping_N_135[2] ), 
    .CE(\dut3.n125 ), .CLK(ref_clk_c), .Q0(\dut3.playerY[2] ), 
    .Q1(\dut3.playerY[3] ), .F0(\dut3.n175[2] ), .F1(\dut3.n175[3] ));
  dut3_SLICE_56 \dut3.SLICE_56 ( .DI1(\dut3.n175[5] ), .DI0(\dut3.n175[4] ), 
    .D1(\dut3.n108 ), .C1(\dut3.jumping_N_135[5] ), .A1(\dut3.n57[5] ), 
    .C0(\dut3.n108 ), .B0(\dut3.n57[4] ), .A0(\dut3.jumping_N_135[4] ), 
    .CE(\dut3.n125 ), .CLK(ref_clk_c), .Q0(\dut3.playerY[4] ), 
    .Q1(\dut3.playerY[5] ), .F0(\dut3.n175[4] ), .F1(\dut3.n175[5] ));
  dut3_SLICE_58 \dut3.SLICE_58 ( .DI1(\dut3.n175[7] ), .DI0(\dut3.n175[6] ), 
    .C1(\dut3.jumping_N_135[7] ), .B1(\dut3.n108 ), .A1(\dut3.n57[7] ), 
    .D0(\dut3.n57[6] ), .B0(\dut3.n108 ), .A0(\dut3.jumping_N_135[6] ), 
    .CE(\dut3.n125 ), .CLK(ref_clk_c), .Q0(\dut3.playerY[6] ), 
    .Q1(\dut3.playerY[7] ), .F0(\dut3.n175[6] ), .F1(\dut3.n175[7] ));
  dut3_SLICE_60 \dut3.SLICE_60 ( .DI1(\dut3.n175[9] ), .DI0(\dut3.n175[8] ), 
    .D1(\dut3.n108 ), .C1(\dut3.n57[9] ), .A1(\dut3.jumping_N_135[9] ), 
    .C0(\dut3.jumping_N_135[8] ), .B0(\dut3.n108 ), .A0(\dut3.n57[8] ), 
    .CE(\dut3.n125 ), .CLK(ref_clk_c), .Q0(\dut3.playerY[8] ), 
    .Q1(\dut3.playerY[9] ), .F0(\dut3.n175[8] ), .F1(\dut3.n175[9] ));
  dut3_SLICE_65 \dut3.SLICE_65 ( .D0(\dut3.n1582 ), .C0(\dut3.n1594 ), 
    .B0(\row[9] ), .A0(\dut3.n3126 ), .F0(\dut3.n4_adj_242 ));
  dut3_SLICE_66 \dut3.SLICE_66 ( .D1(\row[9] ), .C1(\dut3.n8_adj_241 ), 
    .B1(\dut3.n4_adj_242 ), .A1(\dut3.n7_c ), .D0(\dut3.n3472 ), 
    .C0(\dut3.n2314 ), .B0(\dut3.n6_adj_221 ), .A0(\dut3.n3096 ), 
    .F0(\dut3.n8_adj_241 ), .F1(\dut3.n96 ));
  dut3_SLICE_67 \dut3.SLICE_67 ( .D1(\dut3.n3110 ), .C1(\dut3.n3475 ), 
    .B1(\dut3.n3111 ), .A1(\dut3.n2316 ), .D0(\dut3.n3102 ), .C0(\dut3.n2316 ), 
    .B0(\dut3.n3101 ), .A0(\dut3.bitcolCactus[1] ), .F0(\dut3.n3475 ), 
    .F1(\dut3.n3478 ));
  dut3_SLICE_69 \dut3.SLICE_69 ( .D1(\dut3.n2322 ), .C1(\dut3.n3469 ), 
    .B1(\dut3.n3117 ), .A1(\dut3.n3116 ), .D0(\dut3.n3093 ), .C0(\dut3.n2322 ), 
    .B0(\dut3.n3092 ), .A0(\dut3.bitcolCactus2[1] ), .F0(\dut3.n3469 ), 
    .F1(\dut3.n3472 ));
  dut3_SLICE_71 \dut3.SLICE_71 ( .D1(\dut3.read_data_cactus[1] ), 
    .C1(\dut3.n3517 ), .B1(\dut3.read_data_cactus[0] ), 
    .A1(\dut3.bitcolCactus2[1] ), .D0(\dut3.bitcolCactus2[0] ), 
    .C0(\dut3.read_data_cactus[3] ), .B0(\dut3.bitcolCactus2[1] ), 
    .A0(\dut3.read_data_cactus[2] ), .F0(\dut3.n3517 ), .F1(\dut3.n3520 ));
  dut3_SLICE_73 \dut3.SLICE_73 ( .D1(\dut3.read_data_cactus[1] ), 
    .C1(\dut3.n3511 ), .B1(\dut3.read_data_cactus[0] ), 
    .A1(\dut3.bitcolCactus[1] ), .D0(\dut3.bitcolCactus[0] ), 
    .C0(\dut3.read_data_cactus[2] ), .B0(\dut3.bitcolCactus[1] ), 
    .A0(\dut3.read_data_cactus[3] ), .F0(\dut3.n3511 ), .F1(\dut3.n3514 ));
  dut3_SLICE_75 \dut3.SLICE_75 ( .D1(\dut3.bitcolCactus[1] ), 
    .C1(\dut3.bitcolCactus[0] ), .B1(\dut3.read_data_cactus[6] ), 
    .A1(\dut3.read_data_cactus[7] ), .D0(\dut3.cactusX[1] ), .A0(\col[1] ), 
    .F0(\dut3.bitcolCactus[0] ), .F1(\dut3.n3505 ));
  dut3_SLICE_76 \dut3.SLICE_76 ( .C1(\dut3.n3508 ), .B1(\dut3.n3514 ), 
    .A1(\dut3.n2316 ), .D0(\dut3.bitcolCactus[1] ), .C0(\dut3.n3505 ), 
    .B0(\dut3.read_data_cactus[5] ), .A0(\dut3.read_data_cactus[4] ), 
    .F0(\dut3.n3508 ), .F1(\dut3.n3099 ));
  dut3_SLICE_77 \dut3.SLICE_77 ( .D1(\dut3.read_data_cactus[6] ), 
    .C1(\dut3.bitcolCactus2[0] ), .B1(\dut3.bitcolCactus2[1] ), 
    .A1(\dut3.read_data_cactus[7] ), .B0(\dut3.cactus2X[1] ), .A0(\col[1] ), 
    .F0(\dut3.bitcolCactus2[0] ), .F1(\dut3.n3499 ));
  dut3_SLICE_78 \dut3.SLICE_78 ( .C1(\dut3.n3502 ), .B1(\dut3.n3520 ), 
    .A1(\dut3.n2322 ), .D0(\dut3.read_data_cactus[4] ), .C0(\dut3.n3499 ), 
    .B0(\dut3.read_data_cactus[5] ), .A0(\dut3.bitcolCactus2[1] ), 
    .F0(\dut3.n3502 ), .F1(\dut3.n3096 ));
  dut3_SLICE_79 \dut3.SLICE_79 ( .D1(\dut3.n3089 ), .C1(\dut3.bitcol[2] ), 
    .B1(\dut3.n3090 ), .A1(\dut3.n941 ), .D0(\col[2] ), .C0(\col[3] ), 
    .B0(\col[1] ), .F0(\dut3.bitcol[2] ), .F1(\dut3.n3481 ));
  dut3_SLICE_80 \dut3.SLICE_80 ( .D1(\dut3.n3122 ), .C1(\dut3.n941 ), 
    .B1(\dut3.n3481 ), .A1(\dut3.n3123 ), .D0(\col[2] ), .C0(\col[3] ), 
    .B0(\col[1] ), .A0(\col[4] ), .F0(\dut3.n941 ), .F1(\dut3.n3484 ));
  dut2_SLICE_81 \dut2.SLICE_81 ( .D1(\col[8] ), .C1(\col[4] ), .B1(\col[6] ), 
    .A1(\col[5] ), .D0(n1040), .C0(n4_adj_311), .B0(\col[9] ), .A0(\col[6] ), 
    .F0(n2756), .F1(\dut2.n2932 ));
  dut3_SLICE_82 \dut3.SLICE_82 ( .D1(\col[5] ), .C1(n2749), .B1(\col[0] ), 
    .A1(\col[4] ), .C0(\col[1] ), .B0(\col[3] ), .A0(\col[2] ), .F0(n2749), 
    .F1(n4_adj_311));
  dut2_SLICE_83 \dut2.SLICE_83 ( .D1(\col[5] ), .C1(n2746), .B1(\col[6] ), 
    .A1(n1000), .B0(\col[7] ), .A0(\col[8] ), .F0(n2746), .F1(n2747));
  dut2_SLICE_84 \dut2.SLICE_84 ( .D1(\col[6] ), .C1(n1000), .B1(n2746), 
    .A1(\col[5] ), .D0(\col[4] ), .C0(\col[2] ), .B0(\col[3] ), .A0(\col[1] ), 
    .F0(n1000), .F1(\dut3.n2748 ));
  dut2_SLICE_85 \dut2.SLICE_85 ( .D1(\row[9] ), .C1(n4), .B1(n997), .A1(n1550), 
    .D0(\row[1] ), .A0(\row[0] ), .F0(n4), .F1(rows_9__N_42));
  SLICE_86 SLICE_86( .D0(columns_9__N_31), .C0(rows_9__N_42), .F0(n225));
  dut2_SLICE_87 \dut2.SLICE_87 ( .D1(\row[7] ), .C1(n12), .B1(\row[8] ), 
    .A1(\row[6] ), .D0(n4), .C0(\row[5] ), .B0(\row[4] ), .A0(n1550), .F0(n12), 
    .F1(\dut3.n18_adj_228 ));
  dut3_SLICE_88 \dut3.SLICE_88 ( .D1(\row[4] ), .C1(n1550), .B1(\row[6] ), 
    .A1(\row[5] ), .B0(\row[3] ), .A0(\row[2] ), .F0(n1550), 
    .F1(\dut3.n14_adj_237 ));
  dut3_SLICE_92 \dut3.SLICE_92 ( .D1(\row[1] ), .C1(\row[2] ), .A1(\row[4] ), 
    .D0(\row[2] ), .C0(\row[4] ), .B0(n4), .A0(\row[3] ), 
    .F0(\dut3.rom_i_cactus[3] ), .F1(\dut2.n8 ));
  dut2_SLICE_93 \dut2.SLICE_93 ( .D1(\col[7] ), .C1(n4_adj_312), .B1(\col[8] ), 
    .A1(\col[9] ), .D0(\col[5] ), .B0(\col[6] ), .F0(n4_adj_312), 
    .F1(columns_9__N_31));
  dut2_SLICE_95 \dut2.SLICE_95 ( .D1(\row[8] ), .C1(n1044), .B1(\row[7] ), 
    .D0(\row[4] ), .B0(\row[6] ), .A0(\row[5] ), .F0(n1044), .F1(n997));
  dut3_SLICE_96 \dut3.SLICE_96 ( .D1(\row[7] ), .C1(\dut3.n4_adj_240 ), 
    .B1(\row[8] ), .A1(n1044), .D0(\row[2] ), .C0(\row[3] ), .B0(\row[1] ), 
    .A0(\row[0] ), .F0(\dut3.n4_adj_240 ), .F1(\dut3.n1582 ));
  dut3_SLICE_98 \dut3.SLICE_98 ( .D1(\dut3.n14_adj_284 ), 
    .C1(\dut3.n10_adj_283 ), .B1(n1036), .A1(\row[9] ), .D0(\col[8] ), 
    .C0(n997), .B0(\col[7] ), .A0(\col[9] ), .F0(\dut3.n10_adj_283 ), 
    .F1(cactusX_9__N_106));
  dut2_SLICE_100 \dut2.SLICE_100 ( .D1(\col[7] ), .C1(n1036), .B1(\col[9] ), 
    .A1(\dut2.n2932 ), .D0(\col[6] ), .C0(\col[4] ), .A0(\col[5] ), .F0(n1036), 
    .F1(hsyncout_c));
  dut2_SLICE_102 \dut2.SLICE_102 ( .D1(\row[9] ), .C1(n7), .B1(\dut2.n8 ), 
    .A1(\row[8] ), .D0(\row[7] ), .C0(\row[5] ), .B0(\row[6] ), .A0(\row[3] ), 
    .F0(n7), .F1(vsyncout_c));
  dut3_SLICE_105 \dut3.SLICE_105 ( .D1(\col[8] ), .C1(\dut3.n16 ), 
    .A1(\dut3.cactus2_N_195[8] ), .C0(\dut3.n14_adj_297 ), .B0(\col[7] ), 
    .A0(\dut3.cactus2_N_195[7] ), .F0(\dut3.n16 ), .F1(\dut3.n18 ));
  dut3_SLICE_107 \dut3.SLICE_107 ( .D1(\row[8] ), .C1(\dut3.n1572 ), 
    .B1(\row[7] ), .A1(\dut3.n1546 ), .D0(\row[0] ), .B0(\row[1] ), 
    .A0(\row[2] ), .F0(\dut3.n1572 ), .F1(\dut3.n1598 ));
  dut3_SLICE_109 \dut3.SLICE_109 ( .D1(\dut3.cactus2X[3] ), .C1(\dut3.n4_c ), 
    .B1(\dut3.n6 ), .A1(\col[3] ), .D0(\col[4] ), .B0(\dut3.cactus2X[4] ), 
    .F0(\dut3.n4_c ), .F1(\dut3.n2314 ));
  dut3_SLICE_112 \dut3.SLICE_112 ( .C1(\dut3.n6 ), .B1(\dut3.cactus2X[3] ), 
    .A1(\col[3] ), .D0(\col[2] ), .C0(\dut3.cactus2X[2] ), .B0(\col[1] ), 
    .A0(\dut3.cactus2X[1] ), .F0(\dut3.n6 ), .F1(\dut3.n2322 ));
  dut3_SLICE_113 \dut3.SLICE_113 ( .D0(\dut3.n1598 ), .C0(\dut3.n18 ), 
    .B0(\col[9] ), .A0(\dut3.cactus2_N_195[9] ), .F0(\dut3.n6_adj_221 ));
  dut3_SLICE_115 \dut3.SLICE_115 ( .C1(\dut3.n4_adj_222 ), .B1(\col[2] ), 
    .A1(\dut3.cactus2X[2] ), .D0(\dut3.cactus2X[1] ), .C0(\col[1] ), 
    .B0(\col[0] ), .F0(\dut3.n4_adj_222 ), .F1(\dut3.n6_adj_223 ));
  dut3_SLICE_117 \dut3.SLICE_117 ( .C1(\dut3.n8 ), .B1(\dut3.cactus2X[4] ), 
    .A1(\col[4] ), .C0(\dut3.n6_adj_223 ), .B0(\col[3] ), 
    .A0(\dut3.cactus2X[3] ), .F0(\dut3.n8 ), .F1(\dut3.n10 ));
  dut3_SLICE_119 \dut3.SLICE_119 ( .D1(\dut3.cactus2X[6] ), .C1(\dut3.n12_c ), 
    .B1(\col[6] ), .D0(\col[5] ), .C0(\dut3.n10 ), .A0(\dut3.cactus2X[5] ), 
    .F0(\dut3.n12_c ), .F1(\dut3.n14 ));
  dut3_SLICE_121 \dut3.SLICE_121 ( .D1(\col[8] ), .C1(\dut3.n16_adj_225 ), 
    .A1(\dut3.cactus2X[8] ), .D0(\col[7] ), .C0(\dut3.n14 ), 
    .A0(\dut3.cactus2X[7] ), .F0(\dut3.n16_adj_225 ), .F1(\dut3.n18_adj_226 ));
  dut3_SLICE_124 \dut3.SLICE_124 ( .D0(\dut3.cactus2X[9] ), 
    .C0(\dut3.n18_adj_226 ), .B0(\col[9] ), .A0(\dut3.n18_adj_228 ), 
    .F0(\dut3.n7_c ));
  dut3_SLICE_125 \dut3.SLICE_125 ( .D1(\dut3.cactusX[3] ), 
    .C1(\dut3.n6_adj_229 ), .A1(\col[3] ), .D0(\col[2] ), 
    .C0(\dut3.cactusX[2] ), .B0(\col[1] ), .A0(\dut3.cactusX[1] ), 
    .F0(\dut3.n6_adj_229 ), .F1(\dut3.n8_adj_230 ));
  dut3_SLICE_127 \dut3.SLICE_127 ( .D1(\col[5] ), .C1(\dut3.n10_adj_231 ), 
    .B1(\dut3.cactusX[5] ), .D0(\col[4] ), .C0(\dut3.n8_adj_230 ), 
    .A0(\dut3.cactusX[4] ), .F0(\dut3.n10_adj_231 ), .F1(\dut3.n12_adj_232 ));
  dut3_SLICE_129 \dut3.SLICE_129 ( .C1(\dut3.n14_adj_233 ), 
    .B1(\dut3.cactusX[7] ), .A1(\col[7] ), .D0(\col[6] ), 
    .C0(\dut3.n12_adj_232 ), .A0(\dut3.cactusX[6] ), .F0(\dut3.n14_adj_233 ), 
    .F1(\dut3.n16_adj_234 ));
  dut3_SLICE_131 \dut3.SLICE_131 ( .C1(\dut3.n18_adj_235 ), .B1(\col[9] ), 
    .A1(\dut3.cactusX[9] ), .D0(\dut3.cactusX[8] ), .C0(\dut3.n16_adj_234 ), 
    .A0(\col[8] ), .F0(\dut3.n18_adj_235 ), .F1(\dut3.cactus1_N_177 ));
  dut3_SLICE_133 \dut3.SLICE_133 ( .C1(\dut3.n18_adj_236 ), 
    .B1(\dut3.cactus1_N_179[9] ), .A1(\col[9] ), .D0(\dut3.cactus1_N_179[8] ), 
    .C0(\dut3.n16_adj_291 ), .A0(\col[8] ), .F0(\dut3.n18_adj_236 ), 
    .F1(\dut3.cactus1_N_178 ));
  dut3_SLICE_135 \dut3.SLICE_135 ( .D1(\row[8] ), .C1(\row[5] ), .B1(\row[6] ), 
    .A1(\row[7] ), .D0(\row[7] ), .C0(\dut3.n14_adj_237 ), .B0(\row[9] ), 
    .A0(\row[8] ), .F0(\dut3.cactus1_N_189 ), .F1(\dut3.n1578 ));
  dut3_SLICE_137 \dut3.SLICE_137 ( .D1(\dut3.n3099 ), .C1(\dut3.n8_adj_238 ), 
    .B1(\dut3.n3478 ), .A1(\dut3.n4_adj_239 ), .D0(\dut3.cactusX[3] ), 
    .C0(\col[3] ), .B0(\dut3.n6_adj_273 ), .F0(\dut3.n8_adj_238 ), 
    .F1(\dut3.n3100 ));
  dut3_SLICE_139 \dut3.SLICE_139 ( .D1(\row[7] ), .C1(\dut3.n1546 ), 
    .B1(\row[8] ), .A1(\row[2] ), .D0(\row[6] ), .C0(\row[4] ), .B0(\row[5] ), 
    .A0(\row[3] ), .F0(\dut3.n1546 ), .F1(\dut3.n1594 ));
  dut3_SLICE_141 \dut3.SLICE_141 ( .D1(\col[5] ), .C1(n1040), .B1(\col[9] ), 
    .A1(\col[6] ), .C0(\col[7] ), .A0(\col[8] ), .F0(n1040), .F1(\dut3.n2313 ));
  dut3_SLICE_143 \dut3.SLICE_143 ( .C1(\dut3.n2737 ), .B1(\dut3.n96 ), 
    .A1(\dut3.n191 ), .D0(\row[9] ), .C0(\dut3.n2313 ), .B0(n2756), 
    .A0(\dut3.n1578 ), .F0(\dut3.n2737 ), .F1(RGB_0_3));
  dut3_SLICE_144 \dut3.SLICE_144 ( .C0(\dut3.n96 ), .B0(\dut3.n2737 ), 
    .A0(\dut3.n191 ), .F0(RGB_c_5));
  dut3_SLICE_145 \dut3.SLICE_145 ( .C1(\dut3.n4_adj_245 ), .B1(\row[2] ), 
    .A1(\dut3.playerY[2] ), .D0(\row[0] ), .C0(\dut3.playerY[0] ), 
    .B0(\row[1] ), .A0(\dut3.playerY[1] ), .F0(\dut3.n4_adj_245 ), 
    .F1(\dut3.n6_adj_246 ));
  dut3_SLICE_147 \dut3.SLICE_147 ( .C1(\dut3.n8_adj_247 ), .B1(\row[4] ), 
    .A1(\dut3.playerY[4] ), .C0(\dut3.n6_adj_246 ), .B0(\row[3] ), 
    .A0(\dut3.playerY[3] ), .F0(\dut3.n8_adj_247 ), .F1(\dut3.n10_adj_248 ));
  dut3_SLICE_149 \dut3.SLICE_149 ( .D1(\row[6] ), .C1(\dut3.n12_adj_249 ), 
    .A1(\dut3.playerY[6] ), .D0(\dut3.playerY[5] ), .C0(\dut3.n10_adj_248 ), 
    .B0(\row[5] ), .F0(\dut3.n12_adj_249 ), .F1(\dut3.n14_adj_250 ));
  dut3_SLICE_151 \dut3.SLICE_151 ( .C1(\dut3.n16_adj_251 ), 
    .B1(\dut3.playerY[8] ), .A1(\row[8] ), .D0(\row[7] ), 
    .C0(\dut3.n14_adj_250 ), .A0(\dut3.playerY[7] ), .F0(\dut3.n16_adj_251 ), 
    .F1(\dut3.n18_adj_252 ));
  dut3_SLICE_153 \dut3.SLICE_153 ( .C1(\dut3.n4_adj_253 ), .B1(\row[2] ), 
    .A1(\dut3.gameOver_N_165[2] ), .D0(\dut3.gameOver_N_165[0] ), 
    .C0(\row[1] ), .B0(\dut3.gameOver_N_165[1] ), .A0(\row[0] ), 
    .F0(\dut3.n4_adj_253 ), .F1(\dut3.n6_adj_254 ));
  dut3_SLICE_155 \dut3.SLICE_155 ( .D1(\row[4] ), .C1(\dut3.n8_adj_255 ), 
    .B1(\dut3.gameOver_N_165[4] ), .C0(\dut3.n6_adj_254 ), .B0(\row[3] ), 
    .A0(\dut3.gameOver_N_165[3] ), .F0(\dut3.n8_adj_255 ), 
    .F1(\dut3.n10_adj_256 ));
  dut3_SLICE_157 \dut3.SLICE_157 ( .D1(\dut3.gameOver_N_165[6] ), 
    .C1(\dut3.n12_adj_257 ), .A1(\row[6] ), .D0(\row[5] ), 
    .C0(\dut3.n10_adj_256 ), .A0(\dut3.gameOver_N_165[5] ), 
    .F0(\dut3.n12_adj_257 ), .F1(\dut3.n14_adj_258 ));
  dut3_SLICE_159 \dut3.SLICE_159 ( .C1(\dut3.n16_adj_260 ), 
    .B1(\dut3.gameOver_N_165[8] ), .A1(\row[8] ), .D0(\row[7] ), 
    .C0(\dut3.n14_adj_258 ), .B0(\dut3.gameOver_N_165[7] ), 
    .F0(\dut3.n16_adj_260 ), .F1(\dut3.n18_adj_261 ));
  dut3_SLICE_161 \dut3.SLICE_161 ( .D1(\dut3.n2748 ), .C1(\dut3.n8_adj_262 ), 
    .B1(\dut3.n3484 ), .A1(\dut3.n7_adj_263 ), .D0(\row[9] ), 
    .C0(\dut3.n18_adj_252 ), .B0(\col[9] ), .A0(\dut3.playerY[9] ), 
    .F0(\dut3.n8_adj_262 ), .F1(\dut3.n191 ));
  dut3_SLICE_163 \dut3.SLICE_163 ( .C0(\dut3.jumping_N_134 ), 
    .B0(\dut3.falling ), .A0(\dut3.jumping ), .F0(\dut3.n108 ));
  dut3_SLICE_164 \dut3.SLICE_164 ( .D1(\dut3.jumping_N_135[9] ), 
    .C1(\dut3.n2290 ), .B1(\dut3.jumping_N_135[8] ), 
    .D0(\dut3.jumping_N_135[5] ), .C0(\dut3.n2288 ), 
    .B0(\dut3.jumping_N_135[7] ), .A0(\dut3.jumping_N_135[6] ), 
    .F0(\dut3.n2290 ), .F1(\dut3.jumping_N_134 ));
  dut3_SLICE_165 \dut3.SLICE_165 ( .C1(\dut3.n4_adj_269 ), .B1(\row[2] ), 
    .A1(\dut3.playerY[2] ), .D0(\dut3.playerY[0] ), .C0(\row[1] ), 
    .B0(\dut3.playerY[1] ), .A0(\row[0] ), .F0(\dut3.n4_adj_269 ), 
    .F1(\dut3.n6_adj_280 ));
  dut3_SLICE_166 \dut3.SLICE_166 ( .DI1(\dut3.n2467 ), .D1(\dut3.falling ), 
    .C1(\dut3.n1566 ), .A1(\dut3.n3128 ), .D0(\dut3.playerY[2] ), 
    .B0(\dut3.n4_adj_269 ), .A0(\row[2] ), .CE(cactusX_9__N_106), 
    .CLK(ref_clk_c), .Q1(\dut3.falling ), .F0(\dut3.rom_i[1] ), 
    .F1(\dut3.n2467 ));
  dut3_SLICE_167 \dut3.SLICE_167 ( .D1(\col[3] ), .C1(\dut3.n6_adj_273 ), 
    .A1(\dut3.cactusX[3] ), .D0(\dut3.cactusX[2] ), .C0(\col[1] ), 
    .B0(\dut3.cactusX[1] ), .A0(\col[2] ), .F0(\dut3.n6_adj_273 ), 
    .F1(\dut3.n2316 ));
  dut3_SLICE_169 \dut3.SLICE_169 ( .D0(\col[1] ), .B0(\col[2] ), 
    .F0(\dut3.bitcol[1] ));
  dut3_SLICE_170 \dut3.SLICE_170 ( .D1(\dut3.bitcol[1] ), .C1(\dut3.n3487 ), 
    .B1(\dut3.read_data[8] ), .A1(\dut3.read_data[9] ), 
    .D0(\dut3.read_data[11] ), .C0(\dut3.read_data[10] ), .B0(\col[2] ), 
    .A0(\col[1] ), .F0(\dut3.n3487 ), .F1(\dut3.n3122 ));
  dut3_SLICE_171 \dut3.SLICE_171 ( .D1(\dut3.cactus2X[5] ), .C1(\dut3.n1006 ), 
    .B1(\dut3.cactus2X[1] ), .A1(\dut3.cactus2X[6] ), .D0(\dut3.cactus2X[2] ), 
    .B0(\dut3.cactus2X[4] ), .A0(\dut3.cactus2X[3] ), .F0(\dut3.n1006 ), 
    .F1(\dut3.n19 ));
  dut3_SLICE_173 \dut3.SLICE_173 ( .D1(\dut3.cactusX[5] ), .C1(\dut3.n1010 ), 
    .B1(\dut3.cactusX[1] ), .A1(\dut3.cactusX[6] ), .D0(\dut3.cactusX[2] ), 
    .C0(\dut3.cactusX[3] ), .B0(\dut3.cactusX[4] ), .F0(\dut3.n1010 ), 
    .F1(\dut3.n22 ));
  dut3_SLICE_175 \dut3.SLICE_175 ( .D1(\dut3.gameOver_N_165[8] ), 
    .C1(\dut3.n12_adj_278 ), .B1(\dut3.gameOver_N_165[6] ), 
    .A1(\dut3.gameOver_N_165[7] ), .D0(\dut3.gameOver_N_165[2] ), 
    .C0(\dut3.gameOver_N_165[5] ), .B0(\dut3.gameOver_N_165[3] ), 
    .A0(\dut3.gameOver_N_165[4] ), .F0(\dut3.n12_adj_278 ), 
    .F1(\dut3.n18_adj_279 ));
  dut3_SLICE_177 \dut3.SLICE_177 ( .D1(\dut3.gameOver_N_165[9] ), 
    .C1(\dut3.n23 ), .B1(\dut3.n18_adj_279 ), .A1(\dut3.n20 ), 
    .D0(\dut3.cactusX[7] ), .C0(\dut3.n22 ), .B0(\dut3.cactusX[8] ), 
    .A0(\dut3.cactusX[9] ), .F0(\dut3.n23 ), .F1(n2738));
  dut3_SLICE_179 \dut3.SLICE_179 ( .DI1(\dut3.n2935 ), .D1(\dut3.jumping ), 
    .C1(\dut3.falling ), .B1(\dut3.jumping_N_134 ), .A1(\dut3.n2918 ), 
    .D0(\dut3.jumping_N_135[9] ), .C0(\dut3.jumping ), .B0(\dut3.n2290 ), 
    .A0(\dut3.jumping_N_135[8] ), .CE(cactusX_9__N_106), .CLK(ref_clk_c), 
    .Q1(\dut3.jumping ), .F0(\dut3.n3128 ), .F1(\dut3.n2935 ));
  dut3_SLICE_182 \dut3.SLICE_182 ( .D1(\dut3.playerY[3] ), 
    .C1(\dut3.n4_adj_281 ), .B1(\dut3.n6_adj_280 ), .A1(\row[3] ), 
    .D0(\row[4] ), .B0(\dut3.playerY[4] ), .F0(\dut3.n4_adj_281 ), 
    .F1(\dut3.rom_i[3] ));
  dut3_SLICE_183 \dut3.SLICE_183 ( .D1(\dut3.cactusX[7] ), .C1(\dut3.n2303 ), 
    .B1(\dut3.cactusX[8] ), .A1(\dut3.cactusX[9] ), .D0(\dut3.n1010 ), 
    .C0(\dut3.cactusX[5] ), .B0(\dut3.cactusX[6] ), .A0(\dut3.cactusX[1] ), 
    .F0(\dut3.n2303 ), .F1(\dut3.n274 ));
  dut3_SLICE_185 \dut3.SLICE_185 ( .D1(\dut3.jumping_N_135[0] ), 
    .C1(\dut3.n6_adj_282 ), .B1(\dut3.jumping_N_135[1] ), 
    .A1(\dut3.jumping_N_135[3] ), .D0(\dut3.jumping_N_135[2] ), 
    .C0(\dut3.jumping_N_135[4] ), .F0(\dut3.n6_adj_282 ), .F1(\dut3.n2288 ));
  dut3_SLICE_188 \dut3.SLICE_188 ( .D1(\row[0] ), .C1(\dut3.n1033 ), 
    .B1(n2749), .A1(\col[0] ), .C0(\row[3] ), .B0(\row[1] ), .A0(\row[2] ), 
    .F0(\dut3.n1033 ), .F1(\dut3.n14_adj_284 ));
  dut3_SLICE_189 \dut3.SLICE_189 ( .D1(\dut3.playerY[9] ), .C1(\dut3.n1560 ), 
    .B1(\dut3.playerY[8] ), .A1(\dut3.playerY[7] ), .D0(\dut3.playerY[3] ), 
    .C0(\dut3.playerY[4] ), .B0(\dut3.playerY[6] ), .A0(\dut3.playerY[5] ), 
    .F0(\dut3.n1560 ), .F1(\dut3.n1566 ));
  dut3_SLICE_191 \dut3.SLICE_191 ( .D1(\dut3.n1566 ), .C1(\dut3.n3132 ), 
    .B1(cactusX_9__N_106), .A1(\dut3.falling ), .D0(\dut3.jumping ), 
    .C0(\dut3.jumping_N_135[9] ), .B0(\dut3.n2290 ), 
    .A0(\dut3.jumping_N_135[8] ), .F0(\dut3.n3132 ), .F1(\dut3.n125 ));
  dut3_SLICE_193 \dut3.SLICE_193 ( .C1(\dut3.n6_adj_286 ), 
    .B1(\dut3.cactus1_N_179[3] ), .A1(\col[3] ), .D0(\dut3.cactus1_N_179[2] ), 
    .C0(\col[1] ), .B0(\col[2] ), .A0(\dut3.cactus1_N_179[1] ), 
    .F0(\dut3.n6_adj_286 ), .F1(\dut3.n8_adj_287 ));
  dut3_SLICE_195 \dut3.SLICE_195 ( .C1(\dut3.n10_adj_288 ), 
    .B1(\dut3.cactus1_N_179[5] ), .A1(\col[5] ), .D0(\col[4] ), 
    .C0(\dut3.n8_adj_287 ), .B0(\dut3.cactus1_N_179[4] ), 
    .F0(\dut3.n10_adj_288 ), .F1(\dut3.n12_adj_289 ));
  dut3_SLICE_197 \dut3.SLICE_197 ( .C1(\dut3.n14_adj_290 ), 
    .B1(\dut3.cactus1_N_179[7] ), .A1(\col[7] ), .D0(\dut3.cactus1_N_179[6] ), 
    .C0(\dut3.n12_adj_289 ), .A0(\col[6] ), .F0(\dut3.n14_adj_290 ), 
    .F1(\dut3.n16_adj_291 ));
  dut3_SLICE_199 \dut3.SLICE_199 ( .D1(\dut3.read_data[1] ), .C1(\dut3.n3529 ), 
    .B1(\dut3.read_data[0] ), .A1(\dut3.bitcol[1] ), .D0(\dut3.read_data[3] ), 
    .C0(\dut3.read_data[2] ), .B0(\col[1] ), .A0(\col[2] ), .F0(\dut3.n3529 ), 
    .F1(\dut3.n3089 ));
  dut3_SLICE_201 \dut3.SLICE_201 ( .C1(\dut3.n4_adj_292 ), .B1(\col[2] ), 
    .A1(\dut3.cactus2_N_195[2] ), .C0(\col[0] ), .B0(\col[1] ), 
    .A0(\dut3.cactus2_N_195[1] ), .F0(\dut3.n4_adj_292 ), 
    .F1(\dut3.n6_adj_293 ));
  dut3_SLICE_203 \dut3.SLICE_203 ( .D1(\col[4] ), .C1(\dut3.n8_adj_294 ), 
    .A1(\dut3.cactus2_N_195[4] ), .D0(\col[3] ), .C0(\dut3.n6_adj_293 ), 
    .A0(\dut3.cactus2_N_195[3] ), .F0(\dut3.n8_adj_294 ), 
    .F1(\dut3.n10_adj_295 ));
  dut3_SLICE_205 \dut3.SLICE_205 ( .D1(\col[6] ), .C1(\dut3.n12_adj_296 ), 
    .A1(\dut3.cactus2_N_195[6] ), .D0(\col[5] ), .C0(\dut3.n10_adj_295 ), 
    .A0(\dut3.cactus2_N_195[5] ), .F0(\dut3.n12_adj_296 ), 
    .F1(\dut3.n14_adj_297 ));
  dut3_SLICE_207 \dut3.SLICE_207 ( .D1(\dut3.bitcol[1] ), .C1(\dut3.n3523 ), 
    .B1(\dut3.read_data[4] ), .A1(\dut3.read_data[5] ), .D0(\col[2] ), 
    .C0(\dut3.read_data[6] ), .B0(\col[1] ), .A0(\dut3.read_data[7] ), 
    .F0(\dut3.n3523 ), .F1(\dut3.n3090 ));
  dut3_SLICE_209 \dut3.SLICE_209 ( .D1(\dut3.read_data[12] ), 
    .C1(\dut3.n3493 ), .B1(\dut3.bitcol[1] ), .A1(\dut3.read_data[13] ), 
    .D0(\dut3.read_data[15] ), .C0(\col[1] ), .B0(\dut3.read_data[14] ), 
    .A0(\col[2] ), .F0(\dut3.n3493 ), .F1(\dut3.n3123 ));
  dut3_SLICE_211 \dut3.SLICE_211 ( .D1(\col[1] ), .C1(\dut3.cactusX[1] ), 
    .B1(\dut3.cactusX[2] ), .A1(\col[2] ), .D0(\dut3.cactus2X[2] ), 
    .C0(\col[1] ), .B0(\col[2] ), .A0(\dut3.cactus2X[1] ), 
    .F0(\dut3.bitcolCactus2[1] ), .F1(\dut3.bitcolCactus[1] ));
  dut3_SLICE_214 \dut3.SLICE_214 ( .D1(\row[1] ), .C1(\row[2] ), .B1(\row[0] ), 
    .D0(\row[2] ), .C0(\row[0] ), .B0(\row[1] ), .A0(\row[3] ), 
    .F0(\dut3.rom_i_cactus[2] ), .F1(\dut3.rom_i_cactus[1] ));
  dut3_SLICE_219 \dut3.SLICE_219 ( .D1(\col[1] ), .C1(\dut3.cactusX[1] ), 
    .B1(\dut3.read_data_cactus[12] ), .A1(\dut3.read_data_cactus[13] ), 
    .D0(\dut3.read_data_cactus[13] ), .C0(\col[1] ), .B0(\dut3.cactus2X[1] ), 
    .A0(\dut3.read_data_cactus[12] ), .F0(\dut3.n3092 ), .F1(\dut3.n3101 ));
  dut3_SLICE_221 \dut3.SLICE_221 ( .D1(\dut3.read_data_cactus[14] ), 
    .C1(\col[1] ), .B1(\dut3.read_data_cactus[15] ), .A1(\dut3.cactusX[1] ), 
    .D0(\dut3.read_data_cactus[14] ), .C0(\dut3.cactus2X[1] ), .B0(\col[1] ), 
    .A0(\dut3.read_data_cactus[15] ), .F0(\dut3.n3093 ), .F1(\dut3.n3102 ));
  dut3_SLICE_223 \dut3.SLICE_223 ( .D1(\col[1] ), .C1(\dut3.cactusX[1] ), 
    .B1(\dut3.read_data_cactus[10] ), .A1(\dut3.read_data_cactus[11] ), 
    .D0(\dut3.cactus2X[1] ), .C0(\dut3.read_data_cactus[10] ), .B0(\col[1] ), 
    .A0(\dut3.read_data_cactus[11] ), .F0(\dut3.n3117 ), .F1(\dut3.n3111 ));
  dut3_SLICE_225 \dut3.SLICE_225 ( .D1(\dut3.read_data_cactus[9] ), 
    .C1(\col[1] ), .B1(\dut3.read_data_cactus[8] ), .A1(\dut3.cactusX[1] ), 
    .D0(\dut3.cactus2X[1] ), .C0(\dut3.read_data_cactus[9] ), .B0(\col[1] ), 
    .A0(\dut3.read_data_cactus[8] ), .F0(\dut3.n3116 ), .F1(\dut3.n3110 ));
  dut3_SLICE_227 \dut3.SLICE_227 ( .D0(\dut3.cactus1_N_189 ), 
    .C0(\dut3.cactus1_N_178 ), .B0(\dut3.n3100 ), .A0(\dut3.cactus1_N_177 ), 
    .F0(\dut3.n3126 ));
  dut3_SLICE_228 \dut3.SLICE_228 ( .D0(\col[4] ), .B0(\dut3.cactusX[4] ), 
    .F0(\dut3.n4_adj_239 ));
  dut3_SLICE_230 \dut3.SLICE_230 ( .D0(\dut3.n18_adj_261 ), .C0(n2747), 
    .B0(\dut3.gameOver_N_165[9] ), .A0(\row[9] ), .F0(\dut3.n7_adj_263 ));
  dut3_SLICE_231 \dut3.SLICE_231 ( .D0(\dut3.cactus2X[9] ), .C0(\dut3.n19 ), 
    .B0(\dut3.cactus2X[8] ), .A0(\dut3.cactus2X[7] ), .F0(\dut3.n20 ));
  dut3_SLICE_233 \dut3.SLICE_233 ( .D0(cactusX_9__N_106), .C0(\dut3.n274 ), 
    .F0(\dut3.n1086 ));
  dut3_SLICE_234 \dut3.SLICE_234 ( .DI1(n1102), .D1(gameOver), 
    .C1(cactusX_9__N_106), .B1(n2738), .D0(cactusX_9__N_106), .C0(gameOver), 
    .A0(\dut3.n274 ), .CLK(ref_clk_c), .Q1(gameOver), .F0(\dut3.n1059 ), 
    .F1(n1102));
  dut3_SLICE_235 \dut3.SLICE_235 ( .D1(gameOver), .B1(cactusX_9__N_106), 
    .C0(\dut3.btn4 ), .A0(gameOver), .F0(\dut3.n2918 ), .F1(\dut3.n1060 ));
  SLICE_239 SLICE_239( .F0(GND_net));
  dut3_SLICE_240 \dut3.SLICE_240 ( .C1(\row[1] ), .B1(\row[0] ), 
    .D0(\dut3.playerY[0] ), .C0(\row[0] ), .B0(\row[1] ), 
    .A0(\dut3.playerY[1] ), .F0(\dut3.rom_i[0] ), .F1(\dut3.rom_i_cactus[0] ));
  dut3_SLICE_243 \dut3.SLICE_243 ( .C0(\dut3.n6_adj_280 ), .B0(\row[3] ), 
    .A0(\dut3.playerY[3] ), .F0(\dut3.rom_i[2] ));
  RGB_pad_3__SLICE_247 \RGB_pad[3].SLICE_247 ( .F0(\RGB_pad[3].vcc ));
  dut_lscc_pll_inst_u_PLL_B \dut.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(ref_clk_c), .FEEDBACK(\dut.lscc_pll_inst.feedback_w ), 
    .RESET_N(\RGB_pad[3].vcc ), .INTFBOUT(\dut.lscc_pll_inst.feedback_w ), 
    .OUTCORE(testOut_c), .OUTGLOBAL(outglobal));

    dut3_romCactus_lscc_rom_inst_u_rom_PRIM_MODE_xADDR_0__xDATA_0__mem_file_mem0_iCE40UP_sp4k
     
    \dut3.romCactus.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.iCE40UP.sp4k 
    ( .RADDR3(\dut3.rom_i_cactus[3] ), .RADDR2(\dut3.rom_i_cactus[2] ), 
    .RADDR1(\dut3.rom_i_cactus[1] ), .RADDR0(\dut3.rom_i_cactus[0] ), 
    .WADDR3(\dut3.rom_i_cactus[3] ), .WADDR2(\dut3.rom_i_cactus[2] ), 
    .WADDR1(\dut3.rom_i_cactus[1] ), .WADDR0(\dut3.rom_i_cactus[0] ), 
    .RCLK(ref_clk_c), .RE(\RGB_pad[3].vcc ), .WCLK(ref_clk_c), 
    .RDATA15(\dut3.read_data_cactus[15] ), 
    .RDATA14(\dut3.read_data_cactus[14] ), 
    .RDATA13(\dut3.read_data_cactus[13] ), 
    .RDATA12(\dut3.read_data_cactus[12] ), 
    .RDATA11(\dut3.read_data_cactus[11] ), 
    .RDATA10(\dut3.read_data_cactus[10] ), .RDATA9(\dut3.read_data_cactus[9] ), 
    .RDATA8(\dut3.read_data_cactus[8] ), .RDATA7(\dut3.read_data_cactus[7] ), 
    .RDATA6(\dut3.read_data_cactus[6] ), .RDATA5(\dut3.read_data_cactus[5] ), 
    .RDATA4(\dut3.read_data_cactus[4] ), .RDATA3(\dut3.read_data_cactus[3] ), 
    .RDATA2(\dut3.read_data_cactus[2] ), .RDATA1(\dut3.read_data_cactus[1] ), 
    .RDATA0(\dut3.read_data_cactus[0] ));

    dut3_rom_lscc_rom_inst_u_rom_PRIM_MODE_xADDR_0__xDATA_0__mem_file_mem0_iCE40UP_sp4k
     
    \dut3.rom.lscc_rom_inst.u_rom.PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0.iCE40UP.sp4k 
    ( .RADDR3(\dut3.rom_i[3] ), .RADDR2(\dut3.rom_i[2] ), 
    .RADDR1(\dut3.rom_i[1] ), .RADDR0(\dut3.rom_i[0] ), 
    .WADDR3(\dut3.rom_i[3] ), .WADDR2(\dut3.rom_i[2] ), 
    .WADDR1(\dut3.rom_i[1] ), .WADDR0(\dut3.rom_i[0] ), .RCLK(ref_clk_c), 
    .RE(\RGB_pad[3].vcc ), .WCLK(ref_clk_c), .RDATA15(\dut3.read_data[15] ), 
    .RDATA14(\dut3.read_data[14] ), .RDATA13(\dut3.read_data[13] ), 
    .RDATA12(\dut3.read_data[12] ), .RDATA11(\dut3.read_data[11] ), 
    .RDATA10(\dut3.read_data[10] ), .RDATA9(\dut3.read_data[9] ), 
    .RDATA8(\dut3.read_data[8] ), .RDATA7(\dut3.read_data[7] ), 
    .RDATA6(\dut3.read_data[6] ), .RDATA5(\dut3.read_data[5] ), 
    .RDATA4(\dut3.read_data[4] ), .RDATA3(\dut3.read_data[3] ), 
    .RDATA2(\dut3.read_data[2] ), .RDATA1(\dut3.read_data[1] ), 
    .RDATA0(\dut3.read_data[0] ));
  dut3_btn2_c \dut3.btn2_c ( .PADDI(btn_c), .INCLK(ref_clk_c), 
    .DI0(\dut3.btn2 ));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_0_3), .RGB3(RGB[3]));
  vsyncout vsyncout_I( .PADDO(vsyncout_c), .vsyncout(vsyncout));
  hsyncout hsyncout_I( .PADDO(hsyncout_c), .hsyncout(hsyncout));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_5), .RGB5(RGB[5]));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_0_3), .RGB2(RGB[2]));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_5), .RGB0(RGB[0]));
  RGB_4_ \RGB[4]_I ( .PADDO(GND_net), .RGB4(RGB[4]));
  RGB_1_ \RGB[1]_I ( .PADDO(GND_net), .RGB1(RGB[1]));
  testOut testOut_I( .PADDO(testOut_c), .testOut(testOut));
  ref_clk ref_clk_I( .PADDI(ref_clk_c), .ref_clk(ref_clk));
  btn btn_I( .PADDI(btn_c), .btn(btn));
endmodule

module dut2_SLICE_0 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, output 
    Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \dut2/add_8_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut2/rows__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module dut2_SLICE_1 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \dut2/add_8_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut2/rows__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \dut2/rows__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dut2_SLICE_2 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \dut2/add_8_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut2/rows__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \dut2/rows__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dut2_SLICE_3 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \dut2/columns_107_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut2/columns_107__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module dut2_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \dut2/columns_107_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut2/columns_107__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dut2/columns_107__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dut2_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \dut2/columns_107_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut2/columns_107__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dut2/columns_107__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dut2_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \dut2/columns_107_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut2/columns_107__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dut2/columns_107__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dut2_SLICE_7 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \dut2/add_8_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut2/rows__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \dut2/rows__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dut2_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \dut2/columns_107_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut2/columns_107__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dut2/columns_107__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dut2_SLICE_9 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \dut2/columns_107_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dut2/columns_107__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dut2_SLICE_10 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \dut2/add_8_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut2/rows__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \dut2/rows__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dut2_SLICE_11 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \dut2/add_8_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dut2/rows__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dut3_SLICE_12 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \dut3/add_28_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_13 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dut3/sub_140_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_14 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \dut3/add_28_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_15 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dut3/sub_140_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_16 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \dut3/add_28_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_17 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dut3/add_28_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dut3/add_28_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_19 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \dut3/add_28_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_20 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \dut3/sub_140_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_21 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \dut3/add_612_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_22 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \dut3/sub_140_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_23 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \dut3/add_612_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_24 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \dut3/add_474_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut3/cactusX_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \dut3/cactusX_i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dut3_SLICE_25 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \dut3/add_475_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut3/cactus2X_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \dut3/cactus2X_i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module dut3_SLICE_26 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dut3/add_99_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_27 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dut3/add_612_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_28 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \dut3/add_474_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut3/cactusX_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \dut3/cactusX_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dut3_SLICE_29 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \dut3/add_99_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_30 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dut3/add_612_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_31 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \dut3/add_475_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut3/cactus2X_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \dut3/cactus2X_i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module dut3_SLICE_32 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \dut3/add_99_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_33 ( input DI1, DI0, D1, C1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \dut3/add_475_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut3/cactus2X_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \dut3/cactus2X_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module dut3_SLICE_34 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \dut3/add_612_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_35 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \dut3/add_625_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_36 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \dut3/add_625_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_37 ( input DI1, DI0, D1, B1, D0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \dut3/add_475_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut3/cactus2X_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \dut3/cactus2X_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module dut3_SLICE_38 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \dut3/add_99_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_39 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \dut3/sub_140_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_40 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dut3/add_625_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_41 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \dut3/add_99_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_42 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dut3/add_625_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_43 ( input DI1, DI0, D1, C1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \dut3/add_474_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut3/cactusX_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \dut3/cactusX_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dut3_SLICE_44 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dut3/add_99_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_45 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dut3/sub_140_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_46 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \dut3/add_625_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_47 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \dut3/add_474_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dut3/cactusX_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \dut3/cactusX_i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dut3_SLICE_48 ( input DI1, D1, C1, B1, CE, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \dut3/add_475_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dut3/cactus2X_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module dut3_SLICE_49 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \dut3/add_474_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dut3/cactusX_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dut3_SLICE_50 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \dut3.SLICE_50_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \dut3.SLICE_50_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \dut3/btn3_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dut3/btn4_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_51 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \dut3/mux_79_i2_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \dut3/mux_79_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \dut3/playerY_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \dut3/playerY_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_54 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \dut3/mux_79_i4_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \dut3/mux_79_i3_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \dut3/playerY_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \dut3/playerY_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_56 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \dut3/mux_79_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \dut3/mux_79_i5_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \dut3/playerY_i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \dut3/playerY_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module dut3_SLICE_58 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 \dut3/mux_79_i8_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \dut3/mux_79_i7_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \dut3/playerY_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \dut3/playerY_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_60 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40008 \dut3/mux_79_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \dut3/mux_79_i9_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \dut3/playerY_i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \dut3/playerY_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_65 ( input D0, C0, B0, A0, output F0 );

  lut40010 \dut3/i835_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x0232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_66 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40011 \dut3/i2_4_lut_adj_32 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 \dut3/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xCCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x8C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_67 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40013 \dut3/n3475_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \dut3/bitcolCactus[1]_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_69 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40015 \dut3/n3469_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \dut3/bitcolCactus2[1]_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_71 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \dut3/n3517_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 \dut3/bitcolCactus2[0]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_73 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40016 \dut3/n3511_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \dut3/bitcolCactus[0]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_75 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \dut3/bitcolCactus[0]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40020 \dut3/i1_2_lut_adj_45 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_76 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 \dut3/i2534_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \dut3/n3505_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_77 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40023 \dut3/bitcolCactus2[0]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \dut3/i1_2_lut_adj_40 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_78 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 \dut3/i2531_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \dut3/n3499_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_79 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40026 \dut3/bitcol[2]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \dut3/i714_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_80 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40028 \dut3/n3481_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \dut3/i1_3_lut_4_lut_adj_39 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x5556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut2_SLICE_81 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 \dut2/i2418_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \dut2/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_82 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \dut3/i1_3_lut_4_lut_adj_64 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40033 \dut3/i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut2_SLICE_83 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40034 \dut2/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 \dut2/i1_2_lut_adj_65 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut2_SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 \dut3/i2_4_lut_adj_37 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \dut2.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut2_SLICE_85 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40038 \dut2/i289_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \dut2/i295_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_86 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40040 i109_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut2_SLICE_87 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \dut3/i177_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \dut2/i174_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_88 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \dut3/i164_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \dut3/i1309_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_92 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \dut2/i2_3_lut_adj_68 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \dut3/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut2_SLICE_93 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40047 \dut2/i2_4_lut_adj_66 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \dut3/i1_2_lut_adj_61 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut2_SLICE_95 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \dut2/i2_3_lut_adj_67 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \dut2/i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40051 \dut3/i1341_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \dut3/i1_2_lut_4_lut_adj_63 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 \dut3/i2688_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 \dut3.i2_3_lut_adj_58 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut2_SLICE_100 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \dut2/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \dut2/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut2_SLICE_102 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 \dut2/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40058 \dut3/i1_2_lut_4_lut_adj_38 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_105 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \dut3/col_9__I_0_9_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \dut3/col_9__I_0_9_i16_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_107 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \dut3/i1357_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \dut3/i1331_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xEEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_109 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \dut3/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \dut3/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x781E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_112 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40065 \dut3/i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \dut3/i422_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xDF0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_113 ( input D0, C0, B0, A0, output F0 );

  lut40067 \dut3/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x00B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_115 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40068 \dut3/cactus2X_9__I_0_i6_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \dut3/cactus2X_9__I_0_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_117 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \dut3/cactus2X_9__I_0_i10_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \dut3/cactus2X_9__I_0_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_119 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \dut3/cactus2X_9__I_0_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \dut3/cactus2X_9__I_0_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_121 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \dut3/cactus2X_9__I_0_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \dut3/cactus2X_9__I_0_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_124 ( input D0, C0, B0, A0, output F0 );

  lut40075 \dut3/i2_4_lut_adj_31 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x80A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_125 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \dut3/cactusX_9__I_0_i8_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40076 \dut3/cactusX_9__I_0_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xDF0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_127 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \dut3/cactusX_9__I_0_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \dut3/cactusX_9__I_0_i10_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_129 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \dut3/cactusX_9__I_0_i16_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \dut3/cactusX_9__I_0_i14_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_131 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \dut3/cactusX_9__I_0_i20_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \dut3/cactusX_9__I_0_i18_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_133 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \dut3/col_9__I_0_8_i20_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \dut3/col_9__I_0_8_i18_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_135 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40079 \dut3/i1337_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 \dut3/i167_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_137 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40081 \dut3/i2535_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \dut3/i465_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xDE84") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40083 \dut3/i1353_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \dut3/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_141 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \dut3/i2_4_lut_adj_33 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \dut3/i1_2_lut_adj_57 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_143 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \dut3/i1227_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \dut3/i1_4_lut_adj_34 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x0E0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_144 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40089 \dut3/i2_3_lut_adj_60 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_145 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \dut3/playerY_9__I_0_i6_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \dut3/playerY_9__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xDD4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_147 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \dut3/playerY_9__I_0_i10_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \dut3/playerY_9__I_0_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_149 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40074 \dut3/playerY_9__I_0_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \dut3/playerY_9__I_0_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_151 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \dut3/playerY_9__I_0_i18_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \dut3/playerY_9__I_0_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_153 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \dut3/row_9__I_0_9_i6_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \dut3/row_9__I_0_9_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xCF4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_155 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \dut3/row_9__I_0_9_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \dut3/row_9__I_0_9_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_157 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \dut3/row_9__I_0_9_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \dut3/row_9__I_0_9_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_159 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40068 \dut3/row_9__I_0_9_i18_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \dut3/row_9__I_0_9_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40079 \dut3/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \dut3/i2_4_lut_adj_35 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x3110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_163 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40094 \dut3/i53_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_164 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 \dut3/i2_3_lut_adj_59 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \dut3/i2_4_lut_adj_55 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_165 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40097 \dut3/i386_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \dut3/i379_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xB2F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_166 ( input DI1, D1, C1, A1, D0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40099 \dut3/i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \dut3/i2_3_lut_adj_48 ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \dut3/falling_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x6699") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_167 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \dut3/i2_3_lut_adj_46 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \dut3/i458_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xA2FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_169 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40103 \dut3/i708_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xCC33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 \dut3/n3487_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \dut3.bitcol[0]_bdd_4_lut_2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_171 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \dut3/i43_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \dut3/i2_3_lut_adj_41 ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x52AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_173 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40106 \dut3/i44_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \dut3/i2_3_lut_adj_52 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_175 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40109 \dut3/i282_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \dut3/i203_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_177 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40111 \dut3/i1_4_lut_adj_44 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 \dut3/i2_4_lut_adj_42 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFAC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_179 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40113 \dut3/i2421_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \dut3/i2575_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \dut3/jumping_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xFC55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_182 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40115 \dut3/i2_4_lut_adj_51 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \dut3/i1_2_lut_adj_50 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x87E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \dut3/i275_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 \dut3/i3_4_lut_adj_53 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_185 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40118 \dut3/i3_4_lut_adj_54 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 \dut3/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_188 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \dut3/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \dut3/i2_3_lut_adj_56 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \dut3/i1325_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 \dut3/i1319_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_191 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40124 \dut3/i61_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \dut3.i2574_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x40C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_193 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \dut3/col_9__I_0_8_i8_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \dut3/col_9__I_0_8_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xBF23") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_195 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40068 \dut3/col_9__I_0_8_i12_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \dut3/col_9__I_0_8_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_197 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \dut3/col_9__I_0_8_i16_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \dut3/col_9__I_0_8_i14_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40127 \dut3/n3529_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40128 \dut3.col[1]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_201 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \dut3/col_9__I_0_9_i6_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \dut3/col_9__I_0_9_i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x2B2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_203 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \dut3/col_9__I_0_9_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \dut3/col_9__I_0_9_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_205 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \dut3/col_9__I_0_9_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \dut3/col_9__I_0_9_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40130 \dut3/n3523_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 \dut3.col[1]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xC0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40132 \dut3/n3493_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40133 \dut3.bitcol[0]_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x8F8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40134 \dut3/i700_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \dut3/i728_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x6696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x39C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_214 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 \dut3/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \dut3/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40138 \dut3.i2536_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 \dut3.i2527_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xBE82") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40140 \dut3.i2537_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 \dut3.i2528_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xED48") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xEB28") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_223 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40138 \dut3.i2546_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \dut3.i2552_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xE2B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40143 \dut3.i2545_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \dut3.i2551_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xDE84") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xB8E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_227 ( input D0, C0, B0, A0, output F0 );

  lut40084 \dut3/i2568_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_228 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40064 \dut3/i1_2_lut_adj_62 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dut3_SLICE_230 ( input D0, C0, B0, A0, output F0 );

  lut40145 \dut3/i1_4_lut_adj_36 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x0D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_231 ( input D0, C0, B0, A0, output F0 );

  lut40146 \dut3/i2_4_lut_adj_43 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_233 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40147 \dut3.i844_3_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_234 ( input DI1, D1, C1, B1, D0, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40148 i1219_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 \dut3/i2680_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \dut3/gameOver_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xAF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_235 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \dut3/i2683_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \dut3/i2404_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_239 ( output F0 );
  wire   GNDI;

  lut40151 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_240 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \dut3/i1_2_lut_adj_47 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 \dut3/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x6966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut3_SLICE_243 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40154 \dut3/i2_3_lut_adj_49 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x6969") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module RGB_pad_3__SLICE_247 ( output F0 );
  wire   GNDI;

  lut40155 \RGB_pad[3].vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dut_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \dut/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module 
  dut3_romCactus_lscc_rom_inst_u_rom_PRIM_MODE_xADDR_0__xDATA_0__mem_file_mem0_iCE40UP_sp4k
   ( input RADDR3, RADDR2, RADDR1, RADDR0, WADDR3, WADDR2, WADDR1, WADDR0, 
    RCLK, RE, WCLK, output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, 
    RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, 
    RDATA1, RDATA0 );
  wire   GNDI, RADDR3_dly, RCLK_dly, RADDR2_dly, RADDR1_dly, RADDR0_dly, 
         WADDR3_dly, WCLK_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, RE_dly;

  EBR_B_B 
    \dut3/romCactus/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k 
    ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), 
    .RADDR6(GNDI), .RADDR5(GNDI), .RADDR4(GNDI), .RADDR3(RADDR3_dly), 
    .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), 
    .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(GNDI), 
    .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), .WDATA10(GNDI), 
    .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), 
    .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), 
    .RCLKE(GNDI), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(GNDI), .WCLK(WCLK_dly), 
    .WE(GNDI), .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), 
    .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), 
    .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), 
    .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x01C001C001C001C001C007C00FF00DD00DD00DD00DD005D001C001C001C00180";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module 
  dut3_rom_lscc_rom_inst_u_rom_PRIM_MODE_xADDR_0__xDATA_0__mem_file_mem0_iCE40UP_sp4k
   ( input RADDR3, RADDR2, RADDR1, RADDR0, WADDR3, WADDR2, WADDR1, WADDR0, 
    RCLK, RE, WCLK, output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, 
    RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, 
    RDATA1, RDATA0 );
  wire   GNDI, RADDR3_dly, RCLK_dly, RADDR2_dly, RADDR1_dly, RADDR0_dly, 
         WADDR3_dly, WCLK_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, RE_dly;

  EBR_B0156 
    \dut3/rom/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k 
    ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), 
    .RADDR6(GNDI), .RADDR5(GNDI), .RADDR4(GNDI), .RADDR3(RADDR3_dly), 
    .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), 
    .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(GNDI), 
    .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), .WDATA10(GNDI), 
    .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), 
    .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), 
    .RCLKE(GNDI), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(GNDI), .WCLK(WCLK_dly), 
    .WE(GNDI), .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), 
    .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), 
    .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), 
    .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0156 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0600040004C00F803FC07FC0FFE0CFE487FC03C001FC01F001FF01FF01BF00FC";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module dut3_btn2_c ( input PADDI, INCLK, output DI0 );
  wire   GNDI, VCCI, PADDI_dly, INCLK_dly;

  IOL_B_B \dut3/btn2_c ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), .CE(VCCI), 
    .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), .PADDO(), 
    .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module vsyncout ( input PADDO, output vsyncout );
  wire   VCCI;

  BB_B_B \vsyncout_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(vsyncout));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => vsyncout) = (0:0:0,0:0:0);
  endspecify

endmodule

module hsyncout ( input PADDO, output hsyncout );
  wire   VCCI;

  BB_B_B \hsyncout_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(hsyncout));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => hsyncout) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module testOut ( input PADDO, output testOut );
  wire   VCCI;

  BB_B_B \testOut_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(testOut));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => testOut) = (0:0:0,0:0:0);
  endspecify

endmodule

module ref_clk ( output PADDI, input ref_clk );
  wire   GNDI;

  BB_B_B \ref_clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(ref_clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (ref_clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module btn ( output PADDI, input btn );
  wire   GNDI;

  BB_B_B \btn_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(btn));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (btn => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
