
+define+IPM2T_HSST_SPEEDUP_SIM

../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_fifo_clr_v1_0.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_hpll_rst_fsm_v1_3.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_debounce_v1_0.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_hpll_v1_3.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_lpll_v1_1.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_rx_v1_5b.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_sync_v1_0.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_tx_v1_5.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_v1_8a.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rst_wtchdg_v1_0.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_rxlane_rst_fsm_v1_5b.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_rst/ipm2t_hssthp_txlane_rst_fsm_v1_5.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_apb_bridge_v1_0.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_wrapper_v1_8a.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_hpll_wrapper_v1_6.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_bufds_wrapper_v1_0.v
../ipcore/Transceiver_10G/rtl/ipm2t_hssthp_Transceiver_10G_lane0_wrapper_v1_5.v
../ipcore/Transceiver_10G/Transceiver_10G.v


../ipcore/FIFO_CORE/FIFO_CORE.v
../ipcore/FIFO_CORE/rtl/ipm2l_fifo_ctrl_v1_1_FIFO_CORE.v
../ipcore/FIFO_CORE/rtl/ipm2l_fifo_v1_10_FIFO_CORE.v
../ipcore/FIFO_CORE/rtl/ipm2l_sdpram_v1_10_FIFO_CORE.v


../ipcore/fifo_512x44/fifo_512x44.v
../ipcore/fifo_512x44/rtl/ipm2l_fifo_ctrl_v1_1_fifo_512x44.v
../ipcore/fifo_512x44/rtl/ipm2l_fifo_v1_10_fifo_512x44.v
../ipcore/fifo_512x44/rtl/ipm2l_sdpram_v1_10_fifo_512x44.v


../ipcore/tx_ram_0/tx_ram_0.v
../ipcore/tx_ram_0/rtl/ipm_distributed_sdpram_v1_3_tx_ram_0.v


../ipcore/ram_data_sta/ram_data_sta.v
../ipcore/ram_data_sta/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta.v


../ipcore/ram_data_sta_mirror/ram_data_sta_mirror.v
../ipcore/ram_data_sta_mirror/rtl/ipm_distributed_sdpram_v1_3_ram_data_sta_mirror.v


../bench/tb_xge_mac.v
../bench/mac_src_sim_encrypt/mac_core_v1_1_vpAll.vp
../bench/pcs_src_sim_encrypt/pcs_core_v1_vpAll.vp

../source/reg_union_bridge_top.v
#../source/pgr_BaseR_eval_1_0.v
#../source/xge_mac_top.v
../source/Link10G.sv
../source/MAC_Link.sv
../source/Main.sv
../source/prbs_any.v
../source/packet_gen.v