$date
	Mon Sep 22 21:12:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux2_tb $end
$var wire 1 ! O $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ S $end
$scope module MUX2 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! O $end
$var wire 1 $ S $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
#20
1!
0$
1#
#30
0!
1$
#40
0$
0#
1"
#50
1!
1$
#60
0$
1#
#70
1$
#80
