
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000425    0.547458 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.015751    0.205409    0.762618    1.310076 v _650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.205410    0.000296    1.310373 v _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004986    0.294488    0.219295    1.529668 ^ _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.294488    0.000054    1.529722 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003783    0.170238    0.143121    1.672843 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.170238    0.000041    1.672884 v _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.672884   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000425    0.547458 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797458   clock uncertainty
                                  0.000000    0.797458   clock reconvergence pessimism
                                  0.121386    0.918845   library hold time
                                              0.918845   data required time
---------------------------------------------------------------------------------------------
                                              0.918845   data required time
                                             -1.672884   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754039   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000472    0.545127 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.014956    0.198834    0.756618    1.301745 v _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.198834    0.000241    1.301986 v _365_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005068    0.254778    0.209298    1.511284 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _136_ (net)
                      0.254778    0.000101    1.511385 ^ _366_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003727    0.204888    0.177386    1.688771 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.204888    0.000039    1.688810 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.688810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000472    0.545127 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795127   clock uncertainty
                                  0.000000    0.795127   clock reconvergence pessimism
                                  0.113565    0.908692   library hold time
                                              0.908692   data required time
---------------------------------------------------------------------------------------------
                                              0.908692   data required time
                                             -1.688810   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780119   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000407    0.547441 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.023856    0.275516    0.814407    1.361848 v _647_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.275516    0.000219    1.362067 v _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.007011    0.311623    0.319021    1.681088 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _134_ (net)
                      0.311623    0.000160    1.681248 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004761    0.186234    0.156527    1.837775 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.186234    0.000094    1.837869 v _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.837869   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000407    0.547441 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797441   clock uncertainty
                                  0.000000    0.797441   clock reconvergence pessimism
                                  0.118091    0.915532   library hold time
                                              0.915532   data required time
---------------------------------------------------------------------------------------------
                                              0.915532   data required time
                                             -1.837869   data arrival time
---------------------------------------------------------------------------------------------
                                              0.922337   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000246    0.547279 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.030182    0.550072    1.124504    1.671783 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.550072    0.000234    1.672017 ^ _361_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006490    0.229735    0.161887    1.833904 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.229735    0.000144    1.834048 v _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.834048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000246    0.547279 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797279   clock uncertainty
                                  0.000000    0.797279   clock reconvergence pessimism
                                  0.109129    0.906408   library hold time
                                              0.906408   data required time
---------------------------------------------------------------------------------------------
                                              0.906408   data required time
                                             -1.834048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.927639   slack (MET)


Startpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000463    0.545118 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016972    0.215619    0.770080    1.315198 v _649_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.215619    0.000257    1.315455 v _368_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003231    0.148532    0.389015    1.704470 v _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.148532    0.000032    1.704502 v _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003324    0.115601    0.340499    2.045001 v _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.115601    0.000033    2.045034 v _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.045034   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000463    0.545118 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795118   clock uncertainty
                                  0.000000    0.795118   clock reconvergence pessimism
                                  0.132025    0.927143   library hold time
                                              0.927143   data required time
---------------------------------------------------------------------------------------------
                                              0.927143   data required time
                                             -2.045034   data arrival time
---------------------------------------------------------------------------------------------
                                              1.117891   slack (MET)


Startpoint: _652_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097457    0.000479    0.547512 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004496    0.167387    0.872630    1.420142 ^ _652_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[6] (net)
                      0.167387    0.000047    1.420189 ^ _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.007875    0.196373    0.192405    1.612595 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _130_ (net)
                      0.196373    0.000192    1.612787 v _358_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014234    0.402666    0.298053    1.910840 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _131_ (net)
                      0.402666    0.000132    1.910972 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004778    0.179257    0.129729    2.040701 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.179257    0.000096    2.040797 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004177    0.110484    0.277316    2.318113 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.110484    0.000048    2.318161 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.318161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000265    0.544920 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.794920   clock uncertainty
                                  0.000000    0.794920   clock reconvergence pessimism
                                  0.133083    0.928003   library hold time
                                              0.928003   data required time
---------------------------------------------------------------------------------------------
                                              0.928003   data required time
                                             -2.318161   data arrival time
---------------------------------------------------------------------------------------------
                                              1.390158   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460419    0.003399    4.706834 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.076138    0.346391    0.480856    5.187690 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.346394    0.001664    5.189354 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.189354   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097457    0.000491    0.547525 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797525   clock uncertainty
                                  0.000000    0.797525   clock reconvergence pessimism
                                  0.363281    1.160806   library removal time
                                              1.160806   data required time
---------------------------------------------------------------------------------------------
                                              1.160806   data required time
                                             -5.189354   data arrival time
---------------------------------------------------------------------------------------------
                                              4.028548   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383162    0.001644    5.206128 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206128   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000425    0.547458 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797458   clock uncertainty
                                  0.000000    0.797458   clock reconvergence pessimism
                                  0.366290    1.163749   library removal time
                                              1.163749   data required time
---------------------------------------------------------------------------------------------
                                              1.163749   data required time
                                             -5.206128   data arrival time
---------------------------------------------------------------------------------------------
                                              4.042379   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383162    0.001642    5.206126 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206126   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000407    0.547441 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797441   clock uncertainty
                                  0.000000    0.797441   clock reconvergence pessimism
                                  0.366290    1.163731   library removal time
                                              1.163731   data required time
---------------------------------------------------------------------------------------------
                                              1.163731   data required time
                                             -5.206126   data arrival time
---------------------------------------------------------------------------------------------
                                              4.042395   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383162    0.001638    5.206122 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206122   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097456    0.000246    0.547279 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797279   clock uncertainty
                                  0.000000    0.797279   clock reconvergence pessimism
                                  0.366290    1.163569   library removal time
                                              1.163569   data required time
---------------------------------------------------------------------------------------------
                                              1.163569   data required time
                                             -5.206122   data arrival time
---------------------------------------------------------------------------------------------
                                              4.042552   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383170    0.001994    5.206478 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206478   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097457    0.000491    0.547524 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797524   clock uncertainty
                                  0.000000    0.797524   clock reconvergence pessimism
                                  0.366291    1.163815   library removal time
                                              1.163815   data required time
---------------------------------------------------------------------------------------------
                                              1.163815   data required time
                                             -5.206478   data arrival time
---------------------------------------------------------------------------------------------
                                              4.042662   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460384    0.002546    4.705981 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085781    0.383138    0.498503    5.204484 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.383172    0.002111    5.206595 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.206595   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113204    0.000462    0.313504 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.029590    0.097456    0.233529    0.547033 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097457    0.000479    0.547512 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.797512   clock uncertainty
                                  0.000000    0.797512   clock reconvergence pessimism
                                  0.366291    1.163804   library removal time
                                              1.163804   data required time
---------------------------------------------------------------------------------------------
                                              1.163804   data required time
                                             -5.206595   data arrival time
---------------------------------------------------------------------------------------------
                                              4.042791   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460338    0.000313    4.703748 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.034555    0.604546    0.529623    5.233371 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.604550    0.000901    5.234272 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083954    0.377139    0.520289    5.754561 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.377175    0.002843    5.757403 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.757403   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000463    0.545118 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795118   clock uncertainty
                                  0.000000    0.795118   clock reconvergence pessimism
                                  0.365247    1.160365   library removal time
                                              1.160365   data required time
---------------------------------------------------------------------------------------------
                                              1.160365   data required time
                                             -5.757403   data arrival time
---------------------------------------------------------------------------------------------
                                              4.597038   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460338    0.000313    4.703748 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.034555    0.604546    0.529623    5.233371 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.604550    0.000901    5.234272 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083954    0.377139    0.520289    5.754561 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.377177    0.002918    5.757479 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.757479   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000472    0.545127 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795127   clock uncertainty
                                  0.000000    0.795127   clock reconvergence pessimism
                                  0.365247    1.160374   library removal time
                                              1.160374   data required time
---------------------------------------------------------------------------------------------
                                              1.160374   data required time
                                             -5.757479   data arrival time
---------------------------------------------------------------------------------------------
                                              4.597104   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006003    0.145693    0.059048    4.059048 ^ rst_n (in)
                                                         rst_n (net)
                      0.145693    0.000000    4.059048 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007468    0.171082    0.239801    4.298849 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.171082    0.000174    4.299023 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.053061    0.460338    0.404413    4.703435 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.460338    0.000313    4.703748 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.034555    0.604546    0.529623    5.233371 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.604550    0.000901    5.234272 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083954    0.377139    0.520289    5.754561 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.377177    0.002922    5.757483 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.757483   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025092    0.136009    0.062848    0.062848 ^ clk (in)
                                                         clk (net)
                      0.136010    0.000000    0.062848 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047856    0.113204    0.250195    0.313042 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113205    0.000778    0.313820 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025941    0.093860    0.230835    0.544655 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093860    0.000265    0.544920 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.794920   clock uncertainty
                                  0.000000    0.794920   clock reconvergence pessimism
                                  0.365247    1.160168   library removal time
                                              1.160168   data required time
---------------------------------------------------------------------------------------------
                                              1.160168   data required time
                                             -5.757483   data arrival time
---------------------------------------------------------------------------------------------
                                              4.597315   slack (MET)



