Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov  2 17:14:56 2020
| Host         : DESKTOP-03N6MEG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.913        0.000                      0                  286        0.203        0.000                      0                  286        4.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.913        0.000                      0                  286        0.203        0.000                      0                  286        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 send_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 2.086ns (27.259%)  route 5.567ns (72.741%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  send_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  send_counter_reg[6]/Q
                         net (fo=22, routed)          0.898     6.518    uart/send_counter_reg[6]_0[6]
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.668 r  uart/tx_data[5]_i_13/O
                         net (fo=1, routed)           0.469     7.137    uart/tx_data[5]_i_13_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.328     7.465 f  uart/tx_data[5]_i_8/O
                         net (fo=9, routed)           0.817     8.282    uart/tx_data[5]_i_8_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.150     8.432 r  uart/tx_data[1]_i_6/O
                         net (fo=15, routed)          0.842     9.274    uart/tx_data[1]_i_6_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.360     9.634 f  uart/tx_data[2]_i_3/O
                         net (fo=1, routed)           0.647    10.281    uart/tx_data[2]_i_3_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.332    10.613 r  uart/tx_data[2]_i_2/O
                         net (fo=3, routed)           0.885    11.498    uart/tx_data[2]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.124    11.622 f  uart/tx_clk_divider[10]_i_6/O
                         net (fo=7, routed)           0.361    11.983    uart/tx_clk_divider[10]_i_6_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.124    12.107 r  uart/tx_clk_divider[6]_i_1/O
                         net (fo=9, routed)           0.648    12.755    uart/tx_clk_divider[6]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  uart/tx_clk_divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.502    14.873    uart/clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  uart/tx_clk_divider_reg[2]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y89          FDRE (Setup_fdre_C_R)       -0.429    14.668    uart/tx_clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 send_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 2.086ns (27.259%)  route 5.567ns (72.741%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  send_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  send_counter_reg[6]/Q
                         net (fo=22, routed)          0.898     6.518    uart/send_counter_reg[6]_0[6]
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.668 r  uart/tx_data[5]_i_13/O
                         net (fo=1, routed)           0.469     7.137    uart/tx_data[5]_i_13_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.328     7.465 f  uart/tx_data[5]_i_8/O
                         net (fo=9, routed)           0.817     8.282    uart/tx_data[5]_i_8_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.150     8.432 r  uart/tx_data[1]_i_6/O
                         net (fo=15, routed)          0.842     9.274    uart/tx_data[1]_i_6_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.360     9.634 f  uart/tx_data[2]_i_3/O
                         net (fo=1, routed)           0.647    10.281    uart/tx_data[2]_i_3_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.332    10.613 r  uart/tx_data[2]_i_2/O
                         net (fo=3, routed)           0.885    11.498    uart/tx_data[2]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.124    11.622 f  uart/tx_clk_divider[10]_i_6/O
                         net (fo=7, routed)           0.361    11.983    uart/tx_clk_divider[10]_i_6_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.124    12.107 r  uart/tx_clk_divider[6]_i_1/O
                         net (fo=9, routed)           0.648    12.755    uart/tx_clk_divider[6]_i_1_n_0
    SLICE_X4Y89          FDSE                                         r  uart/tx_clk_divider_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.502    14.873    uart/clk_IBUF_BUFG
    SLICE_X4Y89          FDSE                                         r  uart/tx_clk_divider_reg[3]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y89          FDSE (Setup_fdse_C_S)       -0.429    14.668    uart/tx_clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 send_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 2.086ns (27.259%)  route 5.567ns (72.741%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  send_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  send_counter_reg[6]/Q
                         net (fo=22, routed)          0.898     6.518    uart/send_counter_reg[6]_0[6]
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.668 r  uart/tx_data[5]_i_13/O
                         net (fo=1, routed)           0.469     7.137    uart/tx_data[5]_i_13_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.328     7.465 f  uart/tx_data[5]_i_8/O
                         net (fo=9, routed)           0.817     8.282    uart/tx_data[5]_i_8_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.150     8.432 r  uart/tx_data[1]_i_6/O
                         net (fo=15, routed)          0.842     9.274    uart/tx_data[1]_i_6_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.360     9.634 f  uart/tx_data[2]_i_3/O
                         net (fo=1, routed)           0.647    10.281    uart/tx_data[2]_i_3_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.332    10.613 r  uart/tx_data[2]_i_2/O
                         net (fo=3, routed)           0.885    11.498    uart/tx_data[2]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.124    11.622 f  uart/tx_clk_divider[10]_i_6/O
                         net (fo=7, routed)           0.361    11.983    uart/tx_clk_divider[10]_i_6_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.124    12.107 r  uart/tx_clk_divider[6]_i_1/O
                         net (fo=9, routed)           0.648    12.755    uart/tx_clk_divider[6]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  uart/tx_clk_divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.502    14.873    uart/clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  uart/tx_clk_divider_reg[4]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y89          FDRE (Setup_fdre_C_R)       -0.429    14.668    uart/tx_clk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 send_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 2.086ns (27.259%)  route 5.567ns (72.741%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  send_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  send_counter_reg[6]/Q
                         net (fo=22, routed)          0.898     6.518    uart/send_counter_reg[6]_0[6]
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.668 r  uart/tx_data[5]_i_13/O
                         net (fo=1, routed)           0.469     7.137    uart/tx_data[5]_i_13_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.328     7.465 f  uart/tx_data[5]_i_8/O
                         net (fo=9, routed)           0.817     8.282    uart/tx_data[5]_i_8_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.150     8.432 r  uart/tx_data[1]_i_6/O
                         net (fo=15, routed)          0.842     9.274    uart/tx_data[1]_i_6_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.360     9.634 f  uart/tx_data[2]_i_3/O
                         net (fo=1, routed)           0.647    10.281    uart/tx_data[2]_i_3_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.332    10.613 r  uart/tx_data[2]_i_2/O
                         net (fo=3, routed)           0.885    11.498    uart/tx_data[2]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.124    11.622 f  uart/tx_clk_divider[10]_i_6/O
                         net (fo=7, routed)           0.361    11.983    uart/tx_clk_divider[10]_i_6_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.124    12.107 r  uart/tx_clk_divider[6]_i_1/O
                         net (fo=9, routed)           0.648    12.755    uart/tx_clk_divider[6]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  uart/tx_clk_divider_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.502    14.873    uart/clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  uart/tx_clk_divider_reg[5]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y89          FDRE (Setup_fdre_C_R)       -0.429    14.668    uart/tx_clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 send_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_countdown_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 2.086ns (27.889%)  route 5.394ns (72.111%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  send_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  send_counter_reg[6]/Q
                         net (fo=22, routed)          0.898     6.518    uart/send_counter_reg[6]_0[6]
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.668 r  uart/tx_data[5]_i_13/O
                         net (fo=1, routed)           0.469     7.137    uart/tx_data[5]_i_13_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.328     7.465 f  uart/tx_data[5]_i_8/O
                         net (fo=9, routed)           0.817     8.282    uart/tx_data[5]_i_8_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.150     8.432 r  uart/tx_data[1]_i_6/O
                         net (fo=15, routed)          0.842     9.274    uart/tx_data[1]_i_6_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.360     9.634 f  uart/tx_data[2]_i_3/O
                         net (fo=1, routed)           0.647    10.281    uart/tx_data[2]_i_3_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.332    10.613 r  uart/tx_data[2]_i_2/O
                         net (fo=3, routed)           0.885    11.498    uart/tx_data[2]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.124    11.622 f  uart/tx_clk_divider[10]_i_6/O
                         net (fo=7, routed)           0.323    11.946    uart/tx_clk_divider[10]_i_6_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I4_O)        0.124    12.070 r  uart/tx_clk_divider[10]_i_1/O
                         net (fo=6, routed)           0.512    12.582    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  uart/tx_countdown_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.503    14.874    uart/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  uart/tx_countdown_reg[0]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.574    uart/tx_countdown_reg[0]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 send_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_countdown_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 2.086ns (27.889%)  route 5.394ns (72.111%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  send_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  send_counter_reg[6]/Q
                         net (fo=22, routed)          0.898     6.518    uart/send_counter_reg[6]_0[6]
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.668 r  uart/tx_data[5]_i_13/O
                         net (fo=1, routed)           0.469     7.137    uart/tx_data[5]_i_13_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.328     7.465 f  uart/tx_data[5]_i_8/O
                         net (fo=9, routed)           0.817     8.282    uart/tx_data[5]_i_8_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.150     8.432 r  uart/tx_data[1]_i_6/O
                         net (fo=15, routed)          0.842     9.274    uart/tx_data[1]_i_6_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.360     9.634 f  uart/tx_data[2]_i_3/O
                         net (fo=1, routed)           0.647    10.281    uart/tx_data[2]_i_3_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.332    10.613 r  uart/tx_data[2]_i_2/O
                         net (fo=3, routed)           0.885    11.498    uart/tx_data[2]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.124    11.622 f  uart/tx_clk_divider[10]_i_6/O
                         net (fo=7, routed)           0.323    11.946    uart/tx_clk_divider[10]_i_6_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I4_O)        0.124    12.070 r  uart/tx_clk_divider[10]_i_1/O
                         net (fo=6, routed)           0.512    12.582    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  uart/tx_countdown_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.503    14.874    uart/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  uart/tx_countdown_reg[1]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.574    uart/tx_countdown_reg[1]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 send_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_countdown_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 2.086ns (27.889%)  route 5.394ns (72.111%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  send_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  send_counter_reg[6]/Q
                         net (fo=22, routed)          0.898     6.518    uart/send_counter_reg[6]_0[6]
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.668 r  uart/tx_data[5]_i_13/O
                         net (fo=1, routed)           0.469     7.137    uart/tx_data[5]_i_13_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.328     7.465 f  uart/tx_data[5]_i_8/O
                         net (fo=9, routed)           0.817     8.282    uart/tx_data[5]_i_8_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.150     8.432 r  uart/tx_data[1]_i_6/O
                         net (fo=15, routed)          0.842     9.274    uart/tx_data[1]_i_6_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.360     9.634 f  uart/tx_data[2]_i_3/O
                         net (fo=1, routed)           0.647    10.281    uart/tx_data[2]_i_3_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.332    10.613 r  uart/tx_data[2]_i_2/O
                         net (fo=3, routed)           0.885    11.498    uart/tx_data[2]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.124    11.622 f  uart/tx_clk_divider[10]_i_6/O
                         net (fo=7, routed)           0.323    11.946    uart/tx_clk_divider[10]_i_6_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I4_O)        0.124    12.070 r  uart/tx_clk_divider[10]_i_1/O
                         net (fo=6, routed)           0.512    12.582    uart/tx_clk_divider[10]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  uart/tx_countdown_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.503    14.874    uart/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  uart/tx_countdown_reg[2]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.574    uart/tx_countdown_reg[2]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 send_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.556ns  (logic 2.086ns (27.607%)  route 5.470ns (72.393%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  send_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  send_counter_reg[6]/Q
                         net (fo=22, routed)          0.898     6.518    uart/send_counter_reg[6]_0[6]
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.668 r  uart/tx_data[5]_i_13/O
                         net (fo=1, routed)           0.469     7.137    uart/tx_data[5]_i_13_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.328     7.465 f  uart/tx_data[5]_i_8/O
                         net (fo=9, routed)           0.817     8.282    uart/tx_data[5]_i_8_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.150     8.432 r  uart/tx_data[1]_i_6/O
                         net (fo=15, routed)          0.842     9.274    uart/tx_data[1]_i_6_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.360     9.634 f  uart/tx_data[2]_i_3/O
                         net (fo=1, routed)           0.647    10.281    uart/tx_data[2]_i_3_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.332    10.613 r  uart/tx_data[2]_i_2/O
                         net (fo=3, routed)           0.885    11.498    uart/tx_data[2]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.124    11.622 f  uart/tx_clk_divider[10]_i_6/O
                         net (fo=7, routed)           0.361    11.983    uart/tx_clk_divider[10]_i_6_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.124    12.107 r  uart/tx_clk_divider[6]_i_1/O
                         net (fo=9, routed)           0.552    12.659    uart/tx_clk_divider[6]_i_1_n_0
    SLICE_X3Y89          FDSE                                         r  uart/tx_clk_divider_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.504    14.875    uart/clk_IBUF_BUFG
    SLICE_X3Y89          FDSE                                         r  uart/tx_clk_divider_reg[0]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y89          FDSE (Setup_fdse_C_S)       -0.429    14.670    uart/tx_clk_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -12.659    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 send_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.556ns  (logic 2.086ns (27.607%)  route 5.470ns (72.393%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  send_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  send_counter_reg[6]/Q
                         net (fo=22, routed)          0.898     6.518    uart/send_counter_reg[6]_0[6]
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.668 r  uart/tx_data[5]_i_13/O
                         net (fo=1, routed)           0.469     7.137    uart/tx_data[5]_i_13_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.328     7.465 f  uart/tx_data[5]_i_8/O
                         net (fo=9, routed)           0.817     8.282    uart/tx_data[5]_i_8_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.150     8.432 r  uart/tx_data[1]_i_6/O
                         net (fo=15, routed)          0.842     9.274    uart/tx_data[1]_i_6_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.360     9.634 f  uart/tx_data[2]_i_3/O
                         net (fo=1, routed)           0.647    10.281    uart/tx_data[2]_i_3_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.332    10.613 r  uart/tx_data[2]_i_2/O
                         net (fo=3, routed)           0.885    11.498    uart/tx_data[2]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.124    11.622 f  uart/tx_clk_divider[10]_i_6/O
                         net (fo=7, routed)           0.361    11.983    uart/tx_clk_divider[10]_i_6_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.124    12.107 r  uart/tx_clk_divider[6]_i_1/O
                         net (fo=9, routed)           0.552    12.659    uart/tx_clk_divider[6]_i_1_n_0
    SLICE_X3Y89          FDSE                                         r  uart/tx_clk_divider_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.504    14.875    uart/clk_IBUF_BUFG
    SLICE_X3Y89          FDSE                                         r  uart/tx_clk_divider_reg[1]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y89          FDSE (Setup_fdse_C_S)       -0.429    14.670    uart/tx_clk_divider_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -12.659    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 send_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 2.086ns (27.670%)  route 5.453ns (72.330%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X10Y87         FDRE                                         r  send_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 r  send_counter_reg[6]/Q
                         net (fo=22, routed)          0.898     6.518    uart/send_counter_reg[6]_0[6]
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.150     6.668 r  uart/tx_data[5]_i_13/O
                         net (fo=1, routed)           0.469     7.137    uart/tx_data[5]_i_13_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.328     7.465 f  uart/tx_data[5]_i_8/O
                         net (fo=9, routed)           0.817     8.282    uart/tx_data[5]_i_8_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.150     8.432 r  uart/tx_data[1]_i_6/O
                         net (fo=15, routed)          0.842     9.274    uart/tx_data[1]_i_6_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.360     9.634 f  uart/tx_data[2]_i_3/O
                         net (fo=1, routed)           0.647    10.281    uart/tx_data[2]_i_3_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.332    10.613 r  uart/tx_data[2]_i_2/O
                         net (fo=3, routed)           0.885    11.498    uart/tx_data[2]_i_2_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.124    11.622 f  uart/tx_clk_divider[10]_i_6/O
                         net (fo=7, routed)           0.361    11.983    uart/tx_clk_divider[10]_i_6_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.124    12.107 r  uart/tx_clk_divider[6]_i_1/O
                         net (fo=9, routed)           0.534    12.641    uart/tx_clk_divider[6]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  uart/tx_clk_divider_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.503    14.874    uart/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  uart/tx_clk_divider_reg[6]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    14.669    uart/tx_clk_divider_reg[6]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -12.641    
  -------------------------------------------------------------------
                         slack                                  2.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart/tx_clk_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.602%)  route 0.143ns (43.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.589     1.502    uart/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  uart/tx_clk_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  uart/tx_clk_divider_reg[6]/Q
                         net (fo=6, routed)           0.143     1.786    uart/tx_clk_divider[6]
    SLICE_X4Y88          LUT4 (Prop_lut4_I3_O)        0.045     1.831 r  uart/tx_clk_divider[8]_i_1/O
                         net (fo=1, routed)           0.000     1.831    uart/tx_clk_divider[8]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  uart/tx_clk_divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.858     2.016    uart/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  uart/tx_clk_divider_reg[8]/C
                         clock pessimism             -0.478     1.537    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.091     1.628    uart/tx_clk_divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.252ns (77.246%)  route 0.074ns (22.754%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.583     1.496    uart/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  uart/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  uart/rx_data_reg[3]/Q
                         net (fo=7, routed)           0.074     1.712    uart/Q[3]
    SLICE_X5Y82          LUT2 (Prop_lut2_I1_O)        0.045     1.757 r  uart/num_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     1.757    uart/num_reg[4]_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.823 r  uart/num_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    num_reg0[3]
    SLICE_X5Y82          FDRE                                         r  num_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.852     2.010    clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  num_reg_reg[3]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.105     1.614    num_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart/tx_bits_remaining_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_bits_remaining_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.070%)  route 0.142ns (42.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.585     1.498    uart/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  uart/tx_bits_remaining_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  uart/tx_bits_remaining_reg[0]/Q
                         net (fo=7, routed)           0.142     1.782    uart/tx_bits_remaining_reg_n_0_[0]
    SLICE_X4Y86          LUT5 (Prop_lut5_I1_O)        0.048     1.830 r  uart/tx_bits_remaining[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    uart/tx_bits_remaining[2]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  uart/tx_bits_remaining_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.855     2.013    uart/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  uart/tx_bits_remaining_reg[2]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.107     1.618    uart/tx_bits_remaining_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uart/tx_bits_remaining_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_bits_remaining_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.678%)  route 0.142ns (43.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.585     1.498    uart/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  uart/tx_bits_remaining_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  uart/tx_bits_remaining_reg[0]/Q
                         net (fo=7, routed)           0.142     1.782    uart/tx_bits_remaining_reg_n_0_[0]
    SLICE_X4Y86          LUT4 (Prop_lut4_I2_O)        0.045     1.827 r  uart/tx_bits_remaining[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    uart/tx_bits_remaining[1]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  uart/tx_bits_remaining_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.855     2.013    uart/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  uart/tx_bits_remaining_reg[1]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.091     1.602    uart/tx_bits_remaining_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uart/tx_clk_divider_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.126%)  route 0.171ns (47.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.589     1.502    uart/clk_IBUF_BUFG
    SLICE_X3Y89          FDSE                                         r  uart/tx_clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDSE (Prop_fdse_C_Q)         0.141     1.643 r  uart/tx_clk_divider_reg[0]/Q
                         net (fo=8, routed)           0.171     1.814    uart/tx_clk_divider[0]
    SLICE_X4Y89          LUT6 (Prop_lut6_I3_O)        0.045     1.859 r  uart/tx_clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000     1.859    uart/tx_clk_divider[5]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  uart/tx_clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.858     2.016    uart/clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  uart/tx_clk_divider_reg[5]/C
                         clock pessimism             -0.478     1.537    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.092     1.629    uart/tx_clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 num_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[60][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.379%)  route 0.132ns (38.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.583     1.496    clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  num_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.660 r  num_reg_reg[1]/Q
                         net (fo=8, routed)           0.132     1.792    num_reg_reg_n_0_[1]
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  data[60][2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    data[60][2]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  data_reg[60][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     2.011    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  data_reg[60][2]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X7Y83          FDRE (Hold_fdre_C_D)         0.091     1.602    data_reg[60][2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart/rx_clk_divider_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.823%)  route 0.153ns (45.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.584     1.497    uart/clk_IBUF_BUFG
    SLICE_X1Y81          FDSE                                         r  uart/rx_clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDSE (Prop_fdse_C_Q)         0.141     1.638 r  uart/rx_clk_divider_reg[0]/Q
                         net (fo=9, routed)           0.153     1.792    uart/rx_clk_divider[0]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.045     1.837 r  uart/rx_clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    uart/rx_clk_divider[5]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  uart/rx_clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     2.011    uart/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  uart/rx_clk_divider_reg[5]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.091     1.601    uart/rx_clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.807%)  route 0.165ns (50.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.584     1.497    uart/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  uart/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164     1.661 r  uart/rx_data_reg[0]/Q
                         net (fo=5, routed)           0.165     1.827    rx_byte[0]
    SLICE_X5Y83          FDRE                                         r  num_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     2.011    clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  num_reg_reg[0]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.075     1.586    num_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.285ns (79.336%)  route 0.074ns (20.664%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.583     1.496    uart/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  uart/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  uart/rx_data_reg[3]/Q
                         net (fo=7, routed)           0.074     1.712    uart/Q[3]
    SLICE_X5Y82          LUT2 (Prop_lut2_I1_O)        0.045     1.757 r  uart/num_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     1.757    uart/num_reg[4]_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.856 r  uart/num_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    num_reg0[4]
    SLICE_X5Y82          FDRE                                         r  num_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.852     2.010    clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  num_reg_reg[4]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.105     1.614    num_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.251ns (69.322%)  route 0.111ns (30.678%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.583     1.496    uart/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  uart/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  uart/rx_data_reg[2]/Q
                         net (fo=6, routed)           0.111     1.749    uart/Q[2]
    SLICE_X5Y82          LUT2 (Prop_lut2_I1_O)        0.045     1.794 r  uart/num_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     1.794    uart/num_reg[4]_i_5_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.859 r  uart/num_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.859    num_reg0[2]
    SLICE_X5Y82          FDRE                                         r  num_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.852     2.010    clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  num_reg_reg[2]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.105     1.614    num_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y87     P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y87     P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y87     Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y87     Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y85     data_reg[57][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y85     data_reg[57][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y85     data_reg[57][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y83     data_reg[58][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y83     data_reg[58][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     P_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     P_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y87     Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y85     data_reg[57][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y85     data_reg[57][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y85     data_reg[57][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     data_reg[59][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     data_reg[60][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     init_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     data_reg[59][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     data_reg[60][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     init_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     init_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     init_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     init_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     init_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     init_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     init_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     init_counter_reg[17]/C



