Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 27 00:54:51 2025
| Host         : bipe_surface_v2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   860 |
|    Minimum number of control sets                        |   860 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2800 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   860 |
| >= 0 to < 4        |   224 |
| >= 4 to < 6        |   116 |
| >= 6 to < 8        |    86 |
| >= 8 to < 10       |   102 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |    60 |
| >= 14 to < 16      |    14 |
| >= 16              |   239 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1556 |          553 |
| No           | No                    | Yes                    |             219 |           79 |
| No           | Yes                   | No                     |            1481 |          604 |
| Yes          | No                    | No                     |            2182 |          475 |
| Yes          | No                    | Yes                    |               7 |            5 |
| Yes          | Yes                   | No                     |            5331 |         1642 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                  Clock Signal                                                  |                                                                                                                                    Enable Signal                                                                                                                                   |                                                                                                                            Set/Reset Signal                                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset22_out                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Functional_Reset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_0                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Trigger.tdata1_all[0][dmode]                                                                                                                                                                                  | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                                                                                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/ex_bt_hit_hold                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                                                                                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/status[TSR]0                                                                                                                                                                                                      | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Use_Async_Reset.sync_reset_reg                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[5].srl_nx1/shift_qual                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[0]_i_1_n_0                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_posted_to_axi_reg                                                   | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Count[20]_i_2_n_0                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg_0                                                                                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.register_write_cmd_reg_0                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg_0                                                                                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_1_n_0                                                                                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_1_n_0                                                                                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_0                                                                                                                                                 |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                                   |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Counters.mcountinhibit_reg[CY]0                                                                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                              | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[3]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[3]_i_1_n_0                                                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[3]_i_1_n_0                                                                                                                                                               | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/address_i[31]_i_1_n_0                                                                                                                                                                                                       | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aresetn_0                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                              | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                              | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                              | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[1]                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[3]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                              | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[11]_i_1_n_0                                                                                                                                                                | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Trigger.tdata1_all[0][dmode]1                                                                                                                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                                   |                                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[11]_i_1_n_0                                                                                                                                                              | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[0]_0                                                                                                                                                                                        | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aresetn_0                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[4]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[4]_i_1_n_0                                                                                                                                                               | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dcsr]_0[0]                                                                                                                                                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg_0                                                                                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/do_new_dbg_instr                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
| ~design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                                       |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/areset                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                      | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                                                                              | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[5]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[1]_i_1_n_0                                                                                                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[5]_i_1_n_0                                                                                                                                                               | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                      | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                      | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                  | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[1]_i_1_n_0                                                                                                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[1]_i_1_n_0                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[31]_i_1_n_0                                                                                                                                                              | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[1]_i_1_n_0                                                                                                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                      | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                      | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[1]_i_1_n_0                                                                                                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                      | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                |                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/s_axi_lite_awaddr_2_sn_1                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                      | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/areset                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/r_P1_Score0                                                                                                                                                                 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/r_P1_Score[0]_i_1_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/r_P2_Score0                                                                                                                                                                 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/r_P2_Score[0]_i_1_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_1[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                |                                                                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                 | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_1[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P2_inst/sel                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mcause][0]                                                                                                                             | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                      | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_105_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir[4]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Paddle_Ctrl_P1_inst/r_Paddle_Y[4]_i_1__0_n_0                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[6]                                                                                                                             | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[5]                                                                                                                             | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[4]                                                                                                                             | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[3]                                                                                                                             | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/areset                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                                             | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/switchboards/b_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe[1][6]_i_1_n_0                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_mm2s_status_reg0                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                                                                                             | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[6]_i_1_n_0                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                                                               | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/gen_wr.afull_r_reg                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/gen_wr.afull_r_reg                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/E[0]                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/E[0]                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                   |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[6]_i_1_n_0                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X__0                                                                                                                                             | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/p_0_in_0                                                                                                                                    |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[6]_i_1_n_0                                                                                                                                  |                1 |              7 |         7.00 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Y__0                                                                                                                                             | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/p_0_in_0                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                             | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                               | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aresetn_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_0                                                                                                                                                                                                     | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aresetn_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_rst_s                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_rst_s                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_rst_s                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_rst_s                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                                   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                                   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                              | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                              | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                              | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                              | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                              | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                              | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                                    | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Col_Count[9]_i_1__0_n_0                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                                    | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                                    | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count_reg[8]_0[0]                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_rst_s                                                                                                                                                                      |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/s_axi_wvalid_1[0]                                                                                                                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/Sync_To_Count2_0/U0/E[0]                                                                                                                                                               | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Pulses_0/U0/r_Row_Count_reg[8]_1[0]                                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_Row_Count_0                                                                                                                             | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/Sync_To_Count2_0/U0/SR[0]                                                                                                                                                  |                4 |             10 |         2.50 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                                   |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_sm_state0                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[0]                                                                                       | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                         | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                               | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                               | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                     | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                             | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                       | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg_reg_n_0                                                                                                  | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[0]                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                        | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[0]                                                                                       | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                        | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                               | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                        | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                        | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[0]                                                                                       | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                        | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                        | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[0]                                                                                       | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[0]                                                                                       | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                        | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                        | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                             |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                     |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                8 |             14 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aresetn_0                                                                                                                                                                                                 |                6 |             14 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                    |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                 | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg |                3 |             14 |         4.67 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_X_Prev                                                                                                                                           | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/p_0_in_0                                                                                                                                    |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                 | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_rlast_0          |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                          | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                     |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                9 |             15 |         1.67 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                             |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                          | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                    |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                      |                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                             | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                      |                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                          | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/apb_led_ctl_0/inst/led_inst/led_data0__0                                                                                                                                                                                                                                | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |                6 |             17 |         2.83 |
|  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                                       |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                                    | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/p_0_in                                                                                                                                           |                5 |             18 |         3.60 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                                    | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_3/U0/p_0_in                                                                                                                                           |                5 |             18 |         3.60 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                                    | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/p_0_in                                                                                                                                           |                5 |             18 |         3.60 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                                    | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_1/U0/p_0_in                                                                                                                                           |                5 |             18 |         3.60 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                                    | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_4/U0/p_0_in                                                                                                                                           |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                8 |             19 |         2.38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                7 |             19 |         2.71 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                8 |             19 |         2.38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                        |                8 |             19 |         2.38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/SR[0]                                                                                                                                                               |                8 |             20 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                7 |             20 |         2.86 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Count[20]_i_2_n_0                                                                                                                                | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Pong_Top2_0/U0/Pong_Ball_Ctrl_inst/r_Ball_Count[20]_i_1_n_0                                                                                                                    |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                7 |             20 |         2.86 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                7 |             20 |         2.86 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                                    | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_2/U0/SR[0]                                                                                                                                            |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                5 |             21 |         4.20 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                                   |                                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_reg                                                                                                                                                                                                          |                3 |             21 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                           |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                7 |             21 |         3.00 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                                    | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/Debounce/Debounce_Switch_0/U0/r_State_reg_1[0]                                                                                                                                 |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld50_out                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                4 |             23 |         5.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                4 |             23 |         5.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                          | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg_reg_n_0                                                                                                  | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[13].OF_Piperun_Stage/MUXCY_I/ex_cmul_op_i                                                                                                                                                   |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                |                5 |             26 |         5.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                               |                                                                                                                                                                                                                                                                        |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                               |                                                                                                                                                                                                                                                                        |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                             |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                8 |             28 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                              |                                                                                                                                                                                                                                                                        |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                              |                                                                                                                                                                                                                                                                        |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                                                                                         |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |               11 |             29 |         2.64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                         |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                         |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                         |               10 |             29 |         2.90 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                         |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                9 |             30 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                             |               10 |             30 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mtvec]_0[0]                                                                                                                                                                                      | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |               12 |             30 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                             |               17 |             30 |         1.76 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mepc][0]                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |               12 |             30 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MB_MUXCY_EX_Jump2/Using_FPGA.Native_I2_1[0]                                                                                                                                                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |                7 |             31 |         4.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                             |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                               |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]_0[0]                                                                                                                                                  | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                  | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                                  | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |               32 |             32 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mtval][0]                                                                                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_Logic_I/WB_MEM_Result0                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                     | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dpc]_0[0]                                                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mcycleh]_1[0]                                                                                                                                                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[minstret]_1[0]                                                                                                                                                                                   | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mcycleh]_1[1]                                                                                                                                                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[minstret]_1[1]                                                                                                                                                                                   | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mscratch]_0[0]                                                                                                                                                                                   | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[tdata2]_0[0]                                                                                                                                                                                     | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                                                                                                                                   | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native[0]                                                                                                                                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/E[0]                                                                                                                                                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data0_write_reg0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/progbuf0_reg0                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                             |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                             |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                           | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                             |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                             | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                             |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                |                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                    |                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1136]_i_1__1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1136]_i_1__2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_kh[31]_i_1__0_n_0                                                                                          | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/s_axi_rvalid                                                                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh[31]_i_1_n_0                                                                                                             | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                5 |             33 |         6.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                5 |             33 |         6.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               12 |             35 |         2.92 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                8 |             35 |         4.38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe[1][52]_i_1_n_0                                                                                                                                                     |                8 |             35 |         4.38 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             35 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                7 |             36 |         5.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                               |               11 |             37 |         3.36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                7 |             37 |         5.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                6 |             37 |         6.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                6 |             37 |         6.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                6 |             37 |         6.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             38 |         6.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                9 |             38 |         4.22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                8 |             38 |         4.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                7 |             38 |         5.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                              |                                                                                                                                                                                                                                                                        |                5 |             39 |         7.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                              |                                                                                                                                                                                                                                                                        |                5 |             39 |         7.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                8 |             40 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                8 |             41 |         5.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                8 |             41 |         5.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                8 |             41 |         5.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                8 |             41 |         5.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                9 |             41 |         4.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                8 |             41 |         5.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                8 |             41 |         5.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                     | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                9 |             41 |         4.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                8 |             41 |         5.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                8 |             41 |         5.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                         | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                    |               13 |             42 |         3.23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                     | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__0_n_0                                                                                                   |                6 |             42 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                     | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1_n_0                                                                                                      |                6 |             42 |         7.00 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                                    | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0/inst/encr/AR[0]                                                                                                                                                      |               17 |             42 |         2.47 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |               14 |             42 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                     |               13 |             42 |         3.23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                9 |             43 |         4.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                9 |             43 |         4.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                9 |             43 |         4.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               10 |             46 |         4.60 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_3                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                8 |             46 |         5.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                9 |             46 |         5.11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                9 |             47 |         5.22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                9 |             47 |         5.22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                        |                7 |             56 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                |               11 |             60 |         5.45 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0                 |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               15 |             60 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                            | design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                |               10 |             60 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/s2b                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                8 |             63 |         7.88 |
|  design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25 |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               34 |             83 |         2.44 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                      | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |               42 |            120 |         2.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Serial_Dbg_Intf.register_write_cmd_reg                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |               55 |            149 |         2.71 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                                               |               68 |            175 |         2.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                                            |                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |              493 |           1383 |         2.81 |
+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


