INFO-FLOW: Workspace C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1 opened at Tue Jan 28 03:38:19 +0330 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 0.294 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.375 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.454 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.118 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./cnn/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./cnn/solution1/directives.tcl
Execute     set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 114.312 MB.
Execute       set_directive_top cnn -name=cnn 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang cnn.cpp -foptimization-record-file=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.cpp.clang.out.log 2> C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/clang.out.log 2> C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.303 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.499 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.732 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e > C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp.clang.out.log 2> C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.956 seconds; current allocated memory: 116.492 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.g.bc -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.127 sec.
Execute       run_link_or_opt -opt -out C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn -reflow-float-conversion -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.5 sec.
Execute       run_link_or_opt -out C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cnn -mllvm -hls-db-dir -mllvm C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu11p-flga2577-1-e 2> C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,258 Compile/Link C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,258 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 15,298 Unroll/Inline (step 1) C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 15,298 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,854 Unroll/Inline (step 2) C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,854 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,707 Unroll/Inline (step 3) C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,707 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,707 Unroll/Inline (step 4) C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,707 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,656 Array/Struct (step 1) C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,656 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,656 Array/Struct (step 2) C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,656 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,041 Array/Struct (step 3) C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,041 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,426 Array/Struct (step 4) C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,426 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,468 Array/Struct (step 5) C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,468 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,656 Performance (step 1) C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,656 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,656 Performance (step 2) C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,656 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 27,760 Performance (step 3) C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27,760 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,709 Performance (step 4) C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,709 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,569 HW Transforms (step 1) C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,569 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,677 HW Transforms (step 2) C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,677 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_17' (cnn.cpp:99:23) in function 'cnn' completely with a factor of 10 (cnn.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_18' (cnn.cpp:102:28) in function 'cnn' completely with a factor of 12 (cnn.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_15' (cnn.cpp:88:23) in function 'cnn' completely with a factor of 12 (cnn.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_16' (cnn.cpp:91:27) in function 'cnn' completely with a factor of 14 (cnn.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_13' (cnn.cpp:77:23) in function 'cnn' completely with a factor of 14 (cnn.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_10' (cnn.cpp:65:23) in function 'cnn' completely with a factor of 3 (cnn.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_12' (cnn.cpp:68:31) in function 'cnn' completely with a factor of 28 (cnn.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_5' (cnn.cpp:40:22) in function 'cnn' completely with a factor of 3 (cnn.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_8' (cnn.cpp:49:34) in function 'cnn' completely with a factor of 3 (cnn.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_9' (cnn.cpp:51:19) in function 'cnn' completely with a factor of 3 (cnn.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_4' (cnn.cpp:29:26) in function 'cnn' completely with a factor of 30 (cnn.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_1' (cnn.cpp:19:22) in function 'cnn' completely with a factor of 28 (cnn.cpp:15:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_21_2' (cnn.cpp:21:19) in function 'cnn' partially with a factor of 2 (cnn.cpp:15:0)
INFO: [HLS 214-241] Aggregating bram variable 'W3' with compact=bit mode in 16-bits (cnn.cpp:15:0)
INFO: [HLS 214-241] Aggregating bram variable 'W2' with compact=bit mode in 16-bits (cnn.cpp:15:0)
INFO: [HLS 214-241] Aggregating bram variable 'W1' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'kernel' with compact=bit mode in 16-bits (cnn.cpp:15:0)
INFO: [HLS 214-241] Aggregating bram variable 'input' with compact=bit mode in 16-bits (cnn.cpp:15:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_21_2> at cnn.cpp:21:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_3> at cnn.cpp:28:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_47_7> at cnn.cpp:47:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_67_11> at cnn.cpp:67:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_80_14> at cnn.cpp:80:27 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'local_input' due to pipeline pragma (cnn.cpp:17:16)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'local_input' due to pipeline pragma (cnn.cpp:17:16)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'output_conv' due to pipeline pragma (cnn.cpp:38:16)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=14 dim=1' for array 'flattened_output' due to pipeline pragma (cnn.cpp:63:16)
INFO: [HLS 214-248] Applying array_partition to 'local_input': Cyclic partitioning with factor 3 on dimension 1. Complete partitioning on dimension 2. (cnn.cpp:17:16)
INFO: [HLS 214-248] Applying array_partition to 'output_conv': Complete partitioning on dimension 3. (cnn.cpp:38:16)
INFO: [HLS 214-248] Applying array_partition to 'flattened_output': Cyclic partitioning with factor 14 on dimension 1. (cnn.cpp:63:16)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.259 seconds; current allocated memory: 119.367 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 119.367 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.164 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.206 seconds; current allocated memory: 154.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.435 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 155.621 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.g.1.bc to C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'output_conv' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.1' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.2' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.3' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.4' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.5' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.6' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.7' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.8' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.9' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.10' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.11' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.12' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.13' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.14' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.15' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.16' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.17' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.18' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.19' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.20' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.21' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.22' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.23' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.24' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.25' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.26' (cnn.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'output_conv.27' (cnn.cpp:38) in dimension 1 automatically.
Command         transform done; 4.194 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.879 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.075 seconds; current allocated memory: 220.406 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_45_6'(cnn.cpp:45:26) and 'VITIS_LOOP_47_7'(cnn.cpp:47:30) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_45_6'(cnn.cpp:45:26) and 'VITIS_LOOP_47_7'(cnn.cpp:47:30) in function 'cnn' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_45_6'(cnn.cpp:45:26) and 'VITIS_LOOP_47_7'(cnn.cpp:47:30) in function 'cnn' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_6' (cnn.cpp:45:26) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_6' (cnn.cpp:45:26) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_6' (cnn.cpp:45:26) in function 'cnn'.
Execute           auto_get_db
Command         transform done; 3.464 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.465 seconds; current allocated memory: 672.879 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 10.244 sec.
Command     elaborate done; 21.497 sec.
Execute     ap_eval exec zip -j C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.108 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
Execute       ap_set_top_model cnn 
Execute       get_model_list cnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_80_1444 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_80_1443 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_80_1442 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_80_1441 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_80_1440 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_80_1439 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_80_1438 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_80_1437 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_80_1436 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_80_1435 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_80_1434 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_80_1433 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_80_1432 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_80_14 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_67_1131 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_67_1130 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_67_11 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_28_3 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_227 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_226 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_225 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_224 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_223 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_222 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_221 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_220 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_219 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_218 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_217 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_216 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_215 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_214 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_213 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_212 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_211 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_210 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_29 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_28 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_27 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_26 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_25 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_24 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_23 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_22 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_21 
Execute       preproc_iomode -model cnn_Pipeline_VITIS_LOOP_21_2 
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: cnn_Pipeline_VITIS_LOOP_21_2 cnn_Pipeline_VITIS_LOOP_21_21 cnn_Pipeline_VITIS_LOOP_21_22 cnn_Pipeline_VITIS_LOOP_21_23 cnn_Pipeline_VITIS_LOOP_21_24 cnn_Pipeline_VITIS_LOOP_21_25 cnn_Pipeline_VITIS_LOOP_21_26 cnn_Pipeline_VITIS_LOOP_21_27 cnn_Pipeline_VITIS_LOOP_21_28 cnn_Pipeline_VITIS_LOOP_21_29 cnn_Pipeline_VITIS_LOOP_21_210 cnn_Pipeline_VITIS_LOOP_21_211 cnn_Pipeline_VITIS_LOOP_21_212 cnn_Pipeline_VITIS_LOOP_21_213 cnn_Pipeline_VITIS_LOOP_21_214 cnn_Pipeline_VITIS_LOOP_21_215 cnn_Pipeline_VITIS_LOOP_21_216 cnn_Pipeline_VITIS_LOOP_21_217 cnn_Pipeline_VITIS_LOOP_21_218 cnn_Pipeline_VITIS_LOOP_21_219 cnn_Pipeline_VITIS_LOOP_21_220 cnn_Pipeline_VITIS_LOOP_21_221 cnn_Pipeline_VITIS_LOOP_21_222 cnn_Pipeline_VITIS_LOOP_21_223 cnn_Pipeline_VITIS_LOOP_21_224 cnn_Pipeline_VITIS_LOOP_21_225 cnn_Pipeline_VITIS_LOOP_21_226 cnn_Pipeline_VITIS_LOOP_21_227 cnn_Pipeline_VITIS_LOOP_28_3 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 cnn_Pipeline_VITIS_LOOP_67_11 cnn_Pipeline_VITIS_LOOP_67_1130 cnn_Pipeline_VITIS_LOOP_67_1131 cnn_Pipeline_VITIS_LOOP_80_14 cnn_Pipeline_VITIS_LOOP_80_1432 cnn_Pipeline_VITIS_LOOP_80_1433 cnn_Pipeline_VITIS_LOOP_80_1434 cnn_Pipeline_VITIS_LOOP_80_1435 cnn_Pipeline_VITIS_LOOP_80_1436 cnn_Pipeline_VITIS_LOOP_80_1437 cnn_Pipeline_VITIS_LOOP_80_1438 cnn_Pipeline_VITIS_LOOP_80_1439 cnn_Pipeline_VITIS_LOOP_80_1440 cnn_Pipeline_VITIS_LOOP_80_1441 cnn_Pipeline_VITIS_LOOP_80_1442 cnn_Pipeline_VITIS_LOOP_80_1443 cnn_Pipeline_VITIS_LOOP_80_1444 cnn
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_2 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_2 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_21 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_21 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_22 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_22 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_23 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_23 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_24 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_24 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_25 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_25 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_26 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_26 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_27 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_27 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_28 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_28 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_29 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_29 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_210 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_210 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_211 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_211 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_212 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_212 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_213 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_213 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_214 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_214 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_215 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_215 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_216 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_216 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_217 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_217 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_218 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_218 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_219 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_219 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_220 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_220 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_221 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_221 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_222 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_222 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_223 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_223 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_224 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_224 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_225 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_225 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_226 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_226 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_21_227 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_227 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_28_3 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_28_3 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_28_3 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_67_11 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_67_11 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_67_11 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_67_1130 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_67_1130 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_67_1130 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_67_1131 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_67_1131 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_67_1131 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_80_14 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_14 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_80_14 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_80_1432 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1432 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_80_1432 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_80_1433 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1433 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_80_1433 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_80_1434 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1434 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_80_1434 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_80_1435 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1435 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_80_1435 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_80_1436 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1436 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_80_1436 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_80_1437 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1437 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_80_1437 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_80_1438 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1438 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_80_1438 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_80_1439 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1439 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_80_1439 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_80_1440 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1440 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_80_1440 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_80_1441 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1441 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_80_1441 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_80_1442 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1442 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_80_1442 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_80_1443 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1443 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_80_1443 
INFO-FLOW: Configuring Module : cnn_Pipeline_VITIS_LOOP_80_1444 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1444 
Execute       apply_spec_resource_limit cnn_Pipeline_VITIS_LOOP_80_1444 
INFO-FLOW: Configuring Module : cnn ...
Execute       set_default_model cnn 
Execute       apply_spec_resource_limit cnn 
INFO-FLOW: Model list for preprocess: cnn_Pipeline_VITIS_LOOP_21_2 cnn_Pipeline_VITIS_LOOP_21_21 cnn_Pipeline_VITIS_LOOP_21_22 cnn_Pipeline_VITIS_LOOP_21_23 cnn_Pipeline_VITIS_LOOP_21_24 cnn_Pipeline_VITIS_LOOP_21_25 cnn_Pipeline_VITIS_LOOP_21_26 cnn_Pipeline_VITIS_LOOP_21_27 cnn_Pipeline_VITIS_LOOP_21_28 cnn_Pipeline_VITIS_LOOP_21_29 cnn_Pipeline_VITIS_LOOP_21_210 cnn_Pipeline_VITIS_LOOP_21_211 cnn_Pipeline_VITIS_LOOP_21_212 cnn_Pipeline_VITIS_LOOP_21_213 cnn_Pipeline_VITIS_LOOP_21_214 cnn_Pipeline_VITIS_LOOP_21_215 cnn_Pipeline_VITIS_LOOP_21_216 cnn_Pipeline_VITIS_LOOP_21_217 cnn_Pipeline_VITIS_LOOP_21_218 cnn_Pipeline_VITIS_LOOP_21_219 cnn_Pipeline_VITIS_LOOP_21_220 cnn_Pipeline_VITIS_LOOP_21_221 cnn_Pipeline_VITIS_LOOP_21_222 cnn_Pipeline_VITIS_LOOP_21_223 cnn_Pipeline_VITIS_LOOP_21_224 cnn_Pipeline_VITIS_LOOP_21_225 cnn_Pipeline_VITIS_LOOP_21_226 cnn_Pipeline_VITIS_LOOP_21_227 cnn_Pipeline_VITIS_LOOP_28_3 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 cnn_Pipeline_VITIS_LOOP_67_11 cnn_Pipeline_VITIS_LOOP_67_1130 cnn_Pipeline_VITIS_LOOP_67_1131 cnn_Pipeline_VITIS_LOOP_80_14 cnn_Pipeline_VITIS_LOOP_80_1432 cnn_Pipeline_VITIS_LOOP_80_1433 cnn_Pipeline_VITIS_LOOP_80_1434 cnn_Pipeline_VITIS_LOOP_80_1435 cnn_Pipeline_VITIS_LOOP_80_1436 cnn_Pipeline_VITIS_LOOP_80_1437 cnn_Pipeline_VITIS_LOOP_80_1438 cnn_Pipeline_VITIS_LOOP_80_1439 cnn_Pipeline_VITIS_LOOP_80_1440 cnn_Pipeline_VITIS_LOOP_80_1441 cnn_Pipeline_VITIS_LOOP_80_1442 cnn_Pipeline_VITIS_LOOP_80_1443 cnn_Pipeline_VITIS_LOOP_80_1444 cnn
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_2 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_2 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_2 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_2 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_21 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_21 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_21 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_21 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_22 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_22 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_22 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_22 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_23 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_23 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_23 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_23 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_24 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_24 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_24 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_24 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_25 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_25 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_25 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_25 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_26 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_26 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_26 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_26 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_27 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_27 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_27 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_27 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_28 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_28 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_28 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_28 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_29 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_29 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_29 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_29 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_210 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_210 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_210 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_210 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_211 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_211 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_211 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_211 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_212 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_212 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_212 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_212 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_213 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_213 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_213 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_213 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_214 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_214 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_214 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_214 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_215 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_215 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_215 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_215 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_216 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_216 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_216 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_216 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_217 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_217 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_217 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_217 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_218 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_218 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_218 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_218 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_219 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_219 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_219 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_219 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_220 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_220 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_220 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_220 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_221 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_221 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_221 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_221 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_222 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_222 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_222 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_222 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_223 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_223 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_223 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_223 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_224 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_224 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_224 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_224 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_225 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_225 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_225 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_225 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_226 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_226 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_226 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_226 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_21_227 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_227 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_21_227 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_227 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_28_3 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_28_3 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_28_3 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_28_3 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_67_11 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_67_11 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_67_11 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_67_11 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_67_1130 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_67_1130 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_67_1130 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_67_1130 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_67_1131 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_67_1131 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_67_1131 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_67_1131 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_80_14 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_14 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_80_14 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_14 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_80_1432 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1432 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_80_1432 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1432 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_80_1433 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1433 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_80_1433 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1433 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_80_1434 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1434 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_80_1434 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1434 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_80_1435 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1435 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_80_1435 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1435 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_80_1436 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1436 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_80_1436 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1436 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_80_1437 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1437 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_80_1437 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1437 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_80_1438 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1438 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_80_1438 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1438 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_80_1439 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1439 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_80_1439 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1439 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_80_1440 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1440 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_80_1440 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1440 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_80_1441 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1441 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_80_1441 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1441 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_80_1442 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1442 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_80_1442 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1442 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_80_1443 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1443 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_80_1443 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1443 
INFO-FLOW: Preprocessing Module: cnn_Pipeline_VITIS_LOOP_80_1444 ...
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1444 
Execute       cdfg_preprocess -model cnn_Pipeline_VITIS_LOOP_80_1444 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1444 
INFO-FLOW: Preprocessing Module: cnn ...
Execute       set_default_model cnn 
Execute       cdfg_preprocess -model cnn 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for synthesis: cnn_Pipeline_VITIS_LOOP_21_2 cnn_Pipeline_VITIS_LOOP_21_21 cnn_Pipeline_VITIS_LOOP_21_22 cnn_Pipeline_VITIS_LOOP_21_23 cnn_Pipeline_VITIS_LOOP_21_24 cnn_Pipeline_VITIS_LOOP_21_25 cnn_Pipeline_VITIS_LOOP_21_26 cnn_Pipeline_VITIS_LOOP_21_27 cnn_Pipeline_VITIS_LOOP_21_28 cnn_Pipeline_VITIS_LOOP_21_29 cnn_Pipeline_VITIS_LOOP_21_210 cnn_Pipeline_VITIS_LOOP_21_211 cnn_Pipeline_VITIS_LOOP_21_212 cnn_Pipeline_VITIS_LOOP_21_213 cnn_Pipeline_VITIS_LOOP_21_214 cnn_Pipeline_VITIS_LOOP_21_215 cnn_Pipeline_VITIS_LOOP_21_216 cnn_Pipeline_VITIS_LOOP_21_217 cnn_Pipeline_VITIS_LOOP_21_218 cnn_Pipeline_VITIS_LOOP_21_219 cnn_Pipeline_VITIS_LOOP_21_220 cnn_Pipeline_VITIS_LOOP_21_221 cnn_Pipeline_VITIS_LOOP_21_222 cnn_Pipeline_VITIS_LOOP_21_223 cnn_Pipeline_VITIS_LOOP_21_224 cnn_Pipeline_VITIS_LOOP_21_225 cnn_Pipeline_VITIS_LOOP_21_226 cnn_Pipeline_VITIS_LOOP_21_227 cnn_Pipeline_VITIS_LOOP_28_3 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 cnn_Pipeline_VITIS_LOOP_67_11 cnn_Pipeline_VITIS_LOOP_67_1130 cnn_Pipeline_VITIS_LOOP_67_1131 cnn_Pipeline_VITIS_LOOP_80_14 cnn_Pipeline_VITIS_LOOP_80_1432 cnn_Pipeline_VITIS_LOOP_80_1433 cnn_Pipeline_VITIS_LOOP_80_1434 cnn_Pipeline_VITIS_LOOP_80_1435 cnn_Pipeline_VITIS_LOOP_80_1436 cnn_Pipeline_VITIS_LOOP_80_1437 cnn_Pipeline_VITIS_LOOP_80_1438 cnn_Pipeline_VITIS_LOOP_80_1439 cnn_Pipeline_VITIS_LOOP_80_1440 cnn_Pipeline_VITIS_LOOP_80_1441 cnn_Pipeline_VITIS_LOOP_80_1442 cnn_Pipeline_VITIS_LOOP_80_1443 cnn_Pipeline_VITIS_LOOP_80_1444 cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_2 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.138 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 679.824 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_2.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_2.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_2.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_2 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 681.004 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_2.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_2.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_21 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 681.754 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_21.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_21.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_21.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_21 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 681.812 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_21.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_21.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_22 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 682.422 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_22.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_22.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_22.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_22 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 682.445 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_22.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_22.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_23 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 682.934 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_23.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_23.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_23.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_23 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 682.957 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_23.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_23.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_24 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 683.430 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_24.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_24.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_24.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_24 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 683.680 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_24.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_24.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_25 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 684.387 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_25.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_25.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_25.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_25 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 684.422 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_25.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_25.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_26 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 685.070 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_26.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_26.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_26.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_26 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 685.074 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_26.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_26.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_27 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 685.691 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_27.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_27.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_27.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_27 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 685.863 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_27.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_27.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_28 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 686.492 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_28.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_28.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_28.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_28 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 686.887 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_28.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_28.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_29 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 687.457 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_29.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_29.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_29.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_29 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 687.906 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_29.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_29.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_210 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_210 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 688.703 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_210.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_210.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_210.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_210 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_210 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 688.855 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_210.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_210.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_210.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_211 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_211 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 689.660 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_211.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_211.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_211.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_211 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_211 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 689.707 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_211.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_211.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_211.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_212 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_212 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 690.895 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_212.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_212.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_212.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_212 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_212 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 690.922 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_212.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_212.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_212.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_213 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_213 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 691.754 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_213.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_213.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_213.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_213 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_213 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 692.066 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_213.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_213.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_213.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_214 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_214 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 692.609 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_214.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_214.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_214.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_214 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_214 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 692.719 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_214.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_214.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_214.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_215 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_215 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 693.637 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_215.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_215.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_215.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_215 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_215 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 693.797 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_215.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_215.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_215.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_216 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_216 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 694.656 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_216.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_216.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_216.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_216 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_216 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 694.945 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_216.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_216.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_216.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_217 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_217 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 695.418 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_217.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_217.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_217.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_217 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_217 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 695.430 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_217.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_217.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_217.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_218 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_218 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 696.227 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_218.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_218.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_218.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_218 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_218 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 696.922 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_218.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_218.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_218.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_219 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_219 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 697.461 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_219.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_219.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_219.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_219 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_219 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 697.512 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_219.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_219.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_219.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_220 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_220 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 698.602 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_220.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_220.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_220.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_220 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_220 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 698.789 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_220.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_220.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_220.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_221 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_221 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 699.266 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_221.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_221.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_221.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_221 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_221 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 699.422 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_221.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_221.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_221.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_222 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_222 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 700.809 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_222.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_222.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_222.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_222 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_222 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 701.141 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_222.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_222.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_222.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_223 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_223 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 701.812 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_223.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_223.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_223.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_223 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_223 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 701.816 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_223.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_223.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_223.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_224 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_224 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 702.797 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_224.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_224.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_224.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_224 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_224 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 702.809 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_224.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_224.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_224.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_225 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_225 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 703.238 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_225.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_225.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_225.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_225 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_225 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 703.438 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_225.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_225.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_225.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_226 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_226 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 704.230 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_226.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_226.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_226.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_226 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_226 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 704.465 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_226.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_226.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_226.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_227 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_21_227 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 705.324 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_227.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_227.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_21_227.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_21_227 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_21_227 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 705.867 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_227.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_227.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_21_227.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_28_3 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_28_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.174 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 707.352 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_28_3.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_28_3.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_28_3.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_28_3 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_28_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 707.426 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_28_3.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_28_3.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_28_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_6_VITIS_LOOP_47_7'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_45_6_VITIS_LOOP_47_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.592 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.673 seconds; current allocated memory: 716.383 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 716.656 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_6_VITIS_LOOP_47_7'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_45_6_VITIS_LOOP_47_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.583 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.759 seconds; current allocated memory: 724.055 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 724.445 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728.bind.adb -f 
Command       db_write done; 0.102 sec.
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_6_VITIS_LOOP_47_7'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_45_6_VITIS_LOOP_47_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.643 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.822 seconds; current allocated memory: 731.562 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 731.973 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729.bind.adb -f 
Command       db_write done; 0.107 sec.
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_67_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_67_11 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_67_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_11'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.117 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 732.203 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_11.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_11.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_67_11.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_67_11 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_67_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 732.691 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_11.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_11.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_67_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_67_1130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_67_1130 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_67_1130 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_11'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 733.363 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1130.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1130.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_67_1130.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_67_1130 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_67_1130 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 733.367 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1130.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1130.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_67_1130.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_67_1131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_67_1131 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_67_1131 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_67_11'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 734.449 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1131.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1131.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_67_1131.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_67_1131 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_67_1131 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.108 seconds; current allocated memory: 734.836 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1131.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1131.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_67_1131.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_80_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_14 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_80_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_80_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.119 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 735.590 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_14.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_14.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_80_14.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_14 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_80_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 735.820 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_14.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_14.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_80_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_80_1432' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1432 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_80_1432 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_80_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 736.344 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1432.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1432.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_80_1432.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1432 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_80_1432 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 736.344 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1432.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1432.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_80_1432.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_80_1433' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1433 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_80_1433 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_80_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 736.703 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1433.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1433.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_80_1433.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1433 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_80_1433 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 736.938 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1433.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1433.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_80_1433.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_80_1434' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1434 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_80_1434 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_80_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 737.504 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1434.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1434.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_80_1434.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1434 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_80_1434 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 738.262 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1434.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1434.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_80_1434.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_80_1435' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1435 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_80_1435 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_80_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.111 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 739.137 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1435.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1435.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_80_1435.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1435 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_80_1435 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 739.145 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1435.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1435.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_80_1435.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_80_1436' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1436 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_80_1436 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_80_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.113 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 739.605 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1436.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1436.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_80_1436.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1436 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_80_1436 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 739.617 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1436.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1436.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_80_1436.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_80_1437' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1437 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_80_1437 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_80_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.117 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 740.242 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1437.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1437.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_80_1437.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1437 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_80_1437 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 740.438 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1437.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1437.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_80_1437.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_80_1438' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1438 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_80_1438 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_80_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.116 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 741.207 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1438.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1438.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_80_1438.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1438 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_80_1438 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 741.609 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1438.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1438.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_80_1438.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_80_1439' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1439 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_80_1439 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_80_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.112 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 742.207 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1439.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1439.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_80_1439.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1439 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_80_1439 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 742.445 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1439.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1439.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_80_1439.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_80_1440' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1440 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_80_1440 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_80_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 743.238 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1440.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1440.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_80_1440.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1440 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_80_1440 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 743.242 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1440.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1440.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_80_1440.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_80_1441' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1441 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_80_1441 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_80_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.116 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 743.855 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1441.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1441.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_80_1441.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1441 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_80_1441 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 744.305 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1441.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1441.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_80_1441.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_80_1442' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1442 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_80_1442 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_80_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 744.824 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1442.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1442.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_80_1442.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1442 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_80_1442 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 744.945 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1442.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1442.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_80_1442.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_80_1443' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1443 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_80_1443 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_80_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 745.371 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1443.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1443.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_80_1443.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1443 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_80_1443 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 745.371 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1443.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1443.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_80_1443.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_VITIS_LOOP_80_1444' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1444 
Execute       schedule -model cnn_Pipeline_VITIS_LOOP_80_1444 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln81_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_80_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.125 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 746.047 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1444.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1444.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_Pipeline_VITIS_LOOP_80_1444.
Execute       set_default_model cnn_Pipeline_VITIS_LOOP_80_1444 
Execute       bind -model cnn_Pipeline_VITIS_LOOP_80_1444 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 746.051 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1444.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1444.bind.adb -f 
INFO-FLOW: Finish binding cnn_Pipeline_VITIS_LOOP_80_1444.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn 
Execute       schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln93) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.203 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.28 seconds; current allocated memory: 765.434 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.verbose.sched.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.sched.adb -f 
Command       db_write done; 0.207 sec.
INFO-FLOW: Finish scheduling cnn.
Execute       set_default_model cnn 
Execute       bind -model cnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.538 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 769.660 MB.
Execute       syn_report -verbosereport -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.verbose.bind.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.152 sec.
Execute       db_write -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.bind.adb -f 
Command       db_write done; 0.273 sec.
INFO-FLOW: Finish binding cnn.
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_2 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_21 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_22 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_23 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_24 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_25 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_26 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_27 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_28 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_29 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_210 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_211 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_212 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_213 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_214 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_215 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_216 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_217 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_218 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_219 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_220 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_221 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_222 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_223 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_224 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_225 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_226 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_21_227 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_28_3 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_67_11 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_67_1130 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_67_1131 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_14 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1432 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1433 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1434 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1435 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1436 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1437 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1438 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1439 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1440 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1441 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1442 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1443 
Execute       rtl_gen_preprocess cnn_Pipeline_VITIS_LOOP_80_1444 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for RTL generation: cnn_Pipeline_VITIS_LOOP_21_2 cnn_Pipeline_VITIS_LOOP_21_21 cnn_Pipeline_VITIS_LOOP_21_22 cnn_Pipeline_VITIS_LOOP_21_23 cnn_Pipeline_VITIS_LOOP_21_24 cnn_Pipeline_VITIS_LOOP_21_25 cnn_Pipeline_VITIS_LOOP_21_26 cnn_Pipeline_VITIS_LOOP_21_27 cnn_Pipeline_VITIS_LOOP_21_28 cnn_Pipeline_VITIS_LOOP_21_29 cnn_Pipeline_VITIS_LOOP_21_210 cnn_Pipeline_VITIS_LOOP_21_211 cnn_Pipeline_VITIS_LOOP_21_212 cnn_Pipeline_VITIS_LOOP_21_213 cnn_Pipeline_VITIS_LOOP_21_214 cnn_Pipeline_VITIS_LOOP_21_215 cnn_Pipeline_VITIS_LOOP_21_216 cnn_Pipeline_VITIS_LOOP_21_217 cnn_Pipeline_VITIS_LOOP_21_218 cnn_Pipeline_VITIS_LOOP_21_219 cnn_Pipeline_VITIS_LOOP_21_220 cnn_Pipeline_VITIS_LOOP_21_221 cnn_Pipeline_VITIS_LOOP_21_222 cnn_Pipeline_VITIS_LOOP_21_223 cnn_Pipeline_VITIS_LOOP_21_224 cnn_Pipeline_VITIS_LOOP_21_225 cnn_Pipeline_VITIS_LOOP_21_226 cnn_Pipeline_VITIS_LOOP_21_227 cnn_Pipeline_VITIS_LOOP_28_3 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 cnn_Pipeline_VITIS_LOOP_67_11 cnn_Pipeline_VITIS_LOOP_67_1130 cnn_Pipeline_VITIS_LOOP_67_1131 cnn_Pipeline_VITIS_LOOP_80_14 cnn_Pipeline_VITIS_LOOP_80_1432 cnn_Pipeline_VITIS_LOOP_80_1433 cnn_Pipeline_VITIS_LOOP_80_1434 cnn_Pipeline_VITIS_LOOP_80_1435 cnn_Pipeline_VITIS_LOOP_80_1436 cnn_Pipeline_VITIS_LOOP_80_1437 cnn_Pipeline_VITIS_LOOP_80_1438 cnn_Pipeline_VITIS_LOOP_80_1439 cnn_Pipeline_VITIS_LOOP_80_1440 cnn_Pipeline_VITIS_LOOP_80_1441 cnn_Pipeline_VITIS_LOOP_80_1442 cnn_Pipeline_VITIS_LOOP_80_1443 cnn_Pipeline_VITIS_LOOP_80_1444 cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_2 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 773.043 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_2 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_2 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_2 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_2 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_2_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_2 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_2_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_2 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_2.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_2 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_2.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_2 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_2 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_21 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_21' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 775.098 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_21 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_21 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_21 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_21 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_21_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_21 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_21_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_21 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_21.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_21 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_21.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_21 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_21 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_22 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_22' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 777.477 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_22 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_22 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_22 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_22 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_22_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_22 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_22_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_22 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_22.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_22 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_22.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_22 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_22 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_23 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_23' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 780.387 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_23 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_23 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_23 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_23 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_23_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_23 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_23_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_23 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_23.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_23 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_23.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_23 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_23 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_24 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_24' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 782.508 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_24 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_24 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_24 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_24 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_24_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_24 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_24_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_24 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_24.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_24 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_24.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_24 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_24 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_25 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_25' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 785.254 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_25 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_25 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_25 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_25 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_25_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_25 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_25_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_25 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_25.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_25 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_25.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_25 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_25 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_26 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_26' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 787.246 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_26 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_26 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_26 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_26 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_26_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_26 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_26_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_26 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_26.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_26 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_26.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_26 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_26 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_27 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_27' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 790.297 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_27 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_27 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_27 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_27 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_27_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_27 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_27_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_27 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_27.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_27 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_27.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_27 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_27 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_28 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_28' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 792.559 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_28 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_28 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_28 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_28 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_28_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_28 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_28_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_28 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_28.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_28 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_28.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_28 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_28 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_29 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_29' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 794.766 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_29 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_29 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_29 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_29 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_29_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_29 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_29_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_29 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_29.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_29 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_29.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_29 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_29 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_210 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_210' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 797.332 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_210 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_210 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_210 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_210 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_210_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_210 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_210_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_210 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_210.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_210 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_210.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_210 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_210 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_210 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_211 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_211' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 800.176 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_211 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_211 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_211 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_211 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_211_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_211 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_211_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_211 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_211.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_211 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_211.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_211 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_211 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_211 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_212 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_212' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 802.633 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_212 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_212 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_212 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_212 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_212_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_212 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_212_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_212 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_212.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_212 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_212.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_212 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_212 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_212 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_213 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_213' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 805.141 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_213 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_213 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_213 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_213 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_213_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_213 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_213_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_213 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_213.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_213 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_213.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_213 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_213 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_213 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_214 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_214' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 807.527 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_214 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_214 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_214 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_214 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_214_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_214 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_214_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_214 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_214.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_214 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_214.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_214 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_214 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_214 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_215 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_215' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 809.801 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_215 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_215 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_215 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_215 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_215_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_215 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_215_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_215 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_215.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_215 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_215.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_215 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_215 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_215 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_216 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_216' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 812.832 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_216 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_216 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_216 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_216 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_216_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_216 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_216_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_216 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_216.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_216 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_216.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_216 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_216 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_216 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_217 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_217' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 814.824 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_217 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_217 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_217 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_217 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_217_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_217 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_217_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_217 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_217.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_217 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_217.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_217 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_217 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_217 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_218 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_218' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 817.316 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_218 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_218 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_218 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_218 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_218_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_218 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_218_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_218 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_218.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_218 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_218.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_218 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_218 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_218 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_219 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_219' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 819.910 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_219 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_219 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_219 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_219 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_219_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_219 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_219_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_219 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_219.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_219 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_219.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_219 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_219 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_219 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_220 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_220' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 822.359 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_220 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_220 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_220 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_220 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_220_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_220 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_220_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_220 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_220.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_220 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_220.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_220 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_220 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_220 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_221 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_221' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 825.098 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_221 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_221 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_221 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_221 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_221_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_221 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_221_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_221 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_221.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_221 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_221.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_221 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_221 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_221 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_222 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_222' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 827.398 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_222 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_222 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_222 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_222 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_222_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_222 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_222_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_222 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_222.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_222 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_222.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_222 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_222 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_222 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_223 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_223' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 829.539 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_223 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_223 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_223 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_223 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_223_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_223 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_223_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_223 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_223.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_223 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_223.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_223 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_223 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_223 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_224 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_224' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 832.125 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_224 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_224 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_224 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_224 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_224_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_224 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_224_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_224 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_224.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_224 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_224.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_224 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_224 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_224 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_225 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_225' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.235 seconds; current allocated memory: 834.730 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_225 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_225 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_225 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_225 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_225_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_225 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_225_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_225 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_225.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_225 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_225.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_225 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_225 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_225 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_226 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_226' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 837.434 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_226 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_226 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_226 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_226 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_226_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_226 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_226_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_226 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_226.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_226 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_226.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_226 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_226 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_226 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_21_227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_21_227 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_21_227' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_21_227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 839.953 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_21_227 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_21_227 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_21_227 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_21_227 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_227_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_21_227 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_21_227_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_21_227 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_227.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_227 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_227.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_21_227 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_21_227 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_227 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_28_3 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_28_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 843.414 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_28_3 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_28_3 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_28_3 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_28_3 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_28_3 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_28_3_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_28_3 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_28_3_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_28_3 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_28_3.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_28_3 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_28_3.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_28_3 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_28_3 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_28_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7' pipeline 'VITIS_LOOP_45_6_VITIS_LOOP_47_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_22ns_22_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_57_5_16_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7'.
Command       create_rtl_model done; 0.445 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.736 seconds; current allocated memory: 858.656 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7.adb 
Command       db_write done; 0.109 sec.
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728' pipeline 'VITIS_LOOP_45_6_VITIS_LOOP_47_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_22ns_22_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_57_5_16_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728'.
Command       create_rtl_model done; 0.354 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.131 seconds; current allocated memory: 882.129 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728.adb 
Command       db_write done; 0.109 sec.
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729' pipeline 'VITIS_LOOP_45_6_VITIS_LOOP_47_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_22ns_22_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_57_5_16_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729'.
Command       create_rtl_model done; 0.337 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.123 seconds; current allocated memory: 905.711 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729.adb 
Command       db_write done; 0.107 sec.
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_67_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_67_11 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_67_11' pipeline 'VITIS_LOOP_67_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_67_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.83 seconds; current allocated memory: 921.566 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_67_11 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_67_11 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_67_11 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_67_11 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_67_11 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_67_11_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_67_11 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_67_11_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_67_11 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_11.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_67_11 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_11.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_67_11 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_67_11 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_67_1130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_67_1130 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1130.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_67_1130' pipeline 'VITIS_LOOP_67_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_67_1130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 923.059 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_67_1130 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_67_1130 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_67_1130 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_67_1130 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_67_1130 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_67_1130_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_67_1130 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_67_1130_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_67_1130 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1130.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_67_1130 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1130.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_67_1130 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_67_1130 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1130 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_67_1131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_67_1131 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1131.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_67_1131' pipeline 'VITIS_LOOP_67_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_67_1131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 925.621 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_67_1131 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_67_1131 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_67_1131 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_67_1131 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_67_1131 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_67_1131_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_67_1131 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_67_1131_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_67_1131 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1131.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_67_1131 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1131.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_67_1131 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_67_1131 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1131 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_80_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_80_14 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_80_14' pipeline 'VITIS_LOOP_80_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_80_14'.
Command       create_rtl_model done; 0.122 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 928.777 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_14 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_80_14 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_14 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_80_14 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_80_14 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_14_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_80_14 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_14_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_80_14 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_14.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_14 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_14.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_14 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_80_14 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_80_1432' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_80_1432 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1432.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_80_1432' pipeline 'VITIS_LOOP_80_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_80_1432'.
Command       create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 930.363 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1432 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_80_1432 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1432 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_80_1432 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_80_1432 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1432_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_80_1432 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1432_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_80_1432 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1432.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1432 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1432.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1432 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_80_1432 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1432 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_80_1433' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_80_1433 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1433.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_80_1433' pipeline 'VITIS_LOOP_80_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_80_1433'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 932.453 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1433 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_80_1433 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1433 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_80_1433 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_80_1433 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1433_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_80_1433 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1433_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_80_1433 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1433.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1433 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1433.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1433 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_80_1433 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1433 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_80_1434' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_80_1434 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1434.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_80_1434' pipeline 'VITIS_LOOP_80_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_80_1434'.
Command       create_rtl_model done; 0.116 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 935.074 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1434 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_80_1434 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1434 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_80_1434 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_80_1434 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1434_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_80_1434 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1434_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_80_1434 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1434.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1434 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1434.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1434 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_80_1434 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1434 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_80_1435' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_80_1435 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1435.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_80_1435' pipeline 'VITIS_LOOP_80_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_80_1435'.
Command       create_rtl_model done; 0.109 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 937.074 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1435 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_80_1435 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1435 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_80_1435 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_80_1435 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1435_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_80_1435 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1435_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_80_1435 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1435.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1435 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1435.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1435 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_80_1435 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1435 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_80_1436' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_80_1436 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1436.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_80_1436' pipeline 'VITIS_LOOP_80_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_80_1436'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 939.293 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1436 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_80_1436 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1436 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_80_1436 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_80_1436 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1436_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_80_1436 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1436_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_80_1436 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1436.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1436 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1436.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1436 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_80_1436 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1436 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_80_1437' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_80_1437 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1437.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_80_1437' pipeline 'VITIS_LOOP_80_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_80_1437'.
Command       create_rtl_model done; 0.105 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 941.426 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1437 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_80_1437 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1437 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_80_1437 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_80_1437 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1437_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_80_1437 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1437_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_80_1437 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1437.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1437 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1437.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1437 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_80_1437 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1437 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_80_1438' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_80_1438 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1438.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_80_1438' pipeline 'VITIS_LOOP_80_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_80_1438'.
Command       create_rtl_model done; 0.118 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 944.113 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1438 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_80_1438 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1438 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_80_1438 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_80_1438 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1438_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_80_1438 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1438_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_80_1438 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1438.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1438 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1438.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1438 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_80_1438 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1438 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_80_1439' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_80_1439 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1439.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_80_1439' pipeline 'VITIS_LOOP_80_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_80_1439'.
Command       create_rtl_model done; 0.115 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 945.602 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1439 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_80_1439 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1439 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_80_1439 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_80_1439 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1439_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_80_1439 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1439_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_80_1439 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1439.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1439 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1439.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1439 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_80_1439 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1439 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_80_1440' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_80_1440 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1440.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_80_1440' pipeline 'VITIS_LOOP_80_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_80_1440'.
Command       create_rtl_model done; 0.115 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 947.848 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1440 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_80_1440 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1440 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_80_1440 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_80_1440 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1440_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_80_1440 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1440_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_80_1440 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1440.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1440 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1440.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1440 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_80_1440 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1440 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_80_1441' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_80_1441 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1441.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_80_1441' pipeline 'VITIS_LOOP_80_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_80_1441'.
Command       create_rtl_model done; 0.112 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 950.395 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1441 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_80_1441 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1441 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_80_1441 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_80_1441 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1441_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_80_1441 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1441_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_80_1441 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1441.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1441 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1441.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1441 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_80_1441 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1441 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_80_1442' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_80_1442 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1442.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_80_1442' pipeline 'VITIS_LOOP_80_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_80_1442'.
Command       create_rtl_model done; 0.115 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.291 seconds; current allocated memory: 952.184 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1442 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_80_1442 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1442 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_80_1442 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_80_1442 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1442_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_80_1442 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1442_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_80_1442 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1442.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1442 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1442.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1442 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_80_1442 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1442 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_80_1443' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_80_1443 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1443.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_80_1443' pipeline 'VITIS_LOOP_80_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_80_1443'.
Command       create_rtl_model done; 0.125 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 954.582 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1443 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_80_1443 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1443 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_80_1443 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_80_1443 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1443_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_80_1443 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1443_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_80_1443 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1443.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1443 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1443.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1443 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_80_1443 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1443 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_VITIS_LOOP_80_1444' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_Pipeline_VITIS_LOOP_80_1444 -top_prefix cnn_ -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1444.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_VITIS_LOOP_80_1444' pipeline 'VITIS_LOOP_80_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_VITIS_LOOP_80_1444'.
Command       create_rtl_model done; 0.123 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 956.867 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1444 -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn_cnn_Pipeline_VITIS_LOOP_80_1444 
Execute       gen_rtl cnn_Pipeline_VITIS_LOOP_80_1444 -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn_cnn_Pipeline_VITIS_LOOP_80_1444 
Execute       syn_report -csynth -model cnn_Pipeline_VITIS_LOOP_80_1444 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1444_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn_Pipeline_VITIS_LOOP_80_1444 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_Pipeline_VITIS_LOOP_80_1444_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn_Pipeline_VITIS_LOOP_80_1444 -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1444.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1444 -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1444.adb 
Execute       db_write -model cnn_Pipeline_VITIS_LOOP_80_1444 -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_Pipeline_VITIS_LOOP_80_1444 -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1444 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn -top_prefix  -sub_prefix cnn_ -mg_file C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/W1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/b1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/W2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/b2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/W3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/b3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/output_fc3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_22ns_22_4_1': 287 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [RTMG 210-278] Implementing memory 'cnn_local_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_local_input_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_output_conv_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flattened_output_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.041 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.211 seconds; current allocated memory: 1010.891 MB.
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vhdl -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/vhdl/cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vlog -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/verilog/cnn 
Execute       syn_report -csynth -model cnn -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_csynth.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -rtlxml -model cnn -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/cnn_csynth.xml 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -verbosereport -model cnn -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.verbose.rpt 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Command       syn_report done; 0.184 sec.
Execute       db_write -model cnn -f -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.adb 
Command       db_write done; 0.33 sec.
Execute       db_write -model cnn -bindview -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.111 sec.
Execute       gen_tb_info cnn -p C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn 
Execute       export_constraint_db -f -tool general -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.constraint.tcl 
Execute       syn_report -designview -model cnn -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.design.xml 
Command       syn_report done; 0.134 sec.
Execute       syn_report -csynthDesign -model cnn -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth.rpt -MHOut C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvu11p-flga2577-1-e 
Execute           ap_family_info -name xcvu11p-flga2577-1-e -data names 
Execute           ap_part_info -quiet -name xcvu11p-flga2577-1-e -data family 
Execute       syn_report -wcfg -model cnn -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cnn -o C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.protoinst 
Execute       sc_get_clocks cnn 
Execute       sc_get_portdomain cnn 
INFO-FLOW: Model list for RTL component generation: cnn_Pipeline_VITIS_LOOP_21_2 cnn_Pipeline_VITIS_LOOP_21_21 cnn_Pipeline_VITIS_LOOP_21_22 cnn_Pipeline_VITIS_LOOP_21_23 cnn_Pipeline_VITIS_LOOP_21_24 cnn_Pipeline_VITIS_LOOP_21_25 cnn_Pipeline_VITIS_LOOP_21_26 cnn_Pipeline_VITIS_LOOP_21_27 cnn_Pipeline_VITIS_LOOP_21_28 cnn_Pipeline_VITIS_LOOP_21_29 cnn_Pipeline_VITIS_LOOP_21_210 cnn_Pipeline_VITIS_LOOP_21_211 cnn_Pipeline_VITIS_LOOP_21_212 cnn_Pipeline_VITIS_LOOP_21_213 cnn_Pipeline_VITIS_LOOP_21_214 cnn_Pipeline_VITIS_LOOP_21_215 cnn_Pipeline_VITIS_LOOP_21_216 cnn_Pipeline_VITIS_LOOP_21_217 cnn_Pipeline_VITIS_LOOP_21_218 cnn_Pipeline_VITIS_LOOP_21_219 cnn_Pipeline_VITIS_LOOP_21_220 cnn_Pipeline_VITIS_LOOP_21_221 cnn_Pipeline_VITIS_LOOP_21_222 cnn_Pipeline_VITIS_LOOP_21_223 cnn_Pipeline_VITIS_LOOP_21_224 cnn_Pipeline_VITIS_LOOP_21_225 cnn_Pipeline_VITIS_LOOP_21_226 cnn_Pipeline_VITIS_LOOP_21_227 cnn_Pipeline_VITIS_LOOP_28_3 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 cnn_Pipeline_VITIS_LOOP_67_11 cnn_Pipeline_VITIS_LOOP_67_1130 cnn_Pipeline_VITIS_LOOP_67_1131 cnn_Pipeline_VITIS_LOOP_80_14 cnn_Pipeline_VITIS_LOOP_80_1432 cnn_Pipeline_VITIS_LOOP_80_1433 cnn_Pipeline_VITIS_LOOP_80_1434 cnn_Pipeline_VITIS_LOOP_80_1435 cnn_Pipeline_VITIS_LOOP_80_1436 cnn_Pipeline_VITIS_LOOP_80_1437 cnn_Pipeline_VITIS_LOOP_80_1438 cnn_Pipeline_VITIS_LOOP_80_1439 cnn_Pipeline_VITIS_LOOP_80_1440 cnn_Pipeline_VITIS_LOOP_80_1441 cnn_Pipeline_VITIS_LOOP_80_1442 cnn_Pipeline_VITIS_LOOP_80_1443 cnn_Pipeline_VITIS_LOOP_80_1444 cnn
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_2] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_21] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_22] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_23] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_24] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_25] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_26] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_27] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_28] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_29] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_210] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_211] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_212] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_213] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_214] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_215] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_216] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_217] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_218] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_219] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_220] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_221] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_222] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_223] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_224] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_225] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_226] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_21_227] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_28_3] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_28_3.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7.compgen.tcl 
INFO-FLOW: Found component cnn_sparsemux_57_5_16_1_1.
INFO-FLOW: Append model cnn_sparsemux_57_5_16_1_1
INFO-FLOW: Found component cnn_urem_5ns_3ns_2_9_1.
INFO-FLOW: Append model cnn_urem_5ns_3ns_2_9_1
INFO-FLOW: Found component cnn_mul_5ns_7ns_11_1_1.
INFO-FLOW: Append model cnn_mul_5ns_7ns_11_1_1
INFO-FLOW: Found component cnn_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model cnn_sparsemux_7_2_16_1_1
INFO-FLOW: Found component cnn_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model cnn_sparsemux_7_2_16_1_1
INFO-FLOW: Found component cnn_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model cnn_sparsemux_7_2_16_1_1
INFO-FLOW: Found component cnn_mac_muladd_16s_16s_22ns_22_4_1.
INFO-FLOW: Append model cnn_mac_muladd_16s_16s_22ns_22_4_1
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_67_11] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_11.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_67_1130] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1130.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_67_1131] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1131.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_80_14] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_14.compgen.tcl 
INFO-FLOW: Found component cnn_sparsemux_29_4_15_1_1.
INFO-FLOW: Append model cnn_sparsemux_29_4_15_1_1
INFO-FLOW: Found component cnn_mac_muladd_15ns_16s_22ns_22_4_1.
INFO-FLOW: Append model cnn_mac_muladd_15ns_16s_22ns_22_4_1
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_80_1432] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1432.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_80_1433] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1433.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_80_1434] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1434.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_80_1435] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1435.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_80_1436] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1436.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_80_1437] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1437.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_80_1438] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1438.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_80_1439] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1439.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_80_1440] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1440.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_80_1441] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1441.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_80_1442] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1442.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_80_1443] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1443.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_Pipeline_VITIS_LOOP_80_1444] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1444.compgen.tcl 
INFO-FLOW: Found component cnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn] ... 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Found component cnn_mac_muladd_16s_15ns_22ns_22_4_1.
INFO-FLOW: Append model cnn_mac_muladd_16s_15ns_22ns_22_4_1
INFO-FLOW: Found component cnn_local_input_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_local_input_RAM_AUTO_1R1W
INFO-FLOW: Found component cnn_local_input_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_local_input_1_RAM_AUTO_1R1W
INFO-FLOW: Found component cnn_output_conv_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_output_conv_0_RAM_AUTO_1R1W
INFO-FLOW: Found component cnn_flattened_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_flattened_output_RAM_AUTO_1R1W
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_28_3
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_67_11
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_67_1130
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_67_1131
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_80_14
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_80_1432
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_80_1433
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_80_1434
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_80_1435
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_80_1436
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_80_1437
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_80_1438
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_80_1439
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_80_1440
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_80_1441
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_80_1442
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_80_1443
INFO-FLOW: Append model cnn_Pipeline_VITIS_LOOP_80_1444
INFO-FLOW: Append model cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_sparsemux_57_5_16_1_1 cnn_urem_5ns_3ns_2_9_1 cnn_mul_5ns_7ns_11_1_1 cnn_sparsemux_7_2_16_1_1 cnn_sparsemux_7_2_16_1_1 cnn_sparsemux_7_2_16_1_1 cnn_mac_muladd_16s_16s_22ns_22_4_1 cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_sparsemux_29_4_15_1_1 cnn_mac_muladd_15ns_16s_22ns_22_4_1 cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_flow_control_loop_pipe_sequential_init cnn_mac_muladd_16s_15ns_22ns_22_4_1 cnn_local_input_RAM_AUTO_1R1W cnn_local_input_1_RAM_AUTO_1R1W cnn_output_conv_0_RAM_AUTO_1R1W cnn_flattened_output_RAM_AUTO_1R1W cnn_Pipeline_VITIS_LOOP_21_2 cnn_Pipeline_VITIS_LOOP_21_21 cnn_Pipeline_VITIS_LOOP_21_22 cnn_Pipeline_VITIS_LOOP_21_23 cnn_Pipeline_VITIS_LOOP_21_24 cnn_Pipeline_VITIS_LOOP_21_25 cnn_Pipeline_VITIS_LOOP_21_26 cnn_Pipeline_VITIS_LOOP_21_27 cnn_Pipeline_VITIS_LOOP_21_28 cnn_Pipeline_VITIS_LOOP_21_29 cnn_Pipeline_VITIS_LOOP_21_210 cnn_Pipeline_VITIS_LOOP_21_211 cnn_Pipeline_VITIS_LOOP_21_212 cnn_Pipeline_VITIS_LOOP_21_213 cnn_Pipeline_VITIS_LOOP_21_214 cnn_Pipeline_VITIS_LOOP_21_215 cnn_Pipeline_VITIS_LOOP_21_216 cnn_Pipeline_VITIS_LOOP_21_217 cnn_Pipeline_VITIS_LOOP_21_218 cnn_Pipeline_VITIS_LOOP_21_219 cnn_Pipeline_VITIS_LOOP_21_220 cnn_Pipeline_VITIS_LOOP_21_221 cnn_Pipeline_VITIS_LOOP_21_222 cnn_Pipeline_VITIS_LOOP_21_223 cnn_Pipeline_VITIS_LOOP_21_224 cnn_Pipeline_VITIS_LOOP_21_225 cnn_Pipeline_VITIS_LOOP_21_226 cnn_Pipeline_VITIS_LOOP_21_227 cnn_Pipeline_VITIS_LOOP_28_3 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 cnn_Pipeline_VITIS_LOOP_67_11 cnn_Pipeline_VITIS_LOOP_67_1130 cnn_Pipeline_VITIS_LOOP_67_1131 cnn_Pipeline_VITIS_LOOP_80_14 cnn_Pipeline_VITIS_LOOP_80_1432 cnn_Pipeline_VITIS_LOOP_80_1433 cnn_Pipeline_VITIS_LOOP_80_1434 cnn_Pipeline_VITIS_LOOP_80_1435 cnn_Pipeline_VITIS_LOOP_80_1436 cnn_Pipeline_VITIS_LOOP_80_1437 cnn_Pipeline_VITIS_LOOP_80_1438 cnn_Pipeline_VITIS_LOOP_80_1439 cnn_Pipeline_VITIS_LOOP_80_1440 cnn_Pipeline_VITIS_LOOP_80_1441 cnn_Pipeline_VITIS_LOOP_80_1442 cnn_Pipeline_VITIS_LOOP_80_1443 cnn_Pipeline_VITIS_LOOP_80_1444 cnn
INFO-FLOW: Generating C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_sparsemux_57_5_16_1_1
INFO-FLOW: To file: write model cnn_urem_5ns_3ns_2_9_1
INFO-FLOW: To file: write model cnn_mul_5ns_7ns_11_1_1
INFO-FLOW: To file: write model cnn_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model cnn_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model cnn_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model cnn_mac_muladd_16s_16s_22ns_22_4_1
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_sparsemux_29_4_15_1_1
INFO-FLOW: To file: write model cnn_mac_muladd_15ns_16s_22ns_22_4_1
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_mac_muladd_16s_15ns_22ns_22_4_1
INFO-FLOW: To file: write model cnn_local_input_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_local_input_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_output_conv_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_flattened_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_2
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_21
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_22
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_23
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_24
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_25
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_26
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_27
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_28
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_29
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_210
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_211
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_212
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_213
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_214
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_215
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_216
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_217
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_218
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_219
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_220
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_221
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_222
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_223
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_224
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_225
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_226
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_21_227
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_28_3
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_67_11
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_67_1130
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_67_1131
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_80_14
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_80_1432
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_80_1433
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_80_1434
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_80_1435
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_80_1436
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_80_1437
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_80_1438
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_80_1439
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_80_1440
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_80_1441
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_80_1442
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_80_1443
INFO-FLOW: To file: write model cnn_Pipeline_VITIS_LOOP_80_1444
INFO-FLOW: To file: write model cnn
INFO-FLOW: Generating C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/vlog' tclDir='C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db' modelList='cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_sparsemux_57_5_16_1_1
cnn_urem_5ns_3ns_2_9_1
cnn_mul_5ns_7ns_11_1_1
cnn_sparsemux_7_2_16_1_1
cnn_sparsemux_7_2_16_1_1
cnn_sparsemux_7_2_16_1_1
cnn_mac_muladd_16s_16s_22ns_22_4_1
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_sparsemux_29_4_15_1_1
cnn_mac_muladd_15ns_16s_22ns_22_4_1
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_mac_muladd_16s_15ns_22ns_22_4_1
cnn_local_input_RAM_AUTO_1R1W
cnn_local_input_1_RAM_AUTO_1R1W
cnn_output_conv_0_RAM_AUTO_1R1W
cnn_flattened_output_RAM_AUTO_1R1W
cnn_Pipeline_VITIS_LOOP_21_2
cnn_Pipeline_VITIS_LOOP_21_21
cnn_Pipeline_VITIS_LOOP_21_22
cnn_Pipeline_VITIS_LOOP_21_23
cnn_Pipeline_VITIS_LOOP_21_24
cnn_Pipeline_VITIS_LOOP_21_25
cnn_Pipeline_VITIS_LOOP_21_26
cnn_Pipeline_VITIS_LOOP_21_27
cnn_Pipeline_VITIS_LOOP_21_28
cnn_Pipeline_VITIS_LOOP_21_29
cnn_Pipeline_VITIS_LOOP_21_210
cnn_Pipeline_VITIS_LOOP_21_211
cnn_Pipeline_VITIS_LOOP_21_212
cnn_Pipeline_VITIS_LOOP_21_213
cnn_Pipeline_VITIS_LOOP_21_214
cnn_Pipeline_VITIS_LOOP_21_215
cnn_Pipeline_VITIS_LOOP_21_216
cnn_Pipeline_VITIS_LOOP_21_217
cnn_Pipeline_VITIS_LOOP_21_218
cnn_Pipeline_VITIS_LOOP_21_219
cnn_Pipeline_VITIS_LOOP_21_220
cnn_Pipeline_VITIS_LOOP_21_221
cnn_Pipeline_VITIS_LOOP_21_222
cnn_Pipeline_VITIS_LOOP_21_223
cnn_Pipeline_VITIS_LOOP_21_224
cnn_Pipeline_VITIS_LOOP_21_225
cnn_Pipeline_VITIS_LOOP_21_226
cnn_Pipeline_VITIS_LOOP_21_227
cnn_Pipeline_VITIS_LOOP_28_3
cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7
cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728
cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729
cnn_Pipeline_VITIS_LOOP_67_11
cnn_Pipeline_VITIS_LOOP_67_1130
cnn_Pipeline_VITIS_LOOP_67_1131
cnn_Pipeline_VITIS_LOOP_80_14
cnn_Pipeline_VITIS_LOOP_80_1432
cnn_Pipeline_VITIS_LOOP_80_1433
cnn_Pipeline_VITIS_LOOP_80_1434
cnn_Pipeline_VITIS_LOOP_80_1435
cnn_Pipeline_VITIS_LOOP_80_1436
cnn_Pipeline_VITIS_LOOP_80_1437
cnn_Pipeline_VITIS_LOOP_80_1438
cnn_Pipeline_VITIS_LOOP_80_1439
cnn_Pipeline_VITIS_LOOP_80_1440
cnn_Pipeline_VITIS_LOOP_80_1441
cnn_Pipeline_VITIS_LOOP_80_1442
cnn_Pipeline_VITIS_LOOP_80_1443
cnn_Pipeline_VITIS_LOOP_80_1444
cnn
' expOnly='0'
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_2.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_21.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_22.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_23.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_24.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_25.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_26.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_27.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_28.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_29.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_210.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_211.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_212.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_213.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_214.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_215.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_216.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_217.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_218.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_219.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_220.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_221.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_222.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_223.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_224.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_225.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_226.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_227.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_28_3.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_11.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1130.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1131.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_14.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1432.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1433.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1434.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1435.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1436.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1437.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1438.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1439.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1440.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1441.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1442.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1443.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1444.compgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.168 seconds; current allocated memory: 1.042 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='cnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_sparsemux_57_5_16_1_1
cnn_urem_5ns_3ns_2_9_1
cnn_mul_5ns_7ns_11_1_1
cnn_sparsemux_7_2_16_1_1
cnn_sparsemux_7_2_16_1_1
cnn_sparsemux_7_2_16_1_1
cnn_mac_muladd_16s_16s_22ns_22_4_1
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_sparsemux_29_4_15_1_1
cnn_mac_muladd_15ns_16s_22ns_22_4_1
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_flow_control_loop_pipe_sequential_init
cnn_mac_muladd_16s_15ns_22ns_22_4_1
cnn_local_input_RAM_AUTO_1R1W
cnn_local_input_1_RAM_AUTO_1R1W
cnn_output_conv_0_RAM_AUTO_1R1W
cnn_flattened_output_RAM_AUTO_1R1W
cnn_Pipeline_VITIS_LOOP_21_2
cnn_Pipeline_VITIS_LOOP_21_21
cnn_Pipeline_VITIS_LOOP_21_22
cnn_Pipeline_VITIS_LOOP_21_23
cnn_Pipeline_VITIS_LOOP_21_24
cnn_Pipeline_VITIS_LOOP_21_25
cnn_Pipeline_VITIS_LOOP_21_26
cnn_Pipeline_VITIS_LOOP_21_27
cnn_Pipeline_VITIS_LOOP_21_28
cnn_Pipeline_VITIS_LOOP_21_29
cnn_Pipeline_VITIS_LOOP_21_210
cnn_Pipeline_VITIS_LOOP_21_211
cnn_Pipeline_VITIS_LOOP_21_212
cnn_Pipeline_VITIS_LOOP_21_213
cnn_Pipeline_VITIS_LOOP_21_214
cnn_Pipeline_VITIS_LOOP_21_215
cnn_Pipeline_VITIS_LOOP_21_216
cnn_Pipeline_VITIS_LOOP_21_217
cnn_Pipeline_VITIS_LOOP_21_218
cnn_Pipeline_VITIS_LOOP_21_219
cnn_Pipeline_VITIS_LOOP_21_220
cnn_Pipeline_VITIS_LOOP_21_221
cnn_Pipeline_VITIS_LOOP_21_222
cnn_Pipeline_VITIS_LOOP_21_223
cnn_Pipeline_VITIS_LOOP_21_224
cnn_Pipeline_VITIS_LOOP_21_225
cnn_Pipeline_VITIS_LOOP_21_226
cnn_Pipeline_VITIS_LOOP_21_227
cnn_Pipeline_VITIS_LOOP_28_3
cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7
cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728
cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729
cnn_Pipeline_VITIS_LOOP_67_11
cnn_Pipeline_VITIS_LOOP_67_1130
cnn_Pipeline_VITIS_LOOP_67_1131
cnn_Pipeline_VITIS_LOOP_80_14
cnn_Pipeline_VITIS_LOOP_80_1432
cnn_Pipeline_VITIS_LOOP_80_1433
cnn_Pipeline_VITIS_LOOP_80_1434
cnn_Pipeline_VITIS_LOOP_80_1435
cnn_Pipeline_VITIS_LOOP_80_1436
cnn_Pipeline_VITIS_LOOP_80_1437
cnn_Pipeline_VITIS_LOOP_80_1438
cnn_Pipeline_VITIS_LOOP_80_1439
cnn_Pipeline_VITIS_LOOP_80_1440
cnn_Pipeline_VITIS_LOOP_80_1441
cnn_Pipeline_VITIS_LOOP_80_1442
cnn_Pipeline_VITIS_LOOP_80_1443
cnn_Pipeline_VITIS_LOOP_80_1444
cnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_2.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_21.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_22.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_23.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_24.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_25.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_26.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_27.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_28.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_29.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_210.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_211.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_212.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_213.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_214.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_215.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_216.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_217.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_218.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_219.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_220.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_221.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_222.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_223.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_224.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_225.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_226.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_21_227.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_28_3.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_11.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1130.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_67_1131.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_14.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1432.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1433.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1434.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1435.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1436.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1437.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1438.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1439.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1440.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1441.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1442.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1443.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn_Pipeline_VITIS_LOOP_80_1444.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/cnn.constraint.tcl 
Execute       sc_get_clocks cnn 
Execute       source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST cnn MODULE2INSTS {cnn cnn cnn_Pipeline_VITIS_LOOP_21_2 grp_cnn_Pipeline_VITIS_LOOP_21_2_fu_4640 cnn_Pipeline_VITIS_LOOP_21_21 grp_cnn_Pipeline_VITIS_LOOP_21_21_fu_4702 cnn_Pipeline_VITIS_LOOP_21_22 grp_cnn_Pipeline_VITIS_LOOP_21_22_fu_4736 cnn_Pipeline_VITIS_LOOP_21_23 grp_cnn_Pipeline_VITIS_LOOP_21_23_fu_4770 cnn_Pipeline_VITIS_LOOP_21_24 grp_cnn_Pipeline_VITIS_LOOP_21_24_fu_4804 cnn_Pipeline_VITIS_LOOP_21_25 grp_cnn_Pipeline_VITIS_LOOP_21_25_fu_4838 cnn_Pipeline_VITIS_LOOP_21_26 grp_cnn_Pipeline_VITIS_LOOP_21_26_fu_4872 cnn_Pipeline_VITIS_LOOP_21_27 grp_cnn_Pipeline_VITIS_LOOP_21_27_fu_4906 cnn_Pipeline_VITIS_LOOP_21_28 grp_cnn_Pipeline_VITIS_LOOP_21_28_fu_4940 cnn_Pipeline_VITIS_LOOP_21_29 grp_cnn_Pipeline_VITIS_LOOP_21_29_fu_4974 cnn_Pipeline_VITIS_LOOP_21_210 grp_cnn_Pipeline_VITIS_LOOP_21_210_fu_5008 cnn_Pipeline_VITIS_LOOP_21_211 grp_cnn_Pipeline_VITIS_LOOP_21_211_fu_5042 cnn_Pipeline_VITIS_LOOP_21_212 grp_cnn_Pipeline_VITIS_LOOP_21_212_fu_5076 cnn_Pipeline_VITIS_LOOP_21_213 grp_cnn_Pipeline_VITIS_LOOP_21_213_fu_5110 cnn_Pipeline_VITIS_LOOP_21_214 grp_cnn_Pipeline_VITIS_LOOP_21_214_fu_5144 cnn_Pipeline_VITIS_LOOP_21_215 grp_cnn_Pipeline_VITIS_LOOP_21_215_fu_5178 cnn_Pipeline_VITIS_LOOP_21_216 grp_cnn_Pipeline_VITIS_LOOP_21_216_fu_5212 cnn_Pipeline_VITIS_LOOP_21_217 grp_cnn_Pipeline_VITIS_LOOP_21_217_fu_5246 cnn_Pipeline_VITIS_LOOP_21_218 grp_cnn_Pipeline_VITIS_LOOP_21_218_fu_5280 cnn_Pipeline_VITIS_LOOP_21_219 grp_cnn_Pipeline_VITIS_LOOP_21_219_fu_5314 cnn_Pipeline_VITIS_LOOP_21_220 grp_cnn_Pipeline_VITIS_LOOP_21_220_fu_5348 cnn_Pipeline_VITIS_LOOP_21_221 grp_cnn_Pipeline_VITIS_LOOP_21_221_fu_5382 cnn_Pipeline_VITIS_LOOP_21_222 grp_cnn_Pipeline_VITIS_LOOP_21_222_fu_5416 cnn_Pipeline_VITIS_LOOP_21_223 grp_cnn_Pipeline_VITIS_LOOP_21_223_fu_5450 cnn_Pipeline_VITIS_LOOP_21_224 grp_cnn_Pipeline_VITIS_LOOP_21_224_fu_5484 cnn_Pipeline_VITIS_LOOP_21_225 grp_cnn_Pipeline_VITIS_LOOP_21_225_fu_5518 cnn_Pipeline_VITIS_LOOP_21_226 grp_cnn_Pipeline_VITIS_LOOP_21_226_fu_5552 cnn_Pipeline_VITIS_LOOP_21_227 grp_cnn_Pipeline_VITIS_LOOP_21_227_fu_5586 cnn_Pipeline_VITIS_LOOP_28_3 grp_cnn_Pipeline_VITIS_LOOP_28_3_fu_5620 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 grp_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7_fu_5714 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 grp_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728_fu_5846 cnn_Pipeline_VITIS_LOOP_67_11 grp_cnn_Pipeline_VITIS_LOOP_67_11_fu_5978 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 grp_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729_fu_6024 cnn_Pipeline_VITIS_LOOP_67_1130 grp_cnn_Pipeline_VITIS_LOOP_67_1130_fu_6158 cnn_Pipeline_VITIS_LOOP_67_1131 grp_cnn_Pipeline_VITIS_LOOP_67_1131_fu_6204 cnn_Pipeline_VITIS_LOOP_80_14 grp_cnn_Pipeline_VITIS_LOOP_80_14_fu_6250 cnn_Pipeline_VITIS_LOOP_80_1432 grp_cnn_Pipeline_VITIS_LOOP_80_1432_fu_6273 cnn_Pipeline_VITIS_LOOP_80_1433 grp_cnn_Pipeline_VITIS_LOOP_80_1433_fu_6296 cnn_Pipeline_VITIS_LOOP_80_1434 grp_cnn_Pipeline_VITIS_LOOP_80_1434_fu_6319 cnn_Pipeline_VITIS_LOOP_80_1435 grp_cnn_Pipeline_VITIS_LOOP_80_1435_fu_6342 cnn_Pipeline_VITIS_LOOP_80_1436 grp_cnn_Pipeline_VITIS_LOOP_80_1436_fu_6365 cnn_Pipeline_VITIS_LOOP_80_1437 grp_cnn_Pipeline_VITIS_LOOP_80_1437_fu_6388 cnn_Pipeline_VITIS_LOOP_80_1438 grp_cnn_Pipeline_VITIS_LOOP_80_1438_fu_6411 cnn_Pipeline_VITIS_LOOP_80_1439 grp_cnn_Pipeline_VITIS_LOOP_80_1439_fu_6434 cnn_Pipeline_VITIS_LOOP_80_1440 grp_cnn_Pipeline_VITIS_LOOP_80_1440_fu_6457 cnn_Pipeline_VITIS_LOOP_80_1441 grp_cnn_Pipeline_VITIS_LOOP_80_1441_fu_6480 cnn_Pipeline_VITIS_LOOP_80_1442 grp_cnn_Pipeline_VITIS_LOOP_80_1442_fu_6503 cnn_Pipeline_VITIS_LOOP_80_1443 grp_cnn_Pipeline_VITIS_LOOP_80_1443_fu_6526 cnn_Pipeline_VITIS_LOOP_80_1444 grp_cnn_Pipeline_VITIS_LOOP_80_1444_fu_6549} INST2MODULE {cnn cnn grp_cnn_Pipeline_VITIS_LOOP_21_2_fu_4640 cnn_Pipeline_VITIS_LOOP_21_2 grp_cnn_Pipeline_VITIS_LOOP_21_21_fu_4702 cnn_Pipeline_VITIS_LOOP_21_21 grp_cnn_Pipeline_VITIS_LOOP_21_22_fu_4736 cnn_Pipeline_VITIS_LOOP_21_22 grp_cnn_Pipeline_VITIS_LOOP_21_23_fu_4770 cnn_Pipeline_VITIS_LOOP_21_23 grp_cnn_Pipeline_VITIS_LOOP_21_24_fu_4804 cnn_Pipeline_VITIS_LOOP_21_24 grp_cnn_Pipeline_VITIS_LOOP_21_25_fu_4838 cnn_Pipeline_VITIS_LOOP_21_25 grp_cnn_Pipeline_VITIS_LOOP_21_26_fu_4872 cnn_Pipeline_VITIS_LOOP_21_26 grp_cnn_Pipeline_VITIS_LOOP_21_27_fu_4906 cnn_Pipeline_VITIS_LOOP_21_27 grp_cnn_Pipeline_VITIS_LOOP_21_28_fu_4940 cnn_Pipeline_VITIS_LOOP_21_28 grp_cnn_Pipeline_VITIS_LOOP_21_29_fu_4974 cnn_Pipeline_VITIS_LOOP_21_29 grp_cnn_Pipeline_VITIS_LOOP_21_210_fu_5008 cnn_Pipeline_VITIS_LOOP_21_210 grp_cnn_Pipeline_VITIS_LOOP_21_211_fu_5042 cnn_Pipeline_VITIS_LOOP_21_211 grp_cnn_Pipeline_VITIS_LOOP_21_212_fu_5076 cnn_Pipeline_VITIS_LOOP_21_212 grp_cnn_Pipeline_VITIS_LOOP_21_213_fu_5110 cnn_Pipeline_VITIS_LOOP_21_213 grp_cnn_Pipeline_VITIS_LOOP_21_214_fu_5144 cnn_Pipeline_VITIS_LOOP_21_214 grp_cnn_Pipeline_VITIS_LOOP_21_215_fu_5178 cnn_Pipeline_VITIS_LOOP_21_215 grp_cnn_Pipeline_VITIS_LOOP_21_216_fu_5212 cnn_Pipeline_VITIS_LOOP_21_216 grp_cnn_Pipeline_VITIS_LOOP_21_217_fu_5246 cnn_Pipeline_VITIS_LOOP_21_217 grp_cnn_Pipeline_VITIS_LOOP_21_218_fu_5280 cnn_Pipeline_VITIS_LOOP_21_218 grp_cnn_Pipeline_VITIS_LOOP_21_219_fu_5314 cnn_Pipeline_VITIS_LOOP_21_219 grp_cnn_Pipeline_VITIS_LOOP_21_220_fu_5348 cnn_Pipeline_VITIS_LOOP_21_220 grp_cnn_Pipeline_VITIS_LOOP_21_221_fu_5382 cnn_Pipeline_VITIS_LOOP_21_221 grp_cnn_Pipeline_VITIS_LOOP_21_222_fu_5416 cnn_Pipeline_VITIS_LOOP_21_222 grp_cnn_Pipeline_VITIS_LOOP_21_223_fu_5450 cnn_Pipeline_VITIS_LOOP_21_223 grp_cnn_Pipeline_VITIS_LOOP_21_224_fu_5484 cnn_Pipeline_VITIS_LOOP_21_224 grp_cnn_Pipeline_VITIS_LOOP_21_225_fu_5518 cnn_Pipeline_VITIS_LOOP_21_225 grp_cnn_Pipeline_VITIS_LOOP_21_226_fu_5552 cnn_Pipeline_VITIS_LOOP_21_226 grp_cnn_Pipeline_VITIS_LOOP_21_227_fu_5586 cnn_Pipeline_VITIS_LOOP_21_227 grp_cnn_Pipeline_VITIS_LOOP_28_3_fu_5620 cnn_Pipeline_VITIS_LOOP_28_3 grp_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7_fu_5714 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 grp_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728_fu_5846 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 grp_cnn_Pipeline_VITIS_LOOP_67_11_fu_5978 cnn_Pipeline_VITIS_LOOP_67_11 grp_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729_fu_6024 cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 grp_cnn_Pipeline_VITIS_LOOP_67_1130_fu_6158 cnn_Pipeline_VITIS_LOOP_67_1130 grp_cnn_Pipeline_VITIS_LOOP_67_1131_fu_6204 cnn_Pipeline_VITIS_LOOP_67_1131 grp_cnn_Pipeline_VITIS_LOOP_80_14_fu_6250 cnn_Pipeline_VITIS_LOOP_80_14 grp_cnn_Pipeline_VITIS_LOOP_80_1432_fu_6273 cnn_Pipeline_VITIS_LOOP_80_1432 grp_cnn_Pipeline_VITIS_LOOP_80_1433_fu_6296 cnn_Pipeline_VITIS_LOOP_80_1433 grp_cnn_Pipeline_VITIS_LOOP_80_1434_fu_6319 cnn_Pipeline_VITIS_LOOP_80_1434 grp_cnn_Pipeline_VITIS_LOOP_80_1435_fu_6342 cnn_Pipeline_VITIS_LOOP_80_1435 grp_cnn_Pipeline_VITIS_LOOP_80_1436_fu_6365 cnn_Pipeline_VITIS_LOOP_80_1436 grp_cnn_Pipeline_VITIS_LOOP_80_1437_fu_6388 cnn_Pipeline_VITIS_LOOP_80_1437 grp_cnn_Pipeline_VITIS_LOOP_80_1438_fu_6411 cnn_Pipeline_VITIS_LOOP_80_1438 grp_cnn_Pipeline_VITIS_LOOP_80_1439_fu_6434 cnn_Pipeline_VITIS_LOOP_80_1439 grp_cnn_Pipeline_VITIS_LOOP_80_1440_fu_6457 cnn_Pipeline_VITIS_LOOP_80_1440 grp_cnn_Pipeline_VITIS_LOOP_80_1441_fu_6480 cnn_Pipeline_VITIS_LOOP_80_1441 grp_cnn_Pipeline_VITIS_LOOP_80_1442_fu_6503 cnn_Pipeline_VITIS_LOOP_80_1442 grp_cnn_Pipeline_VITIS_LOOP_80_1443_fu_6526 cnn_Pipeline_VITIS_LOOP_80_1443 grp_cnn_Pipeline_VITIS_LOOP_80_1444_fu_6549 cnn_Pipeline_VITIS_LOOP_80_1444} INSTDATA {cnn {DEPTH 1 CHILDREN {grp_cnn_Pipeline_VITIS_LOOP_21_2_fu_4640 grp_cnn_Pipeline_VITIS_LOOP_21_21_fu_4702 grp_cnn_Pipeline_VITIS_LOOP_21_22_fu_4736 grp_cnn_Pipeline_VITIS_LOOP_21_23_fu_4770 grp_cnn_Pipeline_VITIS_LOOP_21_24_fu_4804 grp_cnn_Pipeline_VITIS_LOOP_21_25_fu_4838 grp_cnn_Pipeline_VITIS_LOOP_21_26_fu_4872 grp_cnn_Pipeline_VITIS_LOOP_21_27_fu_4906 grp_cnn_Pipeline_VITIS_LOOP_21_28_fu_4940 grp_cnn_Pipeline_VITIS_LOOP_21_29_fu_4974 grp_cnn_Pipeline_VITIS_LOOP_21_210_fu_5008 grp_cnn_Pipeline_VITIS_LOOP_21_211_fu_5042 grp_cnn_Pipeline_VITIS_LOOP_21_212_fu_5076 grp_cnn_Pipeline_VITIS_LOOP_21_213_fu_5110 grp_cnn_Pipeline_VITIS_LOOP_21_214_fu_5144 grp_cnn_Pipeline_VITIS_LOOP_21_215_fu_5178 grp_cnn_Pipeline_VITIS_LOOP_21_216_fu_5212 grp_cnn_Pipeline_VITIS_LOOP_21_217_fu_5246 grp_cnn_Pipeline_VITIS_LOOP_21_218_fu_5280 grp_cnn_Pipeline_VITIS_LOOP_21_219_fu_5314 grp_cnn_Pipeline_VITIS_LOOP_21_220_fu_5348 grp_cnn_Pipeline_VITIS_LOOP_21_221_fu_5382 grp_cnn_Pipeline_VITIS_LOOP_21_222_fu_5416 grp_cnn_Pipeline_VITIS_LOOP_21_223_fu_5450 grp_cnn_Pipeline_VITIS_LOOP_21_224_fu_5484 grp_cnn_Pipeline_VITIS_LOOP_21_225_fu_5518 grp_cnn_Pipeline_VITIS_LOOP_21_226_fu_5552 grp_cnn_Pipeline_VITIS_LOOP_21_227_fu_5586 grp_cnn_Pipeline_VITIS_LOOP_28_3_fu_5620 grp_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7_fu_5714 grp_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728_fu_5846 grp_cnn_Pipeline_VITIS_LOOP_67_11_fu_5978 grp_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729_fu_6024 grp_cnn_Pipeline_VITIS_LOOP_67_1130_fu_6158 grp_cnn_Pipeline_VITIS_LOOP_67_1131_fu_6204 grp_cnn_Pipeline_VITIS_LOOP_80_14_fu_6250 grp_cnn_Pipeline_VITIS_LOOP_80_1432_fu_6273 grp_cnn_Pipeline_VITIS_LOOP_80_1433_fu_6296 grp_cnn_Pipeline_VITIS_LOOP_80_1434_fu_6319 grp_cnn_Pipeline_VITIS_LOOP_80_1435_fu_6342 grp_cnn_Pipeline_VITIS_LOOP_80_1436_fu_6365 grp_cnn_Pipeline_VITIS_LOOP_80_1437_fu_6388 grp_cnn_Pipeline_VITIS_LOOP_80_1438_fu_6411 grp_cnn_Pipeline_VITIS_LOOP_80_1439_fu_6434 grp_cnn_Pipeline_VITIS_LOOP_80_1440_fu_6457 grp_cnn_Pipeline_VITIS_LOOP_80_1441_fu_6480 grp_cnn_Pipeline_VITIS_LOOP_80_1442_fu_6503 grp_cnn_Pipeline_VITIS_LOOP_80_1443_fu_6526 grp_cnn_Pipeline_VITIS_LOOP_80_1444_fu_6549}} grp_cnn_Pipeline_VITIS_LOOP_21_2_fu_4640 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_21_fu_4702 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_22_fu_4736 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_23_fu_4770 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_24_fu_4804 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_25_fu_4838 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_26_fu_4872 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_27_fu_4906 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_28_fu_4940 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_29_fu_4974 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_210_fu_5008 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_211_fu_5042 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_212_fu_5076 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_213_fu_5110 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_214_fu_5144 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_215_fu_5178 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_216_fu_5212 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_217_fu_5246 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_218_fu_5280 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_219_fu_5314 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_220_fu_5348 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_221_fu_5382 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_222_fu_5416 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_223_fu_5450 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_224_fu_5484 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_225_fu_5518 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_226_fu_5552 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_21_227_fu_5586 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_28_3_fu_5620 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7_fu_5714 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728_fu_5846 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_67_11_fu_5978 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729_fu_6024 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_67_1130_fu_6158 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_67_1131_fu_6204 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_80_14_fu_6250 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_80_1432_fu_6273 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_80_1433_fu_6296 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_80_1434_fu_6319 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_80_1435_fu_6342 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_80_1436_fu_6365 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_80_1437_fu_6388 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_80_1438_fu_6411 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_80_1439_fu_6434 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_80_1440_fu_6457 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_80_1441_fu_6480 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_80_1442_fu_6503 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_80_1443_fu_6526 {DEPTH 2 CHILDREN {}} grp_cnn_Pipeline_VITIS_LOOP_80_1444_fu_6549 {DEPTH 2 CHILDREN {}}} MODULEDATA {cnn_Pipeline_VITIS_LOOP_21_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_580_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_581_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_592_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_1_fu_608_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_2_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_3_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_4_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_5_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_5 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_5_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_5 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_4_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_4 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_3_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_3 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_598_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_2_fu_614_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_2 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_598_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_1_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_1 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_210 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_16_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_17_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_211 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_18_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_19_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_19 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_212 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_19_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_19 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_213 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_18_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_18 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_214 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_598_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_17_fu_614_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_17 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_215 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_598_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_16_fu_614_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_16 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_216 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_598_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_217 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_598_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_15_fu_614_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_15 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_218 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_14_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_14 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_219 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_13_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_13 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_220 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_12_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_12 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_221 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_11_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_11 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_222 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_10_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_10 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_223 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_9_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_9 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_224 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_225 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_8_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_8 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_226 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_7_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_7 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_21_227 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_583_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_594_p2 SOURCE cnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_6_fu_610_p2 SOURCE cnn.cpp:23 VARIABLE add_ln23_6 LOOP VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_28_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_1527_p2 SOURCE cnn.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_1554_p2 SOURCE cnn.cpp:28 VARIABLE add_ln28_1 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_2_fu_1668_p2 SOURCE cnn.cpp:28 VARIABLE add_ln28_2 LOOP VITIS_LOOP_28_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_7_fu_3845_p2 SOURCE cnn.cpp:45 VARIABLE add_ln45_7 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_6_fu_3871_p2 SOURCE cnn.cpp:45 VARIABLE add_ln45_6 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_8_fu_3877_p2 SOURCE cnn.cpp:45 VARIABLE add_ln45_8 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_3950_p2 SOURCE cnn.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U908 SOURCE cnn.cpp:45 VARIABLE mul_ln45 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U907 SOURCE cnn.cpp:45 VARIABLE mul4 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U909 SOURCE cnn.cpp:47 VARIABLE mul_ln47 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_3925_p2 SOURCE cnn.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U937 SOURCE cnn.cpp:53 VARIABLE mul_ln53 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U937 SOURCE cnn.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U938 SOURCE cnn.cpp:53 VARIABLE mul_ln53_1 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U938 SOURCE cnn.cpp:53 VARIABLE add_ln53_1 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U939 SOURCE cnn.cpp:53 VARIABLE mul_ln53_2 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U939 SOURCE cnn.cpp:53 VARIABLE add_ln53_2 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U940 SOURCE cnn.cpp:53 VARIABLE mul_ln53_3 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U940 SOURCE cnn.cpp:53 VARIABLE add_ln53_3 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U941 SOURCE cnn.cpp:53 VARIABLE mul_ln53_4 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U941 SOURCE cnn.cpp:53 VARIABLE add_ln53_4 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U942 SOURCE cnn.cpp:53 VARIABLE mul_ln53_5 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U942 SOURCE cnn.cpp:53 VARIABLE add_ln53_5 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U943 SOURCE cnn.cpp:53 VARIABLE mul_ln53_6 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U943 SOURCE cnn.cpp:53 VARIABLE add_ln53_6 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U944 SOURCE cnn.cpp:53 VARIABLE mul_ln53_7 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U944 SOURCE cnn.cpp:53 VARIABLE add_ln53_7 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U945 SOURCE cnn.cpp:53 VARIABLE mul_ln53_8 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U945 SOURCE cnn.cpp:53 VARIABLE add_ln53_8 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_728 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_3845_p2 SOURCE cnn.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_4_fu_3871_p2 SOURCE cnn.cpp:45 VARIABLE add_ln45_4 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_5_fu_3877_p2 SOURCE cnn.cpp:45 VARIABLE add_ln45_5 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_2_fu_3950_p2 SOURCE cnn.cpp:45 VARIABLE add_ln45_2 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U1086 SOURCE cnn.cpp:45 VARIABLE mul_ln45 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U1085 SOURCE cnn.cpp:45 VARIABLE mul70 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U1087 SOURCE cnn.cpp:47 VARIABLE mul_ln47 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_3925_p2 SOURCE cnn.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1115 SOURCE cnn.cpp:53 VARIABLE mul_ln53 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1115 SOURCE cnn.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1116 SOURCE cnn.cpp:53 VARIABLE mul_ln53_9 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1116 SOURCE cnn.cpp:53 VARIABLE add_ln53_9 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1117 SOURCE cnn.cpp:53 VARIABLE mul_ln53_10 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1117 SOURCE cnn.cpp:53 VARIABLE add_ln53_10 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1118 SOURCE cnn.cpp:53 VARIABLE mul_ln53_11 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1118 SOURCE cnn.cpp:53 VARIABLE add_ln53_11 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1119 SOURCE cnn.cpp:53 VARIABLE mul_ln53_12 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1119 SOURCE cnn.cpp:53 VARIABLE add_ln53_12 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1120 SOURCE cnn.cpp:53 VARIABLE mul_ln53_13 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1120 SOURCE cnn.cpp:53 VARIABLE add_ln53_13 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1121 SOURCE cnn.cpp:53 VARIABLE mul_ln53_14 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1121 SOURCE cnn.cpp:53 VARIABLE add_ln53_14 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1122 SOURCE cnn.cpp:53 VARIABLE mul_ln53_15 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1122 SOURCE cnn.cpp:53 VARIABLE add_ln53_15 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1123 SOURCE cnn.cpp:53 VARIABLE mul_ln53_16 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1123 SOURCE cnn.cpp:53 VARIABLE add_ln53_16 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_45_6_VITIS_LOOP_47_729 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_3845_p2 SOURCE cnn.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_3871_p2 SOURCE cnn.cpp:45 VARIABLE add_ln45_1 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_2_fu_3877_p2 SOURCE cnn.cpp:45 VARIABLE add_ln45_2 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_3_fu_3950_p2 SOURCE cnn.cpp:45 VARIABLE add_ln45_3 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U1257 SOURCE cnn.cpp:45 VARIABLE mul_ln45 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U1256 SOURCE cnn.cpp:45 VARIABLE mul78 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U1258 SOURCE cnn.cpp:47 VARIABLE mul_ln47 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_3925_p2 SOURCE cnn.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1286 SOURCE cnn.cpp:53 VARIABLE mul_ln53 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1286 SOURCE cnn.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1287 SOURCE cnn.cpp:53 VARIABLE mul_ln53_1 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1287 SOURCE cnn.cpp:53 VARIABLE add_ln53_1 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1288 SOURCE cnn.cpp:53 VARIABLE mul_ln53_2 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1288 SOURCE cnn.cpp:53 VARIABLE add_ln53_2 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1289 SOURCE cnn.cpp:53 VARIABLE mul_ln53_3 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1289 SOURCE cnn.cpp:53 VARIABLE add_ln53_3 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1290 SOURCE cnn.cpp:53 VARIABLE mul_ln53_4 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1290 SOURCE cnn.cpp:53 VARIABLE add_ln53_4 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1291 SOURCE cnn.cpp:53 VARIABLE mul_ln53_5 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1291 SOURCE cnn.cpp:53 VARIABLE add_ln53_5 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1292 SOURCE cnn.cpp:53 VARIABLE mul_ln53_6 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1292 SOURCE cnn.cpp:53 VARIABLE add_ln53_6 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1293 SOURCE cnn.cpp:53 VARIABLE mul_ln53_7 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1293 SOURCE cnn.cpp:53 VARIABLE add_ln53_7 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1294 SOURCE cnn.cpp:53 VARIABLE mul_ln53_8 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_22ns_22_4_1_U1294 SOURCE cnn.cpp:53 VARIABLE add_ln53_8 LOOP VITIS_LOOP_45_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_67_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_894_p2 SOURCE cnn.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_67_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_2_fu_989_p2 SOURCE cnn.cpp:67 VARIABLE add_ln67_2 LOOP VITIS_LOOP_67_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_3_fu_995_p2 SOURCE cnn.cpp:67 VARIABLE add_ln67_3 LOOP VITIS_LOOP_67_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_67_1130 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_1_fu_885_p2 SOURCE cnn.cpp:67 VARIABLE add_ln67_1 LOOP VITIS_LOOP_67_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_973_p2 SOURCE cnn.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_67_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_67_1131 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_885_p2 SOURCE cnn.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_67_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_1_fu_973_p2 SOURCE cnn.cpp:67 VARIABLE add_ln67_1 LOOP VITIS_LOOP_67_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_80_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_375_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_8_fu_436_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80_8 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_389_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1550 SOURCE cnn.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1550 SOURCE cnn.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_80_1432 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_1_fu_377_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80_1 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_448_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_390_p2 SOURCE cnn.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_401_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1571 SOURCE cnn.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1571 SOURCE cnn.cpp:81 VARIABLE add_ln81_1 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_80_1433 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_2_fu_377_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80_2 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_448_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_390_p2 SOURCE cnn.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_401_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1590 SOURCE cnn.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1590 SOURCE cnn.cpp:81 VARIABLE add_ln81_2 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_80_1434 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_3_fu_377_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80_3 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_448_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_390_p2 SOURCE cnn.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_401_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1609 SOURCE cnn.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1609 SOURCE cnn.cpp:81 VARIABLE add_ln81_3 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_80_1435 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_4_fu_377_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80_4 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_448_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_390_p2 SOURCE cnn.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_401_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1628 SOURCE cnn.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1628 SOURCE cnn.cpp:81 VARIABLE add_ln81_4 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_80_1436 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_5_fu_377_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80_5 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_448_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_390_p2 SOURCE cnn.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_401_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1647 SOURCE cnn.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1647 SOURCE cnn.cpp:81 VARIABLE add_ln81_5 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_80_1437 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_6_fu_377_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80_6 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_448_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_390_p2 SOURCE cnn.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_401_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1666 SOURCE cnn.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1666 SOURCE cnn.cpp:81 VARIABLE add_ln81_6 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_80_1438 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_377_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_7_fu_448_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80_7 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_390_p2 SOURCE cnn.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_401_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1685 SOURCE cnn.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1685 SOURCE cnn.cpp:81 VARIABLE add_ln81_7 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_80_1439 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_377_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_6_fu_448_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80_6 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_390_p2 SOURCE cnn.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_401_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1704 SOURCE cnn.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1704 SOURCE cnn.cpp:81 VARIABLE add_ln81_6 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_80_1440 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_377_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_5_fu_448_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80_5 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_390_p2 SOURCE cnn.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_401_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1723 SOURCE cnn.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1723 SOURCE cnn.cpp:81 VARIABLE add_ln81_5 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_80_1441 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_377_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_4_fu_448_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80_4 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_390_p2 SOURCE cnn.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_401_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1742 SOURCE cnn.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1742 SOURCE cnn.cpp:81 VARIABLE add_ln81_4 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_80_1442 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_377_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_3_fu_452_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80_3 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_390_p2 SOURCE cnn.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_405_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1761 SOURCE cnn.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1761 SOURCE cnn.cpp:81 VARIABLE add_ln81_3 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_80_1443 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_377_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_2_fu_452_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80_2 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_390_p2 SOURCE cnn.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_405_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1780 SOURCE cnn.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1780 SOURCE cnn.cpp:81 VARIABLE add_ln81_2 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_Pipeline_VITIS_LOOP_80_1444 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_377_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_1_fu_448_p2 SOURCE cnn.cpp:80 VARIABLE add_ln80_1 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_390_p2 SOURCE cnn.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_401_p2 SOURCE cnn.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1799 SOURCE cnn.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U1799 SOURCE cnn.cpp:81 VARIABLE add_ln81_1 LOOP VITIS_LOOP_80_14 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} cnn {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_U SOURCE cnn.cpp:17 VARIABLE local_input LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_1_U SOURCE cnn.cpp:17 VARIABLE local_input_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_2_U SOURCE cnn.cpp:17 VARIABLE local_input_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_3_U SOURCE cnn.cpp:17 VARIABLE local_input_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_4_U SOURCE cnn.cpp:17 VARIABLE local_input_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_5_U SOURCE cnn.cpp:17 VARIABLE local_input_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_6_U SOURCE cnn.cpp:17 VARIABLE local_input_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_7_U SOURCE cnn.cpp:17 VARIABLE local_input_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_8_U SOURCE cnn.cpp:17 VARIABLE local_input_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_9_U SOURCE cnn.cpp:17 VARIABLE local_input_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_10_U SOURCE cnn.cpp:17 VARIABLE local_input_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_11_U SOURCE cnn.cpp:17 VARIABLE local_input_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_12_U SOURCE cnn.cpp:17 VARIABLE local_input_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_13_U SOURCE cnn.cpp:17 VARIABLE local_input_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_14_U SOURCE cnn.cpp:17 VARIABLE local_input_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_15_U SOURCE cnn.cpp:17 VARIABLE local_input_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_16_U SOURCE cnn.cpp:17 VARIABLE local_input_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_17_U SOURCE cnn.cpp:17 VARIABLE local_input_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_18_U SOURCE cnn.cpp:17 VARIABLE local_input_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_19_U SOURCE cnn.cpp:17 VARIABLE local_input_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_20_U SOURCE cnn.cpp:17 VARIABLE local_input_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_21_U SOURCE cnn.cpp:17 VARIABLE local_input_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_22_U SOURCE cnn.cpp:17 VARIABLE local_input_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_23_U SOURCE cnn.cpp:17 VARIABLE local_input_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_24_U SOURCE cnn.cpp:17 VARIABLE local_input_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_25_U SOURCE cnn.cpp:17 VARIABLE local_input_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_26_U SOURCE cnn.cpp:17 VARIABLE local_input_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_27_U SOURCE cnn.cpp:17 VARIABLE local_input_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_28_U SOURCE cnn.cpp:17 VARIABLE local_input_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_29_U SOURCE cnn.cpp:17 VARIABLE local_input_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_30_U SOURCE cnn.cpp:17 VARIABLE local_input_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_31_U SOURCE cnn.cpp:17 VARIABLE local_input_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_32_U SOURCE cnn.cpp:17 VARIABLE local_input_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_33_U SOURCE cnn.cpp:17 VARIABLE local_input_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_34_U SOURCE cnn.cpp:17 VARIABLE local_input_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_35_U SOURCE cnn.cpp:17 VARIABLE local_input_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_36_U SOURCE cnn.cpp:17 VARIABLE local_input_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_37_U SOURCE cnn.cpp:17 VARIABLE local_input_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_38_U SOURCE cnn.cpp:17 VARIABLE local_input_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_39_U SOURCE cnn.cpp:17 VARIABLE local_input_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_40_U SOURCE cnn.cpp:17 VARIABLE local_input_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_41_U SOURCE cnn.cpp:17 VARIABLE local_input_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_42_U SOURCE cnn.cpp:17 VARIABLE local_input_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_43_U SOURCE cnn.cpp:17 VARIABLE local_input_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_44_U SOURCE cnn.cpp:17 VARIABLE local_input_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_45_U SOURCE cnn.cpp:17 VARIABLE local_input_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_46_U SOURCE cnn.cpp:17 VARIABLE local_input_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_47_U SOURCE cnn.cpp:17 VARIABLE local_input_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_48_U SOURCE cnn.cpp:17 VARIABLE local_input_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_49_U SOURCE cnn.cpp:17 VARIABLE local_input_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_50_U SOURCE cnn.cpp:17 VARIABLE local_input_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_51_U SOURCE cnn.cpp:17 VARIABLE local_input_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_52_U SOURCE cnn.cpp:17 VARIABLE local_input_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_53_U SOURCE cnn.cpp:17 VARIABLE local_input_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_54_U SOURCE cnn.cpp:17 VARIABLE local_input_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_55_U SOURCE cnn.cpp:17 VARIABLE local_input_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_56_U SOURCE cnn.cpp:17 VARIABLE local_input_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_57_U SOURCE cnn.cpp:17 VARIABLE local_input_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_58_U SOURCE cnn.cpp:17 VARIABLE local_input_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_59_U SOURCE cnn.cpp:17 VARIABLE local_input_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_60_U SOURCE cnn.cpp:17 VARIABLE local_input_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_61_U SOURCE cnn.cpp:17 VARIABLE local_input_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_62_U SOURCE cnn.cpp:17 VARIABLE local_input_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_63_U SOURCE cnn.cpp:17 VARIABLE local_input_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_64_U SOURCE cnn.cpp:17 VARIABLE local_input_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_65_U SOURCE cnn.cpp:17 VARIABLE local_input_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_66_U SOURCE cnn.cpp:17 VARIABLE local_input_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_67_U SOURCE cnn.cpp:17 VARIABLE local_input_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_68_U SOURCE cnn.cpp:17 VARIABLE local_input_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_69_U SOURCE cnn.cpp:17 VARIABLE local_input_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_70_U SOURCE cnn.cpp:17 VARIABLE local_input_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_71_U SOURCE cnn.cpp:17 VARIABLE local_input_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_72_U SOURCE cnn.cpp:17 VARIABLE local_input_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_73_U SOURCE cnn.cpp:17 VARIABLE local_input_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_74_U SOURCE cnn.cpp:17 VARIABLE local_input_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_75_U SOURCE cnn.cpp:17 VARIABLE local_input_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_76_U SOURCE cnn.cpp:17 VARIABLE local_input_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_77_U SOURCE cnn.cpp:17 VARIABLE local_input_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_78_U SOURCE cnn.cpp:17 VARIABLE local_input_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_79_U SOURCE cnn.cpp:17 VARIABLE local_input_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_80_U SOURCE cnn.cpp:17 VARIABLE local_input_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_81_U SOURCE cnn.cpp:17 VARIABLE local_input_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_82_U SOURCE cnn.cpp:17 VARIABLE local_input_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_83_U SOURCE cnn.cpp:17 VARIABLE local_input_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_84_U SOURCE cnn.cpp:17 VARIABLE local_input_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_85_U SOURCE cnn.cpp:17 VARIABLE local_input_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_86_U SOURCE cnn.cpp:17 VARIABLE local_input_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_87_U SOURCE cnn.cpp:17 VARIABLE local_input_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_88_U SOURCE cnn.cpp:17 VARIABLE local_input_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_input_89_U SOURCE cnn.cpp:17 VARIABLE local_input_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 10 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_U SOURCE cnn.cpp:38 VARIABLE output_conv_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_U SOURCE cnn.cpp:38 VARIABLE output_conv_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_U SOURCE cnn.cpp:38 VARIABLE output_conv_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_1_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_1_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_1_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_2_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_2_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_2_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_3_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_3_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_3_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_4_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_4_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_4_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_5_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_5_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_5_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_6_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_6_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_6_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_7_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_7_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_7_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_8_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_8_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_8_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_9_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_9_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_9_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_10_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_10_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_10_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_11_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_11_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_11_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_12_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_12_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_12_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_13_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_13_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_13_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_14_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_14_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_14_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_15_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_15_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_15_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_16_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_16_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_16_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_17_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_17_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_17_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_18_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_18_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_18_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_19_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_19_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_19_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_20_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_20_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_20_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_21_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_21_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_21_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_22_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_22_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_22_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_23_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_23_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_23_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_24_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_24_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_24_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_25_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_25_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_25_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_26_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_26_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_26_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_0_27_U SOURCE cnn.cpp:38 VARIABLE output_conv_0_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_1_27_U SOURCE cnn.cpp:38 VARIABLE output_conv_1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_conv_2_27_U SOURCE cnn.cpp:38 VARIABLE output_conv_2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 28 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME flattened_output_U SOURCE cnn.cpp:63 VARIABLE flattened_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 168 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME flattened_output_1_U SOURCE cnn.cpp:63 VARIABLE flattened_output_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 168 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME flattened_output_2_U SOURCE cnn.cpp:63 VARIABLE flattened_output_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 168 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME flattened_output_3_U SOURCE cnn.cpp:63 VARIABLE flattened_output_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 168 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME flattened_output_4_U SOURCE cnn.cpp:63 VARIABLE flattened_output_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 168 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME flattened_output_5_U SOURCE cnn.cpp:63 VARIABLE flattened_output_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 168 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME flattened_output_6_U SOURCE cnn.cpp:63 VARIABLE flattened_output_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 168 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME flattened_output_7_U SOURCE cnn.cpp:63 VARIABLE flattened_output_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 168 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME flattened_output_8_U SOURCE cnn.cpp:63 VARIABLE flattened_output_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 168 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME flattened_output_9_U SOURCE cnn.cpp:63 VARIABLE flattened_output_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 168 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME flattened_output_10_U SOURCE cnn.cpp:63 VARIABLE flattened_output_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 168 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME flattened_output_11_U SOURCE cnn.cpp:63 VARIABLE flattened_output_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 168 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME flattened_output_12_U SOURCE cnn.cpp:63 VARIABLE flattened_output_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 168 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME flattened_output_13_U SOURCE cnn.cpp:63 VARIABLE flattened_output_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 168 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1817 SOURCE cnn.cpp:93 VARIABLE mul_ln93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1817 SOURCE cnn.cpp:93 VARIABLE add_ln93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1827 SOURCE cnn.cpp:93 VARIABLE mul_ln93_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1827 SOURCE cnn.cpp:93 VARIABLE add_ln93_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1841 SOURCE cnn.cpp:93 VARIABLE mul_ln93_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1841 SOURCE cnn.cpp:93 VARIABLE add_ln93_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1853 SOURCE cnn.cpp:93 VARIABLE mul_ln93_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1853 SOURCE cnn.cpp:93 VARIABLE add_ln93_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1864 SOURCE cnn.cpp:93 VARIABLE mul_ln93_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1864 SOURCE cnn.cpp:93 VARIABLE add_ln93_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1876 SOURCE cnn.cpp:93 VARIABLE mul_ln93_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1876 SOURCE cnn.cpp:93 VARIABLE add_ln93_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1886 SOURCE cnn.cpp:93 VARIABLE mul_ln93_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1886 SOURCE cnn.cpp:93 VARIABLE add_ln93_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1896 SOURCE cnn.cpp:93 VARIABLE mul_ln93_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1896 SOURCE cnn.cpp:93 VARIABLE add_ln93_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1907 SOURCE cnn.cpp:93 VARIABLE mul_ln93_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1907 SOURCE cnn.cpp:93 VARIABLE add_ln93_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1916 SOURCE cnn.cpp:93 VARIABLE mul_ln93_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1916 SOURCE cnn.cpp:93 VARIABLE add_ln93_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1927 SOURCE cnn.cpp:93 VARIABLE mul_ln93_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1927 SOURCE cnn.cpp:93 VARIABLE add_ln93_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1936 SOURCE cnn.cpp:93 VARIABLE mul_ln93_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1936 SOURCE cnn.cpp:93 VARIABLE add_ln93_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1946 SOURCE cnn.cpp:93 VARIABLE mul_ln93_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1946 SOURCE cnn.cpp:93 VARIABLE add_ln93_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1956 SOURCE cnn.cpp:93 VARIABLE mul_ln93_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1956 SOURCE cnn.cpp:93 VARIABLE add_ln93_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1818 SOURCE cnn.cpp:93 VARIABLE mul_ln93_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1818 SOURCE cnn.cpp:93 VARIABLE add_ln93_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1828 SOURCE cnn.cpp:93 VARIABLE mul_ln93_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1828 SOURCE cnn.cpp:93 VARIABLE add_ln93_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1842 SOURCE cnn.cpp:93 VARIABLE mul_ln93_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1842 SOURCE cnn.cpp:93 VARIABLE add_ln93_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1854 SOURCE cnn.cpp:93 VARIABLE mul_ln93_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1854 SOURCE cnn.cpp:93 VARIABLE add_ln93_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1865 SOURCE cnn.cpp:93 VARIABLE mul_ln93_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1865 SOURCE cnn.cpp:93 VARIABLE add_ln93_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1877 SOURCE cnn.cpp:93 VARIABLE mul_ln93_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1877 SOURCE cnn.cpp:93 VARIABLE add_ln93_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1887 SOURCE cnn.cpp:93 VARIABLE mul_ln93_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1887 SOURCE cnn.cpp:93 VARIABLE add_ln93_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1897 SOURCE cnn.cpp:93 VARIABLE mul_ln93_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1897 SOURCE cnn.cpp:93 VARIABLE add_ln93_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1908 SOURCE cnn.cpp:93 VARIABLE mul_ln93_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1908 SOURCE cnn.cpp:93 VARIABLE add_ln93_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1917 SOURCE cnn.cpp:93 VARIABLE mul_ln93_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1917 SOURCE cnn.cpp:93 VARIABLE add_ln93_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1928 SOURCE cnn.cpp:93 VARIABLE mul_ln93_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1928 SOURCE cnn.cpp:93 VARIABLE add_ln93_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1937 SOURCE cnn.cpp:93 VARIABLE mul_ln93_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1937 SOURCE cnn.cpp:93 VARIABLE add_ln93_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1947 SOURCE cnn.cpp:93 VARIABLE mul_ln93_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1947 SOURCE cnn.cpp:93 VARIABLE add_ln93_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1957 SOURCE cnn.cpp:93 VARIABLE mul_ln93_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1957 SOURCE cnn.cpp:93 VARIABLE add_ln93_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1819 SOURCE cnn.cpp:93 VARIABLE mul_ln93_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1819 SOURCE cnn.cpp:93 VARIABLE add_ln93_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1829 SOURCE cnn.cpp:93 VARIABLE mul_ln93_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1829 SOURCE cnn.cpp:93 VARIABLE add_ln93_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1843 SOURCE cnn.cpp:93 VARIABLE mul_ln93_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1843 SOURCE cnn.cpp:93 VARIABLE add_ln93_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1855 SOURCE cnn.cpp:93 VARIABLE mul_ln93_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1855 SOURCE cnn.cpp:93 VARIABLE add_ln93_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1866 SOURCE cnn.cpp:93 VARIABLE mul_ln93_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1866 SOURCE cnn.cpp:93 VARIABLE add_ln93_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1878 SOURCE cnn.cpp:93 VARIABLE mul_ln93_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1878 SOURCE cnn.cpp:93 VARIABLE add_ln93_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1888 SOURCE cnn.cpp:93 VARIABLE mul_ln93_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1888 SOURCE cnn.cpp:93 VARIABLE add_ln93_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1898 SOURCE cnn.cpp:93 VARIABLE mul_ln93_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1898 SOURCE cnn.cpp:93 VARIABLE add_ln93_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1909 SOURCE cnn.cpp:93 VARIABLE mul_ln93_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1909 SOURCE cnn.cpp:93 VARIABLE add_ln93_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1918 SOURCE cnn.cpp:93 VARIABLE mul_ln93_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1918 SOURCE cnn.cpp:93 VARIABLE add_ln93_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1929 SOURCE cnn.cpp:93 VARIABLE mul_ln93_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1929 SOURCE cnn.cpp:93 VARIABLE add_ln93_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1938 SOURCE cnn.cpp:93 VARIABLE mul_ln93_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1938 SOURCE cnn.cpp:93 VARIABLE add_ln93_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1948 SOURCE cnn.cpp:93 VARIABLE mul_ln93_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1948 SOURCE cnn.cpp:93 VARIABLE add_ln93_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1958 SOURCE cnn.cpp:93 VARIABLE mul_ln93_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1958 SOURCE cnn.cpp:93 VARIABLE add_ln93_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1820 SOURCE cnn.cpp:93 VARIABLE mul_ln93_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1820 SOURCE cnn.cpp:93 VARIABLE add_ln93_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1830 SOURCE cnn.cpp:93 VARIABLE mul_ln93_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1830 SOURCE cnn.cpp:93 VARIABLE add_ln93_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1844 SOURCE cnn.cpp:93 VARIABLE mul_ln93_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1844 SOURCE cnn.cpp:93 VARIABLE add_ln93_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1856 SOURCE cnn.cpp:93 VARIABLE mul_ln93_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1856 SOURCE cnn.cpp:93 VARIABLE add_ln93_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1867 SOURCE cnn.cpp:93 VARIABLE mul_ln93_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1867 SOURCE cnn.cpp:93 VARIABLE add_ln93_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1879 SOURCE cnn.cpp:93 VARIABLE mul_ln93_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1879 SOURCE cnn.cpp:93 VARIABLE add_ln93_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1889 SOURCE cnn.cpp:93 VARIABLE mul_ln93_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1889 SOURCE cnn.cpp:93 VARIABLE add_ln93_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1899 SOURCE cnn.cpp:93 VARIABLE mul_ln93_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1899 SOURCE cnn.cpp:93 VARIABLE add_ln93_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1910 SOURCE cnn.cpp:93 VARIABLE mul_ln93_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1910 SOURCE cnn.cpp:93 VARIABLE add_ln93_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1919 SOURCE cnn.cpp:93 VARIABLE mul_ln93_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1919 SOURCE cnn.cpp:93 VARIABLE add_ln93_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1930 SOURCE cnn.cpp:93 VARIABLE mul_ln93_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1930 SOURCE cnn.cpp:93 VARIABLE add_ln93_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1939 SOURCE cnn.cpp:93 VARIABLE mul_ln93_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1939 SOURCE cnn.cpp:93 VARIABLE add_ln93_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1949 SOURCE cnn.cpp:93 VARIABLE mul_ln93_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1949 SOURCE cnn.cpp:93 VARIABLE add_ln93_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1959 SOURCE cnn.cpp:93 VARIABLE mul_ln93_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1959 SOURCE cnn.cpp:93 VARIABLE add_ln93_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1821 SOURCE cnn.cpp:93 VARIABLE mul_ln93_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1821 SOURCE cnn.cpp:93 VARIABLE add_ln93_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1831 SOURCE cnn.cpp:93 VARIABLE mul_ln93_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1831 SOURCE cnn.cpp:93 VARIABLE add_ln93_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1845 SOURCE cnn.cpp:93 VARIABLE mul_ln93_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1845 SOURCE cnn.cpp:93 VARIABLE add_ln93_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1857 SOURCE cnn.cpp:93 VARIABLE mul_ln93_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1857 SOURCE cnn.cpp:93 VARIABLE add_ln93_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1868 SOURCE cnn.cpp:93 VARIABLE mul_ln93_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1868 SOURCE cnn.cpp:93 VARIABLE add_ln93_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1880 SOURCE cnn.cpp:93 VARIABLE mul_ln93_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1880 SOURCE cnn.cpp:93 VARIABLE add_ln93_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1890 SOURCE cnn.cpp:93 VARIABLE mul_ln93_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1890 SOURCE cnn.cpp:93 VARIABLE add_ln93_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1900 SOURCE cnn.cpp:93 VARIABLE mul_ln93_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1900 SOURCE cnn.cpp:93 VARIABLE add_ln93_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1911 SOURCE cnn.cpp:93 VARIABLE mul_ln93_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1911 SOURCE cnn.cpp:93 VARIABLE add_ln93_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1920 SOURCE cnn.cpp:93 VARIABLE mul_ln93_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1920 SOURCE cnn.cpp:93 VARIABLE add_ln93_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1931 SOURCE cnn.cpp:93 VARIABLE mul_ln93_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1931 SOURCE cnn.cpp:93 VARIABLE add_ln93_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1940 SOURCE cnn.cpp:93 VARIABLE mul_ln93_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1940 SOURCE cnn.cpp:93 VARIABLE add_ln93_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1950 SOURCE cnn.cpp:93 VARIABLE mul_ln93_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1950 SOURCE cnn.cpp:93 VARIABLE add_ln93_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1960 SOURCE cnn.cpp:93 VARIABLE mul_ln93_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1960 SOURCE cnn.cpp:93 VARIABLE add_ln93_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1822 SOURCE cnn.cpp:93 VARIABLE mul_ln93_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1822 SOURCE cnn.cpp:93 VARIABLE add_ln93_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1832 SOURCE cnn.cpp:93 VARIABLE mul_ln93_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1832 SOURCE cnn.cpp:93 VARIABLE add_ln93_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1846 SOURCE cnn.cpp:93 VARIABLE mul_ln93_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1846 SOURCE cnn.cpp:93 VARIABLE add_ln93_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1858 SOURCE cnn.cpp:93 VARIABLE mul_ln93_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1858 SOURCE cnn.cpp:93 VARIABLE add_ln93_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1869 SOURCE cnn.cpp:93 VARIABLE mul_ln93_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1869 SOURCE cnn.cpp:93 VARIABLE add_ln93_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1881 SOURCE cnn.cpp:93 VARIABLE mul_ln93_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1881 SOURCE cnn.cpp:93 VARIABLE add_ln93_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1891 SOURCE cnn.cpp:93 VARIABLE mul_ln93_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1891 SOURCE cnn.cpp:93 VARIABLE add_ln93_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1901 SOURCE cnn.cpp:93 VARIABLE mul_ln93_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1901 SOURCE cnn.cpp:93 VARIABLE add_ln93_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1912 SOURCE cnn.cpp:93 VARIABLE mul_ln93_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1912 SOURCE cnn.cpp:93 VARIABLE add_ln93_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1921 SOURCE cnn.cpp:93 VARIABLE mul_ln93_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1921 SOURCE cnn.cpp:93 VARIABLE add_ln93_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1932 SOURCE cnn.cpp:93 VARIABLE mul_ln93_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1932 SOURCE cnn.cpp:93 VARIABLE add_ln93_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1941 SOURCE cnn.cpp:93 VARIABLE mul_ln93_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1941 SOURCE cnn.cpp:93 VARIABLE add_ln93_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1951 SOURCE cnn.cpp:93 VARIABLE mul_ln93_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1951 SOURCE cnn.cpp:93 VARIABLE add_ln93_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1961 SOURCE cnn.cpp:93 VARIABLE mul_ln93_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1961 SOURCE cnn.cpp:93 VARIABLE add_ln93_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1823 SOURCE cnn.cpp:93 VARIABLE mul_ln93_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1823 SOURCE cnn.cpp:93 VARIABLE add_ln93_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1833 SOURCE cnn.cpp:93 VARIABLE mul_ln93_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1833 SOURCE cnn.cpp:93 VARIABLE add_ln93_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1847 SOURCE cnn.cpp:93 VARIABLE mul_ln93_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1847 SOURCE cnn.cpp:93 VARIABLE add_ln93_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1859 SOURCE cnn.cpp:93 VARIABLE mul_ln93_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1859 SOURCE cnn.cpp:93 VARIABLE add_ln93_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1870 SOURCE cnn.cpp:93 VARIABLE mul_ln93_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1870 SOURCE cnn.cpp:93 VARIABLE add_ln93_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1882 SOURCE cnn.cpp:93 VARIABLE mul_ln93_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1882 SOURCE cnn.cpp:93 VARIABLE add_ln93_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1892 SOURCE cnn.cpp:93 VARIABLE mul_ln93_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1892 SOURCE cnn.cpp:93 VARIABLE add_ln93_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1902 SOURCE cnn.cpp:93 VARIABLE mul_ln93_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1902 SOURCE cnn.cpp:93 VARIABLE add_ln93_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1913 SOURCE cnn.cpp:93 VARIABLE mul_ln93_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1913 SOURCE cnn.cpp:93 VARIABLE add_ln93_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1922 SOURCE cnn.cpp:93 VARIABLE mul_ln93_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1922 SOURCE cnn.cpp:93 VARIABLE add_ln93_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1933 SOURCE cnn.cpp:93 VARIABLE mul_ln93_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1933 SOURCE cnn.cpp:93 VARIABLE add_ln93_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1942 SOURCE cnn.cpp:93 VARIABLE mul_ln93_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1942 SOURCE cnn.cpp:93 VARIABLE add_ln93_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1952 SOURCE cnn.cpp:93 VARIABLE mul_ln93_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1952 SOURCE cnn.cpp:93 VARIABLE add_ln93_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1964 SOURCE cnn.cpp:93 VARIABLE mul_ln93_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1964 SOURCE cnn.cpp:93 VARIABLE add_ln93_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1824 SOURCE cnn.cpp:93 VARIABLE mul_ln93_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1824 SOURCE cnn.cpp:93 VARIABLE add_ln93_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1834 SOURCE cnn.cpp:93 VARIABLE mul_ln93_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1834 SOURCE cnn.cpp:93 VARIABLE add_ln93_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1848 SOURCE cnn.cpp:93 VARIABLE mul_ln93_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1848 SOURCE cnn.cpp:93 VARIABLE add_ln93_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1860 SOURCE cnn.cpp:93 VARIABLE mul_ln93_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1860 SOURCE cnn.cpp:93 VARIABLE add_ln93_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1871 SOURCE cnn.cpp:93 VARIABLE mul_ln93_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1871 SOURCE cnn.cpp:93 VARIABLE add_ln93_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1883 SOURCE cnn.cpp:93 VARIABLE mul_ln93_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1883 SOURCE cnn.cpp:93 VARIABLE add_ln93_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1893 SOURCE cnn.cpp:93 VARIABLE mul_ln93_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1893 SOURCE cnn.cpp:93 VARIABLE add_ln93_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1903 SOURCE cnn.cpp:93 VARIABLE mul_ln93_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1903 SOURCE cnn.cpp:93 VARIABLE add_ln93_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1914 SOURCE cnn.cpp:93 VARIABLE mul_ln93_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1914 SOURCE cnn.cpp:93 VARIABLE add_ln93_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1923 SOURCE cnn.cpp:93 VARIABLE mul_ln93_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1923 SOURCE cnn.cpp:93 VARIABLE add_ln93_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1934 SOURCE cnn.cpp:93 VARIABLE mul_ln93_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1934 SOURCE cnn.cpp:93 VARIABLE add_ln93_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1953 SOURCE cnn.cpp:93 VARIABLE mul_ln93_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1953 SOURCE cnn.cpp:93 VARIABLE add_ln93_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1965 SOURCE cnn.cpp:93 VARIABLE mul_ln93_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1965 SOURCE cnn.cpp:93 VARIABLE add_ln93_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1980 SOURCE cnn.cpp:93 VARIABLE mul_ln93_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1980 SOURCE cnn.cpp:93 VARIABLE add_ln93_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1825 SOURCE cnn.cpp:93 VARIABLE mul_ln93_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1825 SOURCE cnn.cpp:93 VARIABLE add_ln93_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1835 SOURCE cnn.cpp:93 VARIABLE mul_ln93_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1835 SOURCE cnn.cpp:93 VARIABLE add_ln93_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1849 SOURCE cnn.cpp:93 VARIABLE mul_ln93_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1849 SOURCE cnn.cpp:93 VARIABLE add_ln93_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1861 SOURCE cnn.cpp:93 VARIABLE mul_ln93_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1861 SOURCE cnn.cpp:93 VARIABLE add_ln93_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1872 SOURCE cnn.cpp:93 VARIABLE mul_ln93_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1872 SOURCE cnn.cpp:93 VARIABLE add_ln93_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1884 SOURCE cnn.cpp:93 VARIABLE mul_ln93_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1884 SOURCE cnn.cpp:93 VARIABLE add_ln93_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1894 SOURCE cnn.cpp:93 VARIABLE mul_ln93_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1894 SOURCE cnn.cpp:93 VARIABLE add_ln93_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1904 SOURCE cnn.cpp:93 VARIABLE mul_ln93_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1904 SOURCE cnn.cpp:93 VARIABLE add_ln93_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1915 SOURCE cnn.cpp:93 VARIABLE mul_ln93_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1915 SOURCE cnn.cpp:93 VARIABLE add_ln93_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1935 SOURCE cnn.cpp:93 VARIABLE mul_ln93_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1935 SOURCE cnn.cpp:93 VARIABLE add_ln93_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1954 SOURCE cnn.cpp:93 VARIABLE mul_ln93_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1954 SOURCE cnn.cpp:93 VARIABLE add_ln93_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1966 SOURCE cnn.cpp:93 VARIABLE mul_ln93_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1966 SOURCE cnn.cpp:93 VARIABLE add_ln93_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1981 SOURCE cnn.cpp:93 VARIABLE mul_ln93_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1981 SOURCE cnn.cpp:93 VARIABLE add_ln93_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2004 SOURCE cnn.cpp:93 VARIABLE mul_ln93_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2004 SOURCE cnn.cpp:93 VARIABLE add_ln93_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1826 SOURCE cnn.cpp:93 VARIABLE mul_ln93_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1826 SOURCE cnn.cpp:93 VARIABLE add_ln93_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1836 SOURCE cnn.cpp:93 VARIABLE mul_ln93_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1836 SOURCE cnn.cpp:93 VARIABLE add_ln93_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1850 SOURCE cnn.cpp:93 VARIABLE mul_ln93_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1850 SOURCE cnn.cpp:93 VARIABLE add_ln93_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1862 SOURCE cnn.cpp:93 VARIABLE mul_ln93_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1862 SOURCE cnn.cpp:93 VARIABLE add_ln93_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1873 SOURCE cnn.cpp:93 VARIABLE mul_ln93_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1873 SOURCE cnn.cpp:93 VARIABLE add_ln93_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1885 SOURCE cnn.cpp:93 VARIABLE mul_ln93_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1885 SOURCE cnn.cpp:93 VARIABLE add_ln93_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1895 SOURCE cnn.cpp:93 VARIABLE mul_ln93_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1895 SOURCE cnn.cpp:93 VARIABLE add_ln93_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1924 SOURCE cnn.cpp:93 VARIABLE mul_ln93_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1924 SOURCE cnn.cpp:93 VARIABLE add_ln93_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1943 SOURCE cnn.cpp:93 VARIABLE mul_ln93_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1943 SOURCE cnn.cpp:93 VARIABLE add_ln93_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1955 SOURCE cnn.cpp:93 VARIABLE mul_ln93_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1955 SOURCE cnn.cpp:93 VARIABLE add_ln93_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1967 SOURCE cnn.cpp:93 VARIABLE mul_ln93_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1967 SOURCE cnn.cpp:93 VARIABLE add_ln93_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1992 SOURCE cnn.cpp:93 VARIABLE mul_ln93_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1992 SOURCE cnn.cpp:93 VARIABLE add_ln93_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2016 SOURCE cnn.cpp:93 VARIABLE mul_ln93_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2016 SOURCE cnn.cpp:93 VARIABLE add_ln93_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2028 SOURCE cnn.cpp:93 VARIABLE mul_ln93_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2028 SOURCE cnn.cpp:93 VARIABLE add_ln93_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1837 SOURCE cnn.cpp:93 VARIABLE mul_ln93_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1837 SOURCE cnn.cpp:93 VARIABLE add_ln93_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1839 SOURCE cnn.cpp:93 VARIABLE mul_ln93_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1839 SOURCE cnn.cpp:93 VARIABLE add_ln93_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1851 SOURCE cnn.cpp:93 VARIABLE mul_ln93_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1851 SOURCE cnn.cpp:93 VARIABLE add_ln93_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1863 SOURCE cnn.cpp:93 VARIABLE mul_ln93_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1863 SOURCE cnn.cpp:93 VARIABLE add_ln93_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1874 SOURCE cnn.cpp:93 VARIABLE mul_ln93_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1874 SOURCE cnn.cpp:93 VARIABLE add_ln93_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1905 SOURCE cnn.cpp:93 VARIABLE mul_ln93_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1905 SOURCE cnn.cpp:93 VARIABLE add_ln93_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1925 SOURCE cnn.cpp:93 VARIABLE mul_ln93_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1925 SOURCE cnn.cpp:93 VARIABLE add_ln93_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1944 SOURCE cnn.cpp:93 VARIABLE mul_ln93_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1944 SOURCE cnn.cpp:93 VARIABLE add_ln93_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1962 SOURCE cnn.cpp:93 VARIABLE mul_ln93_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1962 SOURCE cnn.cpp:93 VARIABLE add_ln93_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1968 SOURCE cnn.cpp:93 VARIABLE mul_ln93_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1968 SOURCE cnn.cpp:93 VARIABLE add_ln93_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1993 SOURCE cnn.cpp:93 VARIABLE mul_ln93_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1993 SOURCE cnn.cpp:93 VARIABLE add_ln93_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2017 SOURCE cnn.cpp:93 VARIABLE mul_ln93_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2017 SOURCE cnn.cpp:93 VARIABLE add_ln93_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2040 SOURCE cnn.cpp:93 VARIABLE mul_ln93_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2040 SOURCE cnn.cpp:93 VARIABLE add_ln93_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2052 SOURCE cnn.cpp:93 VARIABLE mul_ln93_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2052 SOURCE cnn.cpp:93 VARIABLE add_ln93_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1838 SOURCE cnn.cpp:93 VARIABLE mul_ln93_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1838 SOURCE cnn.cpp:93 VARIABLE add_ln93_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1840 SOURCE cnn.cpp:93 VARIABLE mul_ln93_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1840 SOURCE cnn.cpp:93 VARIABLE add_ln93_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1852 SOURCE cnn.cpp:93 VARIABLE mul_ln93_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1852 SOURCE cnn.cpp:93 VARIABLE add_ln93_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1875 SOURCE cnn.cpp:93 VARIABLE mul_ln93_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1875 SOURCE cnn.cpp:93 VARIABLE add_ln93_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1906 SOURCE cnn.cpp:93 VARIABLE mul_ln93_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1906 SOURCE cnn.cpp:93 VARIABLE add_ln93_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1926 SOURCE cnn.cpp:93 VARIABLE mul_ln93_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1926 SOURCE cnn.cpp:93 VARIABLE add_ln93_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1945 SOURCE cnn.cpp:93 VARIABLE mul_ln93_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1945 SOURCE cnn.cpp:93 VARIABLE add_ln93_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1963 SOURCE cnn.cpp:93 VARIABLE mul_ln93_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1963 SOURCE cnn.cpp:93 VARIABLE add_ln93_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1969 SOURCE cnn.cpp:93 VARIABLE mul_ln93_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1969 SOURCE cnn.cpp:93 VARIABLE add_ln93_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2005 SOURCE cnn.cpp:93 VARIABLE mul_ln93_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2005 SOURCE cnn.cpp:93 VARIABLE add_ln93_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2029 SOURCE cnn.cpp:93 VARIABLE mul_ln93_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2029 SOURCE cnn.cpp:93 VARIABLE add_ln93_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2041 SOURCE cnn.cpp:93 VARIABLE mul_ln93_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2041 SOURCE cnn.cpp:93 VARIABLE add_ln93_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2053 SOURCE cnn.cpp:93 VARIABLE mul_ln93_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2053 SOURCE cnn.cpp:93 VARIABLE add_ln93_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2064 SOURCE cnn.cpp:93 VARIABLE mul_ln93_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2064 SOURCE cnn.cpp:93 VARIABLE add_ln93_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1970 SOURCE cnn.cpp:104 VARIABLE mul_ln104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1970 SOURCE cnn.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1982 SOURCE cnn.cpp:104 VARIABLE mul_ln104_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1982 SOURCE cnn.cpp:104 VARIABLE add_ln104_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1994 SOURCE cnn.cpp:104 VARIABLE mul_ln104_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1994 SOURCE cnn.cpp:104 VARIABLE add_ln104_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2006 SOURCE cnn.cpp:104 VARIABLE mul_ln104_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2006 SOURCE cnn.cpp:104 VARIABLE add_ln104_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2018 SOURCE cnn.cpp:104 VARIABLE mul_ln104_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2018 SOURCE cnn.cpp:104 VARIABLE add_ln104_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2030 SOURCE cnn.cpp:104 VARIABLE mul_ln104_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2030 SOURCE cnn.cpp:104 VARIABLE add_ln104_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2042 SOURCE cnn.cpp:104 VARIABLE mul_ln104_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2042 SOURCE cnn.cpp:104 VARIABLE add_ln104_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2054 SOURCE cnn.cpp:104 VARIABLE mul_ln104_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2054 SOURCE cnn.cpp:104 VARIABLE add_ln104_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2065 SOURCE cnn.cpp:104 VARIABLE mul_ln104_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2065 SOURCE cnn.cpp:104 VARIABLE add_ln104_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2075 SOURCE cnn.cpp:104 VARIABLE mul_ln104_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2075 SOURCE cnn.cpp:104 VARIABLE add_ln104_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2085 SOURCE cnn.cpp:104 VARIABLE mul_ln104_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2085 SOURCE cnn.cpp:104 VARIABLE add_ln104_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U2095 SOURCE cnn.cpp:104 VARIABLE mul_ln104_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_22ns_22_4_1_U2095 SOURCE cnn.cpp:104 VARIABLE add_ln104_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1971 SOURCE cnn.cpp:104 VARIABLE mul_ln104_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1971 SOURCE cnn.cpp:104 VARIABLE add_ln104_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1983 SOURCE cnn.cpp:104 VARIABLE mul_ln104_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1983 SOURCE cnn.cpp:104 VARIABLE add_ln104_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1995 SOURCE cnn.cpp:104 VARIABLE mul_ln104_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1995 SOURCE cnn.cpp:104 VARIABLE add_ln104_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2007 SOURCE cnn.cpp:104 VARIABLE mul_ln104_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2007 SOURCE cnn.cpp:104 VARIABLE add_ln104_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2019 SOURCE cnn.cpp:104 VARIABLE mul_ln104_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2019 SOURCE cnn.cpp:104 VARIABLE add_ln104_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2031 SOURCE cnn.cpp:104 VARIABLE mul_ln104_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2031 SOURCE cnn.cpp:104 VARIABLE add_ln104_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2043 SOURCE cnn.cpp:104 VARIABLE mul_ln104_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2043 SOURCE cnn.cpp:104 VARIABLE add_ln104_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2055 SOURCE cnn.cpp:104 VARIABLE mul_ln104_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2055 SOURCE cnn.cpp:104 VARIABLE add_ln104_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2066 SOURCE cnn.cpp:104 VARIABLE mul_ln104_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2066 SOURCE cnn.cpp:104 VARIABLE add_ln104_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2076 SOURCE cnn.cpp:104 VARIABLE mul_ln104_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2076 SOURCE cnn.cpp:104 VARIABLE add_ln104_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2086 SOURCE cnn.cpp:104 VARIABLE mul_ln104_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2086 SOURCE cnn.cpp:104 VARIABLE add_ln104_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2096 SOURCE cnn.cpp:104 VARIABLE mul_ln104_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2096 SOURCE cnn.cpp:104 VARIABLE add_ln104_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1972 SOURCE cnn.cpp:104 VARIABLE mul_ln104_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1972 SOURCE cnn.cpp:104 VARIABLE add_ln104_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1984 SOURCE cnn.cpp:104 VARIABLE mul_ln104_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1984 SOURCE cnn.cpp:104 VARIABLE add_ln104_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1996 SOURCE cnn.cpp:104 VARIABLE mul_ln104_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1996 SOURCE cnn.cpp:104 VARIABLE add_ln104_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2008 SOURCE cnn.cpp:104 VARIABLE mul_ln104_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2008 SOURCE cnn.cpp:104 VARIABLE add_ln104_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2020 SOURCE cnn.cpp:104 VARIABLE mul_ln104_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2020 SOURCE cnn.cpp:104 VARIABLE add_ln104_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2032 SOURCE cnn.cpp:104 VARIABLE mul_ln104_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2032 SOURCE cnn.cpp:104 VARIABLE add_ln104_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2044 SOURCE cnn.cpp:104 VARIABLE mul_ln104_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2044 SOURCE cnn.cpp:104 VARIABLE add_ln104_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2056 SOURCE cnn.cpp:104 VARIABLE mul_ln104_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2056 SOURCE cnn.cpp:104 VARIABLE add_ln104_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2067 SOURCE cnn.cpp:104 VARIABLE mul_ln104_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2067 SOURCE cnn.cpp:104 VARIABLE add_ln104_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2077 SOURCE cnn.cpp:104 VARIABLE mul_ln104_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2077 SOURCE cnn.cpp:104 VARIABLE add_ln104_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2087 SOURCE cnn.cpp:104 VARIABLE mul_ln104_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2087 SOURCE cnn.cpp:104 VARIABLE add_ln104_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2097 SOURCE cnn.cpp:104 VARIABLE mul_ln104_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2097 SOURCE cnn.cpp:104 VARIABLE add_ln104_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1973 SOURCE cnn.cpp:104 VARIABLE mul_ln104_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1973 SOURCE cnn.cpp:104 VARIABLE add_ln104_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1985 SOURCE cnn.cpp:104 VARIABLE mul_ln104_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1985 SOURCE cnn.cpp:104 VARIABLE add_ln104_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1997 SOURCE cnn.cpp:104 VARIABLE mul_ln104_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1997 SOURCE cnn.cpp:104 VARIABLE add_ln104_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2009 SOURCE cnn.cpp:104 VARIABLE mul_ln104_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2009 SOURCE cnn.cpp:104 VARIABLE add_ln104_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2021 SOURCE cnn.cpp:104 VARIABLE mul_ln104_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2021 SOURCE cnn.cpp:104 VARIABLE add_ln104_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2033 SOURCE cnn.cpp:104 VARIABLE mul_ln104_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2033 SOURCE cnn.cpp:104 VARIABLE add_ln104_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2045 SOURCE cnn.cpp:104 VARIABLE mul_ln104_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2045 SOURCE cnn.cpp:104 VARIABLE add_ln104_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2057 SOURCE cnn.cpp:104 VARIABLE mul_ln104_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2057 SOURCE cnn.cpp:104 VARIABLE add_ln104_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2068 SOURCE cnn.cpp:104 VARIABLE mul_ln104_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2068 SOURCE cnn.cpp:104 VARIABLE add_ln104_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2078 SOURCE cnn.cpp:104 VARIABLE mul_ln104_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2078 SOURCE cnn.cpp:104 VARIABLE add_ln104_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2088 SOURCE cnn.cpp:104 VARIABLE mul_ln104_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2088 SOURCE cnn.cpp:104 VARIABLE add_ln104_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2098 SOURCE cnn.cpp:104 VARIABLE mul_ln104_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2098 SOURCE cnn.cpp:104 VARIABLE add_ln104_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1974 SOURCE cnn.cpp:104 VARIABLE mul_ln104_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1974 SOURCE cnn.cpp:104 VARIABLE add_ln104_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1986 SOURCE cnn.cpp:104 VARIABLE mul_ln104_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1986 SOURCE cnn.cpp:104 VARIABLE add_ln104_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1998 SOURCE cnn.cpp:104 VARIABLE mul_ln104_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1998 SOURCE cnn.cpp:104 VARIABLE add_ln104_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2010 SOURCE cnn.cpp:104 VARIABLE mul_ln104_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2010 SOURCE cnn.cpp:104 VARIABLE add_ln104_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2022 SOURCE cnn.cpp:104 VARIABLE mul_ln104_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2022 SOURCE cnn.cpp:104 VARIABLE add_ln104_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2034 SOURCE cnn.cpp:104 VARIABLE mul_ln104_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2034 SOURCE cnn.cpp:104 VARIABLE add_ln104_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2046 SOURCE cnn.cpp:104 VARIABLE mul_ln104_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2046 SOURCE cnn.cpp:104 VARIABLE add_ln104_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2058 SOURCE cnn.cpp:104 VARIABLE mul_ln104_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2058 SOURCE cnn.cpp:104 VARIABLE add_ln104_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2069 SOURCE cnn.cpp:104 VARIABLE mul_ln104_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2069 SOURCE cnn.cpp:104 VARIABLE add_ln104_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2079 SOURCE cnn.cpp:104 VARIABLE mul_ln104_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2079 SOURCE cnn.cpp:104 VARIABLE add_ln104_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2089 SOURCE cnn.cpp:104 VARIABLE mul_ln104_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2089 SOURCE cnn.cpp:104 VARIABLE add_ln104_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2099 SOURCE cnn.cpp:104 VARIABLE mul_ln104_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2099 SOURCE cnn.cpp:104 VARIABLE add_ln104_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1975 SOURCE cnn.cpp:104 VARIABLE mul_ln104_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1975 SOURCE cnn.cpp:104 VARIABLE add_ln104_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1987 SOURCE cnn.cpp:104 VARIABLE mul_ln104_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1987 SOURCE cnn.cpp:104 VARIABLE add_ln104_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1999 SOURCE cnn.cpp:104 VARIABLE mul_ln104_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1999 SOURCE cnn.cpp:104 VARIABLE add_ln104_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2011 SOURCE cnn.cpp:104 VARIABLE mul_ln104_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2011 SOURCE cnn.cpp:104 VARIABLE add_ln104_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2023 SOURCE cnn.cpp:104 VARIABLE mul_ln104_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2023 SOURCE cnn.cpp:104 VARIABLE add_ln104_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2035 SOURCE cnn.cpp:104 VARIABLE mul_ln104_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2035 SOURCE cnn.cpp:104 VARIABLE add_ln104_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2047 SOURCE cnn.cpp:104 VARIABLE mul_ln104_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2047 SOURCE cnn.cpp:104 VARIABLE add_ln104_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2059 SOURCE cnn.cpp:104 VARIABLE mul_ln104_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2059 SOURCE cnn.cpp:104 VARIABLE add_ln104_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2070 SOURCE cnn.cpp:104 VARIABLE mul_ln104_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2070 SOURCE cnn.cpp:104 VARIABLE add_ln104_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2080 SOURCE cnn.cpp:104 VARIABLE mul_ln104_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2080 SOURCE cnn.cpp:104 VARIABLE add_ln104_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2090 SOURCE cnn.cpp:104 VARIABLE mul_ln104_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2090 SOURCE cnn.cpp:104 VARIABLE add_ln104_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2100 SOURCE cnn.cpp:104 VARIABLE mul_ln104_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2100 SOURCE cnn.cpp:104 VARIABLE add_ln104_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1976 SOURCE cnn.cpp:104 VARIABLE mul_ln104_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1976 SOURCE cnn.cpp:104 VARIABLE add_ln104_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1988 SOURCE cnn.cpp:104 VARIABLE mul_ln104_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1988 SOURCE cnn.cpp:104 VARIABLE add_ln104_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2000 SOURCE cnn.cpp:104 VARIABLE mul_ln104_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2000 SOURCE cnn.cpp:104 VARIABLE add_ln104_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2012 SOURCE cnn.cpp:104 VARIABLE mul_ln104_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2012 SOURCE cnn.cpp:104 VARIABLE add_ln104_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2024 SOURCE cnn.cpp:104 VARIABLE mul_ln104_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2024 SOURCE cnn.cpp:104 VARIABLE add_ln104_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2036 SOURCE cnn.cpp:104 VARIABLE mul_ln104_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2036 SOURCE cnn.cpp:104 VARIABLE add_ln104_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2048 SOURCE cnn.cpp:104 VARIABLE mul_ln104_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2048 SOURCE cnn.cpp:104 VARIABLE add_ln104_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2060 SOURCE cnn.cpp:104 VARIABLE mul_ln104_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2060 SOURCE cnn.cpp:104 VARIABLE add_ln104_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2071 SOURCE cnn.cpp:104 VARIABLE mul_ln104_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2071 SOURCE cnn.cpp:104 VARIABLE add_ln104_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2081 SOURCE cnn.cpp:104 VARIABLE mul_ln104_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2081 SOURCE cnn.cpp:104 VARIABLE add_ln104_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2091 SOURCE cnn.cpp:104 VARIABLE mul_ln104_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2091 SOURCE cnn.cpp:104 VARIABLE add_ln104_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2101 SOURCE cnn.cpp:104 VARIABLE mul_ln104_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2101 SOURCE cnn.cpp:104 VARIABLE add_ln104_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1977 SOURCE cnn.cpp:104 VARIABLE mul_ln104_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1977 SOURCE cnn.cpp:104 VARIABLE add_ln104_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1989 SOURCE cnn.cpp:104 VARIABLE mul_ln104_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1989 SOURCE cnn.cpp:104 VARIABLE add_ln104_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2001 SOURCE cnn.cpp:104 VARIABLE mul_ln104_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2001 SOURCE cnn.cpp:104 VARIABLE add_ln104_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2013 SOURCE cnn.cpp:104 VARIABLE mul_ln104_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2013 SOURCE cnn.cpp:104 VARIABLE add_ln104_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2025 SOURCE cnn.cpp:104 VARIABLE mul_ln104_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2025 SOURCE cnn.cpp:104 VARIABLE add_ln104_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2037 SOURCE cnn.cpp:104 VARIABLE mul_ln104_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2037 SOURCE cnn.cpp:104 VARIABLE add_ln104_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2049 SOURCE cnn.cpp:104 VARIABLE mul_ln104_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2049 SOURCE cnn.cpp:104 VARIABLE add_ln104_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2061 SOURCE cnn.cpp:104 VARIABLE mul_ln104_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2061 SOURCE cnn.cpp:104 VARIABLE add_ln104_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2072 SOURCE cnn.cpp:104 VARIABLE mul_ln104_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2072 SOURCE cnn.cpp:104 VARIABLE add_ln104_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2082 SOURCE cnn.cpp:104 VARIABLE mul_ln104_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2082 SOURCE cnn.cpp:104 VARIABLE add_ln104_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2092 SOURCE cnn.cpp:104 VARIABLE mul_ln104_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2092 SOURCE cnn.cpp:104 VARIABLE add_ln104_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2102 SOURCE cnn.cpp:104 VARIABLE mul_ln104_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2102 SOURCE cnn.cpp:104 VARIABLE add_ln104_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1978 SOURCE cnn.cpp:104 VARIABLE mul_ln104_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1978 SOURCE cnn.cpp:104 VARIABLE add_ln104_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1990 SOURCE cnn.cpp:104 VARIABLE mul_ln104_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1990 SOURCE cnn.cpp:104 VARIABLE add_ln104_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2002 SOURCE cnn.cpp:104 VARIABLE mul_ln104_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2002 SOURCE cnn.cpp:104 VARIABLE add_ln104_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2014 SOURCE cnn.cpp:104 VARIABLE mul_ln104_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2014 SOURCE cnn.cpp:104 VARIABLE add_ln104_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2026 SOURCE cnn.cpp:104 VARIABLE mul_ln104_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2026 SOURCE cnn.cpp:104 VARIABLE add_ln104_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2038 SOURCE cnn.cpp:104 VARIABLE mul_ln104_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2038 SOURCE cnn.cpp:104 VARIABLE add_ln104_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2050 SOURCE cnn.cpp:104 VARIABLE mul_ln104_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2050 SOURCE cnn.cpp:104 VARIABLE add_ln104_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2062 SOURCE cnn.cpp:104 VARIABLE mul_ln104_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2062 SOURCE cnn.cpp:104 VARIABLE add_ln104_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2073 SOURCE cnn.cpp:104 VARIABLE mul_ln104_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2073 SOURCE cnn.cpp:104 VARIABLE add_ln104_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2083 SOURCE cnn.cpp:104 VARIABLE mul_ln104_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2083 SOURCE cnn.cpp:104 VARIABLE add_ln104_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2093 SOURCE cnn.cpp:104 VARIABLE mul_ln104_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2093 SOURCE cnn.cpp:104 VARIABLE add_ln104_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2103 SOURCE cnn.cpp:104 VARIABLE mul_ln104_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2103 SOURCE cnn.cpp:104 VARIABLE add_ln104_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1979 SOURCE cnn.cpp:104 VARIABLE mul_ln104_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1979 SOURCE cnn.cpp:104 VARIABLE add_ln104_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1991 SOURCE cnn.cpp:104 VARIABLE mul_ln104_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U1991 SOURCE cnn.cpp:104 VARIABLE add_ln104_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2003 SOURCE cnn.cpp:104 VARIABLE mul_ln104_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2003 SOURCE cnn.cpp:104 VARIABLE add_ln104_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2015 SOURCE cnn.cpp:104 VARIABLE mul_ln104_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2015 SOURCE cnn.cpp:104 VARIABLE add_ln104_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2027 SOURCE cnn.cpp:104 VARIABLE mul_ln104_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2027 SOURCE cnn.cpp:104 VARIABLE add_ln104_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2039 SOURCE cnn.cpp:104 VARIABLE mul_ln104_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2039 SOURCE cnn.cpp:104 VARIABLE add_ln104_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2051 SOURCE cnn.cpp:104 VARIABLE mul_ln104_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2051 SOURCE cnn.cpp:104 VARIABLE add_ln104_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2063 SOURCE cnn.cpp:104 VARIABLE mul_ln104_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2063 SOURCE cnn.cpp:104 VARIABLE add_ln104_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2074 SOURCE cnn.cpp:104 VARIABLE mul_ln104_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2074 SOURCE cnn.cpp:104 VARIABLE add_ln104_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2084 SOURCE cnn.cpp:104 VARIABLE mul_ln104_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2084 SOURCE cnn.cpp:104 VARIABLE add_ln104_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2094 SOURCE cnn.cpp:104 VARIABLE mul_ln104_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2094 SOURCE cnn.cpp:104 VARIABLE add_ln104_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2104 SOURCE cnn.cpp:104 VARIABLE mul_ln104_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_22ns_22_4_1_U2104 SOURCE cnn.cpp:104 VARIABLE add_ln104_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 329 BRAM 14 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (1):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location cnn.cpp:17:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc cnn.cpp:17:16 msg_body {array_partition dim=2 type=complete  variable=local_input 1 cnn cnn.cpp:17:16 local_input}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.095 seconds; current allocated memory: 1.069 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
Execute       syn_report -model cnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 293.30 MHz
Command     autosyn done; 61.275 sec.
Command   csynth_design done; 82.965 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 42 seconds. CPU system time: 7 seconds. Elapsed time: 82.965 seconds; current allocated memory: 982.492 MB.
Command ap_source done; 83.59 sec.
Execute cleanup_all 
Command cleanup_all done; 0.133 sec.
INFO-FLOW: Workspace C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1 opened at Tue Jan 28 03:39:56 +0330 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 0.331 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.412 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.536 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.119 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./cnn/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./cnn/solution1/directives.tcl
Execute     set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Lenovo/Desktop/aaaaaaaaaaaaaaaaaaaa/cnn/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 6.904 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.692 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.692 seconds; current allocated memory: 0.426 MB.
Command ap_source done; 9.394 sec.
Execute cleanup_all 
