    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LED
LED__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
LED__0__MASK EQU 0x80
LED__0__PC EQU CYREG_PRT1_PC7
LED__0__PORT EQU 1
LED__0__SHIFT EQU 7
LED__AG EQU CYREG_PRT1_AG
LED__AMUX EQU CYREG_PRT1_AMUX
LED__BIE EQU CYREG_PRT1_BIE
LED__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED__BYP EQU CYREG_PRT1_BYP
LED__CTL EQU CYREG_PRT1_CTL
LED__DM0 EQU CYREG_PRT1_DM0
LED__DM1 EQU CYREG_PRT1_DM1
LED__DM2 EQU CYREG_PRT1_DM2
LED__DR EQU CYREG_PRT1_DR
LED__INP_DIS EQU CYREG_PRT1_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT1_LCD_EN
LED__MASK EQU 0x80
LED__PORT EQU 1
LED__PRT EQU CYREG_PRT1_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 7
LED__SLW EQU CYREG_PRT1_SLW

; P1_02
P1_02__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
P1_02__0__MASK EQU 0x04
P1_02__0__PC EQU CYREG_PRT1_PC2
P1_02__0__PORT EQU 1
P1_02__0__SHIFT EQU 2
P1_02__AG EQU CYREG_PRT1_AG
P1_02__AMUX EQU CYREG_PRT1_AMUX
P1_02__BIE EQU CYREG_PRT1_BIE
P1_02__BIT_MASK EQU CYREG_PRT1_BIT_MASK
P1_02__BYP EQU CYREG_PRT1_BYP
P1_02__CTL EQU CYREG_PRT1_CTL
P1_02__DM0 EQU CYREG_PRT1_DM0
P1_02__DM1 EQU CYREG_PRT1_DM1
P1_02__DM2 EQU CYREG_PRT1_DM2
P1_02__DR EQU CYREG_PRT1_DR
P1_02__INP_DIS EQU CYREG_PRT1_INP_DIS
P1_02__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
P1_02__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
P1_02__LCD_EN EQU CYREG_PRT1_LCD_EN
P1_02__MASK EQU 0x04
P1_02__PORT EQU 1
P1_02__PRT EQU CYREG_PRT1_PRT
P1_02__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
P1_02__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
P1_02__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
P1_02__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
P1_02__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
P1_02__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
P1_02__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
P1_02__PS EQU CYREG_PRT1_PS
P1_02__SHIFT EQU 2
P1_02__SLW EQU CYREG_PRT1_SLW

; P1_03
P1_03__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
P1_03__0__MASK EQU 0x01
P1_03__0__PC EQU CYREG_PRT5_PC0
P1_03__0__PORT EQU 5
P1_03__0__SHIFT EQU 0
P1_03__AG EQU CYREG_PRT5_AG
P1_03__AMUX EQU CYREG_PRT5_AMUX
P1_03__BIE EQU CYREG_PRT5_BIE
P1_03__BIT_MASK EQU CYREG_PRT5_BIT_MASK
P1_03__BYP EQU CYREG_PRT5_BYP
P1_03__CTL EQU CYREG_PRT5_CTL
P1_03__DM0 EQU CYREG_PRT5_DM0
P1_03__DM1 EQU CYREG_PRT5_DM1
P1_03__DM2 EQU CYREG_PRT5_DM2
P1_03__DR EQU CYREG_PRT5_DR
P1_03__INP_DIS EQU CYREG_PRT5_INP_DIS
P1_03__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
P1_03__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
P1_03__LCD_EN EQU CYREG_PRT5_LCD_EN
P1_03__MASK EQU 0x01
P1_03__PORT EQU 5
P1_03__PRT EQU CYREG_PRT5_PRT
P1_03__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
P1_03__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
P1_03__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
P1_03__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
P1_03__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
P1_03__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
P1_03__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
P1_03__PS EQU CYREG_PRT5_PS
P1_03__SHIFT EQU 0
P1_03__SLW EQU CYREG_PRT5_SLW

; P1_04
P1_04__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
P1_04__0__MASK EQU 0x40
P1_04__0__PC EQU CYREG_PRT6_PC6
P1_04__0__PORT EQU 6
P1_04__0__SHIFT EQU 6
P1_04__AG EQU CYREG_PRT6_AG
P1_04__AMUX EQU CYREG_PRT6_AMUX
P1_04__BIE EQU CYREG_PRT6_BIE
P1_04__BIT_MASK EQU CYREG_PRT6_BIT_MASK
P1_04__BYP EQU CYREG_PRT6_BYP
P1_04__CTL EQU CYREG_PRT6_CTL
P1_04__DM0 EQU CYREG_PRT6_DM0
P1_04__DM1 EQU CYREG_PRT6_DM1
P1_04__DM2 EQU CYREG_PRT6_DM2
P1_04__DR EQU CYREG_PRT6_DR
P1_04__INP_DIS EQU CYREG_PRT6_INP_DIS
P1_04__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
P1_04__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
P1_04__LCD_EN EQU CYREG_PRT6_LCD_EN
P1_04__MASK EQU 0x40
P1_04__PORT EQU 6
P1_04__PRT EQU CYREG_PRT6_PRT
P1_04__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
P1_04__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
P1_04__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
P1_04__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
P1_04__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
P1_04__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
P1_04__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
P1_04__PS EQU CYREG_PRT6_PS
P1_04__SHIFT EQU 6
P1_04__SLW EQU CYREG_PRT6_SLW

; P1_05
P1_05__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
P1_05__0__MASK EQU 0x20
P1_05__0__PC EQU CYREG_PRT12_PC5
P1_05__0__PORT EQU 12
P1_05__0__SHIFT EQU 5
P1_05__AG EQU CYREG_PRT12_AG
P1_05__BIE EQU CYREG_PRT12_BIE
P1_05__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P1_05__BYP EQU CYREG_PRT12_BYP
P1_05__DM0 EQU CYREG_PRT12_DM0
P1_05__DM1 EQU CYREG_PRT12_DM1
P1_05__DM2 EQU CYREG_PRT12_DM2
P1_05__DR EQU CYREG_PRT12_DR
P1_05__INP_DIS EQU CYREG_PRT12_INP_DIS
P1_05__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P1_05__MASK EQU 0x20
P1_05__PORT EQU 12
P1_05__PRT EQU CYREG_PRT12_PRT
P1_05__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P1_05__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P1_05__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P1_05__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P1_05__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P1_05__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P1_05__PS EQU CYREG_PRT12_PS
P1_05__SHIFT EQU 5
P1_05__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P1_05__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P1_05__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P1_05__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P1_05__SLW EQU CYREG_PRT12_SLW

; P1_06
P1_06__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
P1_06__0__MASK EQU 0x80
P1_06__0__PC EQU CYREG_PRT2_PC7
P1_06__0__PORT EQU 2
P1_06__0__SHIFT EQU 7
P1_06__AG EQU CYREG_PRT2_AG
P1_06__AMUX EQU CYREG_PRT2_AMUX
P1_06__BIE EQU CYREG_PRT2_BIE
P1_06__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P1_06__BYP EQU CYREG_PRT2_BYP
P1_06__CTL EQU CYREG_PRT2_CTL
P1_06__DM0 EQU CYREG_PRT2_DM0
P1_06__DM1 EQU CYREG_PRT2_DM1
P1_06__DM2 EQU CYREG_PRT2_DM2
P1_06__DR EQU CYREG_PRT2_DR
P1_06__INP_DIS EQU CYREG_PRT2_INP_DIS
P1_06__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P1_06__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P1_06__LCD_EN EQU CYREG_PRT2_LCD_EN
P1_06__MASK EQU 0x80
P1_06__PORT EQU 2
P1_06__PRT EQU CYREG_PRT2_PRT
P1_06__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P1_06__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P1_06__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P1_06__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P1_06__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P1_06__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P1_06__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P1_06__PS EQU CYREG_PRT2_PS
P1_06__SHIFT EQU 7
P1_06__SLW EQU CYREG_PRT2_SLW

; P1_07
P1_07__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
P1_07__0__MASK EQU 0x08
P1_07__0__PC EQU CYREG_PRT2_PC3
P1_07__0__PORT EQU 2
P1_07__0__SHIFT EQU 3
P1_07__AG EQU CYREG_PRT2_AG
P1_07__AMUX EQU CYREG_PRT2_AMUX
P1_07__BIE EQU CYREG_PRT2_BIE
P1_07__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P1_07__BYP EQU CYREG_PRT2_BYP
P1_07__CTL EQU CYREG_PRT2_CTL
P1_07__DM0 EQU CYREG_PRT2_DM0
P1_07__DM1 EQU CYREG_PRT2_DM1
P1_07__DM2 EQU CYREG_PRT2_DM2
P1_07__DR EQU CYREG_PRT2_DR
P1_07__INP_DIS EQU CYREG_PRT2_INP_DIS
P1_07__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P1_07__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P1_07__LCD_EN EQU CYREG_PRT2_LCD_EN
P1_07__MASK EQU 0x08
P1_07__PORT EQU 2
P1_07__PRT EQU CYREG_PRT2_PRT
P1_07__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P1_07__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P1_07__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P1_07__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P1_07__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P1_07__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P1_07__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P1_07__PS EQU CYREG_PRT2_PS
P1_07__SHIFT EQU 3
P1_07__SLW EQU CYREG_PRT2_SLW

; P1_08
P1_08__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
P1_08__0__MASK EQU 0x20
P1_08__0__PC EQU CYREG_IO_PC_PRT15_PC5
P1_08__0__PORT EQU 15
P1_08__0__SHIFT EQU 5
P1_08__AG EQU CYREG_PRT15_AG
P1_08__AMUX EQU CYREG_PRT15_AMUX
P1_08__BIE EQU CYREG_PRT15_BIE
P1_08__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P1_08__BYP EQU CYREG_PRT15_BYP
P1_08__CTL EQU CYREG_PRT15_CTL
P1_08__DM0 EQU CYREG_PRT15_DM0
P1_08__DM1 EQU CYREG_PRT15_DM1
P1_08__DM2 EQU CYREG_PRT15_DM2
P1_08__DR EQU CYREG_PRT15_DR
P1_08__INP_DIS EQU CYREG_PRT15_INP_DIS
P1_08__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P1_08__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P1_08__LCD_EN EQU CYREG_PRT15_LCD_EN
P1_08__MASK EQU 0x20
P1_08__PORT EQU 15
P1_08__PRT EQU CYREG_PRT15_PRT
P1_08__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P1_08__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P1_08__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P1_08__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P1_08__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P1_08__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P1_08__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P1_08__PS EQU CYREG_PRT15_PS
P1_08__SHIFT EQU 5
P1_08__SLW EQU CYREG_PRT15_SLW

; P1_09
P1_09__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
P1_09__0__MASK EQU 0x04
P1_09__0__PC EQU CYREG_PRT6_PC2
P1_09__0__PORT EQU 6
P1_09__0__SHIFT EQU 2
P1_09__AG EQU CYREG_PRT6_AG
P1_09__AMUX EQU CYREG_PRT6_AMUX
P1_09__BIE EQU CYREG_PRT6_BIE
P1_09__BIT_MASK EQU CYREG_PRT6_BIT_MASK
P1_09__BYP EQU CYREG_PRT6_BYP
P1_09__CTL EQU CYREG_PRT6_CTL
P1_09__DM0 EQU CYREG_PRT6_DM0
P1_09__DM1 EQU CYREG_PRT6_DM1
P1_09__DM2 EQU CYREG_PRT6_DM2
P1_09__DR EQU CYREG_PRT6_DR
P1_09__INP_DIS EQU CYREG_PRT6_INP_DIS
P1_09__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
P1_09__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
P1_09__LCD_EN EQU CYREG_PRT6_LCD_EN
P1_09__MASK EQU 0x04
P1_09__PORT EQU 6
P1_09__PRT EQU CYREG_PRT6_PRT
P1_09__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
P1_09__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
P1_09__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
P1_09__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
P1_09__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
P1_09__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
P1_09__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
P1_09__PS EQU CYREG_PRT6_PS
P1_09__SHIFT EQU 2
P1_09__SLW EQU CYREG_PRT6_SLW

; P1_10
P1_10__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
P1_10__0__MASK EQU 0x01
P1_10__0__PC EQU CYREG_PRT6_PC0
P1_10__0__PORT EQU 6
P1_10__0__SHIFT EQU 0
P1_10__AG EQU CYREG_PRT6_AG
P1_10__AMUX EQU CYREG_PRT6_AMUX
P1_10__BIE EQU CYREG_PRT6_BIE
P1_10__BIT_MASK EQU CYREG_PRT6_BIT_MASK
P1_10__BYP EQU CYREG_PRT6_BYP
P1_10__CTL EQU CYREG_PRT6_CTL
P1_10__DM0 EQU CYREG_PRT6_DM0
P1_10__DM1 EQU CYREG_PRT6_DM1
P1_10__DM2 EQU CYREG_PRT6_DM2
P1_10__DR EQU CYREG_PRT6_DR
P1_10__INP_DIS EQU CYREG_PRT6_INP_DIS
P1_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
P1_10__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
P1_10__LCD_EN EQU CYREG_PRT6_LCD_EN
P1_10__MASK EQU 0x01
P1_10__PORT EQU 6
P1_10__PRT EQU CYREG_PRT6_PRT
P1_10__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
P1_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
P1_10__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
P1_10__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
P1_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
P1_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
P1_10__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
P1_10__PS EQU CYREG_PRT6_PS
P1_10__SHIFT EQU 0
P1_10__SLW EQU CYREG_PRT6_SLW

; P1_11
P1_11__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
P1_11__0__MASK EQU 0x20
P1_11__0__PC EQU CYREG_PRT4_PC5
P1_11__0__PORT EQU 4
P1_11__0__SHIFT EQU 5
P1_11__AG EQU CYREG_PRT4_AG
P1_11__AMUX EQU CYREG_PRT4_AMUX
P1_11__BIE EQU CYREG_PRT4_BIE
P1_11__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_11__BYP EQU CYREG_PRT4_BYP
P1_11__CTL EQU CYREG_PRT4_CTL
P1_11__DM0 EQU CYREG_PRT4_DM0
P1_11__DM1 EQU CYREG_PRT4_DM1
P1_11__DM2 EQU CYREG_PRT4_DM2
P1_11__DR EQU CYREG_PRT4_DR
P1_11__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_11__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_11__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_11__MASK EQU 0x20
P1_11__PORT EQU 4
P1_11__PRT EQU CYREG_PRT4_PRT
P1_11__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_11__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_11__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_11__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_11__PS EQU CYREG_PRT4_PS
P1_11__SHIFT EQU 5
P1_11__SLW EQU CYREG_PRT4_SLW

; P1_12
P1_12__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
P1_12__0__MASK EQU 0x04
P1_12__0__PC EQU CYREG_PRT4_PC2
P1_12__0__PORT EQU 4
P1_12__0__SHIFT EQU 2
P1_12__AG EQU CYREG_PRT4_AG
P1_12__AMUX EQU CYREG_PRT4_AMUX
P1_12__BIE EQU CYREG_PRT4_BIE
P1_12__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_12__BYP EQU CYREG_PRT4_BYP
P1_12__CTL EQU CYREG_PRT4_CTL
P1_12__DM0 EQU CYREG_PRT4_DM0
P1_12__DM1 EQU CYREG_PRT4_DM1
P1_12__DM2 EQU CYREG_PRT4_DM2
P1_12__DR EQU CYREG_PRT4_DR
P1_12__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_12__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_12__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_12__MASK EQU 0x04
P1_12__PORT EQU 4
P1_12__PRT EQU CYREG_PRT4_PRT
P1_12__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_12__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_12__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_12__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_12__PS EQU CYREG_PRT4_PS
P1_12__SHIFT EQU 2
P1_12__SLW EQU CYREG_PRT4_SLW

; P1_13
P1_13__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
P1_13__0__MASK EQU 0x20
P1_13__0__PC EQU CYREG_PRT0_PC5
P1_13__0__PORT EQU 0
P1_13__0__SHIFT EQU 5
P1_13__AG EQU CYREG_PRT0_AG
P1_13__AMUX EQU CYREG_PRT0_AMUX
P1_13__BIE EQU CYREG_PRT0_BIE
P1_13__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_13__BYP EQU CYREG_PRT0_BYP
P1_13__CTL EQU CYREG_PRT0_CTL
P1_13__DM0 EQU CYREG_PRT0_DM0
P1_13__DM1 EQU CYREG_PRT0_DM1
P1_13__DM2 EQU CYREG_PRT0_DM2
P1_13__DR EQU CYREG_PRT0_DR
P1_13__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_13__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_13__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_13__MASK EQU 0x20
P1_13__PORT EQU 0
P1_13__PRT EQU CYREG_PRT0_PRT
P1_13__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_13__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_13__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_13__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_13__PS EQU CYREG_PRT0_PS
P1_13__SHIFT EQU 5
P1_13__SLW EQU CYREG_PRT0_SLW

; P1_14
P1_14__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
P1_14__0__MASK EQU 0x04
P1_14__0__PC EQU CYREG_PRT0_PC2
P1_14__0__PORT EQU 0
P1_14__0__SHIFT EQU 2
P1_14__AG EQU CYREG_PRT0_AG
P1_14__AMUX EQU CYREG_PRT0_AMUX
P1_14__BIE EQU CYREG_PRT0_BIE
P1_14__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_14__BYP EQU CYREG_PRT0_BYP
P1_14__CTL EQU CYREG_PRT0_CTL
P1_14__DM0 EQU CYREG_PRT0_DM0
P1_14__DM1 EQU CYREG_PRT0_DM1
P1_14__DM2 EQU CYREG_PRT0_DM2
P1_14__DR EQU CYREG_PRT0_DR
P1_14__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_14__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_14__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_14__MASK EQU 0x04
P1_14__PORT EQU 0
P1_14__PRT EQU CYREG_PRT0_PRT
P1_14__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_14__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_14__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_14__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_14__PS EQU CYREG_PRT0_PS
P1_14__SHIFT EQU 2
P1_14__SLW EQU CYREG_PRT0_SLW

; P1_15
P1_15__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
P1_15__0__MASK EQU 0x02
P1_15__0__PC EQU CYREG_PRT4_PC1
P1_15__0__PORT EQU 4
P1_15__0__SHIFT EQU 1
P1_15__AG EQU CYREG_PRT4_AG
P1_15__AMUX EQU CYREG_PRT4_AMUX
P1_15__BIE EQU CYREG_PRT4_BIE
P1_15__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_15__BYP EQU CYREG_PRT4_BYP
P1_15__CTL EQU CYREG_PRT4_CTL
P1_15__DM0 EQU CYREG_PRT4_DM0
P1_15__DM1 EQU CYREG_PRT4_DM1
P1_15__DM2 EQU CYREG_PRT4_DM2
P1_15__DR EQU CYREG_PRT4_DR
P1_15__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_15__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_15__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_15__MASK EQU 0x02
P1_15__PORT EQU 4
P1_15__PRT EQU CYREG_PRT4_PRT
P1_15__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_15__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_15__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_15__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_15__PS EQU CYREG_PRT4_PS
P1_15__SHIFT EQU 1
P1_15__SLW EQU CYREG_PRT4_SLW

; P1_16
P1_16__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
P1_16__0__MASK EQU 0x04
P1_16__0__PC EQU CYREG_PRT12_PC2
P1_16__0__PORT EQU 12
P1_16__0__SHIFT EQU 2
P1_16__AG EQU CYREG_PRT12_AG
P1_16__BIE EQU CYREG_PRT12_BIE
P1_16__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P1_16__BYP EQU CYREG_PRT12_BYP
P1_16__DM0 EQU CYREG_PRT12_DM0
P1_16__DM1 EQU CYREG_PRT12_DM1
P1_16__DM2 EQU CYREG_PRT12_DM2
P1_16__DR EQU CYREG_PRT12_DR
P1_16__INP_DIS EQU CYREG_PRT12_INP_DIS
P1_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P1_16__MASK EQU 0x04
P1_16__PORT EQU 12
P1_16__PRT EQU CYREG_PRT12_PRT
P1_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P1_16__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P1_16__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P1_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P1_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P1_16__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P1_16__PS EQU CYREG_PRT12_PS
P1_16__SHIFT EQU 2
P1_16__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P1_16__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P1_16__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P1_16__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P1_16__SLW EQU CYREG_PRT12_SLW

; P1_17
P1_17__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
P1_17__0__MASK EQU 0x02
P1_17__0__PC EQU CYREG_PRT12_PC1
P1_17__0__PORT EQU 12
P1_17__0__SHIFT EQU 1
P1_17__AG EQU CYREG_PRT12_AG
P1_17__BIE EQU CYREG_PRT12_BIE
P1_17__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P1_17__BYP EQU CYREG_PRT12_BYP
P1_17__DM0 EQU CYREG_PRT12_DM0
P1_17__DM1 EQU CYREG_PRT12_DM1
P1_17__DM2 EQU CYREG_PRT12_DM2
P1_17__DR EQU CYREG_PRT12_DR
P1_17__INP_DIS EQU CYREG_PRT12_INP_DIS
P1_17__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P1_17__MASK EQU 0x02
P1_17__PORT EQU 12
P1_17__PRT EQU CYREG_PRT12_PRT
P1_17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P1_17__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P1_17__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P1_17__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P1_17__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P1_17__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P1_17__PS EQU CYREG_PRT12_PS
P1_17__SHIFT EQU 1
P1_17__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P1_17__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P1_17__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P1_17__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P1_17__SLW EQU CYREG_PRT12_SLW

; P1_18
P1_18__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
P1_18__0__MASK EQU 0x40
P1_18__0__PC EQU CYREG_PRT3_PC6
P1_18__0__PORT EQU 3
P1_18__0__SHIFT EQU 6
P1_18__AG EQU CYREG_PRT3_AG
P1_18__AMUX EQU CYREG_PRT3_AMUX
P1_18__BIE EQU CYREG_PRT3_BIE
P1_18__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_18__BYP EQU CYREG_PRT3_BYP
P1_18__CTL EQU CYREG_PRT3_CTL
P1_18__DM0 EQU CYREG_PRT3_DM0
P1_18__DM1 EQU CYREG_PRT3_DM1
P1_18__DM2 EQU CYREG_PRT3_DM2
P1_18__DR EQU CYREG_PRT3_DR
P1_18__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_18__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_18__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_18__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_18__MASK EQU 0x40
P1_18__PORT EQU 3
P1_18__PRT EQU CYREG_PRT3_PRT
P1_18__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_18__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_18__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_18__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_18__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_18__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_18__PS EQU CYREG_PRT3_PS
P1_18__SHIFT EQU 6
P1_18__SLW EQU CYREG_PRT3_SLW

; P1_19
P1_19__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
P1_19__0__MASK EQU 0x08
P1_19__0__PC EQU CYREG_PRT3_PC3
P1_19__0__PORT EQU 3
P1_19__0__SHIFT EQU 3
P1_19__AG EQU CYREG_PRT3_AG
P1_19__AMUX EQU CYREG_PRT3_AMUX
P1_19__BIE EQU CYREG_PRT3_BIE
P1_19__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_19__BYP EQU CYREG_PRT3_BYP
P1_19__CTL EQU CYREG_PRT3_CTL
P1_19__DM0 EQU CYREG_PRT3_DM0
P1_19__DM1 EQU CYREG_PRT3_DM1
P1_19__DM2 EQU CYREG_PRT3_DM2
P1_19__DR EQU CYREG_PRT3_DR
P1_19__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_19__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_19__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_19__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_19__MASK EQU 0x08
P1_19__PORT EQU 3
P1_19__PRT EQU CYREG_PRT3_PRT
P1_19__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_19__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_19__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_19__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_19__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_19__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_19__PS EQU CYREG_PRT3_PS
P1_19__SHIFT EQU 3
P1_19__SLW EQU CYREG_PRT3_SLW

; P1_20
P1_20__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
P1_20__0__MASK EQU 0x01
P1_20__0__PC EQU CYREG_PRT3_PC0
P1_20__0__PORT EQU 3
P1_20__0__SHIFT EQU 0
P1_20__AG EQU CYREG_PRT3_AG
P1_20__AMUX EQU CYREG_PRT3_AMUX
P1_20__BIE EQU CYREG_PRT3_BIE
P1_20__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_20__BYP EQU CYREG_PRT3_BYP
P1_20__CTL EQU CYREG_PRT3_CTL
P1_20__DM0 EQU CYREG_PRT3_DM0
P1_20__DM1 EQU CYREG_PRT3_DM1
P1_20__DM2 EQU CYREG_PRT3_DM2
P1_20__DR EQU CYREG_PRT3_DR
P1_20__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_20__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_20__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_20__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_20__MASK EQU 0x01
P1_20__PORT EQU 3
P1_20__PRT EQU CYREG_PRT3_PRT
P1_20__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_20__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_20__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_20__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_20__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_20__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_20__PS EQU CYREG_PRT3_PS
P1_20__SHIFT EQU 0
P1_20__SLW EQU CYREG_PRT3_SLW

; P1_23
P1_23__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
P1_23__0__MASK EQU 0x10
P1_23__0__PC EQU CYREG_PRT1_PC4
P1_23__0__PORT EQU 1
P1_23__0__SHIFT EQU 4
P1_23__AG EQU CYREG_PRT1_AG
P1_23__AMUX EQU CYREG_PRT1_AMUX
P1_23__BIE EQU CYREG_PRT1_BIE
P1_23__BIT_MASK EQU CYREG_PRT1_BIT_MASK
P1_23__BYP EQU CYREG_PRT1_BYP
P1_23__CTL EQU CYREG_PRT1_CTL
P1_23__DM0 EQU CYREG_PRT1_DM0
P1_23__DM1 EQU CYREG_PRT1_DM1
P1_23__DM2 EQU CYREG_PRT1_DM2
P1_23__DR EQU CYREG_PRT1_DR
P1_23__INP_DIS EQU CYREG_PRT1_INP_DIS
P1_23__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
P1_23__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
P1_23__LCD_EN EQU CYREG_PRT1_LCD_EN
P1_23__MASK EQU 0x10
P1_23__PORT EQU 1
P1_23__PRT EQU CYREG_PRT1_PRT
P1_23__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
P1_23__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
P1_23__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
P1_23__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
P1_23__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
P1_23__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
P1_23__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
P1_23__PS EQU CYREG_PRT1_PS
P1_23__SHIFT EQU 4
P1_23__SLW EQU CYREG_PRT1_SLW

; P1_24
P1_24__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
P1_24__0__MASK EQU 0x04
P1_24__0__PC EQU CYREG_PRT5_PC2
P1_24__0__PORT EQU 5
P1_24__0__SHIFT EQU 2
P1_24__AG EQU CYREG_PRT5_AG
P1_24__AMUX EQU CYREG_PRT5_AMUX
P1_24__BIE EQU CYREG_PRT5_BIE
P1_24__BIT_MASK EQU CYREG_PRT5_BIT_MASK
P1_24__BYP EQU CYREG_PRT5_BYP
P1_24__CTL EQU CYREG_PRT5_CTL
P1_24__DM0 EQU CYREG_PRT5_DM0
P1_24__DM1 EQU CYREG_PRT5_DM1
P1_24__DM2 EQU CYREG_PRT5_DM2
P1_24__DR EQU CYREG_PRT5_DR
P1_24__INP_DIS EQU CYREG_PRT5_INP_DIS
P1_24__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
P1_24__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
P1_24__LCD_EN EQU CYREG_PRT5_LCD_EN
P1_24__MASK EQU 0x04
P1_24__PORT EQU 5
P1_24__PRT EQU CYREG_PRT5_PRT
P1_24__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
P1_24__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
P1_24__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
P1_24__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
P1_24__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
P1_24__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
P1_24__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
P1_24__PS EQU CYREG_PRT5_PS
P1_24__SHIFT EQU 2
P1_24__SLW EQU CYREG_PRT5_SLW

; P1_25
P1_25__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
P1_25__0__MASK EQU 0x80
P1_25__0__PC EQU CYREG_PRT6_PC7
P1_25__0__PORT EQU 6
P1_25__0__SHIFT EQU 7
P1_25__AG EQU CYREG_PRT6_AG
P1_25__AMUX EQU CYREG_PRT6_AMUX
P1_25__BIE EQU CYREG_PRT6_BIE
P1_25__BIT_MASK EQU CYREG_PRT6_BIT_MASK
P1_25__BYP EQU CYREG_PRT6_BYP
P1_25__CTL EQU CYREG_PRT6_CTL
P1_25__DM0 EQU CYREG_PRT6_DM0
P1_25__DM1 EQU CYREG_PRT6_DM1
P1_25__DM2 EQU CYREG_PRT6_DM2
P1_25__DR EQU CYREG_PRT6_DR
P1_25__INP_DIS EQU CYREG_PRT6_INP_DIS
P1_25__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
P1_25__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
P1_25__LCD_EN EQU CYREG_PRT6_LCD_EN
P1_25__MASK EQU 0x80
P1_25__PORT EQU 6
P1_25__PRT EQU CYREG_PRT6_PRT
P1_25__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
P1_25__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
P1_25__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
P1_25__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
P1_25__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
P1_25__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
P1_25__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
P1_25__PS EQU CYREG_PRT6_PS
P1_25__SHIFT EQU 7
P1_25__SLW EQU CYREG_PRT6_SLW

; P1_26
P1_26__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
P1_26__0__MASK EQU 0x10
P1_26__0__PC EQU CYREG_PRT6_PC4
P1_26__0__PORT EQU 6
P1_26__0__SHIFT EQU 4
P1_26__AG EQU CYREG_PRT6_AG
P1_26__AMUX EQU CYREG_PRT6_AMUX
P1_26__BIE EQU CYREG_PRT6_BIE
P1_26__BIT_MASK EQU CYREG_PRT6_BIT_MASK
P1_26__BYP EQU CYREG_PRT6_BYP
P1_26__CTL EQU CYREG_PRT6_CTL
P1_26__DM0 EQU CYREG_PRT6_DM0
P1_26__DM1 EQU CYREG_PRT6_DM1
P1_26__DM2 EQU CYREG_PRT6_DM2
P1_26__DR EQU CYREG_PRT6_DR
P1_26__INP_DIS EQU CYREG_PRT6_INP_DIS
P1_26__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
P1_26__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
P1_26__LCD_EN EQU CYREG_PRT6_LCD_EN
P1_26__MASK EQU 0x10
P1_26__PORT EQU 6
P1_26__PRT EQU CYREG_PRT6_PRT
P1_26__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
P1_26__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
P1_26__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
P1_26__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
P1_26__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
P1_26__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
P1_26__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
P1_26__PS EQU CYREG_PRT6_PS
P1_26__SHIFT EQU 4
P1_26__SLW EQU CYREG_PRT6_SLW

; P1_27
P1_27__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
P1_27__0__MASK EQU 0x40
P1_27__0__PC EQU CYREG_PRT2_PC6
P1_27__0__PORT EQU 2
P1_27__0__SHIFT EQU 6
P1_27__AG EQU CYREG_PRT2_AG
P1_27__AMUX EQU CYREG_PRT2_AMUX
P1_27__BIE EQU CYREG_PRT2_BIE
P1_27__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P1_27__BYP EQU CYREG_PRT2_BYP
P1_27__CTL EQU CYREG_PRT2_CTL
P1_27__DM0 EQU CYREG_PRT2_DM0
P1_27__DM1 EQU CYREG_PRT2_DM1
P1_27__DM2 EQU CYREG_PRT2_DM2
P1_27__DR EQU CYREG_PRT2_DR
P1_27__INP_DIS EQU CYREG_PRT2_INP_DIS
P1_27__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P1_27__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P1_27__LCD_EN EQU CYREG_PRT2_LCD_EN
P1_27__MASK EQU 0x40
P1_27__PORT EQU 2
P1_27__PRT EQU CYREG_PRT2_PRT
P1_27__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P1_27__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P1_27__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P1_27__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P1_27__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P1_27__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P1_27__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P1_27__PS EQU CYREG_PRT2_PS
P1_27__SHIFT EQU 6
P1_27__SLW EQU CYREG_PRT2_SLW

; P1_28
P1_28__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
P1_28__0__MASK EQU 0x10
P1_28__0__PC EQU CYREG_PRT2_PC4
P1_28__0__PORT EQU 2
P1_28__0__SHIFT EQU 4
P1_28__AG EQU CYREG_PRT2_AG
P1_28__AMUX EQU CYREG_PRT2_AMUX
P1_28__BIE EQU CYREG_PRT2_BIE
P1_28__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P1_28__BYP EQU CYREG_PRT2_BYP
P1_28__CTL EQU CYREG_PRT2_CTL
P1_28__DM0 EQU CYREG_PRT2_DM0
P1_28__DM1 EQU CYREG_PRT2_DM1
P1_28__DM2 EQU CYREG_PRT2_DM2
P1_28__DR EQU CYREG_PRT2_DR
P1_28__INP_DIS EQU CYREG_PRT2_INP_DIS
P1_28__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P1_28__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P1_28__LCD_EN EQU CYREG_PRT2_LCD_EN
P1_28__MASK EQU 0x10
P1_28__PORT EQU 2
P1_28__PRT EQU CYREG_PRT2_PRT
P1_28__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P1_28__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P1_28__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P1_28__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P1_28__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P1_28__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P1_28__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P1_28__PS EQU CYREG_PRT2_PS
P1_28__SHIFT EQU 4
P1_28__SLW EQU CYREG_PRT2_SLW

; P1_29
P1_29__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
P1_29__0__MASK EQU 0x02
P1_29__0__PC EQU CYREG_PRT2_PC1
P1_29__0__PORT EQU 2
P1_29__0__SHIFT EQU 1
P1_29__AG EQU CYREG_PRT2_AG
P1_29__AMUX EQU CYREG_PRT2_AMUX
P1_29__BIE EQU CYREG_PRT2_BIE
P1_29__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P1_29__BYP EQU CYREG_PRT2_BYP
P1_29__CTL EQU CYREG_PRT2_CTL
P1_29__DM0 EQU CYREG_PRT2_DM0
P1_29__DM1 EQU CYREG_PRT2_DM1
P1_29__DM2 EQU CYREG_PRT2_DM2
P1_29__DR EQU CYREG_PRT2_DR
P1_29__INP_DIS EQU CYREG_PRT2_INP_DIS
P1_29__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P1_29__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P1_29__LCD_EN EQU CYREG_PRT2_LCD_EN
P1_29__MASK EQU 0x02
P1_29__PORT EQU 2
P1_29__PRT EQU CYREG_PRT2_PRT
P1_29__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P1_29__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P1_29__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P1_29__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P1_29__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P1_29__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P1_29__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P1_29__PS EQU CYREG_PRT2_PS
P1_29__SHIFT EQU 1
P1_29__SLW EQU CYREG_PRT2_SLW

; P1_30
P1_30__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
P1_30__0__MASK EQU 0x10
P1_30__0__PC EQU CYREG_IO_PC_PRT15_PC4
P1_30__0__PORT EQU 15
P1_30__0__SHIFT EQU 4
P1_30__AG EQU CYREG_PRT15_AG
P1_30__AMUX EQU CYREG_PRT15_AMUX
P1_30__BIE EQU CYREG_PRT15_BIE
P1_30__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P1_30__BYP EQU CYREG_PRT15_BYP
P1_30__CTL EQU CYREG_PRT15_CTL
P1_30__DM0 EQU CYREG_PRT15_DM0
P1_30__DM1 EQU CYREG_PRT15_DM1
P1_30__DM2 EQU CYREG_PRT15_DM2
P1_30__DR EQU CYREG_PRT15_DR
P1_30__INP_DIS EQU CYREG_PRT15_INP_DIS
P1_30__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P1_30__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P1_30__LCD_EN EQU CYREG_PRT15_LCD_EN
P1_30__MASK EQU 0x10
P1_30__PORT EQU 15
P1_30__PRT EQU CYREG_PRT15_PRT
P1_30__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P1_30__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P1_30__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P1_30__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P1_30__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P1_30__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P1_30__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P1_30__PS EQU CYREG_PRT15_PS
P1_30__SHIFT EQU 4
P1_30__SLW EQU CYREG_PRT15_SLW

; P1_31
P1_31__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
P1_31__0__MASK EQU 0x02
P1_31__0__PC EQU CYREG_PRT6_PC1
P1_31__0__PORT EQU 6
P1_31__0__SHIFT EQU 1
P1_31__AG EQU CYREG_PRT6_AG
P1_31__AMUX EQU CYREG_PRT6_AMUX
P1_31__BIE EQU CYREG_PRT6_BIE
P1_31__BIT_MASK EQU CYREG_PRT6_BIT_MASK
P1_31__BYP EQU CYREG_PRT6_BYP
P1_31__CTL EQU CYREG_PRT6_CTL
P1_31__DM0 EQU CYREG_PRT6_DM0
P1_31__DM1 EQU CYREG_PRT6_DM1
P1_31__DM2 EQU CYREG_PRT6_DM2
P1_31__DR EQU CYREG_PRT6_DR
P1_31__INP_DIS EQU CYREG_PRT6_INP_DIS
P1_31__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
P1_31__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
P1_31__LCD_EN EQU CYREG_PRT6_LCD_EN
P1_31__MASK EQU 0x02
P1_31__PORT EQU 6
P1_31__PRT EQU CYREG_PRT6_PRT
P1_31__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
P1_31__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
P1_31__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
P1_31__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
P1_31__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
P1_31__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
P1_31__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
P1_31__PS EQU CYREG_PRT6_PS
P1_31__SHIFT EQU 1
P1_31__SLW EQU CYREG_PRT6_SLW

; P1_32
P1_32__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
P1_32__0__MASK EQU 0x40
P1_32__0__PC EQU CYREG_PRT4_PC6
P1_32__0__PORT EQU 4
P1_32__0__SHIFT EQU 6
P1_32__AG EQU CYREG_PRT4_AG
P1_32__AMUX EQU CYREG_PRT4_AMUX
P1_32__BIE EQU CYREG_PRT4_BIE
P1_32__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_32__BYP EQU CYREG_PRT4_BYP
P1_32__CTL EQU CYREG_PRT4_CTL
P1_32__DM0 EQU CYREG_PRT4_DM0
P1_32__DM1 EQU CYREG_PRT4_DM1
P1_32__DM2 EQU CYREG_PRT4_DM2
P1_32__DR EQU CYREG_PRT4_DR
P1_32__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_32__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_32__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_32__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_32__MASK EQU 0x40
P1_32__PORT EQU 4
P1_32__PRT EQU CYREG_PRT4_PRT
P1_32__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_32__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_32__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_32__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_32__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_32__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_32__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_32__PS EQU CYREG_PRT4_PS
P1_32__SHIFT EQU 6
P1_32__SLW EQU CYREG_PRT4_SLW

; P1_33
P1_33__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
P1_33__0__MASK EQU 0x08
P1_33__0__PC EQU CYREG_PRT4_PC3
P1_33__0__PORT EQU 4
P1_33__0__SHIFT EQU 3
P1_33__AG EQU CYREG_PRT4_AG
P1_33__AMUX EQU CYREG_PRT4_AMUX
P1_33__BIE EQU CYREG_PRT4_BIE
P1_33__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_33__BYP EQU CYREG_PRT4_BYP
P1_33__CTL EQU CYREG_PRT4_CTL
P1_33__DM0 EQU CYREG_PRT4_DM0
P1_33__DM1 EQU CYREG_PRT4_DM1
P1_33__DM2 EQU CYREG_PRT4_DM2
P1_33__DR EQU CYREG_PRT4_DR
P1_33__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_33__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_33__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_33__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_33__MASK EQU 0x08
P1_33__PORT EQU 4
P1_33__PRT EQU CYREG_PRT4_PRT
P1_33__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_33__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_33__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_33__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_33__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_33__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_33__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_33__PS EQU CYREG_PRT4_PS
P1_33__SHIFT EQU 3
P1_33__SLW EQU CYREG_PRT4_SLW

; P1_34
P1_34__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
P1_34__0__MASK EQU 0x40
P1_34__0__PC EQU CYREG_PRT0_PC6
P1_34__0__PORT EQU 0
P1_34__0__SHIFT EQU 6
P1_34__AG EQU CYREG_PRT0_AG
P1_34__AMUX EQU CYREG_PRT0_AMUX
P1_34__BIE EQU CYREG_PRT0_BIE
P1_34__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_34__BYP EQU CYREG_PRT0_BYP
P1_34__CTL EQU CYREG_PRT0_CTL
P1_34__DM0 EQU CYREG_PRT0_DM0
P1_34__DM1 EQU CYREG_PRT0_DM1
P1_34__DM2 EQU CYREG_PRT0_DM2
P1_34__DR EQU CYREG_PRT0_DR
P1_34__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_34__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_34__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_34__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_34__MASK EQU 0x40
P1_34__PORT EQU 0
P1_34__PRT EQU CYREG_PRT0_PRT
P1_34__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_34__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_34__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_34__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_34__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_34__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_34__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_34__PS EQU CYREG_PRT0_PS
P1_34__SHIFT EQU 6
P1_34__SLW EQU CYREG_PRT0_SLW

; P1_35
P1_35__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
P1_35__0__MASK EQU 0x08
P1_35__0__PC EQU CYREG_PRT0_PC3
P1_35__0__PORT EQU 0
P1_35__0__SHIFT EQU 3
P1_35__AG EQU CYREG_PRT0_AG
P1_35__AMUX EQU CYREG_PRT0_AMUX
P1_35__BIE EQU CYREG_PRT0_BIE
P1_35__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_35__BYP EQU CYREG_PRT0_BYP
P1_35__CTL EQU CYREG_PRT0_CTL
P1_35__DM0 EQU CYREG_PRT0_DM0
P1_35__DM1 EQU CYREG_PRT0_DM1
P1_35__DM2 EQU CYREG_PRT0_DM2
P1_35__DR EQU CYREG_PRT0_DR
P1_35__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_35__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_35__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_35__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_35__MASK EQU 0x08
P1_35__PORT EQU 0
P1_35__PRT EQU CYREG_PRT0_PRT
P1_35__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_35__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_35__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_35__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_35__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_35__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_35__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_35__PS EQU CYREG_PRT0_PS
P1_35__SHIFT EQU 3
P1_35__SLW EQU CYREG_PRT0_SLW

; P1_36
P1_36__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
P1_36__0__MASK EQU 0x01
P1_36__0__PC EQU CYREG_PRT0_PC0
P1_36__0__PORT EQU 0
P1_36__0__SHIFT EQU 0
P1_36__AG EQU CYREG_PRT0_AG
P1_36__AMUX EQU CYREG_PRT0_AMUX
P1_36__BIE EQU CYREG_PRT0_BIE
P1_36__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_36__BYP EQU CYREG_PRT0_BYP
P1_36__CTL EQU CYREG_PRT0_CTL
P1_36__DM0 EQU CYREG_PRT0_DM0
P1_36__DM1 EQU CYREG_PRT0_DM1
P1_36__DM2 EQU CYREG_PRT0_DM2
P1_36__DR EQU CYREG_PRT0_DR
P1_36__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_36__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_36__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_36__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_36__MASK EQU 0x01
P1_36__PORT EQU 0
P1_36__PRT EQU CYREG_PRT0_PRT
P1_36__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_36__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_36__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_36__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_36__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_36__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_36__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_36__PS EQU CYREG_PRT0_PS
P1_36__SHIFT EQU 0
P1_36__SLW EQU CYREG_PRT0_SLW

; P1_37
P1_37__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
P1_37__0__MASK EQU 0x08
P1_37__0__PC EQU CYREG_PRT12_PC3
P1_37__0__PORT EQU 12
P1_37__0__SHIFT EQU 3
P1_37__AG EQU CYREG_PRT12_AG
P1_37__BIE EQU CYREG_PRT12_BIE
P1_37__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P1_37__BYP EQU CYREG_PRT12_BYP
P1_37__DM0 EQU CYREG_PRT12_DM0
P1_37__DM1 EQU CYREG_PRT12_DM1
P1_37__DM2 EQU CYREG_PRT12_DM2
P1_37__DR EQU CYREG_PRT12_DR
P1_37__INP_DIS EQU CYREG_PRT12_INP_DIS
P1_37__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P1_37__MASK EQU 0x08
P1_37__PORT EQU 12
P1_37__PRT EQU CYREG_PRT12_PRT
P1_37__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P1_37__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P1_37__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P1_37__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P1_37__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P1_37__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P1_37__PS EQU CYREG_PRT12_PS
P1_37__SHIFT EQU 3
P1_37__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P1_37__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P1_37__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P1_37__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P1_37__SLW EQU CYREG_PRT12_SLW

; P1_38
P1_38__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
P1_38__0__MASK EQU 0x04
P1_38__0__PC EQU CYREG_IO_PC_PRT15_PC2
P1_38__0__PORT EQU 15
P1_38__0__SHIFT EQU 2
P1_38__AG EQU CYREG_PRT15_AG
P1_38__AMUX EQU CYREG_PRT15_AMUX
P1_38__BIE EQU CYREG_PRT15_BIE
P1_38__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P1_38__BYP EQU CYREG_PRT15_BYP
P1_38__CTL EQU CYREG_PRT15_CTL
P1_38__DM0 EQU CYREG_PRT15_DM0
P1_38__DM1 EQU CYREG_PRT15_DM1
P1_38__DM2 EQU CYREG_PRT15_DM2
P1_38__DR EQU CYREG_PRT15_DR
P1_38__INP_DIS EQU CYREG_PRT15_INP_DIS
P1_38__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P1_38__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P1_38__LCD_EN EQU CYREG_PRT15_LCD_EN
P1_38__MASK EQU 0x04
P1_38__PORT EQU 15
P1_38__PRT EQU CYREG_PRT15_PRT
P1_38__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P1_38__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P1_38__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P1_38__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P1_38__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P1_38__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P1_38__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P1_38__PS EQU CYREG_PRT15_PS
P1_38__SHIFT EQU 2
P1_38__SLW EQU CYREG_PRT15_SLW

; P1_39
P1_39__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
P1_39__0__MASK EQU 0x80
P1_39__0__PC EQU CYREG_PRT3_PC7
P1_39__0__PORT EQU 3
P1_39__0__SHIFT EQU 7
P1_39__AG EQU CYREG_PRT3_AG
P1_39__AMUX EQU CYREG_PRT3_AMUX
P1_39__BIE EQU CYREG_PRT3_BIE
P1_39__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_39__BYP EQU CYREG_PRT3_BYP
P1_39__CTL EQU CYREG_PRT3_CTL
P1_39__DM0 EQU CYREG_PRT3_DM0
P1_39__DM1 EQU CYREG_PRT3_DM1
P1_39__DM2 EQU CYREG_PRT3_DM2
P1_39__DR EQU CYREG_PRT3_DR
P1_39__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_39__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_39__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_39__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_39__MASK EQU 0x80
P1_39__PORT EQU 3
P1_39__PRT EQU CYREG_PRT3_PRT
P1_39__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_39__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_39__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_39__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_39__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_39__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_39__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_39__PS EQU CYREG_PRT3_PS
P1_39__SHIFT EQU 7
P1_39__SLW EQU CYREG_PRT3_SLW

; P1_40
P1_40__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
P1_40__0__MASK EQU 0x10
P1_40__0__PC EQU CYREG_PRT3_PC4
P1_40__0__PORT EQU 3
P1_40__0__SHIFT EQU 4
P1_40__AG EQU CYREG_PRT3_AG
P1_40__AMUX EQU CYREG_PRT3_AMUX
P1_40__BIE EQU CYREG_PRT3_BIE
P1_40__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_40__BYP EQU CYREG_PRT3_BYP
P1_40__CTL EQU CYREG_PRT3_CTL
P1_40__DM0 EQU CYREG_PRT3_DM0
P1_40__DM1 EQU CYREG_PRT3_DM1
P1_40__DM2 EQU CYREG_PRT3_DM2
P1_40__DR EQU CYREG_PRT3_DR
P1_40__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_40__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_40__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_40__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_40__MASK EQU 0x10
P1_40__PORT EQU 3
P1_40__PRT EQU CYREG_PRT3_PRT
P1_40__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_40__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_40__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_40__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_40__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_40__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_40__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_40__PS EQU CYREG_PRT3_PS
P1_40__SHIFT EQU 4
P1_40__SLW EQU CYREG_PRT3_SLW

; P1_41
P1_41__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
P1_41__0__MASK EQU 0x02
P1_41__0__PC EQU CYREG_PRT3_PC1
P1_41__0__PORT EQU 3
P1_41__0__SHIFT EQU 1
P1_41__AG EQU CYREG_PRT3_AG
P1_41__AMUX EQU CYREG_PRT3_AMUX
P1_41__BIE EQU CYREG_PRT3_BIE
P1_41__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_41__BYP EQU CYREG_PRT3_BYP
P1_41__CTL EQU CYREG_PRT3_CTL
P1_41__DM0 EQU CYREG_PRT3_DM0
P1_41__DM1 EQU CYREG_PRT3_DM1
P1_41__DM2 EQU CYREG_PRT3_DM2
P1_41__DR EQU CYREG_PRT3_DR
P1_41__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_41__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_41__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_41__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_41__MASK EQU 0x02
P1_41__PORT EQU 3
P1_41__PRT EQU CYREG_PRT3_PRT
P1_41__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_41__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_41__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_41__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_41__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_41__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_41__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_41__PS EQU CYREG_PRT3_PS
P1_41__SHIFT EQU 1
P1_41__SLW EQU CYREG_PRT3_SLW

; P1_43
P1_43__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
P1_43__0__MASK EQU 0x20
P1_43__0__PC EQU CYREG_PRT1_PC5
P1_43__0__PORT EQU 1
P1_43__0__SHIFT EQU 5
P1_43__AG EQU CYREG_PRT1_AG
P1_43__AMUX EQU CYREG_PRT1_AMUX
P1_43__BIE EQU CYREG_PRT1_BIE
P1_43__BIT_MASK EQU CYREG_PRT1_BIT_MASK
P1_43__BYP EQU CYREG_PRT1_BYP
P1_43__CTL EQU CYREG_PRT1_CTL
P1_43__DM0 EQU CYREG_PRT1_DM0
P1_43__DM1 EQU CYREG_PRT1_DM1
P1_43__DM2 EQU CYREG_PRT1_DM2
P1_43__DR EQU CYREG_PRT1_DR
P1_43__INP_DIS EQU CYREG_PRT1_INP_DIS
P1_43__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
P1_43__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
P1_43__LCD_EN EQU CYREG_PRT1_LCD_EN
P1_43__MASK EQU 0x20
P1_43__PORT EQU 1
P1_43__PRT EQU CYREG_PRT1_PRT
P1_43__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
P1_43__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
P1_43__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
P1_43__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
P1_43__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
P1_43__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
P1_43__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
P1_43__PS EQU CYREG_PRT1_PS
P1_43__SHIFT EQU 5
P1_43__SLW EQU CYREG_PRT1_SLW

; P1_44
P1_44__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
P1_44__0__MASK EQU 0x08
P1_44__0__PC EQU CYREG_PRT5_PC3
P1_44__0__PORT EQU 5
P1_44__0__SHIFT EQU 3
P1_44__AG EQU CYREG_PRT5_AG
P1_44__AMUX EQU CYREG_PRT5_AMUX
P1_44__BIE EQU CYREG_PRT5_BIE
P1_44__BIT_MASK EQU CYREG_PRT5_BIT_MASK
P1_44__BYP EQU CYREG_PRT5_BYP
P1_44__CTL EQU CYREG_PRT5_CTL
P1_44__DM0 EQU CYREG_PRT5_DM0
P1_44__DM1 EQU CYREG_PRT5_DM1
P1_44__DM2 EQU CYREG_PRT5_DM2
P1_44__DR EQU CYREG_PRT5_DR
P1_44__INP_DIS EQU CYREG_PRT5_INP_DIS
P1_44__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
P1_44__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
P1_44__LCD_EN EQU CYREG_PRT5_LCD_EN
P1_44__MASK EQU 0x08
P1_44__PORT EQU 5
P1_44__PRT EQU CYREG_PRT5_PRT
P1_44__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
P1_44__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
P1_44__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
P1_44__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
P1_44__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
P1_44__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
P1_44__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
P1_44__PS EQU CYREG_PRT5_PS
P1_44__SHIFT EQU 3
P1_44__SLW EQU CYREG_PRT5_SLW

; P1_45
P1_45__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
P1_45__0__MASK EQU 0x02
P1_45__0__PC EQU CYREG_PRT5_PC1
P1_45__0__PORT EQU 5
P1_45__0__SHIFT EQU 1
P1_45__AG EQU CYREG_PRT5_AG
P1_45__AMUX EQU CYREG_PRT5_AMUX
P1_45__BIE EQU CYREG_PRT5_BIE
P1_45__BIT_MASK EQU CYREG_PRT5_BIT_MASK
P1_45__BYP EQU CYREG_PRT5_BYP
P1_45__CTL EQU CYREG_PRT5_CTL
P1_45__DM0 EQU CYREG_PRT5_DM0
P1_45__DM1 EQU CYREG_PRT5_DM1
P1_45__DM2 EQU CYREG_PRT5_DM2
P1_45__DR EQU CYREG_PRT5_DR
P1_45__INP_DIS EQU CYREG_PRT5_INP_DIS
P1_45__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
P1_45__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
P1_45__LCD_EN EQU CYREG_PRT5_LCD_EN
P1_45__MASK EQU 0x02
P1_45__PORT EQU 5
P1_45__PRT EQU CYREG_PRT5_PRT
P1_45__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
P1_45__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
P1_45__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
P1_45__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
P1_45__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
P1_45__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
P1_45__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
P1_45__PS EQU CYREG_PRT5_PS
P1_45__SHIFT EQU 1
P1_45__SLW EQU CYREG_PRT5_SLW

; P1_46
P1_46__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
P1_46__0__MASK EQU 0x20
P1_46__0__PC EQU CYREG_PRT6_PC5
P1_46__0__PORT EQU 6
P1_46__0__SHIFT EQU 5
P1_46__AG EQU CYREG_PRT6_AG
P1_46__AMUX EQU CYREG_PRT6_AMUX
P1_46__BIE EQU CYREG_PRT6_BIE
P1_46__BIT_MASK EQU CYREG_PRT6_BIT_MASK
P1_46__BYP EQU CYREG_PRT6_BYP
P1_46__CTL EQU CYREG_PRT6_CTL
P1_46__DM0 EQU CYREG_PRT6_DM0
P1_46__DM1 EQU CYREG_PRT6_DM1
P1_46__DM2 EQU CYREG_PRT6_DM2
P1_46__DR EQU CYREG_PRT6_DR
P1_46__INP_DIS EQU CYREG_PRT6_INP_DIS
P1_46__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
P1_46__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
P1_46__LCD_EN EQU CYREG_PRT6_LCD_EN
P1_46__MASK EQU 0x20
P1_46__PORT EQU 6
P1_46__PRT EQU CYREG_PRT6_PRT
P1_46__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
P1_46__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
P1_46__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
P1_46__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
P1_46__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
P1_46__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
P1_46__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
P1_46__PS EQU CYREG_PRT6_PS
P1_46__SHIFT EQU 5
P1_46__SLW EQU CYREG_PRT6_SLW

; P1_47
P1_47__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
P1_47__0__MASK EQU 0x10
P1_47__0__PC EQU CYREG_PRT12_PC4
P1_47__0__PORT EQU 12
P1_47__0__SHIFT EQU 4
P1_47__AG EQU CYREG_PRT12_AG
P1_47__BIE EQU CYREG_PRT12_BIE
P1_47__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P1_47__BYP EQU CYREG_PRT12_BYP
P1_47__DM0 EQU CYREG_PRT12_DM0
P1_47__DM1 EQU CYREG_PRT12_DM1
P1_47__DM2 EQU CYREG_PRT12_DM2
P1_47__DR EQU CYREG_PRT12_DR
P1_47__INP_DIS EQU CYREG_PRT12_INP_DIS
P1_47__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P1_47__MASK EQU 0x10
P1_47__PORT EQU 12
P1_47__PRT EQU CYREG_PRT12_PRT
P1_47__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P1_47__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P1_47__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P1_47__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P1_47__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P1_47__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P1_47__PS EQU CYREG_PRT12_PS
P1_47__SHIFT EQU 4
P1_47__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P1_47__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P1_47__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P1_47__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P1_47__SLW EQU CYREG_PRT12_SLW

; P1_48
P1_48__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
P1_48__0__MASK EQU 0x20
P1_48__0__PC EQU CYREG_PRT2_PC5
P1_48__0__PORT EQU 2
P1_48__0__SHIFT EQU 5
P1_48__AG EQU CYREG_PRT2_AG
P1_48__AMUX EQU CYREG_PRT2_AMUX
P1_48__BIE EQU CYREG_PRT2_BIE
P1_48__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P1_48__BYP EQU CYREG_PRT2_BYP
P1_48__CTL EQU CYREG_PRT2_CTL
P1_48__DM0 EQU CYREG_PRT2_DM0
P1_48__DM1 EQU CYREG_PRT2_DM1
P1_48__DM2 EQU CYREG_PRT2_DM2
P1_48__DR EQU CYREG_PRT2_DR
P1_48__INP_DIS EQU CYREG_PRT2_INP_DIS
P1_48__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P1_48__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P1_48__LCD_EN EQU CYREG_PRT2_LCD_EN
P1_48__MASK EQU 0x20
P1_48__PORT EQU 2
P1_48__PRT EQU CYREG_PRT2_PRT
P1_48__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P1_48__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P1_48__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P1_48__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P1_48__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P1_48__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P1_48__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P1_48__PS EQU CYREG_PRT2_PS
P1_48__SHIFT EQU 5
P1_48__SLW EQU CYREG_PRT2_SLW

; P1_49
P1_49__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
P1_49__0__MASK EQU 0x04
P1_49__0__PC EQU CYREG_PRT2_PC2
P1_49__0__PORT EQU 2
P1_49__0__SHIFT EQU 2
P1_49__AG EQU CYREG_PRT2_AG
P1_49__AMUX EQU CYREG_PRT2_AMUX
P1_49__BIE EQU CYREG_PRT2_BIE
P1_49__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P1_49__BYP EQU CYREG_PRT2_BYP
P1_49__CTL EQU CYREG_PRT2_CTL
P1_49__DM0 EQU CYREG_PRT2_DM0
P1_49__DM1 EQU CYREG_PRT2_DM1
P1_49__DM2 EQU CYREG_PRT2_DM2
P1_49__DR EQU CYREG_PRT2_DR
P1_49__INP_DIS EQU CYREG_PRT2_INP_DIS
P1_49__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P1_49__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P1_49__LCD_EN EQU CYREG_PRT2_LCD_EN
P1_49__MASK EQU 0x04
P1_49__PORT EQU 2
P1_49__PRT EQU CYREG_PRT2_PRT
P1_49__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P1_49__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P1_49__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P1_49__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P1_49__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P1_49__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P1_49__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P1_49__PS EQU CYREG_PRT2_PS
P1_49__SHIFT EQU 2
P1_49__SLW EQU CYREG_PRT2_SLW

; P1_50
P1_50__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
P1_50__0__MASK EQU 0x01
P1_50__0__PC EQU CYREG_PRT2_PC0
P1_50__0__PORT EQU 2
P1_50__0__SHIFT EQU 0
P1_50__AG EQU CYREG_PRT2_AG
P1_50__AMUX EQU CYREG_PRT2_AMUX
P1_50__BIE EQU CYREG_PRT2_BIE
P1_50__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P1_50__BYP EQU CYREG_PRT2_BYP
P1_50__CTL EQU CYREG_PRT2_CTL
P1_50__DM0 EQU CYREG_PRT2_DM0
P1_50__DM1 EQU CYREG_PRT2_DM1
P1_50__DM2 EQU CYREG_PRT2_DM2
P1_50__DR EQU CYREG_PRT2_DR
P1_50__INP_DIS EQU CYREG_PRT2_INP_DIS
P1_50__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P1_50__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P1_50__LCD_EN EQU CYREG_PRT2_LCD_EN
P1_50__MASK EQU 0x01
P1_50__PORT EQU 2
P1_50__PRT EQU CYREG_PRT2_PRT
P1_50__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P1_50__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P1_50__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P1_50__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P1_50__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P1_50__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P1_50__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P1_50__PS EQU CYREG_PRT2_PS
P1_50__SHIFT EQU 0
P1_50__SLW EQU CYREG_PRT2_SLW

; P1_51
P1_51__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
P1_51__0__MASK EQU 0x08
P1_51__0__PC EQU CYREG_PRT6_PC3
P1_51__0__PORT EQU 6
P1_51__0__SHIFT EQU 3
P1_51__AG EQU CYREG_PRT6_AG
P1_51__AMUX EQU CYREG_PRT6_AMUX
P1_51__BIE EQU CYREG_PRT6_BIE
P1_51__BIT_MASK EQU CYREG_PRT6_BIT_MASK
P1_51__BYP EQU CYREG_PRT6_BYP
P1_51__CTL EQU CYREG_PRT6_CTL
P1_51__DM0 EQU CYREG_PRT6_DM0
P1_51__DM1 EQU CYREG_PRT6_DM1
P1_51__DM2 EQU CYREG_PRT6_DM2
P1_51__DR EQU CYREG_PRT6_DR
P1_51__INP_DIS EQU CYREG_PRT6_INP_DIS
P1_51__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
P1_51__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
P1_51__LCD_EN EQU CYREG_PRT6_LCD_EN
P1_51__MASK EQU 0x08
P1_51__PORT EQU 6
P1_51__PRT EQU CYREG_PRT6_PRT
P1_51__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
P1_51__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
P1_51__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
P1_51__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
P1_51__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
P1_51__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
P1_51__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
P1_51__PS EQU CYREG_PRT6_PS
P1_51__SHIFT EQU 3
P1_51__SLW EQU CYREG_PRT6_SLW

; P1_52
P1_52__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
P1_52__0__MASK EQU 0x80
P1_52__0__PC EQU CYREG_PRT4_PC7
P1_52__0__PORT EQU 4
P1_52__0__SHIFT EQU 7
P1_52__AG EQU CYREG_PRT4_AG
P1_52__AMUX EQU CYREG_PRT4_AMUX
P1_52__BIE EQU CYREG_PRT4_BIE
P1_52__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_52__BYP EQU CYREG_PRT4_BYP
P1_52__CTL EQU CYREG_PRT4_CTL
P1_52__DM0 EQU CYREG_PRT4_DM0
P1_52__DM1 EQU CYREG_PRT4_DM1
P1_52__DM2 EQU CYREG_PRT4_DM2
P1_52__DR EQU CYREG_PRT4_DR
P1_52__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_52__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_52__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_52__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_52__MASK EQU 0x80
P1_52__PORT EQU 4
P1_52__PRT EQU CYREG_PRT4_PRT
P1_52__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_52__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_52__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_52__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_52__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_52__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_52__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_52__PS EQU CYREG_PRT4_PS
P1_52__SHIFT EQU 7
P1_52__SLW EQU CYREG_PRT4_SLW

; P1_53
P1_53__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
P1_53__0__MASK EQU 0x10
P1_53__0__PC EQU CYREG_PRT4_PC4
P1_53__0__PORT EQU 4
P1_53__0__SHIFT EQU 4
P1_53__AG EQU CYREG_PRT4_AG
P1_53__AMUX EQU CYREG_PRT4_AMUX
P1_53__BIE EQU CYREG_PRT4_BIE
P1_53__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_53__BYP EQU CYREG_PRT4_BYP
P1_53__CTL EQU CYREG_PRT4_CTL
P1_53__DM0 EQU CYREG_PRT4_DM0
P1_53__DM1 EQU CYREG_PRT4_DM1
P1_53__DM2 EQU CYREG_PRT4_DM2
P1_53__DR EQU CYREG_PRT4_DR
P1_53__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_53__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_53__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_53__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_53__MASK EQU 0x10
P1_53__PORT EQU 4
P1_53__PRT EQU CYREG_PRT4_PRT
P1_53__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_53__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_53__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_53__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_53__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_53__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_53__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_53__PS EQU CYREG_PRT4_PS
P1_53__SHIFT EQU 4
P1_53__SLW EQU CYREG_PRT4_SLW

; P1_54
P1_54__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
P1_54__0__MASK EQU 0x80
P1_54__0__PC EQU CYREG_PRT0_PC7
P1_54__0__PORT EQU 0
P1_54__0__SHIFT EQU 7
P1_54__AG EQU CYREG_PRT0_AG
P1_54__AMUX EQU CYREG_PRT0_AMUX
P1_54__BIE EQU CYREG_PRT0_BIE
P1_54__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_54__BYP EQU CYREG_PRT0_BYP
P1_54__CTL EQU CYREG_PRT0_CTL
P1_54__DM0 EQU CYREG_PRT0_DM0
P1_54__DM1 EQU CYREG_PRT0_DM1
P1_54__DM2 EQU CYREG_PRT0_DM2
P1_54__DR EQU CYREG_PRT0_DR
P1_54__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_54__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_54__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_54__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_54__MASK EQU 0x80
P1_54__PORT EQU 0
P1_54__PRT EQU CYREG_PRT0_PRT
P1_54__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_54__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_54__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_54__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_54__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_54__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_54__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_54__PS EQU CYREG_PRT0_PS
P1_54__SHIFT EQU 7
P1_54__SLW EQU CYREG_PRT0_SLW

; P1_55
P1_55__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
P1_55__0__MASK EQU 0x10
P1_55__0__PC EQU CYREG_PRT0_PC4
P1_55__0__PORT EQU 0
P1_55__0__SHIFT EQU 4
P1_55__AG EQU CYREG_PRT0_AG
P1_55__AMUX EQU CYREG_PRT0_AMUX
P1_55__BIE EQU CYREG_PRT0_BIE
P1_55__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_55__BYP EQU CYREG_PRT0_BYP
P1_55__CTL EQU CYREG_PRT0_CTL
P1_55__DM0 EQU CYREG_PRT0_DM0
P1_55__DM1 EQU CYREG_PRT0_DM1
P1_55__DM2 EQU CYREG_PRT0_DM2
P1_55__DR EQU CYREG_PRT0_DR
P1_55__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_55__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_55__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_55__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_55__MASK EQU 0x10
P1_55__PORT EQU 0
P1_55__PRT EQU CYREG_PRT0_PRT
P1_55__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_55__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_55__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_55__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_55__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_55__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_55__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_55__PS EQU CYREG_PRT0_PS
P1_55__SHIFT EQU 4
P1_55__SLW EQU CYREG_PRT0_SLW

; P1_56
P1_56__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
P1_56__0__MASK EQU 0x02
P1_56__0__PC EQU CYREG_PRT0_PC1
P1_56__0__PORT EQU 0
P1_56__0__SHIFT EQU 1
P1_56__AG EQU CYREG_PRT0_AG
P1_56__AMUX EQU CYREG_PRT0_AMUX
P1_56__BIE EQU CYREG_PRT0_BIE
P1_56__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P1_56__BYP EQU CYREG_PRT0_BYP
P1_56__CTL EQU CYREG_PRT0_CTL
P1_56__DM0 EQU CYREG_PRT0_DM0
P1_56__DM1 EQU CYREG_PRT0_DM1
P1_56__DM2 EQU CYREG_PRT0_DM2
P1_56__DR EQU CYREG_PRT0_DR
P1_56__INP_DIS EQU CYREG_PRT0_INP_DIS
P1_56__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P1_56__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P1_56__LCD_EN EQU CYREG_PRT0_LCD_EN
P1_56__MASK EQU 0x02
P1_56__PORT EQU 0
P1_56__PRT EQU CYREG_PRT0_PRT
P1_56__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P1_56__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P1_56__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P1_56__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P1_56__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P1_56__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P1_56__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P1_56__PS EQU CYREG_PRT0_PS
P1_56__SHIFT EQU 1
P1_56__SLW EQU CYREG_PRT0_SLW

; P1_57
P1_57__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
P1_57__0__MASK EQU 0x01
P1_57__0__PC EQU CYREG_PRT4_PC0
P1_57__0__PORT EQU 4
P1_57__0__SHIFT EQU 0
P1_57__AG EQU CYREG_PRT4_AG
P1_57__AMUX EQU CYREG_PRT4_AMUX
P1_57__BIE EQU CYREG_PRT4_BIE
P1_57__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P1_57__BYP EQU CYREG_PRT4_BYP
P1_57__CTL EQU CYREG_PRT4_CTL
P1_57__DM0 EQU CYREG_PRT4_DM0
P1_57__DM1 EQU CYREG_PRT4_DM1
P1_57__DM2 EQU CYREG_PRT4_DM2
P1_57__DR EQU CYREG_PRT4_DR
P1_57__INP_DIS EQU CYREG_PRT4_INP_DIS
P1_57__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P1_57__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P1_57__LCD_EN EQU CYREG_PRT4_LCD_EN
P1_57__MASK EQU 0x01
P1_57__PORT EQU 4
P1_57__PRT EQU CYREG_PRT4_PRT
P1_57__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P1_57__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P1_57__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P1_57__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P1_57__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P1_57__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P1_57__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P1_57__PS EQU CYREG_PRT4_PS
P1_57__SHIFT EQU 0
P1_57__SLW EQU CYREG_PRT4_SLW

; P1_58
P1_58__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
P1_58__0__MASK EQU 0x08
P1_58__0__PC EQU CYREG_IO_PC_PRT15_PC3
P1_58__0__PORT EQU 15
P1_58__0__SHIFT EQU 3
P1_58__AG EQU CYREG_PRT15_AG
P1_58__AMUX EQU CYREG_PRT15_AMUX
P1_58__BIE EQU CYREG_PRT15_BIE
P1_58__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P1_58__BYP EQU CYREG_PRT15_BYP
P1_58__CTL EQU CYREG_PRT15_CTL
P1_58__DM0 EQU CYREG_PRT15_DM0
P1_58__DM1 EQU CYREG_PRT15_DM1
P1_58__DM2 EQU CYREG_PRT15_DM2
P1_58__DR EQU CYREG_PRT15_DR
P1_58__INP_DIS EQU CYREG_PRT15_INP_DIS
P1_58__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P1_58__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P1_58__LCD_EN EQU CYREG_PRT15_LCD_EN
P1_58__MASK EQU 0x08
P1_58__PORT EQU 15
P1_58__PRT EQU CYREG_PRT15_PRT
P1_58__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P1_58__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P1_58__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P1_58__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P1_58__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P1_58__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P1_58__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P1_58__PS EQU CYREG_PRT15_PS
P1_58__SHIFT EQU 3
P1_58__SLW EQU CYREG_PRT15_SLW

; P1_59
P1_59__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
P1_59__0__MASK EQU 0x01
P1_59__0__PC EQU CYREG_PRT12_PC0
P1_59__0__PORT EQU 12
P1_59__0__SHIFT EQU 0
P1_59__AG EQU CYREG_PRT12_AG
P1_59__BIE EQU CYREG_PRT12_BIE
P1_59__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P1_59__BYP EQU CYREG_PRT12_BYP
P1_59__DM0 EQU CYREG_PRT12_DM0
P1_59__DM1 EQU CYREG_PRT12_DM1
P1_59__DM2 EQU CYREG_PRT12_DM2
P1_59__DR EQU CYREG_PRT12_DR
P1_59__INP_DIS EQU CYREG_PRT12_INP_DIS
P1_59__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P1_59__MASK EQU 0x01
P1_59__PORT EQU 12
P1_59__PRT EQU CYREG_PRT12_PRT
P1_59__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P1_59__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P1_59__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P1_59__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P1_59__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P1_59__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P1_59__PS EQU CYREG_PRT12_PS
P1_59__SHIFT EQU 0
P1_59__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P1_59__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P1_59__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P1_59__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P1_59__SLW EQU CYREG_PRT12_SLW

; P1_60
P1_60__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
P1_60__0__MASK EQU 0x20
P1_60__0__PC EQU CYREG_PRT3_PC5
P1_60__0__PORT EQU 3
P1_60__0__SHIFT EQU 5
P1_60__AG EQU CYREG_PRT3_AG
P1_60__AMUX EQU CYREG_PRT3_AMUX
P1_60__BIE EQU CYREG_PRT3_BIE
P1_60__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_60__BYP EQU CYREG_PRT3_BYP
P1_60__CTL EQU CYREG_PRT3_CTL
P1_60__DM0 EQU CYREG_PRT3_DM0
P1_60__DM1 EQU CYREG_PRT3_DM1
P1_60__DM2 EQU CYREG_PRT3_DM2
P1_60__DR EQU CYREG_PRT3_DR
P1_60__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_60__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_60__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_60__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_60__MASK EQU 0x20
P1_60__PORT EQU 3
P1_60__PRT EQU CYREG_PRT3_PRT
P1_60__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_60__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_60__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_60__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_60__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_60__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_60__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_60__PS EQU CYREG_PRT3_PS
P1_60__SHIFT EQU 5
P1_60__SLW EQU CYREG_PRT3_SLW

; P1_61
P1_61__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
P1_61__0__MASK EQU 0x04
P1_61__0__PC EQU CYREG_PRT3_PC2
P1_61__0__PORT EQU 3
P1_61__0__SHIFT EQU 2
P1_61__AG EQU CYREG_PRT3_AG
P1_61__AMUX EQU CYREG_PRT3_AMUX
P1_61__BIE EQU CYREG_PRT3_BIE
P1_61__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P1_61__BYP EQU CYREG_PRT3_BYP
P1_61__CTL EQU CYREG_PRT3_CTL
P1_61__DM0 EQU CYREG_PRT3_DM0
P1_61__DM1 EQU CYREG_PRT3_DM1
P1_61__DM2 EQU CYREG_PRT3_DM2
P1_61__DR EQU CYREG_PRT3_DR
P1_61__INP_DIS EQU CYREG_PRT3_INP_DIS
P1_61__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P1_61__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P1_61__LCD_EN EQU CYREG_PRT3_LCD_EN
P1_61__MASK EQU 0x04
P1_61__PORT EQU 3
P1_61__PRT EQU CYREG_PRT3_PRT
P1_61__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P1_61__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P1_61__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P1_61__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P1_61__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P1_61__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P1_61__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P1_61__PS EQU CYREG_PRT3_PS
P1_61__SHIFT EQU 2
P1_61__SLW EQU CYREG_PRT3_SLW

; ADC_SAR_1_ADC_SAR
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_SAR_1_IRQ
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_1_theACLK
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; Control_Reg_2
Control_Reg_2_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_2_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_2_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Control_Reg_2_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_2_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_2_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_2_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Control_Reg_2_Sync_ctrl_reg__MASK EQU 0x0F
Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 32000000
BCLK__BUS_CLK__KHZ EQU 32000
BCLK__BUS_CLK__MHZ EQU 32
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E133069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
