{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749241800386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749241800386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 06 15:30:00 2025 " "Processing started: Fri Jun 06 15:30:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749241800386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749241800386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ascensor_top -c Ascensor_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ascensor_top -c Ascensor_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749241800386 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749241800785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascensor_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ascensor_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ascensor_top-Arch_MemAscensor " "Found design unit 1: Ascensor_top-Arch_MemAscensor" {  } { { "Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Ascensor_top/Ascensor_top.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749241801477 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ascensor_top " "Found entity 1: Ascensor_top" {  } { { "Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Ascensor_top/Ascensor_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749241801477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749241801477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ascensor_top " "Elaborating entity \"Ascensor_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749241801544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_data_out Ascensor_top.vhd(107) " "Verilog HDL or VHDL warning at Ascensor_top.vhd(107): object \"mem_data_out\" assigned a value but never read" {  } { { "Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Ascensor_top/Ascensor_top.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1749241801555 "|Ascensor_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "system_memory Ascensor_top.vhd(157) " "VHDL Process Statement warning at Ascensor_top.vhd(157): signal \"system_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Ascensor_top/Ascensor_top.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1749241801555 "|Ascensor_top"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Ascensor_top/Ascensor_top.vhd" 155 -1 0 } } { "Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Ascensor_top/Ascensor_top.vhd" 114 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1749241803195 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1749241803195 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "current_floor\[2\] current_floor\[2\]~_emulated current_floor\[2\]~1 " "Register \"current_floor\[2\]\" is converted into an equivalent circuit using register \"current_floor\[2\]~_emulated\" and latch \"current_floor\[2\]~1\"" {  } { { "Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Ascensor_top/Ascensor_top.vhd" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749241803196 "|Ascensor_top|current_floor[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "current_floor\[1\] current_floor\[1\]~_emulated current_floor\[1\]~5 " "Register \"current_floor\[1\]\" is converted into an equivalent circuit using register \"current_floor\[1\]~_emulated\" and latch \"current_floor\[1\]~5\"" {  } { { "Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Ascensor_top/Ascensor_top.vhd" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749241803196 "|Ascensor_top|current_floor[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "current_floor\[0\] current_floor\[0\]~_emulated current_floor\[0\]~9 " "Register \"current_floor\[0\]\" is converted into an equivalent circuit using register \"current_floor\[0\]~_emulated\" and latch \"current_floor\[0\]~9\"" {  } { { "Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Ascensor_top/Ascensor_top.vhd" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749241803196 "|Ascensor_top|current_floor[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1749241803196 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_memory\[0\]\[0\] High " "Register system_memory\[0\]\[0\] will power up to High" {  } { { "Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Ascensor_top/Ascensor_top.vhd" 114 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1749241804042 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1749241804042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1749241804278 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749241805604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749241805604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "623 " "Implemented 623 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749241805846 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749241805846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "590 " "Implemented 590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1749241805846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749241805846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749241805924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 06 15:30:05 2025 " "Processing ended: Fri Jun 06 15:30:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749241805924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749241805924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749241805924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749241805924 ""}
