// Seed: 4043656763
module module_0 #(
    parameter id_3 = 32'd94,
    parameter id_5 = 32'd98
);
  logic id_1;
  ;
  reg  id_2;
  wire _id_3;
  ;
  task id_4;
    begin : LABEL_0
      id_2 <= (-1);
    end
  endtask
  assign id_4[1] = id_1[-1'b0]++;
  parameter id_5 = (1);
  assign id_1 = id_4[id_3 : id_5];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_5;
  wire id_8;
  localparam id_9 = 1 ? 1 : 1;
  wire id_10;
  ;
  wire id_11;
  module_0 modCall_1 ();
  wire id_12;
  ;
  assign id_6 = id_9;
endmodule
