{"vcs1":{"timestamp_begin":1682278444.104064622, "rt":0.73, "ut":0.25, "st":0.14}}
{"vcselab":{"timestamp_begin":1682278444.897229134, "rt":1.01, "ut":0.21, "st":0.24}}
{"link":{"timestamp_begin":1682278445.961955512, "rt":1.55, "ut":0.06, "st":1.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682278443.813632425}
{"VCS_COMP_START_TIME": 1682278443.813632425}
{"VCS_COMP_END_TIME": 1682278448.226210811}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341164}}
{"stitch_vcselab": {"peak_mem": 238988}}
