{
  "id": "02-05-sentencias-secuenciales",
  "topic": "Sentencias Secuenciales",
  "type": "learning_module",
  "status": "draft",
  "last_updated": "2026-01-02",
  "human_purpose": "Utilizar procesos y sentencias secuenciales: if-then-else, case, loops.",
  "resource_map": {
    "entry_point": "VHDL-05-Intro.md",
    "main_theory": "theory/02-05-Teoria-Sentencias-Secuenciales.md",
    "cheat_sheet": "VHDL-05-Resumen-Formulas.md",
    "methods": [
      "methods/02-05-Metodos-Sentencias-Secuenciales.md"
    ],
    "problems": "problems/02-05-Problemas.md",
    "answers": "solutions/Respuestas.md",
    "solutions": [
      "solutions/prob-01/"
    ]
  },
  "ai_contract": {
    "strict_mode": true
  },
  "prerequisites": [
    "02-04-sentencias-concurrentes"
  ],
  "learning_objectives": [
    "Crear procesos",
    "Usar if-then-else",
    "Implementar case"
  ],
  "estimated_time": "1-3 horas",
  "difficulty": "intermedio",
  "subtopics": [],
  "tags": [
    "proceso",
    "if",
    "case",
    "secuencial",
    "variable"
  ],
  "contains_code_examples": true,
  "title": "Sentencias Secuenciales",
  "slug": "sentencias-secuenciales",
  "area": "vhdl",
  "topics": [
    "proceso",
    "if",
    "case",
    "secuencial",
    "variable"
  ],
  "required_files": [
    "manifest.json",
    "VHDL-05-Intro.md",
    "VHDL-05-Resumen-Formulas.md"
  ],
  "references": [
    {
      "id": "VHDL-REF-01",
      "chapters": ["Cap. 8: Sequential Statements"],
      "pages": "261-330"
    },
    {
      "id": "VHDL-REF-02",
      "chapters": ["Cap. 5: Sequential Code"],
      "pages": "141-200"
    }
  ],
  "validation_status": {
    "status": "pendiente",
    "validated_by": null,
    "validation_date": null,
    "notes": "Estructura creada, pendiente validaci√≥n de contenido"
  },
  "updated_at": "2026-01-03"
}
