transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/pedge_req.v}
vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen {/home/tyler/de0_pulse_gen/de0_pulse_gen_top.v}
vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/posedge_detector.v}
vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/negedge_detector.v}
vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/config_ind.v}
vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/sync.v}
vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/inc_params.v}
vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen {/home/tyler/de0_pulse_gen/version_number.v}
vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/fcr_ctrl.v}
vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/rs232_ser.v}
vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/hdl {/home/tyler/de0_pulse_gen/hdl/rs232_des.v}

vlog -vlog01compat -work work +incdir+/home/tyler/de0_pulse_gen/sim {/home/tyler/de0_pulse_gen/sim/de0_pulse_gen_top_tb.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_main

add wave *
view structure
view signals
run -all
