INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Half_subtractor/Half_subtractor.srcs/sources_1/new/half_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Half_subtractor/Half_subtractor.srcs/sim_1/new/half_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_half_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Half_subtractor/Half_subtractor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
