// Seed: 4176083677
module module_0 #(
    parameter id_4 = 32'd51,
    parameter id_5 = 32'd54
) (
    output wor id_0,
    input  tri id_1,
    output wor id_2
);
  wire _id_4, _id_5;
  wire [-1 'b0 : id_5] id_6;
  wire id_7;
  wire [-1 : id_4] id_8, id_9;
  wire id_10[-1 'b0 : -1];
endmodule
module module_1 #(
    parameter id_5 = 32'd53,
    parameter id_6 = 32'd86
) (
    input supply1 void id_0,
    input tri id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input uwire _id_5,
    input tri0 _id_6["" : 1],
    output supply0 id_7,
    input supply1 id_8
);
  logic id_10[1 : id_5  !=  id_6];
  module_0 modCall_1 (
      id_7,
      id_4,
      id_3
  );
endmodule
