<profile>

<section name = "Vitis HLS Report for 'kernel_mhsa_Outline_HEAD_COMPUTE'" level="0">
<item name = "Date">Tue Sep 30 23:59:04 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">mhsa_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.379 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">841, 395065, 3.364 us, 1.580 ms, 841, 395065, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_kernel_mhsa_Pipeline_Q_LOAD_fu_398">kernel_mhsa_Pipeline_Q_LOAD, 66, 66, 0.264 us, 0.264 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_kernel_mhsa_Pipeline_TOKEN_COMPUTE_fu_483">kernel_mhsa_Pipeline_TOKEN_COMPUTE, 148, 32852, 0.592 us, 0.131 ms, 128, 32832, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- HEAD_COMPUTE">840, 395064, 70 ~ 32922, -, -, 12, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 10, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 3849, 4756, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 14, -</column>
<column name="Register">-, -, 49, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_kernel_mhsa_Pipeline_Q_LOAD_fu_398">kernel_mhsa_Pipeline_Q_LOAD, 0, 0, 2067, 135, 0</column>
<column name="grp_kernel_mhsa_Pipeline_TOKEN_COMPUTE_fu_483">kernel_mhsa_Pipeline_TOKEN_COMPUTE, 0, 0, 1782, 4621, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln108_fu_589_p2">+, 0, 0, 6, 4, 1</column>
<column name="ap_block_state5_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln108_fu_595_p2">icmp, 0, 0, 2, 4, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">3, 6, 1, 6</column>
<column name="grp_fu_1520_ce">1, 2, 1, 2</column>
<column name="h_1_fu_114">8, 2, 4, 8</column>
<column name="m_axi_gmem2_0_ARVALID">1, 2, 1, 2</column>
<column name="m_axi_gmem2_0_RREADY">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln108_reg_1301">4, 0, 4, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="grp_kernel_mhsa_Pipeline_Q_LOAD_fu_398_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_mhsa_Pipeline_TOKEN_COMPUTE_fu_483_ap_start_reg">1, 0, 1, 0</column>
<column name="h_1_fu_114">4, 0, 4, 0</column>
<column name="or_ln_reg_1511">17, 0, 23, 6</column>
<column name="p_udiv_reg_1309">4, 0, 7, 3</column>
<column name="tmp_s_reg_1314">13, 0, 13, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="grp_fu_2178_p_din0">out, 32, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="grp_fu_2178_p_din1">out, 32, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="grp_fu_2178_p_opcode">out, 2, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="grp_fu_2178_p_dout0">in, 32, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="grp_fu_3621_p_din0">out, 32, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="grp_fu_3621_p_din1">out, 32, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="grp_fu_3621_p_dout0">in, 32, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="grp_fu_3621_p_ce">out, 1, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="grp_fu_3617_p_din0">out, 32, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="grp_fu_3617_p_din1">out, 32, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="grp_fu_3617_p_dout0">in, 32, ap_ctrl_hs, kernel_mhsa_Outline_HEAD_COMPUTE, return value</column>
<column name="m_axi_gmem2_0_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RFIFONUM">in, 13, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_0_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="select_ln100">in, 33, ap_none, select_ln100, scalar</column>
<column name="mul_ln53">in, 23, ap_none, mul_ln53, scalar</column>
<column name="empty">in, 1, ap_none, empty, scalar</column>
<column name="att_11_address0">out, 9, ap_memory, att_11, array</column>
<column name="att_11_ce0">out, 1, ap_memory, att_11, array</column>
<column name="att_11_we0">out, 1, ap_memory, att_11, array</column>
<column name="att_11_d0">out, 32, ap_memory, att_11, array</column>
<column name="att_10_address0">out, 9, ap_memory, att_10, array</column>
<column name="att_10_ce0">out, 1, ap_memory, att_10, array</column>
<column name="att_10_we0">out, 1, ap_memory, att_10, array</column>
<column name="att_10_d0">out, 32, ap_memory, att_10, array</column>
<column name="att_9_address0">out, 9, ap_memory, att_9, array</column>
<column name="att_9_ce0">out, 1, ap_memory, att_9, array</column>
<column name="att_9_we0">out, 1, ap_memory, att_9, array</column>
<column name="att_9_d0">out, 32, ap_memory, att_9, array</column>
<column name="att_8_address0">out, 9, ap_memory, att_8, array</column>
<column name="att_8_ce0">out, 1, ap_memory, att_8, array</column>
<column name="att_8_we0">out, 1, ap_memory, att_8, array</column>
<column name="att_8_d0">out, 32, ap_memory, att_8, array</column>
<column name="att_7_address0">out, 9, ap_memory, att_7, array</column>
<column name="att_7_ce0">out, 1, ap_memory, att_7, array</column>
<column name="att_7_we0">out, 1, ap_memory, att_7, array</column>
<column name="att_7_d0">out, 32, ap_memory, att_7, array</column>
<column name="att_6_address0">out, 9, ap_memory, att_6, array</column>
<column name="att_6_ce0">out, 1, ap_memory, att_6, array</column>
<column name="att_6_we0">out, 1, ap_memory, att_6, array</column>
<column name="att_6_d0">out, 32, ap_memory, att_6, array</column>
<column name="att_5_address0">out, 9, ap_memory, att_5, array</column>
<column name="att_5_ce0">out, 1, ap_memory, att_5, array</column>
<column name="att_5_we0">out, 1, ap_memory, att_5, array</column>
<column name="att_5_d0">out, 32, ap_memory, att_5, array</column>
<column name="att_4_address0">out, 9, ap_memory, att_4, array</column>
<column name="att_4_ce0">out, 1, ap_memory, att_4, array</column>
<column name="att_4_we0">out, 1, ap_memory, att_4, array</column>
<column name="att_4_d0">out, 32, ap_memory, att_4, array</column>
<column name="att_3_address0">out, 9, ap_memory, att_3, array</column>
<column name="att_3_ce0">out, 1, ap_memory, att_3, array</column>
<column name="att_3_we0">out, 1, ap_memory, att_3, array</column>
<column name="att_3_d0">out, 32, ap_memory, att_3, array</column>
<column name="att_2_address0">out, 9, ap_memory, att_2, array</column>
<column name="att_2_ce0">out, 1, ap_memory, att_2, array</column>
<column name="att_2_we0">out, 1, ap_memory, att_2, array</column>
<column name="att_2_d0">out, 32, ap_memory, att_2, array</column>
<column name="att_1_address0">out, 9, ap_memory, att_1, array</column>
<column name="att_1_ce0">out, 1, ap_memory, att_1, array</column>
<column name="att_1_we0">out, 1, ap_memory, att_1, array</column>
<column name="att_1_d0">out, 32, ap_memory, att_1, array</column>
<column name="att_address0">out, 9, ap_memory, att, array</column>
<column name="att_ce0">out, 1, ap_memory, att, array</column>
<column name="att_we0">out, 1, ap_memory, att, array</column>
<column name="att_d0">out, 32, ap_memory, att, array</column>
<column name="out_q_rope_address0">out, 7, ap_memory, out_q_rope, array</column>
<column name="out_q_rope_ce0">out, 1, ap_memory, out_q_rope, array</column>
<column name="out_q_rope_q0">in, 32, ap_memory, out_q_rope, array</column>
<column name="out_q_rope_1_address0">out, 7, ap_memory, out_q_rope_1, array</column>
<column name="out_q_rope_1_ce0">out, 1, ap_memory, out_q_rope_1, array</column>
<column name="out_q_rope_1_q0">in, 32, ap_memory, out_q_rope_1, array</column>
<column name="out_q_rope_2_address0">out, 7, ap_memory, out_q_rope_2, array</column>
<column name="out_q_rope_2_ce0">out, 1, ap_memory, out_q_rope_2, array</column>
<column name="out_q_rope_2_q0">in, 32, ap_memory, out_q_rope_2, array</column>
<column name="out_q_rope_3_address0">out, 7, ap_memory, out_q_rope_3, array</column>
<column name="out_q_rope_3_ce0">out, 1, ap_memory, out_q_rope_3, array</column>
<column name="out_q_rope_3_q0">in, 32, ap_memory, out_q_rope_3, array</column>
<column name="out_q_rope_4_address0">out, 7, ap_memory, out_q_rope_4, array</column>
<column name="out_q_rope_4_ce0">out, 1, ap_memory, out_q_rope_4, array</column>
<column name="out_q_rope_4_q0">in, 32, ap_memory, out_q_rope_4, array</column>
<column name="out_q_rope_5_address0">out, 7, ap_memory, out_q_rope_5, array</column>
<column name="out_q_rope_5_ce0">out, 1, ap_memory, out_q_rope_5, array</column>
<column name="out_q_rope_5_q0">in, 32, ap_memory, out_q_rope_5, array</column>
<column name="out_q_rope_6_address0">out, 7, ap_memory, out_q_rope_6, array</column>
<column name="out_q_rope_6_ce0">out, 1, ap_memory, out_q_rope_6, array</column>
<column name="out_q_rope_6_q0">in, 32, ap_memory, out_q_rope_6, array</column>
<column name="out_q_rope_7_address0">out, 7, ap_memory, out_q_rope_7, array</column>
<column name="out_q_rope_7_ce0">out, 1, ap_memory, out_q_rope_7, array</column>
<column name="out_q_rope_7_q0">in, 32, ap_memory, out_q_rope_7, array</column>
<column name="key_cache">in, 64, ap_none, key_cache, scalar</column>
</table>
</item>
</section>
</profile>
