Block_correctionV2_calc_parity_0_0.v,verilog,xil_defaultlib,../../../bd/Block_correctionV2/ip/Block_correctionV2_calc_parity_0_0/sim/Block_correctionV2_calc_parity_0_0.v,
Block_correctionV2_find_error_0_0.v,verilog,xil_defaultlib,../../../bd/Block_correctionV2/ip/Block_correctionV2_find_error_0_0/sim/Block_correctionV2_find_error_0_0.v,
Block_correctionV2_correct_error_0_0.v,verilog,xil_defaultlib,../../../bd/Block_correctionV2/ip/Block_correctionV2_correct_error_0_0/sim/Block_correctionV2_correct_error_0_0.v,
Block_correctionV2_ControllerV2_0_0.v,verilog,xil_defaultlib,../../../bd/Block_correctionV2/ip/Block_correctionV2_ControllerV2_0_0/sim/Block_correctionV2_ControllerV2_0_0.v,
Block_correctionV2.v,verilog,xil_defaultlib,../../../bd/Block_correctionV2/sim/Block_correctionV2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
