// Seed: 2538826914
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    output wor id_2,
    input wand id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wor id_6,
    output wor id_7,
    input tri0 id_8,
    output supply1 id_9,
    output tri id_10,
    output tri id_11,
    input supply1 id_12,
    output supply0 id_13
);
  wire  id_15;
  logic id_16;
  assign id_7 = id_4;
endmodule
program module_1 (
    input wand id_0,
    input wand id_1,
    input wand id_2
    , id_8,
    output supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    input wand id_6
);
  logic [-1 : -1 'b0] id_9;
  logic id_10 = id_2, id_11 = id_10(1, id_11, id_11);
  module_0 modCall_1 (
      id_3,
      id_6,
      id_4,
      id_6,
      id_6,
      id_1,
      id_3,
      id_3,
      id_2,
      id_4,
      id_3,
      id_4,
      id_5,
      id_3
  );
  assign modCall_1.id_12 = 0;
endprogram
