<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="motorAPasosUnipolarVerilog.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="controlMotorAPasosUnipolarPasoSImpleTLD_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controlPasosMotor_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="controlPasosMotor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="controlPasosMotor_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1688721751" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1688721751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688721751" xil_pn:in_ck="-6346426691691071265" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1688721751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="controlMotor.v"/>
      <outfile xil_pn:name="divisorDeReloj.v"/>
    </transform>
    <transform xil_pn:end_ts="1688721751" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5212995304125050415" xil_pn:start_ts="1688721751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688721751" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5804863479949909041" xil_pn:start_ts="1688721751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688721751" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3627357174148694781" xil_pn:start_ts="1688721751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688721751" xil_pn:in_ck="-6346426691691071265" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1688721751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="controlMotor.v"/>
      <outfile xil_pn:name="divisorDeReloj.v"/>
    </transform>
    <transform xil_pn:end_ts="1688721753" xil_pn:in_ck="-6346426691691071265" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2324558470247954689" xil_pn:start_ts="1688721751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="controlPasosMotor_beh.prj"/>
      <outfile xil_pn:name="controlPasosMotor_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1688721753" xil_pn:in_ck="1973443658646680999" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2127000810776361758" xil_pn:start_ts="1688721753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="controlPasosMotor_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1688658409" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1688658409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688662480" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8837314814069635164" xil_pn:start_ts="1688662480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688662480" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3627357174148694781" xil_pn:start_ts="1688662480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688658409" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1688658409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688662480" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="100848720338729754" xil_pn:start_ts="1688662480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688658409" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1688658409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688662480" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2651363497786693645" xil_pn:start_ts="1688662480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688967329" xil_pn:in_ck="-1941122105653685505" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4364026053511971914" xil_pn:start_ts="1688967322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.lso"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.ngc"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.ngr"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.prj"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.stx"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.syr"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.xst"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1688663954" xil_pn:in_ck="8760113091768262574" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6809664816686346437" xil_pn:start_ts="1688663954">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1688967333" xil_pn:in_ck="2385183108449330753" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5116800243287453562" xil_pn:start_ts="1688967329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.bld"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.ngd"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1688967338" xil_pn:in_ck="-8995501704131810973" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1688967333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.pcf"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_map.map"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_map.mrp"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_map.ncd"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_map.ngm"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_map.xrpt"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_summary.xml"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1688967350" xil_pn:in_ck="-4455311232122379851" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1688967338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.ncd"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.pad"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.par"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.ptwx"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.unroutes"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.xpi"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_pad.csv"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_pad.txt"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1688967353" xil_pn:in_ck="5744579340006603469" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1688967350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.bgn"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.bit"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.drc"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1688967350" xil_pn:in_ck="-931376413894784037" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1688967349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.twr"/>
      <outfile xil_pn:name="MotorAPasosUnipolarPasoSImpleTLD.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
