`timescale 1ns/1ps
module ALU_tb ();

reg signed [31:0]


ALU	 ALU (
				input  signed [31:0] SrcA, SrcB,
				input [2:0] ALUControl,
				output reg signed [31:0] ALUResult,
				output reg Zero
				);

endmodule 