ncverilog(64): 15.20-s058: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s058: Started on Sep 29, 2020 at 11:27:22 BST
ncverilog
	ahb_pixel_memory.sv
file: ahb_pixel_memory.sv
	module worklib.ahb_pixel_memory:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ahb_pixel_memory:sv <0x196eaf8a>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   1       1
		Registers:                 6       6
		Scalar wires:              1       -
		Vectored wires:            1       -
		Always blocks:             4       4
		Initial blocks:            1       1
		Cont. assignments:         0       2
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.ahb_pixel_memory:sv
Loading snapshot worklib.ahb_pixel_memory:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /eda/cadence/incisiv/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	ncverilog	15.20-s058: Exiting on Sep 29, 2020 at 11:27:23 BST  (total: 00:00:01)
