TRACE::2023-02-23.19:29:03::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:03::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:03::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:03::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:03::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-23.19:29:09::SCWPlatform::Opened new HwDB with name toplevel_lab3_0
TRACE::2023-02-23.19:29:09::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-02-23.19:29:09::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3"
		}]
}
TRACE::2023-02-23.19:29:09::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-02-23.19:29:09::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-23.19:29:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-23.19:29:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-23.19:29:09::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:09::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:09::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:09::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:09::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:09::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:09::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:09::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:09::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:09::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:09::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:09::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:09::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2023-02-23.19:29:09::SCWPlatform::Generating the sources  .
TRACE::2023-02-23.19:29:09::SCWBDomain::Generating boot domain sources.
TRACE::2023-02-23.19:29:09::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2023-02-23.19:29:09::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:09::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:09::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:09::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:09::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-23.19:29:09::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:09::SCWMssOS::mss does not exists at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:09::SCWMssOS::Creating sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:09::SCWMssOS::Adding the swdes entry, created swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:09::SCWMssOS::updating the scw layer changes to swdes at   D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:09::SCWMssOS::Writing mss at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:09::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-02-23.19:29:09::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-02-23.19:29:09::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-02-23.19:29:09::SCWBDomain::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-02-23.19:29:15::SCWPlatform::Generating sources Done.
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:15::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:15::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-23.19:29:15::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-23.19:29:15::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-23.19:29:15::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-23.19:29:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-23.19:29:15::SCWMssOS::Commit changes completed.
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:15::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:15::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:15::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:15::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:15::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:15::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:15::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:15::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:15::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f74",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-23.19:29:15::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-23.19:29:15::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-23.19:29:15::SCWMssOS::Commit changes completed.
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:15::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:15::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:15::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:15::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:15::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:15::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:15::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:15::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:15::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f74",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:15::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:15::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-23.19:29:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-23.19:29:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:15::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:15::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:15::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:15::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:15::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:15::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:15::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:15::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::mss does not exists at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::Creating sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::Adding the swdes entry, created swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::updating the scw layer changes to swdes at   D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::Writing mss at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:15::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-23.19:29:15::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-02-23.19:29:15::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-02-23.19:29:15::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-23.19:29:15::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-02-23.19:29:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-23.19:29:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-23.19:29:16::SCWMssOS::Commit changes completed.
TRACE::2023-02-23.19:29:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-23.19:29:16::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::Commit changes completed.
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f74",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d6178515868619738",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-02-23.19:29:16::SCWPlatform::Started generating the artifacts platform toplevel_lab3
TRACE::2023-02-23.19:29:16::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-23.19:29:16::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab3
LOG::2023-02-23.19:29:16::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-23.19:29:16::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-23.19:29:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-23.19:29:16::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-23.19:29:16::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-23.19:29:16::SCWSystem::Not a boot domain 
LOG::2023-02-23.19:29:16::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-23.19:29:16::SCWDomain::Generating domain artifcats
TRACE::2023-02-23.19:29:16::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-23.19:29:16::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/qemu/
TRACE::2023-02-23.19:29:16::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-23.19:29:16::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-23.19:29:16::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-02-23.19:29:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-02-23.19:29:16::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2023-02-23.19:29:16::SCWMssOS::skipping the bsp build ... 
TRACE::2023-02-23.19:29:16::SCWMssOS::Copying to export directory.
TRACE::2023-02-23.19:29:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-23.19:29:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-02-23.19:29:16::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-02-23.19:29:16::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-23.19:29:16::SCWSystem::Completed Processing the sysconfig toplevel_lab3
LOG::2023-02-23.19:29:16::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab3
TRACE::2023-02-23.19:29:16::SCWPlatform::Started preparing the platform 
TRACE::2023-02-23.19:29:16::SCWSystem::Writing the bif file for system config toplevel_lab3
TRACE::2023-02-23.19:29:16::SCWSystem::dir created 
TRACE::2023-02-23.19:29:16::SCWSystem::Writing the bif 
TRACE::2023-02-23.19:29:16::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-23.19:29:16::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-23.19:29:16::SCWPlatform::Completed generating the platform
TRACE::2023-02-23.19:29:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-23.19:29:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-23.19:29:16::SCWMssOS::Commit changes completed.
TRACE::2023-02-23.19:29:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-23.19:29:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-23.19:29:16::SCWMssOS::Commit changes completed.
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f74",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d6178515868619738",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-23.19:29:16::SCWPlatform::updated the xpfm file.
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-23.19:29:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-23.19:29:16::SCWMssOS::Commit changes completed.
TRACE::2023-02-23.19:29:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-23.19:29:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-23.19:29:16::SCWMssOS::Commit changes completed.
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f74",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d6178515868619738",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-23.19:29:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-23.19:29:16::SCWMssOS::Commit changes completed.
TRACE::2023-02-23.19:29:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-23.19:29:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-23.19:29:16::SCWMssOS::Commit changes completed.
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:16::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f74",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d6178515868619738",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-02-23.19:29:16::SCWPlatform::Started generating the artifacts platform toplevel_lab3
TRACE::2023-02-23.19:29:16::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-23.19:29:16::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab3
LOG::2023-02-23.19:29:16::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-23.19:29:16::SCWDomain::Generating domain artifcats
TRACE::2023-02-23.19:29:16::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-23.19:29:16::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/qemu/
TRACE::2023-02-23.19:29:16::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-23.19:29:17::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-23.19:29:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:17::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:17::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-23.19:29:17::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-02-23.19:29:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-02-23.19:29:17::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2023-02-23.19:29:17::SCWMssOS::skipping the bsp build ... 
TRACE::2023-02-23.19:29:17::SCWMssOS::Copying to export directory.
TRACE::2023-02-23.19:29:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-23.19:29:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-02-23.19:29:17::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-02-23.19:29:17::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-23.19:29:17::SCWSystem::Completed Processing the sysconfig toplevel_lab3
LOG::2023-02-23.19:29:17::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab3
TRACE::2023-02-23.19:29:17::SCWPlatform::Started preparing the platform 
TRACE::2023-02-23.19:29:17::SCWSystem::Writing the bif file for system config toplevel_lab3
TRACE::2023-02-23.19:29:17::SCWSystem::dir created 
TRACE::2023-02-23.19:29:17::SCWSystem::Writing the bif 
TRACE::2023-02-23.19:29:17::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-23.19:29:17::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-23.19:29:17::SCWPlatform::Completed generating the platform
TRACE::2023-02-23.19:29:17::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-23.19:29:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-23.19:29:17::SCWMssOS::Commit changes completed.
TRACE::2023-02-23.19:29:17::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-23.19:29:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-23.19:29:17::SCWMssOS::Commit changes completed.
TRACE::2023-02-23.19:29:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:17::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:17::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:17::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:17::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:17::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:17::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:17::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:17::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:17::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:17::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-23.19:29:17::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-23.19:29:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-23.19:29:17::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-23.19:29:17::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-23.19:29:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-23.19:29:17::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-23.19:29:17::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-23.19:29:17::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f74",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d6178515868619738",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-23.19:29:17::SCWPlatform::updated the xpfm file.
TRACE::2023-02-26.14:53:37::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:37::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:37::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:38::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:38::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-26.14:53:44::SCWPlatform::Opened new HwDB with name toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWReader::Active system found as  toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWReader::Handling sysconfig toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-26.14:53:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-26.14:53:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:44::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:44::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-26.14:53:44::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.14:53:44::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-26.14:53:44::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:44::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:53:44::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:44::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:53:44::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-26.14:53:44::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.14:53:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.14:53:44::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:53:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-26.14:53:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:44::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:53:44::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWReader::No isolation master present  
TRACE::2023-02-26.14:53:44::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-26.14:53:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-26.14:53:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:44::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:53:44::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-26.14:53:44::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-26.14:53:44::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.14:53:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.14:53:44::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:53:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-26.14:53:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-26.14:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:44::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:53:44::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWReader::No isolation master present  
TRACE::2023-02-26.14:53:44::SCWPlatform::Clearing the existing platform
TRACE::2023-02-26.14:53:44::SCWSystem::Clearing the existing sysconfig
TRACE::2023-02-26.14:53:44::SCWBDomain::clearing the fsbl build
TRACE::2023-02-26.14:53:44::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:44::SCWSystem::Clearing the domains completed.
TRACE::2023-02-26.14:53:44::SCWPlatform::Clearing the opened hw db.
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:44::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-26.14:53:51::SCWPlatform::Opened new HwDB with name toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWReader::Active system found as  toplevel_lab3
TRACE::2023-02-26.14:53:51::SCWReader::Handling sysconfig toplevel_lab3
TRACE::2023-02-26.14:53:51::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-26.14:53:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-26.14:53:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:51::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-26.14:53:51::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.14:53:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-26.14:53:51::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:53:51::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:53:51::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-26.14:53:51::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.14:53:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.14:53:51::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:53:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-26.14:53:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:53:51::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWReader::No isolation master present  
TRACE::2023-02-26.14:53:51::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-26.14:53:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-26.14:53:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:53:51::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-26.14:53:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-26.14:53:51::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.14:53:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.14:53:51::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:53:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-26.14:53:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:53:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:53:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-26.14:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:53:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:53:51::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:53:51::SCWReader::No isolation master present  
TRACE::2023-02-26.14:53:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:55::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-26.14:53:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:53:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:01::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-26.14:54:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:01::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-26.14:54:01::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-26.14:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:01::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-26.14:54:01::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-26.14:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:01::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:01::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:54:01::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-26.14:54:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:01::SCWPlatform::update - Opened existing hwdb toplevel_lab3_1
TRACE::2023-02-26.14:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:01::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-26.14:54:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:01::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-26.14:54:01::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-26.14:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:01::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-26.14:54:01::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-26.14:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:01::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:01::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:54:01::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-26.14:54:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:01::SCWPlatform::update - Opened existing hwdb toplevel_lab3_1
TRACE::2023-02-26.14:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:01::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.14:54:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.14:54:01::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:54:01::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-26.14:54:01::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:01::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.14:54:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.14:54:01::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:54:01::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-26.14:54:01::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-26.14:54:07::SCWPlatform::Opened new HwDB with name toplevel_lab3_2
TRACE::2023-02-26.14:54:07::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.14:54:07::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:07::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:54:07::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-26.14:54:07::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:07::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:54:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_2
TRACE::2023-02-26.14:54:07::SCWPlatform::Opened existing hwdb toplevel_lab3_2
TRACE::2023-02-26.14:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:54:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_2
TRACE::2023-02-26.14:54:07::SCWPlatform::Opened existing hwdb toplevel_lab3_2
TRACE::2023-02-26.14:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:54:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:07::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f741",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d61785158686197381",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-26.14:54:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:07::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-26.14:54:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:14::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-26.14:54:14::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:14::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:14::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_2
TRACE::2023-02-26.14:54:14::SCWPlatform::Opened existing hwdb toplevel_lab3_2
TRACE::2023-02-26.14:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:14::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:14::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:14::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_2
TRACE::2023-02-26.14:54:14::SCWPlatform::Opened existing hwdb toplevel_lab3_2
TRACE::2023-02-26.14:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:14::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:14::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:54:14::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:14::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-26.14:54:14::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:14::SCWPlatform::update - Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-26.14:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-26.14:54:14::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:14::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:14::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_2
TRACE::2023-02-26.14:54:14::SCWPlatform::Opened existing hwdb toplevel_lab3_2
TRACE::2023-02-26.14:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:14::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:14::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:14::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_2
TRACE::2023-02-26.14:54:14::SCWPlatform::Opened existing hwdb toplevel_lab3_2
TRACE::2023-02-26.14:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:14::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:14::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:54:14::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:14::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-26.14:54:14::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:14::SCWPlatform::update - Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-26.14:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:14::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.14:54:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.14:54:14::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:54:14::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-26.14:54:14::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:14::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.14:54:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.14:54:14::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:54:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-26.14:54:14::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:14::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:14::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:14::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-26.14:54:20::SCWPlatform::Opened new HwDB with name toplevel_lab3_4
TRACE::2023-02-26.14:54:20::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.14:54:20::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:20::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:54:20::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-26.14:54:20::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:20::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:54:20::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:20::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:20::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:20::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:20::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:20::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_4
TRACE::2023-02-26.14:54:20::SCWPlatform::Opened existing hwdb toplevel_lab3_4
TRACE::2023-02-26.14:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:20::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:20::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:54:20::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:20::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:20::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:20::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:20::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:20::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:20::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_4
TRACE::2023-02-26.14:54:20::SCWPlatform::Opened existing hwdb toplevel_lab3_4
TRACE::2023-02-26.14:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:20::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:20::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:54:20::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:20::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f741",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d61785158686197381",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-02-26.14:54:31::SCWPlatform::Started generating the artifacts platform toplevel_lab3
TRACE::2023-02-26.14:54:31::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-26.14:54:31::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab3
LOG::2023-02-26.14:54:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-26.14:54:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-26.14:54:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-26.14:54:31::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-02-26.14:54:31::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:31::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:31::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:31::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:31::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:31::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_4
TRACE::2023-02-26.14:54:31::SCWPlatform::Opened existing hwdb toplevel_lab3_4
TRACE::2023-02-26.14:54:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:31::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:31::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:54:31::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:31::SCWBDomain::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-02-26.14:54:31::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2023-02-26.14:54:33::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2023-02-26.14:54:33::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:33::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:33::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:33::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:33::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:33::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_4
TRACE::2023-02-26.14:54:33::SCWPlatform::Opened existing hwdb toplevel_lab3_4
TRACE::2023-02-26.14:54:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:33::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:33::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2023-02-26.14:54:33::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:33::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:33::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:33::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.14:54:33::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-26.14:54:33::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:38::SCWBDomain::removing the temporary location in _platform.
TRACE::2023-02-26.14:54:38::SCWBDomain::Makefile is Updated.
TRACE::2023-02-26.14:54:38::SCWBDomain::doing clean.
TRACE::2023-02-26.14:54:38::SCWBDomain::System Command Ran  D:&  cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl & make clean
TRACE::2023-02-26.14:54:38::SCWBDomain::rm -rf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2023-02-26.14:54:38::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2023-02-26.14:54:38::SCWBDomain::System Command Ran  D:&  cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2023-02-26.14:54:38::SCWBDomain::make: Entering directory 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-02-26.14:54:38::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-02-26.14:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-26.14:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-26.14:54:39::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-26.14:54:39::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-26.14:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-26.14:54:39::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-26.14:54:39::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-26.14:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:54:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:54:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-26.14:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-26.14:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:54:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:54:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-26.14:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.14:54:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.14:54:39::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-26.14:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-26.14:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.14:54:39::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.14:54:39::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-26.14:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:39::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-26.14:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-26.14:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-26.14:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-26.14:54:39::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-26.14:54:39::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-26.14:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-26.14:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:54:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:54:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-26.14:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-26.14:54:40::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-26.14:54:40::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-26.14:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.14:54:40::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.14:54:40::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-26.14:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:54:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:54:40::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-26.14:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:40::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-02-26.14:54:41::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-26.14:54:41::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-26.14:54:41::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-26.14:54:41::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-26.14:54:41::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:54:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:54:41::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:54:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:54:41::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.14:54:41::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.14:54:41::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.14:54:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.14:54:41::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-26.14:54:41::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-26.14:54:41::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:54:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:54:41::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-26.14:54:41::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-26.14:54:41::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.14:54:41::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.14:54:41::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:54:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:54:41::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-26.14:54:41::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-26.14:54:41::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-26.14:54:41::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-26.14:54:41::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.14:54:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.14:54:41::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.14:54:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.14:54:41::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.14:54:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.14:54:41::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-26.14:54:41::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-26.14:54:41::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-26.14:54:41::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-26.14:54:41::SCWBDomain::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-26.14:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-26.14:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:54:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:54:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-26.14:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-26.14:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.14:54:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.14:54:42::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-26.14:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.14:54:42::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.14:54:42::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-26.14:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.14:54:42::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.14:54:42::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-26.14:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.14:54:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.14:54:42::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-26.14:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2023-02-26.14:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:43::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-02-26.14:54:43::SCWBDomain::make --no-print-directory archive

TRACE::2023-02-26.14:54:43::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-26.14:54:43::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-02-26.14:54:43::SCWBDomain::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-02-26.14:54:43::SCWBDomain::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-02-26.14:54:43::SCWBDomain::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-02-26.14:54:43::SCWBDomain::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-02-26.14:54:43::SCWBDomain::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-02-26.14:54:43::SCWBDomain::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-02-26.14:54:43::SCWBDomain::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-02-26.14:54:43::SCWBDomain::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-02-26.14:54:43::SCWBDomain::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-02-26.14:54:43::SCWBDomain::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-02-26.14:54:43::SCWBDomain::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-02-26.14:54:43::SCWBDomain::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-02-26.14:54:43::SCWBDomain::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-02-26.14:54:43::SCWBDomain::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-02-26.14:54:43::SCWBDomain::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-02-26.14:54:43::SCWBDomain::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-02-26.14:54:43::SCWBDomain::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-02-26.14:54:43::SCWBDomain::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-02-26.14:54:43::SCWBDomain::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_c
TRACE::2023-02-26.14:54:43::SCWBDomain::ortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.
TRACE::2023-02-26.14:54:43::SCWBDomain::o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_c
TRACE::2023-02-26.14:54:43::SCWBDomain::ortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.
TRACE::2023-02-26.14:54:43::SCWBDomain::o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_tabl
TRACE::2023-02-26.14:54:43::SCWBDomain::e.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_
TRACE::2023-02-26.14:54:43::SCWBDomain::cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps
TRACE::2023-02-26.14:54:43::SCWBDomain::7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_se
TRACE::2023-02-26.14:54:43::SCWBDomain::lftest.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/li
TRACE::2023-02-26.14:54:43::SCWBDomain::b/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/
TRACE::2023-02-26.14:54:43::SCWBDomain::xdmaps_hw.o ps7_cortexa9_0/lib/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o 
TRACE::2023-02-26.14:54:43::SCWBDomain::ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps
TRACE::2023-02-26.14:54:43::SCWBDomain::7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o 
TRACE::2023-02-26.14:54:43::SCWBDomain::ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isa
TRACE::2023-02-26.14:54:43::SCWBDomain::tty.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-02-26.14:54:43::SCWBDomain::ftest.o

TRACE::2023-02-26.14:54:43::SCWBDomain::'Finished building libraries'

TRACE::2023-02-26.14:54:43::SCWBDomain::make: Leaving directory 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-02-26.14:54:43::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2023-02-26.14:54:43::SCWBDomain::exa9_0/include -I.

TRACE::2023-02-26.14:54:44::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-02-26.14:54:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-02-26.14:54:44::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-02-26.14:54:44::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-02-26.14:54:44::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2023-02-26.14:54:44::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-02-26.14:54:44::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-02-26.14:54:44::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-02-26.14:54:44::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2023-02-26.14:54:44::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-02-26.14:54:44::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-02-26.14:54:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-02-26.14:54:44::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-02-26.14:54:44::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-02-26.14:54:44::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-02-26.14:54:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-02-26.14:54:44::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2023-02-26.14:54:44::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2023-02-26.14:54:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-02-26.14:54:45::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-02-26.14:54:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2023-02-26.14:54:45::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-02-26.14:54:45::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2023-02-26.14:54:45::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2023-02-26.14:54:45::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2023-02-26.14:54:45::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-sections -Lzynq_fsbl_bs
TRACE::2023-02-26.14:54:45::SCWBDomain::p/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2023-02-26.14:54:45::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-26.14:54:45::SCWSystem::Not a boot domain 
LOG::2023-02-26.14:54:45::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-26.14:54:45::SCWDomain::Generating domain artifcats
TRACE::2023-02-26.14:54:45::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-26.14:54:45::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/qemu/
TRACE::2023-02-26.14:54:45::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-26.14:54:45::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-26.14:54:45::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:45::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:45::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:45::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:45::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:45::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_4
TRACE::2023-02-26.14:54:45::SCWPlatform::Opened existing hwdb toplevel_lab3_4
TRACE::2023-02-26.14:54:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:45::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:45::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:54:45::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:45::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-26.14:54:45::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:45::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-02-26.14:54:46::SCWMssOS::doing bsp build ... 
TRACE::2023-02-26.14:54:46::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-02-26.14:54:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-02-26.14:54:46::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-02-26.14:54:46::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-26.14:54:46::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-26.14:54:46::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-26.14:54:46::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-26.14:54:46::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:54:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:54:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:54:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:54:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.14:54:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.14:54:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.14:54:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.14:54:46::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-26.14:54:46::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-26.14:54:46::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:54:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:54:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-26.14:54:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-26.14:54:46::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.14:54:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.14:54:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:54:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:54:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-26.14:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:54:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:54:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-26.14:54:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-26.14:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-26.14:54:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-26.14:54:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-26.14:54:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-26.14:54:47::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-26.14:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.14:54:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.14:54:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-26.14:54:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-26.14:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.14:54:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.14:54:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-26.14:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.14:54:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.14:54:47::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-26.14:54:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-26.14:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-26.14:54:47::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-26.14:54:47::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-26.14:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-26.14:54:47::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-26.14:54:47::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-26.14:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-26.14:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-26.14:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:54:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:54:47::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-26.14:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-26.14:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.14:54:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.14:54:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-26.14:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.14:54:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.14:54:47::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-26.14:54:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.14:54:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.14:54:48::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-26.14:54:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.14:54:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.14:54:48::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-26.14:54:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:54:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:54:48::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:54:48::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-02-26.14:54:48::SCWMssOS::make --no-print-directory archive

TRACE::2023-02-26.14:54:49::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-26.14:54:49::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-02-26.14:54:49::SCWMssOS::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-02-26.14:54:49::SCWMssOS::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-02-26.14:54:49::SCWMssOS::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-02-26.14:54:49::SCWMssOS::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-02-26.14:54:49::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-02-26.14:54:49::SCWMssOS::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-02-26.14:54:49::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-02-26.14:54:49::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-02-26.14:54:49::SCWMssOS::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-02-26.14:54:49::SCWMssOS::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-02-26.14:54:49::SCWMssOS::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-02-26.14:54:49::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-02-26.14:54:49::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-02-26.14:54:49::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-02-26.14:54:49::SCWMssOS::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-02-26.14:54:49::SCWMssOS::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-02-26.14:54:49::SCWMssOS::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-02-26.14:54:49::SCWMssOS::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-02-26.14:54:49::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cort
TRACE::2023-02-26.14:54:49::SCWMssOS::exa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-02-26.14:54:49::SCWMssOS:: ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_
TRACE::2023-02-26.14:54:49::SCWMssOS::cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o 
TRACE::2023-02-26.14:54:49::SCWMssOS::ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o
TRACE::2023-02-26.14:54:49::SCWMssOS:: ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o p
TRACE::2023-02-26.14:54:49::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-02-26.14:54:49::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2023-02-26.14:54:49::SCWMssOS::nterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib
TRACE::2023-02-26.14:54:49::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-02-26.14:54:49::SCWMssOS::/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7
TRACE::2023-02-26.14:54:49::SCWMssOS::_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2023-02-26.14:54:49::SCWMssOS::_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_sel
TRACE::2023-02-26.14:54:49::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-c
TRACE::2023-02-26.14:54:49::SCWMssOS::rt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-02-26.14:54:49::SCWMssOS::ftest.o

TRACE::2023-02-26.14:54:49::SCWMssOS::'Finished building libraries'

TRACE::2023-02-26.14:54:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-26.14:54:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-26.14:54:49::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-26.14:54:49::SCWSystem::Completed Processing the sysconfig toplevel_lab3
LOG::2023-02-26.14:54:49::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab3
TRACE::2023-02-26.14:54:49::SCWPlatform::Started preparing the platform 
TRACE::2023-02-26.14:54:49::SCWSystem::Writing the bif file for system config toplevel_lab3
TRACE::2023-02-26.14:54:49::SCWSystem::dir created 
TRACE::2023-02-26.14:54:49::SCWSystem::Writing the bif 
TRACE::2023-02-26.14:54:49::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-26.14:54:49::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-26.14:54:49::SCWPlatform::Completed generating the platform
TRACE::2023-02-26.14:54:49::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.14:54:49::SCWMssOS::Running validate of swdbs.
KEYINFO::2023-02-26.14:54:49::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-02-26.14:54:49::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-02-26.14:54:49::SCWMssOS::Cleared the swdb table entry
TRACE::2023-02-26.14:54:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.14:54:49::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:49::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:54:49::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-26.14:54:49::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:49::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:54:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_4
TRACE::2023-02-26.14:54:49::SCWPlatform::Opened existing hwdb toplevel_lab3_4
TRACE::2023-02-26.14:54:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:49::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:49::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:54:49::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:54:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_4
TRACE::2023-02-26.14:54:49::SCWPlatform::Opened existing hwdb toplevel_lab3_4
TRACE::2023-02-26.14:54:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:49::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:49::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:54:49::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:49::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f74",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d6178515868619738",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-26.14:54:49::SCWPlatform::updated the xpfm file.
TRACE::2023-02-26.14:54:50::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:50::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:50::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:50::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:54:50::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:54:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:54:50::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_4
TRACE::2023-02-26.14:54:50::SCWPlatform::Opened existing hwdb toplevel_lab3_4
TRACE::2023-02-26.14:54:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:54:50::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:54:50::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:54:50::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:09::SCWPlatform::Clearing the existing platform
TRACE::2023-02-26.14:56:09::SCWSystem::Clearing the existing sysconfig
TRACE::2023-02-26.14:56:09::SCWBDomain::clearing the fsbl build
TRACE::2023-02-26.14:56:09::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:09::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:09::SCWSystem::Clearing the domains completed.
TRACE::2023-02-26.14:56:09::SCWPlatform::Clearing the opened hw db.
TRACE::2023-02-26.14:56:09::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:09::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:09::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:09::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:09::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:09::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:09::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:09::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:09::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:09::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-26.14:56:16::SCWPlatform::Opened new HwDB with name toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWReader::Active system found as  toplevel_lab3
TRACE::2023-02-26.14:56:16::SCWReader::Handling sysconfig toplevel_lab3
TRACE::2023-02-26.14:56:16::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-26.14:56:16::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-26.14:56:16::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Opened existing hwdb toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Opened existing hwdb toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Opened existing hwdb toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:16::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Opened existing hwdb toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-26.14:56:16::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.14:56:16::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-26.14:56:16::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Opened existing hwdb toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:56:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Opened existing hwdb toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:56:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-26.14:56:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.14:56:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.14:56:16::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:56:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-26.14:56:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Opened existing hwdb toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:56:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWReader::No isolation master present  
TRACE::2023-02-26.14:56:16::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-26.14:56:16::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-26.14:56:16::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Opened existing hwdb toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Opened existing hwdb toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Opened existing hwdb toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:56:16::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-26.14:56:16::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-26.14:56:16::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.14:56:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.14:56:16::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:56:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-26.14:56:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Opened existing hwdb toplevel_lab3_5
TRACE::2023-02-26.14:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:56:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:16::SCWReader::No isolation master present  
TRACE::2023-02-26.14:56:21::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:21::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:21::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-26.14:56:21::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:28::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-26.14:56:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:28::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_5
TRACE::2023-02-26.14:56:28::SCWPlatform::Opened existing hwdb toplevel_lab3_5
TRACE::2023-02-26.14:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:28::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_5
TRACE::2023-02-26.14:56:28::SCWPlatform::Opened existing hwdb toplevel_lab3_5
TRACE::2023-02-26.14:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:28::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:28::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:56:28::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-26.14:56:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:28::SCWPlatform::update - Opened existing hwdb toplevel_lab3_6
TRACE::2023-02-26.14:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:28::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-26.14:56:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:28::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_5
TRACE::2023-02-26.14:56:28::SCWPlatform::Opened existing hwdb toplevel_lab3_5
TRACE::2023-02-26.14:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:28::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_5
TRACE::2023-02-26.14:56:28::SCWPlatform::Opened existing hwdb toplevel_lab3_5
TRACE::2023-02-26.14:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:28::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:28::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:56:28::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-26.14:56:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:28::SCWPlatform::update - Opened existing hwdb toplevel_lab3_6
TRACE::2023-02-26.14:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:28::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.14:56:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.14:56:28::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:56:28::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-26.14:56:28::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:28::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.14:56:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.14:56:28::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:56:28::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-26.14:56:28::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-26.14:56:34::SCWPlatform::Opened new HwDB with name toplevel_lab3_7
TRACE::2023-02-26.14:56:34::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.14:56:34::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:34::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:56:34::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-26.14:56:34::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:34::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:56:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_7
TRACE::2023-02-26.14:56:34::SCWPlatform::Opened existing hwdb toplevel_lab3_7
TRACE::2023-02-26.14:56:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:56:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_7
TRACE::2023-02-26.14:56:34::SCWPlatform::Opened existing hwdb toplevel_lab3_7
TRACE::2023-02-26.14:56:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:56:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:34::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f741",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d61785158686197381",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-02-26.14:56:45::SCWPlatform::Started generating the artifacts platform toplevel_lab3
TRACE::2023-02-26.14:56:45::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-26.14:56:45::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab3
LOG::2023-02-26.14:56:45::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-26.14:56:45::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-26.14:56:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-26.14:56:45::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-26.14:56:45::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-26.14:56:45::SCWSystem::Not a boot domain 
LOG::2023-02-26.14:56:45::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-26.14:56:45::SCWDomain::Generating domain artifcats
TRACE::2023-02-26.14:56:45::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-26.14:56:45::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/qemu/
TRACE::2023-02-26.14:56:45::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-26.14:56:45::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-26.14:56:45::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:45::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:45::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:45::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:45::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:45::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_7
TRACE::2023-02-26.14:56:45::SCWPlatform::Opened existing hwdb toplevel_lab3_7
TRACE::2023-02-26.14:56:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:45::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:45::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:56:45::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:45::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-26.14:56:45::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:45::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-02-26.14:56:46::SCWMssOS::doing bsp build ... 
TRACE::2023-02-26.14:56:46::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-02-26.14:56:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-02-26.14:56:46::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-02-26.14:56:46::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-26.14:56:46::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-26.14:56:46::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-26.14:56:46::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-26.14:56:46::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:56:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:56:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:56:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:56:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:56:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:56:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.14:56:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.14:56:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:56:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:56:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.14:56:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.14:56:46::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:56:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:56:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:56:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:56:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:56:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:56:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-26.14:56:46::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-26.14:56:46::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:56:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:56:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:56:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:56:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-26.14:56:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-26.14:56:46::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.14:56:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.14:56:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-26.14:56:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:56:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:56:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-26.14:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.14:56:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.14:56:47::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-26.14:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-26.14:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-26.14:56:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-26.14:56:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-26.14:56:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-26.14:56:47::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-26.14:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.14:56:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.14:56:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-26.14:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-26.14:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:56:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:56:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.14:56:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.14:56:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-26.14:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.14:56:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.14:56:47::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-26.14:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-26.14:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:56:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:56:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-26.14:56:47::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-26.14:56:47::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-26.14:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-26.14:56:47::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-26.14:56:47::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-26.14:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:56:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:56:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-26.14:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:56:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:56:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-26.14:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.14:56:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.14:56:47::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-26.14:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:56:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:56:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-26.14:56:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.14:56:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.14:56:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-26.14:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.14:56:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.14:56:48::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-26.14:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.14:56:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.14:56:48::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-26.14:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.14:56:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.14:56:48::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-26.14:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.14:56:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.14:56:48::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.14:56:49::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-02-26.14:56:49::SCWMssOS::make --no-print-directory archive

TRACE::2023-02-26.14:56:49::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-26.14:56:49::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-02-26.14:56:49::SCWMssOS::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-02-26.14:56:49::SCWMssOS::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-02-26.14:56:49::SCWMssOS::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-02-26.14:56:49::SCWMssOS::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-02-26.14:56:49::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-02-26.14:56:49::SCWMssOS::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-02-26.14:56:49::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-02-26.14:56:49::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-02-26.14:56:49::SCWMssOS::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-02-26.14:56:49::SCWMssOS::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-02-26.14:56:49::SCWMssOS::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-02-26.14:56:49::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-02-26.14:56:49::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-02-26.14:56:49::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-02-26.14:56:49::SCWMssOS::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-02-26.14:56:49::SCWMssOS::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-02-26.14:56:49::SCWMssOS::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-02-26.14:56:49::SCWMssOS::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-02-26.14:56:49::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cort
TRACE::2023-02-26.14:56:49::SCWMssOS::exa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-02-26.14:56:49::SCWMssOS:: ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_
TRACE::2023-02-26.14:56:49::SCWMssOS::cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o 
TRACE::2023-02-26.14:56:49::SCWMssOS::ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o
TRACE::2023-02-26.14:56:49::SCWMssOS:: ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o p
TRACE::2023-02-26.14:56:49::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-02-26.14:56:49::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2023-02-26.14:56:49::SCWMssOS::nterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib
TRACE::2023-02-26.14:56:49::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-02-26.14:56:49::SCWMssOS::/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7
TRACE::2023-02-26.14:56:49::SCWMssOS::_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2023-02-26.14:56:49::SCWMssOS::_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_sel
TRACE::2023-02-26.14:56:49::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-c
TRACE::2023-02-26.14:56:49::SCWMssOS::rt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-02-26.14:56:49::SCWMssOS::ftest.o

TRACE::2023-02-26.14:56:49::SCWMssOS::'Finished building libraries'

TRACE::2023-02-26.14:56:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-26.14:56:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-26.14:56:49::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-26.14:56:49::SCWSystem::Completed Processing the sysconfig toplevel_lab3
LOG::2023-02-26.14:56:49::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab3
TRACE::2023-02-26.14:56:49::SCWPlatform::Started preparing the platform 
TRACE::2023-02-26.14:56:49::SCWSystem::Writing the bif file for system config toplevel_lab3
TRACE::2023-02-26.14:56:49::SCWSystem::dir created 
TRACE::2023-02-26.14:56:49::SCWSystem::Writing the bif 
TRACE::2023-02-26.14:56:49::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-26.14:56:49::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-26.14:56:49::SCWPlatform::Completed generating the platform
TRACE::2023-02-26.14:56:49::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.14:56:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.14:56:49::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:56:49::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-26.14:56:49::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:49::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.14:56:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_7
TRACE::2023-02-26.14:56:49::SCWPlatform::Opened existing hwdb toplevel_lab3_7
TRACE::2023-02-26.14:56:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:49::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:49::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:56:49::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.14:56:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_7
TRACE::2023-02-26.14:56:49::SCWPlatform::Opened existing hwdb toplevel_lab3_7
TRACE::2023-02-26.14:56:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:49::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:49::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:56:49::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:49::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f741",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d6178515868619738",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-26.14:56:49::SCWPlatform::updated the xpfm file.
TRACE::2023-02-26.14:56:50::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:50::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:50::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:50::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.14:56:50::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.14:56:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.14:56:50::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_7
TRACE::2023-02-26.14:56:50::SCWPlatform::Opened existing hwdb toplevel_lab3_7
TRACE::2023-02-26.14:56:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.14:56:50::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.14:56:50::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.14:56:50::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:28::SCWPlatform::Clearing the existing platform
TRACE::2023-02-26.15:10:28::SCWSystem::Clearing the existing sysconfig
TRACE::2023-02-26.15:10:28::SCWBDomain::clearing the fsbl build
TRACE::2023-02-26.15:10:28::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:28::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:28::SCWSystem::Clearing the domains completed.
TRACE::2023-02-26.15:10:28::SCWPlatform::Clearing the opened hw db.
TRACE::2023-02-26.15:10:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:28::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:28::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-26.15:10:34::SCWPlatform::Opened new HwDB with name toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWReader::Active system found as  toplevel_lab3
TRACE::2023-02-26.15:10:34::SCWReader::Handling sysconfig toplevel_lab3
TRACE::2023-02-26.15:10:34::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-26.15:10:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-26.15:10:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Opened existing hwdb toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Opened existing hwdb toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Opened existing hwdb toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:34::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Opened existing hwdb toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-26.15:10:34::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.15:10:34::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-26.15:10:34::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Opened existing hwdb toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:10:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Opened existing hwdb toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:10:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-26.15:10:34::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.15:10:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.15:10:34::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.15:10:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-26.15:10:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Opened existing hwdb toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:10:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWReader::No isolation master present  
TRACE::2023-02-26.15:10:34::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-26.15:10:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-26.15:10:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Opened existing hwdb toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Opened existing hwdb toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Opened existing hwdb toplevel_lab3_9
TRACE::2023-02-26.15:10:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:10:34::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:34::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-26.15:10:34::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-26.15:10:35::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:35::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.15:10:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.15:10:35::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.15:10:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-26.15:10:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-26.15:10:35::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:35::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:35::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:35::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:35::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:35::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_9
TRACE::2023-02-26.15:10:35::SCWPlatform::Opened existing hwdb toplevel_lab3_9
TRACE::2023-02-26.15:10:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:35::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:35::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:10:35::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:35::SCWReader::No isolation master present  
TRACE::2023-02-26.15:10:38::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:38::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:38::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-26.15:10:38::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:44::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-26.15:10:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_9
TRACE::2023-02-26.15:10:44::SCWPlatform::Opened existing hwdb toplevel_lab3_9
TRACE::2023-02-26.15:10:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_9
TRACE::2023-02-26.15:10:44::SCWPlatform::Opened existing hwdb toplevel_lab3_9
TRACE::2023-02-26.15:10:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:44::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:44::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:10:44::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-26.15:10:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:44::SCWPlatform::update - Opened existing hwdb toplevel_lab3_10
TRACE::2023-02-26.15:10:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:44::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-26.15:10:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_9
TRACE::2023-02-26.15:10:44::SCWPlatform::Opened existing hwdb toplevel_lab3_9
TRACE::2023-02-26.15:10:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:44::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_9
TRACE::2023-02-26.15:10:44::SCWPlatform::Opened existing hwdb toplevel_lab3_9
TRACE::2023-02-26.15:10:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:44::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:44::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:10:44::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-26.15:10:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:44::SCWPlatform::update - Opened existing hwdb toplevel_lab3_10
TRACE::2023-02-26.15:10:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:44::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.15:10:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.15:10:44::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.15:10:44::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-26.15:10:44::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:44::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.15:10:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.15:10:44::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.15:10:44::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-26.15:10:44::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-26.15:10:51::SCWPlatform::Opened new HwDB with name toplevel_lab3_11
TRACE::2023-02-26.15:10:51::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.15:10:51::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:51::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.15:10:51::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-26.15:10:51::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:51::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.15:10:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_11
TRACE::2023-02-26.15:10:51::SCWPlatform::Opened existing hwdb toplevel_lab3_11
TRACE::2023-02-26.15:10:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:51::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:10:51::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:10:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:10:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:10:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:10:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_11
TRACE::2023-02-26.15:10:51::SCWPlatform::Opened existing hwdb toplevel_lab3_11
TRACE::2023-02-26.15:10:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:10:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:51::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:10:51::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:10:51::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f741",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d61785158686197381",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-02-26.15:11:06::SCWPlatform::Started generating the artifacts platform toplevel_lab3
TRACE::2023-02-26.15:11:06::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-26.15:11:06::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab3
LOG::2023-02-26.15:11:06::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-26.15:11:06::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-26.15:11:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-26.15:11:06::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-26.15:11:06::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-26.15:11:06::SCWSystem::Not a boot domain 
LOG::2023-02-26.15:11:06::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-26.15:11:06::SCWDomain::Generating domain artifcats
TRACE::2023-02-26.15:11:06::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-26.15:11:06::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/qemu/
TRACE::2023-02-26.15:11:06::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-26.15:11:06::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-26.15:11:06::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:06::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:06::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:06::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:11:06::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:11:06::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_11
TRACE::2023-02-26.15:11:06::SCWPlatform::Opened existing hwdb toplevel_lab3_11
TRACE::2023-02-26.15:11:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:11:06::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:11:06::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:11:06::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:11:06::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-26.15:11:06::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:11:07::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-02-26.15:11:08::SCWMssOS::doing bsp build ... 
TRACE::2023-02-26.15:11:08::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-02-26.15:11:08::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-02-26.15:11:08::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-02-26.15:11:08::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-26.15:11:08::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-26.15:11:08::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-26.15:11:08::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-26.15:11:08::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.15:11:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.15:11:08::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.15:11:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.15:11:08::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.15:11:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.15:11:08::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.15:11:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.15:11:08::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.15:11:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.15:11:08::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.15:11:08::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.15:11:08::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.15:11:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.15:11:08::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.15:11:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.15:11:08::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.15:11:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.15:11:08::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-26.15:11:08::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-26.15:11:08::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.15:11:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.15:11:08::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.15:11:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.15:11:08::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-26.15:11:08::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-26.15:11:08::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.15:11:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.15:11:08::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.15:11:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.15:11:08::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.15:11:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.15:11:08::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-26.15:11:08::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-26.15:11:08::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-26.15:11:08::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-26.15:11:08::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.15:11:08::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.15:11:08::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.15:11:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.15:11:08::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.15:11:08::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.15:11:08::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.15:11:08::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.15:11:08::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.15:11:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.15:11:08::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-26.15:11:08::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-26.15:11:08::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-26.15:11:08::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-26.15:11:08::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-26.15:11:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.15:11:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.15:11:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-26.15:11:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.15:11:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.15:11:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-26.15:11:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.15:11:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.15:11:09::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-26.15:11:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.15:11:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.15:11:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-26.15:11:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.15:11:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.15:11:09::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-26.15:11:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.15:11:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.15:11:09::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-26.15:11:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.15:11:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.15:11:09::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-26.15:11:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.15:11:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.15:11:09::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-26.15:11:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.15:11:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.15:11:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.15:11:10::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-02-26.15:11:10::SCWMssOS::make --no-print-directory archive

TRACE::2023-02-26.15:11:10::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-26.15:11:10::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-02-26.15:11:10::SCWMssOS::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-02-26.15:11:10::SCWMssOS::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-02-26.15:11:10::SCWMssOS::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-02-26.15:11:10::SCWMssOS::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-02-26.15:11:10::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-02-26.15:11:10::SCWMssOS::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-02-26.15:11:10::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-02-26.15:11:10::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-02-26.15:11:10::SCWMssOS::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-02-26.15:11:10::SCWMssOS::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-02-26.15:11:10::SCWMssOS::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-02-26.15:11:10::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-02-26.15:11:10::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-02-26.15:11:10::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-02-26.15:11:10::SCWMssOS::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-02-26.15:11:10::SCWMssOS::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-02-26.15:11:10::SCWMssOS::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-02-26.15:11:10::SCWMssOS::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-02-26.15:11:10::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cort
TRACE::2023-02-26.15:11:10::SCWMssOS::exa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-02-26.15:11:10::SCWMssOS:: ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_
TRACE::2023-02-26.15:11:10::SCWMssOS::cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o 
TRACE::2023-02-26.15:11:10::SCWMssOS::ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o
TRACE::2023-02-26.15:11:10::SCWMssOS:: ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o p
TRACE::2023-02-26.15:11:10::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-02-26.15:11:10::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2023-02-26.15:11:10::SCWMssOS::nterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib
TRACE::2023-02-26.15:11:10::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-02-26.15:11:10::SCWMssOS::/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7
TRACE::2023-02-26.15:11:10::SCWMssOS::_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2023-02-26.15:11:10::SCWMssOS::_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_sel
TRACE::2023-02-26.15:11:10::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-c
TRACE::2023-02-26.15:11:10::SCWMssOS::rt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-02-26.15:11:10::SCWMssOS::ftest.o

TRACE::2023-02-26.15:11:11::SCWMssOS::'Finished building libraries'

TRACE::2023-02-26.15:11:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-26.15:11:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-26.15:11:11::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-26.15:11:11::SCWSystem::Completed Processing the sysconfig toplevel_lab3
LOG::2023-02-26.15:11:11::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab3
TRACE::2023-02-26.15:11:11::SCWPlatform::Started preparing the platform 
TRACE::2023-02-26.15:11:11::SCWSystem::Writing the bif file for system config toplevel_lab3
TRACE::2023-02-26.15:11:11::SCWSystem::dir created 
TRACE::2023-02-26.15:11:11::SCWSystem::Writing the bif 
TRACE::2023-02-26.15:11:11::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-26.15:11:11::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-26.15:11:11::SCWPlatform::Completed generating the platform
TRACE::2023-02-26.15:11:11::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:11:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.15:11:11::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.15:11:11::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.15:11:11::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:11:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-26.15:11:11::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:11:11::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.15:11:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:11:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:11:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_11
TRACE::2023-02-26.15:11:11::SCWPlatform::Opened existing hwdb toplevel_lab3_11
TRACE::2023-02-26.15:11:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:11:11::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:11:11::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:11:11::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:11:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:11:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:11:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_11
TRACE::2023-02-26.15:11:11::SCWPlatform::Opened existing hwdb toplevel_lab3_11
TRACE::2023-02-26.15:11:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:11:11::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:11:11::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:11:11::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:11:11::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f741",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d6178515868619738",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-26.15:11:11::SCWPlatform::updated the xpfm file.
TRACE::2023-02-26.15:11:12::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:12::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:12::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:12::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:11:12::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:11:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:11:12::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_11
TRACE::2023-02-26.15:11:12::SCWPlatform::Opened existing hwdb toplevel_lab3_11
TRACE::2023-02-26.15:11:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:11:12::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:11:12::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:11:12::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:43:00::SCWPlatform::Clearing the existing platform
TRACE::2023-02-26.15:43:00::SCWSystem::Clearing the existing sysconfig
TRACE::2023-02-26.15:43:00::SCWBDomain::clearing the fsbl build
TRACE::2023-02-26.15:43:00::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:00::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:43:00::SCWSystem::Clearing the domains completed.
TRACE::2023-02-26.15:43:00::SCWPlatform::Clearing the opened hw db.
TRACE::2023-02-26.15:43:00::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:00::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:00::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:00::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:00::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:00::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:00::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:00::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:00::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:00::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-26.15:43:07::SCWPlatform::Opened new HwDB with name toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWReader::Active system found as  toplevel_lab3
TRACE::2023-02-26.15:43:07::SCWReader::Handling sysconfig toplevel_lab3
TRACE::2023-02-26.15:43:07::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-26.15:43:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-26.15:43:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:07::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-26.15:43:07::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.15:43:07::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-26.15:43:07::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:43:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:43:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-26.15:43:07::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.15:43:07::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.15:43:07::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.15:43:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-26.15:43:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:43:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWReader::No isolation master present  
TRACE::2023-02-26.15:43:07::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-26.15:43:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-26.15:43:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:43:07::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-26.15:43:07::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-26.15:43:07::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.15:43:07::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.15:43:07::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.15:43:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-26.15:43:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:43:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWReader::No isolation master present  
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:43:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:43:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::In reload Mss file.
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2023-02-26.15:43:08::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.15:43:08::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-26.15:43:08::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:43:08::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:43:08::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-26.15:43:08::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.15:43:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.15:43:08::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:43:08::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::In reload Mss file.
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2023-02-26.15:43:08::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.15:43:08::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-26.15:43:08::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:43:08::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:43:08::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-26.15:43:08::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.15:43:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.15:43:08::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:43:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:43:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:43:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:43:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:43:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:43:08::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:43:08::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2023-02-26.15:48:31::SCWPlatform::Started generating the artifacts platform toplevel_lab3
TRACE::2023-02-26.15:48:31::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-26.15:48:31::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab3
LOG::2023-02-26.15:48:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-26.15:48:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-26.15:48:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-26.15:48:31::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-26.15:48:31::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-26.15:48:31::SCWSystem::Not a boot domain 
LOG::2023-02-26.15:48:31::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-26.15:48:31::SCWDomain::Generating domain artifcats
TRACE::2023-02-26.15:48:31::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-26.15:48:31::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/qemu/
TRACE::2023-02-26.15:48:31::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-26.15:48:31::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-26.15:48:31::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:48:31::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:48:31::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:48:31::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:48:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:48:31::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:48:31::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2023-02-26.15:48:31::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:48:31::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-26.15:48:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:48:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-02-26.15:48:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-02-26.15:48:31::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2023-02-26.15:48:31::SCWMssOS::skipping the bsp build ... 
TRACE::2023-02-26.15:48:31::SCWMssOS::Copying to export directory.
TRACE::2023-02-26.15:48:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-26.15:48:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-26.15:48:31::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-26.15:48:31::SCWSystem::Completed Processing the sysconfig toplevel_lab3
LOG::2023-02-26.15:48:31::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab3
TRACE::2023-02-26.15:48:31::SCWPlatform::Started preparing the platform 
TRACE::2023-02-26.15:48:31::SCWSystem::Writing the bif file for system config toplevel_lab3
TRACE::2023-02-26.15:48:31::SCWSystem::dir created 
TRACE::2023-02-26.15:48:31::SCWSystem::Writing the bif 
TRACE::2023-02-26.15:48:31::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-26.15:48:31::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-26.15:48:31::SCWPlatform::Completed generating the platform
TRACE::2023-02-26.15:48:31::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:48:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.15:48:31::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:48:31::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.15:48:31::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:48:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.15:48:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.15:48:31::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.15:48:31::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:48:31::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:48:31::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:48:31::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:48:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:48:31::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:48:31::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:48:31::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.15:48:31::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:48:31::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:48:31::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:48:31::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:48:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:48:31::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:48:31::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:48:31::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:48:31::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f741",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d6178515868619738",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-26.15:48:31::SCWPlatform::updated the xpfm file.
TRACE::2023-02-26.15:48:31::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.15:48:31::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.15:48:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.15:48:31::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.15:48:31::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.15:48:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.15:48:31::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.15:48:31::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.15:48:31::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:53:45::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:45::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:45::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-26.18:53:45::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:53:52::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-26.18:53:52::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:53:52::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:53:52::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.18:53:52::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.18:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:53:52::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:53:52::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:53:52::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.18:53:52::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.18:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:53:52::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:53:52::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.18:53:52::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:53:52::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-26.18:53:52::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:53:52::SCWPlatform::update - Opened existing hwdb toplevel_lab3_14
TRACE::2023-02-26.18:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:53:52::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-26.18:53:52::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:53:52::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:53:52::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.18:53:52::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.18:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:53:52::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:53:52::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:53:52::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_13
TRACE::2023-02-26.18:53:52::SCWPlatform::Opened existing hwdb toplevel_lab3_13
TRACE::2023-02-26.18:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:53:52::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:53:52::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.18:53:52::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:53:52::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-26.18:53:52::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:53:52::SCWPlatform::update - Opened existing hwdb toplevel_lab3_14
TRACE::2023-02-26.18:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:53:52::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:53:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.18:53:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.18:53:52::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.18:53:52::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-26.18:53:52::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:53:52::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:53:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.18:53:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.18:53:52::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.18:53:52::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-26.18:53:52::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:53:52::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:53:52::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:53:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-26.18:53:59::SCWPlatform::Opened new HwDB with name toplevel_lab3_15
TRACE::2023-02-26.18:53:59::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:53:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.18:53:59::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:53:59::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.18:53:59::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:53:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-26.18:53:59::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:53:59::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.18:53:59::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:59::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:59::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:59::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:53:59::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:53:59::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_15
TRACE::2023-02-26.18:53:59::SCWPlatform::Opened existing hwdb toplevel_lab3_15
TRACE::2023-02-26.18:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:53:59::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:53:59::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.18:53:59::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:53:59::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:59::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:59::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:59::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:53:59::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:53:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:53:59::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_15
TRACE::2023-02-26.18:53:59::SCWPlatform::Opened existing hwdb toplevel_lab3_15
TRACE::2023-02-26.18:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:53:59::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:53:59::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.18:53:59::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:53:59::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f741",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d61785158686197381",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-26.18:54:00::SCWPlatform::Clearing the existing platform
TRACE::2023-02-26.18:54:00::SCWSystem::Clearing the existing sysconfig
TRACE::2023-02-26.18:54:00::SCWBDomain::clearing the fsbl build
TRACE::2023-02-26.18:54:00::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:00::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:00::SCWSystem::Clearing the domains completed.
TRACE::2023-02-26.18:54:00::SCWPlatform::Clearing the opened hw db.
TRACE::2023-02-26.18:54:00::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:00::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:00::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:00::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:00::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:00::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:00::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:00::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:00::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:00::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-26.18:54:06::SCWPlatform::Opened new HwDB with name toplevel_lab3_16
TRACE::2023-02-26.18:54:06::SCWReader::Active system found as  toplevel_lab3
TRACE::2023-02-26.18:54:06::SCWReader::Handling sysconfig toplevel_lab3
TRACE::2023-02-26.18:54:06::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-26.18:54:06::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-26.18:54:06::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-26.18:54:06::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:06::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:06::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_16
TRACE::2023-02-26.18:54:06::SCWPlatform::Opened existing hwdb toplevel_lab3_16
TRACE::2023-02-26.18:54:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:54:06::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:06::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:06::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_16
TRACE::2023-02-26.18:54:06::SCWPlatform::Opened existing hwdb toplevel_lab3_16
TRACE::2023-02-26.18:54:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:54:06::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:06::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:06::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_16
TRACE::2023-02-26.18:54:06::SCWPlatform::Opened existing hwdb toplevel_lab3_16
TRACE::2023-02-26.18:54:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:54:06::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-26.18:54:06::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:06::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:06::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_16
TRACE::2023-02-26.18:54:06::SCWPlatform::Opened existing hwdb toplevel_lab3_16
TRACE::2023-02-26.18:54:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:54:06::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-26.18:54:06::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:06::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:06::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:06::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-26.18:54:06::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-26.18:54:07::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_16
TRACE::2023-02-26.18:54:07::SCWPlatform::Opened existing hwdb toplevel_lab3_16
TRACE::2023-02-26.18:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:54:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.18:54:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-26.18:54:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_16
TRACE::2023-02-26.18:54:07::SCWPlatform::Opened existing hwdb toplevel_lab3_16
TRACE::2023-02-26.18:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:54:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.18:54:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-26.18:54:07::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.18:54:07::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.18:54:07::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.18:54:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-26.18:54:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-26.18:54:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_16
TRACE::2023-02-26.18:54:07::SCWPlatform::Opened existing hwdb toplevel_lab3_16
TRACE::2023-02-26.18:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:54:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.18:54:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWReader::No isolation master present  
TRACE::2023-02-26.18:54:07::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-26.18:54:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-26.18:54:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-26.18:54:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_16
TRACE::2023-02-26.18:54:07::SCWPlatform::Opened existing hwdb toplevel_lab3_16
TRACE::2023-02-26.18:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:54:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_16
TRACE::2023-02-26.18:54:07::SCWPlatform::Opened existing hwdb toplevel_lab3_16
TRACE::2023-02-26.18:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:54:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_16
TRACE::2023-02-26.18:54:07::SCWPlatform::Opened existing hwdb toplevel_lab3_16
TRACE::2023-02-26.18:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:54:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.18:54:07::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-26.18:54:07::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-26.18:54:07::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.18:54:07::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.18:54:07::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.18:54:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-26.18:54:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-26.18:54:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_16
TRACE::2023-02-26.18:54:07::SCWPlatform::Opened existing hwdb toplevel_lab3_16
TRACE::2023-02-26.18:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:54:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.18:54:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:07::SCWReader::No isolation master present  
LOG::2023-02-26.18:54:07::SCWPlatform::Started generating the artifacts platform toplevel_lab3
TRACE::2023-02-26.18:54:07::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-26.18:54:07::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab3
LOG::2023-02-26.18:54:07::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-26.18:54:07::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-26.18:54:07::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-26.18:54:07::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-26.18:54:07::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-26.18:54:07::SCWSystem::Not a boot domain 
LOG::2023-02-26.18:54:07::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-26.18:54:07::SCWDomain::Generating domain artifcats
TRACE::2023-02-26.18:54:07::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-26.18:54:07::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/qemu/
TRACE::2023-02-26.18:54:08::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-26.18:54:08::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-26.18:54:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_16
TRACE::2023-02-26.18:54:08::SCWPlatform::Opened existing hwdb toplevel_lab3_16
TRACE::2023-02-26.18:54:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:54:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.18:54:08::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:08::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-26.18:54:08::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:08::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-02-26.18:54:09::SCWMssOS::doing bsp build ... 
TRACE::2023-02-26.18:54:09::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-02-26.18:54:09::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-02-26.18:54:09::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-02-26.18:54:09::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-26.18:54:09::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-26.18:54:09::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-26.18:54:09::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-26.18:54:09::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.18:54:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.18:54:09::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.18:54:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.18:54:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.18:54:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.18:54:09::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.18:54:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.18:54:09::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.18:54:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.18:54:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.18:54:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.18:54:09::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.18:54:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.18:54:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.18:54:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.18:54:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.18:54:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.18:54:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-26.18:54:09::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-26.18:54:09::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.18:54:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.18:54:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.18:54:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.18:54:09::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-26.18:54:09::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-26.18:54:09::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.18:54:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.18:54:09::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.18:54:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.18:54:09::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-26.18:54:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-26.18:54:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-26.18:54:09::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-26.18:54:09::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-26.18:54:09::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-26.18:54:09::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.18:54:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.18:54:09::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.18:54:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.18:54:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.18:54:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.18:54:09::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.18:54:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.18:54:09::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.18:54:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.18:54:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-26.18:54:09::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-26.18:54:09::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-26.18:54:09::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-26.18:54:09::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.18:54:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.18:54:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.18:54:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.18:54:09::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-26.18:54:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-26.18:54:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-26.18:54:09::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-26.18:54:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.18:54:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.18:54:10::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-26.18:54:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.18:54:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.18:54:10::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-26.18:54:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-26.18:54:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-26.18:54:10::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-26.18:54:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-26.18:54:10::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-26.18:54:10::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-26.18:54:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-26.18:54:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-26.18:54:10::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-26.18:54:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-26.18:54:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-26.18:54:10::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-26.18:54:11::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-02-26.18:54:11::SCWMssOS::make --no-print-directory archive

TRACE::2023-02-26.18:54:11::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-26.18:54:11::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-02-26.18:54:11::SCWMssOS::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-02-26.18:54:11::SCWMssOS::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-02-26.18:54:11::SCWMssOS::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-02-26.18:54:11::SCWMssOS::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-02-26.18:54:11::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-02-26.18:54:11::SCWMssOS::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-02-26.18:54:11::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-02-26.18:54:11::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-02-26.18:54:11::SCWMssOS::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-02-26.18:54:11::SCWMssOS::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-02-26.18:54:11::SCWMssOS::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-02-26.18:54:11::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-02-26.18:54:11::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-02-26.18:54:11::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-02-26.18:54:11::SCWMssOS::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-02-26.18:54:11::SCWMssOS::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-02-26.18:54:11::SCWMssOS::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-02-26.18:54:11::SCWMssOS::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-02-26.18:54:11::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cort
TRACE::2023-02-26.18:54:11::SCWMssOS::exa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-02-26.18:54:11::SCWMssOS:: ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_
TRACE::2023-02-26.18:54:11::SCWMssOS::cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o 
TRACE::2023-02-26.18:54:11::SCWMssOS::ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o
TRACE::2023-02-26.18:54:11::SCWMssOS:: ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o p
TRACE::2023-02-26.18:54:11::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-02-26.18:54:11::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2023-02-26.18:54:11::SCWMssOS::nterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib
TRACE::2023-02-26.18:54:11::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-02-26.18:54:11::SCWMssOS::/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7
TRACE::2023-02-26.18:54:11::SCWMssOS::_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2023-02-26.18:54:11::SCWMssOS::_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_sel
TRACE::2023-02-26.18:54:11::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-c
TRACE::2023-02-26.18:54:11::SCWMssOS::rt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-02-26.18:54:11::SCWMssOS::ftest.o

TRACE::2023-02-26.18:54:11::SCWMssOS::'Finished building libraries'

TRACE::2023-02-26.18:54:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-26.18:54:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-26.18:54:11::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-26.18:54:11::SCWSystem::Completed Processing the sysconfig toplevel_lab3
LOG::2023-02-26.18:54:11::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab3
TRACE::2023-02-26.18:54:11::SCWPlatform::Started preparing the platform 
TRACE::2023-02-26.18:54:11::SCWSystem::Writing the bif file for system config toplevel_lab3
TRACE::2023-02-26.18:54:11::SCWSystem::dir created 
TRACE::2023-02-26.18:54:11::SCWSystem::Writing the bif 
TRACE::2023-02-26.18:54:11::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-26.18:54:11::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-26.18:54:11::SCWPlatform::Completed generating the platform
TRACE::2023-02-26.18:54:11::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-26.18:54:11::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-26.18:54:11::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.18:54:11::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-26.18:54:11::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:11::SCWMssOS::Commit changes completed.
TRACE::2023-02-26.18:54:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_16
TRACE::2023-02-26.18:54:11::SCWPlatform::Opened existing hwdb toplevel_lab3_16
TRACE::2023-02-26.18:54:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:54:11::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:11::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.18:54:11::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-26.18:54:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_16
TRACE::2023-02-26.18:54:11::SCWPlatform::Opened existing hwdb toplevel_lab3_16
TRACE::2023-02-26.18:54:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:54:11::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:11::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.18:54:11::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:11::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f741",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d6178515868619738",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-26.18:54:11::SCWPlatform::updated the xpfm file.
TRACE::2023-02-26.18:54:12::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:12::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:12::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:12::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-26.18:54:12::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-26.18:54:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-26.18:54:12::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_16
TRACE::2023-02-26.18:54:12::SCWPlatform::Opened existing hwdb toplevel_lab3_16
TRACE::2023-02-26.18:54:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-26.18:54:12::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-26.18:54:12::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-26.18:54:12::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:58:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:58:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:58:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-27.13:58:11::SCWPlatform::Opened new HwDB with name toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWReader::Active system found as  toplevel_lab3
TRACE::2023-02-27.13:58:11::SCWReader::Handling sysconfig toplevel_lab3
TRACE::2023-02-27.13:58:11::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-27.13:58:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-27.13:58:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:58:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:58:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:58:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:58:11::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:58:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:58:11::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-27.13:58:11::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-27.13:58:11::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-27.13:58:11::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:58:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:58:11::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:58:11::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:58:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:58:11::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:58:11::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-27.13:58:11::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.13:58:11::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.13:58:11::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.13:58:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-27.13:58:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:58:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:58:11::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:58:11::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWReader::No isolation master present  
TRACE::2023-02-27.13:58:11::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-27.13:58:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-27.13:58:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:58:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:58:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:58:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:58:11::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:58:11::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-27.13:58:11::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-27.13:58:11::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.13:58:11::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.13:58:11::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.13:58:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-27.13:58:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:58:11::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:58:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:58:11::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-27.13:58:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:58:11::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:58:11::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:58:11::SCWReader::No isolation master present  
TRACE::2023-02-27.13:59:10::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:10::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:10::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-27.13:59:10::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:16::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-27.13:59:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-27.13:59:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-27.13:59:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-27.13:59:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-27.13:59:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:59:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-27.13:59:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:16::SCWPlatform::update - Opened existing hwdb toplevel_lab3_1
TRACE::2023-02-27.13:59:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:16::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-27.13:59:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-27.13:59:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-27.13:59:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:16::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_0
TRACE::2023-02-27.13:59:16::SCWPlatform::Opened existing hwdb toplevel_lab3_0
TRACE::2023-02-27.13:59:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:16::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:16::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:59:16::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-27.13:59:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:16::SCWPlatform::update - Opened existing hwdb toplevel_lab3_1
TRACE::2023-02-27.13:59:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.13:59:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.13:59:16::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.13:59:16::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-27.13:59:16::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:16::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.13:59:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.13:59:16::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.13:59:16::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-27.13:59:16::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:16::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-27.13:59:22::SCWPlatform::Opened new HwDB with name toplevel_lab3_2
TRACE::2023-02-27.13:59:22::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-27.13:59:22::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:22::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.13:59:23::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-27.13:59:23::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:23::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.13:59:23::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:23::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:23::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:23::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:23::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:23::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_2
TRACE::2023-02-27.13:59:23::SCWPlatform::Opened existing hwdb toplevel_lab3_2
TRACE::2023-02-27.13:59:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:23::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:23::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:59:23::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:23::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:23::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:23::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:23::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:23::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:23::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_2
TRACE::2023-02-27.13:59:23::SCWPlatform::Opened existing hwdb toplevel_lab3_2
TRACE::2023-02-27.13:59:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:23::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:23::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:59:23::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:23::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f741",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d61785158686197381",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-27.13:59:24::SCWPlatform::Clearing the existing platform
TRACE::2023-02-27.13:59:24::SCWSystem::Clearing the existing sysconfig
TRACE::2023-02-27.13:59:24::SCWBDomain::clearing the fsbl build
TRACE::2023-02-27.13:59:24::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:24::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:24::SCWSystem::Clearing the domains completed.
TRACE::2023-02-27.13:59:24::SCWPlatform::Clearing the opened hw db.
TRACE::2023-02-27.13:59:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:24::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:24::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-27.13:59:30::SCWPlatform::Opened new HwDB with name toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWReader::Active system found as  toplevel_lab3
TRACE::2023-02-27.13:59:30::SCWReader::Handling sysconfig toplevel_lab3
TRACE::2023-02-27.13:59:30::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-27.13:59:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-27.13:59:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:30::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-27.13:59:30::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-27.13:59:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-27.13:59:30::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:59:30::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:59:30::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-27.13:59:30::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.13:59:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.13:59:30::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.13:59:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-27.13:59:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:59:30::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWReader::No isolation master present  
TRACE::2023-02-27.13:59:30::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-27.13:59:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-27.13:59:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:59:30::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-27.13:59:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-27.13:59:30::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.13:59:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.13:59:30::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.13:59:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-27.13:59:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:59:30::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWReader::No isolation master present  
LOG::2023-02-27.13:59:30::SCWPlatform::Started generating the artifacts platform toplevel_lab3
TRACE::2023-02-27.13:59:30::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-27.13:59:30::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab3
LOG::2023-02-27.13:59:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-27.13:59:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-27.13:59:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-27.13:59:30::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-27.13:59:30::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-27.13:59:30::SCWSystem::Not a boot domain 
LOG::2023-02-27.13:59:30::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-27.13:59:30::SCWDomain::Generating domain artifcats
TRACE::2023-02-27.13:59:30::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-27.13:59:30::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/qemu/
TRACE::2023-02-27.13:59:30::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-27.13:59:30::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.13:59:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:59:30::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:30::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-27.13:59:30::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:31::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-02-27.13:59:32::SCWMssOS::doing bsp build ... 
TRACE::2023-02-27.13:59:32::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-02-27.13:59:32::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-02-27.13:59:32::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-02-27.13:59:32::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-27.13:59:32::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-27.13:59:32::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-27.13:59:32::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-27.13:59:32::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-27.13:59:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-27.13:59:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-27.13:59:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-27.13:59:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-27.13:59:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-27.13:59:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-27.13:59:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-27.13:59:32::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-27.13:59:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-27.13:59:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-27.13:59:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-27.13:59:32::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-27.13:59:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-27.13:59:32::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-27.13:59:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-27.13:59:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-27.13:59:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-27.13:59:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-27.13:59:32::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-27.13:59:32::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-27.13:59:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-27.13:59:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-27.13:59:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-27.13:59:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-27.13:59:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-27.13:59:32::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-27.13:59:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-27.13:59:32::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-27.13:59:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-27.13:59:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-27.13:59:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-27.13:59:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-27.13:59:32::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-27.13:59:32::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-27.13:59:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-27.13:59:32::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-27.13:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-27.13:59:32::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-27.13:59:32::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-27.13:59:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-27.13:59:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-27.13:59:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-27.13:59:33::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-27.13:59:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-27.13:59:33::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-27.13:59:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-27.13:59:33::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-27.13:59:33::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-27.13:59:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-27.13:59:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-27.13:59:33::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-27.13:59:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-27.13:59:33::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-27.13:59:33::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-27.13:59:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-27.13:59:33::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-27.13:59:33::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-27.13:59:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-27.13:59:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-27.13:59:33::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-27.13:59:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-27.13:59:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-27.13:59:33::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-27.13:59:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-27.13:59:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-27.13:59:33::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-27.13:59:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-27.13:59:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-27.13:59:33::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-27.13:59:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-27.13:59:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-27.13:59:33::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-27.13:59:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-27.13:59:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-27.13:59:33::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-27.13:59:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-27.13:59:33::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-27.13:59:33::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-27.13:59:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-27.13:59:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-27.13:59:34::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-27.13:59:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-27.13:59:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-27.13:59:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.13:59:34::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-02-27.13:59:34::SCWMssOS::make --no-print-directory archive

TRACE::2023-02-27.13:59:34::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-27.13:59:34::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-02-27.13:59:34::SCWMssOS::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-02-27.13:59:34::SCWMssOS::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-02-27.13:59:34::SCWMssOS::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-02-27.13:59:34::SCWMssOS::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-02-27.13:59:34::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-02-27.13:59:34::SCWMssOS::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-02-27.13:59:34::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-02-27.13:59:34::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-02-27.13:59:34::SCWMssOS::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-02-27.13:59:34::SCWMssOS::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-02-27.13:59:34::SCWMssOS::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-02-27.13:59:34::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-02-27.13:59:34::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-02-27.13:59:34::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-02-27.13:59:34::SCWMssOS::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-02-27.13:59:34::SCWMssOS::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-02-27.13:59:34::SCWMssOS::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-02-27.13:59:34::SCWMssOS::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-02-27.13:59:34::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cort
TRACE::2023-02-27.13:59:34::SCWMssOS::exa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-02-27.13:59:34::SCWMssOS:: ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_
TRACE::2023-02-27.13:59:34::SCWMssOS::cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o 
TRACE::2023-02-27.13:59:34::SCWMssOS::ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o
TRACE::2023-02-27.13:59:34::SCWMssOS:: ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o p
TRACE::2023-02-27.13:59:34::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-02-27.13:59:34::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2023-02-27.13:59:34::SCWMssOS::nterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib
TRACE::2023-02-27.13:59:34::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-02-27.13:59:34::SCWMssOS::/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7
TRACE::2023-02-27.13:59:34::SCWMssOS::_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2023-02-27.13:59:34::SCWMssOS::_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_sel
TRACE::2023-02-27.13:59:34::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-c
TRACE::2023-02-27.13:59:34::SCWMssOS::rt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-02-27.13:59:34::SCWMssOS::ftest.o

TRACE::2023-02-27.13:59:35::SCWMssOS::'Finished building libraries'

TRACE::2023-02-27.13:59:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-27.13:59:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-27.13:59:35::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-27.13:59:35::SCWSystem::Completed Processing the sysconfig toplevel_lab3
LOG::2023-02-27.13:59:35::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab3
TRACE::2023-02-27.13:59:35::SCWPlatform::Started preparing the platform 
TRACE::2023-02-27.13:59:35::SCWSystem::Writing the bif file for system config toplevel_lab3
TRACE::2023-02-27.13:59:35::SCWSystem::dir created 
TRACE::2023-02-27.13:59:35::SCWSystem::Writing the bif 
TRACE::2023-02-27.13:59:35::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-27.13:59:35::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-27.13:59:35::SCWPlatform::Completed generating the platform
TRACE::2023-02-27.13:59:35::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.13:59:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.13:59:35::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.13:59:35::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-27.13:59:35::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:35::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.13:59:35::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:35::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:35::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:35::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:35::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:35::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.13:59:35::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.13:59:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:35::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:35::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:59:35::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.13:59:35::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:35::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:35::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:35::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:35::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:35::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.13:59:35::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.13:59:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:35::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:35::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:59:35::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:35::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f741",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d6178515868619738",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-27.13:59:35::SCWPlatform::updated the xpfm file.
TRACE::2023-02-27.13:59:35::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:35::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:35::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:35::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.13:59:35::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.13:59:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.13:59:35::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.13:59:35::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.13:59:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.13:59:35::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.13:59:35::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.13:59:35::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.17:55:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.17:55:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.17:55:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-27.17:55:07::SCWPlatform::Opened new HwDB with name toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWReader::Active system found as  toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWReader::Handling sysconfig toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-27.17:55:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-27.17:55:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.17:55:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.17:55:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.17:55:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.17:55:07::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.17:55:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.17:55:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-27.17:55:07::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-27.17:55:07::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-27.17:55:07::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.17:55:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.17:55:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.17:55:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.17:55:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.17:55:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.17:55:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-27.17:55:07::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.17:55:07::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.17:55:07::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.17:55:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-27.17:55:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.17:55:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.17:55:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.17:55:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWReader::No isolation master present  
TRACE::2023-02-27.17:55:07::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-27.17:55:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-27.17:55:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.17:55:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.17:55:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.17:55:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.17:55:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.17:55:07::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-27.17:55:07::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-27.17:55:07::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.17:55:07::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.17:55:07::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.17:55:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-27.17:55:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.17:55:07::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.17:55:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.17:55:07::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.17:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.17:55:07::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.17:55:07::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.17:55:07::SCWReader::No isolation master present  
LOG::2023-02-27.18:19:50::SCWPlatform::Started generating the artifacts platform toplevel_lab3
TRACE::2023-02-27.18:19:50::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-27.18:19:50::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab3
LOG::2023-02-27.18:19:50::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-27.18:19:50::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-27.18:19:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-27.18:19:50::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-27.18:19:50::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-27.18:19:50::SCWSystem::Not a boot domain 
LOG::2023-02-27.18:19:50::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-27.18:19:50::SCWDomain::Generating domain artifcats
TRACE::2023-02-27.18:19:50::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-27.18:19:50::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/qemu/
TRACE::2023-02-27.18:19:50::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-27.18:19:50::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-27.18:19:50::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:50::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:50::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:50::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.18:19:50::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.18:19:50::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.18:19:50::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.18:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.18:19:50::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.18:19:50::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.18:19:50::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.18:19:50::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-27.18:19:50::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.18:19:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-02-27.18:19:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-02-27.18:19:50::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2023-02-27.18:19:50::SCWMssOS::skipping the bsp build ... 
TRACE::2023-02-27.18:19:50::SCWMssOS::Copying to export directory.
TRACE::2023-02-27.18:19:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-27.18:19:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-27.18:19:52::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-27.18:19:52::SCWSystem::Completed Processing the sysconfig toplevel_lab3
LOG::2023-02-27.18:19:52::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab3
TRACE::2023-02-27.18:19:52::SCWPlatform::Started preparing the platform 
TRACE::2023-02-27.18:19:52::SCWSystem::Writing the bif file for system config toplevel_lab3
TRACE::2023-02-27.18:19:52::SCWSystem::dir created 
TRACE::2023-02-27.18:19:52::SCWSystem::Writing the bif 
TRACE::2023-02-27.18:19:52::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-27.18:19:52::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-27.18:19:52::SCWPlatform::Completed generating the platform
TRACE::2023-02-27.18:19:52::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.18:19:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.18:19:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.18:19:52::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.18:19:52::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.18:19:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.18:19:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.18:19:52::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.18:19:52::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:52::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:52::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:52::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.18:19:52::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.18:19:52::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.18:19:52::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.18:19:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.18:19:52::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.18:19:52::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.18:19:52::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.18:19:52::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:52::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:52::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:52::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.18:19:52::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.18:19:52::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.18:19:52::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.18:19:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.18:19:52::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.18:19:52::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.18:19:52::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.18:19:52::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f741",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d6178515868619738",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-27.18:19:52::SCWPlatform::updated the xpfm file.
TRACE::2023-02-27.18:19:52::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:52::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:52::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:52::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.18:19:52::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.18:19:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.18:19:52::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.18:19:52::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.18:19:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.18:19:52::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.18:19:52::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.18:19:52::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:21::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:21::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:21::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-27.21:35:21::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:28::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-27.21:35:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:28::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.21:35:28::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.21:35:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:28::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.21:35:28::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.21:35:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:28::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:28::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.21:35:28::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-27.21:35:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:28::SCWPlatform::update - Opened existing hwdb toplevel_lab3_1
TRACE::2023-02-27.21:35:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:28::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-27.21:35:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:28::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.21:35:28::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.21:35:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:28::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.21:35:28::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.21:35:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:28::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:28::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.21:35:28::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa
TRACE::2023-02-27.21:35:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/tempdsa/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:28::SCWPlatform::update - Opened existing hwdb toplevel_lab3_1
TRACE::2023-02-27.21:35:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:28::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.21:35:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.21:35:28::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.21:35:28::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-27.21:35:28::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:28::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.21:35:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.21:35:28::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.21:35:28::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-27.21:35:28::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-27.21:35:35::SCWPlatform::Opened new HwDB with name toplevel_lab3_2
TRACE::2023-02-27.21:35:35::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-27.21:35:35::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:35::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.21:35:35::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-27.21:35:35::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:35::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.21:35:35::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:35::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:35::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:35::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:35::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:35::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_2
TRACE::2023-02-27.21:35:35::SCWPlatform::Opened existing hwdb toplevel_lab3_2
TRACE::2023-02-27.21:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:35::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:35::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.21:35:35::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:35::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:35::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:35::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:35::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:35::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:35::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_2
TRACE::2023-02-27.21:35:35::SCWPlatform::Opened existing hwdb toplevel_lab3_2
TRACE::2023-02-27.21:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:35::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:35::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.21:35:35::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:35::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f741",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d61785158686197381",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-27.21:35:36::SCWPlatform::Clearing the existing platform
TRACE::2023-02-27.21:35:36::SCWSystem::Clearing the existing sysconfig
TRACE::2023-02-27.21:35:36::SCWBDomain::clearing the fsbl build
TRACE::2023-02-27.21:35:36::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:36::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:36::SCWSystem::Clearing the domains completed.
TRACE::2023-02-27.21:35:36::SCWPlatform::Clearing the opened hw db.
TRACE::2023-02-27.21:35:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:36::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:36::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-27.21:35:43::SCWPlatform::Opened new HwDB with name toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWReader::Active system found as  toplevel_lab3
TRACE::2023-02-27.21:35:43::SCWReader::Handling sysconfig toplevel_lab3
TRACE::2023-02-27.21:35:43::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-27.21:35:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-27.21:35:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:43::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:43::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-27.21:35:43::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-27.21:35:43::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-27.21:35:43::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:43::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.21:35:43::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:43::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.21:35:43::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-27.21:35:43::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.21:35:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.21:35:43::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.21:35:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-27.21:35:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:43::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.21:35:43::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWReader::No isolation master present  
TRACE::2023-02-27.21:35:43::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-27.21:35:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-27.21:35:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:43::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.21:35:43::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-27.21:35:43::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-27.21:35:43::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.21:35:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.21:35:43::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.21:35:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-27.21:35:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:35:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:35:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:35:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Opened existing hwdb toplevel_lab3_3
TRACE::2023-02-27.21:35:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:35:43::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.21:35:43::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:35:43::SCWReader::No isolation master present  
LOG::2023-02-27.21:36:23::SCWPlatform::Started generating the artifacts platform toplevel_lab3
TRACE::2023-02-27.21:36:23::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-27.21:36:23::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab3
LOG::2023-02-27.21:36:23::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-27.21:36:23::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-27.21:36:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-27.21:36:23::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-27.21:36:23::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-27.21:36:23::SCWSystem::Not a boot domain 
LOG::2023-02-27.21:36:23::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-27.21:36:23::SCWDomain::Generating domain artifcats
TRACE::2023-02-27.21:36:23::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-27.21:36:23::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/qemu/
TRACE::2023-02-27.21:36:23::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/export/toplevel_lab3/sw/toplevel_lab3/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-27.21:36:23::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-27.21:36:23::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:23::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:23::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:23::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:36:23::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:36:23::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_3
TRACE::2023-02-27.21:36:23::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-02-27.21:36:23::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-02-27.21:36:23::SCWPlatform::Opened new HwDB with name toplevel_lab3_4
TRACE::2023-02-27.21:36:23::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:36:23::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.21:36:23::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:36:23::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-27.21:36:23::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:36:24::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-02-27.21:36:25::SCWMssOS::doing bsp build ... 
TRACE::2023-02-27.21:36:25::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-02-27.21:36:25::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-02-27.21:36:25::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-02-27.21:36:25::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-27.21:36:25::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-27.21:36:25::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-27.21:36:25::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-27.21:36:25::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-27.21:36:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-27.21:36:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-27.21:36:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-27.21:36:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-27.21:36:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-27.21:36:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-27.21:36:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-27.21:36:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-27.21:36:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-27.21:36:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-27.21:36:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-27.21:36:25::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-27.21:36:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-27.21:36:25::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-27.21:36:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-27.21:36:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-27.21:36:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-27.21:36:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-27.21:36:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-27.21:36:25::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-27.21:36:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-27.21:36:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-27.21:36:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-27.21:36:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-27.21:36:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-27.21:36:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-27.21:36:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-27.21:36:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-27.21:36:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-27.21:36:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-27.21:36:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-27.21:36:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-27.21:36:25::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-27.21:36:25::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-27.21:36:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-27.21:36:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-27.21:36:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-27.21:36:25::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-27.21:36:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-27.21:36:25::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-27.21:36:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-27.21:36:25::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-27.21:36:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-27.21:36:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-27.21:36:25::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-27.21:36:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-27.21:36:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-27.21:36:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-27.21:36:26::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-27.21:36:26::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-27.21:36:26::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-27.21:36:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-27.21:36:26::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-27.21:36:26::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-27.21:36:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-27.21:36:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-27.21:36:26::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-27.21:36:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-27.21:36:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-27.21:36:26::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-27.21:36:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-27.21:36:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-27.21:36:26::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-27.21:36:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-27.21:36:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-27.21:36:26::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-27.21:36:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-27.21:36:26::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-27.21:36:26::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-27.21:36:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-27.21:36:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-27.21:36:26::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-27.21:36:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-27.21:36:26::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-27.21:36:26::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-27.21:36:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-27.21:36:26::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-27.21:36:26::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-27.21:36:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-27.21:36:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-27.21:36:26::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-27.21:36:27::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-02-27.21:36:27::SCWMssOS::make --no-print-directory archive

TRACE::2023-02-27.21:36:27::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-27.21:36:27::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-02-27.21:36:27::SCWMssOS::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-02-27.21:36:27::SCWMssOS::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-02-27.21:36:27::SCWMssOS::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-02-27.21:36:27::SCWMssOS::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-02-27.21:36:27::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-02-27.21:36:27::SCWMssOS::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-02-27.21:36:27::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-02-27.21:36:27::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-02-27.21:36:27::SCWMssOS::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-02-27.21:36:27::SCWMssOS::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-02-27.21:36:27::SCWMssOS::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-02-27.21:36:27::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-02-27.21:36:27::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-02-27.21:36:27::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-02-27.21:36:27::SCWMssOS::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-02-27.21:36:27::SCWMssOS::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-02-27.21:36:27::SCWMssOS::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-02-27.21:36:27::SCWMssOS::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-02-27.21:36:27::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cort
TRACE::2023-02-27.21:36:27::SCWMssOS::exa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-02-27.21:36:27::SCWMssOS:: ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_
TRACE::2023-02-27.21:36:27::SCWMssOS::cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o 
TRACE::2023-02-27.21:36:27::SCWMssOS::ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o
TRACE::2023-02-27.21:36:27::SCWMssOS:: ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o p
TRACE::2023-02-27.21:36:27::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-02-27.21:36:27::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2023-02-27.21:36:27::SCWMssOS::nterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib
TRACE::2023-02-27.21:36:27::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-02-27.21:36:27::SCWMssOS::/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7
TRACE::2023-02-27.21:36:27::SCWMssOS::_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2023-02-27.21:36:27::SCWMssOS::_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_sel
TRACE::2023-02-27.21:36:27::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-c
TRACE::2023-02-27.21:36:27::SCWMssOS::rt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-02-27.21:36:27::SCWMssOS::ftest.o

TRACE::2023-02-27.21:36:28::SCWMssOS::'Finished building libraries'

TRACE::2023-02-27.21:36:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-27.21:36:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-27.21:36:28::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-27.21:36:28::SCWSystem::Completed Processing the sysconfig toplevel_lab3
LOG::2023-02-27.21:36:28::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab3
TRACE::2023-02-27.21:36:28::SCWPlatform::Started preparing the platform 
TRACE::2023-02-27.21:36:28::SCWSystem::Writing the bif file for system config toplevel_lab3
TRACE::2023-02-27.21:36:28::SCWSystem::dir created 
TRACE::2023-02-27.21:36:28::SCWSystem::Writing the bif 
TRACE::2023-02-27.21:36:28::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-27.21:36:28::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-27.21:36:28::SCWPlatform::Completed generating the platform
TRACE::2023-02-27.21:36:28::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:36:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.21:36:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.21:36:28::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.21:36:28::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:36:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-27.21:36:28::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:36:28::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.21:36:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:36:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:36:28::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_4
TRACE::2023-02-27.21:36:28::SCWPlatform::Opened existing hwdb toplevel_lab3_4
TRACE::2023-02-27.21:36:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:36:28::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:36:28::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.21:36:28::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.21:36:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:36:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:36:28::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_4
TRACE::2023-02-27.21:36:28::SCWPlatform::Opened existing hwdb toplevel_lab3_4
TRACE::2023-02-27.21:36:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:36:28::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:36:28::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.21:36:28::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:36:28::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab3",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab3",
	"systems":	[{
			"systemName":	"toplevel_lab3",
			"systemDesc":	"toplevel_lab3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab3",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"522638455c1ca7e607f9bcf702bc3f741",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab3/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e346fcc3dfc99d0d6178515868619738",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-27.21:36:28::SCWPlatform::updated the xpfm file.
TRACE::2023-02-27.21:36:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.21:36:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.21:36:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.21:36:28::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3_4
TRACE::2023-02-27.21:36:28::SCWPlatform::Opened existing hwdb toplevel_lab3_4
TRACE::2023-02-27.21:36:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.21:36:28::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.21:36:28::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.21:36:28::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.22:05:02::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:02::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:02::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:02::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.22:05:02::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.22:05:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-27.22:05:08::SCWPlatform::Opened new HwDB with name toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWReader::Active system found as  toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWReader::Handling sysconfig toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-27.22:05:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-27.22:05:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.22:05:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.22:05:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.22:05:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.22:05:08::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.22:05:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.22:05:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-27.22:05:08::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-27.22:05:08::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-27.22:05:08::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.22:05:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.22:05:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.22:05:08::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.22:05:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.22:05:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.22:05:08::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-27.22:05:08::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.22:05:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.22:05:08::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.22:05:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-27.22:05:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.22:05:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.22:05:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.22:05:08::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWReader::No isolation master present  
TRACE::2023-02-27.22:05:08::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-27.22:05:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-27.22:05:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.22:05:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.22:05:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.22:05:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.22:05:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.22:05:08::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-27.22:05:08::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-27.22:05:08::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-27.22:05:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-27.22:05:08::SCWMssOS::Commit changes completed.
TRACE::2023-02-27.22:05:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-27.22:05:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw
TRACE::2023-02-27.22:05:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/hw/toplevel_lab3.xsa
TRACE::2023-02-27.22:05:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-27.22:05:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Opened existing hwdb toplevel_lab3
TRACE::2023-02-27.22:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-27.22:05:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-27.22:05:08::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module3/lab3b/vitis/toplevel_lab3/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-27.22:05:08::SCWReader::No isolation master present  
