{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746421173264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746421173264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  4 22:59:33 2025 " "Processing started: Sun May  4 22:59:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746421173264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1746421173264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BeamForming -c BeamForming " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BeamForming -c BeamForming" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1746421173264 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421174578 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421174578 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421174579 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421174579 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421174579 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421174579 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421174579 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421174580 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421174580 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421174580 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421174580 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421174580 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421174581 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421174581 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421174581 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421174581 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421174581 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421174581 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421174581 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421174582 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421174582 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421174582 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421174582 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421174582 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175236 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175236 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175236 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175237 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175237 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175237 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175237 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175238 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175238 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175238 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175238 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175238 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175239 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175239 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175239 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175239 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175239 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175239 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175240 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175240 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175240 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175240 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175240 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175241 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175953 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175953 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175954 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175954 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175954 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175954 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175954 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175954 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175955 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175955 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175955 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1746421175955 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175955 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175956 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175956 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175956 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175956 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175956 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175956 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175957 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175957 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175957 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175957 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the license for encrypted file \"C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1746421175957 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 72 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 72 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746421176026 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May  4 22:59:36 2025 " "Processing ended: Sun May  4 22:59:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746421176026 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746421176026 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746421176026 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1746421176026 ""}
