#include <log.h>
#include <irq.h>
#include <board-types.h>
#include <board.h>
#include <time/time.h>
#include <driver/driver.h>
#include <driver/pl031.h>
#include <utils/utils.h>
#include <utils/math.h>
#include <mm/heap.h>
#include <component/timer.h>
#include <component/component.h>


static int get_value(timer_comp_t *t, uint64_t *v) {
    rtc_t *rtc = (rtc_t *) t;
    *v = rtc->mm->data;
    return 0;
}

static int set_value(timer_comp_t *t, uint64_t v) {
    rtc_t *rtc = (rtc_t *) t;
    rtc->mm->load = (uint32_t) v;
    return 0;
}

static int get_remaining(timer_comp_t *t, int64_t *v) {
    rtc_t *rtc = (rtc_t *) t;
    *v = rtc->mm->match - rtc->mm->data;
    return 0;
}

static int reset(timer_comp_t *t) {
    rtc_t *rtc = (rtc_t *) t;
    // According to the pl031 doc, writing 1 to ctrl reg will reset the rtc value,
    // but qemu just ignores this write operation
    rtc->mm->control = 1;
    rtc->mm->load = 0;
    rtc->mm->int_clear = 1;
    rtc->mm->int_mask = 0;
    return 0;
}

static int set_enable(timer_comp_t *t, bool enable) {
    rtc_t *rtc = (rtc_t *) t;
    rtc->mm->control = enable ? 1 : 0;
    rtc->mm->int_mask = enable ? 1 : 0;
    return 0;
}

static int set_expiration_ticks(timer_comp_t *t, int64_t timer_ticks, timer_exp_type_t type,
        timer_cb_t cb, void *data, bool periodic) {
    rtc_t *rtc = (rtc_t *) t;

    switch (type) {
    case TIMER_EXP_ABSOLUTE:
        rtc->mm->match = max(timer_ticks, 0);
        break;
    case TIMER_EXP_RELATIVE:
        rtc->mm->match = max((int64_t) rtc->mm->data + timer_ticks, 0);
        break;
    }

    t->curtimer.cb = cb;
    t->curtimer.data = data;
    t->curtimer.ticks = timer_ticks;
    t->curtimer.periodic = periodic;
    t->curtimer.enabled = true;

    return 0;
}

static int clear_expiration(timer_comp_t *t) {
    rtc_t *rtc = (rtc_t *) t;
    rtc->mm->match = 0;
    t->curtimer.enabled = false;
    return 0;
}

static irqret_t pl031_irq_handler(irq_t irq, void *data) {
    verbose_async("rtc '%s' expired", ((component_t *) data)->id);

    rtc_t *rtc = (rtc_t *) data;
    // Clear interrupt
    rtc->mm->int_clear = 1;

    return timer_handle_expiration((timer_comp_t *) rtc);
}

static int init(component_t *c) {
    timer_comp_t *t = (timer_comp_t *) c;

    if (timer_init(t) < 0) {
        error("Failed to initialize timer for component '%s'", c->id);
        return -1;
    }

    rtc_t *rtc = (rtc_t *) c;
    // Enable RTC interrupts
    rtc->mm->int_mask = 1;
    return 0;
}

static int deinit(component_t *c) {
    timer_comp_t *t = (timer_comp_t *) c;
    return timer_deinit(t);
}

static int process(board_comp_t *comp) {
    rtc_t *rtc = component_alloc(sizeof(rtc_t));
    if (rtc == NULL) {
        error("Failed to allocate memory for '%s'", comp->id);
        return -1;
    }
    timer_comp_t *t = (timer_comp_t *) rtc;

    if (timer_component_init(t, comp, COMP_TYPE_RTC, init, deinit) < 0) {
        error("Failed to register '%s'", comp->id);
        goto fail;
    }
    t->irq_handler = pl031_irq_handler;
    t->ops.get_value = get_value;
    t->ops.set_value = set_value;
    t->ops.get_remaining = get_remaining;
    t->ops.reset = reset;
    t->ops.set_enable = set_enable;
    t->ops.set_expiration_ticks = set_expiration_ticks;
    t->ops.clear_expiration = clear_expiration;

    board_get_ptr_attr_def(comp, "mmbase", (void **) &rtc->mm, NULL);
    if (rtc->mm == NULL) {
        error("No memory-mapped regs base was specified in the board information");
        goto fail;
    }

    component_set_info((component_t *) rtc, "PrimeCell RTC (pl031)", "ARM", "RTC AMBA compliant SoC");

    if (component_register((component_t *) rtc) < 0) {
        error("Couldn't register rtc '%s'", comp->id);
        goto fail;
    }

    return 0;

fail:
    free(rtc);
    return -1;
}

DEF_DRIVER_MANAGER(pl031, process);
