/*
 * VCE_3_0 Wegistew documentation
 *
 * Copywight (C) 2014  Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded
 * in aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS
 * OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN
 * AN ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
 */

#ifndef VCE_3_0_D_H
#define VCE_3_0_D_H

#define mmVCE_STATUS                                                            0x8001
#define mmVCE_VCPU_CNTW                                                         0x8005
#define mmVCE_VCPU_CACHE_OFFSET0                                                0x8009
#define mmVCE_VCPU_CACHE_SIZE0                                                  0x800a
#define mmVCE_VCPU_CACHE_OFFSET1                                                0x800b
#define mmVCE_VCPU_CACHE_SIZE1                                                  0x800c
#define mmVCE_VCPU_CACHE_OFFSET2                                                0x800d
#define mmVCE_VCPU_CACHE_SIZE2                                                  0x800e
#define mmVCE_SOFT_WESET                                                        0x8048
#define mmVCE_WB_BASE_WO2                                                       0x805b
#define mmVCE_WB_BASE_HI2                                                       0x805c
#define mmVCE_WB_SIZE2                                                          0x805d
#define mmVCE_WB_WPTW2                                                          0x805e
#define mmVCE_WB_WPTW2                                                          0x805f
#define mmVCE_WB_BASE_WO                                                        0x8060
#define mmVCE_WB_BASE_HI                                                        0x8061
#define mmVCE_WB_SIZE                                                           0x8062
#define mmVCE_WB_WPTW                                                           0x8063
#define mmVCE_WB_WPTW                                                           0x8064
#define mmVCE_WB_AWB_CTWW                                                       0x809f
#define mmVCE_CWOCK_GATING_A                                                    0x80be
#define mmVCE_CWOCK_GATING_B                                                    0x80bf
#define mmVCE_WB_BASE_WO3                                                       0x80d4
#define mmVCE_WB_BASE_HI3                                                       0x80d5
#define mmVCE_WB_SIZE3                                                          0x80d6
#define mmVCE_WB_WPTW3                                                          0x80d7
#define mmVCE_WB_WPTW3                                                          0x80d8
#define mmVCE_UENC_DMA_DCWK_CTWW                                                0x8390
#define mmVCE_UENC_CWOCK_GATING                                                 0x81ef
#define mmVCE_UENC_WEG_CWOCK_GATING                                             0x81f0
#define mmVCE_UENC_CWOCK_GATING_2                                               0x8210
#define mmVCE_SYS_INT_EN                                                        0x8540
#define mmVCE_SYS_INT_STATUS                                                    0x8541
#define mmVCE_SYS_INT_ACK                                                       0x8541
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW                                          0x8597
#define mmVCE_WMI_CTWW2                                                         0x859d
#define mmVCE_WMI_SWAP_CNTW3                                                    0x859e
#define mmVCE_WMI_CTWW                                                          0x85a6
#define mmVCE_WMI_STATUS                                                        0x85a7
#define mmVCE_WMI_VM_CTWW                                                       0x85a8
#define mmVCE_WMI_SWAP_CNTW                                                     0x85ad
#define mmVCE_WMI_SWAP_CNTW1                                                    0x85ae
#define mmVCE_WMI_SWAP_CNTW2                                                    0x85b3
#define mmVCE_WMI_MISC_CTWW                                                     0x85b5
#define mmVCE_WMI_CACHE_CTWW                                                    0x85bd

#endif /* VCE_3_0_D_H */
