library IEEE;
use IEEE.std_logic_1164.all;


entity OverflowDetector is 

 port(
		A	: in	std_logic;
		B	: in	std_logic;
		S	: in	std_logic;
		Overflow	: out	std_logic
	);

end OverflowDetector;


architecture arch1 of OverflowDetector is

begin

  Overflow <= (((A and B) and (not S)) or (((not A) and (not B)) and S));

end arch1;
