
Serwo_Arm.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000bd4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000b60  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000001ba  00800100  00800100  00000bd4  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000bd4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000c04  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c0  00000000  00000000  00000c44  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000fe0  00000000  00000000  00000d04  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000886  00000000  00000000  00001ce4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000a23  00000000  00000000  0000256a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000250  00000000  00000000  00002f90  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000058d  00000000  00000000  000031e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b6b  00000000  00000000  0000376d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000b0  00000000  00000000  000042d8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   8:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  10:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  14:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  18:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  1c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  20:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  24:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  28:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  2c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  30:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  34:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  38:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  3c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  40:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  44:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  48:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  4c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  50:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  54:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  58:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  5c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  60:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  64:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_clear_bss>:
  74:	22 e0       	ldi	r18, 0x02	; 2
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	01 c0       	rjmp	.+2      	; 0x7e <.do_clear_bss_start>

0000007c <.do_clear_bss_loop>:
  7c:	1d 92       	st	X+, r1

0000007e <.do_clear_bss_start>:
  7e:	aa 3b       	cpi	r26, 0xBA	; 186
  80:	b2 07       	cpc	r27, r18
  82:	e1 f7       	brne	.-8      	; 0x7c <.do_clear_bss_loop>
  84:	0e 94 06 03 	call	0x60c	; 0x60c <main>
  88:	0c 94 ae 05 	jmp	0xb5c	; 0xb5c <_exit>

0000008c <__bad_interrupt>:
  8c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000090 <AverageOf100>:
	return 1;												/* If yes then return 1 to indicate ack received i.e. ready to accept data byte */
	if (status == 0x20)										/* Check weather SLA+W transmitted & nack received or not? */
	return 2;												/* If yes then return 2 to indicate nack received i.e. device is busy */
	else
	return 3;												/* Else return 3 to indicate SLA+W failed */
}
  90:	4f 92       	push	r4
  92:	5f 92       	push	r5
  94:	6f 92       	push	r6
  96:	7f 92       	push	r7
  98:	8f 92       	push	r8
  9a:	9f 92       	push	r9
  9c:	af 92       	push	r10
  9e:	bf 92       	push	r11
  a0:	cf 92       	push	r12
  a2:	df 92       	push	r13
  a4:	ef 92       	push	r14
  a6:	ff 92       	push	r15
  a8:	0f 93       	push	r16
  aa:	1f 93       	push	r17
  ac:	cf 93       	push	r28
  ae:	df 93       	push	r29
  b0:	2b 01       	movw	r4, r22
  b2:	3c 01       	movw	r6, r24
  b4:	69 01       	movw	r12, r18
  b6:	7a 01       	movw	r14, r20
  b8:	20 e0       	ldi	r18, 0x00	; 0
  ba:	30 e0       	ldi	r19, 0x00	; 0
  bc:	40 e8       	ldi	r20, 0x80	; 128
  be:	5f eb       	ldi	r21, 0xBF	; 191
  c0:	0e 94 3c 05 	call	0xa78	; 0xa78 <__gesf2>
  c4:	18 16       	cp	r1, r24
  c6:	54 f4       	brge	.+20     	; 0xdc <AverageOf100+0x4c>
  c8:	20 e0       	ldi	r18, 0x00	; 0
  ca:	30 e0       	ldi	r19, 0x00	; 0
  cc:	40 e8       	ldi	r20, 0x80	; 128
  ce:	5f e3       	ldi	r21, 0x3F	; 63
  d0:	c3 01       	movw	r24, r6
  d2:	b2 01       	movw	r22, r4
  d4:	0e 94 e4 03 	call	0x7c8	; 0x7c8 <__cmpsf2>
  d8:	88 23       	and	r24, r24
  da:	2c f1       	brlt	.+74     	; 0x126 <AverageOf100+0x96>
  dc:	20 e0       	ldi	r18, 0x00	; 0
  de:	30 e0       	ldi	r19, 0x00	; 0
  e0:	40 e8       	ldi	r20, 0x80	; 128
  e2:	5f e3       	ldi	r21, 0x3F	; 63
  e4:	c3 01       	movw	r24, r6
  e6:	b2 01       	movw	r22, r4
  e8:	0e 94 3c 05 	call	0xa78	; 0xa78 <__gesf2>
  ec:	18 16       	cp	r1, r24
  ee:	9c f0       	brlt	.+38     	; 0x116 <AverageOf100+0x86>
  f0:	20 e0       	ldi	r18, 0x00	; 0
  f2:	30 e0       	ldi	r19, 0x00	; 0
  f4:	40 e8       	ldi	r20, 0x80	; 128
  f6:	5f eb       	ldi	r21, 0xBF	; 191
  f8:	c3 01       	movw	r24, r6
  fa:	b2 01       	movw	r22, r4
  fc:	0e 94 e4 03 	call	0x7c8	; 0x7c8 <__cmpsf2>
 100:	88 23       	and	r24, r24
 102:	8c f4       	brge	.+34     	; 0x126 <AverageOf100+0x96>
 104:	0f 2e       	mov	r0, r31
 106:	41 2c       	mov	r4, r1
 108:	51 2c       	mov	r5, r1
 10a:	f0 e8       	ldi	r31, 0x80	; 128
 10c:	6f 2e       	mov	r6, r31
 10e:	ff eb       	ldi	r31, 0xBF	; 191
 110:	7f 2e       	mov	r7, r31
 112:	f0 2d       	mov	r31, r0
 114:	08 c0       	rjmp	.+16     	; 0x126 <AverageOf100+0x96>
 116:	0f 2e       	mov	r0, r31
 118:	41 2c       	mov	r4, r1
 11a:	51 2c       	mov	r5, r1
 11c:	f0 e8       	ldi	r31, 0x80	; 128
 11e:	6f 2e       	mov	r6, r31
 120:	ff e3       	ldi	r31, 0x3F	; 63
 122:	7f 2e       	mov	r7, r31
 124:	f0 2d       	mov	r31, r0
 126:	20 e0       	ldi	r18, 0x00	; 0
 128:	30 e0       	ldi	r19, 0x00	; 0
 12a:	40 e8       	ldi	r20, 0x80	; 128
 12c:	5f eb       	ldi	r21, 0xBF	; 191
 12e:	c7 01       	movw	r24, r14
 130:	b6 01       	movw	r22, r12
 132:	0e 94 3c 05 	call	0xa78	; 0xa78 <__gesf2>
 136:	18 16       	cp	r1, r24
 138:	54 f4       	brge	.+20     	; 0x14e <AverageOf100+0xbe>
 13a:	20 e0       	ldi	r18, 0x00	; 0
 13c:	30 e0       	ldi	r19, 0x00	; 0
 13e:	40 e8       	ldi	r20, 0x80	; 128
 140:	5f e3       	ldi	r21, 0x3F	; 63
 142:	c7 01       	movw	r24, r14
 144:	b6 01       	movw	r22, r12
 146:	0e 94 e4 03 	call	0x7c8	; 0x7c8 <__cmpsf2>
 14a:	88 23       	and	r24, r24
 14c:	2c f1       	brlt	.+74     	; 0x198 <AverageOf100+0x108>
 14e:	20 e0       	ldi	r18, 0x00	; 0
 150:	30 e0       	ldi	r19, 0x00	; 0
 152:	40 e8       	ldi	r20, 0x80	; 128
 154:	5f e3       	ldi	r21, 0x3F	; 63
 156:	c7 01       	movw	r24, r14
 158:	b6 01       	movw	r22, r12
 15a:	0e 94 3c 05 	call	0xa78	; 0xa78 <__gesf2>
 15e:	18 16       	cp	r1, r24
 160:	9c f0       	brlt	.+38     	; 0x188 <AverageOf100+0xf8>
 162:	20 e0       	ldi	r18, 0x00	; 0
 164:	30 e0       	ldi	r19, 0x00	; 0
 166:	40 e8       	ldi	r20, 0x80	; 128
 168:	5f eb       	ldi	r21, 0xBF	; 191
 16a:	c7 01       	movw	r24, r14
 16c:	b6 01       	movw	r22, r12
 16e:	0e 94 e4 03 	call	0x7c8	; 0x7c8 <__cmpsf2>
 172:	88 23       	and	r24, r24
 174:	8c f4       	brge	.+34     	; 0x198 <AverageOf100+0x108>
 176:	0f 2e       	mov	r0, r31
 178:	c1 2c       	mov	r12, r1
 17a:	d1 2c       	mov	r13, r1
 17c:	f0 e8       	ldi	r31, 0x80	; 128
 17e:	ef 2e       	mov	r14, r31
 180:	ff eb       	ldi	r31, 0xBF	; 191
 182:	ff 2e       	mov	r15, r31
 184:	f0 2d       	mov	r31, r0
 186:	08 c0       	rjmp	.+16     	; 0x198 <AverageOf100+0x108>
 188:	0f 2e       	mov	r0, r31
 18a:	c1 2c       	mov	r12, r1
 18c:	d1 2c       	mov	r13, r1
 18e:	f0 e8       	ldi	r31, 0x80	; 128
 190:	ef 2e       	mov	r14, r31
 192:	ff e3       	ldi	r31, 0x3F	; 63
 194:	ff 2e       	mov	r15, r31
 196:	f0 2d       	mov	r31, r0
 198:	80 90 00 01 	lds	r8, 0x0100	; 0x800100 <_edata>
 19c:	90 90 01 01 	lds	r9, 0x0101	; 0x800101 <_edata+0x1>
 1a0:	c4 01       	movw	r24, r8
 1a2:	88 0f       	add	r24, r24
 1a4:	99 1f       	adc	r25, r25
 1a6:	88 0f       	add	r24, r24
 1a8:	99 1f       	adc	r25, r25
 1aa:	fc 01       	movw	r30, r24
 1ac:	ea 51       	subi	r30, 0x1A	; 26
 1ae:	fe 4f       	sbci	r31, 0xFE	; 254
 1b0:	40 82       	st	Z, r4
 1b2:	51 82       	std	Z+1, r5	; 0x01
 1b4:	62 82       	std	Z+2, r6	; 0x02
 1b6:	73 82       	std	Z+3, r7	; 0x03
 1b8:	fc 01       	movw	r30, r24
 1ba:	ea 5f       	subi	r30, 0xFA	; 250
 1bc:	fe 4f       	sbci	r31, 0xFE	; 254
 1be:	c0 82       	st	Z, r12
 1c0:	d1 82       	std	Z+1, r13	; 0x01
 1c2:	e2 82       	std	Z+2, r14	; 0x02
 1c4:	f3 82       	std	Z+3, r15	; 0x03
 1c6:	c6 ee       	ldi	r28, 0xE6	; 230
 1c8:	d1 e0       	ldi	r29, 0x01	; 1
 1ca:	06 e0       	ldi	r16, 0x06	; 6
 1cc:	11 e0       	ldi	r17, 0x01	; 1
 1ce:	0f 2e       	mov	r0, r31
 1d0:	fe ea       	ldi	r31, 0xAE	; 174
 1d2:	af 2e       	mov	r10, r31
 1d4:	f2 e0       	ldi	r31, 0x02	; 2
 1d6:	bf 2e       	mov	r11, r31
 1d8:	f0 2d       	mov	r31, r0
 1da:	c1 2c       	mov	r12, r1
 1dc:	d1 2c       	mov	r13, r1
 1de:	76 01       	movw	r14, r12
 1e0:	26 01       	movw	r4, r12
 1e2:	37 01       	movw	r6, r14
 1e4:	29 91       	ld	r18, Y+
 1e6:	39 91       	ld	r19, Y+
 1e8:	49 91       	ld	r20, Y+
 1ea:	59 91       	ld	r21, Y+
 1ec:	c3 01       	movw	r24, r6
 1ee:	b2 01       	movw	r22, r4
 1f0:	0e 94 78 03 	call	0x6f0	; 0x6f0 <__addsf3>
 1f4:	2b 01       	movw	r4, r22
 1f6:	3c 01       	movw	r6, r24
 1f8:	f8 01       	movw	r30, r16
 1fa:	21 91       	ld	r18, Z+
 1fc:	31 91       	ld	r19, Z+
 1fe:	41 91       	ld	r20, Z+
 200:	51 91       	ld	r21, Z+
 202:	8f 01       	movw	r16, r30
 204:	c7 01       	movw	r24, r14
 206:	b6 01       	movw	r22, r12
 208:	0e 94 78 03 	call	0x6f0	; 0x6f0 <__addsf3>
 20c:	6b 01       	movw	r12, r22
 20e:	7c 01       	movw	r14, r24
 210:	ca 15       	cp	r28, r10
 212:	db 05       	cpc	r29, r11
 214:	39 f7       	brne	.-50     	; 0x1e4 <AverageOf100+0x154>
 216:	20 e0       	ldi	r18, 0x00	; 0
 218:	30 e0       	ldi	r19, 0x00	; 0
 21a:	48 e4       	ldi	r20, 0x48	; 72
 21c:	52 e4       	ldi	r21, 0x42	; 66
 21e:	c3 01       	movw	r24, r6
 220:	b2 01       	movw	r22, r4
 222:	0e 94 e9 03 	call	0x7d2	; 0x7d2 <__divsf3>
 226:	60 93 b6 02 	sts	0x02B6, r22	; 0x8002b6 <readAverageX>
 22a:	70 93 b7 02 	sts	0x02B7, r23	; 0x8002b7 <readAverageX+0x1>
 22e:	80 93 b8 02 	sts	0x02B8, r24	; 0x8002b8 <readAverageX+0x2>
 232:	90 93 b9 02 	sts	0x02B9, r25	; 0x8002b9 <readAverageX+0x3>
 236:	20 e0       	ldi	r18, 0x00	; 0
 238:	30 e0       	ldi	r19, 0x00	; 0
 23a:	48 e4       	ldi	r20, 0x48	; 72
 23c:	52 e4       	ldi	r21, 0x42	; 66
 23e:	c7 01       	movw	r24, r14
 240:	b6 01       	movw	r22, r12
 242:	0e 94 e9 03 	call	0x7d2	; 0x7d2 <__divsf3>
 246:	60 93 ae 02 	sts	0x02AE, r22	; 0x8002ae <readAverageY>
 24a:	70 93 af 02 	sts	0x02AF, r23	; 0x8002af <readAverageY+0x1>
 24e:	80 93 b0 02 	sts	0x02B0, r24	; 0x8002b0 <readAverageY+0x2>
 252:	90 93 b1 02 	sts	0x02B1, r25	; 0x8002b1 <readAverageY+0x3>
 256:	ff ef       	ldi	r31, 0xFF	; 255
 258:	8f 1a       	sub	r8, r31
 25a:	9f 0a       	sbc	r9, r31
 25c:	82 e3       	ldi	r24, 0x32	; 50
 25e:	88 16       	cp	r8, r24
 260:	91 04       	cpc	r9, r1
 262:	2c f4       	brge	.+10     	; 0x26e <AverageOf100+0x1de>
 264:	90 92 01 01 	sts	0x0101, r9	; 0x800101 <_edata+0x1>
 268:	80 92 00 01 	sts	0x0100, r8	; 0x800100 <_edata>
 26c:	04 c0       	rjmp	.+8      	; 0x276 <AverageOf100+0x1e6>
 26e:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <_edata+0x1>
 272:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <_edata>
 276:	df 91       	pop	r29
 278:	cf 91       	pop	r28
 27a:	1f 91       	pop	r17
 27c:	0f 91       	pop	r16
 27e:	ff 90       	pop	r15
 280:	ef 90       	pop	r14
 282:	df 90       	pop	r13
 284:	cf 90       	pop	r12
 286:	bf 90       	pop	r11
 288:	af 90       	pop	r10
 28a:	9f 90       	pop	r9
 28c:	8f 90       	pop	r8
 28e:	7f 90       	pop	r7
 290:	6f 90       	pop	r6
 292:	5f 90       	pop	r5
 294:	4f 90       	pop	r4
 296:	08 95       	ret

00000298 <UART_Init>:
 298:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
 29c:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
 2a0:	86 e0       	ldi	r24, 0x06	; 6
 2a2:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
 2a6:	88 e0       	ldi	r24, 0x08	; 8
 2a8:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
 2ac:	08 95       	ret

000002ae <TIMER1_Init>:
 2ae:	e0 e8       	ldi	r30, 0x80	; 128
 2b0:	f0 e0       	ldi	r31, 0x00	; 0
 2b2:	80 81       	ld	r24, Z
 2b4:	80 6a       	ori	r24, 0xA0	; 160
 2b6:	80 83       	st	Z, r24
 2b8:	e1 e8       	ldi	r30, 0x81	; 129
 2ba:	f0 e0       	ldi	r31, 0x00	; 0
 2bc:	80 81       	ld	r24, Z
 2be:	82 61       	ori	r24, 0x12	; 18
 2c0:	80 83       	st	Z, r24
 2c2:	80 eb       	ldi	r24, 0xB0	; 176
 2c4:	97 e2       	ldi	r25, 0x27	; 39
 2c6:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__DATA_REGION_ORIGIN__+0x27>
 2ca:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__DATA_REGION_ORIGIN__+0x26>
 2ce:	88 ef       	ldi	r24, 0xF8	; 248
 2d0:	93 e0       	ldi	r25, 0x03	; 3
 2d2:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__DATA_REGION_ORIGIN__+0x29>
 2d6:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__DATA_REGION_ORIGIN__+0x28>
 2da:	8c ef       	ldi	r24, 0xFC	; 252
 2dc:	91 e0       	ldi	r25, 0x01	; 1
 2de:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__DATA_REGION_ORIGIN__+0x2b>
 2e2:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__DATA_REGION_ORIGIN__+0x2a>
 2e6:	08 95       	ret

000002e8 <I2C_Repeated_Start>:

uint8_t I2C_Repeated_Start(char slave_read_address)			/* I2C repeated start function */
{
	uint8_t status;											/* Declare variable */
	TWCR = (1<<TWSTA)|(1<<TWEN)|(1<<TWINT);					/* Enable TWI, generate start condition and clear interrupt flag */
 2e8:	94 ea       	ldi	r25, 0xA4	; 164
 2ea:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (start condition) */
 2ee:	ec eb       	ldi	r30, 0xBC	; 188
 2f0:	f0 e0       	ldi	r31, 0x00	; 0
 2f2:	90 81       	ld	r25, Z
 2f4:	99 23       	and	r25, r25
 2f6:	ec f7       	brge	.-6      	; 0x2f2 <I2C_Repeated_Start+0xa>
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
 2f8:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
	if (status != 0x10)										/* Check weather repeated start condition transmitted successfully or not? */
 2fc:	98 7f       	andi	r25, 0xF8	; 248
 2fe:	90 31       	cpi	r25, 0x10	; 16
 300:	99 f4       	brne	.+38     	; 0x328 <I2C_Repeated_Start+0x40>
	return 0;												/* If no then return 0 to indicate repeated start condition fail */
	TWDR = slave_read_address;								/* If yes then write SLA+R in TWI data register */
 302:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
 306:	84 e8       	ldi	r24, 0x84	; 132
 308:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
 30c:	ec eb       	ldi	r30, 0xBC	; 188
 30e:	f0 e0       	ldi	r31, 0x00	; 0
 310:	80 81       	ld	r24, Z
 312:	88 23       	and	r24, r24
 314:	ec f7       	brge	.-6      	; 0x310 <I2C_Repeated_Start+0x28>
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
 316:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 31a:	88 7f       	andi	r24, 0xF8	; 248
	if (status == 0x40)										/* Check weather SLA+R transmitted & ack received or not? */
 31c:	80 34       	cpi	r24, 0x40	; 64
 31e:	31 f0       	breq	.+12     	; 0x32c <I2C_Repeated_Start+0x44>
	return 1;												/* If yes then return 1 to indicate ack received */
	if (status == 0x20)										/* Check weather SLA+R transmitted & nack received or not? */
 320:	80 32       	cpi	r24, 0x20	; 32
 322:	31 f0       	breq	.+12     	; 0x330 <I2C_Repeated_Start+0x48>
	return 2;												/* If yes then return 2 to indicate nack received i.e. device is busy */
	else
	return 3;												/* Else return 3 to indicate SLA+W failed */
 324:	83 e0       	ldi	r24, 0x03	; 3
 326:	08 95       	ret
	uint8_t status;											/* Declare variable */
	TWCR = (1<<TWSTA)|(1<<TWEN)|(1<<TWINT);					/* Enable TWI, generate start condition and clear interrupt flag */
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (start condition) */
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
	if (status != 0x10)										/* Check weather repeated start condition transmitted successfully or not? */
	return 0;												/* If no then return 0 to indicate repeated start condition fail */
 328:	80 e0       	ldi	r24, 0x00	; 0
 32a:	08 95       	ret
	TWDR = slave_read_address;								/* If yes then write SLA+R in TWI data register */
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
	if (status == 0x40)										/* Check weather SLA+R transmitted & ack received or not? */
	return 1;												/* If yes then return 1 to indicate ack received */
 32c:	81 e0       	ldi	r24, 0x01	; 1
 32e:	08 95       	ret
	if (status == 0x20)										/* Check weather SLA+R transmitted & nack received or not? */
	return 2;												/* If yes then return 2 to indicate nack received i.e. device is busy */
 330:	82 e0       	ldi	r24, 0x02	; 2
	else
	return 3;												/* Else return 3 to indicate SLA+W failed */
}
 332:	08 95       	ret

00000334 <I2C_Stop>:

void I2C_Stop()												/* I2C stop function */
{
	TWCR=(1<<TWSTO)|(1<<TWINT)|(1<<TWEN);					/* Enable TWI, generate stop condition and clear interrupt flag */
 334:	84 e9       	ldi	r24, 0x94	; 148
 336:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while(TWCR & (1<<TWSTO));								/* Wait until stop condition execution */
 33a:	ec eb       	ldi	r30, 0xBC	; 188
 33c:	f0 e0       	ldi	r31, 0x00	; 0
 33e:	80 81       	ld	r24, Z
 340:	84 fd       	sbrc	r24, 4
 342:	fd cf       	rjmp	.-6      	; 0x33e <I2C_Stop+0xa>
}
 344:	08 95       	ret

00000346 <I2C_Start_Wait>:

void I2C_Start_Wait(char slave_write_address)				/* I2C start wait function */
{
 346:	bf 92       	push	r11
 348:	cf 92       	push	r12
 34a:	df 92       	push	r13
 34c:	ef 92       	push	r14
 34e:	ff 92       	push	r15
 350:	0f 93       	push	r16
 352:	1f 93       	push	r17
 354:	cf 93       	push	r28
 356:	df 93       	push	r29
 358:	b8 2e       	mov	r11, r24
	uint8_t status;											/* Declare variable */
	while (1)
	{
		TWCR = (1<<TWSTA)|(1<<TWEN)|(1<<TWINT);				/* Enable TWI, generate start condition and clear interrupt flag */
 35a:	cc eb       	ldi	r28, 0xBC	; 188
 35c:	d0 e0       	ldi	r29, 0x00	; 0
 35e:	0f 2e       	mov	r0, r31
 360:	f4 ea       	ldi	r31, 0xA4	; 164
 362:	df 2e       	mov	r13, r31
 364:	f0 2d       	mov	r31, r0
		while (!(TWCR & (1<<TWINT)));						/* Wait until TWI finish its current job (start condition) */
		status = TWSR & 0xF8;								/* Read TWI status register with masking lower three bits */
 366:	09 eb       	ldi	r16, 0xB9	; 185
 368:	10 e0       	ldi	r17, 0x00	; 0
		if (status != 0x08)									/* Check weather start condition transmitted successfully or not? */
		continue;											/* If no then continue with start loop again */
		TWDR = slave_write_address;							/* If yes then write SLA+W in TWI data register */
 36a:	0f 2e       	mov	r0, r31
 36c:	fb eb       	ldi	r31, 0xBB	; 187
 36e:	ef 2e       	mov	r14, r31
 370:	f1 2c       	mov	r15, r1
 372:	f0 2d       	mov	r31, r0
		TWCR = (1<<TWEN)|(1<<TWINT);						/* Enable TWI and clear interrupt flag */
 374:	0f 2e       	mov	r0, r31
 376:	f4 e8       	ldi	r31, 0x84	; 132
 378:	cf 2e       	mov	r12, r31
 37a:	f0 2d       	mov	r31, r0
void I2C_Start_Wait(char slave_write_address)				/* I2C start wait function */
{
	uint8_t status;											/* Declare variable */
	while (1)
	{
		TWCR = (1<<TWSTA)|(1<<TWEN)|(1<<TWINT);				/* Enable TWI, generate start condition and clear interrupt flag */
 37c:	d8 82       	st	Y, r13
		while (!(TWCR & (1<<TWINT)));						/* Wait until TWI finish its current job (start condition) */
 37e:	88 81       	ld	r24, Y
 380:	88 23       	and	r24, r24
 382:	ec f7       	brge	.-6      	; 0x37e <I2C_Start_Wait+0x38>
		status = TWSR & 0xF8;								/* Read TWI status register with masking lower three bits */
 384:	f8 01       	movw	r30, r16
 386:	80 81       	ld	r24, Z
		if (status != 0x08)									/* Check weather start condition transmitted successfully or not? */
 388:	88 7f       	andi	r24, 0xF8	; 248
 38a:	88 30       	cpi	r24, 0x08	; 8
 38c:	b9 f7       	brne	.-18     	; 0x37c <I2C_Start_Wait+0x36>
		continue;											/* If no then continue with start loop again */
		TWDR = slave_write_address;							/* If yes then write SLA+W in TWI data register */
 38e:	f7 01       	movw	r30, r14
 390:	b0 82       	st	Z, r11
		TWCR = (1<<TWEN)|(1<<TWINT);						/* Enable TWI and clear interrupt flag */
 392:	c8 82       	st	Y, r12
		while (!(TWCR & (1<<TWINT)));						/* Wait until TWI finish its current job (Write operation) */
 394:	88 81       	ld	r24, Y
 396:	88 23       	and	r24, r24
 398:	ec f7       	brge	.-6      	; 0x394 <I2C_Start_Wait+0x4e>
		status = TWSR & 0xF8;								/* Read TWI status register with masking lower three bits */
 39a:	f8 01       	movw	r30, r16
 39c:	80 81       	ld	r24, Z
		if (status != 0x18 )								/* Check weather SLA+W transmitted & ack received or not? */
 39e:	88 7f       	andi	r24, 0xF8	; 248
 3a0:	88 31       	cpi	r24, 0x18	; 24
 3a2:	19 f0       	breq	.+6      	; 0x3aa <I2C_Start_Wait+0x64>
		{
			I2C_Stop();										/* If not then generate stop condition */
 3a4:	0e 94 9a 01 	call	0x334	; 0x334 <I2C_Stop>
			continue;										/* continue with start loop again */
 3a8:	e9 cf       	rjmp	.-46     	; 0x37c <I2C_Start_Wait+0x36>
		}
		break;												/* If yes then break loop */
	}
}
 3aa:	df 91       	pop	r29
 3ac:	cf 91       	pop	r28
 3ae:	1f 91       	pop	r17
 3b0:	0f 91       	pop	r16
 3b2:	ff 90       	pop	r15
 3b4:	ef 90       	pop	r14
 3b6:	df 90       	pop	r13
 3b8:	cf 90       	pop	r12
 3ba:	bf 90       	pop	r11
 3bc:	08 95       	ret

000003be <I2C_Write>:

uint8_t I2C_Write(char data)								/* I2C write function */
{
	uint8_t status;											/* Declare variable */
	TWDR = data;											/* Copy data in TWI data register */
 3be:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
 3c2:	84 e8       	ldi	r24, 0x84	; 132
 3c4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
 3c8:	ec eb       	ldi	r30, 0xBC	; 188
 3ca:	f0 e0       	ldi	r31, 0x00	; 0
 3cc:	80 81       	ld	r24, Z
 3ce:	88 23       	and	r24, r24
 3d0:	ec f7       	brge	.-6      	; 0x3cc <I2C_Write+0xe>
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
 3d2:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 3d6:	88 7f       	andi	r24, 0xF8	; 248
	if (status == 0x28)										/* Check weather data transmitted & ack received or not? */
 3d8:	88 32       	cpi	r24, 0x28	; 40
 3da:	21 f0       	breq	.+8      	; 0x3e4 <I2C_Write+0x26>
	return 0;												/* If yes then return 0 to indicate ack received */
	if (status == 0x30)										/* Check weather data transmitted & nack received or not? */
 3dc:	80 33       	cpi	r24, 0x30	; 48
 3de:	21 f0       	breq	.+8      	; 0x3e8 <I2C_Write+0x2a>
	return 1;												/* If yes then return 1 to indicate nack received */
	else
	return 2;												/* Else return 2 to indicate data transmission failed */
 3e0:	82 e0       	ldi	r24, 0x02	; 2
 3e2:	08 95       	ret
	TWDR = data;											/* Copy data in TWI data register */
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
	if (status == 0x28)										/* Check weather data transmitted & ack received or not? */
	return 0;												/* If yes then return 0 to indicate ack received */
 3e4:	80 e0       	ldi	r24, 0x00	; 0
 3e6:	08 95       	ret
	if (status == 0x30)										/* Check weather data transmitted & nack received or not? */
	return 1;												/* If yes then return 1 to indicate nack received */
 3e8:	81 e0       	ldi	r24, 0x01	; 1
	else
	return 2;												/* Else return 2 to indicate data transmission failed */
}
 3ea:	08 95       	ret

000003ec <I2C_Read_Ack>:

char I2C_Read_Ack()										/* I2C read ack function */
{
	TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);					/* Enable TWI, generation of ack and clear interrupt flag */
 3ec:	84 ec       	ldi	r24, 0xC4	; 196
 3ee:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (read operation) */
 3f2:	ec eb       	ldi	r30, 0xBC	; 188
 3f4:	f0 e0       	ldi	r31, 0x00	; 0
 3f6:	80 81       	ld	r24, Z
 3f8:	88 23       	and	r24, r24
 3fa:	ec f7       	brge	.-6      	; 0x3f6 <I2C_Read_Ack+0xa>
	return TWDR;											/* Return received data */
 3fc:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
}
 400:	08 95       	ret

00000402 <I2C_Read_Nack>:

char I2C_Read_Nack()										/* I2C read nack function */
{
	TWCR=(1<<TWEN)|(1<<TWINT);								/* Enable TWI and clear interrupt flag */
 402:	84 e8       	ldi	r24, 0x84	; 132
 404:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (read operation) */
 408:	ec eb       	ldi	r30, 0xBC	; 188
 40a:	f0 e0       	ldi	r31, 0x00	; 0
 40c:	80 81       	ld	r24, Z
 40e:	88 23       	and	r24, r24
 410:	ec f7       	brge	.-6      	; 0x40c <I2C_Read_Nack+0xa>
	return TWDR;											/* Return received data */
 412:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
}
 416:	08 95       	ret

00000418 <MPU6050_Init>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 418:	2f e7       	ldi	r18, 0x7F	; 127
 41a:	89 ea       	ldi	r24, 0xA9	; 169
 41c:	93 e0       	ldi	r25, 0x03	; 3
 41e:	21 50       	subi	r18, 0x01	; 1
 420:	80 40       	sbci	r24, 0x00	; 0
 422:	90 40       	sbci	r25, 0x00	; 0
 424:	e1 f7       	brne	.-8      	; 0x41e <MPU6050_Init+0x6>
 426:	00 c0       	rjmp	.+0      	; 0x428 <MPU6050_Init+0x10>
 428:	00 00       	nop


void MPU6050_Init()										/* Gyro initialization function */
{
	_delay_ms(150);										/* Power up time >100ms */
	I2C_Start_Wait(I2C_WRITE_ADDRESS);								/* Start with device write address */
 42a:	80 ed       	ldi	r24, 0xD0	; 208
 42c:	0e 94 a3 01 	call	0x346	; 0x346 <I2C_Start_Wait>
	I2C_Write(SMPLRT_DIV);								/* Write to sample rate register */
 430:	89 e1       	ldi	r24, 0x19	; 25
 432:	0e 94 df 01 	call	0x3be	; 0x3be <I2C_Write>
	I2C_Write(0x07);									/* 1KHz sample rate */
 436:	87 e0       	ldi	r24, 0x07	; 7
 438:	0e 94 df 01 	call	0x3be	; 0x3be <I2C_Write>
	I2C_Stop();
 43c:	0e 94 9a 01 	call	0x334	; 0x334 <I2C_Stop>

	I2C_Start_Wait(0xD0);
 440:	80 ed       	ldi	r24, 0xD0	; 208
 442:	0e 94 a3 01 	call	0x346	; 0x346 <I2C_Start_Wait>
	I2C_Write(PWR_MGMT_1);								/* Write to power management register */
 446:	8b e6       	ldi	r24, 0x6B	; 107
 448:	0e 94 df 01 	call	0x3be	; 0x3be <I2C_Write>
	I2C_Write(0x01);									/* X axis gyroscope reference frequency */
 44c:	81 e0       	ldi	r24, 0x01	; 1
 44e:	0e 94 df 01 	call	0x3be	; 0x3be <I2C_Write>
	I2C_Stop();
 452:	0e 94 9a 01 	call	0x334	; 0x334 <I2C_Stop>

	I2C_Start_Wait(0xD0);
 456:	80 ed       	ldi	r24, 0xD0	; 208
 458:	0e 94 a3 01 	call	0x346	; 0x346 <I2C_Start_Wait>
	I2C_Write(CONFIG);									/* Write to Configuration register */
 45c:	8a e1       	ldi	r24, 0x1A	; 26
 45e:	0e 94 df 01 	call	0x3be	; 0x3be <I2C_Write>
	I2C_Write(0x00);									/* Fs = 8KHz */
 462:	80 e0       	ldi	r24, 0x00	; 0
 464:	0e 94 df 01 	call	0x3be	; 0x3be <I2C_Write>
	I2C_Stop();
 468:	0e 94 9a 01 	call	0x334	; 0x334 <I2C_Stop>

	I2C_Start_Wait(0xD0);
 46c:	80 ed       	ldi	r24, 0xD0	; 208
 46e:	0e 94 a3 01 	call	0x346	; 0x346 <I2C_Start_Wait>
	I2C_Write(GYRO_CONFIG);								/* Write to Gyro configuration register */
 472:	8b e1       	ldi	r24, 0x1B	; 27
 474:	0e 94 df 01 	call	0x3be	; 0x3be <I2C_Write>
	I2C_Write(0x18);									/* Full scale range +/- 2000 degree/C */
 478:	88 e1       	ldi	r24, 0x18	; 24
 47a:	0e 94 df 01 	call	0x3be	; 0x3be <I2C_Write>
	I2C_Stop();
 47e:	0e 94 9a 01 	call	0x334	; 0x334 <I2C_Stop>

	I2C_Start_Wait(0xD0);
 482:	80 ed       	ldi	r24, 0xD0	; 208
 484:	0e 94 a3 01 	call	0x346	; 0x346 <I2C_Start_Wait>
	I2C_Write(INT_ENABLE);								/* Write to interrupt enable register */
 488:	88 e3       	ldi	r24, 0x38	; 56
 48a:	0e 94 df 01 	call	0x3be	; 0x3be <I2C_Write>
	I2C_Write(0x01);
 48e:	81 e0       	ldi	r24, 0x01	; 1
 490:	0e 94 df 01 	call	0x3be	; 0x3be <I2C_Write>
	I2C_Stop();
 494:	0e 94 9a 01 	call	0x334	; 0x334 <I2C_Stop>
 498:	08 95       	ret

0000049a <MPU_Start_Loc>:
}

void MPU_Start_Loc()
{
	I2C_Start_Wait(I2C_WRITE_ADDRESS);								/* I2C start with device write address */
 49a:	80 ed       	ldi	r24, 0xD0	; 208
 49c:	0e 94 a3 01 	call	0x346	; 0x346 <I2C_Start_Wait>
	I2C_Write(ACCEL_XOUT_H);							/* Write start location address from where to read */
 4a0:	8b e3       	ldi	r24, 0x3B	; 59
 4a2:	0e 94 df 01 	call	0x3be	; 0x3be <I2C_Write>
	I2C_Repeated_Start(I2C_READ_ADDRESS);							/* I2C start with device read address */
 4a6:	81 ed       	ldi	r24, 0xD1	; 209
 4a8:	0e 94 74 01 	call	0x2e8	; 0x2e8 <I2C_Repeated_Start>
 4ac:	08 95       	ret

000004ae <Read_RawValue>:
}

void Read_RawValue()
{
 4ae:	cf 93       	push	r28
	MPU_Start_Loc();									/* Read Gyro values */
 4b0:	0e 94 4d 02 	call	0x49a	; 0x49a <MPU_Start_Loc>
	Acc_x = (((int)I2C_Read_Ack()<<8) | (int)I2C_Read_Ack());
 4b4:	0e 94 f6 01 	call	0x3ec	; 0x3ec <I2C_Read_Ack>
 4b8:	c8 2f       	mov	r28, r24
 4ba:	0e 94 f6 01 	call	0x3ec	; 0x3ec <I2C_Read_Ack>
 4be:	6c 2f       	mov	r22, r28
 4c0:	70 e0       	ldi	r23, 0x00	; 0
 4c2:	76 2f       	mov	r23, r22
 4c4:	66 27       	eor	r22, r22
 4c6:	68 2b       	or	r22, r24
 4c8:	07 2e       	mov	r0, r23
 4ca:	00 0c       	add	r0, r0
 4cc:	88 0b       	sbc	r24, r24
 4ce:	99 0b       	sbc	r25, r25
 4d0:	0e 94 8c 04 	call	0x918	; 0x918 <__floatsisf>
 4d4:	60 93 e2 01 	sts	0x01E2, r22	; 0x8001e2 <Acc_x>
 4d8:	70 93 e3 01 	sts	0x01E3, r23	; 0x8001e3 <Acc_x+0x1>
 4dc:	80 93 e4 01 	sts	0x01E4, r24	; 0x8001e4 <Acc_x+0x2>
 4e0:	90 93 e5 01 	sts	0x01E5, r25	; 0x8001e5 <Acc_x+0x3>
	Acc_y = (((int)I2C_Read_Ack()<<8) | (int)I2C_Read_Ack());
 4e4:	0e 94 f6 01 	call	0x3ec	; 0x3ec <I2C_Read_Ack>
 4e8:	c8 2f       	mov	r28, r24
 4ea:	0e 94 f6 01 	call	0x3ec	; 0x3ec <I2C_Read_Ack>
 4ee:	6c 2f       	mov	r22, r28
 4f0:	70 e0       	ldi	r23, 0x00	; 0
 4f2:	76 2f       	mov	r23, r22
 4f4:	66 27       	eor	r22, r22
 4f6:	68 2b       	or	r22, r24
 4f8:	07 2e       	mov	r0, r23
 4fa:	00 0c       	add	r0, r0
 4fc:	88 0b       	sbc	r24, r24
 4fe:	99 0b       	sbc	r25, r25
 500:	0e 94 8c 04 	call	0x918	; 0x918 <__floatsisf>
 504:	60 93 da 01 	sts	0x01DA, r22	; 0x8001da <Acc_y>
 508:	70 93 db 01 	sts	0x01DB, r23	; 0x8001db <Acc_y+0x1>
 50c:	80 93 dc 01 	sts	0x01DC, r24	; 0x8001dc <Acc_y+0x2>
 510:	90 93 dd 01 	sts	0x01DD, r25	; 0x8001dd <Acc_y+0x3>
	Acc_z = (((int)I2C_Read_Ack()<<8) | (int)I2C_Read_Ack());
 514:	0e 94 f6 01 	call	0x3ec	; 0x3ec <I2C_Read_Ack>
 518:	c8 2f       	mov	r28, r24
 51a:	0e 94 f6 01 	call	0x3ec	; 0x3ec <I2C_Read_Ack>
 51e:	6c 2f       	mov	r22, r28
 520:	70 e0       	ldi	r23, 0x00	; 0
 522:	76 2f       	mov	r23, r22
 524:	66 27       	eor	r22, r22
 526:	68 2b       	or	r22, r24
 528:	07 2e       	mov	r0, r23
 52a:	00 0c       	add	r0, r0
 52c:	88 0b       	sbc	r24, r24
 52e:	99 0b       	sbc	r25, r25
 530:	0e 94 8c 04 	call	0x918	; 0x918 <__floatsisf>
 534:	60 93 02 01 	sts	0x0102, r22	; 0x800102 <Acc_z>
 538:	70 93 03 01 	sts	0x0103, r23	; 0x800103 <Acc_z+0x1>
 53c:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <Acc_z+0x2>
 540:	90 93 05 01 	sts	0x0105, r25	; 0x800105 <Acc_z+0x3>
	Temperature = (((int)I2C_Read_Ack()<<8) | (int)I2C_Read_Ack());
 544:	0e 94 f6 01 	call	0x3ec	; 0x3ec <I2C_Read_Ack>
 548:	c8 2f       	mov	r28, r24
 54a:	0e 94 f6 01 	call	0x3ec	; 0x3ec <I2C_Read_Ack>
 54e:	6c 2f       	mov	r22, r28
 550:	70 e0       	ldi	r23, 0x00	; 0
 552:	76 2f       	mov	r23, r22
 554:	66 27       	eor	r22, r22
 556:	68 2b       	or	r22, r24
 558:	07 2e       	mov	r0, r23
 55a:	00 0c       	add	r0, r0
 55c:	88 0b       	sbc	r24, r24
 55e:	99 0b       	sbc	r25, r25
 560:	0e 94 8c 04 	call	0x918	; 0x918 <__floatsisf>
 564:	60 93 d2 01 	sts	0x01D2, r22	; 0x8001d2 <Temperature>
 568:	70 93 d3 01 	sts	0x01D3, r23	; 0x8001d3 <Temperature+0x1>
 56c:	80 93 d4 01 	sts	0x01D4, r24	; 0x8001d4 <Temperature+0x2>
 570:	90 93 d5 01 	sts	0x01D5, r25	; 0x8001d5 <Temperature+0x3>
	Gyro_x = (((int)I2C_Read_Ack()<<8) | (int)I2C_Read_Ack());
 574:	0e 94 f6 01 	call	0x3ec	; 0x3ec <I2C_Read_Ack>
 578:	c8 2f       	mov	r28, r24
 57a:	0e 94 f6 01 	call	0x3ec	; 0x3ec <I2C_Read_Ack>
 57e:	6c 2f       	mov	r22, r28
 580:	70 e0       	ldi	r23, 0x00	; 0
 582:	76 2f       	mov	r23, r22
 584:	66 27       	eor	r22, r22
 586:	68 2b       	or	r22, r24
 588:	07 2e       	mov	r0, r23
 58a:	00 0c       	add	r0, r0
 58c:	88 0b       	sbc	r24, r24
 58e:	99 0b       	sbc	r25, r25
 590:	0e 94 8c 04 	call	0x918	; 0x918 <__floatsisf>
 594:	60 93 ce 01 	sts	0x01CE, r22	; 0x8001ce <Gyro_x>
 598:	70 93 cf 01 	sts	0x01CF, r23	; 0x8001cf <Gyro_x+0x1>
 59c:	80 93 d0 01 	sts	0x01D0, r24	; 0x8001d0 <Gyro_x+0x2>
 5a0:	90 93 d1 01 	sts	0x01D1, r25	; 0x8001d1 <Gyro_x+0x3>
	Gyro_y = (((int)I2C_Read_Ack()<<8) | (int)I2C_Read_Ack());
 5a4:	0e 94 f6 01 	call	0x3ec	; 0x3ec <I2C_Read_Ack>
 5a8:	c8 2f       	mov	r28, r24
 5aa:	0e 94 f6 01 	call	0x3ec	; 0x3ec <I2C_Read_Ack>
 5ae:	6c 2f       	mov	r22, r28
 5b0:	70 e0       	ldi	r23, 0x00	; 0
 5b2:	76 2f       	mov	r23, r22
 5b4:	66 27       	eor	r22, r22
 5b6:	68 2b       	or	r22, r24
 5b8:	07 2e       	mov	r0, r23
 5ba:	00 0c       	add	r0, r0
 5bc:	88 0b       	sbc	r24, r24
 5be:	99 0b       	sbc	r25, r25
 5c0:	0e 94 8c 04 	call	0x918	; 0x918 <__floatsisf>
 5c4:	60 93 b2 02 	sts	0x02B2, r22	; 0x8002b2 <Gyro_y>
 5c8:	70 93 b3 02 	sts	0x02B3, r23	; 0x8002b3 <Gyro_y+0x1>
 5cc:	80 93 b4 02 	sts	0x02B4, r24	; 0x8002b4 <Gyro_y+0x2>
 5d0:	90 93 b5 02 	sts	0x02B5, r25	; 0x8002b5 <Gyro_y+0x3>
	Gyro_z = (((int)I2C_Read_Ack()<<8) | (int)I2C_Read_Nack());
 5d4:	0e 94 f6 01 	call	0x3ec	; 0x3ec <I2C_Read_Ack>
 5d8:	c8 2f       	mov	r28, r24
 5da:	0e 94 01 02 	call	0x402	; 0x402 <I2C_Read_Nack>
 5de:	6c 2f       	mov	r22, r28
 5e0:	70 e0       	ldi	r23, 0x00	; 0
 5e2:	76 2f       	mov	r23, r22
 5e4:	66 27       	eor	r22, r22
 5e6:	68 2b       	or	r22, r24
 5e8:	07 2e       	mov	r0, r23
 5ea:	00 0c       	add	r0, r0
 5ec:	88 0b       	sbc	r24, r24
 5ee:	99 0b       	sbc	r25, r25
 5f0:	0e 94 8c 04 	call	0x918	; 0x918 <__floatsisf>
 5f4:	60 93 de 01 	sts	0x01DE, r22	; 0x8001de <Gyro_z>
 5f8:	70 93 df 01 	sts	0x01DF, r23	; 0x8001df <Gyro_z+0x1>
 5fc:	80 93 e0 01 	sts	0x01E0, r24	; 0x8001e0 <Gyro_z+0x2>
 600:	90 93 e1 01 	sts	0x01E1, r25	; 0x8001e1 <Gyro_z+0x3>
	I2C_Stop();
 604:	0e 94 9a 01 	call	0x334	; 0x334 <I2C_Stop>
}
 608:	cf 91       	pop	r28
 60a:	08 95       	ret

0000060c <main>:
{
	char buffer[20], float_[10];
	float Xa,Ya,Za,t;
	float Xg=0,Yg=0,Zg=0;
	
	DDRB |= (1<<PORTB1) | (1<<PORTB2);
 60c:	84 b1       	in	r24, 0x04	; 4
 60e:	86 60       	ori	r24, 0x06	; 6
 610:	84 b9       	out	0x04, r24	; 4
}


void I2C_Init()												/* I2C initialize function */
{
	TWBR = 2;							/* Get bit rate register value by formula */
 612:	82 e0       	ldi	r24, 0x02	; 2
 614:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
	float Xg=0,Yg=0,Zg=0;
	
	DDRB |= (1<<PORTB1) | (1<<PORTB2);
	
	I2C_Init();
	UART_Init(BAUD_RATE_9600_BPS);
 618:	84 e3       	ldi	r24, 0x34	; 52
 61a:	90 e0       	ldi	r25, 0x00	; 0
 61c:	0e 94 4c 01 	call	0x298	; 0x298 <UART_Init>
	TIMER1_Init();
 620:	0e 94 57 01 	call	0x2ae	; 0x2ae <TIMER1_Init>
	MPU6050_Init();
 624:	0e 94 0c 02 	call	0x418	; 0x418 <MPU6050_Init>
	sei();
 628:	78 94       	sei
		//AverageOf10XYZ(Xa,Ya,Za);
		AverageOf100(Xa,Ya);
		//dtostrf(readaverageX, 4, 3, float_ );					/* Take values in buffer to send all parameters over USART */
		//sprintf(buffer,float_);
 		//UART_SendString(buffer);
 		OCR1A=readAverageX*254+762;
 62a:	08 e8       	ldi	r16, 0x88	; 136
 62c:	10 e0       	ldi	r17, 0x00	; 0
 		OCR1B=readAverageY*254+768;
 62e:	ca e8       	ldi	r28, 0x8A	; 138
 630:	d0 e0       	ldi	r29, 0x00	; 0
	TIMER1_Init();
	MPU6050_Init();
	sei();
	while(1)
	{
		Read_RawValue();
 632:	0e 94 57 02 	call	0x4ae	; 0x4ae <Read_RawValue>
		Yg = Gyro_y/16.4;
		Zg = Gyro_z/16.4;

		t = (Temperature/340.00)+36.53;					/* Convert temperature in °/c using formula */
		//AverageOf10XYZ(Xa,Ya,Za);
		AverageOf100(Xa,Ya);
 636:	20 e0       	ldi	r18, 0x00	; 0
 638:	30 e0       	ldi	r19, 0x00	; 0
 63a:	40 e8       	ldi	r20, 0x80	; 128
 63c:	58 e3       	ldi	r21, 0x38	; 56
 63e:	60 91 da 01 	lds	r22, 0x01DA	; 0x8001da <Acc_y>
 642:	70 91 db 01 	lds	r23, 0x01DB	; 0x8001db <Acc_y+0x1>
 646:	80 91 dc 01 	lds	r24, 0x01DC	; 0x8001dc <Acc_y+0x2>
 64a:	90 91 dd 01 	lds	r25, 0x01DD	; 0x8001dd <Acc_y+0x3>
 64e:	0e 94 41 05 	call	0xa82	; 0xa82 <__mulsf3>
 652:	9b 01       	movw	r18, r22
 654:	ac 01       	movw	r20, r24
 656:	0e 94 78 03 	call	0x6f0	; 0x6f0 <__addsf3>
 65a:	6b 01       	movw	r12, r22
 65c:	7c 01       	movw	r14, r24
 65e:	20 e0       	ldi	r18, 0x00	; 0
 660:	30 e0       	ldi	r19, 0x00	; 0
 662:	40 e8       	ldi	r20, 0x80	; 128
 664:	58 e3       	ldi	r21, 0x38	; 56
 666:	60 91 e2 01 	lds	r22, 0x01E2	; 0x8001e2 <Acc_x>
 66a:	70 91 e3 01 	lds	r23, 0x01E3	; 0x8001e3 <Acc_x+0x1>
 66e:	80 91 e4 01 	lds	r24, 0x01E4	; 0x8001e4 <Acc_x+0x2>
 672:	90 91 e5 01 	lds	r25, 0x01E5	; 0x8001e5 <Acc_x+0x3>
 676:	0e 94 41 05 	call	0xa82	; 0xa82 <__mulsf3>
 67a:	9b 01       	movw	r18, r22
 67c:	ac 01       	movw	r20, r24
 67e:	0e 94 78 03 	call	0x6f0	; 0x6f0 <__addsf3>
 682:	a7 01       	movw	r20, r14
 684:	96 01       	movw	r18, r12
 686:	0e 94 48 00 	call	0x90	; 0x90 <AverageOf100>
		//dtostrf(readaverageX, 4, 3, float_ );					/* Take values in buffer to send all parameters over USART */
		//sprintf(buffer,float_);
 		//UART_SendString(buffer);
 		OCR1A=readAverageX*254+762;
 68a:	20 e0       	ldi	r18, 0x00	; 0
 68c:	30 e0       	ldi	r19, 0x00	; 0
 68e:	4e e7       	ldi	r20, 0x7E	; 126
 690:	53 e4       	ldi	r21, 0x43	; 67
 692:	60 91 b6 02 	lds	r22, 0x02B6	; 0x8002b6 <readAverageX>
 696:	70 91 b7 02 	lds	r23, 0x02B7	; 0x8002b7 <readAverageX+0x1>
 69a:	80 91 b8 02 	lds	r24, 0x02B8	; 0x8002b8 <readAverageX+0x2>
 69e:	90 91 b9 02 	lds	r25, 0x02B9	; 0x8002b9 <readAverageX+0x3>
 6a2:	0e 94 41 05 	call	0xa82	; 0xa82 <__mulsf3>
 6a6:	20 e0       	ldi	r18, 0x00	; 0
 6a8:	30 e8       	ldi	r19, 0x80	; 128
 6aa:	4e e3       	ldi	r20, 0x3E	; 62
 6ac:	54 e4       	ldi	r21, 0x44	; 68
 6ae:	0e 94 78 03 	call	0x6f0	; 0x6f0 <__addsf3>
 6b2:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <__fixunssfsi>
 6b6:	f8 01       	movw	r30, r16
 6b8:	71 83       	std	Z+1, r23	; 0x01
 6ba:	60 83       	st	Z, r22
 		OCR1B=readAverageY*254+768;
 6bc:	20 e0       	ldi	r18, 0x00	; 0
 6be:	30 e0       	ldi	r19, 0x00	; 0
 6c0:	4e e7       	ldi	r20, 0x7E	; 126
 6c2:	53 e4       	ldi	r21, 0x43	; 67
 6c4:	60 91 ae 02 	lds	r22, 0x02AE	; 0x8002ae <readAverageY>
 6c8:	70 91 af 02 	lds	r23, 0x02AF	; 0x8002af <readAverageY+0x1>
 6cc:	80 91 b0 02 	lds	r24, 0x02B0	; 0x8002b0 <readAverageY+0x2>
 6d0:	90 91 b1 02 	lds	r25, 0x02B1	; 0x8002b1 <readAverageY+0x3>
 6d4:	0e 94 41 05 	call	0xa82	; 0xa82 <__mulsf3>
 6d8:	20 e0       	ldi	r18, 0x00	; 0
 6da:	30 e0       	ldi	r19, 0x00	; 0
 6dc:	40 e4       	ldi	r20, 0x40	; 64
 6de:	54 e4       	ldi	r21, 0x44	; 68
 6e0:	0e 94 78 03 	call	0x6f0	; 0x6f0 <__addsf3>
 6e4:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <__fixunssfsi>
 6e8:	79 83       	std	Y+1, r23	; 0x01
 6ea:	68 83       	st	Y, r22
 6ec:	a2 cf       	rjmp	.-188    	; 0x632 <main+0x26>

000006ee <__subsf3>:
 6ee:	50 58       	subi	r21, 0x80	; 128

000006f0 <__addsf3>:
 6f0:	bb 27       	eor	r27, r27
 6f2:	aa 27       	eor	r26, r26
 6f4:	0e 94 8f 03 	call	0x71e	; 0x71e <__addsf3x>
 6f8:	0c 94 02 05 	jmp	0xa04	; 0xa04 <__fp_round>
 6fc:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <__fp_pscA>
 700:	38 f0       	brcs	.+14     	; 0x710 <__addsf3+0x20>
 702:	0e 94 fb 04 	call	0x9f6	; 0x9f6 <__fp_pscB>
 706:	20 f0       	brcs	.+8      	; 0x710 <__addsf3+0x20>
 708:	39 f4       	brne	.+14     	; 0x718 <__addsf3+0x28>
 70a:	9f 3f       	cpi	r25, 0xFF	; 255
 70c:	19 f4       	brne	.+6      	; 0x714 <__addsf3+0x24>
 70e:	26 f4       	brtc	.+8      	; 0x718 <__addsf3+0x28>
 710:	0c 94 f1 04 	jmp	0x9e2	; 0x9e2 <__fp_nan>
 714:	0e f4       	brtc	.+2      	; 0x718 <__addsf3+0x28>
 716:	e0 95       	com	r30
 718:	e7 fb       	bst	r30, 7
 71a:	0c 94 eb 04 	jmp	0x9d6	; 0x9d6 <__fp_inf>

0000071e <__addsf3x>:
 71e:	e9 2f       	mov	r30, r25
 720:	0e 94 13 05 	call	0xa26	; 0xa26 <__fp_split3>
 724:	58 f3       	brcs	.-42     	; 0x6fc <__addsf3+0xc>
 726:	ba 17       	cp	r27, r26
 728:	62 07       	cpc	r22, r18
 72a:	73 07       	cpc	r23, r19
 72c:	84 07       	cpc	r24, r20
 72e:	95 07       	cpc	r25, r21
 730:	20 f0       	brcs	.+8      	; 0x73a <__addsf3x+0x1c>
 732:	79 f4       	brne	.+30     	; 0x752 <__addsf3x+0x34>
 734:	a6 f5       	brtc	.+104    	; 0x79e <__addsf3x+0x80>
 736:	0c 94 35 05 	jmp	0xa6a	; 0xa6a <__fp_zero>
 73a:	0e f4       	brtc	.+2      	; 0x73e <__addsf3x+0x20>
 73c:	e0 95       	com	r30
 73e:	0b 2e       	mov	r0, r27
 740:	ba 2f       	mov	r27, r26
 742:	a0 2d       	mov	r26, r0
 744:	0b 01       	movw	r0, r22
 746:	b9 01       	movw	r22, r18
 748:	90 01       	movw	r18, r0
 74a:	0c 01       	movw	r0, r24
 74c:	ca 01       	movw	r24, r20
 74e:	a0 01       	movw	r20, r0
 750:	11 24       	eor	r1, r1
 752:	ff 27       	eor	r31, r31
 754:	59 1b       	sub	r21, r25
 756:	99 f0       	breq	.+38     	; 0x77e <__addsf3x+0x60>
 758:	59 3f       	cpi	r21, 0xF9	; 249
 75a:	50 f4       	brcc	.+20     	; 0x770 <__addsf3x+0x52>
 75c:	50 3e       	cpi	r21, 0xE0	; 224
 75e:	68 f1       	brcs	.+90     	; 0x7ba <__addsf3x+0x9c>
 760:	1a 16       	cp	r1, r26
 762:	f0 40       	sbci	r31, 0x00	; 0
 764:	a2 2f       	mov	r26, r18
 766:	23 2f       	mov	r18, r19
 768:	34 2f       	mov	r19, r20
 76a:	44 27       	eor	r20, r20
 76c:	58 5f       	subi	r21, 0xF8	; 248
 76e:	f3 cf       	rjmp	.-26     	; 0x756 <__addsf3x+0x38>
 770:	46 95       	lsr	r20
 772:	37 95       	ror	r19
 774:	27 95       	ror	r18
 776:	a7 95       	ror	r26
 778:	f0 40       	sbci	r31, 0x00	; 0
 77a:	53 95       	inc	r21
 77c:	c9 f7       	brne	.-14     	; 0x770 <__addsf3x+0x52>
 77e:	7e f4       	brtc	.+30     	; 0x79e <__addsf3x+0x80>
 780:	1f 16       	cp	r1, r31
 782:	ba 0b       	sbc	r27, r26
 784:	62 0b       	sbc	r22, r18
 786:	73 0b       	sbc	r23, r19
 788:	84 0b       	sbc	r24, r20
 78a:	ba f0       	brmi	.+46     	; 0x7ba <__addsf3x+0x9c>
 78c:	91 50       	subi	r25, 0x01	; 1
 78e:	a1 f0       	breq	.+40     	; 0x7b8 <__addsf3x+0x9a>
 790:	ff 0f       	add	r31, r31
 792:	bb 1f       	adc	r27, r27
 794:	66 1f       	adc	r22, r22
 796:	77 1f       	adc	r23, r23
 798:	88 1f       	adc	r24, r24
 79a:	c2 f7       	brpl	.-16     	; 0x78c <__addsf3x+0x6e>
 79c:	0e c0       	rjmp	.+28     	; 0x7ba <__addsf3x+0x9c>
 79e:	ba 0f       	add	r27, r26
 7a0:	62 1f       	adc	r22, r18
 7a2:	73 1f       	adc	r23, r19
 7a4:	84 1f       	adc	r24, r20
 7a6:	48 f4       	brcc	.+18     	; 0x7ba <__addsf3x+0x9c>
 7a8:	87 95       	ror	r24
 7aa:	77 95       	ror	r23
 7ac:	67 95       	ror	r22
 7ae:	b7 95       	ror	r27
 7b0:	f7 95       	ror	r31
 7b2:	9e 3f       	cpi	r25, 0xFE	; 254
 7b4:	08 f0       	brcs	.+2      	; 0x7b8 <__addsf3x+0x9a>
 7b6:	b0 cf       	rjmp	.-160    	; 0x718 <__addsf3+0x28>
 7b8:	93 95       	inc	r25
 7ba:	88 0f       	add	r24, r24
 7bc:	08 f0       	brcs	.+2      	; 0x7c0 <__addsf3x+0xa2>
 7be:	99 27       	eor	r25, r25
 7c0:	ee 0f       	add	r30, r30
 7c2:	97 95       	ror	r25
 7c4:	87 95       	ror	r24
 7c6:	08 95       	ret

000007c8 <__cmpsf2>:
 7c8:	0e 94 c7 04 	call	0x98e	; 0x98e <__fp_cmp>
 7cc:	08 f4       	brcc	.+2      	; 0x7d0 <__cmpsf2+0x8>
 7ce:	81 e0       	ldi	r24, 0x01	; 1
 7d0:	08 95       	ret

000007d2 <__divsf3>:
 7d2:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__divsf3x>
 7d6:	0c 94 02 05 	jmp	0xa04	; 0xa04 <__fp_round>
 7da:	0e 94 fb 04 	call	0x9f6	; 0x9f6 <__fp_pscB>
 7de:	58 f0       	brcs	.+22     	; 0x7f6 <__divsf3+0x24>
 7e0:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <__fp_pscA>
 7e4:	40 f0       	brcs	.+16     	; 0x7f6 <__divsf3+0x24>
 7e6:	29 f4       	brne	.+10     	; 0x7f2 <__divsf3+0x20>
 7e8:	5f 3f       	cpi	r21, 0xFF	; 255
 7ea:	29 f0       	breq	.+10     	; 0x7f6 <__divsf3+0x24>
 7ec:	0c 94 eb 04 	jmp	0x9d6	; 0x9d6 <__fp_inf>
 7f0:	51 11       	cpse	r21, r1
 7f2:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__fp_szero>
 7f6:	0c 94 f1 04 	jmp	0x9e2	; 0x9e2 <__fp_nan>

000007fa <__divsf3x>:
 7fa:	0e 94 13 05 	call	0xa26	; 0xa26 <__fp_split3>
 7fe:	68 f3       	brcs	.-38     	; 0x7da <__divsf3+0x8>

00000800 <__divsf3_pse>:
 800:	99 23       	and	r25, r25
 802:	b1 f3       	breq	.-20     	; 0x7f0 <__divsf3+0x1e>
 804:	55 23       	and	r21, r21
 806:	91 f3       	breq	.-28     	; 0x7ec <__divsf3+0x1a>
 808:	95 1b       	sub	r25, r21
 80a:	55 0b       	sbc	r21, r21
 80c:	bb 27       	eor	r27, r27
 80e:	aa 27       	eor	r26, r26
 810:	62 17       	cp	r22, r18
 812:	73 07       	cpc	r23, r19
 814:	84 07       	cpc	r24, r20
 816:	38 f0       	brcs	.+14     	; 0x826 <__divsf3_pse+0x26>
 818:	9f 5f       	subi	r25, 0xFF	; 255
 81a:	5f 4f       	sbci	r21, 0xFF	; 255
 81c:	22 0f       	add	r18, r18
 81e:	33 1f       	adc	r19, r19
 820:	44 1f       	adc	r20, r20
 822:	aa 1f       	adc	r26, r26
 824:	a9 f3       	breq	.-22     	; 0x810 <__divsf3_pse+0x10>
 826:	35 d0       	rcall	.+106    	; 0x892 <__divsf3_pse+0x92>
 828:	0e 2e       	mov	r0, r30
 82a:	3a f0       	brmi	.+14     	; 0x83a <__divsf3_pse+0x3a>
 82c:	e0 e8       	ldi	r30, 0x80	; 128
 82e:	32 d0       	rcall	.+100    	; 0x894 <__divsf3_pse+0x94>
 830:	91 50       	subi	r25, 0x01	; 1
 832:	50 40       	sbci	r21, 0x00	; 0
 834:	e6 95       	lsr	r30
 836:	00 1c       	adc	r0, r0
 838:	ca f7       	brpl	.-14     	; 0x82c <__divsf3_pse+0x2c>
 83a:	2b d0       	rcall	.+86     	; 0x892 <__divsf3_pse+0x92>
 83c:	fe 2f       	mov	r31, r30
 83e:	29 d0       	rcall	.+82     	; 0x892 <__divsf3_pse+0x92>
 840:	66 0f       	add	r22, r22
 842:	77 1f       	adc	r23, r23
 844:	88 1f       	adc	r24, r24
 846:	bb 1f       	adc	r27, r27
 848:	26 17       	cp	r18, r22
 84a:	37 07       	cpc	r19, r23
 84c:	48 07       	cpc	r20, r24
 84e:	ab 07       	cpc	r26, r27
 850:	b0 e8       	ldi	r27, 0x80	; 128
 852:	09 f0       	breq	.+2      	; 0x856 <__divsf3_pse+0x56>
 854:	bb 0b       	sbc	r27, r27
 856:	80 2d       	mov	r24, r0
 858:	bf 01       	movw	r22, r30
 85a:	ff 27       	eor	r31, r31
 85c:	93 58       	subi	r25, 0x83	; 131
 85e:	5f 4f       	sbci	r21, 0xFF	; 255
 860:	3a f0       	brmi	.+14     	; 0x870 <__divsf3_pse+0x70>
 862:	9e 3f       	cpi	r25, 0xFE	; 254
 864:	51 05       	cpc	r21, r1
 866:	78 f0       	brcs	.+30     	; 0x886 <__divsf3_pse+0x86>
 868:	0c 94 eb 04 	jmp	0x9d6	; 0x9d6 <__fp_inf>
 86c:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__fp_szero>
 870:	5f 3f       	cpi	r21, 0xFF	; 255
 872:	e4 f3       	brlt	.-8      	; 0x86c <__divsf3_pse+0x6c>
 874:	98 3e       	cpi	r25, 0xE8	; 232
 876:	d4 f3       	brlt	.-12     	; 0x86c <__divsf3_pse+0x6c>
 878:	86 95       	lsr	r24
 87a:	77 95       	ror	r23
 87c:	67 95       	ror	r22
 87e:	b7 95       	ror	r27
 880:	f7 95       	ror	r31
 882:	9f 5f       	subi	r25, 0xFF	; 255
 884:	c9 f7       	brne	.-14     	; 0x878 <__divsf3_pse+0x78>
 886:	88 0f       	add	r24, r24
 888:	91 1d       	adc	r25, r1
 88a:	96 95       	lsr	r25
 88c:	87 95       	ror	r24
 88e:	97 f9       	bld	r25, 7
 890:	08 95       	ret
 892:	e1 e0       	ldi	r30, 0x01	; 1
 894:	66 0f       	add	r22, r22
 896:	77 1f       	adc	r23, r23
 898:	88 1f       	adc	r24, r24
 89a:	bb 1f       	adc	r27, r27
 89c:	62 17       	cp	r22, r18
 89e:	73 07       	cpc	r23, r19
 8a0:	84 07       	cpc	r24, r20
 8a2:	ba 07       	cpc	r27, r26
 8a4:	20 f0       	brcs	.+8      	; 0x8ae <__divsf3_pse+0xae>
 8a6:	62 1b       	sub	r22, r18
 8a8:	73 0b       	sbc	r23, r19
 8aa:	84 0b       	sbc	r24, r20
 8ac:	ba 0b       	sbc	r27, r26
 8ae:	ee 1f       	adc	r30, r30
 8b0:	88 f7       	brcc	.-30     	; 0x894 <__divsf3_pse+0x94>
 8b2:	e0 95       	com	r30
 8b4:	08 95       	ret

000008b6 <__fixunssfsi>:
 8b6:	0e 94 1b 05 	call	0xa36	; 0xa36 <__fp_splitA>
 8ba:	88 f0       	brcs	.+34     	; 0x8de <__fixunssfsi+0x28>
 8bc:	9f 57       	subi	r25, 0x7F	; 127
 8be:	98 f0       	brcs	.+38     	; 0x8e6 <__fixunssfsi+0x30>
 8c0:	b9 2f       	mov	r27, r25
 8c2:	99 27       	eor	r25, r25
 8c4:	b7 51       	subi	r27, 0x17	; 23
 8c6:	b0 f0       	brcs	.+44     	; 0x8f4 <__fixunssfsi+0x3e>
 8c8:	e1 f0       	breq	.+56     	; 0x902 <__stack+0x3>
 8ca:	66 0f       	add	r22, r22
 8cc:	77 1f       	adc	r23, r23
 8ce:	88 1f       	adc	r24, r24
 8d0:	99 1f       	adc	r25, r25
 8d2:	1a f0       	brmi	.+6      	; 0x8da <__fixunssfsi+0x24>
 8d4:	ba 95       	dec	r27
 8d6:	c9 f7       	brne	.-14     	; 0x8ca <__fixunssfsi+0x14>
 8d8:	14 c0       	rjmp	.+40     	; 0x902 <__stack+0x3>
 8da:	b1 30       	cpi	r27, 0x01	; 1
 8dc:	91 f0       	breq	.+36     	; 0x902 <__stack+0x3>
 8de:	0e 94 35 05 	call	0xa6a	; 0xa6a <__fp_zero>
 8e2:	b1 e0       	ldi	r27, 0x01	; 1
 8e4:	08 95       	ret
 8e6:	0c 94 35 05 	jmp	0xa6a	; 0xa6a <__fp_zero>
 8ea:	67 2f       	mov	r22, r23
 8ec:	78 2f       	mov	r23, r24
 8ee:	88 27       	eor	r24, r24
 8f0:	b8 5f       	subi	r27, 0xF8	; 248
 8f2:	39 f0       	breq	.+14     	; 0x902 <__stack+0x3>
 8f4:	b9 3f       	cpi	r27, 0xF9	; 249
 8f6:	cc f3       	brlt	.-14     	; 0x8ea <__fixunssfsi+0x34>
 8f8:	86 95       	lsr	r24
 8fa:	77 95       	ror	r23
 8fc:	67 95       	ror	r22
 8fe:	b3 95       	inc	r27
 900:	d9 f7       	brne	.-10     	; 0x8f8 <__fixunssfsi+0x42>
 902:	3e f4       	brtc	.+14     	; 0x912 <__stack+0x13>
 904:	90 95       	com	r25
 906:	80 95       	com	r24
 908:	70 95       	com	r23
 90a:	61 95       	neg	r22
 90c:	7f 4f       	sbci	r23, 0xFF	; 255
 90e:	8f 4f       	sbci	r24, 0xFF	; 255
 910:	9f 4f       	sbci	r25, 0xFF	; 255
 912:	08 95       	ret

00000914 <__floatunsisf>:
 914:	e8 94       	clt
 916:	09 c0       	rjmp	.+18     	; 0x92a <__floatsisf+0x12>

00000918 <__floatsisf>:
 918:	97 fb       	bst	r25, 7
 91a:	3e f4       	brtc	.+14     	; 0x92a <__floatsisf+0x12>
 91c:	90 95       	com	r25
 91e:	80 95       	com	r24
 920:	70 95       	com	r23
 922:	61 95       	neg	r22
 924:	7f 4f       	sbci	r23, 0xFF	; 255
 926:	8f 4f       	sbci	r24, 0xFF	; 255
 928:	9f 4f       	sbci	r25, 0xFF	; 255
 92a:	99 23       	and	r25, r25
 92c:	a9 f0       	breq	.+42     	; 0x958 <__floatsisf+0x40>
 92e:	f9 2f       	mov	r31, r25
 930:	96 e9       	ldi	r25, 0x96	; 150
 932:	bb 27       	eor	r27, r27
 934:	93 95       	inc	r25
 936:	f6 95       	lsr	r31
 938:	87 95       	ror	r24
 93a:	77 95       	ror	r23
 93c:	67 95       	ror	r22
 93e:	b7 95       	ror	r27
 940:	f1 11       	cpse	r31, r1
 942:	f8 cf       	rjmp	.-16     	; 0x934 <__floatsisf+0x1c>
 944:	fa f4       	brpl	.+62     	; 0x984 <__floatsisf+0x6c>
 946:	bb 0f       	add	r27, r27
 948:	11 f4       	brne	.+4      	; 0x94e <__floatsisf+0x36>
 94a:	60 ff       	sbrs	r22, 0
 94c:	1b c0       	rjmp	.+54     	; 0x984 <__floatsisf+0x6c>
 94e:	6f 5f       	subi	r22, 0xFF	; 255
 950:	7f 4f       	sbci	r23, 0xFF	; 255
 952:	8f 4f       	sbci	r24, 0xFF	; 255
 954:	9f 4f       	sbci	r25, 0xFF	; 255
 956:	16 c0       	rjmp	.+44     	; 0x984 <__floatsisf+0x6c>
 958:	88 23       	and	r24, r24
 95a:	11 f0       	breq	.+4      	; 0x960 <__floatsisf+0x48>
 95c:	96 e9       	ldi	r25, 0x96	; 150
 95e:	11 c0       	rjmp	.+34     	; 0x982 <__floatsisf+0x6a>
 960:	77 23       	and	r23, r23
 962:	21 f0       	breq	.+8      	; 0x96c <__floatsisf+0x54>
 964:	9e e8       	ldi	r25, 0x8E	; 142
 966:	87 2f       	mov	r24, r23
 968:	76 2f       	mov	r23, r22
 96a:	05 c0       	rjmp	.+10     	; 0x976 <__floatsisf+0x5e>
 96c:	66 23       	and	r22, r22
 96e:	71 f0       	breq	.+28     	; 0x98c <__floatsisf+0x74>
 970:	96 e8       	ldi	r25, 0x86	; 134
 972:	86 2f       	mov	r24, r22
 974:	70 e0       	ldi	r23, 0x00	; 0
 976:	60 e0       	ldi	r22, 0x00	; 0
 978:	2a f0       	brmi	.+10     	; 0x984 <__floatsisf+0x6c>
 97a:	9a 95       	dec	r25
 97c:	66 0f       	add	r22, r22
 97e:	77 1f       	adc	r23, r23
 980:	88 1f       	adc	r24, r24
 982:	da f7       	brpl	.-10     	; 0x97a <__floatsisf+0x62>
 984:	88 0f       	add	r24, r24
 986:	96 95       	lsr	r25
 988:	87 95       	ror	r24
 98a:	97 f9       	bld	r25, 7
 98c:	08 95       	ret

0000098e <__fp_cmp>:
 98e:	99 0f       	add	r25, r25
 990:	00 08       	sbc	r0, r0
 992:	55 0f       	add	r21, r21
 994:	aa 0b       	sbc	r26, r26
 996:	e0 e8       	ldi	r30, 0x80	; 128
 998:	fe ef       	ldi	r31, 0xFE	; 254
 99a:	16 16       	cp	r1, r22
 99c:	17 06       	cpc	r1, r23
 99e:	e8 07       	cpc	r30, r24
 9a0:	f9 07       	cpc	r31, r25
 9a2:	c0 f0       	brcs	.+48     	; 0x9d4 <__fp_cmp+0x46>
 9a4:	12 16       	cp	r1, r18
 9a6:	13 06       	cpc	r1, r19
 9a8:	e4 07       	cpc	r30, r20
 9aa:	f5 07       	cpc	r31, r21
 9ac:	98 f0       	brcs	.+38     	; 0x9d4 <__fp_cmp+0x46>
 9ae:	62 1b       	sub	r22, r18
 9b0:	73 0b       	sbc	r23, r19
 9b2:	84 0b       	sbc	r24, r20
 9b4:	95 0b       	sbc	r25, r21
 9b6:	39 f4       	brne	.+14     	; 0x9c6 <__fp_cmp+0x38>
 9b8:	0a 26       	eor	r0, r26
 9ba:	61 f0       	breq	.+24     	; 0x9d4 <__fp_cmp+0x46>
 9bc:	23 2b       	or	r18, r19
 9be:	24 2b       	or	r18, r20
 9c0:	25 2b       	or	r18, r21
 9c2:	21 f4       	brne	.+8      	; 0x9cc <__fp_cmp+0x3e>
 9c4:	08 95       	ret
 9c6:	0a 26       	eor	r0, r26
 9c8:	09 f4       	brne	.+2      	; 0x9cc <__fp_cmp+0x3e>
 9ca:	a1 40       	sbci	r26, 0x01	; 1
 9cc:	a6 95       	lsr	r26
 9ce:	8f ef       	ldi	r24, 0xFF	; 255
 9d0:	81 1d       	adc	r24, r1
 9d2:	81 1d       	adc	r24, r1
 9d4:	08 95       	ret

000009d6 <__fp_inf>:
 9d6:	97 f9       	bld	r25, 7
 9d8:	9f 67       	ori	r25, 0x7F	; 127
 9da:	80 e8       	ldi	r24, 0x80	; 128
 9dc:	70 e0       	ldi	r23, 0x00	; 0
 9de:	60 e0       	ldi	r22, 0x00	; 0
 9e0:	08 95       	ret

000009e2 <__fp_nan>:
 9e2:	9f ef       	ldi	r25, 0xFF	; 255
 9e4:	80 ec       	ldi	r24, 0xC0	; 192
 9e6:	08 95       	ret

000009e8 <__fp_pscA>:
 9e8:	00 24       	eor	r0, r0
 9ea:	0a 94       	dec	r0
 9ec:	16 16       	cp	r1, r22
 9ee:	17 06       	cpc	r1, r23
 9f0:	18 06       	cpc	r1, r24
 9f2:	09 06       	cpc	r0, r25
 9f4:	08 95       	ret

000009f6 <__fp_pscB>:
 9f6:	00 24       	eor	r0, r0
 9f8:	0a 94       	dec	r0
 9fa:	12 16       	cp	r1, r18
 9fc:	13 06       	cpc	r1, r19
 9fe:	14 06       	cpc	r1, r20
 a00:	05 06       	cpc	r0, r21
 a02:	08 95       	ret

00000a04 <__fp_round>:
 a04:	09 2e       	mov	r0, r25
 a06:	03 94       	inc	r0
 a08:	00 0c       	add	r0, r0
 a0a:	11 f4       	brne	.+4      	; 0xa10 <__fp_round+0xc>
 a0c:	88 23       	and	r24, r24
 a0e:	52 f0       	brmi	.+20     	; 0xa24 <__fp_round+0x20>
 a10:	bb 0f       	add	r27, r27
 a12:	40 f4       	brcc	.+16     	; 0xa24 <__fp_round+0x20>
 a14:	bf 2b       	or	r27, r31
 a16:	11 f4       	brne	.+4      	; 0xa1c <__fp_round+0x18>
 a18:	60 ff       	sbrs	r22, 0
 a1a:	04 c0       	rjmp	.+8      	; 0xa24 <__fp_round+0x20>
 a1c:	6f 5f       	subi	r22, 0xFF	; 255
 a1e:	7f 4f       	sbci	r23, 0xFF	; 255
 a20:	8f 4f       	sbci	r24, 0xFF	; 255
 a22:	9f 4f       	sbci	r25, 0xFF	; 255
 a24:	08 95       	ret

00000a26 <__fp_split3>:
 a26:	57 fd       	sbrc	r21, 7
 a28:	90 58       	subi	r25, 0x80	; 128
 a2a:	44 0f       	add	r20, r20
 a2c:	55 1f       	adc	r21, r21
 a2e:	59 f0       	breq	.+22     	; 0xa46 <__fp_splitA+0x10>
 a30:	5f 3f       	cpi	r21, 0xFF	; 255
 a32:	71 f0       	breq	.+28     	; 0xa50 <__fp_splitA+0x1a>
 a34:	47 95       	ror	r20

00000a36 <__fp_splitA>:
 a36:	88 0f       	add	r24, r24
 a38:	97 fb       	bst	r25, 7
 a3a:	99 1f       	adc	r25, r25
 a3c:	61 f0       	breq	.+24     	; 0xa56 <__fp_splitA+0x20>
 a3e:	9f 3f       	cpi	r25, 0xFF	; 255
 a40:	79 f0       	breq	.+30     	; 0xa60 <__fp_splitA+0x2a>
 a42:	87 95       	ror	r24
 a44:	08 95       	ret
 a46:	12 16       	cp	r1, r18
 a48:	13 06       	cpc	r1, r19
 a4a:	14 06       	cpc	r1, r20
 a4c:	55 1f       	adc	r21, r21
 a4e:	f2 cf       	rjmp	.-28     	; 0xa34 <__fp_split3+0xe>
 a50:	46 95       	lsr	r20
 a52:	f1 df       	rcall	.-30     	; 0xa36 <__fp_splitA>
 a54:	08 c0       	rjmp	.+16     	; 0xa66 <__fp_splitA+0x30>
 a56:	16 16       	cp	r1, r22
 a58:	17 06       	cpc	r1, r23
 a5a:	18 06       	cpc	r1, r24
 a5c:	99 1f       	adc	r25, r25
 a5e:	f1 cf       	rjmp	.-30     	; 0xa42 <__fp_splitA+0xc>
 a60:	86 95       	lsr	r24
 a62:	71 05       	cpc	r23, r1
 a64:	61 05       	cpc	r22, r1
 a66:	08 94       	sec
 a68:	08 95       	ret

00000a6a <__fp_zero>:
 a6a:	e8 94       	clt

00000a6c <__fp_szero>:
 a6c:	bb 27       	eor	r27, r27
 a6e:	66 27       	eor	r22, r22
 a70:	77 27       	eor	r23, r23
 a72:	cb 01       	movw	r24, r22
 a74:	97 f9       	bld	r25, 7
 a76:	08 95       	ret

00000a78 <__gesf2>:
 a78:	0e 94 c7 04 	call	0x98e	; 0x98e <__fp_cmp>
 a7c:	08 f4       	brcc	.+2      	; 0xa80 <__gesf2+0x8>
 a7e:	8f ef       	ldi	r24, 0xFF	; 255
 a80:	08 95       	ret

00000a82 <__mulsf3>:
 a82:	0e 94 54 05 	call	0xaa8	; 0xaa8 <__mulsf3x>
 a86:	0c 94 02 05 	jmp	0xa04	; 0xa04 <__fp_round>
 a8a:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <__fp_pscA>
 a8e:	38 f0       	brcs	.+14     	; 0xa9e <__mulsf3+0x1c>
 a90:	0e 94 fb 04 	call	0x9f6	; 0x9f6 <__fp_pscB>
 a94:	20 f0       	brcs	.+8      	; 0xa9e <__mulsf3+0x1c>
 a96:	95 23       	and	r25, r21
 a98:	11 f0       	breq	.+4      	; 0xa9e <__mulsf3+0x1c>
 a9a:	0c 94 eb 04 	jmp	0x9d6	; 0x9d6 <__fp_inf>
 a9e:	0c 94 f1 04 	jmp	0x9e2	; 0x9e2 <__fp_nan>
 aa2:	11 24       	eor	r1, r1
 aa4:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__fp_szero>

00000aa8 <__mulsf3x>:
 aa8:	0e 94 13 05 	call	0xa26	; 0xa26 <__fp_split3>
 aac:	70 f3       	brcs	.-36     	; 0xa8a <__mulsf3+0x8>

00000aae <__mulsf3_pse>:
 aae:	95 9f       	mul	r25, r21
 ab0:	c1 f3       	breq	.-16     	; 0xaa2 <__mulsf3+0x20>
 ab2:	95 0f       	add	r25, r21
 ab4:	50 e0       	ldi	r21, 0x00	; 0
 ab6:	55 1f       	adc	r21, r21
 ab8:	62 9f       	mul	r22, r18
 aba:	f0 01       	movw	r30, r0
 abc:	72 9f       	mul	r23, r18
 abe:	bb 27       	eor	r27, r27
 ac0:	f0 0d       	add	r31, r0
 ac2:	b1 1d       	adc	r27, r1
 ac4:	63 9f       	mul	r22, r19
 ac6:	aa 27       	eor	r26, r26
 ac8:	f0 0d       	add	r31, r0
 aca:	b1 1d       	adc	r27, r1
 acc:	aa 1f       	adc	r26, r26
 ace:	64 9f       	mul	r22, r20
 ad0:	66 27       	eor	r22, r22
 ad2:	b0 0d       	add	r27, r0
 ad4:	a1 1d       	adc	r26, r1
 ad6:	66 1f       	adc	r22, r22
 ad8:	82 9f       	mul	r24, r18
 ada:	22 27       	eor	r18, r18
 adc:	b0 0d       	add	r27, r0
 ade:	a1 1d       	adc	r26, r1
 ae0:	62 1f       	adc	r22, r18
 ae2:	73 9f       	mul	r23, r19
 ae4:	b0 0d       	add	r27, r0
 ae6:	a1 1d       	adc	r26, r1
 ae8:	62 1f       	adc	r22, r18
 aea:	83 9f       	mul	r24, r19
 aec:	a0 0d       	add	r26, r0
 aee:	61 1d       	adc	r22, r1
 af0:	22 1f       	adc	r18, r18
 af2:	74 9f       	mul	r23, r20
 af4:	33 27       	eor	r19, r19
 af6:	a0 0d       	add	r26, r0
 af8:	61 1d       	adc	r22, r1
 afa:	23 1f       	adc	r18, r19
 afc:	84 9f       	mul	r24, r20
 afe:	60 0d       	add	r22, r0
 b00:	21 1d       	adc	r18, r1
 b02:	82 2f       	mov	r24, r18
 b04:	76 2f       	mov	r23, r22
 b06:	6a 2f       	mov	r22, r26
 b08:	11 24       	eor	r1, r1
 b0a:	9f 57       	subi	r25, 0x7F	; 127
 b0c:	50 40       	sbci	r21, 0x00	; 0
 b0e:	9a f0       	brmi	.+38     	; 0xb36 <__mulsf3_pse+0x88>
 b10:	f1 f0       	breq	.+60     	; 0xb4e <__mulsf3_pse+0xa0>
 b12:	88 23       	and	r24, r24
 b14:	4a f0       	brmi	.+18     	; 0xb28 <__mulsf3_pse+0x7a>
 b16:	ee 0f       	add	r30, r30
 b18:	ff 1f       	adc	r31, r31
 b1a:	bb 1f       	adc	r27, r27
 b1c:	66 1f       	adc	r22, r22
 b1e:	77 1f       	adc	r23, r23
 b20:	88 1f       	adc	r24, r24
 b22:	91 50       	subi	r25, 0x01	; 1
 b24:	50 40       	sbci	r21, 0x00	; 0
 b26:	a9 f7       	brne	.-22     	; 0xb12 <__mulsf3_pse+0x64>
 b28:	9e 3f       	cpi	r25, 0xFE	; 254
 b2a:	51 05       	cpc	r21, r1
 b2c:	80 f0       	brcs	.+32     	; 0xb4e <__mulsf3_pse+0xa0>
 b2e:	0c 94 eb 04 	jmp	0x9d6	; 0x9d6 <__fp_inf>
 b32:	0c 94 36 05 	jmp	0xa6c	; 0xa6c <__fp_szero>
 b36:	5f 3f       	cpi	r21, 0xFF	; 255
 b38:	e4 f3       	brlt	.-8      	; 0xb32 <__mulsf3_pse+0x84>
 b3a:	98 3e       	cpi	r25, 0xE8	; 232
 b3c:	d4 f3       	brlt	.-12     	; 0xb32 <__mulsf3_pse+0x84>
 b3e:	86 95       	lsr	r24
 b40:	77 95       	ror	r23
 b42:	67 95       	ror	r22
 b44:	b7 95       	ror	r27
 b46:	f7 95       	ror	r31
 b48:	e7 95       	ror	r30
 b4a:	9f 5f       	subi	r25, 0xFF	; 255
 b4c:	c1 f7       	brne	.-16     	; 0xb3e <__mulsf3_pse+0x90>
 b4e:	fe 2b       	or	r31, r30
 b50:	88 0f       	add	r24, r24
 b52:	91 1d       	adc	r25, r1
 b54:	96 95       	lsr	r25
 b56:	87 95       	ror	r24
 b58:	97 f9       	bld	r25, 7
 b5a:	08 95       	ret

00000b5c <_exit>:
 b5c:	f8 94       	cli

00000b5e <__stop_program>:
 b5e:	ff cf       	rjmp	.-2      	; 0xb5e <__stop_program>
