
Starting:    E:\Microsemi\SynplifyPro\bin64\mbin\synplify.exe
Install:     E:\Microsemi\SynplifyPro
Hostname:    BPC
Date:        Tue Nov 03 17:23:13 2020
Version:     L-2016.09M-2

Arguments:   -product synplify_pro counter_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "counter_syn.tcl"
New HDL Analyst: enabled
log file: "E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\synthesis\counter.srr"
Running: synthesis in foreground

Running counter_syn|synthesis

Running: compile (Compile) on counter_syn|synthesis
# Tue Nov 03 17:23:37 2020

Running: compile_flow (Compile Process) on counter_syn|synthesis
# Tue Nov 03 17:23:37 2020

Running: compiler (Compile Input) on counter_syn|synthesis
# Tue Nov 03 17:23:37 2020

compiler completed
# Tue Nov 03 17:23:37 2020

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on counter_syn|synthesis
# Tue Nov 03 17:23:37 2020
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on counter_syn|synthesis

Running: premap (Pre-mapping) on counter_syn|synthesis
# Tue Nov 03 17:23:37 2020

premap completed with warnings
# Tue Nov 03 17:23:38 2020

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on counter_syn|synthesis

Running: map (Map) on counter_syn|synthesis
# Tue Nov 03 17:23:38 2020

Running: fpga_mapper (Map & Optimize) on counter_syn|synthesis
# Tue Nov 03 17:23:38 2020
Copied E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\synthesis\synwork\counter_m.srm to E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\synthesis\counter.srm

fpga_mapper completed with warnings
# Tue Nov 03 17:23:39 2020

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on counter_syn|synthesis
Complete: Logic Synthesis on counter_syn|synthesis
exit status=0
License checkin: synplifypro_actel
