// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module snappyCompressStream_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inStream11_dout,
        inStream11_num_data_valid,
        inStream11_fifo_cap,
        inStream11_empty_n,
        inStream11_read,
        compressdStream7_din,
        compressdStream7_num_data_valid,
        compressdStream7_fifo_cap,
        compressdStream7_full_n,
        compressdStream7_write,
        present_window,
        present_window_4,
        present_window_3,
        present_window_2,
        present_window_1,
        sub29,
        dict_V_address0,
        dict_V_ce0,
        dict_V_we0,
        dict_V_d0,
        dict_V_address1,
        dict_V_ce1,
        dict_V_q1,
        present_window_9_out,
        present_window_9_out_ap_vld,
        present_window_5_out,
        present_window_5_out_ap_vld,
        present_window_6_out,
        present_window_6_out_ap_vld,
        present_window_7_out,
        present_window_7_out_ap_vld,
        present_window_8_out,
        present_window_8_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] inStream11_dout;
input  [1:0] inStream11_num_data_valid;
input  [1:0] inStream11_fifo_cap;
input   inStream11_empty_n;
output   inStream11_read;
output  [31:0] compressdStream7_din;
input  [3:0] compressdStream7_num_data_valid;
input  [3:0] compressdStream7_fifo_cap;
input   compressdStream7_full_n;
output   compressdStream7_write;
input  [7:0] present_window;
input  [7:0] present_window_4;
input  [7:0] present_window_3;
input  [7:0] present_window_2;
input  [7:0] present_window_1;
input  [31:0] sub29;
output  [11:0] dict_V_address0;
output   dict_V_ce0;
output   dict_V_we0;
output  [431:0] dict_V_d0;
output  [11:0] dict_V_address1;
output   dict_V_ce1;
input  [431:0] dict_V_q1;
output  [7:0] present_window_9_out;
output   present_window_9_out_ap_vld;
output  [7:0] present_window_5_out;
output   present_window_5_out_ap_vld;
output  [7:0] present_window_6_out;
output   present_window_6_out_ap_vld;
output  [7:0] present_window_7_out;
output   present_window_7_out_ap_vld;
output  [7:0] present_window_8_out;
output   present_window_8_out_ap_vld;

reg ap_idle;
reg inStream11_read;
reg compressdStream7_write;
reg dict_V_ce0;
reg dict_V_we0;
reg dict_V_ce1;
reg present_window_9_out_ap_vld;
reg present_window_5_out_ap_vld;
reg present_window_6_out_ap_vld;
reg present_window_7_out_ap_vld;
reg present_window_8_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln87_reg_2436;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln87_fu_434_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    inStream11_blk_n;
wire    ap_block_pp0_stage0;
reg    compressdStream7_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] i_reg_2430;
reg   [31:0] i_reg_2430_pp0_iter1_reg;
reg   [31:0] i_reg_2430_pp0_iter2_reg;
reg   [0:0] icmp_ln87_reg_2436_pp0_iter1_reg;
reg   [0:0] icmp_ln87_reg_2436_pp0_iter2_reg;
reg   [0:0] icmp_ln87_reg_2436_pp0_iter3_reg;
reg   [0:0] icmp_ln87_reg_2436_pp0_iter4_reg;
reg   [0:0] icmp_ln87_reg_2436_pp0_iter5_reg;
reg   [7:0] present_window_12_reg_2440;
reg   [7:0] present_window_12_reg_2440_pp0_iter2_reg;
reg   [7:0] present_window_12_reg_2440_pp0_iter3_reg;
reg   [7:0] present_window_12_reg_2440_pp0_iter4_reg;
reg   [7:0] present_window_12_reg_2440_pp0_iter5_reg;
reg   [7:0] present_window_11_reg_2452;
reg   [7:0] present_window_11_reg_2452_pp0_iter2_reg;
reg   [7:0] present_window_11_reg_2452_pp0_iter3_reg;
reg   [7:0] present_window_11_reg_2452_pp0_iter4_reg;
reg   [7:0] present_window_11_reg_2452_pp0_iter5_reg;
reg   [7:0] present_window_10_reg_2464;
reg   [7:0] present_window_10_reg_2464_pp0_iter2_reg;
reg   [7:0] present_window_10_reg_2464_pp0_iter3_reg;
reg   [7:0] present_window_10_reg_2464_pp0_iter4_reg;
reg   [7:0] present_window_10_reg_2464_pp0_iter5_reg;
reg   [7:0] present_window_13_reg_2476;
reg   [7:0] present_window_13_reg_2476_pp0_iter2_reg;
reg   [7:0] present_window_13_reg_2476_pp0_iter3_reg;
reg   [7:0] present_window_13_reg_2476_pp0_iter4_reg;
reg   [7:0] present_window_13_reg_2476_pp0_iter5_reg;
reg   [7:0] present_window_8_load_1_reg_2488;
reg   [7:0] present_window_8_load_1_reg_2488_pp0_iter2_reg;
reg   [7:0] present_window_8_load_1_reg_2488_pp0_iter3_reg;
reg   [7:0] present_window_8_load_1_reg_2488_pp0_iter4_reg;
reg   [7:0] present_window_8_load_1_reg_2488_pp0_iter5_reg;
reg   [7:0] present_window_8_load_1_reg_2488_pp0_iter6_reg;
reg   [7:0] tmp_V_reg_2500;
reg   [7:0] tmp_V_reg_2500_pp0_iter2_reg;
reg   [11:0] dict_V_addr_reg_2511;
reg   [11:0] dict_V_addr_reg_2511_pp0_iter2_reg;
wire   [359:0] trunc_ln1715_fu_553_p1;
reg   [359:0] trunc_ln1715_reg_2517;
wire   [23:0] add_ln392_fu_557_p2;
reg   [23:0] add_ln392_reg_2522;
reg   [23:0] compareIdx_reg_2527;
reg   [23:0] compareIdx_reg_2527_pp0_iter3_reg;
wire   [0:0] len_fu_577_p2;
reg   [0:0] len_reg_2532;
wire   [0:0] icmp_ln128_fu_592_p2;
reg   [0:0] icmp_ln128_reg_2539;
wire   [0:0] icmp_ln128_1_fu_607_p2;
reg   [0:0] icmp_ln128_1_reg_2544;
wire   [0:0] icmp_ln128_2_fu_622_p2;
reg   [0:0] icmp_ln128_2_reg_2549;
wire   [0:0] icmp_ln128_3_fu_637_p2;
reg   [0:0] icmp_ln128_3_reg_2554;
wire   [0:0] icmp_ln128_4_fu_652_p2;
reg   [0:0] icmp_ln128_4_reg_2559;
reg   [0:0] icmp_ln128_4_reg_2559_pp0_iter3_reg;
reg   [23:0] compareIdx_1_reg_2564;
reg   [23:0] compareIdx_1_reg_2564_pp0_iter3_reg;
wire   [0:0] len_12_fu_677_p2;
reg   [0:0] len_12_reg_2569;
wire   [0:0] icmp_ln128_6_fu_692_p2;
reg   [0:0] icmp_ln128_6_reg_2576;
wire   [0:0] icmp_ln128_7_fu_707_p2;
reg   [0:0] icmp_ln128_7_reg_2581;
wire   [0:0] icmp_ln128_8_fu_722_p2;
reg   [0:0] icmp_ln128_8_reg_2586;
wire   [0:0] icmp_ln128_9_fu_737_p2;
reg   [0:0] icmp_ln128_9_reg_2591;
wire   [0:0] icmp_ln128_10_fu_752_p2;
reg   [0:0] icmp_ln128_10_reg_2596;
reg   [0:0] icmp_ln128_10_reg_2596_pp0_iter3_reg;
reg   [23:0] compareIdx_2_reg_2601;
reg   [23:0] compareIdx_2_reg_2601_pp0_iter3_reg;
wire   [0:0] len_24_fu_777_p2;
reg   [0:0] len_24_reg_2606;
wire   [0:0] icmp_ln128_12_fu_792_p2;
reg   [0:0] icmp_ln128_12_reg_2613;
wire   [0:0] icmp_ln128_13_fu_807_p2;
reg   [0:0] icmp_ln128_13_reg_2618;
wire   [0:0] icmp_ln128_14_fu_822_p2;
reg   [0:0] icmp_ln128_14_reg_2623;
wire   [0:0] icmp_ln128_15_fu_837_p2;
reg   [0:0] icmp_ln128_15_reg_2628;
wire   [0:0] icmp_ln128_16_fu_852_p2;
reg   [0:0] icmp_ln128_16_reg_2633;
reg   [0:0] icmp_ln128_16_reg_2633_pp0_iter3_reg;
reg   [23:0] compareIdx_3_reg_2638;
reg   [23:0] compareIdx_3_reg_2638_pp0_iter3_reg;
wire   [0:0] len_36_fu_877_p2;
reg   [0:0] len_36_reg_2643;
wire   [0:0] icmp_ln128_18_fu_892_p2;
reg   [0:0] icmp_ln128_18_reg_2650;
wire   [0:0] icmp_ln128_19_fu_907_p2;
reg   [0:0] icmp_ln128_19_reg_2655;
wire   [0:0] icmp_ln128_20_fu_922_p2;
reg   [0:0] icmp_ln128_20_reg_2660;
wire   [0:0] icmp_ln128_21_fu_937_p2;
reg   [0:0] icmp_ln128_21_reg_2665;
wire   [0:0] icmp_ln128_22_fu_952_p2;
reg   [0:0] icmp_ln128_22_reg_2670;
reg   [0:0] icmp_ln128_22_reg_2670_pp0_iter3_reg;
reg   [23:0] compareIdx_4_reg_2675;
reg   [23:0] compareIdx_4_reg_2675_pp0_iter3_reg;
wire   [0:0] len_48_fu_977_p2;
reg   [0:0] len_48_reg_2680;
wire   [0:0] icmp_ln128_24_fu_992_p2;
reg   [0:0] icmp_ln128_24_reg_2687;
wire   [0:0] icmp_ln128_25_fu_1007_p2;
reg   [0:0] icmp_ln128_25_reg_2692;
wire   [0:0] icmp_ln128_26_fu_1022_p2;
reg   [0:0] icmp_ln128_26_reg_2697;
wire   [0:0] icmp_ln128_27_fu_1037_p2;
reg   [0:0] icmp_ln128_27_reg_2702;
wire   [0:0] icmp_ln128_28_fu_1052_p2;
reg   [0:0] icmp_ln128_28_reg_2707;
reg   [0:0] icmp_ln128_28_reg_2707_pp0_iter3_reg;
reg   [23:0] compareIdx_5_reg_2712;
reg   [23:0] compareIdx_5_reg_2712_pp0_iter3_reg;
wire   [0:0] len_60_fu_1077_p2;
reg   [0:0] len_60_reg_2717;
wire   [0:0] icmp_ln128_30_fu_1092_p2;
reg   [0:0] icmp_ln128_30_reg_2724;
wire   [0:0] icmp_ln128_31_fu_1107_p2;
reg   [0:0] icmp_ln128_31_reg_2729;
wire   [0:0] icmp_ln128_32_fu_1122_p2;
reg   [0:0] icmp_ln128_32_reg_2734;
wire   [0:0] icmp_ln128_33_fu_1137_p2;
reg   [0:0] icmp_ln128_33_reg_2739;
wire   [0:0] icmp_ln128_34_fu_1152_p2;
reg   [0:0] icmp_ln128_34_reg_2744;
reg   [0:0] icmp_ln128_34_reg_2744_pp0_iter3_reg;
wire   [31:0] currIdx_fu_1157_p2;
reg   [31:0] currIdx_reg_2749;
wire   [2:0] len_6_fu_1237_p3;
reg   [2:0] len_6_reg_2765;
wire   [0:0] done_4_fu_1245_p2;
reg   [0:0] done_4_reg_2771;
wire   [2:0] len_18_fu_1312_p3;
reg   [2:0] len_18_reg_2777;
wire   [0:0] done_9_fu_1320_p2;
reg   [0:0] done_9_reg_2783;
wire   [2:0] len_30_fu_1387_p3;
reg   [2:0] len_30_reg_2789;
wire   [0:0] done_14_fu_1395_p2;
reg   [0:0] done_14_reg_2795;
wire   [2:0] len_42_fu_1462_p3;
reg   [2:0] len_42_reg_2801;
wire   [0:0] done_19_fu_1470_p2;
reg   [0:0] done_19_reg_2807;
wire   [2:0] len_54_fu_1537_p3;
reg   [2:0] len_54_reg_2813;
wire   [0:0] done_24_fu_1545_p2;
reg   [0:0] done_24_reg_2819;
wire   [2:0] len_66_fu_1612_p3;
reg   [2:0] len_66_reg_2825;
wire   [0:0] done_29_fu_1620_p2;
reg   [0:0] done_29_reg_2831;
wire   [31:0] sub_ln134_fu_1670_p2;
reg   [31:0] sub_ln134_reg_2837;
wire   [2:0] len_72_fu_1715_p3;
reg   [2:0] len_72_reg_2842;
wire   [31:0] sub_ln134_1_fu_1768_p2;
reg   [31:0] sub_ln134_1_reg_2849;
wire   [2:0] len_73_fu_1813_p3;
reg   [2:0] len_73_reg_2854;
wire   [31:0] sub_ln134_2_fu_1866_p2;
reg   [31:0] sub_ln134_2_reg_2860;
wire   [2:0] len_74_fu_1911_p3;
reg   [2:0] len_74_reg_2865;
wire   [31:0] sub_ln134_3_fu_1964_p2;
reg   [31:0] sub_ln134_3_reg_2871;
wire   [2:0] len_75_fu_2009_p3;
reg   [2:0] len_75_reg_2876;
wire   [31:0] sub_ln134_4_fu_2062_p2;
reg   [31:0] sub_ln134_4_reg_2882;
reg   [31:0] sub_ln134_4_reg_2882_pp0_iter5_reg;
wire   [2:0] len_76_fu_2107_p3;
reg   [2:0] len_76_reg_2887;
reg   [2:0] len_76_reg_2887_pp0_iter5_reg;
wire   [31:0] sub_ln134_5_fu_2160_p2;
reg   [31:0] sub_ln134_5_reg_2893;
reg   [31:0] sub_ln134_5_reg_2893_pp0_iter5_reg;
wire   [2:0] len_77_fu_2205_p3;
reg   [2:0] len_77_reg_2898;
reg   [2:0] len_77_reg_2898_pp0_iter5_reg;
wire   [0:0] icmp_ln142_2_fu_2228_p2;
reg   [0:0] icmp_ln142_2_reg_2904;
reg   [0:0] icmp_ln142_2_reg_2904_pp0_iter6_reg;
wire   [0:0] icmp_ln142_3_fu_2240_p2;
reg   [0:0] icmp_ln142_3_reg_2909;
reg   [0:0] icmp_ln142_3_reg_2909_pp0_iter6_reg;
wire   [2:0] match_length_8_fu_2245_p3;
reg   [2:0] match_length_8_reg_2914;
wire   [15:0] select_ln142_2_fu_2284_p3;
reg   [15:0] select_ln142_2_reg_2920;
wire   [15:0] select_ln142_4_fu_2292_p3;
reg   [15:0] select_ln142_4_reg_2925;
reg   [15:0] select_ln142_4_reg_2925_pp0_iter6_reg;
wire   [0:0] or_ln142_fu_2315_p2;
reg   [0:0] or_ln142_reg_2930;
wire   [15:0] add_ln142_1_fu_2342_p2;
reg   [15:0] add_ln142_1_reg_2935;
wire   [2:0] match_length_12_fu_2348_p3;
reg   [2:0] match_length_12_reg_2940;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [63:0] zext_ln108_fu_520_p1;
reg   [31:0] i_2_fu_276;
wire   [31:0] i_6_fu_440_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_i;
reg   [7:0] present_window_8_fu_280;
reg   [7:0] present_window_7_fu_284;
reg   [7:0] present_window_6_fu_288;
reg   [7:0] present_window_5_fu_292;
reg   [7:0] present_window_9_fu_296;
reg    ap_block_pp0_stage0_01001;
wire   [9:0] shl_ln104_2_fu_482_p3;
wire   [9:0] zext_ln104_fu_490_p1;
wire   [9:0] xor_ln104_fu_494_p2;
wire   [10:0] shl_ln104_1_fu_474_p3;
wire   [10:0] zext_ln104_1_fu_500_p1;
wire   [10:0] xor_ln104_1_fu_504_p2;
wire   [11:0] shl_ln_fu_466_p3;
wire   [11:0] zext_ln104_2_fu_510_p1;
wire   [11:0] hash_fu_514_p2;
wire   [23:0] trunc_ln90_fu_550_p1;
wire   [7:0] trunc_ln714_fu_573_p1;
wire   [7:0] tmp_2_fu_582_p4;
wire   [7:0] tmp_3_fu_597_p4;
wire   [7:0] tmp_4_fu_612_p4;
wire   [7:0] tmp_5_fu_627_p4;
wire   [7:0] tmp_6_fu_642_p4;
wire   [7:0] tmp_9_fu_667_p4;
wire   [7:0] tmp_s_fu_682_p4;
wire   [7:0] tmp_7_fu_697_p4;
wire   [7:0] tmp_8_fu_712_p4;
wire   [7:0] tmp_1_fu_727_p4;
wire   [7:0] tmp_10_fu_742_p4;
wire   [7:0] tmp_11_fu_767_p4;
wire   [7:0] tmp_12_fu_782_p4;
wire   [7:0] tmp_13_fu_797_p4;
wire   [7:0] tmp_14_fu_812_p4;
wire   [7:0] tmp_15_fu_827_p4;
wire   [7:0] tmp_16_fu_842_p4;
wire   [7:0] tmp_17_fu_867_p4;
wire   [7:0] tmp_18_fu_882_p4;
wire   [7:0] tmp_19_fu_897_p4;
wire   [7:0] tmp_20_fu_912_p4;
wire   [7:0] tmp_21_fu_927_p4;
wire   [7:0] tmp_22_fu_942_p4;
wire   [7:0] tmp_23_fu_967_p4;
wire   [7:0] tmp_24_fu_982_p4;
wire   [7:0] tmp_25_fu_997_p4;
wire   [7:0] tmp_26_fu_1012_p4;
wire   [7:0] tmp_27_fu_1027_p4;
wire   [7:0] tmp_28_fu_1042_p4;
wire   [7:0] tmp_29_fu_1067_p4;
wire   [7:0] tmp_30_fu_1082_p4;
wire   [7:0] tmp_31_fu_1097_p4;
wire   [7:0] tmp_32_fu_1112_p4;
wire   [7:0] tmp_33_fu_1127_p4;
wire   [7:0] tmp_34_fu_1142_p4;
wire   [0:0] done_fu_1178_p2;
wire   [0:0] done_1_fu_1183_p2;
wire   [1:0] zext_ln128_fu_1175_p1;
wire   [1:0] len_1_fu_1188_p3;
wire   [1:0] len_2_fu_1195_p3;
wire   [0:0] done_2_fu_1203_p2;
wire   [1:0] len_3_fu_1208_p2;
wire   [1:0] len_4_fu_1214_p3;
wire   [2:0] zext_ln124_fu_1222_p1;
wire   [0:0] done_3_fu_1226_p2;
wire   [2:0] len_5_fu_1231_p2;
wire   [0:0] done_5_fu_1253_p2;
wire   [0:0] done_6_fu_1258_p2;
wire   [1:0] zext_ln128_1_fu_1250_p1;
wire   [1:0] len_13_fu_1263_p3;
wire   [1:0] len_14_fu_1270_p3;
wire   [0:0] done_7_fu_1278_p2;
wire   [1:0] len_15_fu_1283_p2;
wire   [1:0] len_16_fu_1289_p3;
wire   [2:0] zext_ln124_1_fu_1297_p1;
wire   [0:0] done_8_fu_1301_p2;
wire   [2:0] len_17_fu_1306_p2;
wire   [0:0] done_10_fu_1328_p2;
wire   [0:0] done_11_fu_1333_p2;
wire   [1:0] zext_ln128_2_fu_1325_p1;
wire   [1:0] len_25_fu_1338_p3;
wire   [1:0] len_26_fu_1345_p3;
wire   [0:0] done_12_fu_1353_p2;
wire   [1:0] len_27_fu_1358_p2;
wire   [1:0] len_28_fu_1364_p3;
wire   [2:0] zext_ln124_2_fu_1372_p1;
wire   [0:0] done_13_fu_1376_p2;
wire   [2:0] len_29_fu_1381_p2;
wire   [0:0] done_15_fu_1403_p2;
wire   [0:0] done_16_fu_1408_p2;
wire   [1:0] zext_ln128_3_fu_1400_p1;
wire   [1:0] len_37_fu_1413_p3;
wire   [1:0] len_38_fu_1420_p3;
wire   [0:0] done_17_fu_1428_p2;
wire   [1:0] len_39_fu_1433_p2;
wire   [1:0] len_40_fu_1439_p3;
wire   [2:0] zext_ln124_3_fu_1447_p1;
wire   [0:0] done_18_fu_1451_p2;
wire   [2:0] len_41_fu_1456_p2;
wire   [0:0] done_20_fu_1478_p2;
wire   [0:0] done_21_fu_1483_p2;
wire   [1:0] zext_ln128_4_fu_1475_p1;
wire   [1:0] len_49_fu_1488_p3;
wire   [1:0] len_50_fu_1495_p3;
wire   [0:0] done_22_fu_1503_p2;
wire   [1:0] len_51_fu_1508_p2;
wire   [1:0] len_52_fu_1514_p3;
wire   [2:0] zext_ln124_4_fu_1522_p1;
wire   [0:0] done_23_fu_1526_p2;
wire   [2:0] len_53_fu_1531_p2;
wire   [0:0] done_25_fu_1553_p2;
wire   [0:0] done_26_fu_1558_p2;
wire   [1:0] zext_ln128_5_fu_1550_p1;
wire   [1:0] len_61_fu_1563_p3;
wire   [1:0] len_62_fu_1570_p3;
wire   [0:0] done_27_fu_1578_p2;
wire   [1:0] len_63_fu_1583_p2;
wire   [1:0] len_64_fu_1589_p3;
wire   [2:0] zext_ln124_5_fu_1597_p1;
wire   [0:0] done_28_fu_1601_p2;
wire   [2:0] len_65_fu_1606_p2;
wire   [2:0] len_7_fu_1628_p2;
wire   [2:0] len_8_fu_1633_p3;
wire   [0:0] or_ln128_fu_1639_p2;
wire   [2:0] len_9_fu_1643_p2;
wire   [2:0] len_10_fu_1649_p3;
wire   [31:0] zext_ln126_fu_1625_p1;
wire   [15:0] tmp_36_fu_1675_p4;
wire   [0:0] tmp_fu_1657_p3;
wire   [0:0] icmp_ln134_fu_1665_p2;
wire   [0:0] icmp_ln134_1_fu_1685_p2;
wire   [0:0] icmp_ln135_fu_1691_p2;
wire   [0:0] and_ln134_1_fu_1703_p2;
wire   [0:0] and_ln134_fu_1697_p2;
wire   [0:0] and_ln134_2_fu_1709_p2;
wire   [2:0] len_19_fu_1726_p2;
wire   [2:0] len_20_fu_1731_p3;
wire   [0:0] or_ln128_5_fu_1737_p2;
wire   [2:0] len_21_fu_1741_p2;
wire   [2:0] len_22_fu_1747_p3;
wire   [31:0] zext_ln126_1_fu_1723_p1;
wire   [15:0] tmp_38_fu_1773_p4;
wire   [0:0] tmp_37_fu_1755_p3;
wire   [0:0] icmp_ln134_2_fu_1763_p2;
wire   [0:0] icmp_ln134_3_fu_1783_p2;
wire   [0:0] icmp_ln135_1_fu_1789_p2;
wire   [0:0] and_ln134_4_fu_1801_p2;
wire   [0:0] and_ln134_3_fu_1795_p2;
wire   [0:0] and_ln134_5_fu_1807_p2;
wire   [2:0] len_31_fu_1824_p2;
wire   [2:0] len_32_fu_1829_p3;
wire   [0:0] or_ln128_10_fu_1835_p2;
wire   [2:0] len_33_fu_1839_p2;
wire   [2:0] len_34_fu_1845_p3;
wire   [31:0] zext_ln126_2_fu_1821_p1;
wire   [15:0] tmp_40_fu_1871_p4;
wire   [0:0] tmp_39_fu_1853_p3;
wire   [0:0] icmp_ln134_4_fu_1861_p2;
wire   [0:0] icmp_ln134_5_fu_1881_p2;
wire   [0:0] icmp_ln135_2_fu_1887_p2;
wire   [0:0] and_ln134_7_fu_1899_p2;
wire   [0:0] and_ln134_6_fu_1893_p2;
wire   [0:0] and_ln134_8_fu_1905_p2;
wire   [2:0] len_43_fu_1922_p2;
wire   [2:0] len_44_fu_1927_p3;
wire   [0:0] or_ln128_15_fu_1933_p2;
wire   [2:0] len_45_fu_1937_p2;
wire   [2:0] len_46_fu_1943_p3;
wire   [31:0] zext_ln126_3_fu_1919_p1;
wire   [15:0] tmp_42_fu_1969_p4;
wire   [0:0] tmp_41_fu_1951_p3;
wire   [0:0] icmp_ln134_6_fu_1959_p2;
wire   [0:0] icmp_ln134_7_fu_1979_p2;
wire   [0:0] icmp_ln135_3_fu_1985_p2;
wire   [0:0] and_ln134_10_fu_1997_p2;
wire   [0:0] and_ln134_9_fu_1991_p2;
wire   [0:0] and_ln134_11_fu_2003_p2;
wire   [2:0] len_55_fu_2020_p2;
wire   [2:0] len_56_fu_2025_p3;
wire   [0:0] or_ln128_20_fu_2031_p2;
wire   [2:0] len_57_fu_2035_p2;
wire   [2:0] len_58_fu_2041_p3;
wire   [31:0] zext_ln126_4_fu_2017_p1;
wire   [15:0] tmp_44_fu_2067_p4;
wire   [0:0] tmp_43_fu_2049_p3;
wire   [0:0] icmp_ln134_8_fu_2057_p2;
wire   [0:0] icmp_ln134_9_fu_2077_p2;
wire   [0:0] icmp_ln135_4_fu_2083_p2;
wire   [0:0] and_ln134_13_fu_2095_p2;
wire   [0:0] and_ln134_12_fu_2089_p2;
wire   [0:0] and_ln134_14_fu_2101_p2;
wire   [2:0] len_67_fu_2118_p2;
wire   [2:0] len_68_fu_2123_p3;
wire   [0:0] or_ln128_25_fu_2129_p2;
wire   [2:0] len_69_fu_2133_p2;
wire   [2:0] len_70_fu_2139_p3;
wire   [31:0] zext_ln126_5_fu_2115_p1;
wire   [15:0] tmp_46_fu_2165_p4;
wire   [0:0] tmp_45_fu_2147_p3;
wire   [0:0] icmp_ln134_10_fu_2155_p2;
wire   [0:0] icmp_ln134_11_fu_2175_p2;
wire   [0:0] icmp_ln135_5_fu_2181_p2;
wire   [0:0] and_ln134_16_fu_2193_p2;
wire   [0:0] and_ln134_15_fu_2187_p2;
wire   [0:0] and_ln134_17_fu_2199_p2;
wire   [0:0] icmp_ln142_1_fu_2218_p2;
wire   [2:0] match_length_4_fu_2222_p3;
wire   [2:0] match_length_6_fu_2233_p3;
wire   [15:0] trunc_ln142_fu_2252_p1;
wire   [15:0] trunc_ln142_1_fu_2255_p1;
wire   [15:0] select_ln142_fu_2258_p3;
wire   [0:0] icmp_ln142_fu_2213_p2;
wire   [15:0] trunc_ln142_4_fu_2278_p1;
wire   [15:0] trunc_ln142_5_fu_2281_p1;
wire   [0:0] or_ln142_2_fu_2272_p2;
wire   [15:0] add_ln142_fu_2266_p2;
wire   [0:0] icmp_ln142_4_fu_2300_p2;
wire   [2:0] match_length_10_fu_2304_p3;
wire   [0:0] icmp_ln142_5_fu_2310_p2;
wire   [15:0] trunc_ln142_2_fu_2321_p1;
wire   [15:0] trunc_ln142_3_fu_2324_p1;
wire   [15:0] select_ln142_1_fu_2327_p3;
wire   [15:0] select_ln142_3_fu_2335_p3;
wire   [0:0] or_ln142_1_fu_2355_p2;
wire   [0:0] or_ln142_3_fu_2359_p2;
wire   [15:0] select_ln142_5_fu_2364_p3;
wire   [7:0] zext_ln120_fu_2370_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_57;
reg    ap_enable_state2_pp0_iter1_stage0;
wire    ap_enable_operation_64;
reg    ap_enable_state3_pp0_iter2_stage0;
wire    ap_enable_operation_147;
reg    ap_enable_state4_pp0_iter3_stage0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_done_reg = 1'b0;
end

snappyCompressStream_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln87_fu_434_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_2_fu_276 <= i_6_fu_440_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_2_fu_276 <= 32'd5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_5_fu_292 <= present_window_4;
        end else if (((icmp_ln87_reg_2436 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_5_fu_292 <= present_window_9_fu_296;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_6_fu_288 <= present_window_3;
        end else if (((icmp_ln87_reg_2436 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_6_fu_288 <= present_window_5_fu_292;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_7_fu_284 <= present_window_2;
        end else if (((icmp_ln87_reg_2436 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_7_fu_284 <= present_window_6_fu_288;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_8_fu_280 <= present_window_1;
        end else if (((icmp_ln87_reg_2436 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_8_fu_280 <= present_window_7_fu_284;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            present_window_9_fu_296 <= present_window;
        end else if (((icmp_ln87_reg_2436 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            present_window_9_fu_296 <= inStream11_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln142_1_reg_2935 <= add_ln142_1_fu_2342_p2;
        add_ln392_reg_2522 <= add_ln392_fu_557_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        compareIdx_1_reg_2564 <= {{dict_V_q1[143:120]}};
        compareIdx_1_reg_2564_pp0_iter3_reg <= compareIdx_1_reg_2564;
        compareIdx_2_reg_2601 <= {{dict_V_q1[215:192]}};
        compareIdx_2_reg_2601_pp0_iter3_reg <= compareIdx_2_reg_2601;
        compareIdx_3_reg_2638 <= {{dict_V_q1[287:264]}};
        compareIdx_3_reg_2638_pp0_iter3_reg <= compareIdx_3_reg_2638;
        compareIdx_4_reg_2675 <= {{dict_V_q1[359:336]}};
        compareIdx_4_reg_2675_pp0_iter3_reg <= compareIdx_4_reg_2675;
        compareIdx_5_reg_2712 <= {{dict_V_q1[431:408]}};
        compareIdx_5_reg_2712_pp0_iter3_reg <= compareIdx_5_reg_2712;
        compareIdx_reg_2527 <= {{dict_V_q1[71:48]}};
        compareIdx_reg_2527_pp0_iter3_reg <= compareIdx_reg_2527;
        currIdx_reg_2749 <= currIdx_fu_1157_p2;
        dict_V_addr_reg_2511_pp0_iter2_reg <= dict_V_addr_reg_2511;
        done_14_reg_2795 <= done_14_fu_1395_p2;
        done_19_reg_2807 <= done_19_fu_1470_p2;
        done_24_reg_2819 <= done_24_fu_1545_p2;
        done_29_reg_2831 <= done_29_fu_1620_p2;
        done_4_reg_2771 <= done_4_fu_1245_p2;
        done_9_reg_2783 <= done_9_fu_1320_p2;
        i_reg_2430_pp0_iter2_reg <= i_reg_2430_pp0_iter1_reg;
        icmp_ln128_10_reg_2596 <= icmp_ln128_10_fu_752_p2;
        icmp_ln128_10_reg_2596_pp0_iter3_reg <= icmp_ln128_10_reg_2596;
        icmp_ln128_12_reg_2613 <= icmp_ln128_12_fu_792_p2;
        icmp_ln128_13_reg_2618 <= icmp_ln128_13_fu_807_p2;
        icmp_ln128_14_reg_2623 <= icmp_ln128_14_fu_822_p2;
        icmp_ln128_15_reg_2628 <= icmp_ln128_15_fu_837_p2;
        icmp_ln128_16_reg_2633 <= icmp_ln128_16_fu_852_p2;
        icmp_ln128_16_reg_2633_pp0_iter3_reg <= icmp_ln128_16_reg_2633;
        icmp_ln128_18_reg_2650 <= icmp_ln128_18_fu_892_p2;
        icmp_ln128_19_reg_2655 <= icmp_ln128_19_fu_907_p2;
        icmp_ln128_1_reg_2544 <= icmp_ln128_1_fu_607_p2;
        icmp_ln128_20_reg_2660 <= icmp_ln128_20_fu_922_p2;
        icmp_ln128_21_reg_2665 <= icmp_ln128_21_fu_937_p2;
        icmp_ln128_22_reg_2670 <= icmp_ln128_22_fu_952_p2;
        icmp_ln128_22_reg_2670_pp0_iter3_reg <= icmp_ln128_22_reg_2670;
        icmp_ln128_24_reg_2687 <= icmp_ln128_24_fu_992_p2;
        icmp_ln128_25_reg_2692 <= icmp_ln128_25_fu_1007_p2;
        icmp_ln128_26_reg_2697 <= icmp_ln128_26_fu_1022_p2;
        icmp_ln128_27_reg_2702 <= icmp_ln128_27_fu_1037_p2;
        icmp_ln128_28_reg_2707 <= icmp_ln128_28_fu_1052_p2;
        icmp_ln128_28_reg_2707_pp0_iter3_reg <= icmp_ln128_28_reg_2707;
        icmp_ln128_2_reg_2549 <= icmp_ln128_2_fu_622_p2;
        icmp_ln128_30_reg_2724 <= icmp_ln128_30_fu_1092_p2;
        icmp_ln128_31_reg_2729 <= icmp_ln128_31_fu_1107_p2;
        icmp_ln128_32_reg_2734 <= icmp_ln128_32_fu_1122_p2;
        icmp_ln128_33_reg_2739 <= icmp_ln128_33_fu_1137_p2;
        icmp_ln128_34_reg_2744 <= icmp_ln128_34_fu_1152_p2;
        icmp_ln128_34_reg_2744_pp0_iter3_reg <= icmp_ln128_34_reg_2744;
        icmp_ln128_3_reg_2554 <= icmp_ln128_3_fu_637_p2;
        icmp_ln128_4_reg_2559 <= icmp_ln128_4_fu_652_p2;
        icmp_ln128_4_reg_2559_pp0_iter3_reg <= icmp_ln128_4_reg_2559;
        icmp_ln128_6_reg_2576 <= icmp_ln128_6_fu_692_p2;
        icmp_ln128_7_reg_2581 <= icmp_ln128_7_fu_707_p2;
        icmp_ln128_8_reg_2586 <= icmp_ln128_8_fu_722_p2;
        icmp_ln128_9_reg_2591 <= icmp_ln128_9_fu_737_p2;
        icmp_ln128_reg_2539 <= icmp_ln128_fu_592_p2;
        icmp_ln142_2_reg_2904 <= icmp_ln142_2_fu_2228_p2;
        icmp_ln142_2_reg_2904_pp0_iter6_reg <= icmp_ln142_2_reg_2904;
        icmp_ln142_3_reg_2909 <= icmp_ln142_3_fu_2240_p2;
        icmp_ln142_3_reg_2909_pp0_iter6_reg <= icmp_ln142_3_reg_2909;
        icmp_ln87_reg_2436_pp0_iter2_reg <= icmp_ln87_reg_2436_pp0_iter1_reg;
        icmp_ln87_reg_2436_pp0_iter3_reg <= icmp_ln87_reg_2436_pp0_iter2_reg;
        icmp_ln87_reg_2436_pp0_iter4_reg <= icmp_ln87_reg_2436_pp0_iter3_reg;
        icmp_ln87_reg_2436_pp0_iter5_reg <= icmp_ln87_reg_2436_pp0_iter4_reg;
        len_12_reg_2569 <= len_12_fu_677_p2;
        len_18_reg_2777 <= len_18_fu_1312_p3;
        len_24_reg_2606 <= len_24_fu_777_p2;
        len_30_reg_2789 <= len_30_fu_1387_p3;
        len_36_reg_2643 <= len_36_fu_877_p2;
        len_42_reg_2801 <= len_42_fu_1462_p3;
        len_48_reg_2680 <= len_48_fu_977_p2;
        len_54_reg_2813 <= len_54_fu_1537_p3;
        len_60_reg_2717 <= len_60_fu_1077_p2;
        len_66_reg_2825 <= len_66_fu_1612_p3;
        len_6_reg_2765 <= len_6_fu_1237_p3;
        len_72_reg_2842 <= len_72_fu_1715_p3;
        len_73_reg_2854 <= len_73_fu_1813_p3;
        len_74_reg_2865 <= len_74_fu_1911_p3;
        len_75_reg_2876 <= len_75_fu_2009_p3;
        len_76_reg_2887 <= len_76_fu_2107_p3;
        len_76_reg_2887_pp0_iter5_reg <= len_76_reg_2887;
        len_77_reg_2898 <= len_77_fu_2205_p3;
        len_77_reg_2898_pp0_iter5_reg <= len_77_reg_2898;
        len_reg_2532 <= len_fu_577_p2;
        match_length_12_reg_2940 <= match_length_12_fu_2348_p3;
        match_length_8_reg_2914 <= match_length_8_fu_2245_p3;
        or_ln142_reg_2930 <= or_ln142_fu_2315_p2;
        present_window_10_reg_2464_pp0_iter2_reg <= present_window_10_reg_2464;
        present_window_10_reg_2464_pp0_iter3_reg <= present_window_10_reg_2464_pp0_iter2_reg;
        present_window_10_reg_2464_pp0_iter4_reg <= present_window_10_reg_2464_pp0_iter3_reg;
        present_window_10_reg_2464_pp0_iter5_reg <= present_window_10_reg_2464_pp0_iter4_reg;
        present_window_11_reg_2452_pp0_iter2_reg <= present_window_11_reg_2452;
        present_window_11_reg_2452_pp0_iter3_reg <= present_window_11_reg_2452_pp0_iter2_reg;
        present_window_11_reg_2452_pp0_iter4_reg <= present_window_11_reg_2452_pp0_iter3_reg;
        present_window_11_reg_2452_pp0_iter5_reg <= present_window_11_reg_2452_pp0_iter4_reg;
        present_window_12_reg_2440_pp0_iter2_reg <= present_window_12_reg_2440;
        present_window_12_reg_2440_pp0_iter3_reg <= present_window_12_reg_2440_pp0_iter2_reg;
        present_window_12_reg_2440_pp0_iter4_reg <= present_window_12_reg_2440_pp0_iter3_reg;
        present_window_12_reg_2440_pp0_iter5_reg <= present_window_12_reg_2440_pp0_iter4_reg;
        present_window_13_reg_2476_pp0_iter2_reg <= present_window_13_reg_2476;
        present_window_13_reg_2476_pp0_iter3_reg <= present_window_13_reg_2476_pp0_iter2_reg;
        present_window_13_reg_2476_pp0_iter4_reg <= present_window_13_reg_2476_pp0_iter3_reg;
        present_window_13_reg_2476_pp0_iter5_reg <= present_window_13_reg_2476_pp0_iter4_reg;
        present_window_8_load_1_reg_2488_pp0_iter2_reg <= present_window_8_load_1_reg_2488;
        present_window_8_load_1_reg_2488_pp0_iter3_reg <= present_window_8_load_1_reg_2488_pp0_iter2_reg;
        present_window_8_load_1_reg_2488_pp0_iter4_reg <= present_window_8_load_1_reg_2488_pp0_iter3_reg;
        present_window_8_load_1_reg_2488_pp0_iter5_reg <= present_window_8_load_1_reg_2488_pp0_iter4_reg;
        present_window_8_load_1_reg_2488_pp0_iter6_reg <= present_window_8_load_1_reg_2488_pp0_iter5_reg;
        select_ln142_2_reg_2920 <= select_ln142_2_fu_2284_p3;
        select_ln142_4_reg_2925 <= select_ln142_4_fu_2292_p3;
        select_ln142_4_reg_2925_pp0_iter6_reg <= select_ln142_4_reg_2925;
        sub_ln134_1_reg_2849 <= sub_ln134_1_fu_1768_p2;
        sub_ln134_2_reg_2860 <= sub_ln134_2_fu_1866_p2;
        sub_ln134_3_reg_2871 <= sub_ln134_3_fu_1964_p2;
        sub_ln134_4_reg_2882 <= sub_ln134_4_fu_2062_p2;
        sub_ln134_4_reg_2882_pp0_iter5_reg <= sub_ln134_4_reg_2882;
        sub_ln134_5_reg_2893 <= sub_ln134_5_fu_2160_p2;
        sub_ln134_5_reg_2893_pp0_iter5_reg <= sub_ln134_5_reg_2893;
        sub_ln134_reg_2837 <= sub_ln134_fu_1670_p2;
        tmp_V_reg_2500_pp0_iter2_reg <= tmp_V_reg_2500;
        trunc_ln1715_reg_2517 <= trunc_ln1715_fu_553_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        i_reg_2430 <= ap_sig_allocacmp_i;
        i_reg_2430_pp0_iter1_reg <= i_reg_2430;
        icmp_ln87_reg_2436 <= icmp_ln87_fu_434_p2;
        icmp_ln87_reg_2436_pp0_iter1_reg <= icmp_ln87_reg_2436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2436 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dict_V_addr_reg_2511 <= zext_ln108_fu_520_p1;
        present_window_8_load_1_reg_2488 <= present_window_8_fu_280;
        tmp_V_reg_2500 <= inStream11_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        present_window_10_reg_2464 <= present_window_5_fu_292;
        present_window_11_reg_2452 <= present_window_6_fu_288;
        present_window_12_reg_2440 <= present_window_7_fu_284;
        present_window_13_reg_2476 <= present_window_9_fu_296;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_434_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln87_reg_2436 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 32'd5;
    end else begin
        ap_sig_allocacmp_i = i_2_fu_276;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        compressdStream7_blk_n = compressdStream7_full_n;
    end else begin
        compressdStream7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        compressdStream7_write = 1'b1;
    end else begin
        compressdStream7_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        dict_V_ce0 = 1'b1;
    end else begin
        dict_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dict_V_ce1 = 1'b1;
    end else begin
        dict_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        dict_V_we0 = 1'b1;
    end else begin
        dict_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln87_reg_2436 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inStream11_blk_n = inStream11_empty_n;
    end else begin
        inStream11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2436 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inStream11_read = 1'b1;
    end else begin
        inStream11_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2436_pp0_iter5_reg == 1'd0))) begin
        present_window_5_out_ap_vld = 1'b1;
    end else begin
        present_window_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2436_pp0_iter5_reg == 1'd0))) begin
        present_window_6_out_ap_vld = 1'b1;
    end else begin
        present_window_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2436_pp0_iter5_reg == 1'd0))) begin
        present_window_7_out_ap_vld = 1'b1;
    end else begin
        present_window_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2436_pp0_iter5_reg == 1'd0))) begin
        present_window_8_out_ap_vld = 1'b1;
    end else begin
        present_window_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_2436_pp0_iter5_reg == 1'd0))) begin
        present_window_9_out_ap_vld = 1'b1;
    end else begin
        present_window_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln142_1_fu_2342_p2 = ($signed(select_ln142_3_fu_2335_p3) + $signed(16'd65535));

assign add_ln142_fu_2266_p2 = ($signed(select_ln142_fu_2258_p3) + $signed(16'd65535));

assign add_ln392_fu_557_p2 = ($signed(trunc_ln90_fu_550_p1) + $signed(24'd16777211));

assign and_ln134_10_fu_1997_p2 = (icmp_ln135_3_fu_1985_p2 & icmp_ln134_7_fu_1979_p2);

assign and_ln134_11_fu_2003_p2 = (and_ln134_9_fu_1991_p2 & and_ln134_10_fu_1997_p2);

assign and_ln134_12_fu_2089_p2 = (tmp_43_fu_2049_p3 & icmp_ln134_8_fu_2057_p2);

assign and_ln134_13_fu_2095_p2 = (icmp_ln135_4_fu_2083_p2 & icmp_ln134_9_fu_2077_p2);

assign and_ln134_14_fu_2101_p2 = (and_ln134_13_fu_2095_p2 & and_ln134_12_fu_2089_p2);

assign and_ln134_15_fu_2187_p2 = (tmp_45_fu_2147_p3 & icmp_ln134_10_fu_2155_p2);

assign and_ln134_16_fu_2193_p2 = (icmp_ln135_5_fu_2181_p2 & icmp_ln134_11_fu_2175_p2);

assign and_ln134_17_fu_2199_p2 = (and_ln134_16_fu_2193_p2 & and_ln134_15_fu_2187_p2);

assign and_ln134_1_fu_1703_p2 = (icmp_ln135_fu_1691_p2 & icmp_ln134_1_fu_1685_p2);

assign and_ln134_2_fu_1709_p2 = (and_ln134_fu_1697_p2 & and_ln134_1_fu_1703_p2);

assign and_ln134_3_fu_1795_p2 = (tmp_37_fu_1755_p3 & icmp_ln134_2_fu_1763_p2);

assign and_ln134_4_fu_1801_p2 = (icmp_ln135_1_fu_1789_p2 & icmp_ln134_3_fu_1783_p2);

assign and_ln134_5_fu_1807_p2 = (and_ln134_4_fu_1801_p2 & and_ln134_3_fu_1795_p2);

assign and_ln134_6_fu_1893_p2 = (tmp_39_fu_1853_p3 & icmp_ln134_4_fu_1861_p2);

assign and_ln134_7_fu_1899_p2 = (icmp_ln135_2_fu_1887_p2 & icmp_ln134_5_fu_1881_p2);

assign and_ln134_8_fu_1905_p2 = (and_ln134_7_fu_1899_p2 & and_ln134_6_fu_1893_p2);

assign and_ln134_9_fu_1991_p2 = (tmp_41_fu_1951_p3 & icmp_ln134_6_fu_1959_p2);

assign and_ln134_fu_1697_p2 = (tmp_fu_1657_p3 & icmp_ln134_fu_1665_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((compressdStream7_full_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((icmp_ln87_reg_2436 == 1'd1) & (inStream11_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((compressdStream7_full_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((icmp_ln87_reg_2436 == 1'd1) & (inStream11_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((compressdStream7_full_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((icmp_ln87_reg_2436 == 1'd1) & (inStream11_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((icmp_ln87_reg_2436 == 1'd1) & (inStream11_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7 = (compressdStream7_full_n == 1'b0);
end

assign ap_enable_operation_147 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_57 = (icmp_ln87_reg_2436 == 1'd1);
end

assign ap_enable_operation_64 = (1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign compressdStream7_din = {{{select_ln142_5_fu_2364_p3}, {zext_ln120_fu_2370_p1}}, {present_window_8_load_1_reg_2488_pp0_iter6_reg}};

assign currIdx_fu_1157_p2 = ($signed(i_reg_2430_pp0_iter2_reg) + $signed(32'd4294967291));

assign dict_V_address0 = dict_V_addr_reg_2511_pp0_iter2_reg;

assign dict_V_address1 = zext_ln108_fu_520_p1;

assign dict_V_d0 = {{{{{{{{trunc_ln1715_reg_2517}, {add_ln392_reg_2522}}, {tmp_V_reg_2500_pp0_iter2_reg}}, {present_window_13_reg_2476_pp0_iter2_reg}}, {present_window_10_reg_2464_pp0_iter2_reg}}, {present_window_11_reg_2452_pp0_iter2_reg}}, {present_window_12_reg_2440_pp0_iter2_reg}}, {present_window_8_load_1_reg_2488_pp0_iter2_reg}};

assign done_10_fu_1328_p2 = (len_24_reg_2606 ^ 1'd1);

assign done_11_fu_1333_p2 = (icmp_ln128_12_reg_2613 | done_10_fu_1328_p2);

assign done_12_fu_1353_p2 = (icmp_ln128_13_reg_2618 | done_11_fu_1333_p2);

assign done_13_fu_1376_p2 = (icmp_ln128_14_reg_2623 | done_12_fu_1353_p2);

assign done_14_fu_1395_p2 = (icmp_ln128_15_reg_2628 | done_13_fu_1376_p2);

assign done_15_fu_1403_p2 = (len_36_reg_2643 ^ 1'd1);

assign done_16_fu_1408_p2 = (icmp_ln128_18_reg_2650 | done_15_fu_1403_p2);

assign done_17_fu_1428_p2 = (icmp_ln128_19_reg_2655 | done_16_fu_1408_p2);

assign done_18_fu_1451_p2 = (icmp_ln128_20_reg_2660 | done_17_fu_1428_p2);

assign done_19_fu_1470_p2 = (icmp_ln128_21_reg_2665 | done_18_fu_1451_p2);

assign done_1_fu_1183_p2 = (icmp_ln128_reg_2539 | done_fu_1178_p2);

assign done_20_fu_1478_p2 = (len_48_reg_2680 ^ 1'd1);

assign done_21_fu_1483_p2 = (icmp_ln128_24_reg_2687 | done_20_fu_1478_p2);

assign done_22_fu_1503_p2 = (icmp_ln128_25_reg_2692 | done_21_fu_1483_p2);

assign done_23_fu_1526_p2 = (icmp_ln128_26_reg_2697 | done_22_fu_1503_p2);

assign done_24_fu_1545_p2 = (icmp_ln128_27_reg_2702 | done_23_fu_1526_p2);

assign done_25_fu_1553_p2 = (len_60_reg_2717 ^ 1'd1);

assign done_26_fu_1558_p2 = (icmp_ln128_30_reg_2724 | done_25_fu_1553_p2);

assign done_27_fu_1578_p2 = (icmp_ln128_31_reg_2729 | done_26_fu_1558_p2);

assign done_28_fu_1601_p2 = (icmp_ln128_32_reg_2734 | done_27_fu_1578_p2);

assign done_29_fu_1620_p2 = (icmp_ln128_33_reg_2739 | done_28_fu_1601_p2);

assign done_2_fu_1203_p2 = (icmp_ln128_1_reg_2544 | done_1_fu_1183_p2);

assign done_3_fu_1226_p2 = (icmp_ln128_2_reg_2549 | done_2_fu_1203_p2);

assign done_4_fu_1245_p2 = (icmp_ln128_3_reg_2554 | done_3_fu_1226_p2);

assign done_5_fu_1253_p2 = (len_12_reg_2569 ^ 1'd1);

assign done_6_fu_1258_p2 = (icmp_ln128_6_reg_2576 | done_5_fu_1253_p2);

assign done_7_fu_1278_p2 = (icmp_ln128_7_reg_2581 | done_6_fu_1258_p2);

assign done_8_fu_1301_p2 = (icmp_ln128_8_reg_2586 | done_7_fu_1278_p2);

assign done_9_fu_1320_p2 = (icmp_ln128_9_reg_2591 | done_8_fu_1301_p2);

assign done_fu_1178_p2 = (len_reg_2532 ^ 1'd1);

assign hash_fu_514_p2 = (zext_ln104_2_fu_510_p1 ^ shl_ln_fu_466_p3);

assign i_6_fu_440_p2 = (ap_sig_allocacmp_i + 32'd1);

assign icmp_ln128_10_fu_752_p2 = ((tmp_V_reg_2500 != tmp_10_fu_742_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_12_fu_792_p2 = ((present_window_12_reg_2440 != tmp_12_fu_782_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_13_fu_807_p2 = ((present_window_11_reg_2452 != tmp_13_fu_797_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_14_fu_822_p2 = ((present_window_10_reg_2464 != tmp_14_fu_812_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_15_fu_837_p2 = ((present_window_13_reg_2476 != tmp_15_fu_827_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_16_fu_852_p2 = ((tmp_V_reg_2500 != tmp_16_fu_842_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_18_fu_892_p2 = ((present_window_12_reg_2440 != tmp_18_fu_882_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_19_fu_907_p2 = ((present_window_11_reg_2452 != tmp_19_fu_897_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_1_fu_607_p2 = ((present_window_11_reg_2452 != tmp_3_fu_597_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_20_fu_922_p2 = ((present_window_10_reg_2464 != tmp_20_fu_912_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_21_fu_937_p2 = ((present_window_13_reg_2476 != tmp_21_fu_927_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_22_fu_952_p2 = ((tmp_V_reg_2500 != tmp_22_fu_942_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_24_fu_992_p2 = ((present_window_12_reg_2440 != tmp_24_fu_982_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_25_fu_1007_p2 = ((present_window_11_reg_2452 != tmp_25_fu_997_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_26_fu_1022_p2 = ((present_window_10_reg_2464 != tmp_26_fu_1012_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_27_fu_1037_p2 = ((present_window_13_reg_2476 != tmp_27_fu_1027_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_28_fu_1052_p2 = ((tmp_V_reg_2500 != tmp_28_fu_1042_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_2_fu_622_p2 = ((present_window_10_reg_2464 != tmp_4_fu_612_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_30_fu_1092_p2 = ((present_window_12_reg_2440 != tmp_30_fu_1082_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_31_fu_1107_p2 = ((present_window_11_reg_2452 != tmp_31_fu_1097_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_32_fu_1122_p2 = ((present_window_10_reg_2464 != tmp_32_fu_1112_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_33_fu_1137_p2 = ((present_window_13_reg_2476 != tmp_33_fu_1127_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_34_fu_1152_p2 = ((tmp_V_reg_2500 != tmp_34_fu_1142_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_3_fu_637_p2 = ((present_window_13_reg_2476 != tmp_5_fu_627_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_4_fu_652_p2 = ((tmp_V_reg_2500 != tmp_6_fu_642_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_6_fu_692_p2 = ((present_window_12_reg_2440 != tmp_s_fu_682_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_7_fu_707_p2 = ((present_window_11_reg_2452 != tmp_7_fu_697_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_8_fu_722_p2 = ((present_window_10_reg_2464 != tmp_8_fu_712_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_9_fu_737_p2 = ((present_window_13_reg_2476 != tmp_1_fu_727_p4) ? 1'b1 : 1'b0);

assign icmp_ln128_fu_592_p2 = ((present_window_12_reg_2440 != tmp_2_fu_582_p4) ? 1'b1 : 1'b0);

assign icmp_ln134_10_fu_2155_p2 = ((currIdx_reg_2749 > zext_ln126_5_fu_2115_p1) ? 1'b1 : 1'b0);

assign icmp_ln134_11_fu_2175_p2 = ((tmp_46_fu_2165_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln134_1_fu_1685_p2 = ((tmp_36_fu_1675_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln134_2_fu_1763_p2 = ((currIdx_reg_2749 > zext_ln126_1_fu_1723_p1) ? 1'b1 : 1'b0);

assign icmp_ln134_3_fu_1783_p2 = ((tmp_38_fu_1773_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln134_4_fu_1861_p2 = ((currIdx_reg_2749 > zext_ln126_2_fu_1821_p1) ? 1'b1 : 1'b0);

assign icmp_ln134_5_fu_1881_p2 = ((tmp_40_fu_1871_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln134_6_fu_1959_p2 = ((currIdx_reg_2749 > zext_ln126_3_fu_1919_p1) ? 1'b1 : 1'b0);

assign icmp_ln134_7_fu_1979_p2 = ((tmp_42_fu_1969_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln134_8_fu_2057_p2 = ((currIdx_reg_2749 > zext_ln126_4_fu_2017_p1) ? 1'b1 : 1'b0);

assign icmp_ln134_9_fu_2077_p2 = ((tmp_44_fu_2067_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln134_fu_1665_p2 = ((currIdx_reg_2749 > zext_ln126_fu_1625_p1) ? 1'b1 : 1'b0);

assign icmp_ln135_1_fu_1789_p2 = ((sub_ln134_1_fu_1768_p2 != 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln135_2_fu_1887_p2 = ((sub_ln134_2_fu_1866_p2 != 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln135_3_fu_1985_p2 = ((sub_ln134_3_fu_1964_p2 != 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln135_4_fu_2083_p2 = ((sub_ln134_4_fu_2062_p2 != 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln135_5_fu_2181_p2 = ((sub_ln134_5_fu_2160_p2 != 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_1691_p2 = ((sub_ln134_fu_1670_p2 != 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln142_1_fu_2218_p2 = ((len_73_reg_2854 > len_72_reg_2842) ? 1'b1 : 1'b0);

assign icmp_ln142_2_fu_2228_p2 = ((len_74_reg_2865 > match_length_4_fu_2222_p3) ? 1'b1 : 1'b0);

assign icmp_ln142_3_fu_2240_p2 = ((len_75_reg_2876 > match_length_6_fu_2233_p3) ? 1'b1 : 1'b0);

assign icmp_ln142_4_fu_2300_p2 = ((len_76_reg_2887_pp0_iter5_reg > match_length_8_reg_2914) ? 1'b1 : 1'b0);

assign icmp_ln142_5_fu_2310_p2 = ((len_77_reg_2898_pp0_iter5_reg > match_length_10_fu_2304_p3) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_2213_p2 = ((len_72_reg_2842 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_434_p2 = ((ap_sig_allocacmp_i < sub29) ? 1'b1 : 1'b0);

assign len_10_fu_1649_p3 = ((or_ln128_fu_1639_p2[0:0] == 1'b1) ? len_8_fu_1633_p3 : len_9_fu_1643_p2);

assign len_12_fu_677_p2 = ((present_window_8_load_1_reg_2488 == tmp_9_fu_667_p4) ? 1'b1 : 1'b0);

assign len_13_fu_1263_p3 = ((len_12_reg_2569[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_14_fu_1270_p3 = ((done_6_fu_1258_p2[0:0] == 1'b1) ? zext_ln128_1_fu_1250_p1 : len_13_fu_1263_p3);

assign len_15_fu_1283_p2 = (len_14_fu_1270_p3 + 2'd1);

assign len_16_fu_1289_p3 = ((done_7_fu_1278_p2[0:0] == 1'b1) ? len_14_fu_1270_p3 : len_15_fu_1283_p2);

assign len_17_fu_1306_p2 = (zext_ln124_1_fu_1297_p1 + 3'd1);

assign len_18_fu_1312_p3 = ((done_8_fu_1301_p2[0:0] == 1'b1) ? zext_ln124_1_fu_1297_p1 : len_17_fu_1306_p2);

assign len_19_fu_1726_p2 = (len_18_reg_2777 + 3'd1);

assign len_1_fu_1188_p3 = ((len_reg_2532[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_20_fu_1731_p3 = ((done_9_reg_2783[0:0] == 1'b1) ? len_18_reg_2777 : len_19_fu_1726_p2);

assign len_21_fu_1741_p2 = (len_20_fu_1731_p3 + 3'd1);

assign len_22_fu_1747_p3 = ((or_ln128_5_fu_1737_p2[0:0] == 1'b1) ? len_20_fu_1731_p3 : len_21_fu_1741_p2);

assign len_24_fu_777_p2 = ((present_window_8_load_1_reg_2488 == tmp_11_fu_767_p4) ? 1'b1 : 1'b0);

assign len_25_fu_1338_p3 = ((len_24_reg_2606[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_26_fu_1345_p3 = ((done_11_fu_1333_p2[0:0] == 1'b1) ? zext_ln128_2_fu_1325_p1 : len_25_fu_1338_p3);

assign len_27_fu_1358_p2 = (len_26_fu_1345_p3 + 2'd1);

assign len_28_fu_1364_p3 = ((done_12_fu_1353_p2[0:0] == 1'b1) ? len_26_fu_1345_p3 : len_27_fu_1358_p2);

assign len_29_fu_1381_p2 = (zext_ln124_2_fu_1372_p1 + 3'd1);

assign len_2_fu_1195_p3 = ((done_1_fu_1183_p2[0:0] == 1'b1) ? zext_ln128_fu_1175_p1 : len_1_fu_1188_p3);

assign len_30_fu_1387_p3 = ((done_13_fu_1376_p2[0:0] == 1'b1) ? zext_ln124_2_fu_1372_p1 : len_29_fu_1381_p2);

assign len_31_fu_1824_p2 = (len_30_reg_2789 + 3'd1);

assign len_32_fu_1829_p3 = ((done_14_reg_2795[0:0] == 1'b1) ? len_30_reg_2789 : len_31_fu_1824_p2);

assign len_33_fu_1839_p2 = (len_32_fu_1829_p3 + 3'd1);

assign len_34_fu_1845_p3 = ((or_ln128_10_fu_1835_p2[0:0] == 1'b1) ? len_32_fu_1829_p3 : len_33_fu_1839_p2);

assign len_36_fu_877_p2 = ((present_window_8_load_1_reg_2488 == tmp_17_fu_867_p4) ? 1'b1 : 1'b0);

assign len_37_fu_1413_p3 = ((len_36_reg_2643[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_38_fu_1420_p3 = ((done_16_fu_1408_p2[0:0] == 1'b1) ? zext_ln128_3_fu_1400_p1 : len_37_fu_1413_p3);

assign len_39_fu_1433_p2 = (len_38_fu_1420_p3 + 2'd1);

assign len_3_fu_1208_p2 = (len_2_fu_1195_p3 + 2'd1);

assign len_40_fu_1439_p3 = ((done_17_fu_1428_p2[0:0] == 1'b1) ? len_38_fu_1420_p3 : len_39_fu_1433_p2);

assign len_41_fu_1456_p2 = (zext_ln124_3_fu_1447_p1 + 3'd1);

assign len_42_fu_1462_p3 = ((done_18_fu_1451_p2[0:0] == 1'b1) ? zext_ln124_3_fu_1447_p1 : len_41_fu_1456_p2);

assign len_43_fu_1922_p2 = (len_42_reg_2801 + 3'd1);

assign len_44_fu_1927_p3 = ((done_19_reg_2807[0:0] == 1'b1) ? len_42_reg_2801 : len_43_fu_1922_p2);

assign len_45_fu_1937_p2 = (len_44_fu_1927_p3 + 3'd1);

assign len_46_fu_1943_p3 = ((or_ln128_15_fu_1933_p2[0:0] == 1'b1) ? len_44_fu_1927_p3 : len_45_fu_1937_p2);

assign len_48_fu_977_p2 = ((present_window_8_load_1_reg_2488 == tmp_23_fu_967_p4) ? 1'b1 : 1'b0);

assign len_49_fu_1488_p3 = ((len_48_reg_2680[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_4_fu_1214_p3 = ((done_2_fu_1203_p2[0:0] == 1'b1) ? len_2_fu_1195_p3 : len_3_fu_1208_p2);

assign len_50_fu_1495_p3 = ((done_21_fu_1483_p2[0:0] == 1'b1) ? zext_ln128_4_fu_1475_p1 : len_49_fu_1488_p3);

assign len_51_fu_1508_p2 = (len_50_fu_1495_p3 + 2'd1);

assign len_52_fu_1514_p3 = ((done_22_fu_1503_p2[0:0] == 1'b1) ? len_50_fu_1495_p3 : len_51_fu_1508_p2);

assign len_53_fu_1531_p2 = (zext_ln124_4_fu_1522_p1 + 3'd1);

assign len_54_fu_1537_p3 = ((done_23_fu_1526_p2[0:0] == 1'b1) ? zext_ln124_4_fu_1522_p1 : len_53_fu_1531_p2);

assign len_55_fu_2020_p2 = (len_54_reg_2813 + 3'd1);

assign len_56_fu_2025_p3 = ((done_24_reg_2819[0:0] == 1'b1) ? len_54_reg_2813 : len_55_fu_2020_p2);

assign len_57_fu_2035_p2 = (len_56_fu_2025_p3 + 3'd1);

assign len_58_fu_2041_p3 = ((or_ln128_20_fu_2031_p2[0:0] == 1'b1) ? len_56_fu_2025_p3 : len_57_fu_2035_p2);

assign len_5_fu_1231_p2 = (zext_ln124_fu_1222_p1 + 3'd1);

assign len_60_fu_1077_p2 = ((present_window_8_load_1_reg_2488 == tmp_29_fu_1067_p4) ? 1'b1 : 1'b0);

assign len_61_fu_1563_p3 = ((len_60_reg_2717[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign len_62_fu_1570_p3 = ((done_26_fu_1558_p2[0:0] == 1'b1) ? zext_ln128_5_fu_1550_p1 : len_61_fu_1563_p3);

assign len_63_fu_1583_p2 = (len_62_fu_1570_p3 + 2'd1);

assign len_64_fu_1589_p3 = ((done_27_fu_1578_p2[0:0] == 1'b1) ? len_62_fu_1570_p3 : len_63_fu_1583_p2);

assign len_65_fu_1606_p2 = (zext_ln124_5_fu_1597_p1 + 3'd1);

assign len_66_fu_1612_p3 = ((done_28_fu_1601_p2[0:0] == 1'b1) ? zext_ln124_5_fu_1597_p1 : len_65_fu_1606_p2);

assign len_67_fu_2118_p2 = (len_66_reg_2825 + 3'd1);

assign len_68_fu_2123_p3 = ((done_29_reg_2831[0:0] == 1'b1) ? len_66_reg_2825 : len_67_fu_2118_p2);

assign len_69_fu_2133_p2 = (len_68_fu_2123_p3 + 3'd1);

assign len_6_fu_1237_p3 = ((done_3_fu_1226_p2[0:0] == 1'b1) ? zext_ln124_fu_1222_p1 : len_5_fu_1231_p2);

assign len_70_fu_2139_p3 = ((or_ln128_25_fu_2129_p2[0:0] == 1'b1) ? len_68_fu_2123_p3 : len_69_fu_2133_p2);

assign len_72_fu_1715_p3 = ((and_ln134_2_fu_1709_p2[0:0] == 1'b1) ? len_10_fu_1649_p3 : 3'd0);

assign len_73_fu_1813_p3 = ((and_ln134_5_fu_1807_p2[0:0] == 1'b1) ? len_22_fu_1747_p3 : 3'd0);

assign len_74_fu_1911_p3 = ((and_ln134_8_fu_1905_p2[0:0] == 1'b1) ? len_34_fu_1845_p3 : 3'd0);

assign len_75_fu_2009_p3 = ((and_ln134_11_fu_2003_p2[0:0] == 1'b1) ? len_46_fu_1943_p3 : 3'd0);

assign len_76_fu_2107_p3 = ((and_ln134_14_fu_2101_p2[0:0] == 1'b1) ? len_58_fu_2041_p3 : 3'd0);

assign len_77_fu_2205_p3 = ((and_ln134_17_fu_2199_p2[0:0] == 1'b1) ? len_70_fu_2139_p3 : 3'd0);

assign len_7_fu_1628_p2 = (len_6_reg_2765 + 3'd1);

assign len_8_fu_1633_p3 = ((done_4_reg_2771[0:0] == 1'b1) ? len_6_reg_2765 : len_7_fu_1628_p2);

assign len_9_fu_1643_p2 = (len_8_fu_1633_p3 + 3'd1);

assign len_fu_577_p2 = ((present_window_8_load_1_reg_2488 == trunc_ln714_fu_573_p1) ? 1'b1 : 1'b0);

assign match_length_10_fu_2304_p3 = ((icmp_ln142_4_fu_2300_p2[0:0] == 1'b1) ? len_76_reg_2887_pp0_iter5_reg : match_length_8_reg_2914);

assign match_length_12_fu_2348_p3 = ((icmp_ln142_5_fu_2310_p2[0:0] == 1'b1) ? len_77_reg_2898_pp0_iter5_reg : match_length_10_fu_2304_p3);

assign match_length_4_fu_2222_p3 = ((icmp_ln142_1_fu_2218_p2[0:0] == 1'b1) ? len_73_reg_2854 : len_72_reg_2842);

assign match_length_6_fu_2233_p3 = ((icmp_ln142_2_fu_2228_p2[0:0] == 1'b1) ? len_74_reg_2865 : match_length_4_fu_2222_p3);

assign match_length_8_fu_2245_p3 = ((icmp_ln142_3_fu_2240_p2[0:0] == 1'b1) ? len_75_reg_2876 : match_length_6_fu_2233_p3);

assign or_ln128_10_fu_1835_p2 = (icmp_ln128_16_reg_2633_pp0_iter3_reg | done_14_reg_2795);

assign or_ln128_15_fu_1933_p2 = (icmp_ln128_22_reg_2670_pp0_iter3_reg | done_19_reg_2807);

assign or_ln128_20_fu_2031_p2 = (icmp_ln128_28_reg_2707_pp0_iter3_reg | done_24_reg_2819);

assign or_ln128_25_fu_2129_p2 = (icmp_ln128_34_reg_2744_pp0_iter3_reg | done_29_reg_2831);

assign or_ln128_5_fu_1737_p2 = (icmp_ln128_10_reg_2596_pp0_iter3_reg | done_9_reg_2783);

assign or_ln128_fu_1639_p2 = (icmp_ln128_4_reg_2559_pp0_iter3_reg | done_4_reg_2771);

assign or_ln142_1_fu_2355_p2 = (icmp_ln142_3_reg_2909_pp0_iter6_reg | icmp_ln142_2_reg_2904_pp0_iter6_reg);

assign or_ln142_2_fu_2272_p2 = (icmp_ln142_fu_2213_p2 | icmp_ln142_1_fu_2218_p2);

assign or_ln142_3_fu_2359_p2 = (or_ln142_reg_2930 | or_ln142_1_fu_2355_p2);

assign or_ln142_fu_2315_p2 = (icmp_ln142_5_fu_2310_p2 | icmp_ln142_4_fu_2300_p2);

assign present_window_5_out = present_window_10_reg_2464_pp0_iter5_reg;

assign present_window_6_out = present_window_11_reg_2452_pp0_iter5_reg;

assign present_window_7_out = present_window_12_reg_2440_pp0_iter5_reg;

assign present_window_8_out = present_window_8_fu_280;

assign present_window_9_out = present_window_13_reg_2476_pp0_iter5_reg;

assign select_ln142_1_fu_2327_p3 = ((icmp_ln142_5_fu_2310_p2[0:0] == 1'b1) ? trunc_ln142_2_fu_2321_p1 : trunc_ln142_3_fu_2324_p1);

assign select_ln142_2_fu_2284_p3 = ((icmp_ln142_3_fu_2240_p2[0:0] == 1'b1) ? trunc_ln142_4_fu_2278_p1 : trunc_ln142_5_fu_2281_p1);

assign select_ln142_3_fu_2335_p3 = ((or_ln142_fu_2315_p2[0:0] == 1'b1) ? select_ln142_1_fu_2327_p3 : select_ln142_2_reg_2920);

assign select_ln142_4_fu_2292_p3 = ((or_ln142_2_fu_2272_p2[0:0] == 1'b1) ? add_ln142_fu_2266_p2 : 16'd0);

assign select_ln142_5_fu_2364_p3 = ((or_ln142_3_fu_2359_p2[0:0] == 1'b1) ? add_ln142_1_reg_2935 : select_ln142_4_reg_2925_pp0_iter6_reg);

assign select_ln142_fu_2258_p3 = ((icmp_ln142_1_fu_2218_p2[0:0] == 1'b1) ? trunc_ln142_fu_2252_p1 : trunc_ln142_1_fu_2255_p1);

assign shl_ln104_1_fu_474_p3 = {{present_window_7_fu_284}, {3'd0}};

assign shl_ln104_2_fu_482_p3 = {{present_window_6_fu_288}, {2'd0}};

assign shl_ln_fu_466_p3 = {{present_window_8_fu_280}, {4'd0}};

assign sub_ln134_1_fu_1768_p2 = (currIdx_reg_2749 - zext_ln126_1_fu_1723_p1);

assign sub_ln134_2_fu_1866_p2 = (currIdx_reg_2749 - zext_ln126_2_fu_1821_p1);

assign sub_ln134_3_fu_1964_p2 = (currIdx_reg_2749 - zext_ln126_3_fu_1919_p1);

assign sub_ln134_4_fu_2062_p2 = (currIdx_reg_2749 - zext_ln126_4_fu_2017_p1);

assign sub_ln134_5_fu_2160_p2 = (currIdx_reg_2749 - zext_ln126_5_fu_2115_p1);

assign sub_ln134_fu_1670_p2 = (currIdx_reg_2749 - zext_ln126_fu_1625_p1);

assign tmp_10_fu_742_p4 = {{dict_V_q1[119:112]}};

assign tmp_11_fu_767_p4 = {{dict_V_q1[151:144]}};

assign tmp_12_fu_782_p4 = {{dict_V_q1[159:152]}};

assign tmp_13_fu_797_p4 = {{dict_V_q1[167:160]}};

assign tmp_14_fu_812_p4 = {{dict_V_q1[175:168]}};

assign tmp_15_fu_827_p4 = {{dict_V_q1[183:176]}};

assign tmp_16_fu_842_p4 = {{dict_V_q1[191:184]}};

assign tmp_17_fu_867_p4 = {{dict_V_q1[223:216]}};

assign tmp_18_fu_882_p4 = {{dict_V_q1[231:224]}};

assign tmp_19_fu_897_p4 = {{dict_V_q1[239:232]}};

assign tmp_1_fu_727_p4 = {{dict_V_q1[111:104]}};

assign tmp_20_fu_912_p4 = {{dict_V_q1[247:240]}};

assign tmp_21_fu_927_p4 = {{dict_V_q1[255:248]}};

assign tmp_22_fu_942_p4 = {{dict_V_q1[263:256]}};

assign tmp_23_fu_967_p4 = {{dict_V_q1[295:288]}};

assign tmp_24_fu_982_p4 = {{dict_V_q1[303:296]}};

assign tmp_25_fu_997_p4 = {{dict_V_q1[311:304]}};

assign tmp_26_fu_1012_p4 = {{dict_V_q1[319:312]}};

assign tmp_27_fu_1027_p4 = {{dict_V_q1[327:320]}};

assign tmp_28_fu_1042_p4 = {{dict_V_q1[335:328]}};

assign tmp_29_fu_1067_p4 = {{dict_V_q1[367:360]}};

assign tmp_2_fu_582_p4 = {{dict_V_q1[15:8]}};

assign tmp_30_fu_1082_p4 = {{dict_V_q1[375:368]}};

assign tmp_31_fu_1097_p4 = {{dict_V_q1[383:376]}};

assign tmp_32_fu_1112_p4 = {{dict_V_q1[391:384]}};

assign tmp_33_fu_1127_p4 = {{dict_V_q1[399:392]}};

assign tmp_34_fu_1142_p4 = {{dict_V_q1[407:400]}};

assign tmp_36_fu_1675_p4 = {{sub_ln134_fu_1670_p2[31:16]}};

assign tmp_37_fu_1755_p3 = len_22_fu_1747_p3[32'd2];

assign tmp_38_fu_1773_p4 = {{sub_ln134_1_fu_1768_p2[31:16]}};

assign tmp_39_fu_1853_p3 = len_34_fu_1845_p3[32'd2];

assign tmp_3_fu_597_p4 = {{dict_V_q1[23:16]}};

assign tmp_40_fu_1871_p4 = {{sub_ln134_2_fu_1866_p2[31:16]}};

assign tmp_41_fu_1951_p3 = len_46_fu_1943_p3[32'd2];

assign tmp_42_fu_1969_p4 = {{sub_ln134_3_fu_1964_p2[31:16]}};

assign tmp_43_fu_2049_p3 = len_58_fu_2041_p3[32'd2];

assign tmp_44_fu_2067_p4 = {{sub_ln134_4_fu_2062_p2[31:16]}};

assign tmp_45_fu_2147_p3 = len_70_fu_2139_p3[32'd2];

assign tmp_46_fu_2165_p4 = {{sub_ln134_5_fu_2160_p2[31:16]}};

assign tmp_4_fu_612_p4 = {{dict_V_q1[31:24]}};

assign tmp_5_fu_627_p4 = {{dict_V_q1[39:32]}};

assign tmp_6_fu_642_p4 = {{dict_V_q1[47:40]}};

assign tmp_7_fu_697_p4 = {{dict_V_q1[95:88]}};

assign tmp_8_fu_712_p4 = {{dict_V_q1[103:96]}};

assign tmp_9_fu_667_p4 = {{dict_V_q1[79:72]}};

assign tmp_fu_1657_p3 = len_10_fu_1649_p3[32'd2];

assign tmp_s_fu_682_p4 = {{dict_V_q1[87:80]}};

assign trunc_ln142_1_fu_2255_p1 = sub_ln134_reg_2837[15:0];

assign trunc_ln142_2_fu_2321_p1 = sub_ln134_5_reg_2893_pp0_iter5_reg[15:0];

assign trunc_ln142_3_fu_2324_p1 = sub_ln134_4_reg_2882_pp0_iter5_reg[15:0];

assign trunc_ln142_4_fu_2278_p1 = sub_ln134_3_reg_2871[15:0];

assign trunc_ln142_5_fu_2281_p1 = sub_ln134_2_reg_2860[15:0];

assign trunc_ln142_fu_2252_p1 = sub_ln134_1_reg_2849[15:0];

assign trunc_ln1715_fu_553_p1 = dict_V_q1[359:0];

assign trunc_ln714_fu_573_p1 = dict_V_q1[7:0];

assign trunc_ln90_fu_550_p1 = i_reg_2430_pp0_iter1_reg[23:0];

assign xor_ln104_1_fu_504_p2 = (zext_ln104_1_fu_500_p1 ^ shl_ln104_1_fu_474_p3);

assign xor_ln104_fu_494_p2 = (zext_ln104_fu_490_p1 ^ shl_ln104_2_fu_482_p3);

assign zext_ln104_1_fu_500_p1 = xor_ln104_fu_494_p2;

assign zext_ln104_2_fu_510_p1 = xor_ln104_1_fu_504_p2;

assign zext_ln104_fu_490_p1 = present_window_5_fu_292;

assign zext_ln108_fu_520_p1 = hash_fu_514_p2;

assign zext_ln120_fu_2370_p1 = match_length_12_reg_2940;

assign zext_ln124_1_fu_1297_p1 = len_16_fu_1289_p3;

assign zext_ln124_2_fu_1372_p1 = len_28_fu_1364_p3;

assign zext_ln124_3_fu_1447_p1 = len_40_fu_1439_p3;

assign zext_ln124_4_fu_1522_p1 = len_52_fu_1514_p3;

assign zext_ln124_5_fu_1597_p1 = len_64_fu_1589_p3;

assign zext_ln124_fu_1222_p1 = len_4_fu_1214_p3;

assign zext_ln126_1_fu_1723_p1 = compareIdx_1_reg_2564_pp0_iter3_reg;

assign zext_ln126_2_fu_1821_p1 = compareIdx_2_reg_2601_pp0_iter3_reg;

assign zext_ln126_3_fu_1919_p1 = compareIdx_3_reg_2638_pp0_iter3_reg;

assign zext_ln126_4_fu_2017_p1 = compareIdx_4_reg_2675_pp0_iter3_reg;

assign zext_ln126_5_fu_2115_p1 = compareIdx_5_reg_2712_pp0_iter3_reg;

assign zext_ln126_fu_1625_p1 = compareIdx_reg_2527_pp0_iter3_reg;

assign zext_ln128_1_fu_1250_p1 = len_12_reg_2569;

assign zext_ln128_2_fu_1325_p1 = len_24_reg_2606;

assign zext_ln128_3_fu_1400_p1 = len_36_reg_2643;

assign zext_ln128_4_fu_1475_p1 = len_48_reg_2680;

assign zext_ln128_5_fu_1550_p1 = len_60_reg_2717;

assign zext_ln128_fu_1175_p1 = len_reg_2532;

endmodule //snappyCompressStream_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress
